/*
 * Copyright (c) 2009-2019 ARM Limited. All rights reserved.
 * 
 * SPDX-License-Identifier: Apache-2.0
 * 
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * 
 * http://www.apache.org/licenses/LICENSE-2.0
 * 
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 * @file     myChip.h
 * @brief    CMSIS HeaderFile
 * @version  1.2
 * @date     02. November 2024
 * @note     Generated by SVDConv V3.3.35 on Saturday, 02.11.2024 11:59:19
 *           from File 'myChip.svd',
 *           last modified on Saturday, 02.11.2024 03:58:22
 */



/** @addtogroup ARM Ltd.
  * @{
  */


/** @addtogroup myChip
  * @{
  */


#ifndef MYCHIP_H
#define MYCHIP_H

#ifdef __cplusplus
extern "C" {
#endif


/** @addtogroup Configuration_of_CMSIS
  * @{
  */



/* =========================================================================================================================== */
/* ================                                Interrupt Number Definition                                ================ */
/* =========================================================================================================================== */

typedef enum {
/* =======================================  ARM Cortex-M3 Specific Interrupt Numbers  ======================================== */
  Reset_IRQn                = -15,              /*!< -15  Reset Vector, invoked on Power up and warm reset                     */
  NonMaskableInt_IRQn       = -14,              /*!< -14  Non maskable Interrupt, cannot be stopped or preempted               */
  HardFault_IRQn            = -13,              /*!< -13  Hard Fault, all classes of Fault                                     */
  MemoryManagement_IRQn     = -12,              /*!< -12  Memory Management, MPU mismatch, including Access Violation
                                                     and No Match                                                              */
  BusFault_IRQn             = -11,              /*!< -11  Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory
                                                     related Fault                                                             */
  UsageFault_IRQn           = -10,              /*!< -10  Usage Fault, i.e. Undef Instruction, Illegal State Transition        */
  SVCall_IRQn               =  -5,              /*!< -5 System Service Call via SVC instruction                                */
  DebugMonitor_IRQn         =  -4,              /*!< -4 Debug Monitor                                                          */
  PendSV_IRQn               =  -2,              /*!< -2 Pendable request for system service                                    */
  SysTick_IRQn              =  -1,              /*!< -1 System Tick Timer                                                      */
/* ===========================================  myChip Specific Interrupt Numbers  =========================================== */
  I2C0_IRQn                 =   0,              /*!< 0  I2C0                                                                   */
  I2C1_IRQn                 =   1,              /*!< 1  I2C1                                                                   */
  I2C2_IRQn                 =   2,              /*!< 2  I2C2                                                                   */
  UART0_IRQn                =   3,              /*!< 3  UART0                                                                  */
  UART1_IRQn                =   4,              /*!< 4  UART1                                                                  */
  UART2_IRQn                =   5,              /*!< 5  UART2                                                                  */
  UART3_IRQn                =   6,              /*!< 6  UART3                                                                  */
  UART4_IRQn                =   7,              /*!< 7  UART4                                                                  */
  SPI0_IRQn                 =   8,              /*!< 8  SPI0                                                                   */
  SPI1_IRQn                 =   9,              /*!< 9  SPI1                                                                   */
  CAN0_IRQn                 =  10,              /*!< 10 CAN0                                                                   */
  CAN1_IRQn                 =  11,              /*!< 11 CAN1                                                                   */
  PDM0_IRQn                 =  12,              /*!< 12 PDM0                                                                   */
  PDM1_IRQn                 =  13,              /*!< 13 PDM1                                                                   */
  PDM2_IRQn                 =  14,              /*!< 14 PDM2                                                                   */
  PDM3_IRQn                 =  15,              /*!< 15 PDM3                                                                   */
  QEI0_IRQn                 =  16,              /*!< 16 QEI0                                                                   */
  QEI1_IRQn                 =  17,              /*!< 17 QEI1                                                                   */
  QEI2_IRQn                 =  18,              /*!< 18 QEI2                                                                   */
  DMA_CH0_IRQn              =  19,              /*!< 19 DMA_CH0                                                                */
  DMA_CH1_IRQn              =  20,              /*!< 20 DMA_CH1                                                                */
  DMA_CH2_IRQn              =  21,              /*!< 21 DMA_CH2                                                                */
  DMA_CH3_IRQn              =  22,              /*!< 22 DMA_CH3                                                                */
  DMA_CH4_IRQn              =  23,              /*!< 23 DMA_CH4                                                                */
  DMA_CH5_IRQn              =  24,              /*!< 24 DMA_CH5                                                                */
  TMR7_IRQn                 =  25,              /*!< 25 TMR7                                                                   */
  TMR8_IRQn                 =  26,              /*!< 26 TMR8                                                                   */
  TMR0_IRQn                 =  27,              /*!< 27 TMR0                                                                   */
  TMR1_IRQn                 =  28,              /*!< 28 TMR1                                                                   */
  TMR2_IRQn                 =  29,              /*!< 29 TMR2                                                                   */
  TMR3_IRQn                 =  30,              /*!< 30 TMR3                                                                   */
  TMR4_IRQn                 =  31,              /*!< 31 TMR4                                                                   */
  TMR9_BRK_IRQn             =  32,              /*!< 32 TMR9_BRK                                                               */
  TMR9_UPD_IRQn             =  33,              /*!< 33 TMR9_UPD                                                               */
  TMR9_TRG_IRQn             =  34,              /*!< 34 TMR9_TRG                                                               */
  TMR9_CC_IRQn              =  35,              /*!< 35 TMR9_CC                                                                */
  TMR10_BRK_IRQn            =  36,              /*!< 36 TMR10_BRK                                                              */
  TMR10_UPD_IRQn            =  37,              /*!< 37 TMR10_UPD                                                              */
  TMR10_TRG_IRQn            =  38,              /*!< 38 TMR10_TRG                                                              */
  TMR10_CC_IRQn             =  39,              /*!< 39 TMR10_CC                                                               */
  IWDG_IRQn                 =  40,              /*!< 40 IWDG                                                                   */
  WWDG_IRQn                 =  41,              /*!< 41 WWDG                                                                   */
  GPIOA_IRQn                =  42,              /*!< 42 GPIOA                                                                  */
  GPIOB_IRQn                =  43,              /*!< 43 GPIOB                                                                  */
  GPIOC_IRQn                =  44,              /*!< 44 GPIOC                                                                  */
  GPIOD_IRQn                =  45,              /*!< 45 GPIOD                                                                  */
  GPIOE_IRQn                =  46,              /*!< 46 GPIOE                                                                  */
  GPIOF_IRQn                =  47,              /*!< 47 GPIOF                                                                  */
  FLASH_IRQn                =  48,              /*!< 48 FLASH                                                                  */
  IIR_IRQn                  =  49,              /*!< 49 IIR0_5 Interrupt Group                                                 */
  CORDIC_IRQn               =  50,              /*!< 50 CORDIC                                                                 */
  CMPG0_IRQn                =  51,              /*!< 51 CMP0_2 Interrupt Group                                                 */
  CMPG1_IRQn                =  52,              /*!< 52 CMP3_5 Interrupt Group                                                 */
  CMPG2_IRQn                =  53,              /*!< 53 CMP6_8 Interrupt Group                                                 */
  HRPWM_MST_IRQn            =  54,              /*!< 54 HRPWM_MST                                                              */
  HRPWM_SLV0_IRQn           =  55,              /*!< 55 HRPWM_SLV0                                                             */
  HRPWM_SLV1_IRQn           =  56,              /*!< 56 HRPWM_SLV1                                                             */
  HRPWM_SLV2_IRQn           =  57,              /*!< 57 HRPWM_SLV2                                                             */
  HRPWM_SLV3_IRQn           =  58,              /*!< 58 HRPWM_SLV3                                                             */
  HRPWM_SLV4_IRQn           =  59,              /*!< 59 HRPWM_SLV4                                                             */
  HRPWM_SLV5_IRQn           =  60,              /*!< 60 HRPWM_SLV5                                                             */
  HRPWM_SLV6_IRQn           =  61,              /*!< 61 HRPWM_SLV6                                                             */
  HRPWM_SLV7_IRQn           =  62,              /*!< 62 HRPWM_SLV7                                                             */
  HRPWM_COM_IRQn            =  63,              /*!< 63 HRPWM_COM                                                              */
  ADC0_NORM_IRQn            =  64,              /*!< 64 ADC0_NORM                                                              */
  ADC0_SAMP_IRQn            =  65,              /*!< 65 ADC0_SAMP                                                              */
  ADC0_HALF_IRQn            =  66,              /*!< 66 ADC0_HALF                                                              */
  ADC0_FULL_IRQn            =  67,              /*!< 67 ADC0_FULL                                                              */
  ADC1_NORM_IRQn            =  68,              /*!< 68 ADC1_NORM                                                              */
  ADC1_SAMP_IRQn            =  69,              /*!< 69 ADC1_SAMP                                                              */
  ADC1_HALF_IRQn            =  70,              /*!< 70 ADC1_HALF                                                              */
  ADC1_FULL_IRQn            =  71,              /*!< 71 ADC1_FULL                                                              */
  ADC2_NORM_IRQn            =  72,              /*!< 72 ADC2_NORM                                                              */
  ADC2_SAMP_IRQn            =  73,              /*!< 73 ADC2_SAMP                                                              */
  ADC2_HALF_IRQn            =  74,              /*!< 74 ADC2_HALF                                                              */
  ADC2_FULL_IRQn            =  75,              /*!< 75 ADC2_FULL                                                              */
  ADC3_NORM_IRQn            =  76,              /*!< 76 ADC3_NORM                                                              */
  ADC3_SAMP_IRQn            =  77,              /*!< 77 ADC3_SAMP                                                              */
  ADC3_HALF_IRQn            =  78,              /*!< 78 ADC3_HALF                                                              */
  ADC3_FULL_IRQn            =  79,              /*!< 79 ADC3_FULL                                                              */
  PMU_IRQn                  =  80,              /*!< 80 PMU                                                                    */
  USB_PWR_IRQn              =  81,              /*!< 81 USB_PWR                                                                */
  USB_DET_IRQn              =  82,              /*!< 82 USB_DET                                                                */
  USB_EP_IRQn               =  83,              /*!< 83 USB_EP                                                                 */
  XIF_IRQn                  =  84,              /*!< 84 XIF                                                                    */
  CAN0_INT1_IRQn            =  85,              /*!< 85 CAN0_INT1                                                              */
  CAN1_INT1_IRQn            =  86,              /*!< 86 CAN1_INT1                                                              */
  TMR6_IRQn                 =  87               /*!< 87 TMR6                                                                   */
} IRQn_Type;



/* =========================================================================================================================== */
/* ================                           Processor and Core Peripheral Section                           ================ */
/* =========================================================================================================================== */

/* ===========================  Configuration of the ARM Cortex-M4 Processor and Core Peripherals  =========================== */
#define __CM4_REV                 0x0001U       /*!< CM4 Core Revision                                                         */
#define __NVIC_PRIO_BITS               4        /*!< Number of Bits used for Priority Levels                                   */
#define __Vendor_SysTickConfig         0        /*!< Set to 1 if different SysTick Config is used                              */
#define __MPU_PRESENT                  0        /*!< MPU present                                                               */
#define __FPU_PRESENT                  1        /*!< FPU present                                                               */
#define __VTOR_PRESENT                 1        /*!< VTOR present                                                              */

/** @} */ /* End of group Configuration_of_CMSIS */

#include "core_cm4.h"                           /*!< ARM Cortex-M4 processor and core peripherals                              */
#include "system_myChip.h"                      /*!< myChip System                                                             */

#ifndef __IM                                    /*!< Fallback for older CMSIS versions                                         */
  #define __IM   __I
#endif
#ifndef __OM                                    /*!< Fallback for older CMSIS versions                                         */
  #define __OM   __O
#endif
#ifndef __IOM                                   /*!< Fallback for older CMSIS versions                                         */
  #define __IOM  __IO
#endif


/* ========================================  Start of section using anonymous unions  ======================================== */
#if defined (__CC_ARM)
  #pragma push
  #pragma anon_unions
#elif defined (__ICCARM__)
  #pragma language=extended
#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  #pragma clang diagnostic push
  #pragma clang diagnostic ignored "-Wc11-extensions"
  #pragma clang diagnostic ignored "-Wreserved-id-macro"
  #pragma clang diagnostic ignored "-Wgnu-anonymous-struct"
  #pragma clang diagnostic ignored "-Wnested-anon-types"
#elif defined (__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined (__TMS470__)
  /* anonymous unions are enabled by default */
#elif defined (__TASKING__)
  #pragma warning 586
#elif defined (__CSMC__)
  /* anonymous unions are enabled by default */
#else
  #warning Not supported compiler type
#endif


/* =========================================================================================================================== */
/* ================                            Device Specific Peripheral Section                             ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_peripherals
  * @{
  */



/* =========================================================================================================================== */
/* ================                                            XIF                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief XIF (XIF)
  */

typedef struct {                                /*!< (@ 0x40016000) XIF Structure                                              */
  __IOM uint32_t  ENABLE;                       /*!< (@ 0x00000000) XIF Enable Register                                        */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000004) XIF Control Register                                       */
  __IOM uint32_t  TIMING;                       /*!< (@ 0x00000008) XIF Timing Register                                        */
  __IOM uint32_t  TO;                           /*!< (@ 0x0000000C) XIF Timeout Register                                       */
  __IOM uint32_t  DATA;                         /*!< (@ 0x00000010) XIF Read Data Registers                                    */
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000014) XIF Interrupt And Status Register                          */
  __IOM uint32_t  WDATA;                        /*!< (@ 0x00000018) XIF Write Data Registers                                   */
} XIF_Type;                                     /*!< Size = 28 (0x1c)                                                          */



/* =========================================================================================================================== */
/* ================                                           WWDG                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief WWDG (WWDG)
  */

typedef struct {                                /*!< (@ 0x4000D000) WWDG Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) WWDG Control Register                                      */
  __IOM uint32_t  WVR;                          /*!< (@ 0x00000004) WWDG Window Register                                       */
  __IOM uint32_t  CVR;                          /*!< (@ 0x00000008) WWDG Counter Register                                      */
  __IOM uint32_t  PSCR;                         /*!< (@ 0x0000000C) WWDG Prescaler Register                                    */
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000010) WWDG Status Register                                       */
} WWDG_Type;                                    /*!< Size = 20 (0x14)                                                          */



/* =========================================================================================================================== */
/* ================                                            USB                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief USB (USB)
  */

typedef struct {                                /*!< (@ 0x40035000) USB Structure                                              */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) USB Control Register Include Address And Power
                                                                    Control                                                    */
  __IM  uint32_t  RESERVED[2];
  __IOM uint32_t  INDEX;                        /*!< (@ 0x0000000C) USB Index And Frame Number Register                        */
  
  union {
    __IOM uint32_t TX0CTRL;                     /*!< (@ 0x00000010) USB TX Endpoint 0 Control Register                         */
    __IOM uint32_t TXnCTRL;                     /*!< (@ 0x00000010) USB TX Endpoint n Control Register                         */
  };
  __IOM uint32_t  RXCTRL;                       /*!< (@ 0x00000014) USB RX Endpoint Control Register                           */
  __IOM uint32_t  RXCOUNT;                      /*!< (@ 0x00000018) USB Number of bytes to be read from RX endpoint
                                                                    FIFO                                                       */
  __IOM uint32_t  FIFOSIZE;                     /*!< (@ 0x0000001C) USB Returns the configured size of the selected
                                                                    RX FIFO and TX FIFOs                                       */
  __IM  uint32_t  RESERVED1[16];
  __IOM uint32_t  FIFOSZ;                       /*!< (@ 0x00000060) The Dynamic FIFO registers                                 */
  __IOM uint32_t  FIFOAD;                       /*!< (@ 0x00000064) USB FIFO Start Address Register                            */
  __IM  uint32_t  RESERVED2[230];
  __IOM uint32_t  PINCTRL;                      /*!< (@ 0x00000400) USB DP/DM PIN Control Register                             */
  __IM  uint32_t  RESERVED3[3];
  __IOM uint32_t  IUINTREN;                     /*!< (@ 0x00000410) USB Insert/Unplug Detect Interrupt Enable Register         */
  __IOM uint32_t  EPINTREN;                     /*!< (@ 0x00000414) USB Endpoint Tx/Rx Interrupt Enable Register               */
  __IOM uint32_t  USBINTREN;                    /*!< (@ 0x00000418) USB Power Interrupt Enable Register                        */
  __IM  uint32_t  RESERVED4;
  __IOM uint32_t  IUINTR;                       /*!< (@ 0x00000420) USB Insert/Unplug Detect Interrupt Register                */
  __IOM uint32_t  EPINTR;                       /*!< (@ 0x00000424) USB Endpoint Tx/Rx Interrupt Register                      */
  __IOM uint32_t  USBINTR;                      /*!< (@ 0x00000428) USB Power Interrupt Register                               */
  __IM  uint32_t  RESERVED5[5];
  __IOM uint32_t  FIFO0;                        /*!< (@ 0x00000440) FIFOs for Endpoints 0                                      */
  __IOM uint32_t  FIFO1;                        /*!< (@ 0x00000444) FIFOs for Endpoints 1                                      */
  __IOM uint32_t  FIFO2;                        /*!< (@ 0x00000448) FIFOs for Endpoints 2                                      */
} USB_Type;                                     /*!< Size = 1100 (0x44c)                                                       */



/* =========================================================================================================================== */
/* ================                                           UART0                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief UART0 (UART0)
  */

typedef struct {                                /*!< (@ 0x40003000) UART0 Structure                                            */
  __IOM uint32_t  CR0;                          /*!< (@ 0x00000000) UART Control Register0                                     */
  __IOM uint32_t  CR1;                          /*!< (@ 0x00000004) UART Control Register1                                     */
  __IOM uint32_t  BAUD;                         /*!< (@ 0x00000008) UART Baud Rate Register                                    */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  FIFOCTRL;                     /*!< (@ 0x00000010) UART FIFO Control Register                                 */
  __IOM uint32_t  TIMING0;                      /*!< (@ 0x00000014) UART Timing Register0                                      */
  __IOM uint32_t  TIMING1;                      /*!< (@ 0x00000018) UART Timing Register1                                      */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  TDR;                          /*!< (@ 0x00000020) UART Transmit Data Register                                */
  __IOM uint32_t  RDR;                          /*!< (@ 0x00000024) UART Receive Data Register                                 */
  __IOM uint32_t  TAR;                          /*!< (@ 0x00000028) UART Transmit Address Register                             */
  __IOM uint32_t  RAR;                          /*!< (@ 0x0000002C) UART Receive Address Register                              */
  __IOM uint32_t  RTO;                          /*!< (@ 0x00000030) UART Receiver Timeout Register                             */
  __IOM uint32_t  INTEN;                        /*!< (@ 0x00000034) UART Interrupt Enable Register                             */
  __IOM uint32_t  INT;                          /*!< (@ 0x00000038) UART Interrupt Register                                    */
  __IOM uint32_t  STATUS;                       /*!< (@ 0x0000003C) UART Status Register                                       */
} UART0_Type;                                   /*!< Size = 64 (0x40)                                                          */



/* =========================================================================================================================== */
/* ================                                           UART1                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief UART1 (UART1)
  */

typedef struct {                                /*!< (@ 0x40004000) UART1 Structure                                            */
  __IOM uint32_t  CR0;                          /*!< (@ 0x00000000) UART Control Register0                                     */
  __IOM uint32_t  CR1;                          /*!< (@ 0x00000004) UART Control Register1                                     */
  __IOM uint32_t  BAUD;                         /*!< (@ 0x00000008) UART Baud Rate Register                                    */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  FIFOCTRL;                     /*!< (@ 0x00000010) UART FIFO Control Register                                 */
  __IOM uint32_t  TIMING0;                      /*!< (@ 0x00000014) UART Timing Register0                                      */
  __IOM uint32_t  TIMING1;                      /*!< (@ 0x00000018) UART Timing Register1                                      */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  TDR;                          /*!< (@ 0x00000020) UART Transmit Data Register                                */
  __IOM uint32_t  RDR;                          /*!< (@ 0x00000024) UART Receive Data Register                                 */
  __IOM uint32_t  TAR;                          /*!< (@ 0x00000028) UART Transmit Address Register                             */
  __IOM uint32_t  RAR;                          /*!< (@ 0x0000002C) UART Receive Address Register                              */
  __IOM uint32_t  RTO;                          /*!< (@ 0x00000030) UART Receiver Timeout Register                             */
  __IOM uint32_t  INTEN;                        /*!< (@ 0x00000034) UART Interrupt Enable Register                             */
  __IOM uint32_t  INT;                          /*!< (@ 0x00000038) UART Interrupt Register                                    */
  __IOM uint32_t  STATUS;                       /*!< (@ 0x0000003C) UART Status Register                                       */
} UART1_Type;                                   /*!< Size = 64 (0x40)                                                          */



/* =========================================================================================================================== */
/* ================                                           UART2                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief UART2 (UART2)
  */

typedef struct {                                /*!< (@ 0x40005000) UART2 Structure                                            */
  __IOM uint32_t  CR0;                          /*!< (@ 0x00000000) UART Control Register0                                     */
  __IOM uint32_t  CR1;                          /*!< (@ 0x00000004) UART Control Register1                                     */
  __IOM uint32_t  BAUD;                         /*!< (@ 0x00000008) UART Baud Rate Register                                    */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  FIFOCTRL;                     /*!< (@ 0x00000010) UART FIFO Control Register                                 */
  __IOM uint32_t  TIMING0;                      /*!< (@ 0x00000014) UART Timing Register0                                      */
  __IOM uint32_t  TIMING1;                      /*!< (@ 0x00000018) UART Timing Register1                                      */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  TDR;                          /*!< (@ 0x00000020) UART Transmit Data Register                                */
  __IOM uint32_t  RDR;                          /*!< (@ 0x00000024) UART Receive Data Register                                 */
  __IOM uint32_t  TAR;                          /*!< (@ 0x00000028) UART Transmit Address Register                             */
  __IOM uint32_t  RAR;                          /*!< (@ 0x0000002C) UART Receive Address Register                              */
  __IOM uint32_t  RTO;                          /*!< (@ 0x00000030) UART Receiver Timeout Register                             */
  __IOM uint32_t  INTEN;                        /*!< (@ 0x00000034) UART Interrupt Enable Register                             */
  __IOM uint32_t  INT;                          /*!< (@ 0x00000038) UART Interrupt Register                                    */
  __IOM uint32_t  STATUS;                       /*!< (@ 0x0000003C) UART Status Register                                       */
} UART2_Type;                                   /*!< Size = 64 (0x40)                                                          */



/* =========================================================================================================================== */
/* ================                                           UART3                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief UART3 (UART3)
  */

typedef struct {                                /*!< (@ 0x40010000) UART3 Structure                                            */
  __IOM uint32_t  CR0;                          /*!< (@ 0x00000000) UART Control Register0                                     */
  __IOM uint32_t  CR1;                          /*!< (@ 0x00000004) UART Control Register1                                     */
  __IOM uint32_t  BAUD;                         /*!< (@ 0x00000008) UART Baud Rate Register                                    */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  FIFOCTRL;                     /*!< (@ 0x00000010) UART FIFO Control Register                                 */
  __IOM uint32_t  TIMING0;                      /*!< (@ 0x00000014) UART Timing Register0                                      */
  __IOM uint32_t  TIMING1;                      /*!< (@ 0x00000018) UART Timing Register1                                      */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  TDR;                          /*!< (@ 0x00000020) UART Transmit Data Register                                */
  __IOM uint32_t  RDR;                          /*!< (@ 0x00000024) UART Receive Data Register                                 */
  __IOM uint32_t  TAR;                          /*!< (@ 0x00000028) UART Transmit Address Register                             */
  __IOM uint32_t  RAR;                          /*!< (@ 0x0000002C) UART Receive Address Register                              */
  __IOM uint32_t  RTO;                          /*!< (@ 0x00000030) UART Receiver Timeout Register                             */
  __IOM uint32_t  INTEN;                        /*!< (@ 0x00000034) UART Interrupt Enable Register                             */
  __IOM uint32_t  INT;                          /*!< (@ 0x00000038) UART Interrupt Register                                    */
  __IOM uint32_t  STATUS;                       /*!< (@ 0x0000003C) UART Status Register                                       */
} UART3_Type;                                   /*!< Size = 64 (0x40)                                                          */



/* =========================================================================================================================== */
/* ================                                           UART4                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief UART4 (UART4)
  */

typedef struct {                                /*!< (@ 0x40011000) UART4 Structure                                            */
  __IOM uint32_t  CR0;                          /*!< (@ 0x00000000) UART Control Register0                                     */
  __IOM uint32_t  CR1;                          /*!< (@ 0x00000004) UART Control Register1                                     */
  __IOM uint32_t  BAUD;                         /*!< (@ 0x00000008) UART Baud Rate Register                                    */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  FIFOCTRL;                     /*!< (@ 0x00000010) UART FIFO Control Register                                 */
  __IOM uint32_t  TIMING0;                      /*!< (@ 0x00000014) UART Timing Register0                                      */
  __IOM uint32_t  TIMING1;                      /*!< (@ 0x00000018) UART Timing Register1                                      */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  TDR;                          /*!< (@ 0x00000020) UART Transmit Data Register                                */
  __IOM uint32_t  RDR;                          /*!< (@ 0x00000024) UART Receive Data Register                                 */
  __IOM uint32_t  TAR;                          /*!< (@ 0x00000028) UART Transmit Address Register                             */
  __IOM uint32_t  RAR;                          /*!< (@ 0x0000002C) UART Receive Address Register                              */
  __IOM uint32_t  RTO;                          /*!< (@ 0x00000030) UART Receiver Timeout Register                             */
  __IOM uint32_t  INTEN;                        /*!< (@ 0x00000034) UART Interrupt Enable Register                             */
  __IOM uint32_t  INT;                          /*!< (@ 0x00000038) UART Interrupt Register                                    */
  __IOM uint32_t  STATUS;                       /*!< (@ 0x0000003C) UART Status Register                                       */
} UART4_Type;                                   /*!< Size = 64 (0x40)                                                          */



/* =========================================================================================================================== */
/* ================                                          SYSCTRL                                          ================ */
/* =========================================================================================================================== */


/**
  * @brief SYSCTRL (SYSCTRL)
  */

typedef struct {                                /*!< (@ 0x40021000) SYSCTRL Structure                                          */
  __IOM uint32_t  SYSDCR;                       /*!< (@ 0x00000000) System Debug Config Register                               */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  SYSCR;                        /*!< (@ 0x00000008) System Config Register                                     */
  __IOM uint32_t  DMARCR;                       /*!< (@ 0x0000000C) DMA Request Config Register                                */
  __IM  uint32_t  RESERVED1[4];
  __IOM uint32_t  SYSATR;                       /*!< (@ 0x00000020) System Analog Config Register                              */
  __IOM uint32_t  PWRCR;                        /*!< (@ 0x00000024) PMU Power Config Register                                  */
  __IM  uint32_t  RESERVED2[2];
  __IOM uint32_t  PLCR;                         /*!< (@ 0x00000030) Power Limit Config Register                                */
  __IOM uint32_t  PECR;                         /*!< (@ 0x00000034) Power Event Control Register                               */
  __IOM uint32_t  PSR;                          /*!< (@ 0x00000038) Power Status Register                                      */
  __IOM uint32_t  PWRDR;                        /*!< (@ 0x0000003C) Power Debounce Register                                    */
  __IOM uint32_t  CIDR;                         /*!< (@ 0x00000040) System ChipId Config Register                              */
  __IOM uint32_t  KEYR;                         /*!< (@ 0x00000044) LockKey Register                                           */
  __IM  uint32_t  RESERVED3[2];
  __IOM uint32_t  UID0;                         /*!< (@ 0x00000050) System UserID0 Register                                    */
  __IOM uint32_t  UID1;                         /*!< (@ 0x00000054) System UserID1 Register                                    */
  __IOM uint32_t  UID2;                         /*!< (@ 0x00000058) System UserID2 Register                                    */
  __IOM uint32_t  UID3;                         /*!< (@ 0x0000005C) System UserID3 Register                                    */
  __IOM uint32_t  ATCR;                         /*!< (@ 0x00000060) Analog Trim Config Register                                */
  __IOM uint32_t  FCR0;                         /*!< (@ 0x00000064) System AutoLoad Register0                                  */
  __IOM uint32_t  FCR1;                         /*!< (@ 0x00000068) System AutoLoad Register1                                  */
  __IOM uint32_t  FCR2;                         /*!< (@ 0x0000006C) System AutoLoad Register2                                  */
  __IOM uint32_t  FCR3;                         /*!< (@ 0x00000070) System AutoLoad Register3                                  */
  __IOM uint32_t  FCR4;                         /*!< (@ 0x00000074) System AutoLoad Register4                                  */
  __IOM uint32_t  FCR5;                         /*!< (@ 0x00000078) System AutoLoad Register5                                  */
} SYSCTRL_Type;                                 /*!< Size = 124 (0x7c)                                                         */



/* =========================================================================================================================== */
/* ================                                           SPI0                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief SPI0 (SPI0)
  */

typedef struct {                                /*!< (@ 0x40012000) SPI0 Structure                                             */
  __IOM uint32_t  ENABLE;                       /*!< (@ 0x00000000) SPI Enable Register                                        */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000004) SPI Control Register                                       */
  __IOM uint32_t  BAUD;                         /*!< (@ 0x00000008) SPI Baud Rate Registers                                    */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  FIFOCTRL;                     /*!< (@ 0x00000010) SPI FIFO Control Register                                  */
  __IOM uint32_t  CNT;                          /*!< (@ 0x00000014) SPI Count Registers                                        */
  __IOM uint32_t  RCNT;                         /*!< (@ 0x00000018) SPI Remain Count Register                                  */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  START;                        /*!< (@ 0x00000020) SPI Count Start Register                                   */
  __IOM uint32_t  TIMING;                       /*!< (@ 0x00000024) SPI Timing Register                                        */
  __IM  uint32_t  RESERVED2[2];
  __IOM uint32_t  INTEN;                        /*!< (@ 0x00000030) SPI Interrupt Enable Registers                             */
  __IOM uint32_t  INT;                          /*!< (@ 0x00000034) SPI Interrupt Registers                                    */
  __IOM uint32_t  STATUS;                       /*!< (@ 0x00000038) SPI Status Register                                        */
  __IM  uint32_t  RESERVED3;
  __IOM uint32_t  TDR;                          /*!< (@ 0x00000040) SPI TXFIFO Data Registers                                  */
  __IOM uint32_t  RDR;                          /*!< (@ 0x00000044) SPI RXFIFO Data Registers                                  */
  __IOM uint32_t  UDRDR;                        /*!< (@ 0x00000048) SPI Underrun Data Register                                 */
} SPI0_Type;                                    /*!< Size = 76 (0x4c)                                                          */



/* =========================================================================================================================== */
/* ================                                           SPI1                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief SPI1 (SPI1)
  */

typedef struct {                                /*!< (@ 0x40013000) SPI1 Structure                                             */
  __IOM uint32_t  ENABLE;                       /*!< (@ 0x00000000) SPI Enable Register                                        */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000004) SPI Control Register                                       */
  __IOM uint32_t  BAUD;                         /*!< (@ 0x00000008) SPI Baud Rate Registers                                    */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  FIFOCTRL;                     /*!< (@ 0x00000010) SPI FIFO Control Register                                  */
  __IOM uint32_t  CNT;                          /*!< (@ 0x00000014) SPI Count Registers                                        */
  __IOM uint32_t  RCNT;                         /*!< (@ 0x00000018) SPI Remain Count Register                                  */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  START;                        /*!< (@ 0x00000020) SPI Count Start Register                                   */
  __IOM uint32_t  TIMING;                       /*!< (@ 0x00000024) SPI Timing Register                                        */
  __IM  uint32_t  RESERVED2[2];
  __IOM uint32_t  INTEN;                        /*!< (@ 0x00000030) SPI Interrupt Enable Registers                             */
  __IOM uint32_t  INT;                          /*!< (@ 0x00000034) SPI Interrupt Registers                                    */
  __IOM uint32_t  STATUS;                       /*!< (@ 0x00000038) SPI Status Register                                        */
  __IM  uint32_t  RESERVED3;
  __IOM uint32_t  TDR;                          /*!< (@ 0x00000040) SPI TXFIFO Data Registers                                  */
  __IOM uint32_t  RDR;                          /*!< (@ 0x00000044) SPI RXFIFO Data Registers                                  */
  __IOM uint32_t  UDRDR;                        /*!< (@ 0x00000048) SPI Underrun Data Register                                 */
} SPI1_Type;                                    /*!< Size = 76 (0x4c)                                                          */



/* =========================================================================================================================== */
/* ================                                            RCU                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief RCU (RCU)
  */

typedef struct {                                /*!< (@ 0x40020000) RCU Structure                                              */
  __IOM uint32_t  PLL0CR;                       /*!< (@ 0x00000000) PLL0 Control Register                                      */
  __IOM uint32_t  PLL0FR;                       /*!< (@ 0x00000004) PLL0 Fractional Register                                   */
  __IM  uint32_t  RESERVED[10];
  __IOM uint32_t  CCR;                          /*!< (@ 0x00000030) System Clock Config Register                               */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  PCSR;                         /*!< (@ 0x00000038) Peripheral Function Clock Source Register                  */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  PCDR0;                        /*!< (@ 0x00000040) Peripheral Function Clock Division Register0               */
  __IOM uint32_t  PCDR1;                        /*!< (@ 0x00000044) Peripheral Function Clock Division Register1               */
  __IOM uint32_t  PCDR2;                        /*!< (@ 0x00000048) Peripheral Function Clock Division Register2               */
  __IOM uint32_t  PCENR;                        /*!< (@ 0x0000004C) Peripheral Function Clock Enable Register                  */
  __IOM uint32_t  APB0ENR;                      /*!< (@ 0x00000050) APB0 Peripheral Clock Enable Register                      */
  __IOM uint32_t  APB1ENR;                      /*!< (@ 0x00000054) APB1 Peripheral Clock Enable Register                      */
  __IOM uint32_t  AHB0ENR;                      /*!< (@ 0x00000058) AHB0 Peripheral Clock Enable Register                      */
  __IOM uint32_t  AHB1ENR;                      /*!< (@ 0x0000005C) AHB1 Peripheral Clock Enable Register                      */
  __IOM uint32_t  APB0RSTR;                     /*!< (@ 0x00000060) APB0 Peripheral Reset Register                             */
  __IOM uint32_t  APB1RSTR;                     /*!< (@ 0x00000064) APB1 Peripheral Reset Register                             */
  __IOM uint32_t  AHB0RSTR;                     /*!< (@ 0x00000068) AHB0 Peripheral Reset Register                             */
  __IOM uint32_t  AHB1RSTR;                     /*!< (@ 0x0000006C) AHB1 Peripheral Reset Register                             */
  __IOM uint32_t  XOSCCR;                       /*!< (@ 0x00000070) XOSC Control Register                                      */
  __IOM uint32_t  CSSCR;                        /*!< (@ 0x00000074) Clock Secure Control Register                              */
  __IOM uint32_t  DBGCR;                        /*!< (@ 0x00000078) Internal Clock Fanout Register                             */
  __IOM uint32_t  SRSTSR;                       /*!< (@ 0x0000007C) System RstStatus Register                                  */
  __IOM uint32_t  KEYR;                         /*!< (@ 0x00000080) LockKey Register                                           */
  __IOM uint32_t  SRSR;                         /*!< (@ 0x00000084) System Reset Status Register                               */
} RCU_Type;                                     /*!< Size = 136 (0x88)                                                         */



/* =========================================================================================================================== */
/* ================                                           QEI0                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief QEI0 (QEI0)
  */

typedef struct {                                /*!< (@ 0x4002D000) QEI0 Structure                                             */
  __IOM uint32_t  POSCNT;                       /*!< (@ 0x00000000) QEI Position Counter Register                              */
  __IOM uint32_t  POSINIT;                      /*!< (@ 0x00000004) QEI Position Counter Initial Register                      */
  __IOM uint32_t  POSMAX;                       /*!< (@ 0x00000008) QEI Position Counter Max Register                          */
  __IOM uint32_t  POSCMP;                       /*!< (@ 0x0000000C) QEI Position Counter Compare Register                      */
  __IOM uint32_t  POSILAT;                      /*!< (@ 0x00000010) QEI Position Counter Index Latch Register                  */
  __IOM uint32_t  POSLAT;                       /*!< (@ 0x00000014) QEI Position Counter Timer Latch Register                  */
  __IM  uint32_t  RESERVED[2];
  __IOM uint32_t  UTMR;                         /*!< (@ 0x00000020) QTIMER Counter Register                                    */
  __IOM uint32_t  UPRD;                         /*!< (@ 0x00000024) QTIMER Counter Period Register                             */
  __IM  uint32_t  RESERVED1[2];
  __IOM uint32_t  DECCTL;                       /*!< (@ 0x00000030) QEI Decoder Control Register                               */
  __IOM uint32_t  QEPCTL;                       /*!< (@ 0x00000034) QEI Contorl Register                                       */
  __IOM uint32_t  POSCTL;                       /*!< (@ 0x00000038) QEI Position Contorl Register                              */
  __IOM uint32_t  CAPCTL;                       /*!< (@ 0x0000003C) QEI Capture Control Register                               */
  __IOM uint32_t  QCTMR;                        /*!< (@ 0x00000040) QEI Capture Counter Register                               */
  __IOM uint32_t  QCPRD;                        /*!< (@ 0x00000044) QEI Capture Period Register                                */
  __IOM uint32_t  CTMRLAT;                      /*!< (@ 0x00000048) QEI Capture Counter Latch Register                         */
  __IOM uint32_t  CPRDLAT;                      /*!< (@ 0x0000004C) QEI Capture Period Latch Register                          */
  __IOM uint32_t  IENR;                         /*!< (@ 0x00000050) QEI Interrupt Enable Register                              */
  __IOM uint32_t  STSR;                         /*!< (@ 0x00000054) QEI Interrupt Status Register                              */
} QEI0_Type;                                    /*!< Size = 88 (0x58)                                                          */



/* =========================================================================================================================== */
/* ================                                           QEI1                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief QEI1 (QEI1)
  */

typedef struct {                                /*!< (@ 0x4002E000) QEI1 Structure                                             */
  __IOM uint32_t  POSCNT;                       /*!< (@ 0x00000000) QEI Position Counter Register                              */
  __IOM uint32_t  POSINIT;                      /*!< (@ 0x00000004) QEI Position Counter Initial Register                      */
  __IOM uint32_t  POSMAX;                       /*!< (@ 0x00000008) QEI Position Counter Max Register                          */
  __IOM uint32_t  POSCMP;                       /*!< (@ 0x0000000C) QEI Position Counter Compare Register                      */
  __IOM uint32_t  POSILAT;                      /*!< (@ 0x00000010) QEI Position Counter Index Latch Register                  */
  __IOM uint32_t  POSLAT;                       /*!< (@ 0x00000014) QEI Position Counter Timer Latch Register                  */
  __IM  uint32_t  RESERVED[2];
  __IOM uint32_t  UTMR;                         /*!< (@ 0x00000020) QTIMER Counter Register                                    */
  __IOM uint32_t  UPRD;                         /*!< (@ 0x00000024) QTIMER Counter Period Register                             */
  __IM  uint32_t  RESERVED1[2];
  __IOM uint32_t  DECCTL;                       /*!< (@ 0x00000030) QEI Decoder Control Register                               */
  __IOM uint32_t  QEPCTL;                       /*!< (@ 0x00000034) QEI Contorl Register                                       */
  __IOM uint32_t  POSCTL;                       /*!< (@ 0x00000038) QEI Position Contorl Register                              */
  __IOM uint32_t  CAPCTL;                       /*!< (@ 0x0000003C) QEI Capture Control Register                               */
  __IOM uint32_t  QCTMR;                        /*!< (@ 0x00000040) QEI Capture Counter Register                               */
  __IOM uint32_t  QCPRD;                        /*!< (@ 0x00000044) QEI Capture Period Register                                */
  __IOM uint32_t  CTMRLAT;                      /*!< (@ 0x00000048) QEI Capture Counter Latch Register                         */
  __IOM uint32_t  CPRDLAT;                      /*!< (@ 0x0000004C) QEI Capture Period Latch Register                          */
  __IOM uint32_t  IENR;                         /*!< (@ 0x00000050) QEI Interrupt Enable Register                              */
  __IOM uint32_t  STSR;                         /*!< (@ 0x00000054) QEI Interrupt Status Register                              */
} QEI1_Type;                                    /*!< Size = 88 (0x58)                                                          */



/* =========================================================================================================================== */
/* ================                                           QEI2                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief QEI2 (QEI2)
  */

typedef struct {                                /*!< (@ 0x4002F000) QEI2 Structure                                             */
  __IOM uint32_t  POSCNT;                       /*!< (@ 0x00000000) QEI Position Counter Register                              */
  __IOM uint32_t  POSINIT;                      /*!< (@ 0x00000004) QEI Position Counter Initial Register                      */
  __IOM uint32_t  POSMAX;                       /*!< (@ 0x00000008) QEI Position Counter Max Register                          */
  __IOM uint32_t  POSCMP;                       /*!< (@ 0x0000000C) QEI Position Counter Compare Register                      */
  __IOM uint32_t  POSILAT;                      /*!< (@ 0x00000010) QEI Position Counter Index Latch Register                  */
  __IOM uint32_t  POSLAT;                       /*!< (@ 0x00000014) QEI Position Counter Timer Latch Register                  */
  __IM  uint32_t  RESERVED[2];
  __IOM uint32_t  UTMR;                         /*!< (@ 0x00000020) QTIMER Counter Register                                    */
  __IOM uint32_t  UPRD;                         /*!< (@ 0x00000024) QTIMER Counter Period Register                             */
  __IM  uint32_t  RESERVED1[2];
  __IOM uint32_t  DECCTL;                       /*!< (@ 0x00000030) QEI Decoder Control Register                               */
  __IOM uint32_t  QEPCTL;                       /*!< (@ 0x00000034) QEI Contorl Register                                       */
  __IOM uint32_t  POSCTL;                       /*!< (@ 0x00000038) QEI Position Contorl Register                              */
  __IOM uint32_t  CAPCTL;                       /*!< (@ 0x0000003C) QEI Capture Control Register                               */
  __IOM uint32_t  QCTMR;                        /*!< (@ 0x00000040) QEI Capture Counter Register                               */
  __IOM uint32_t  QCPRD;                        /*!< (@ 0x00000044) QEI Capture Period Register                                */
  __IOM uint32_t  CTMRLAT;                      /*!< (@ 0x00000048) QEI Capture Counter Latch Register                         */
  __IOM uint32_t  CPRDLAT;                      /*!< (@ 0x0000004C) QEI Capture Period Latch Register                          */
  __IOM uint32_t  IENR;                         /*!< (@ 0x00000050) QEI Interrupt Enable Register                              */
  __IOM uint32_t  STSR;                         /*!< (@ 0x00000054) QEI Interrupt Status Register                              */
} QEI2_Type;                                    /*!< Size = 88 (0x58)                                                          */



/* =========================================================================================================================== */
/* ================                                           PDM0                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief PDM0 (PDM0)
  */

typedef struct {                                /*!< (@ 0x40017000) PDM0 Structure                                             */
  __IOM uint32_t  ENABLE;                       /*!< (@ 0x00000000) PDM Enable Register                                        */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000004) PDM Control Register                                       */
  __IOM uint32_t  DFCR;                         /*!< (@ 0x00000008) PDM Main Filter Control Register                           */
  __IOM uint32_t  CFCR;                         /*!< (@ 0x0000000C) PDM Compare Filter Control Register                        */
  __IOM uint32_t  FCSR;                         /*!< (@ 0x00000010) PDM FIFO Control Register                                  */
  __IOM uint32_t  IER;                          /*!< (@ 0x00000014) PDM Interrupt Enable Register                              */
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000018) PDM Interrupt State Register                               */
  __IOM uint32_t  DDAT;                         /*!< (@ 0x0000001C) PDM Main Filter Result Register                            */
  __IOM uint32_t  CDAT;                         /*!< (@ 0x00000020) PDM Compare Filter Result Register                         */
  __IOM uint32_t  FDAT;                         /*!< (@ 0x00000024) PDM FIFO Result Register                                   */
  __IOM uint32_t  CMPH;                         /*!< (@ 0x00000028) PDM High-Level Compare Register                            */
  __IOM uint32_t  CMPL;                         /*!< (@ 0x0000002C) PDM Low-Level Compare Register                             */
  __IOM uint32_t  CLKTO;                        /*!< (@ 0x00000030) PDM Clock Timeout Register                                 */
  __IOM uint32_t  SDSYNC;                       /*!< (@ 0x00000034) PDM Synchronization Control Register                       */
  __IOM uint32_t  IDAT;                         /*!< (@ 0x00000038) PDM Input Data Register                                    */
} PDM0_Type;                                    /*!< Size = 60 (0x3c)                                                          */



/* =========================================================================================================================== */
/* ================                                           PDM1                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief PDM1 (PDM1)
  */

typedef struct {                                /*!< (@ 0x40017100) PDM1 Structure                                             */
  __IOM uint32_t  ENABLE;                       /*!< (@ 0x00000000) PDM Enable Register                                        */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000004) PDM Control Register                                       */
  __IOM uint32_t  DFCR;                         /*!< (@ 0x00000008) PDM Main Filter Control Register                           */
  __IOM uint32_t  CFCR;                         /*!< (@ 0x0000000C) PDM Compare Filter Control Register                        */
  __IOM uint32_t  FCSR;                         /*!< (@ 0x00000010) PDM FIFO Control Register                                  */
  __IOM uint32_t  IER;                          /*!< (@ 0x00000014) PDM Interrupt Enable Register                              */
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000018) PDM Interrupt State Register                               */
  __IOM uint32_t  DDAT;                         /*!< (@ 0x0000001C) PDM Main Filter Result Register                            */
  __IOM uint32_t  CDAT;                         /*!< (@ 0x00000020) PDM Compare Filter Result Register                         */
  __IOM uint32_t  FDAT;                         /*!< (@ 0x00000024) PDM FIFO Result Register                                   */
  __IOM uint32_t  CMPH;                         /*!< (@ 0x00000028) PDM High-Level Compare Register                            */
  __IOM uint32_t  CMPL;                         /*!< (@ 0x0000002C) PDM Low-Level Compare Register                             */
  __IOM uint32_t  CLKTO;                        /*!< (@ 0x00000030) PDM Clock Timeout Register                                 */
  __IOM uint32_t  SDSYNC;                       /*!< (@ 0x00000034) PDM Synchronization Control Register                       */
  __IOM uint32_t  IDAT;                         /*!< (@ 0x00000038) PDM Input Data Register                                    */
} PDM1_Type;                                    /*!< Size = 60 (0x3c)                                                          */



/* =========================================================================================================================== */
/* ================                                           PDM2                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief PDM2 (PDM2)
  */

typedef struct {                                /*!< (@ 0x40017200) PDM2 Structure                                             */
  __IOM uint32_t  ENABLE;                       /*!< (@ 0x00000000) PDM Enable Register                                        */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000004) PDM Control Register                                       */
  __IOM uint32_t  DFCR;                         /*!< (@ 0x00000008) PDM Main Filter Control Register                           */
  __IOM uint32_t  CFCR;                         /*!< (@ 0x0000000C) PDM Compare Filter Control Register                        */
  __IOM uint32_t  FCSR;                         /*!< (@ 0x00000010) PDM FIFO Control Register                                  */
  __IOM uint32_t  IER;                          /*!< (@ 0x00000014) PDM Interrupt Enable Register                              */
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000018) PDM Interrupt State Register                               */
  __IOM uint32_t  DDAT;                         /*!< (@ 0x0000001C) PDM Main Filter Result Register                            */
  __IOM uint32_t  CDAT;                         /*!< (@ 0x00000020) PDM Compare Filter Result Register                         */
  __IOM uint32_t  FDAT;                         /*!< (@ 0x00000024) PDM FIFO Result Register                                   */
  __IOM uint32_t  CMPH;                         /*!< (@ 0x00000028) PDM High-Level Compare Register                            */
  __IOM uint32_t  CMPL;                         /*!< (@ 0x0000002C) PDM Low-Level Compare Register                             */
  __IOM uint32_t  CLKTO;                        /*!< (@ 0x00000030) PDM Clock Timeout Register                                 */
  __IOM uint32_t  SDSYNC;                       /*!< (@ 0x00000034) PDM Synchronization Control Register                       */
  __IOM uint32_t  IDAT;                         /*!< (@ 0x00000038) PDM Input Data Register                                    */
} PDM2_Type;                                    /*!< Size = 60 (0x3c)                                                          */



/* =========================================================================================================================== */
/* ================                                           PDM3                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief PDM3 (PDM3)
  */

typedef struct {                                /*!< (@ 0x40017300) PDM3 Structure                                             */
  __IOM uint32_t  ENABLE;                       /*!< (@ 0x00000000) PDM Enable Register                                        */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000004) PDM Control Register                                       */
  __IOM uint32_t  DFCR;                         /*!< (@ 0x00000008) PDM Main Filter Control Register                           */
  __IOM uint32_t  CFCR;                         /*!< (@ 0x0000000C) PDM Compare Filter Control Register                        */
  __IOM uint32_t  FCSR;                         /*!< (@ 0x00000010) PDM FIFO Control Register                                  */
  __IOM uint32_t  IER;                          /*!< (@ 0x00000014) PDM Interrupt Enable Register                              */
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000018) PDM Interrupt State Register                               */
  __IOM uint32_t  DDAT;                         /*!< (@ 0x0000001C) PDM Main Filter Result Register                            */
  __IOM uint32_t  CDAT;                         /*!< (@ 0x00000020) PDM Compare Filter Result Register                         */
  __IOM uint32_t  FDAT;                         /*!< (@ 0x00000024) PDM FIFO Result Register                                   */
  __IOM uint32_t  CMPH;                         /*!< (@ 0x00000028) PDM High-Level Compare Register                            */
  __IOM uint32_t  CMPL;                         /*!< (@ 0x0000002C) PDM Low-Level Compare Register                             */
  __IOM uint32_t  CLKTO;                        /*!< (@ 0x00000030) PDM Clock Timeout Register                                 */
  __IOM uint32_t  SDSYNC;                       /*!< (@ 0x00000034) PDM Synchronization Control Register                       */
  __IOM uint32_t  IDAT;                         /*!< (@ 0x00000038) PDM Input Data Register                                    */
} PDM3_Type;                                    /*!< Size = 60 (0x3c)                                                          */



/* =========================================================================================================================== */
/* ================                                           IWDG                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief IWDG (IWDG)
  */

typedef struct {                                /*!< (@ 0x4000C000) IWDG Structure                                             */
  __IOM uint32_t  KEYR;                         /*!< (@ 0x00000000) IWDG Key Register                                          */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000004) IWDG Control Register                                      */
  __IOM uint32_t  RLR;                          /*!< (@ 0x00000008) IWDG Reload Register                                       */
  __IOM uint32_t  PSCR;                         /*!< (@ 0x0000000C) IWDG Prescaler Register                                    */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000010) IWDG Status Register                                       */
} IWDG_Type;                                    /*!< Size = 20 (0x14)                                                          */



/* =========================================================================================================================== */
/* ================                                           IIR0                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief IIR0 (IIR0)
  */

typedef struct {                                /*!< (@ 0x4003E000) IIR0 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) IIR Control Register                                       */
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000004) IIR Status Register                                        */
  __IOM uint32_t  IDR;                          /*!< (@ 0x00000008) IIR Data-In Register                                       */
  __IOM uint32_t  ODR;                          /*!< (@ 0x0000000C) IIR Data-Out Register                                      */
  __IM  uint32_t  RESERVED[4];
  __IOM uint32_t  SCL;                          /*!< (@ 0x00000020) IIR Scale Register                                         */
  __IM  uint32_t  RESERVED1[3];
  __IOM uint32_t  G0B0R;                        /*!< (@ 0x00000030) IIR Group 0 B0COEF RegNster                                */
  __IOM uint32_t  G0B1R;                        /*!< (@ 0x00000034) IIR Group 0 B1COEF RegNster                                */
  __IOM uint32_t  G0B2R;                        /*!< (@ 0x00000038) IIR Group 0 B2COEF RegNster                                */
  __IOM uint32_t  G0B3R;                        /*!< (@ 0x0000003C) IIR Group 0 B3COEF RegNster                                */
  __IOM uint32_t  G0B4R;                        /*!< (@ 0x00000040) IIR Group 0 B4COEF RegNster                                */
  __IOM uint32_t  G0B5R;                        /*!< (@ 0x00000044) IIR Group 0 B5COEF RegNster                                */
  __IM  uint32_t  RESERVED2[2];
  __IOM uint32_t  G0A1R;                        /*!< (@ 0x00000050) IIR Group 0 A1COEF RegNster                                */
  __IOM uint32_t  G0A2R;                        /*!< (@ 0x00000054) IIR Group 0 A2COEF RegNster                                */
  __IOM uint32_t  G0A3R;                        /*!< (@ 0x00000058) IIR Group 0 A3COEF RegNster                                */
  __IOM uint32_t  G0A4R;                        /*!< (@ 0x0000005C) IIR Group 0 A4COEF RegNster                                */
} IIR0_Type;                                    /*!< Size = 96 (0x60)                                                          */



/* =========================================================================================================================== */
/* ================                                           IIR1                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief IIR1 (IIR1)
  */

typedef struct {                                /*!< (@ 0x4003E100) IIR1 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) IIR Control Register                                       */
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000004) IIR Status Register                                        */
  __IOM uint32_t  IDR;                          /*!< (@ 0x00000008) IIR Data-In Register                                       */
  __IOM uint32_t  ODR;                          /*!< (@ 0x0000000C) IIR Data-Out Register                                      */
  __IM  uint32_t  RESERVED[4];
  __IOM uint32_t  SCL;                          /*!< (@ 0x00000020) IIR Scale Register                                         */
  __IM  uint32_t  RESERVED1[3];
  __IOM uint32_t  G0B0R;                        /*!< (@ 0x00000030) IIR Group 0 B0COEF RegNster                                */
  __IOM uint32_t  G0B1R;                        /*!< (@ 0x00000034) IIR Group 0 B1COEF RegNster                                */
  __IOM uint32_t  G0B2R;                        /*!< (@ 0x00000038) IIR Group 0 B2COEF RegNster                                */
  __IOM uint32_t  G0B3R;                        /*!< (@ 0x0000003C) IIR Group 0 B3COEF RegNster                                */
  __IOM uint32_t  G0B4R;                        /*!< (@ 0x00000040) IIR Group 0 B4COEF RegNster                                */
  __IOM uint32_t  G0B5R;                        /*!< (@ 0x00000044) IIR Group 0 B5COEF RegNster                                */
  __IM  uint32_t  RESERVED2[2];
  __IOM uint32_t  G0A1R;                        /*!< (@ 0x00000050) IIR Group 0 A1COEF RegNster                                */
  __IOM uint32_t  G0A2R;                        /*!< (@ 0x00000054) IIR Group 0 A2COEF RegNster                                */
  __IOM uint32_t  G0A3R;                        /*!< (@ 0x00000058) IIR Group 0 A3COEF RegNster                                */
  __IOM uint32_t  G0A4R;                        /*!< (@ 0x0000005C) IIR Group 0 A4COEF RegNster                                */
} IIR1_Type;                                    /*!< Size = 96 (0x60)                                                          */



/* =========================================================================================================================== */
/* ================                                           IIR2                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief IIR2 (IIR2)
  */

typedef struct {                                /*!< (@ 0x4003E200) IIR2 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) IIR Control Register                                       */
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000004) IIR Status Register                                        */
  __IOM uint32_t  IDR;                          /*!< (@ 0x00000008) IIR Data-In Register                                       */
  __IOM uint32_t  ODR;                          /*!< (@ 0x0000000C) IIR Data-Out Register                                      */
  __IM  uint32_t  RESERVED[4];
  __IOM uint32_t  SCL;                          /*!< (@ 0x00000020) IIR Scale Register                                         */
  __IM  uint32_t  RESERVED1[3];
  __IOM uint32_t  G0B0R;                        /*!< (@ 0x00000030) IIR Group 0 B0COEF RegNster                                */
  __IOM uint32_t  G0B1R;                        /*!< (@ 0x00000034) IIR Group 0 B1COEF RegNster                                */
  __IOM uint32_t  G0B2R;                        /*!< (@ 0x00000038) IIR Group 0 B2COEF RegNster                                */
  __IOM uint32_t  G0B3R;                        /*!< (@ 0x0000003C) IIR Group 0 B3COEF RegNster                                */
  __IOM uint32_t  G0B4R;                        /*!< (@ 0x00000040) IIR Group 0 B4COEF RegNster                                */
  __IOM uint32_t  G0B5R;                        /*!< (@ 0x00000044) IIR Group 0 B5COEF RegNster                                */
  __IM  uint32_t  RESERVED2[2];
  __IOM uint32_t  G0A1R;                        /*!< (@ 0x00000050) IIR Group 0 A1COEF RegNster                                */
  __IOM uint32_t  G0A2R;                        /*!< (@ 0x00000054) IIR Group 0 A2COEF RegNster                                */
  __IOM uint32_t  G0A3R;                        /*!< (@ 0x00000058) IIR Group 0 A3COEF RegNster                                */
  __IOM uint32_t  G0A4R;                        /*!< (@ 0x0000005C) IIR Group 0 A4COEF RegNster                                */
} IIR2_Type;                                    /*!< Size = 96 (0x60)                                                          */



/* =========================================================================================================================== */
/* ================                                           IIR3                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief IIR3 (IIR3)
  */

typedef struct {                                /*!< (@ 0x4003E300) IIR3 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) IIR Control Register                                       */
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000004) IIR Status Register                                        */
  __IOM uint32_t  IDR;                          /*!< (@ 0x00000008) IIR Data-In Register                                       */
  __IOM uint32_t  ODR;                          /*!< (@ 0x0000000C) IIR Data-Out Register                                      */
  __IM  uint32_t  RESERVED[4];
  __IOM uint32_t  SCL;                          /*!< (@ 0x00000020) IIR Scale Register                                         */
  __IM  uint32_t  RESERVED1[3];
  __IOM uint32_t  G0B0R;                        /*!< (@ 0x00000030) IIR Group 0 B0COEF RegNster                                */
  __IOM uint32_t  G0B1R;                        /*!< (@ 0x00000034) IIR Group 0 B1COEF RegNster                                */
  __IOM uint32_t  G0B2R;                        /*!< (@ 0x00000038) IIR Group 0 B2COEF RegNster                                */
  __IOM uint32_t  G0B3R;                        /*!< (@ 0x0000003C) IIR Group 0 B3COEF RegNster                                */
  __IOM uint32_t  G0B4R;                        /*!< (@ 0x00000040) IIR Group 0 B4COEF RegNster                                */
  __IOM uint32_t  G0B5R;                        /*!< (@ 0x00000044) IIR Group 0 B5COEF RegNster                                */
  __IM  uint32_t  RESERVED2[2];
  __IOM uint32_t  G0A1R;                        /*!< (@ 0x00000050) IIR Group 0 A1COEF RegNster                                */
  __IOM uint32_t  G0A2R;                        /*!< (@ 0x00000054) IIR Group 0 A2COEF RegNster                                */
  __IOM uint32_t  G0A3R;                        /*!< (@ 0x00000058) IIR Group 0 A3COEF RegNster                                */
  __IOM uint32_t  G0A4R;                        /*!< (@ 0x0000005C) IIR Group 0 A4COEF RegNster                                */
} IIR3_Type;                                    /*!< Size = 96 (0x60)                                                          */



/* =========================================================================================================================== */
/* ================                                           IIR4                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief IIR4 (IIR4)
  */

typedef struct {                                /*!< (@ 0x4003E400) IIR4 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) IIR Control Register                                       */
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000004) IIR Status Register                                        */
  __IOM uint32_t  IDR;                          /*!< (@ 0x00000008) IIR Data-In Register                                       */
  __IOM uint32_t  ODR;                          /*!< (@ 0x0000000C) IIR Data-Out Register                                      */
  __IM  uint32_t  RESERVED[4];
  __IOM uint32_t  SCL;                          /*!< (@ 0x00000020) IIR Scale Register                                         */
  __IM  uint32_t  RESERVED1[3];
  __IOM uint32_t  G0B0R;                        /*!< (@ 0x00000030) IIR Group 0 B0COEF RegNster                                */
  __IOM uint32_t  G0B1R;                        /*!< (@ 0x00000034) IIR Group 0 B1COEF RegNster                                */
  __IOM uint32_t  G0B2R;                        /*!< (@ 0x00000038) IIR Group 0 B2COEF RegNster                                */
  __IOM uint32_t  G0B3R;                        /*!< (@ 0x0000003C) IIR Group 0 B3COEF RegNster                                */
  __IOM uint32_t  G0B4R;                        /*!< (@ 0x00000040) IIR Group 0 B4COEF RegNster                                */
  __IOM uint32_t  G0B5R;                        /*!< (@ 0x00000044) IIR Group 0 B5COEF RegNster                                */
  __IM  uint32_t  RESERVED2[2];
  __IOM uint32_t  G0A1R;                        /*!< (@ 0x00000050) IIR Group 0 A1COEF RegNster                                */
  __IOM uint32_t  G0A2R;                        /*!< (@ 0x00000054) IIR Group 0 A2COEF RegNster                                */
  __IOM uint32_t  G0A3R;                        /*!< (@ 0x00000058) IIR Group 0 A3COEF RegNster                                */
  __IOM uint32_t  G0A4R;                        /*!< (@ 0x0000005C) IIR Group 0 A4COEF RegNster                                */
} IIR4_Type;                                    /*!< Size = 96 (0x60)                                                          */



/* =========================================================================================================================== */
/* ================                                           IIR5                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief IIR5 (IIR5)
  */

typedef struct {                                /*!< (@ 0x4003E500) IIR5 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) IIR Control Register                                       */
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000004) IIR Status Register                                        */
  __IOM uint32_t  IDR;                          /*!< (@ 0x00000008) IIR Data-In Register                                       */
  __IOM uint32_t  ODR;                          /*!< (@ 0x0000000C) IIR Data-Out Register                                      */
  __IM  uint32_t  RESERVED[4];
  __IOM uint32_t  SCL;                          /*!< (@ 0x00000020) IIR Scale Register                                         */
  __IM  uint32_t  RESERVED1[3];
  __IOM uint32_t  G0B0R;                        /*!< (@ 0x00000030) IIR Group 0 B0COEF RegNster                                */
  __IOM uint32_t  G0B1R;                        /*!< (@ 0x00000034) IIR Group 0 B1COEF RegNster                                */
  __IOM uint32_t  G0B2R;                        /*!< (@ 0x00000038) IIR Group 0 B2COEF RegNster                                */
  __IOM uint32_t  G0B3R;                        /*!< (@ 0x0000003C) IIR Group 0 B3COEF RegNster                                */
  __IOM uint32_t  G0B4R;                        /*!< (@ 0x00000040) IIR Group 0 B4COEF RegNster                                */
  __IOM uint32_t  G0B5R;                        /*!< (@ 0x00000044) IIR Group 0 B5COEF RegNster                                */
  __IM  uint32_t  RESERVED2[2];
  __IOM uint32_t  G0A1R;                        /*!< (@ 0x00000050) IIR Group 0 A1COEF RegNster                                */
  __IOM uint32_t  G0A2R;                        /*!< (@ 0x00000054) IIR Group 0 A2COEF RegNster                                */
  __IOM uint32_t  G0A3R;                        /*!< (@ 0x00000058) IIR Group 0 A3COEF RegNster                                */
  __IOM uint32_t  G0A4R;                        /*!< (@ 0x0000005C) IIR Group 0 A4COEF RegNster                                */
} IIR5_Type;                                    /*!< Size = 96 (0x60)                                                          */



/* =========================================================================================================================== */
/* ================                                           I2C0                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief I2C0 (I2C0)
  */

typedef struct {                                /*!< (@ 0x40000000) I2C0 Structure                                             */
  __IOM uint32_t  ENABLE;                       /*!< (@ 0x00000000) I2C Enable Register                                        */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000004) I2C Transmission Control Register                          */
  __IOM uint32_t  BAUD;                         /*!< (@ 0x00000008) I2C Baud Rate Register                                     */
  __IOM uint32_t  UDRDR;                        /*!< (@ 0x0000000C) I2C Underrun Data Register                                 */
  __IOM uint32_t  FIFOCTRL;                     /*!< (@ 0x00000010) I2C FIFO Control Register                                  */
  __IOM uint32_t  TAR;                          /*!< (@ 0x00000014) I2C Target Address Register                                */
  __IOM uint32_t  SAR;                          /*!< (@ 0x00000018) I2C Slave Address Register                                 */
  __IOM uint32_t  OSAR;                         /*!< (@ 0x0000001C) I2C Optional Slave Address Register                        */
  __IOM uint32_t  PEC;                          /*!< (@ 0x00000020) I2C RX PEC Register                                        */
  __IOM uint32_t  TIMING;                       /*!< (@ 0x00000024) I2C Timing Register                                        */
  __IOM uint32_t  TIMEOUT;                      /*!< (@ 0x00000028) I2C Clock Extension Timeout Register                       */
  __IOM uint32_t  BUSTOUT;                      /*!< (@ 0x0000002C) I2C Bus Timeout Register                                   */
  __IOM uint32_t  INTREN;                       /*!< (@ 0x00000030) I2C Interrupt Enable Register                              */
  __IOM uint32_t  INTR;                         /*!< (@ 0x00000034) I2C Interrupt Register                                     */
  __IOM uint32_t  STATUS;                       /*!< (@ 0x00000038) I2C Status Register                                        */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  TXDATA;                       /*!< (@ 0x00000040) I2C TXFIFO Data Registers                                  */
  __IOM uint32_t  RXDATA;                       /*!< (@ 0x00000044) I2C RXFIFO Data Registers                                  */
  __IOM uint32_t  RXADDR;                       /*!< (@ 0x00000048) I2C RX ADDR Register                                       */
} I2C0_Type;                                    /*!< Size = 76 (0x4c)                                                          */



/* =========================================================================================================================== */
/* ================                                           I2C1                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief I2C1 (I2C1)
  */

typedef struct {                                /*!< (@ 0x40001000) I2C1 Structure                                             */
  __IOM uint32_t  ENABLE;                       /*!< (@ 0x00000000) I2C Enable Register                                        */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000004) I2C Transmission Control Register                          */
  __IOM uint32_t  BAUD;                         /*!< (@ 0x00000008) I2C Baud Rate Register                                     */
  __IOM uint32_t  UDRDR;                        /*!< (@ 0x0000000C) I2C Underrun Data Register                                 */
  __IOM uint32_t  FIFOCTRL;                     /*!< (@ 0x00000010) I2C FIFO Control Register                                  */
  __IOM uint32_t  TAR;                          /*!< (@ 0x00000014) I2C Target Address Register                                */
  __IOM uint32_t  SAR;                          /*!< (@ 0x00000018) I2C Slave Address Register                                 */
  __IOM uint32_t  OSAR;                         /*!< (@ 0x0000001C) I2C Optional Slave Address Register                        */
  __IOM uint32_t  PEC;                          /*!< (@ 0x00000020) I2C RX PEC Register                                        */
  __IOM uint32_t  TIMING;                       /*!< (@ 0x00000024) I2C Timing Register                                        */
  __IOM uint32_t  TIMEOUT;                      /*!< (@ 0x00000028) I2C Clock Extension Timeout Register                       */
  __IOM uint32_t  BUSTOUT;                      /*!< (@ 0x0000002C) I2C Bus Timeout Register                                   */
  __IOM uint32_t  INTREN;                       /*!< (@ 0x00000030) I2C Interrupt Enable Register                              */
  __IOM uint32_t  INTR;                         /*!< (@ 0x00000034) I2C Interrupt Register                                     */
  __IOM uint32_t  STATUS;                       /*!< (@ 0x00000038) I2C Status Register                                        */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  TXDATA;                       /*!< (@ 0x00000040) I2C TXFIFO Data Registers                                  */
  __IOM uint32_t  RXDATA;                       /*!< (@ 0x00000044) I2C RXFIFO Data Registers                                  */
  __IOM uint32_t  RXADDR;                       /*!< (@ 0x00000048) I2C RX ADDR Register                                       */
} I2C1_Type;                                    /*!< Size = 76 (0x4c)                                                          */



/* =========================================================================================================================== */
/* ================                                           I2C2                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief I2C2 (I2C2)
  */

typedef struct {                                /*!< (@ 0x40002000) I2C2 Structure                                             */
  __IOM uint32_t  ENABLE;                       /*!< (@ 0x00000000) I2C Enable Register                                        */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000004) I2C Transmission Control Register                          */
  __IOM uint32_t  BAUD;                         /*!< (@ 0x00000008) I2C Baud Rate Register                                     */
  __IOM uint32_t  UDRDR;                        /*!< (@ 0x0000000C) I2C Underrun Data Register                                 */
  __IOM uint32_t  FIFOCTRL;                     /*!< (@ 0x00000010) I2C FIFO Control Register                                  */
  __IOM uint32_t  TAR;                          /*!< (@ 0x00000014) I2C Target Address Register                                */
  __IOM uint32_t  SAR;                          /*!< (@ 0x00000018) I2C Slave Address Register                                 */
  __IOM uint32_t  OSAR;                         /*!< (@ 0x0000001C) I2C Optional Slave Address Register                        */
  __IOM uint32_t  PEC;                          /*!< (@ 0x00000020) I2C RX PEC Register                                        */
  __IOM uint32_t  TIMING;                       /*!< (@ 0x00000024) I2C Timing Register                                        */
  __IOM uint32_t  TIMEOUT;                      /*!< (@ 0x00000028) I2C Clock Extension Timeout Register                       */
  __IOM uint32_t  BUSTOUT;                      /*!< (@ 0x0000002C) I2C Bus Timeout Register                                   */
  __IOM uint32_t  INTREN;                       /*!< (@ 0x00000030) I2C Interrupt Enable Register                              */
  __IOM uint32_t  INTR;                         /*!< (@ 0x00000034) I2C Interrupt Register                                     */
  __IOM uint32_t  STATUS;                       /*!< (@ 0x00000038) I2C Status Register                                        */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  TXDATA;                       /*!< (@ 0x00000040) I2C TXFIFO Data Registers                                  */
  __IOM uint32_t  RXDATA;                       /*!< (@ 0x00000044) I2C RXFIFO Data Registers                                  */
  __IOM uint32_t  RXADDR;                       /*!< (@ 0x00000048) I2C RX ADDR Register                                       */
} I2C2_Type;                                    /*!< Size = 76 (0x4c)                                                          */



/* =========================================================================================================================== */
/* ================                                        HRPWM_SLV0                                         ================ */
/* =========================================================================================================================== */


/**
  * @brief HRPWM_SLV0 (HRPWM_SLV0)
  */

typedef struct {                                /*!< (@ 0x4003B100) HRPWM_SLV0 Structure                                       */
  __IOM uint32_t  PWMCR0;                       /*!< (@ 0x00000000) HRPWM PWMx Control Register0                               */
  __IOM uint32_t  PWMCR1;                       /*!< (@ 0x00000004) HRPWM PWMx Control Register1                               */
  __IOM uint32_t  PWMISR;                       /*!< (@ 0x00000008) HRPWM PWMx Interrupt Status Register                       */
  __IOM uint32_t  PWMDIER;                      /*!< (@ 0x0000000C) HRPWM PWMx DMA Interrupt Enable Register                   */
  __IOM uint32_t  CNTR;                         /*!< (@ 0x00000010) HRPWM PWMx Counter Register                                */
  __IOM uint32_t  PERR;                         /*!< (@ 0x00000014) HRPWM PWMx Period Register                                 */
  __IOM uint32_t  REPR;                         /*!< (@ 0x00000018) HRPWM PWMx Repetition Register                             */
  __IOM uint32_t  CMPAR;                        /*!< (@ 0x0000001C) HRPWM PWMx Compare A Register                              */
  __IOM uint32_t  CMPBR;                        /*!< (@ 0x00000020) HRPWM PWMx Compare B Register                              */
  __IOM uint32_t  CMPCR;                        /*!< (@ 0x00000024) HRPWM PWMx Compare C Register                              */
  __IOM uint32_t  CMPDR;                        /*!< (@ 0x00000028) HRPWM PWMx Compare D Register                              */
  __IOM uint32_t  CAPAR;                        /*!< (@ 0x0000002C) HRPWM PWMx Capture A Register                              */
  __IOM uint32_t  CAPBR;                        /*!< (@ 0x00000030) HRPWM PWMx Capture B Register                              */
  __IOM uint32_t  DTR;                          /*!< (@ 0x00000034) HRPWM PWMx DeadTime Register                               */
  __IOM uint32_t  SETAR;                        /*!< (@ 0x00000038) HRPWM PWMx Output A Set Register                           */
  __IOM uint32_t  CLRAR;                        /*!< (@ 0x0000003C) HRPWM PWMx Output A Clear Register                         */
  __IOM uint32_t  SETBR;                        /*!< (@ 0x00000040) HRPWM PWMx Output B Set Register                           */
  __IOM uint32_t  CLRBR;                        /*!< (@ 0x00000044) HRPWM PWMx Output B Clear Register                         */
  __IOM uint32_t  EEFR0;                        /*!< (@ 0x00000048) HRPWM PWMx External Event Register0                        */
  __IOM uint32_t  EEFR1;                        /*!< (@ 0x0000004C) HRPWM PWMx External Event Register1                        */
  __IOM uint32_t  EEFR2;                        /*!< (@ 0x00000050) HRPWM PWMx External Event Register2                        */
  __IOM uint32_t  RSTR;                         /*!< (@ 0x00000054) HRPWM PWMx Reset Register                                  */
  __IOM uint32_t  RSTER;                        /*!< (@ 0x00000058) HRPWM PWMx Reset Extended Register                         */
  __IOM uint32_t  CHPR;                         /*!< (@ 0x0000005C) HRPWM PWMx Chopper Register                                */
  __IOM uint32_t  CAPACR;                       /*!< (@ 0x00000060) HRPWM PWMx Capture A Control Register                      */
  __IOM uint32_t  CAPACER;                      /*!< (@ 0x00000064) HRPWM PWMx Capture A Control Extended Register             */
  __IOM uint32_t  CAPBCR;                       /*!< (@ 0x00000068) HRPWM PWMx Capture B Control Register                      */
  __IOM uint32_t  CAPBCER;                      /*!< (@ 0x0000006C) HRPWM PWMx Capture B Control Extended Register             */
  __IOM uint32_t  OUTR;                         /*!< (@ 0x00000070) HRPWM PWMx Output Register                                 */
  __IOM uint32_t  FLTR;                         /*!< (@ 0x00000074) HRPWM PWMx Fault Register                                  */
  __IOM uint32_t  DMAUR;                        /*!< (@ 0x00000078) HRPWM PWMx System DMA Update Register                      */
  __IOM uint32_t  DMADR;                        /*!< (@ 0x0000007C) HRPWM PWMx System DMA Data Register                        */
} HRPWM_SLV0_Type;                              /*!< Size = 128 (0x80)                                                         */



/* =========================================================================================================================== */
/* ================                                        HRPWM_SLV1                                         ================ */
/* =========================================================================================================================== */


/**
  * @brief HRPWM_SLV1 (HRPWM_SLV1)
  */

typedef struct {                                /*!< (@ 0x4003B200) HRPWM_SLV1 Structure                                       */
  __IOM uint32_t  PWMCR0;                       /*!< (@ 0x00000000) HRPWM PWMx Control Register0                               */
  __IOM uint32_t  PWMCR1;                       /*!< (@ 0x00000004) HRPWM PWMx Control Register1                               */
  __IOM uint32_t  PWMISR;                       /*!< (@ 0x00000008) HRPWM PWMx Interrupt Status Register                       */
  __IOM uint32_t  PWMDIER;                      /*!< (@ 0x0000000C) HRPWM PWMx DMA Interrupt Enable Register                   */
  __IOM uint32_t  CNTR;                         /*!< (@ 0x00000010) HRPWM PWMx Counter Register                                */
  __IOM uint32_t  PERR;                         /*!< (@ 0x00000014) HRPWM PWMx Period Register                                 */
  __IOM uint32_t  REPR;                         /*!< (@ 0x00000018) HRPWM PWMx Repetition Register                             */
  __IOM uint32_t  CMPAR;                        /*!< (@ 0x0000001C) HRPWM PWMx Compare A Register                              */
  __IOM uint32_t  CMPBR;                        /*!< (@ 0x00000020) HRPWM PWMx Compare B Register                              */
  __IOM uint32_t  CMPCR;                        /*!< (@ 0x00000024) HRPWM PWMx Compare C Register                              */
  __IOM uint32_t  CMPDR;                        /*!< (@ 0x00000028) HRPWM PWMx Compare D Register                              */
  __IOM uint32_t  CAPAR;                        /*!< (@ 0x0000002C) HRPWM PWMx Capture A Register                              */
  __IOM uint32_t  CAPBR;                        /*!< (@ 0x00000030) HRPWM PWMx Capture B Register                              */
  __IOM uint32_t  DTR;                          /*!< (@ 0x00000034) HRPWM PWMx DeadTime Register                               */
  __IOM uint32_t  SETAR;                        /*!< (@ 0x00000038) HRPWM PWMx Output A Set Register                           */
  __IOM uint32_t  CLRAR;                        /*!< (@ 0x0000003C) HRPWM PWMx Output A Clear Register                         */
  __IOM uint32_t  SETBR;                        /*!< (@ 0x00000040) HRPWM PWMx Output B Set Register                           */
  __IOM uint32_t  CLRBR;                        /*!< (@ 0x00000044) HRPWM PWMx Output B Clear Register                         */
  __IOM uint32_t  EEFR0;                        /*!< (@ 0x00000048) HRPWM PWMx External Event Register0                        */
  __IOM uint32_t  EEFR1;                        /*!< (@ 0x0000004C) HRPWM PWMx External Event Register1                        */
  __IOM uint32_t  EEFR2;                        /*!< (@ 0x00000050) HRPWM PWMx External Event Register2                        */
  __IOM uint32_t  RSTR;                         /*!< (@ 0x00000054) HRPWM PWMx Reset Register                                  */
  __IOM uint32_t  RSTER;                        /*!< (@ 0x00000058) HRPWM PWMx Reset Extended Register                         */
  __IOM uint32_t  CHPR;                         /*!< (@ 0x0000005C) HRPWM PWMx Chopper Register                                */
  __IOM uint32_t  CAPACR;                       /*!< (@ 0x00000060) HRPWM PWMx Capture A Control Register                      */
  __IOM uint32_t  CAPACER;                      /*!< (@ 0x00000064) HRPWM PWMx Capture A Control Extended Register             */
  __IOM uint32_t  CAPBCR;                       /*!< (@ 0x00000068) HRPWM PWMx Capture B Control Register                      */
  __IOM uint32_t  CAPBCER;                      /*!< (@ 0x0000006C) HRPWM PWMx Capture B Control Extended Register             */
  __IOM uint32_t  OUTR;                         /*!< (@ 0x00000070) HRPWM PWMx Output Register                                 */
  __IOM uint32_t  FLTR;                         /*!< (@ 0x00000074) HRPWM PWMx Fault Register                                  */
  __IOM uint32_t  DMAUR;                        /*!< (@ 0x00000078) HRPWM PWMx System DMA Update Register                      */
  __IOM uint32_t  DMADR;                        /*!< (@ 0x0000007C) HRPWM PWMx System DMA Data Register                        */
} HRPWM_SLV1_Type;                              /*!< Size = 128 (0x80)                                                         */



/* =========================================================================================================================== */
/* ================                                        HRPWM_SLV2                                         ================ */
/* =========================================================================================================================== */


/**
  * @brief HRPWM_SLV2 (HRPWM_SLV2)
  */

typedef struct {                                /*!< (@ 0x4003B300) HRPWM_SLV2 Structure                                       */
  __IOM uint32_t  PWMCR0;                       /*!< (@ 0x00000000) HRPWM PWMx Control Register0                               */
  __IOM uint32_t  PWMCR1;                       /*!< (@ 0x00000004) HRPWM PWMx Control Register1                               */
  __IOM uint32_t  PWMISR;                       /*!< (@ 0x00000008) HRPWM PWMx Interrupt Status Register                       */
  __IOM uint32_t  PWMDIER;                      /*!< (@ 0x0000000C) HRPWM PWMx DMA Interrupt Enable Register                   */
  __IOM uint32_t  CNTR;                         /*!< (@ 0x00000010) HRPWM PWMx Counter Register                                */
  __IOM uint32_t  PERR;                         /*!< (@ 0x00000014) HRPWM PWMx Period Register                                 */
  __IOM uint32_t  REPR;                         /*!< (@ 0x00000018) HRPWM PWMx Repetition Register                             */
  __IOM uint32_t  CMPAR;                        /*!< (@ 0x0000001C) HRPWM PWMx Compare A Register                              */
  __IOM uint32_t  CMPBR;                        /*!< (@ 0x00000020) HRPWM PWMx Compare B Register                              */
  __IOM uint32_t  CMPCR;                        /*!< (@ 0x00000024) HRPWM PWMx Compare C Register                              */
  __IOM uint32_t  CMPDR;                        /*!< (@ 0x00000028) HRPWM PWMx Compare D Register                              */
  __IOM uint32_t  CAPAR;                        /*!< (@ 0x0000002C) HRPWM PWMx Capture A Register                              */
  __IOM uint32_t  CAPBR;                        /*!< (@ 0x00000030) HRPWM PWMx Capture B Register                              */
  __IOM uint32_t  DTR;                          /*!< (@ 0x00000034) HRPWM PWMx DeadTime Register                               */
  __IOM uint32_t  SETAR;                        /*!< (@ 0x00000038) HRPWM PWMx Output A Set Register                           */
  __IOM uint32_t  CLRAR;                        /*!< (@ 0x0000003C) HRPWM PWMx Output A Clear Register                         */
  __IOM uint32_t  SETBR;                        /*!< (@ 0x00000040) HRPWM PWMx Output B Set Register                           */
  __IOM uint32_t  CLRBR;                        /*!< (@ 0x00000044) HRPWM PWMx Output B Clear Register                         */
  __IOM uint32_t  EEFR0;                        /*!< (@ 0x00000048) HRPWM PWMx External Event Register0                        */
  __IOM uint32_t  EEFR1;                        /*!< (@ 0x0000004C) HRPWM PWMx External Event Register1                        */
  __IOM uint32_t  EEFR2;                        /*!< (@ 0x00000050) HRPWM PWMx External Event Register2                        */
  __IOM uint32_t  RSTR;                         /*!< (@ 0x00000054) HRPWM PWMx Reset Register                                  */
  __IOM uint32_t  RSTER;                        /*!< (@ 0x00000058) HRPWM PWMx Reset Extended Register                         */
  __IOM uint32_t  CHPR;                         /*!< (@ 0x0000005C) HRPWM PWMx Chopper Register                                */
  __IOM uint32_t  CAPACR;                       /*!< (@ 0x00000060) HRPWM PWMx Capture A Control Register                      */
  __IOM uint32_t  CAPACER;                      /*!< (@ 0x00000064) HRPWM PWMx Capture A Control Extended Register             */
  __IOM uint32_t  CAPBCR;                       /*!< (@ 0x00000068) HRPWM PWMx Capture B Control Register                      */
  __IOM uint32_t  CAPBCER;                      /*!< (@ 0x0000006C) HRPWM PWMx Capture B Control Extended Register             */
  __IOM uint32_t  OUTR;                         /*!< (@ 0x00000070) HRPWM PWMx Output Register                                 */
  __IOM uint32_t  FLTR;                         /*!< (@ 0x00000074) HRPWM PWMx Fault Register                                  */
  __IOM uint32_t  DMAUR;                        /*!< (@ 0x00000078) HRPWM PWMx System DMA Update Register                      */
  __IOM uint32_t  DMADR;                        /*!< (@ 0x0000007C) HRPWM PWMx System DMA Data Register                        */
} HRPWM_SLV2_Type;                              /*!< Size = 128 (0x80)                                                         */



/* =========================================================================================================================== */
/* ================                                        HRPWM_SLV3                                         ================ */
/* =========================================================================================================================== */


/**
  * @brief HRPWM_SLV3 (HRPWM_SLV3)
  */

typedef struct {                                /*!< (@ 0x4003B400) HRPWM_SLV3 Structure                                       */
  __IOM uint32_t  PWMCR0;                       /*!< (@ 0x00000000) HRPWM PWMx Control Register0                               */
  __IOM uint32_t  PWMCR1;                       /*!< (@ 0x00000004) HRPWM PWMx Control Register1                               */
  __IOM uint32_t  PWMISR;                       /*!< (@ 0x00000008) HRPWM PWMx Interrupt Status Register                       */
  __IOM uint32_t  PWMDIER;                      /*!< (@ 0x0000000C) HRPWM PWMx DMA Interrupt Enable Register                   */
  __IOM uint32_t  CNTR;                         /*!< (@ 0x00000010) HRPWM PWMx Counter Register                                */
  __IOM uint32_t  PERR;                         /*!< (@ 0x00000014) HRPWM PWMx Period Register                                 */
  __IOM uint32_t  REPR;                         /*!< (@ 0x00000018) HRPWM PWMx Repetition Register                             */
  __IOM uint32_t  CMPAR;                        /*!< (@ 0x0000001C) HRPWM PWMx Compare A Register                              */
  __IOM uint32_t  CMPBR;                        /*!< (@ 0x00000020) HRPWM PWMx Compare B Register                              */
  __IOM uint32_t  CMPCR;                        /*!< (@ 0x00000024) HRPWM PWMx Compare C Register                              */
  __IOM uint32_t  CMPDR;                        /*!< (@ 0x00000028) HRPWM PWMx Compare D Register                              */
  __IOM uint32_t  CAPAR;                        /*!< (@ 0x0000002C) HRPWM PWMx Capture A Register                              */
  __IOM uint32_t  CAPBR;                        /*!< (@ 0x00000030) HRPWM PWMx Capture B Register                              */
  __IOM uint32_t  DTR;                          /*!< (@ 0x00000034) HRPWM PWMx DeadTime Register                               */
  __IOM uint32_t  SETAR;                        /*!< (@ 0x00000038) HRPWM PWMx Output A Set Register                           */
  __IOM uint32_t  CLRAR;                        /*!< (@ 0x0000003C) HRPWM PWMx Output A Clear Register                         */
  __IOM uint32_t  SETBR;                        /*!< (@ 0x00000040) HRPWM PWMx Output B Set Register                           */
  __IOM uint32_t  CLRBR;                        /*!< (@ 0x00000044) HRPWM PWMx Output B Clear Register                         */
  __IOM uint32_t  EEFR0;                        /*!< (@ 0x00000048) HRPWM PWMx External Event Register0                        */
  __IOM uint32_t  EEFR1;                        /*!< (@ 0x0000004C) HRPWM PWMx External Event Register1                        */
  __IOM uint32_t  EEFR2;                        /*!< (@ 0x00000050) HRPWM PWMx External Event Register2                        */
  __IOM uint32_t  RSTR;                         /*!< (@ 0x00000054) HRPWM PWMx Reset Register                                  */
  __IOM uint32_t  RSTER;                        /*!< (@ 0x00000058) HRPWM PWMx Reset Extended Register                         */
  __IOM uint32_t  CHPR;                         /*!< (@ 0x0000005C) HRPWM PWMx Chopper Register                                */
  __IOM uint32_t  CAPACR;                       /*!< (@ 0x00000060) HRPWM PWMx Capture A Control Register                      */
  __IOM uint32_t  CAPACER;                      /*!< (@ 0x00000064) HRPWM PWMx Capture A Control Extended Register             */
  __IOM uint32_t  CAPBCR;                       /*!< (@ 0x00000068) HRPWM PWMx Capture B Control Register                      */
  __IOM uint32_t  CAPBCER;                      /*!< (@ 0x0000006C) HRPWM PWMx Capture B Control Extended Register             */
  __IOM uint32_t  OUTR;                         /*!< (@ 0x00000070) HRPWM PWMx Output Register                                 */
  __IOM uint32_t  FLTR;                         /*!< (@ 0x00000074) HRPWM PWMx Fault Register                                  */
  __IOM uint32_t  DMAUR;                        /*!< (@ 0x00000078) HRPWM PWMx System DMA Update Register                      */
  __IOM uint32_t  DMADR;                        /*!< (@ 0x0000007C) HRPWM PWMx System DMA Data Register                        */
} HRPWM_SLV3_Type;                              /*!< Size = 128 (0x80)                                                         */



/* =========================================================================================================================== */
/* ================                                        HRPWM_SLV4                                         ================ */
/* =========================================================================================================================== */


/**
  * @brief HRPWM_SLV4 (HRPWM_SLV4)
  */

typedef struct {                                /*!< (@ 0x4003B500) HRPWM_SLV4 Structure                                       */
  __IOM uint32_t  PWMCR0;                       /*!< (@ 0x00000000) HRPWM PWMx Control Register0                               */
  __IOM uint32_t  PWMCR1;                       /*!< (@ 0x00000004) HRPWM PWMx Control Register1                               */
  __IOM uint32_t  PWMISR;                       /*!< (@ 0x00000008) HRPWM PWMx Interrupt Status Register                       */
  __IOM uint32_t  PWMDIER;                      /*!< (@ 0x0000000C) HRPWM PWMx DMA Interrupt Enable Register                   */
  __IOM uint32_t  CNTR;                         /*!< (@ 0x00000010) HRPWM PWMx Counter Register                                */
  __IOM uint32_t  PERR;                         /*!< (@ 0x00000014) HRPWM PWMx Period Register                                 */
  __IOM uint32_t  REPR;                         /*!< (@ 0x00000018) HRPWM PWMx Repetition Register                             */
  __IOM uint32_t  CMPAR;                        /*!< (@ 0x0000001C) HRPWM PWMx Compare A Register                              */
  __IOM uint32_t  CMPBR;                        /*!< (@ 0x00000020) HRPWM PWMx Compare B Register                              */
  __IOM uint32_t  CMPCR;                        /*!< (@ 0x00000024) HRPWM PWMx Compare C Register                              */
  __IOM uint32_t  CMPDR;                        /*!< (@ 0x00000028) HRPWM PWMx Compare D Register                              */
  __IOM uint32_t  CAPAR;                        /*!< (@ 0x0000002C) HRPWM PWMx Capture A Register                              */
  __IOM uint32_t  CAPBR;                        /*!< (@ 0x00000030) HRPWM PWMx Capture B Register                              */
  __IOM uint32_t  DTR;                          /*!< (@ 0x00000034) HRPWM PWMx DeadTime Register                               */
  __IOM uint32_t  SETAR;                        /*!< (@ 0x00000038) HRPWM PWMx Output A Set Register                           */
  __IOM uint32_t  CLRAR;                        /*!< (@ 0x0000003C) HRPWM PWMx Output A Clear Register                         */
  __IOM uint32_t  SETBR;                        /*!< (@ 0x00000040) HRPWM PWMx Output B Set Register                           */
  __IOM uint32_t  CLRBR;                        /*!< (@ 0x00000044) HRPWM PWMx Output B Clear Register                         */
  __IOM uint32_t  EEFR0;                        /*!< (@ 0x00000048) HRPWM PWMx External Event Register0                        */
  __IOM uint32_t  EEFR1;                        /*!< (@ 0x0000004C) HRPWM PWMx External Event Register1                        */
  __IOM uint32_t  EEFR2;                        /*!< (@ 0x00000050) HRPWM PWMx External Event Register2                        */
  __IOM uint32_t  RSTR;                         /*!< (@ 0x00000054) HRPWM PWMx Reset Register                                  */
  __IOM uint32_t  RSTER;                        /*!< (@ 0x00000058) HRPWM PWMx Reset Extended Register                         */
  __IOM uint32_t  CHPR;                         /*!< (@ 0x0000005C) HRPWM PWMx Chopper Register                                */
  __IOM uint32_t  CAPACR;                       /*!< (@ 0x00000060) HRPWM PWMx Capture A Control Register                      */
  __IOM uint32_t  CAPACER;                      /*!< (@ 0x00000064) HRPWM PWMx Capture A Control Extended Register             */
  __IOM uint32_t  CAPBCR;                       /*!< (@ 0x00000068) HRPWM PWMx Capture B Control Register                      */
  __IOM uint32_t  CAPBCER;                      /*!< (@ 0x0000006C) HRPWM PWMx Capture B Control Extended Register             */
  __IOM uint32_t  OUTR;                         /*!< (@ 0x00000070) HRPWM PWMx Output Register                                 */
  __IOM uint32_t  FLTR;                         /*!< (@ 0x00000074) HRPWM PWMx Fault Register                                  */
  __IOM uint32_t  DMAUR;                        /*!< (@ 0x00000078) HRPWM PWMx System DMA Update Register                      */
  __IOM uint32_t  DMADR;                        /*!< (@ 0x0000007C) HRPWM PWMx System DMA Data Register                        */
} HRPWM_SLV4_Type;                              /*!< Size = 128 (0x80)                                                         */



/* =========================================================================================================================== */
/* ================                                        HRPWM_SLV5                                         ================ */
/* =========================================================================================================================== */


/**
  * @brief HRPWM_SLV5 (HRPWM_SLV5)
  */

typedef struct {                                /*!< (@ 0x4003B600) HRPWM_SLV5 Structure                                       */
  __IOM uint32_t  PWMCR0;                       /*!< (@ 0x00000000) HRPWM PWMx Control Register0                               */
  __IOM uint32_t  PWMCR1;                       /*!< (@ 0x00000004) HRPWM PWMx Control Register1                               */
  __IOM uint32_t  PWMISR;                       /*!< (@ 0x00000008) HRPWM PWMx Interrupt Status Register                       */
  __IOM uint32_t  PWMDIER;                      /*!< (@ 0x0000000C) HRPWM PWMx DMA Interrupt Enable Register                   */
  __IOM uint32_t  CNTR;                         /*!< (@ 0x00000010) HRPWM PWMx Counter Register                                */
  __IOM uint32_t  PERR;                         /*!< (@ 0x00000014) HRPWM PWMx Period Register                                 */
  __IOM uint32_t  REPR;                         /*!< (@ 0x00000018) HRPWM PWMx Repetition Register                             */
  __IOM uint32_t  CMPAR;                        /*!< (@ 0x0000001C) HRPWM PWMx Compare A Register                              */
  __IOM uint32_t  CMPBR;                        /*!< (@ 0x00000020) HRPWM PWMx Compare B Register                              */
  __IOM uint32_t  CMPCR;                        /*!< (@ 0x00000024) HRPWM PWMx Compare C Register                              */
  __IOM uint32_t  CMPDR;                        /*!< (@ 0x00000028) HRPWM PWMx Compare D Register                              */
  __IOM uint32_t  CAPAR;                        /*!< (@ 0x0000002C) HRPWM PWMx Capture A Register                              */
  __IOM uint32_t  CAPBR;                        /*!< (@ 0x00000030) HRPWM PWMx Capture B Register                              */
  __IOM uint32_t  DTR;                          /*!< (@ 0x00000034) HRPWM PWMx DeadTime Register                               */
  __IOM uint32_t  SETAR;                        /*!< (@ 0x00000038) HRPWM PWMx Output A Set Register                           */
  __IOM uint32_t  CLRAR;                        /*!< (@ 0x0000003C) HRPWM PWMx Output A Clear Register                         */
  __IOM uint32_t  SETBR;                        /*!< (@ 0x00000040) HRPWM PWMx Output B Set Register                           */
  __IOM uint32_t  CLRBR;                        /*!< (@ 0x00000044) HRPWM PWMx Output B Clear Register                         */
  __IOM uint32_t  EEFR0;                        /*!< (@ 0x00000048) HRPWM PWMx External Event Register0                        */
  __IOM uint32_t  EEFR1;                        /*!< (@ 0x0000004C) HRPWM PWMx External Event Register1                        */
  __IOM uint32_t  EEFR2;                        /*!< (@ 0x00000050) HRPWM PWMx External Event Register2                        */
  __IOM uint32_t  RSTR;                         /*!< (@ 0x00000054) HRPWM PWMx Reset Register                                  */
  __IOM uint32_t  RSTER;                        /*!< (@ 0x00000058) HRPWM PWMx Reset Extended Register                         */
  __IOM uint32_t  CHPR;                         /*!< (@ 0x0000005C) HRPWM PWMx Chopper Register                                */
  __IOM uint32_t  CAPACR;                       /*!< (@ 0x00000060) HRPWM PWMx Capture A Control Register                      */
  __IOM uint32_t  CAPACER;                      /*!< (@ 0x00000064) HRPWM PWMx Capture A Control Extended Register             */
  __IOM uint32_t  CAPBCR;                       /*!< (@ 0x00000068) HRPWM PWMx Capture B Control Register                      */
  __IOM uint32_t  CAPBCER;                      /*!< (@ 0x0000006C) HRPWM PWMx Capture B Control Extended Register             */
  __IOM uint32_t  OUTR;                         /*!< (@ 0x00000070) HRPWM PWMx Output Register                                 */
  __IOM uint32_t  FLTR;                         /*!< (@ 0x00000074) HRPWM PWMx Fault Register                                  */
  __IOM uint32_t  DMAUR;                        /*!< (@ 0x00000078) HRPWM PWMx System DMA Update Register                      */
  __IOM uint32_t  DMADR;                        /*!< (@ 0x0000007C) HRPWM PWMx System DMA Data Register                        */
} HRPWM_SLV5_Type;                              /*!< Size = 128 (0x80)                                                         */



/* =========================================================================================================================== */
/* ================                                        HRPWM_SLV6                                         ================ */
/* =========================================================================================================================== */


/**
  * @brief HRPWM_SLV6 (HRPWM_SLV6)
  */

typedef struct {                                /*!< (@ 0x4003B700) HRPWM_SLV6 Structure                                       */
  __IOM uint32_t  PWMCR0;                       /*!< (@ 0x00000000) HRPWM PWMx Control Register0                               */
  __IOM uint32_t  PWMCR1;                       /*!< (@ 0x00000004) HRPWM PWMx Control Register1                               */
  __IOM uint32_t  PWMISR;                       /*!< (@ 0x00000008) HRPWM PWMx Interrupt Status Register                       */
  __IOM uint32_t  PWMDIER;                      /*!< (@ 0x0000000C) HRPWM PWMx DMA Interrupt Enable Register                   */
  __IOM uint32_t  CNTR;                         /*!< (@ 0x00000010) HRPWM PWMx Counter Register                                */
  __IOM uint32_t  PERR;                         /*!< (@ 0x00000014) HRPWM PWMx Period Register                                 */
  __IOM uint32_t  REPR;                         /*!< (@ 0x00000018) HRPWM PWMx Repetition Register                             */
  __IOM uint32_t  CMPAR;                        /*!< (@ 0x0000001C) HRPWM PWMx Compare A Register                              */
  __IOM uint32_t  CMPBR;                        /*!< (@ 0x00000020) HRPWM PWMx Compare B Register                              */
  __IOM uint32_t  CMPCR;                        /*!< (@ 0x00000024) HRPWM PWMx Compare C Register                              */
  __IOM uint32_t  CMPDR;                        /*!< (@ 0x00000028) HRPWM PWMx Compare D Register                              */
  __IOM uint32_t  CAPAR;                        /*!< (@ 0x0000002C) HRPWM PWMx Capture A Register                              */
  __IOM uint32_t  CAPBR;                        /*!< (@ 0x00000030) HRPWM PWMx Capture B Register                              */
  __IOM uint32_t  DTR;                          /*!< (@ 0x00000034) HRPWM PWMx DeadTime Register                               */
  __IOM uint32_t  SETAR;                        /*!< (@ 0x00000038) HRPWM PWMx Output A Set Register                           */
  __IOM uint32_t  CLRAR;                        /*!< (@ 0x0000003C) HRPWM PWMx Output A Clear Register                         */
  __IOM uint32_t  SETBR;                        /*!< (@ 0x00000040) HRPWM PWMx Output B Set Register                           */
  __IOM uint32_t  CLRBR;                        /*!< (@ 0x00000044) HRPWM PWMx Output B Clear Register                         */
  __IOM uint32_t  EEFR0;                        /*!< (@ 0x00000048) HRPWM PWMx External Event Register0                        */
  __IOM uint32_t  EEFR1;                        /*!< (@ 0x0000004C) HRPWM PWMx External Event Register1                        */
  __IOM uint32_t  EEFR2;                        /*!< (@ 0x00000050) HRPWM PWMx External Event Register2                        */
  __IOM uint32_t  RSTR;                         /*!< (@ 0x00000054) HRPWM PWMx Reset Register                                  */
  __IOM uint32_t  RSTER;                        /*!< (@ 0x00000058) HRPWM PWMx Reset Extended Register                         */
  __IOM uint32_t  CHPR;                         /*!< (@ 0x0000005C) HRPWM PWMx Chopper Register                                */
  __IOM uint32_t  CAPACR;                       /*!< (@ 0x00000060) HRPWM PWMx Capture A Control Register                      */
  __IOM uint32_t  CAPACER;                      /*!< (@ 0x00000064) HRPWM PWMx Capture A Control Extended Register             */
  __IOM uint32_t  CAPBCR;                       /*!< (@ 0x00000068) HRPWM PWMx Capture B Control Register                      */
  __IOM uint32_t  CAPBCER;                      /*!< (@ 0x0000006C) HRPWM PWMx Capture B Control Extended Register             */
  __IOM uint32_t  OUTR;                         /*!< (@ 0x00000070) HRPWM PWMx Output Register                                 */
  __IOM uint32_t  FLTR;                         /*!< (@ 0x00000074) HRPWM PWMx Fault Register                                  */
  __IOM uint32_t  DMAUR;                        /*!< (@ 0x00000078) HRPWM PWMx System DMA Update Register                      */
  __IOM uint32_t  DMADR;                        /*!< (@ 0x0000007C) HRPWM PWMx System DMA Data Register                        */
} HRPWM_SLV6_Type;                              /*!< Size = 128 (0x80)                                                         */



/* =========================================================================================================================== */
/* ================                                        HRPWM_SLV7                                         ================ */
/* =========================================================================================================================== */


/**
  * @brief HRPWM_SLV7 (HRPWM_SLV7)
  */

typedef struct {                                /*!< (@ 0x4003B800) HRPWM_SLV7 Structure                                       */
  __IOM uint32_t  PWMCR0;                       /*!< (@ 0x00000000) HRPWM PWMx Control Register0                               */
  __IOM uint32_t  PWMCR1;                       /*!< (@ 0x00000004) HRPWM PWMx Control Register1                               */
  __IOM uint32_t  PWMISR;                       /*!< (@ 0x00000008) HRPWM PWMx Interrupt Status Register                       */
  __IOM uint32_t  PWMDIER;                      /*!< (@ 0x0000000C) HRPWM PWMx DMA Interrupt Enable Register                   */
  __IOM uint32_t  CNTR;                         /*!< (@ 0x00000010) HRPWM PWMx Counter Register                                */
  __IOM uint32_t  PERR;                         /*!< (@ 0x00000014) HRPWM PWMx Period Register                                 */
  __IOM uint32_t  REPR;                         /*!< (@ 0x00000018) HRPWM PWMx Repetition Register                             */
  __IOM uint32_t  CMPAR;                        /*!< (@ 0x0000001C) HRPWM PWMx Compare A Register                              */
  __IOM uint32_t  CMPBR;                        /*!< (@ 0x00000020) HRPWM PWMx Compare B Register                              */
  __IOM uint32_t  CMPCR;                        /*!< (@ 0x00000024) HRPWM PWMx Compare C Register                              */
  __IOM uint32_t  CMPDR;                        /*!< (@ 0x00000028) HRPWM PWMx Compare D Register                              */
  __IOM uint32_t  CAPAR;                        /*!< (@ 0x0000002C) HRPWM PWMx Capture A Register                              */
  __IOM uint32_t  CAPBR;                        /*!< (@ 0x00000030) HRPWM PWMx Capture B Register                              */
  __IOM uint32_t  DTR;                          /*!< (@ 0x00000034) HRPWM PWMx DeadTime Register                               */
  __IOM uint32_t  SETAR;                        /*!< (@ 0x00000038) HRPWM PWMx Output A Set Register                           */
  __IOM uint32_t  CLRAR;                        /*!< (@ 0x0000003C) HRPWM PWMx Output A Clear Register                         */
  __IOM uint32_t  SETBR;                        /*!< (@ 0x00000040) HRPWM PWMx Output B Set Register                           */
  __IOM uint32_t  CLRBR;                        /*!< (@ 0x00000044) HRPWM PWMx Output B Clear Register                         */
  __IOM uint32_t  EEFR0;                        /*!< (@ 0x00000048) HRPWM PWMx External Event Register0                        */
  __IOM uint32_t  EEFR1;                        /*!< (@ 0x0000004C) HRPWM PWMx External Event Register1                        */
  __IOM uint32_t  EEFR2;                        /*!< (@ 0x00000050) HRPWM PWMx External Event Register2                        */
  __IOM uint32_t  RSTR;                         /*!< (@ 0x00000054) HRPWM PWMx Reset Register                                  */
  __IOM uint32_t  RSTER;                        /*!< (@ 0x00000058) HRPWM PWMx Reset Extended Register                         */
  __IOM uint32_t  CHPR;                         /*!< (@ 0x0000005C) HRPWM PWMx Chopper Register                                */
  __IOM uint32_t  CAPACR;                       /*!< (@ 0x00000060) HRPWM PWMx Capture A Control Register                      */
  __IOM uint32_t  CAPACER;                      /*!< (@ 0x00000064) HRPWM PWMx Capture A Control Extended Register             */
  __IOM uint32_t  CAPBCR;                       /*!< (@ 0x00000068) HRPWM PWMx Capture B Control Register                      */
  __IOM uint32_t  CAPBCER;                      /*!< (@ 0x0000006C) HRPWM PWMx Capture B Control Extended Register             */
  __IOM uint32_t  OUTR;                         /*!< (@ 0x00000070) HRPWM PWMx Output Register                                 */
  __IOM uint32_t  FLTR;                         /*!< (@ 0x00000074) HRPWM PWMx Fault Register                                  */
  __IOM uint32_t  DMAUR;                        /*!< (@ 0x00000078) HRPWM PWMx System DMA Update Register                      */
  __IOM uint32_t  DMADR;                        /*!< (@ 0x0000007C) HRPWM PWMx System DMA Data Register                        */
} HRPWM_SLV7_Type;                              /*!< Size = 128 (0x80)                                                         */



/* =========================================================================================================================== */
/* ================                                         HRPWM_COM                                         ================ */
/* =========================================================================================================================== */


/**
  * @brief HRPWM_COM (HRPWM_COM)
  */

typedef struct {                                /*!< (@ 0x4003BF00) HRPWM_COM Structure                                        */
  __IOM uint32_t  CR0;                          /*!< (@ 0x00000000) HRPWM Control Register0                                    */
  __IOM uint32_t  CR1;                          /*!< (@ 0x00000004) HRPWM Control Register1                                    */
  __IOM uint32_t  CR2;                          /*!< (@ 0x00000008) HRPWM Control Register2                                    */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000010) HRPWM Interrupt Status Register                            */
  __IOM uint32_t  IER;                          /*!< (@ 0x00000014) HRPWM Interrupt Enable Register                            */
  __IOM uint32_t  OENR;                         /*!< (@ 0x00000018) HRPWM Output Enable Register                               */
  __IOM uint32_t  ODISR;                        /*!< (@ 0x0000001C) HRPWM Output Disable Register                              */
  __IOM uint32_t  EECR0;                        /*!< (@ 0x00000020) HRPWM External Event Control Register0                     */
  __IOM uint32_t  EECR1;                        /*!< (@ 0x00000024) HRPWM External Event Control Register1                     */
  __IOM uint32_t  EECR2;                        /*!< (@ 0x00000028) HRPWM External Event Control Register2                     */
  __IOM uint32_t  EECR3;                        /*!< (@ 0x0000002C) HRPWM External Event Control Register3                     */
  __IOM uint32_t  ADC0R;                        /*!< (@ 0x00000030) HRPWM ADC Trigger Register 0                               */
  __IOM uint32_t  ADC0ER;                       /*!< (@ 0x00000034) HRPWM ADC Trigger Extended Register 0                      */
  __IOM uint32_t  ADC1R;                        /*!< (@ 0x00000038) HRPWM ADC Trigger Register 1                               */
  __IOM uint32_t  ADC1ER;                       /*!< (@ 0x0000003C) HRPWM ADC Trigger Extended Register 1                      */
  __IOM uint32_t  ADC2R;                        /*!< (@ 0x00000040) HRPWM ADC Trigger Register 2                               */
  __IOM uint32_t  ADC2ER;                       /*!< (@ 0x00000044) HRPWM ADC Trigger Extended Register 2                      */
  __IOM uint32_t  ADC3R;                        /*!< (@ 0x00000048) HRPWM ADC Trigger Register 3                               */
  __IOM uint32_t  ADC3ER;                       /*!< (@ 0x0000004C) HRPWM ADC Trigger Extended Register 3                      */
  __IOM uint32_t  ADC4R;                        /*!< (@ 0x00000050) HRPWM ADC Trigger Register 4                               */
  __IOM uint32_t  ADC5R;                        /*!< (@ 0x00000054) HRPWM ADC Trigger Register 5                               */
  __IOM uint32_t  ADCUR;                        /*!< (@ 0x00000058) HRPWM ADC Update Register                                  */
  __IOM uint32_t  ADCLR;                        /*!< (@ 0x0000005C) HRPWM ADC Length Register                                  */
  __IOM uint32_t  ADPSR0;                       /*!< (@ 0x00000060) HRPWM ADC Trigger Post Scaler Register0                    */
  __IOM uint32_t  ADPSR1;                       /*!< (@ 0x00000064) HRPWM ADC Trigger Post Scaler Register1                    */
  __IOM uint32_t  DLLCR;                        /*!< (@ 0x00000068) HRPWM DLL Control Register                                 */
  __IOM uint32_t  EECER;                        /*!< (@ 0x0000006C) HRPWM External Event Control Extended Register             */
  __IOM uint32_t  FLTINR0;                      /*!< (@ 0x00000070) HRPWM Fault Input Register0                                */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  FLTINR1;                      /*!< (@ 0x00000078) HRPWM Fault Input Register1                                */
  __IOM uint32_t  FLTINER;                      /*!< (@ 0x0000007C) HRPWM Fault Input Extend Register                          */
  __IOM uint32_t  FLTINR2;                      /*!< (@ 0x00000080) HRPWM Fault Input Register2                                */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  FLTINR3;                      /*!< (@ 0x00000088) HRPWM Fault Input Register3                                */
  __IM  uint32_t  RESERVED3;
  __IOM uint32_t  BMCR;                         /*!< (@ 0x00000090) HRPWM Burst Mode Control Register                          */
  __IOM uint32_t  BMTRGR0;                      /*!< (@ 0x00000094) HRPWM Burst Mode Trigger Register 0                        */
  __IOM uint32_t  BMTRGR1;                      /*!< (@ 0x00000098) HRPWM Burst Mode Trigger Register 1                        */
  __IM  uint32_t  RESERVED4;
  __IOM uint32_t  BMPER;                        /*!< (@ 0x000000A0) HRPWM Burst Mode Period Register                           */
  __IOM uint32_t  BMCMPR;                       /*!< (@ 0x000000A4) HRPWM Burst Mode Compare Register                          */
  __IM  uint32_t  RESERVED5[2];
  __IOM uint32_t  BDMUPR;                       /*!< (@ 0x000000B0) HRPWM Burst DMA Master Update Register                     */
  __IOM uint32_t  BDUPR0;                       /*!< (@ 0x000000B4) HRPWM Burst DMA Update Register 0                          */
  __IOM uint32_t  BDUPR1;                       /*!< (@ 0x000000B8) HRPWM Burst DMA Update Register 1                          */
  __IOM uint32_t  BDUPR2;                       /*!< (@ 0x000000BC) HRPWM Burst DMA Update Register 2                          */
  __IOM uint32_t  BDUPR3;                       /*!< (@ 0x000000C0) HRPWM Burst DMA Update Register 3                          */
  __IOM uint32_t  BDUPR4;                       /*!< (@ 0x000000C4) HRPWM Burst DMA Update Register 4                          */
  __IOM uint32_t  BDUPR5;                       /*!< (@ 0x000000C8) HRPWM Burst DMA Update Register 5                          */
  __IOM uint32_t  BDUPR6;                       /*!< (@ 0x000000CC) HRPWM Burst DMA Update Register 6                          */
  __IOM uint32_t  BDUPR7;                       /*!< (@ 0x000000D0) HRPWM Burst DMA Update Register 7                          */
  __IM  uint32_t  RESERVED6[3];
  __IOM uint32_t  BDMWADR;                      /*!< (@ 0x000000E0) HRPWM Burst DMA Write Address Register                     */
  __IM  uint32_t  RESERVED7[3];
  __IOM uint32_t  BDMADR;                       /*!< (@ 0x000000F0) HRPWM Burst DMA Read Address Register                      */
} HRPWM_COM_Type;                               /*!< Size = 244 (0xf4)                                                         */



/* =========================================================================================================================== */
/* ================                                         HRPWM_MST                                         ================ */
/* =========================================================================================================================== */


/**
  * @brief HRPWM_MST (HRPWM_MST)
  */

typedef struct {                                /*!< (@ 0x4003B000) HRPWM_MST Structure                                        */
  __IOM uint32_t  MCR0;                         /*!< (@ 0x00000000) HRPWM Master PWM Control Register0                         */
  __IOM uint32_t  MCR1;                         /*!< (@ 0x00000004) HRPWM Master PWM Control Register1                         */
  __IOM uint32_t  MISR;                         /*!< (@ 0x00000008) HRPWM Master PWM Interrupt Status Register                 */
  __IOM uint32_t  MDIER;                        /*!< (@ 0x0000000C) HRPWM Master PWM DMA Interrupt Enable Register             */
  __IOM uint32_t  MCNTR;                        /*!< (@ 0x00000010) HRPWM Master PWM Counter Register                          */
  __IOM uint32_t  MPER;                         /*!< (@ 0x00000014) HRPWM Master PWM Period Register                           */
  __IOM uint32_t  MREP;                         /*!< (@ 0x00000018) HRPWM Master PWM Repetition Register                       */
  __IOM uint32_t  MCMPAR;                       /*!< (@ 0x0000001C) HRPWM Master PWM Compare A Register                        */
  __IOM uint32_t  MCMPBR;                       /*!< (@ 0x00000020) HRPWM Master PWM Compare B Register                        */
  __IOM uint32_t  MCMPCR;                       /*!< (@ 0x00000024) HRPWM Master PWM Compare C Register                        */
  __IOM uint32_t  MCMPDR;                       /*!< (@ 0x00000028) HRPWM Master PWM Compare D Register                        */
  __IM  uint32_t  RESERVED[19];
  __IOM uint32_t  MDMAUR;                       /*!< (@ 0x00000078) HRPWM Master PWM System DMA Update Register                */
  __IOM uint32_t  MDMADR;                       /*!< (@ 0x0000007C) HRPWM Master PWM System DMA Data Register                  */
} HRPWM_MST_Type;                               /*!< Size = 128 (0x80)                                                         */



/* =========================================================================================================================== */
/* ================                                           TMR3                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief TMR3 (TMR3)
  */

typedef struct {                                /*!< (@ 0x4002A000) TMR3 Structure                                             */
  __IOM uint32_t  CR0;                          /*!< (@ 0x00000000) TMRx Control Register0                                     */
  __IOM uint32_t  CR1;                          /*!< (@ 0x00000004) TMRx Control Register1                                     */
  __IOM uint32_t  SCR;                          /*!< (@ 0x00000008) TMRx Slave Control Register                                */
  __IOM uint32_t  IER;                          /*!< (@ 0x0000000C) TMRx Interrupt Enable Register                             */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000010) TMRx Status Register                                       */
  __IOM uint32_t  UGR;                          /*!< (@ 0x00000014) TMRx Update Generation Register                            */
  __IM  uint32_t  RESERVED[2];
  __IOM uint32_t  CCMR;                         /*!< (@ 0x00000020) TMRx Capture Compare Mode Register                         */
  __IOM uint32_t  CCER;                         /*!< (@ 0x00000024) TMRx Capture Compare Enable Register                       */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  TTCR;                         /*!< (@ 0x0000002C) TMRx Trigger Cycles Register                               */
  __IOM uint32_t  CPR;                          /*!< (@ 0x00000030) TMRx Counter Period Register                               */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  PSCR;                         /*!< (@ 0x00000038) TMRx Prescaler Register                                    */
  __IOM uint32_t  CNTR;                         /*!< (@ 0x0000003C) TMRx Counter Register                                      */
  __IM  uint32_t  RESERVED3[4];
  __IOM uint32_t  CC0R;                         /*!< (@ 0x00000050) TMRx Capture Compare Register0                             */
  __IOM uint32_t  CC1R;                         /*!< (@ 0x00000054) TMRx Capture Compare Register1                             */
  __IOM uint32_t  CC2R;                         /*!< (@ 0x00000058) TMRx Capture Compare Register2                             */
  __IOM uint32_t  CC3R;                         /*!< (@ 0x0000005C) TMRx Capture Compare Register3                             */
  __IOM uint32_t  CIR;                          /*!< (@ 0x00000060) TMRx Capture Input Register                                */
} TMR3_Type;                                    /*!< Size = 100 (0x64)                                                         */



/* =========================================================================================================================== */
/* ================                                           TMR4                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief TMR4 (TMR4)
  */

typedef struct {                                /*!< (@ 0x4002B000) TMR4 Structure                                             */
  __IOM uint32_t  CR0;                          /*!< (@ 0x00000000) TMRx Control Register0                                     */
  __IOM uint32_t  CR1;                          /*!< (@ 0x00000004) TMRx Control Register1                                     */
  __IOM uint32_t  SCR;                          /*!< (@ 0x00000008) TMRx Slave Control Register                                */
  __IOM uint32_t  IER;                          /*!< (@ 0x0000000C) TMRx Interrupt Enable Register                             */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000010) TMRx Status Register                                       */
  __IOM uint32_t  UGR;                          /*!< (@ 0x00000014) TMRx Update Generation Register                            */
  __IM  uint32_t  RESERVED[2];
  __IOM uint32_t  CCMR;                         /*!< (@ 0x00000020) TMRx Capture Compare Mode Register                         */
  __IOM uint32_t  CCER;                         /*!< (@ 0x00000024) TMRx Capture Compare Enable Register                       */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  TTCR;                         /*!< (@ 0x0000002C) TMRx Trigger Cycles Register                               */
  __IOM uint32_t  CPR;                          /*!< (@ 0x00000030) TMRx Counter Period Register                               */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  PSCR;                         /*!< (@ 0x00000038) TMRx Prescaler Register                                    */
  __IOM uint32_t  CNTR;                         /*!< (@ 0x0000003C) TMRx Counter Register                                      */
  __IM  uint32_t  RESERVED3[4];
  __IOM uint32_t  CC0R;                         /*!< (@ 0x00000050) TMRx Capture Compare Register0                             */
  __IOM uint32_t  CC1R;                         /*!< (@ 0x00000054) TMRx Capture Compare Register1                             */
  __IOM uint32_t  CC2R;                         /*!< (@ 0x00000058) TMRx Capture Compare Register2                             */
  __IOM uint32_t  CC3R;                         /*!< (@ 0x0000005C) TMRx Capture Compare Register3                             */
  __IOM uint32_t  CIR;                          /*!< (@ 0x00000060) TMRx Capture Input Register                                */
} TMR4_Type;                                    /*!< Size = 100 (0x64)                                                         */



/* =========================================================================================================================== */
/* ================                                           TMR0                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief TMR0 (TMR0)
  */

typedef struct {                                /*!< (@ 0x40018000) TMR0 Structure                                             */
  __IOM uint32_t  CR0;                          /*!< (@ 0x00000000) TMRx Control Register0                                     */
  __IOM uint32_t  CR1;                          /*!< (@ 0x00000004) TMRx Control Register1                                     */
  __IOM uint32_t  SCR;                          /*!< (@ 0x00000008) TMRx Slave Control Register                                */
  __IOM uint32_t  IER;                          /*!< (@ 0x0000000C) TMRx Interrupt Enable Register                             */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000010) TMRx Status Register                                       */
  __IOM uint32_t  UGR;                          /*!< (@ 0x00000014) TMRx Update Generation Register                            */
  __IM  uint32_t  RESERVED[2];
  __IOM uint32_t  CCMR;                         /*!< (@ 0x00000020) TMRx Capture Compare Mode Register                         */
  __IOM uint32_t  CCER;                         /*!< (@ 0x00000024) TMRx Capture Compare Enable Register                       */
  __IOM uint32_t  DCR;                          /*!< (@ 0x00000028) TMRx Dead-Time Contorl Register                            */
  __IOM uint32_t  TTCR;                         /*!< (@ 0x0000002C) TMRx Trigger Cycles Register                               */
  __IOM uint32_t  CPR;                          /*!< (@ 0x00000030) TMRx Counter Period Register                               */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  PSCR;                         /*!< (@ 0x00000038) TMRx Prescaler Register                                    */
  __IOM uint32_t  CNTR;                         /*!< (@ 0x0000003C) TMRx Counter Register                                      */
  __IOM uint32_t  CRR;                          /*!< (@ 0x00000040) TMRx Counter Repeat Register                               */
  __IM  uint32_t  RESERVED2[3];
  __IOM uint32_t  CC0R;                         /*!< (@ 0x00000050) TMRx Capture Compare Register0                             */
  __IOM uint32_t  CC1R;                         /*!< (@ 0x00000054) TMRx Capture Compare Register1                             */
  __IM  uint32_t  RESERVED3[2];
  __IOM uint32_t  CIR;                          /*!< (@ 0x00000060) TMRx Capture Input Register                                */
  __IOM uint32_t  BPR;                          /*!< (@ 0x00000064) TMRx Break Polarity Register                               */
  __IOM uint32_t  BER;                          /*!< (@ 0x00000068) TMRx Break Enable Register                                 */
} TMR0_Type;                                    /*!< Size = 108 (0x6c)                                                         */



/* =========================================================================================================================== */
/* ================                                           TMR1                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief TMR1 (TMR1)
  */

typedef struct {                                /*!< (@ 0x40019000) TMR1 Structure                                             */
  __IOM uint32_t  CR0;                          /*!< (@ 0x00000000) TMRx Control Register0                                     */
  __IOM uint32_t  CR1;                          /*!< (@ 0x00000004) TMRx Control Register1                                     */
  __IOM uint32_t  SCR;                          /*!< (@ 0x00000008) TMRx Slave Control Register                                */
  __IOM uint32_t  IER;                          /*!< (@ 0x0000000C) TMRx Interrupt Enable Register                             */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000010) TMRx Status Register                                       */
  __IOM uint32_t  UGR;                          /*!< (@ 0x00000014) TMRx Update Generation Register                            */
  __IM  uint32_t  RESERVED[2];
  __IOM uint32_t  CCMR;                         /*!< (@ 0x00000020) TMRx Capture Compare Mode Register                         */
  __IOM uint32_t  CCER;                         /*!< (@ 0x00000024) TMRx Capture Compare Enable Register                       */
  __IOM uint32_t  DCR;                          /*!< (@ 0x00000028) TMRx Dead-Time Contorl Register                            */
  __IOM uint32_t  TTCR;                         /*!< (@ 0x0000002C) TMRx Trigger Cycles Register                               */
  __IOM uint32_t  CPR;                          /*!< (@ 0x00000030) TMRx Counter Period Register                               */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  PSCR;                         /*!< (@ 0x00000038) TMRx Prescaler Register                                    */
  __IOM uint32_t  CNTR;                         /*!< (@ 0x0000003C) TMRx Counter Register                                      */
  __IOM uint32_t  CRR;                          /*!< (@ 0x00000040) TMRx Counter Repeat Register                               */
  __IM  uint32_t  RESERVED2[3];
  __IOM uint32_t  CC0R;                         /*!< (@ 0x00000050) TMRx Capture Compare Register0                             */
  __IOM uint32_t  CC1R;                         /*!< (@ 0x00000054) TMRx Capture Compare Register1                             */
  __IM  uint32_t  RESERVED3[2];
  __IOM uint32_t  CIR;                          /*!< (@ 0x00000060) TMRx Capture Input Register                                */
  __IOM uint32_t  BPR;                          /*!< (@ 0x00000064) TMRx Break Polarity Register                               */
  __IOM uint32_t  BER;                          /*!< (@ 0x00000068) TMRx Break Enable Register                                 */
} TMR1_Type;                                    /*!< Size = 108 (0x6c)                                                         */



/* =========================================================================================================================== */
/* ================                                           TMR2                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief TMR2 (TMR2)
  */

typedef struct {                                /*!< (@ 0x4001A000) TMR2 Structure                                             */
  __IOM uint32_t  CR0;                          /*!< (@ 0x00000000) TMRx Control Register0                                     */
  __IOM uint32_t  CR1;                          /*!< (@ 0x00000004) TMRx Control Register1                                     */
  __IOM uint32_t  SCR;                          /*!< (@ 0x00000008) TMRx Slave Control Register                                */
  __IOM uint32_t  IER;                          /*!< (@ 0x0000000C) TMRx Interrupt Enable Register                             */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000010) TMRx Status Register                                       */
  __IOM uint32_t  UGR;                          /*!< (@ 0x00000014) TMRx Update Generation Register                            */
  __IM  uint32_t  RESERVED[2];
  __IOM uint32_t  CCMR;                         /*!< (@ 0x00000020) TMRx Capture Compare Mode Register                         */
  __IOM uint32_t  CCER;                         /*!< (@ 0x00000024) TMRx Capture Compare Enable Register                       */
  __IOM uint32_t  DCR;                          /*!< (@ 0x00000028) TMRx Dead-Time Contorl Register                            */
  __IOM uint32_t  TTCR;                         /*!< (@ 0x0000002C) TMRx Trigger Cycles Register                               */
  __IOM uint32_t  CPR;                          /*!< (@ 0x00000030) TMRx Counter Period Register                               */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  PSCR;                         /*!< (@ 0x00000038) TMRx Prescaler Register                                    */
  __IOM uint32_t  CNTR;                         /*!< (@ 0x0000003C) TMRx Counter Register                                      */
  __IOM uint32_t  CRR;                          /*!< (@ 0x00000040) TMRx Counter Repeat Register                               */
  __IM  uint32_t  RESERVED2[3];
  __IOM uint32_t  CC0R;                         /*!< (@ 0x00000050) TMRx Capture Compare Register0                             */
  __IOM uint32_t  CC1R;                         /*!< (@ 0x00000054) TMRx Capture Compare Register1                             */
  __IM  uint32_t  RESERVED3[2];
  __IOM uint32_t  CIR;                          /*!< (@ 0x00000060) TMRx Capture Input Register                                */
  __IOM uint32_t  BPR;                          /*!< (@ 0x00000064) TMRx Break Polarity Register                               */
  __IOM uint32_t  BER;                          /*!< (@ 0x00000068) TMRx Break Enable Register                                 */
} TMR2_Type;                                    /*!< Size = 108 (0x6c)                                                         */



/* =========================================================================================================================== */
/* ================                                           GPIOA                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief GPIOA (GPIOA)
  */

typedef struct {                                /*!< (@ 0x40024000) GPIOA Structure                                            */
  __IOM uint32_t  BSR;                          /*!< (@ 0x00000000) GPIOx Bit Set/Reset Register                               */
  __IOM uint32_t  DIR;                          /*!< (@ 0x00000004) GPIOx Data Input Register                                  */
  __IOM uint32_t  DOR;                          /*!< (@ 0x00000008) GPIOx Data Output Register                                 */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  IER;                          /*!< (@ 0x00000010) GPIOx Interrupt Enable Register                            */
  __IOM uint32_t  IMR;                          /*!< (@ 0x00000014) GPIOx Interrupt Mode Register                              */
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000018) GPIOx Pending Register                                     */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  MR0;                          /*!< (@ 0x00000020) GPIOx Mux Register0                                        */
  __IOM uint32_t  MR1;                          /*!< (@ 0x00000024) GPIOx Mux Register1                                        */
  __IOM uint32_t  SER;                          /*!< (@ 0x00000028) GPIOx Sync Register                                        */
  __IOM uint32_t  DER;                          /*!< (@ 0x0000002C) GPIOx Debounce Register                                    */
  __IOM uint32_t  UDR;                          /*!< (@ 0x00000030) GPIOx Pull Up/Down Register                                */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  ODR;                          /*!< (@ 0x00000038) GPIOx Open Drain Register                                  */
  __IM  uint32_t  RESERVED3;
  __IOM uint32_t  DHR;                          /*!< (@ 0x00000040) GPIOx Driver Register                                      */
  __IOM uint32_t  IHR;                          /*!< (@ 0x00000044) GPIOx Hysteresis Register                                  */
  __IOM uint32_t  OSR;                          /*!< (@ 0x00000048) GPIOx Slew Register                                        */
} GPIOA_Type;                                   /*!< Size = 76 (0x4c)                                                          */



/* =========================================================================================================================== */
/* ================                                           GPIOB                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief GPIOB (GPIOB)
  */

typedef struct {                                /*!< (@ 0x40025000) GPIOB Structure                                            */
  __IOM uint32_t  BSR;                          /*!< (@ 0x00000000) GPIOx Bit Set/Reset Register                               */
  __IOM uint32_t  DIR;                          /*!< (@ 0x00000004) GPIOx Data Input Register                                  */
  __IOM uint32_t  DOR;                          /*!< (@ 0x00000008) GPIOx Data Output Register                                 */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  IER;                          /*!< (@ 0x00000010) GPIOx Interrupt Enable Register                            */
  __IOM uint32_t  IMR;                          /*!< (@ 0x00000014) GPIOx Interrupt Mode Register                              */
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000018) GPIOx Pending Register                                     */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  MR0;                          /*!< (@ 0x00000020) GPIOx Mux Register0                                        */
  __IOM uint32_t  MR1;                          /*!< (@ 0x00000024) GPIOx Mux Register1                                        */
  __IOM uint32_t  SER;                          /*!< (@ 0x00000028) GPIOx Sync Register                                        */
  __IOM uint32_t  DER;                          /*!< (@ 0x0000002C) GPIOx Debounce Register                                    */
  __IOM uint32_t  UDR;                          /*!< (@ 0x00000030) GPIOx Pull Up/Down Register                                */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  ODR;                          /*!< (@ 0x00000038) GPIOx Open Drain Register                                  */
  __IM  uint32_t  RESERVED3;
  __IOM uint32_t  DHR;                          /*!< (@ 0x00000040) GPIOx Driver Register                                      */
  __IOM uint32_t  IHR;                          /*!< (@ 0x00000044) GPIOx Hysteresis Register                                  */
  __IOM uint32_t  OSR;                          /*!< (@ 0x00000048) GPIOx Slew Register                                        */
} GPIOB_Type;                                   /*!< Size = 76 (0x4c)                                                          */



/* =========================================================================================================================== */
/* ================                                           GPIOC                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief GPIOC (GPIOC)
  */

typedef struct {                                /*!< (@ 0x40026000) GPIOC Structure                                            */
  __IOM uint32_t  BSR;                          /*!< (@ 0x00000000) GPIOx Bit Set/Reset Register                               */
  __IOM uint32_t  DIR;                          /*!< (@ 0x00000004) GPIOx Data Input Register                                  */
  __IOM uint32_t  DOR;                          /*!< (@ 0x00000008) GPIOx Data Output Register                                 */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  IER;                          /*!< (@ 0x00000010) GPIOx Interrupt Enable Register                            */
  __IOM uint32_t  IMR;                          /*!< (@ 0x00000014) GPIOx Interrupt Mode Register                              */
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000018) GPIOx Pending Register                                     */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  MR0;                          /*!< (@ 0x00000020) GPIOx Mux Register0                                        */
  __IOM uint32_t  MR1;                          /*!< (@ 0x00000024) GPIOx Mux Register1                                        */
  __IOM uint32_t  SER;                          /*!< (@ 0x00000028) GPIOx Sync Register                                        */
  __IOM uint32_t  DER;                          /*!< (@ 0x0000002C) GPIOx Debounce Register                                    */
  __IOM uint32_t  UDR;                          /*!< (@ 0x00000030) GPIOx Pull Up/Down Register                                */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  ODR;                          /*!< (@ 0x00000038) GPIOx Open Drain Register                                  */
  __IM  uint32_t  RESERVED3;
  __IOM uint32_t  DHR;                          /*!< (@ 0x00000040) GPIOx Driver Register                                      */
  __IOM uint32_t  IHR;                          /*!< (@ 0x00000044) GPIOx Hysteresis Register                                  */
  __IOM uint32_t  OSR;                          /*!< (@ 0x00000048) GPIOx Slew Register                                        */
} GPIOC_Type;                                   /*!< Size = 76 (0x4c)                                                          */



/* =========================================================================================================================== */
/* ================                                           GPIOD                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief GPIOD (GPIOD)
  */

typedef struct {                                /*!< (@ 0x40027000) GPIOD Structure                                            */
  __IOM uint32_t  BSR;                          /*!< (@ 0x00000000) GPIOx Bit Set/Reset Register                               */
  __IOM uint32_t  DIR;                          /*!< (@ 0x00000004) GPIOx Data Input Register                                  */
  __IOM uint32_t  DOR;                          /*!< (@ 0x00000008) GPIOx Data Output Register                                 */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  IER;                          /*!< (@ 0x00000010) GPIOx Interrupt Enable Register                            */
  __IOM uint32_t  IMR;                          /*!< (@ 0x00000014) GPIOx Interrupt Mode Register                              */
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000018) GPIOx Pending Register                                     */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  MR0;                          /*!< (@ 0x00000020) GPIOx Mux Register0                                        */
  __IOM uint32_t  MR1;                          /*!< (@ 0x00000024) GPIOx Mux Register1                                        */
  __IOM uint32_t  SER;                          /*!< (@ 0x00000028) GPIOx Sync Register                                        */
  __IOM uint32_t  DER;                          /*!< (@ 0x0000002C) GPIOx Debounce Register                                    */
  __IOM uint32_t  UDR;                          /*!< (@ 0x00000030) GPIOx Pull Up/Down Register                                */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  ODR;                          /*!< (@ 0x00000038) GPIOx Open Drain Register                                  */
  __IM  uint32_t  RESERVED3;
  __IOM uint32_t  DHR;                          /*!< (@ 0x00000040) GPIOx Driver Register                                      */
  __IOM uint32_t  IHR;                          /*!< (@ 0x00000044) GPIOx Hysteresis Register                                  */
  __IOM uint32_t  OSR;                          /*!< (@ 0x00000048) GPIOx Slew Register                                        */
} GPIOD_Type;                                   /*!< Size = 76 (0x4c)                                                          */



/* =========================================================================================================================== */
/* ================                                           GPIOE                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief GPIOE (GPIOE)
  */

typedef struct {                                /*!< (@ 0x40028000) GPIOE Structure                                            */
  __IOM uint32_t  BSR;                          /*!< (@ 0x00000000) GPIOx Bit Set/Reset Register                               */
  __IOM uint32_t  DIR;                          /*!< (@ 0x00000004) GPIOx Data Input Register                                  */
  __IOM uint32_t  DOR;                          /*!< (@ 0x00000008) GPIOx Data Output Register                                 */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  IER;                          /*!< (@ 0x00000010) GPIOx Interrupt Enable Register                            */
  __IOM uint32_t  IMR;                          /*!< (@ 0x00000014) GPIOx Interrupt Mode Register                              */
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000018) GPIOx Pending Register                                     */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  MR0;                          /*!< (@ 0x00000020) GPIOx Mux Register0                                        */
  __IOM uint32_t  MR1;                          /*!< (@ 0x00000024) GPIOx Mux Register1                                        */
  __IOM uint32_t  SER;                          /*!< (@ 0x00000028) GPIOx Sync Register                                        */
  __IOM uint32_t  DER;                          /*!< (@ 0x0000002C) GPIOx Debounce Register                                    */
  __IOM uint32_t  UDR;                          /*!< (@ 0x00000030) GPIOx Pull Up/Down Register                                */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  ODR;                          /*!< (@ 0x00000038) GPIOx Open Drain Register                                  */
  __IM  uint32_t  RESERVED3;
  __IOM uint32_t  DHR;                          /*!< (@ 0x00000040) GPIOx Driver Register                                      */
  __IOM uint32_t  IHR;                          /*!< (@ 0x00000044) GPIOx Hysteresis Register                                  */
  __IOM uint32_t  OSR;                          /*!< (@ 0x00000048) GPIOx Slew Register                                        */
} GPIOE_Type;                                   /*!< Size = 76 (0x4c)                                                          */



/* =========================================================================================================================== */
/* ================                                           GPIOF                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief GPIOF (GPIOF)
  */

typedef struct {                                /*!< (@ 0x40029000) GPIOF Structure                                            */
  __IOM uint32_t  BSR;                          /*!< (@ 0x00000000) GPIOx Bit Set/Reset Register                               */
  __IOM uint32_t  DIR;                          /*!< (@ 0x00000004) GPIOx Data Input Register                                  */
  __IOM uint32_t  DOR;                          /*!< (@ 0x00000008) GPIOx Data Output Register                                 */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  IER;                          /*!< (@ 0x00000010) GPIOx Interrupt Enable Register                            */
  __IOM uint32_t  IMR;                          /*!< (@ 0x00000014) GPIOx Interrupt Mode Register                              */
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000018) GPIOx Pending Register                                     */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  MR0;                          /*!< (@ 0x00000020) GPIOx Mux Register0                                        */
  __IOM uint32_t  MR1;                          /*!< (@ 0x00000024) GPIOx Mux Register1                                        */
  __IOM uint32_t  SER;                          /*!< (@ 0x00000028) GPIOx Sync Register                                        */
  __IOM uint32_t  DER;                          /*!< (@ 0x0000002C) GPIOx Debounce Register                                    */
  __IOM uint32_t  UDR;                          /*!< (@ 0x00000030) GPIOx Pull Up/Down Register                                */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  ODR;                          /*!< (@ 0x00000038) GPIOx Open Drain Register                                  */
  __IM  uint32_t  RESERVED3;
  __IOM uint32_t  DHR;                          /*!< (@ 0x00000040) GPIOx Driver Register                                      */
  __IOM uint32_t  IHR;                          /*!< (@ 0x00000044) GPIOx Hysteresis Register                                  */
  __IOM uint32_t  OSR;                          /*!< (@ 0x00000048) GPIOx Slew Register                                        */
} GPIOF_Type;                                   /*!< Size = 76 (0x4c)                                                          */



/* =========================================================================================================================== */
/* ================                                           FLASH                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief FLASH (FLASH)
  */

typedef struct {                                /*!< (@ 0x40023000) FLASH Structure                                            */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) Flash Control Register                                     */
  __IOM uint32_t  LPR;                          /*!< (@ 0x00000004) Flash Lowpower Register                                    */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000008) Flash Status Register                                      */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  PDR0;                         /*!< (@ 0x00000010) Flash Data Register0                                       */
  __IOM uint32_t  PDR1;                         /*!< (@ 0x00000014) Flash Data Register1                                       */
  __IM  uint32_t  RESERVED1[2];
  __IOM uint32_t  PAR;                          /*!< (@ 0x00000020) Flash Address Register                                     */
  __IOM uint32_t  KR;                           /*!< (@ 0x00000024) Flash Key Register                                         */
  __IOM uint32_t  RPR;                          /*!< (@ 0x00000028) Flash Read Protect Register                                */
  __IOM uint32_t  WPR;                          /*!< (@ 0x0000002C) Flash Write Protect Register                               */
  __IOM uint32_t  TR;                           /*!< (@ 0x00000030) Flash Timing Register                                      */
  __IM  uint32_t  RESERVED2[3];
  __IOM uint32_t  OPDR;                         /*!< (@ 0x00000040) Flash Option Data Register                                 */
  __IM  uint32_t  RESERVED3[3];
  __IOM uint32_t  EAR0;                         /*!< (@ 0x00000050) Flash ECC 1Bit Addr Register                               */
  __IOM uint32_t  EAR1;                         /*!< (@ 0x00000054) Flash ECC nBit Addr Register                               */
} FLASH_Type;                                   /*!< Size = 88 (0x58)                                                          */



/* =========================================================================================================================== */
/* ================                                           DMA0                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief DMA0 (DMA0)
  */

typedef struct {                                /*!< (@ 0x40022000) DMA0 Structure                                             */
  __IOM uint32_t  SAR;                          /*!< (@ 0x00000000) DMA Source Address Register                                */
  __IOM uint32_t  DAR;                          /*!< (@ 0x00000004) DMA Destination Address Register                           */
  __IOM uint32_t  DBL;                          /*!< (@ 0x00000008) DMA Block Length Register                                  */
  __IOM uint32_t  CTR;                          /*!< (@ 0x0000000C) DMA Control Register                                       */
  __IOM uint32_t  CER;                          /*!< (@ 0x00000010) DMA Channel Enable Register                                */
  __IOM uint32_t  STR;                          /*!< (@ 0x00000014) DMA Status Register                                        */
  __IOM uint32_t  DTL;                          /*!< (@ 0x00000018) DMA Transfer Length Register                               */
} DMA0_Type;                                    /*!< Size = 28 (0x1c)                                                          */



/* =========================================================================================================================== */
/* ================                                           DMA1                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief DMA1 (DMA1)
  */

typedef struct {                                /*!< (@ 0x40022020) DMA1 Structure                                             */
  __IOM uint32_t  SAR;                          /*!< (@ 0x00000000) DMA Source Address Register                                */
  __IOM uint32_t  DAR;                          /*!< (@ 0x00000004) DMA Destination Address Register                           */
  __IOM uint32_t  DBL;                          /*!< (@ 0x00000008) DMA Block Length Register                                  */
  __IOM uint32_t  CTR;                          /*!< (@ 0x0000000C) DMA Control Register                                       */
  __IOM uint32_t  CER;                          /*!< (@ 0x00000010) DMA Channel Enable Register                                */
  __IOM uint32_t  STR;                          /*!< (@ 0x00000014) DMA Status Register                                        */
  __IOM uint32_t  DTL;                          /*!< (@ 0x00000018) DMA Transfer Length Register                               */
} DMA1_Type;                                    /*!< Size = 28 (0x1c)                                                          */



/* =========================================================================================================================== */
/* ================                                           DMA2                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief DMA2 (DMA2)
  */

typedef struct {                                /*!< (@ 0x40022040) DMA2 Structure                                             */
  __IOM uint32_t  SAR;                          /*!< (@ 0x00000000) DMA Source Address Register                                */
  __IOM uint32_t  DAR;                          /*!< (@ 0x00000004) DMA Destination Address Register                           */
  __IOM uint32_t  DBL;                          /*!< (@ 0x00000008) DMA Block Length Register                                  */
  __IOM uint32_t  CTR;                          /*!< (@ 0x0000000C) DMA Control Register                                       */
  __IOM uint32_t  CER;                          /*!< (@ 0x00000010) DMA Channel Enable Register                                */
  __IOM uint32_t  STR;                          /*!< (@ 0x00000014) DMA Status Register                                        */
  __IOM uint32_t  DTL;                          /*!< (@ 0x00000018) DMA Transfer Length Register                               */
} DMA2_Type;                                    /*!< Size = 28 (0x1c)                                                          */



/* =========================================================================================================================== */
/* ================                                           DMA3                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief DMA3 (DMA3)
  */

typedef struct {                                /*!< (@ 0x40022060) DMA3 Structure                                             */
  __IOM uint32_t  SAR;                          /*!< (@ 0x00000000) DMA Source Address Register                                */
  __IOM uint32_t  DAR;                          /*!< (@ 0x00000004) DMA Destination Address Register                           */
  __IOM uint32_t  DBL;                          /*!< (@ 0x00000008) DMA Block Length Register                                  */
  __IOM uint32_t  CTR;                          /*!< (@ 0x0000000C) DMA Control Register                                       */
  __IOM uint32_t  CER;                          /*!< (@ 0x00000010) DMA Channel Enable Register                                */
  __IOM uint32_t  STR;                          /*!< (@ 0x00000014) DMA Status Register                                        */
  __IOM uint32_t  DTL;                          /*!< (@ 0x00000018) DMA Transfer Length Register                               */
} DMA3_Type;                                    /*!< Size = 28 (0x1c)                                                          */



/* =========================================================================================================================== */
/* ================                                           DMA4                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief DMA4 (DMA4)
  */

typedef struct {                                /*!< (@ 0x40022080) DMA4 Structure                                             */
  __IOM uint32_t  SAR;                          /*!< (@ 0x00000000) DMA Source Address Register                                */
  __IOM uint32_t  DAR;                          /*!< (@ 0x00000004) DMA Destination Address Register                           */
  __IOM uint32_t  DBL;                          /*!< (@ 0x00000008) DMA Block Length Register                                  */
  __IOM uint32_t  CTR;                          /*!< (@ 0x0000000C) DMA Control Register                                       */
  __IOM uint32_t  CER;                          /*!< (@ 0x00000010) DMA Channel Enable Register                                */
  __IOM uint32_t  STR;                          /*!< (@ 0x00000014) DMA Status Register                                        */
  __IOM uint32_t  DTL;                          /*!< (@ 0x00000018) DMA Transfer Length Register                               */
} DMA4_Type;                                    /*!< Size = 28 (0x1c)                                                          */



/* =========================================================================================================================== */
/* ================                                           DMA5                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief DMA5 (DMA5)
  */

typedef struct {                                /*!< (@ 0x400220A0) DMA5 Structure                                             */
  __IOM uint32_t  SAR;                          /*!< (@ 0x00000000) DMA Source Address Register                                */
  __IOM uint32_t  DAR;                          /*!< (@ 0x00000004) DMA Destination Address Register                           */
  __IOM uint32_t  DBL;                          /*!< (@ 0x00000008) DMA Block Length Register                                  */
  __IOM uint32_t  CTR;                          /*!< (@ 0x0000000C) DMA Control Register                                       */
  __IOM uint32_t  CER;                          /*!< (@ 0x00000010) DMA Channel Enable Register                                */
  __IOM uint32_t  STR;                          /*!< (@ 0x00000014) DMA Status Register                                        */
  __IOM uint32_t  DTL;                          /*!< (@ 0x00000018) DMA Transfer Length Register                               */
} DMA5_Type;                                    /*!< Size = 28 (0x1c)                                                          */



/* =========================================================================================================================== */
/* ================                                           DAC0                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief DAC0 (DAC0)
  */

typedef struct {                                /*!< (@ 0x40039000) DAC0 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) DACx Config Register                                       */
  __IOM uint32_t  WDR;                          /*!< (@ 0x00000004) DACx Write Data Register                                   */
  __IOM uint32_t  RDR;                          /*!< (@ 0x00000008) DACx Read Data Register                                    */
  __IOM uint32_t  SIDR;                         /*!< (@ 0x0000000C) DACx Sawtooth Increment Register                           */
  __IOM uint32_t  SRDR;                         /*!< (@ 0x00000010) DACx Sawtooth Reset Register                               */
  __IOM uint32_t  SWTR;                         /*!< (@ 0x00000014) DACx Software Trigger Register                             */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000018) DACx Status Register                                       */
} DAC0_Type;                                    /*!< Size = 28 (0x1c)                                                          */



/* =========================================================================================================================== */
/* ================                                           DAC1                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief DAC1 (DAC1)
  */

typedef struct {                                /*!< (@ 0x40039100) DAC1 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) DACx Config Register                                       */
  __IOM uint32_t  WDR;                          /*!< (@ 0x00000004) DACx Write Data Register                                   */
  __IOM uint32_t  RDR;                          /*!< (@ 0x00000008) DACx Read Data Register                                    */
  __IOM uint32_t  SIDR;                         /*!< (@ 0x0000000C) DACx Sawtooth Increment Register                           */
  __IOM uint32_t  SRDR;                         /*!< (@ 0x00000010) DACx Sawtooth Reset Register                               */
  __IOM uint32_t  SWTR;                         /*!< (@ 0x00000014) DACx Software Trigger Register                             */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000018) DACx Status Register                                       */
} DAC1_Type;                                    /*!< Size = 28 (0x1c)                                                          */



/* =========================================================================================================================== */
/* ================                                           DAC2                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief DAC2 (DAC2)
  */

typedef struct {                                /*!< (@ 0x40039200) DAC2 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) DACx Config Register                                       */
  __IOM uint32_t  WDR;                          /*!< (@ 0x00000004) DACx Write Data Register                                   */
  __IOM uint32_t  RDR;                          /*!< (@ 0x00000008) DACx Read Data Register                                    */
  __IOM uint32_t  SIDR;                         /*!< (@ 0x0000000C) DACx Sawtooth Increment Register                           */
  __IOM uint32_t  SRDR;                         /*!< (@ 0x00000010) DACx Sawtooth Reset Register                               */
  __IOM uint32_t  SWTR;                         /*!< (@ 0x00000014) DACx Software Trigger Register                             */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000018) DACx Status Register                                       */
} DAC2_Type;                                    /*!< Size = 28 (0x1c)                                                          */



/* =========================================================================================================================== */
/* ================                                           DAC3                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief DAC3 (DAC3)
  */

typedef struct {                                /*!< (@ 0x40039300) DAC3 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) DACx Config Register                                       */
  __IOM uint32_t  WDR;                          /*!< (@ 0x00000004) DACx Write Data Register                                   */
  __IOM uint32_t  RDR;                          /*!< (@ 0x00000008) DACx Read Data Register                                    */
  __IOM uint32_t  SIDR;                         /*!< (@ 0x0000000C) DACx Sawtooth Increment Register                           */
  __IOM uint32_t  SRDR;                         /*!< (@ 0x00000010) DACx Sawtooth Reset Register                               */
  __IOM uint32_t  SWTR;                         /*!< (@ 0x00000014) DACx Software Trigger Register                             */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000018) DACx Status Register                                       */
} DAC3_Type;                                    /*!< Size = 28 (0x1c)                                                          */



/* =========================================================================================================================== */
/* ================                                           DAC4                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief DAC4 (DAC4)
  */

typedef struct {                                /*!< (@ 0x40039400) DAC4 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) DACx Config Register                                       */
  __IOM uint32_t  WDR;                          /*!< (@ 0x00000004) DACx Write Data Register                                   */
  __IOM uint32_t  RDR;                          /*!< (@ 0x00000008) DACx Read Data Register                                    */
  __IOM uint32_t  SIDR;                         /*!< (@ 0x0000000C) DACx Sawtooth Increment Register                           */
  __IOM uint32_t  SRDR;                         /*!< (@ 0x00000010) DACx Sawtooth Reset Register                               */
  __IOM uint32_t  SWTR;                         /*!< (@ 0x00000014) DACx Software Trigger Register                             */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000018) DACx Status Register                                       */
} DAC4_Type;                                    /*!< Size = 28 (0x1c)                                                          */



/* =========================================================================================================================== */
/* ================                                           DAC5                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief DAC5 (DAC5)
  */

typedef struct {                                /*!< (@ 0x40039500) DAC5 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) DACx Config Register                                       */
  __IOM uint32_t  WDR;                          /*!< (@ 0x00000004) DACx Write Data Register                                   */
  __IOM uint32_t  RDR;                          /*!< (@ 0x00000008) DACx Read Data Register                                    */
  __IOM uint32_t  SIDR;                         /*!< (@ 0x0000000C) DACx Sawtooth Increment Register                           */
  __IOM uint32_t  SRDR;                         /*!< (@ 0x00000010) DACx Sawtooth Reset Register                               */
  __IOM uint32_t  SWTR;                         /*!< (@ 0x00000014) DACx Software Trigger Register                             */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000018) DACx Status Register                                       */
} DAC5_Type;                                    /*!< Size = 28 (0x1c)                                                          */



/* =========================================================================================================================== */
/* ================                                           DAC6                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief DAC6 (DAC6)
  */

typedef struct {                                /*!< (@ 0x40039600) DAC6 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) DACx Config Register                                       */
  __IOM uint32_t  WDR;                          /*!< (@ 0x00000004) DACx Write Data Register                                   */
  __IOM uint32_t  RDR;                          /*!< (@ 0x00000008) DACx Read Data Register                                    */
  __IOM uint32_t  SIDR;                         /*!< (@ 0x0000000C) DACx Sawtooth Increment Register                           */
  __IOM uint32_t  SRDR;                         /*!< (@ 0x00000010) DACx Sawtooth Reset Register                               */
  __IOM uint32_t  SWTR;                         /*!< (@ 0x00000014) DACx Software Trigger Register                             */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000018) DACx Status Register                                       */
} DAC6_Type;                                    /*!< Size = 28 (0x1c)                                                          */



/* =========================================================================================================================== */
/* ================                                           DAC7                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief DAC7 (DAC7)
  */

typedef struct {                                /*!< (@ 0x40039700) DAC7 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) DACx Config Register                                       */
  __IOM uint32_t  WDR;                          /*!< (@ 0x00000004) DACx Write Data Register                                   */
  __IOM uint32_t  RDR;                          /*!< (@ 0x00000008) DACx Read Data Register                                    */
  __IOM uint32_t  SIDR;                         /*!< (@ 0x0000000C) DACx Sawtooth Increment Register                           */
  __IOM uint32_t  SRDR;                         /*!< (@ 0x00000010) DACx Sawtooth Reset Register                               */
  __IOM uint32_t  SWTR;                         /*!< (@ 0x00000014) DACx Software Trigger Register                             */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000018) DACx Status Register                                       */
} DAC7_Type;                                    /*!< Size = 28 (0x1c)                                                          */



/* =========================================================================================================================== */
/* ================                                           DAC8                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief DAC8 (DAC8)
  */

typedef struct {                                /*!< (@ 0x40039800) DAC8 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) DACx Config Register                                       */
  __IOM uint32_t  WDR;                          /*!< (@ 0x00000004) DACx Write Data Register                                   */
  __IOM uint32_t  RDR;                          /*!< (@ 0x00000008) DACx Read Data Register                                    */
  __IOM uint32_t  SIDR;                         /*!< (@ 0x0000000C) DACx Sawtooth Increment Register                           */
  __IOM uint32_t  SRDR;                         /*!< (@ 0x00000010) DACx Sawtooth Reset Register                               */
  __IOM uint32_t  SWTR;                         /*!< (@ 0x00000014) DACx Software Trigger Register                             */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000018) DACx Status Register                                       */
} DAC8_Type;                                    /*!< Size = 28 (0x1c)                                                          */



/* =========================================================================================================================== */
/* ================                                          CORDIC                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief CORDIC (CORDIC)
  */

typedef struct {                                /*!< (@ 0x4003F000) CORDIC Structure                                           */
  __IOM uint32_t  CSR0;                         /*!< (@ 0x00000000) CORDIC Control / Status register0                          */
  __IOM uint32_t  ARX0;                         /*!< (@ 0x00000004) CORDIC Argument / Result register0                         */
  __IOM uint32_t  ARY0;                         /*!< (@ 0x00000008) CORDIC Argument / Result register0                         */
  __IM  uint32_t  RESERVED[5];
  __IOM uint32_t  CSR1;                         /*!< (@ 0x00000020) CORDIC Control / Status register1                          */
  __IOM uint32_t  ARX1;                         /*!< (@ 0x00000024) CORDIC Argument / Result register1                         */
  __IOM uint32_t  ARY1;                         /*!< (@ 0x00000028) CORDIC Argument / Result register1                         */
} CORDIC_Type;                                  /*!< Size = 44 (0x2c)                                                          */



/* =========================================================================================================================== */
/* ================                                           CMP0                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief CMP0 (CMP0)
  */

typedef struct {                                /*!< (@ 0x4003A000) CMP0 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) CMPx Config Register                                       */
  __IOM uint32_t  DEBR;                         /*!< (@ 0x00000004) CMPx Debounce Register                                     */
  __IOM uint32_t  IER;                          /*!< (@ 0x00000008) CMPx Interrupt Enable Register                             */
  __IOM uint32_t  ISR;                          /*!< (@ 0x0000000C) CMPx Interrupt Status Register                             */
} CMP0_Type;                                    /*!< Size = 16 (0x10)                                                          */



/* =========================================================================================================================== */
/* ================                                           CMP1                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief CMP1 (CMP1)
  */

typedef struct {                                /*!< (@ 0x4003A100) CMP1 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) CMPx Config Register                                       */
  __IOM uint32_t  DEBR;                         /*!< (@ 0x00000004) CMPx Debounce Register                                     */
  __IOM uint32_t  IER;                          /*!< (@ 0x00000008) CMPx Interrupt Enable Register                             */
  __IOM uint32_t  ISR;                          /*!< (@ 0x0000000C) CMPx Interrupt Status Register                             */
} CMP1_Type;                                    /*!< Size = 16 (0x10)                                                          */



/* =========================================================================================================================== */
/* ================                                           CMP2                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief CMP2 (CMP2)
  */

typedef struct {                                /*!< (@ 0x4003A200) CMP2 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) CMPx Config Register                                       */
  __IOM uint32_t  DEBR;                         /*!< (@ 0x00000004) CMPx Debounce Register                                     */
  __IOM uint32_t  IER;                          /*!< (@ 0x00000008) CMPx Interrupt Enable Register                             */
  __IOM uint32_t  ISR;                          /*!< (@ 0x0000000C) CMPx Interrupt Status Register                             */
} CMP2_Type;                                    /*!< Size = 16 (0x10)                                                          */



/* =========================================================================================================================== */
/* ================                                           CMP3                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief CMP3 (CMP3)
  */

typedef struct {                                /*!< (@ 0x4003A300) CMP3 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) CMPx Config Register                                       */
  __IOM uint32_t  DEBR;                         /*!< (@ 0x00000004) CMPx Debounce Register                                     */
  __IOM uint32_t  IER;                          /*!< (@ 0x00000008) CMPx Interrupt Enable Register                             */
  __IOM uint32_t  ISR;                          /*!< (@ 0x0000000C) CMPx Interrupt Status Register                             */
} CMP3_Type;                                    /*!< Size = 16 (0x10)                                                          */



/* =========================================================================================================================== */
/* ================                                           CMP4                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief CMP4 (CMP4)
  */

typedef struct {                                /*!< (@ 0x4003A400) CMP4 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) CMPx Config Register                                       */
  __IOM uint32_t  DEBR;                         /*!< (@ 0x00000004) CMPx Debounce Register                                     */
  __IOM uint32_t  IER;                          /*!< (@ 0x00000008) CMPx Interrupt Enable Register                             */
  __IOM uint32_t  ISR;                          /*!< (@ 0x0000000C) CMPx Interrupt Status Register                             */
} CMP4_Type;                                    /*!< Size = 16 (0x10)                                                          */



/* =========================================================================================================================== */
/* ================                                           CMP5                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief CMP5 (CMP5)
  */

typedef struct {                                /*!< (@ 0x4003A500) CMP5 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) CMPx Config Register                                       */
  __IOM uint32_t  DEBR;                         /*!< (@ 0x00000004) CMPx Debounce Register                                     */
  __IOM uint32_t  IER;                          /*!< (@ 0x00000008) CMPx Interrupt Enable Register                             */
  __IOM uint32_t  ISR;                          /*!< (@ 0x0000000C) CMPx Interrupt Status Register                             */
} CMP5_Type;                                    /*!< Size = 16 (0x10)                                                          */



/* =========================================================================================================================== */
/* ================                                           CMP6                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief CMP6 (CMP6)
  */

typedef struct {                                /*!< (@ 0x4003A600) CMP6 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) CMPx Config Register                                       */
  __IOM uint32_t  DEBR;                         /*!< (@ 0x00000004) CMPx Debounce Register                                     */
  __IOM uint32_t  IER;                          /*!< (@ 0x00000008) CMPx Interrupt Enable Register                             */
  __IOM uint32_t  ISR;                          /*!< (@ 0x0000000C) CMPx Interrupt Status Register                             */
} CMP6_Type;                                    /*!< Size = 16 (0x10)                                                          */



/* =========================================================================================================================== */
/* ================                                           CMP7                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief CMP7 (CMP7)
  */

typedef struct {                                /*!< (@ 0x4003A700) CMP7 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) CMPx Config Register                                       */
  __IOM uint32_t  DEBR;                         /*!< (@ 0x00000004) CMPx Debounce Register                                     */
  __IOM uint32_t  IER;                          /*!< (@ 0x00000008) CMPx Interrupt Enable Register                             */
  __IOM uint32_t  ISR;                          /*!< (@ 0x0000000C) CMPx Interrupt Status Register                             */
} CMP7_Type;                                    /*!< Size = 16 (0x10)                                                          */



/* =========================================================================================================================== */
/* ================                                           CMP8                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief CMP8 (CMP8)
  */

typedef struct {                                /*!< (@ 0x4003A800) CMP8 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) CMPx Config Register                                       */
  __IOM uint32_t  DEBR;                         /*!< (@ 0x00000004) CMPx Debounce Register                                     */
  __IOM uint32_t  IER;                          /*!< (@ 0x00000008) CMPx Interrupt Enable Register                             */
  __IOM uint32_t  ISR;                          /*!< (@ 0x0000000C) CMPx Interrupt Status Register                             */
} CMP8_Type;                                    /*!< Size = 16 (0x10)                                                          */



/* =========================================================================================================================== */
/* ================                                           CAN0                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief CAN0 (CAN0)
  */

typedef struct {                                /*!< (@ 0x40014000) CAN0 Structure                                             */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) CAN Control Register                                       */
  __IOM uint32_t  STATUS;                       /*!< (@ 0x00000004) CAN Status Register                                        */
  __IOM uint32_t  INTREN;                       /*!< (@ 0x00000008) CAN Interrupt Enable Register                              */
  __IOM uint32_t  INTRST;                       /*!< (@ 0x0000000C) CAN Interrupt Status Register                              */
  __IOM uint32_t  BITTIME;                      /*!< (@ 0x00000010) CAN Bittime Setting Register                               */
  __IOM uint32_t  PRESC;                        /*!< (@ 0x00000014) CAN Prescaler Registers                                    */
  __IOM uint32_t  ERRST;                        /*!< (@ 0x00000018) CAN Error Status Register                                  */
  __IOM uint32_t  PRTST;                        /*!< (@ 0x0000001C) CAN Protocol Status Register                               */
  __IOM uint32_t  INTRLS;                       /*!< (@ 0x00000020) CAN Interrupt Line Select Register                         */
  __IOM uint32_t  GFCR;                         /*!< (@ 0x00000024) CAN Global Filter Control Register                         */
  __IOM uint32_t  EMCR;                         /*!< (@ 0x00000028) CAN Extended Mask Control Register                         */
  __IOM uint32_t  PMST;                         /*!< (@ 0x0000002C) CAN Priority Message Status Register                       */
  __IOM uint32_t  ACFEN;                        /*!< (@ 0x00000030) CAN ACF Enable                                             */
  __IOM uint32_t  ACFCTRL;                      /*!< (@ 0x00000034) CAN ACF Control Register                                   */
  __IOM uint32_t  ACF;                          /*!< (@ 0x00000038) CAN ACF Data Register                                      */
  __IOM uint32_t  ACFE;                         /*!< (@ 0x0000003C) CAN ACF Data Extended Register                             */
  __IOM uint32_t  RBUFID;                       /*!< (@ 0x00000040) CAN RX Buffer Read Register(ID)                            */
  __IOM uint32_t  RBUFCR;                       /*!< (@ 0x00000044) CAN RX Buffer Read Register(Control)                       */
  __IOM uint32_t  RBUFDT[16];                   /*!< (@ 0x00000048) CAN RX Buffer Read Register(Data)                          */
  __IOM uint32_t  TBUFID;                       /*!< (@ 0x00000088) CAN TX Buffer Write Register(ID)                           */
  __IOM uint32_t  TBUFCR;                       /*!< (@ 0x0000008C) CAN TX Buffer Write Register(Control)                      */
  __IOM uint32_t  TBUFDT[16];                   /*!< (@ 0x00000090) CAN TX Buffer Write Register(Data)                         */
  __IM  uint32_t  RESERVED[26];
  __IOM uint32_t  EBUFID;                       /*!< (@ 0x00000138) CAN ETB Buffer Read Register(ID)                           */
  __IOM uint32_t  EBUFDT;                       /*!< (@ 0x0000013C) CAN ETB Buffer Read Register(Data)                         */
  __IOM uint32_t  SBUFID;                       /*!< (@ 0x00000140) CAN SRB Buffer Read Register(ID)                           */
  __IOM uint32_t  SBUFCR;                       /*!< (@ 0x00000144) CAN SRB Buffer Read Register(Control)                      */
  __IOM uint32_t  SBUFDT[16];                   /*!< (@ 0x00000148) CAN SRB Buffer Read Register(Data)                         */
  __IM  uint32_t  RESERVED1[158];
  __IOM uint32_t  TSCR;                         /*!< (@ 0x00000400) Timestamp Counter Control Register                         */
  __IOM uint32_t  TSC;                          /*!< (@ 0x00000404) Timestamp Counter Value Register                           */
  __IM  uint32_t  RESERVED2[2];
  __IOM uint32_t  RTOP;                         /*!< (@ 0x00000410) PRB Timeout Counter Period Register                        */
  __IOM uint32_t  RTOC;                         /*!< (@ 0x00000414) PRB Timeout Counter Value Register                         */
  __IM  uint32_t  RESERVED3[2];
  __IOM uint32_t  STOP;                         /*!< (@ 0x00000420) SRB Timeout Counter Period Register                        */
  __IOM uint32_t  STOC;                         /*!< (@ 0x00000424) SRB Timeout Counter Value Register                         */
  __IM  uint32_t  RESERVED4[2];
  __IOM uint32_t  ETOP;                         /*!< (@ 0x00000430) ETB Timeout Counter Period Register                        */
  __IOM uint32_t  ETOC;                         /*!< (@ 0x00000434) ETB Timeout Counter Value Register                         */
  __IM  uint32_t  RESERVED5[2];
  __IOM uint32_t  CTOP;                         /*!< (@ 0x00000440) Continuous Timeout Counter Period Register                 */
  __IOM uint32_t  CTOC;                         /*!< (@ 0x00000444) Continuous Timeout Counter Value Register                  */
} CAN0_Type;                                    /*!< Size = 1096 (0x448)                                                       */



/* =========================================================================================================================== */
/* ================                                           CAN1                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief CAN1 (CAN1)
  */

typedef struct {                                /*!< (@ 0x40015000) CAN1 Structure                                             */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) CAN Control Register                                       */
  __IOM uint32_t  STATUS;                       /*!< (@ 0x00000004) CAN Status Register                                        */
  __IOM uint32_t  INTREN;                       /*!< (@ 0x00000008) CAN Interrupt Enable Register                              */
  __IOM uint32_t  INTRST;                       /*!< (@ 0x0000000C) CAN Interrupt Status Register                              */
  __IOM uint32_t  BITTIME;                      /*!< (@ 0x00000010) CAN Bittime Setting Register                               */
  __IOM uint32_t  PRESC;                        /*!< (@ 0x00000014) CAN Prescaler Registers                                    */
  __IOM uint32_t  ERRST;                        /*!< (@ 0x00000018) CAN Error Status Register                                  */
  __IOM uint32_t  PRTST;                        /*!< (@ 0x0000001C) CAN Protocol Status Register                               */
  __IOM uint32_t  INTRLS;                       /*!< (@ 0x00000020) CAN Interrupt Line Select Register                         */
  __IOM uint32_t  GFCR;                         /*!< (@ 0x00000024) CAN Global Filter Control Register                         */
  __IOM uint32_t  EMCR;                         /*!< (@ 0x00000028) CAN Extended Mask Control Register                         */
  __IOM uint32_t  PMST;                         /*!< (@ 0x0000002C) CAN Priority Message Status Register                       */
  __IOM uint32_t  ACFEN;                        /*!< (@ 0x00000030) CAN ACF Enable                                             */
  __IOM uint32_t  ACFCTRL;                      /*!< (@ 0x00000034) CAN ACF Control Register                                   */
  __IOM uint32_t  ACF;                          /*!< (@ 0x00000038) CAN ACF Data Register                                      */
  __IOM uint32_t  ACFE;                         /*!< (@ 0x0000003C) CAN ACF Data Extended Register                             */
  __IOM uint32_t  RBUFID;                       /*!< (@ 0x00000040) CAN RX Buffer Read Register(ID)                            */
  __IOM uint32_t  RBUFCR;                       /*!< (@ 0x00000044) CAN RX Buffer Read Register(Control)                       */
  __IOM uint32_t  RBUFDT[16];                   /*!< (@ 0x00000048) CAN RX Buffer Read Register(Data)                          */
  __IOM uint32_t  TBUFID;                       /*!< (@ 0x00000088) CAN TX Buffer Write Register(ID)                           */
  __IOM uint32_t  TBUFCR;                       /*!< (@ 0x0000008C) CAN TX Buffer Write Register(Control)                      */
  __IOM uint32_t  TBUFDT[16];                   /*!< (@ 0x00000090) CAN TX Buffer Write Register(Data)                         */
  __IM  uint32_t  RESERVED[26];
  __IOM uint32_t  EBUFID;                       /*!< (@ 0x00000138) CAN ETB Buffer Read Register(ID)                           */
  __IOM uint32_t  EBUFDT;                       /*!< (@ 0x0000013C) CAN ETB Buffer Read Register(Data)                         */
  __IOM uint32_t  SBUFID;                       /*!< (@ 0x00000140) CAN SRB Buffer Read Register(ID)                           */
  __IOM uint32_t  SBUFCR;                       /*!< (@ 0x00000144) CAN SRB Buffer Read Register(Control)                      */
  __IOM uint32_t  SBUFDT[16];                   /*!< (@ 0x00000148) CAN SRB Buffer Read Register(Data)                         */
  __IM  uint32_t  RESERVED1[158];
  __IOM uint32_t  TSCR;                         /*!< (@ 0x00000400) Timestamp Counter Control Register                         */
  __IOM uint32_t  TSC;                          /*!< (@ 0x00000404) Timestamp Counter Value Register                           */
  __IM  uint32_t  RESERVED2[2];
  __IOM uint32_t  RTOP;                         /*!< (@ 0x00000410) PRB Timeout Counter Period Register                        */
  __IOM uint32_t  RTOC;                         /*!< (@ 0x00000414) PRB Timeout Counter Value Register                         */
  __IM  uint32_t  RESERVED3[2];
  __IOM uint32_t  STOP;                         /*!< (@ 0x00000420) SRB Timeout Counter Period Register                        */
  __IOM uint32_t  STOC;                         /*!< (@ 0x00000424) SRB Timeout Counter Value Register                         */
  __IM  uint32_t  RESERVED4[2];
  __IOM uint32_t  ETOP;                         /*!< (@ 0x00000430) ETB Timeout Counter Period Register                        */
  __IOM uint32_t  ETOC;                         /*!< (@ 0x00000434) ETB Timeout Counter Value Register                         */
  __IM  uint32_t  RESERVED5[2];
  __IOM uint32_t  CTOP;                         /*!< (@ 0x00000440) Continuous Timeout Counter Period Register                 */
  __IOM uint32_t  CTOC;                         /*!< (@ 0x00000444) Continuous Timeout Counter Value Register                  */
} CAN1_Type;                                    /*!< Size = 1096 (0x448)                                                       */



/* =========================================================================================================================== */
/* ================                                           TMR7                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief TMR7 (TMR7)
  */

typedef struct {                                /*!< (@ 0x40008000) TMR7 Structure                                             */
  __IOM uint32_t  CR0;                          /*!< (@ 0x00000000) TMRx Control Register0                                     */
  __IOM uint32_t  CR1;                          /*!< (@ 0x00000004) TMRx Control Register1                                     */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  IER;                          /*!< (@ 0x0000000C) TMRx Interrupt Enable Register                             */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000010) TMRx Status Register                                       */
  __IOM uint32_t  UGR;                          /*!< (@ 0x00000014) TMRx Update Generation Register                            */
  __IM  uint32_t  RESERVED1[5];
  __IOM uint32_t  TCR;                          /*!< (@ 0x0000002C) TMRx Trigger Control Register                              */
  __IOM uint32_t  CPR;                          /*!< (@ 0x00000030) TMRx Counter Period Register                               */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  PSCR;                         /*!< (@ 0x00000038) TMRx Prescaler Register                                    */
  __IOM uint32_t  CNTR;                         /*!< (@ 0x0000003C) TMRx Counter Register                                      */
} TMR7_Type;                                    /*!< Size = 64 (0x40)                                                          */



/* =========================================================================================================================== */
/* ================                                           TMR8                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief TMR8 (TMR8)
  */

typedef struct {                                /*!< (@ 0x40009000) TMR8 Structure                                             */
  __IOM uint32_t  CR0;                          /*!< (@ 0x00000000) TMRx Control Register0                                     */
  __IOM uint32_t  CR1;                          /*!< (@ 0x00000004) TMRx Control Register1                                     */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  IER;                          /*!< (@ 0x0000000C) TMRx Interrupt Enable Register                             */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000010) TMRx Status Register                                       */
  __IOM uint32_t  UGR;                          /*!< (@ 0x00000014) TMRx Update Generation Register                            */
  __IM  uint32_t  RESERVED1[5];
  __IOM uint32_t  TCR;                          /*!< (@ 0x0000002C) TMRx Trigger Control Register                              */
  __IOM uint32_t  CPR;                          /*!< (@ 0x00000030) TMRx Counter Period Register                               */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  PSCR;                         /*!< (@ 0x00000038) TMRx Prescaler Register                                    */
  __IOM uint32_t  CNTR;                         /*!< (@ 0x0000003C) TMRx Counter Register                                      */
} TMR8_Type;                                    /*!< Size = 64 (0x40)                                                          */



/* =========================================================================================================================== */
/* ================                                           TMR9                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief TMR9 (TMR9)
  */

typedef struct {                                /*!< (@ 0x40030000) TMR9 Structure                                             */
  __IOM uint32_t  CR0;                          /*!< (@ 0x00000000) TMRx Control Register0                                     */
  __IOM uint32_t  CR1;                          /*!< (@ 0x00000004) TMRx Control Register1                                     */
  __IOM uint32_t  SCR;                          /*!< (@ 0x00000008) TMRx Slave Control Register                                */
  __IOM uint32_t  IER;                          /*!< (@ 0x0000000C) TMRx Interrupt Enable Register                             */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000010) TMRx Status Register                                       */
  __IOM uint32_t  UGR;                          /*!< (@ 0x00000014) TMRx Update Generation Register                            */
  __IM  uint32_t  RESERVED[2];
  __IOM uint32_t  CCMR;                         /*!< (@ 0x00000020) TMRx Capture Compare Mode Register                         */
  __IOM uint32_t  CCER;                         /*!< (@ 0x00000024) TMRx Capture Compare Enable Register                       */
  __IOM uint32_t  DCR;                          /*!< (@ 0x00000028) TMRx Dead-Time Contorl Register                            */
  __IOM uint32_t  TTCR;                         /*!< (@ 0x0000002C) TMRx Trigger Cycles Register                               */
  __IOM uint32_t  CPR;                          /*!< (@ 0x00000030) TMRx Counter Period Register                               */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  PSCR;                         /*!< (@ 0x00000038) TMRx Prescaler Register                                    */
  __IOM uint32_t  CNTR;                         /*!< (@ 0x0000003C) TMRx Counter Register                                      */
  __IOM uint32_t  CRR;                          /*!< (@ 0x00000040) TMRx Counter Repeat Register                               */
  __IM  uint32_t  RESERVED2[3];
  __IOM uint32_t  CC0R;                         /*!< (@ 0x00000050) TMRx Capture Compare Register0                             */
  __IOM uint32_t  CC1R;                         /*!< (@ 0x00000054) TMRx Capture Compare Register1                             */
  __IOM uint32_t  CC2R;                         /*!< (@ 0x00000058) TMRx Capture Compare Register2                             */
  __IOM uint32_t  CC3R;                         /*!< (@ 0x0000005C) TMRx Capture Compare Register3                             */
  __IOM uint32_t  CIR;                          /*!< (@ 0x00000060) TMRx Capture Input Register                                */
  __IOM uint32_t  BPR;                          /*!< (@ 0x00000064) TMRx Break Polarity Register                               */
  __IOM uint32_t  BER;                          /*!< (@ 0x00000068) TMRx Break Enable Register                                 */
} TMR9_Type;                                    /*!< Size = 108 (0x6c)                                                         */



/* =========================================================================================================================== */
/* ================                                           TMR10                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief TMR10 (TMR10)
  */

typedef struct {                                /*!< (@ 0x40031000) TMR10 Structure                                            */
  __IOM uint32_t  CR0;                          /*!< (@ 0x00000000) TMRx Control Register0                                     */
  __IOM uint32_t  CR1;                          /*!< (@ 0x00000004) TMRx Control Register1                                     */
  __IOM uint32_t  SCR;                          /*!< (@ 0x00000008) TMRx Slave Control Register                                */
  __IOM uint32_t  IER;                          /*!< (@ 0x0000000C) TMRx Interrupt Enable Register                             */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000010) TMRx Status Register                                       */
  __IOM uint32_t  UGR;                          /*!< (@ 0x00000014) TMRx Update Generation Register                            */
  __IM  uint32_t  RESERVED[2];
  __IOM uint32_t  CCMR;                         /*!< (@ 0x00000020) TMRx Capture Compare Mode Register                         */
  __IOM uint32_t  CCER;                         /*!< (@ 0x00000024) TMRx Capture Compare Enable Register                       */
  __IOM uint32_t  DCR;                          /*!< (@ 0x00000028) TMRx Dead-Time Contorl Register                            */
  __IOM uint32_t  TTCR;                         /*!< (@ 0x0000002C) TMRx Trigger Cycles Register                               */
  __IOM uint32_t  CPR;                          /*!< (@ 0x00000030) TMRx Counter Period Register                               */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  PSCR;                         /*!< (@ 0x00000038) TMRx Prescaler Register                                    */
  __IOM uint32_t  CNTR;                         /*!< (@ 0x0000003C) TMRx Counter Register                                      */
  __IOM uint32_t  CRR;                          /*!< (@ 0x00000040) TMRx Counter Repeat Register                               */
  __IM  uint32_t  RESERVED2[3];
  __IOM uint32_t  CC0R;                         /*!< (@ 0x00000050) TMRx Capture Compare Register0                             */
  __IOM uint32_t  CC1R;                         /*!< (@ 0x00000054) TMRx Capture Compare Register1                             */
  __IOM uint32_t  CC2R;                         /*!< (@ 0x00000058) TMRx Capture Compare Register2                             */
  __IOM uint32_t  CC3R;                         /*!< (@ 0x0000005C) TMRx Capture Compare Register3                             */
  __IOM uint32_t  CIR;                          /*!< (@ 0x00000060) TMRx Capture Input Register                                */
  __IOM uint32_t  BPR;                          /*!< (@ 0x00000064) TMRx Break Polarity Register                               */
  __IOM uint32_t  BER;                          /*!< (@ 0x00000068) TMRx Break Enable Register                                 */
} TMR10_Type;                                   /*!< Size = 108 (0x6c)                                                         */



/* =========================================================================================================================== */
/* ================                                           ADC0                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief ADC0 (ADC0)
  */

typedef struct {                                /*!< (@ 0x40038000) ADC0 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) ADC Control Register                                       */
  __IOM uint32_t  CFGR0;                        /*!< (@ 0x00000004) ADC Configuration Register0                                */
  __IOM uint32_t  CFGR1;                        /*!< (@ 0x00000008) ADC Configuration Register1                                */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000010) ADC Interrupt Status Register                              */
  __IOM uint32_t  IER;                          /*!< (@ 0x00000014) ADC Interrupt Enable Register                              */
  __IOM uint32_t  SIGSEL;                       /*!< (@ 0x00000018) ADC Single-End Select Register                             */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  SMPR0;                        /*!< (@ 0x00000020) ADC Sample Time Register 0                                 */
  __IOM uint32_t  SMPR1;                        /*!< (@ 0x00000024) ADC Sample Time Register 1                                 */
  __IOM uint32_t  SMPR2;                        /*!< (@ 0x00000028) ADC Sample Time Register 2                                 */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  CALR0;                        /*!< (@ 0x00000030) ADC Calibration Data Register 0                            */
  __IOM uint32_t  CALR1;                        /*!< (@ 0x00000034) ADC Calibration Data Register 1                            */
  __IOM uint32_t  CALR2;                        /*!< (@ 0x00000038) ADC Calibration Data Register 2                            */
  __IM  uint32_t  RESERVED3;
  __IOM uint32_t  SQR0;                         /*!< (@ 0x00000040) ADC Regular Sequence Register0                             */
  __IOM uint32_t  SQR1;                         /*!< (@ 0x00000044) ADC Regular Sequence Register1                             */
  __IOM uint32_t  SQR2;                         /*!< (@ 0x00000048) ADC Regular Sequence Register2                             */
  __IOM uint32_t  SQR3;                         /*!< (@ 0x0000004C) ADC Regular Sequence Register3                             */
  __IOM uint32_t  LR;                           /*!< (@ 0x00000050) ADC Regular Length Register                                */
  __IOM uint32_t  DR;                           /*!< (@ 0x00000054) ADC Regular Data Register                                  */
  __IOM uint32_t  MAXDR;                        /*!< (@ 0x00000058) ADC Maximum Regular Data Register                          */
  __IOM uint32_t  MINDR;                        /*!< (@ 0x0000005C) ADC Minimum Regular Data Register                          */
  __IOM uint32_t  JSQR;                         /*!< (@ 0x00000060) ADC Injected Sequence Register                             */
  __IOM uint32_t  JLR;                          /*!< (@ 0x00000064) ADC Injected Length Register                               */
  __IOM uint32_t  MAXJDR;                       /*!< (@ 0x00000068) ADC Maximum Injected Data Register                         */
  __IOM uint32_t  MINJDR;                       /*!< (@ 0x0000006C) ADC Minimum Injected Data Register                         */
  __IOM uint32_t  JDR0;                         /*!< (@ 0x00000070) ADC Injected Data Register0                                */
  __IOM uint32_t  JDR1;                         /*!< (@ 0x00000074) ADC Injected Data Register1                                */
  __IOM uint32_t  JDR2;                         /*!< (@ 0x00000078) ADC Injected Data Register2                                */
  __IOM uint32_t  JDR3;                         /*!< (@ 0x0000007C) ADC Injected Data Register3                                */
  __IOM uint32_t  TR0;                          /*!< (@ 0x00000080) ADC Watchdog0 Threshold Register                           */
  __IOM uint32_t  TR1;                          /*!< (@ 0x00000084) ADC Watchdog1 Threshold Register                           */
  __IOM uint32_t  TR2;                          /*!< (@ 0x00000088) ADC Watchdog2 Threshold Register                           */
  __IM  uint32_t  RESERVED4;
  __IOM uint32_t  AWD0CR;                       /*!< (@ 0x00000090) ADC Watchdog0 Control Register                             */
  __IOM uint32_t  AWD1CR;                       /*!< (@ 0x00000094) ADC Watchdog1 Control Register                             */
  __IOM uint32_t  AWD2CR;                       /*!< (@ 0x00000098) ADC Watchdog 2 Control Register                            */
  __IM  uint32_t  RESERVED5;
  __IOM uint32_t  OFR0;                         /*!< (@ 0x000000A0) ADC Offset Register0                                       */
  __IOM uint32_t  OFR1;                         /*!< (@ 0x000000A4) ADC Offset Register1                                       */
  __IOM uint32_t  OFR2;                         /*!< (@ 0x000000A8) ADC Offset Register2                                       */
  __IOM uint32_t  OFR3;                         /*!< (@ 0x000000AC) ADC Offset Register3                                       */
  __IM  uint32_t  RESERVED6[4];
  __IOM uint32_t  GCR0;                         /*!< (@ 0x000000C0) ADC Gain Coeff Register0                                   */
  __IOM uint32_t  GCR1;                         /*!< (@ 0x000000C4) ADC Gain Coeff Register1                                   */
  __IOM uint32_t  GCR2;                         /*!< (@ 0x000000C8) ADC Gain Coeff Register2                                   */
  __IOM uint32_t  GCR3;                         /*!< (@ 0x000000CC) ADC Gain Coeff Register3                                   */
  __IM  uint32_t  RESERVED7[12];
  __IOM uint32_t  DISR;                         /*!< (@ 0x00000100) ADC Data Interrupt Status Register                         */
  __IOM uint32_t  DIER;                         /*!< (@ 0x00000104) ADC Data Interrupt Enable Register                         */
  __IM  uint32_t  RESERVED8[2];
  __IOM uint32_t  CDR0;                         /*!< (@ 0x00000110) ADC Channel Data Register0                                 */
  __IOM uint32_t  CDR1;                         /*!< (@ 0x00000114) ADC Channel Data Register1                                 */
  __IOM uint32_t  CDR2;                         /*!< (@ 0x00000118) ADC Channel Data Register2                                 */
  __IOM uint32_t  CDR3;                         /*!< (@ 0x0000011C) ADC Channel Data Register3                                 */
  __IOM uint32_t  CDR4;                         /*!< (@ 0x00000120) ADC Channel Data Register4                                 */
  __IOM uint32_t  CDR5;                         /*!< (@ 0x00000124) ADC Channel Data Register5                                 */
  __IOM uint32_t  CDR6;                         /*!< (@ 0x00000128) ADC Channel Data Register6                                 */
  __IOM uint32_t  CDR7;                         /*!< (@ 0x0000012C) ADC Channel Data Register7                                 */
  __IOM uint32_t  CDR8;                         /*!< (@ 0x00000130) ADC Channel Data Register8                                 */
  __IOM uint32_t  CDR9;                         /*!< (@ 0x00000134) ADC Channel Data Register9                                 */
  __IOM uint32_t  CDR10;                        /*!< (@ 0x00000138) ADC Channel Data Register10                                */
  __IOM uint32_t  CDR11;                        /*!< (@ 0x0000013C) ADC Channel Data Register11                                */
  __IOM uint32_t  CDR12;                        /*!< (@ 0x00000140) ADC Channel Data Register12                                */
  __IOM uint32_t  CDR13;                        /*!< (@ 0x00000144) ADC Channel Data Register13                                */
  __IOM uint32_t  CDR14;                        /*!< (@ 0x00000148) ADC Channel Data Register14                                */
  __IOM uint32_t  CDR15;                        /*!< (@ 0x0000014C) ADC Channel Data Register15                                */
  __IOM uint32_t  CDR16;                        /*!< (@ 0x00000150) ADC Channel Data Register16                                */
  __IOM uint32_t  CDR17;                        /*!< (@ 0x00000154) ADC Channel Data Register17                                */
  __IOM uint32_t  CDR18;                        /*!< (@ 0x00000158) ADC Channel Data Register18                                */
  __IOM uint32_t  CDR19;                        /*!< (@ 0x0000015C) ADC Channel Data Register19                                */
  __IM  uint32_t  RESERVED9[8];
  __IOM uint32_t  HISR;                         /*!< (@ 0x00000180) ADC Half Interrupt Status Register                         */
  __IOM uint32_t  HIER;                         /*!< (@ 0x00000184) ADC Half Interrupt Enable Register                         */
  __IOM uint32_t  FISR;                         /*!< (@ 0x00000188) ADC Full Interrupt Status Register                         */
  __IOM uint32_t  FIER;                         /*!< (@ 0x0000018C) ADC Full Interrupt Enable Register                         */
  __IOM uint32_t  TCR0;                         /*!< (@ 0x00000190) ADC Transfer Control Register0                             */
  __IOM uint32_t  TAR0;                         /*!< (@ 0x00000194) ADC Transfer Address Register0                             */
  __IOM uint32_t  TLR0;                         /*!< (@ 0x00000198) ADC Transfer Length Register0                              */
  __IM  uint32_t  RESERVED10;
  __IOM uint32_t  TCR1;                         /*!< (@ 0x000001A0) ADC Transfer Control Register1                             */
  __IOM uint32_t  TAR1;                         /*!< (@ 0x000001A4) ADC Transfer Address Register1                             */
  __IOM uint32_t  TLR1;                         /*!< (@ 0x000001A8) ADC Transfer Length Register1                              */
  __IM  uint32_t  RESERVED11;
  __IOM uint32_t  TCR2;                         /*!< (@ 0x000001B0) ADC Transfer Control Register2                             */
  __IOM uint32_t  TAR2;                         /*!< (@ 0x000001B4) ADC Transfer Address Register2                             */
  __IOM uint32_t  TLR2;                         /*!< (@ 0x000001B8) ADC Transfer Length Register2                              */
  __IM  uint32_t  RESERVED12;
  __IOM uint32_t  TCR3;                         /*!< (@ 0x000001C0) ADC Transfer Control Register3                             */
  __IOM uint32_t  TAR3;                         /*!< (@ 0x000001C4) ADC Transfer Address Register3                             */
  __IOM uint32_t  TLR3;                         /*!< (@ 0x000001C8) ADC Transfer Length Register3                              */
  __IM  uint32_t  RESERVED13;
  __IOM uint32_t  TCR4;                         /*!< (@ 0x000001D0) ADC Transfer Control Register4                             */
  __IOM uint32_t  TAR4;                         /*!< (@ 0x000001D4) ADC Transfer Address Register4                             */
  __IOM uint32_t  TLR4;                         /*!< (@ 0x000001D8) ADC Transfer Length Register4                              */
  __IM  uint32_t  RESERVED14;
  __IOM uint32_t  TCR5;                         /*!< (@ 0x000001E0) ADC Transfer Control Register5                             */
  __IOM uint32_t  TAR5;                         /*!< (@ 0x000001E4) ADC Transfer Address Register5                             */
  __IOM uint32_t  TLR5;                         /*!< (@ 0x000001E8) ADC Transfer Length Register5                              */
  __IM  uint32_t  RESERVED15;
  __IOM uint32_t  TCR6;                         /*!< (@ 0x000001F0) ADC Transfer Control Register6                             */
  __IOM uint32_t  TAR6;                         /*!< (@ 0x000001F4) ADC Transfer Address Register6                             */
  __IOM uint32_t  TLR6;                         /*!< (@ 0x000001F8) ADC Transfer Length Register6                              */
  __IM  uint32_t  RESERVED16;
  __IOM uint32_t  TCR7;                         /*!< (@ 0x00000200) ADC Transfer Control Register7                             */
  __IOM uint32_t  TAR7;                         /*!< (@ 0x00000204) ADC Transfer Address Register7                             */
  __IOM uint32_t  TLR7;                         /*!< (@ 0x00000208) ADC Transfer Length Register7                              */
  __IM  uint32_t  RESERVED17;
  __IOM uint32_t  TCR8;                         /*!< (@ 0x00000210) ADC Transfer Control Register8                             */
  __IOM uint32_t  TAR8;                         /*!< (@ 0x00000214) ADC Transfer Address Register8                             */
  __IOM uint32_t  TLR8;                         /*!< (@ 0x00000218) ADC Transfer Length Register8                              */
  __IM  uint32_t  RESERVED18;
  __IOM uint32_t  TCR9;                         /*!< (@ 0x00000220) ADC Transfer Control Register9                             */
  __IOM uint32_t  TAR9;                         /*!< (@ 0x00000224) ADC Transfer Address Register9                             */
  __IOM uint32_t  TLR9;                         /*!< (@ 0x00000228) ADC Transfer Length Register9                              */
  __IM  uint32_t  RESERVED19;
  __IOM uint32_t  TCR10;                        /*!< (@ 0x00000230) ADC Transfer Control Register10                            */
  __IOM uint32_t  TAR10;                        /*!< (@ 0x00000234) ADC Transfer Address Register10                            */
  __IOM uint32_t  TLR10;                        /*!< (@ 0x00000238) ADC Transfer Length Register10                             */
  __IM  uint32_t  RESERVED20;
  __IOM uint32_t  TCR11;                        /*!< (@ 0x00000240) ADC Transfer Control Register11                            */
  __IOM uint32_t  TAR11;                        /*!< (@ 0x00000244) ADC Transfer Address Register11                            */
  __IOM uint32_t  TLR11;                        /*!< (@ 0x00000248) ADC Transfer Length Register11                             */
  __IM  uint32_t  RESERVED21;
  __IOM uint32_t  TCR12;                        /*!< (@ 0x00000250) ADC Transfer Control Register12                            */
  __IOM uint32_t  TAR12;                        /*!< (@ 0x00000254) ADC Transfer Address Register12                            */
  __IOM uint32_t  TLR12;                        /*!< (@ 0x00000258) ADC Transfer Length Register12                             */
  __IM  uint32_t  RESERVED22;
  __IOM uint32_t  TCR13;                        /*!< (@ 0x00000260) ADC Transfer Control Register13                            */
  __IOM uint32_t  TAR13;                        /*!< (@ 0x00000264) ADC Transfer Address Register13                            */
  __IOM uint32_t  TLR13;                        /*!< (@ 0x00000268) ADC Transfer Length Register13                             */
  __IM  uint32_t  RESERVED23;
  __IOM uint32_t  TCR14;                        /*!< (@ 0x00000270) ADC Transfer Control Register14                            */
  __IOM uint32_t  TAR14;                        /*!< (@ 0x00000274) ADC Transfer Address Register14                            */
  __IOM uint32_t  TLR14;                        /*!< (@ 0x00000278) ADC Transfer Length Register14                             */
  __IM  uint32_t  RESERVED24;
  __IOM uint32_t  TCR15;                        /*!< (@ 0x00000280) ADC Transfer Control Register15                            */
  __IOM uint32_t  TAR15;                        /*!< (@ 0x00000284) ADC Transfer Address Register15                            */
  __IOM uint32_t  TLR15;                        /*!< (@ 0x00000288) ADC Transfer Length Register15                             */
  __IM  uint32_t  RESERVED25;
  __IOM uint32_t  TCR16;                        /*!< (@ 0x00000290) ADC Transfer Control Register16                            */
  __IOM uint32_t  TAR16;                        /*!< (@ 0x00000294) ADC Transfer Address Register16                            */
  __IOM uint32_t  TLR16;                        /*!< (@ 0x00000298) ADC Transfer Length Register16                             */
  __IM  uint32_t  RESERVED26;
  __IOM uint32_t  TCR17;                        /*!< (@ 0x000002A0) ADC Transfer Control Register17                            */
  __IOM uint32_t  TAR17;                        /*!< (@ 0x000002A4) ADC Transfer Address Register17                            */
  __IOM uint32_t  TLR17;                        /*!< (@ 0x000002A8) ADC Transfer Length Register17                             */
  __IM  uint32_t  RESERVED27;
  __IOM uint32_t  TCR18;                        /*!< (@ 0x000002B0) ADC Transfer Control Register18                            */
  __IOM uint32_t  TAR18;                        /*!< (@ 0x000002B4) ADC Transfer Address Register18                            */
  __IOM uint32_t  TLR18;                        /*!< (@ 0x000002B8) ADC Transfer Length Register18                             */
  __IM  uint32_t  RESERVED28;
  __IOM uint32_t  TCR19;                        /*!< (@ 0x000002C0) ADC Transfer Control Register19                            */
  __IOM uint32_t  TAR19;                        /*!< (@ 0x000002C4) ADC Transfer Address Register19                            */
  __IOM uint32_t  TLR19;                        /*!< (@ 0x000002C8) ADC Transfer Length Register19                             */
  __IM  uint32_t  RESERVED29[13];
  __IOM uint32_t  CCR;                          /*!< (@ 0x00000300) ADC Common Control Registe                                 */
  __IOM uint32_t  CSR;                          /*!< (@ 0x00000304) ADC Common Status Register                                 */
  __IOM uint32_t  CDR;                          /*!< (@ 0x00000308) ADC Common Regular Data Register                           */
} ADC0_Type;                                    /*!< Size = 780 (0x30c)                                                        */



/* =========================================================================================================================== */
/* ================                                           ADC1                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief ADC1 (ADC1)
  */

typedef struct {                                /*!< (@ 0x40038400) ADC1 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) ADC Control Register                                       */
  __IOM uint32_t  CFGR0;                        /*!< (@ 0x00000004) ADC Configuration Register0                                */
  __IOM uint32_t  CFGR1;                        /*!< (@ 0x00000008) ADC Configuration Register1                                */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000010) ADC Interrupt Status Register                              */
  __IOM uint32_t  IER;                          /*!< (@ 0x00000014) ADC Interrupt Enable Register                              */
  __IOM uint32_t  SIGSEL;                       /*!< (@ 0x00000018) ADC Single-End Select Register                             */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  SMPR0;                        /*!< (@ 0x00000020) ADC Sample Time Register 0                                 */
  __IOM uint32_t  SMPR1;                        /*!< (@ 0x00000024) ADC Sample Time Register 1                                 */
  __IOM uint32_t  SMPR2;                        /*!< (@ 0x00000028) ADC Sample Time Register 2                                 */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  CALR0;                        /*!< (@ 0x00000030) ADC Calibration Data Register 0                            */
  __IOM uint32_t  CALR1;                        /*!< (@ 0x00000034) ADC Calibration Data Register 1                            */
  __IOM uint32_t  CALR2;                        /*!< (@ 0x00000038) ADC Calibration Data Register 2                            */
  __IM  uint32_t  RESERVED3;
  __IOM uint32_t  SQR0;                         /*!< (@ 0x00000040) ADC Regular Sequence Register0                             */
  __IOM uint32_t  SQR1;                         /*!< (@ 0x00000044) ADC Regular Sequence Register1                             */
  __IOM uint32_t  SQR2;                         /*!< (@ 0x00000048) ADC Regular Sequence Register2                             */
  __IOM uint32_t  SQR3;                         /*!< (@ 0x0000004C) ADC Regular Sequence Register3                             */
  __IOM uint32_t  LR;                           /*!< (@ 0x00000050) ADC Regular Length Register                                */
  __IOM uint32_t  DR;                           /*!< (@ 0x00000054) ADC Regular Data Register                                  */
  __IOM uint32_t  MAXDR;                        /*!< (@ 0x00000058) ADC Maximum Regular Data Register                          */
  __IOM uint32_t  MINDR;                        /*!< (@ 0x0000005C) ADC Minimum Regular Data Register                          */
  __IOM uint32_t  JSQR;                         /*!< (@ 0x00000060) ADC Injected Sequence Register                             */
  __IOM uint32_t  JLR;                          /*!< (@ 0x00000064) ADC Injected Length Register                               */
  __IOM uint32_t  MAXJDR;                       /*!< (@ 0x00000068) ADC Maximum Injected Data Register                         */
  __IOM uint32_t  MINJDR;                       /*!< (@ 0x0000006C) ADC Minimum Injected Data Register                         */
  __IOM uint32_t  JDR0;                         /*!< (@ 0x00000070) ADC Injected Data Register0                                */
  __IOM uint32_t  JDR1;                         /*!< (@ 0x00000074) ADC Injected Data Register1                                */
  __IOM uint32_t  JDR2;                         /*!< (@ 0x00000078) ADC Injected Data Register2                                */
  __IOM uint32_t  JDR3;                         /*!< (@ 0x0000007C) ADC Injected Data Register3                                */
  __IOM uint32_t  TR0;                          /*!< (@ 0x00000080) ADC Watchdog0 Threshold Register                           */
  __IOM uint32_t  TR1;                          /*!< (@ 0x00000084) ADC Watchdog1 Threshold Register                           */
  __IOM uint32_t  TR2;                          /*!< (@ 0x00000088) ADC Watchdog2 Threshold Register                           */
  __IM  uint32_t  RESERVED4;
  __IOM uint32_t  AWD0CR;                       /*!< (@ 0x00000090) ADC Watchdog0 Control Register                             */
  __IOM uint32_t  AWD1CR;                       /*!< (@ 0x00000094) ADC Watchdog1 Control Register                             */
  __IOM uint32_t  AWD2CR;                       /*!< (@ 0x00000098) ADC Watchdog 2 Control Register                            */
  __IM  uint32_t  RESERVED5;
  __IOM uint32_t  OFR0;                         /*!< (@ 0x000000A0) ADC Offset Register0                                       */
  __IOM uint32_t  OFR1;                         /*!< (@ 0x000000A4) ADC Offset Register1                                       */
  __IOM uint32_t  OFR2;                         /*!< (@ 0x000000A8) ADC Offset Register2                                       */
  __IOM uint32_t  OFR3;                         /*!< (@ 0x000000AC) ADC Offset Register3                                       */
  __IM  uint32_t  RESERVED6[4];
  __IOM uint32_t  GCR0;                         /*!< (@ 0x000000C0) ADC Gain Coeff Register0                                   */
  __IOM uint32_t  GCR1;                         /*!< (@ 0x000000C4) ADC Gain Coeff Register1                                   */
  __IOM uint32_t  GCR2;                         /*!< (@ 0x000000C8) ADC Gain Coeff Register2                                   */
  __IOM uint32_t  GCR3;                         /*!< (@ 0x000000CC) ADC Gain Coeff Register3                                   */
  __IM  uint32_t  RESERVED7[12];
  __IOM uint32_t  DISR;                         /*!< (@ 0x00000100) ADC Data Interrupt Status Register                         */
  __IOM uint32_t  DIER;                         /*!< (@ 0x00000104) ADC Data Interrupt Enable Register                         */
  __IM  uint32_t  RESERVED8[2];
  __IOM uint32_t  CDR0;                         /*!< (@ 0x00000110) ADC Channel Data Register0                                 */
  __IOM uint32_t  CDR1;                         /*!< (@ 0x00000114) ADC Channel Data Register1                                 */
  __IOM uint32_t  CDR2;                         /*!< (@ 0x00000118) ADC Channel Data Register2                                 */
  __IOM uint32_t  CDR3;                         /*!< (@ 0x0000011C) ADC Channel Data Register3                                 */
  __IOM uint32_t  CDR4;                         /*!< (@ 0x00000120) ADC Channel Data Register4                                 */
  __IOM uint32_t  CDR5;                         /*!< (@ 0x00000124) ADC Channel Data Register5                                 */
  __IOM uint32_t  CDR6;                         /*!< (@ 0x00000128) ADC Channel Data Register6                                 */
  __IOM uint32_t  CDR7;                         /*!< (@ 0x0000012C) ADC Channel Data Register7                                 */
  __IOM uint32_t  CDR8;                         /*!< (@ 0x00000130) ADC Channel Data Register8                                 */
  __IOM uint32_t  CDR9;                         /*!< (@ 0x00000134) ADC Channel Data Register9                                 */
  __IOM uint32_t  CDR10;                        /*!< (@ 0x00000138) ADC Channel Data Register10                                */
  __IOM uint32_t  CDR11;                        /*!< (@ 0x0000013C) ADC Channel Data Register11                                */
  __IOM uint32_t  CDR12;                        /*!< (@ 0x00000140) ADC Channel Data Register12                                */
  __IOM uint32_t  CDR13;                        /*!< (@ 0x00000144) ADC Channel Data Register13                                */
  __IOM uint32_t  CDR14;                        /*!< (@ 0x00000148) ADC Channel Data Register14                                */
  __IOM uint32_t  CDR15;                        /*!< (@ 0x0000014C) ADC Channel Data Register15                                */
  __IOM uint32_t  CDR16;                        /*!< (@ 0x00000150) ADC Channel Data Register16                                */
  __IOM uint32_t  CDR17;                        /*!< (@ 0x00000154) ADC Channel Data Register17                                */
  __IOM uint32_t  CDR18;                        /*!< (@ 0x00000158) ADC Channel Data Register18                                */
  __IOM uint32_t  CDR19;                        /*!< (@ 0x0000015C) ADC Channel Data Register19                                */
  __IM  uint32_t  RESERVED9[8];
  __IOM uint32_t  HISR;                         /*!< (@ 0x00000180) ADC Half Interrupt Status Register                         */
  __IOM uint32_t  HIER;                         /*!< (@ 0x00000184) ADC Half Interrupt Enable Register                         */
  __IOM uint32_t  FISR;                         /*!< (@ 0x00000188) ADC Full Interrupt Status Register                         */
  __IOM uint32_t  FIER;                         /*!< (@ 0x0000018C) ADC Full Interrupt Enable Register                         */
  __IOM uint32_t  TCR0;                         /*!< (@ 0x00000190) ADC Transfer Control Register0                             */
  __IOM uint32_t  TAR0;                         /*!< (@ 0x00000194) ADC Transfer Address Register0                             */
  __IOM uint32_t  TLR0;                         /*!< (@ 0x00000198) ADC Transfer Length Register0                              */
  __IM  uint32_t  RESERVED10;
  __IOM uint32_t  TCR1;                         /*!< (@ 0x000001A0) ADC Transfer Control Register1                             */
  __IOM uint32_t  TAR1;                         /*!< (@ 0x000001A4) ADC Transfer Address Register1                             */
  __IOM uint32_t  TLR1;                         /*!< (@ 0x000001A8) ADC Transfer Length Register1                              */
  __IM  uint32_t  RESERVED11;
  __IOM uint32_t  TCR2;                         /*!< (@ 0x000001B0) ADC Transfer Control Register2                             */
  __IOM uint32_t  TAR2;                         /*!< (@ 0x000001B4) ADC Transfer Address Register2                             */
  __IOM uint32_t  TLR2;                         /*!< (@ 0x000001B8) ADC Transfer Length Register2                              */
  __IM  uint32_t  RESERVED12;
  __IOM uint32_t  TCR3;                         /*!< (@ 0x000001C0) ADC Transfer Control Register3                             */
  __IOM uint32_t  TAR3;                         /*!< (@ 0x000001C4) ADC Transfer Address Register3                             */
  __IOM uint32_t  TLR3;                         /*!< (@ 0x000001C8) ADC Transfer Length Register3                              */
  __IM  uint32_t  RESERVED13;
  __IOM uint32_t  TCR4;                         /*!< (@ 0x000001D0) ADC Transfer Control Register4                             */
  __IOM uint32_t  TAR4;                         /*!< (@ 0x000001D4) ADC Transfer Address Register4                             */
  __IOM uint32_t  TLR4;                         /*!< (@ 0x000001D8) ADC Transfer Length Register4                              */
  __IM  uint32_t  RESERVED14;
  __IOM uint32_t  TCR5;                         /*!< (@ 0x000001E0) ADC Transfer Control Register5                             */
  __IOM uint32_t  TAR5;                         /*!< (@ 0x000001E4) ADC Transfer Address Register5                             */
  __IOM uint32_t  TLR5;                         /*!< (@ 0x000001E8) ADC Transfer Length Register5                              */
  __IM  uint32_t  RESERVED15;
  __IOM uint32_t  TCR6;                         /*!< (@ 0x000001F0) ADC Transfer Control Register6                             */
  __IOM uint32_t  TAR6;                         /*!< (@ 0x000001F4) ADC Transfer Address Register6                             */
  __IOM uint32_t  TLR6;                         /*!< (@ 0x000001F8) ADC Transfer Length Register6                              */
  __IM  uint32_t  RESERVED16;
  __IOM uint32_t  TCR7;                         /*!< (@ 0x00000200) ADC Transfer Control Register7                             */
  __IOM uint32_t  TAR7;                         /*!< (@ 0x00000204) ADC Transfer Address Register7                             */
  __IOM uint32_t  TLR7;                         /*!< (@ 0x00000208) ADC Transfer Length Register7                              */
  __IM  uint32_t  RESERVED17;
  __IOM uint32_t  TCR8;                         /*!< (@ 0x00000210) ADC Transfer Control Register8                             */
  __IOM uint32_t  TAR8;                         /*!< (@ 0x00000214) ADC Transfer Address Register8                             */
  __IOM uint32_t  TLR8;                         /*!< (@ 0x00000218) ADC Transfer Length Register8                              */
  __IM  uint32_t  RESERVED18;
  __IOM uint32_t  TCR9;                         /*!< (@ 0x00000220) ADC Transfer Control Register9                             */
  __IOM uint32_t  TAR9;                         /*!< (@ 0x00000224) ADC Transfer Address Register9                             */
  __IOM uint32_t  TLR9;                         /*!< (@ 0x00000228) ADC Transfer Length Register9                              */
  __IM  uint32_t  RESERVED19;
  __IOM uint32_t  TCR10;                        /*!< (@ 0x00000230) ADC Transfer Control Register10                            */
  __IOM uint32_t  TAR10;                        /*!< (@ 0x00000234) ADC Transfer Address Register10                            */
  __IOM uint32_t  TLR10;                        /*!< (@ 0x00000238) ADC Transfer Length Register10                             */
  __IM  uint32_t  RESERVED20;
  __IOM uint32_t  TCR11;                        /*!< (@ 0x00000240) ADC Transfer Control Register11                            */
  __IOM uint32_t  TAR11;                        /*!< (@ 0x00000244) ADC Transfer Address Register11                            */
  __IOM uint32_t  TLR11;                        /*!< (@ 0x00000248) ADC Transfer Length Register11                             */
  __IM  uint32_t  RESERVED21;
  __IOM uint32_t  TCR12;                        /*!< (@ 0x00000250) ADC Transfer Control Register12                            */
  __IOM uint32_t  TAR12;                        /*!< (@ 0x00000254) ADC Transfer Address Register12                            */
  __IOM uint32_t  TLR12;                        /*!< (@ 0x00000258) ADC Transfer Length Register12                             */
  __IM  uint32_t  RESERVED22;
  __IOM uint32_t  TCR13;                        /*!< (@ 0x00000260) ADC Transfer Control Register13                            */
  __IOM uint32_t  TAR13;                        /*!< (@ 0x00000264) ADC Transfer Address Register13                            */
  __IOM uint32_t  TLR13;                        /*!< (@ 0x00000268) ADC Transfer Length Register13                             */
  __IM  uint32_t  RESERVED23;
  __IOM uint32_t  TCR14;                        /*!< (@ 0x00000270) ADC Transfer Control Register14                            */
  __IOM uint32_t  TAR14;                        /*!< (@ 0x00000274) ADC Transfer Address Register14                            */
  __IOM uint32_t  TLR14;                        /*!< (@ 0x00000278) ADC Transfer Length Register14                             */
  __IM  uint32_t  RESERVED24;
  __IOM uint32_t  TCR15;                        /*!< (@ 0x00000280) ADC Transfer Control Register15                            */
  __IOM uint32_t  TAR15;                        /*!< (@ 0x00000284) ADC Transfer Address Register15                            */
  __IOM uint32_t  TLR15;                        /*!< (@ 0x00000288) ADC Transfer Length Register15                             */
  __IM  uint32_t  RESERVED25;
  __IOM uint32_t  TCR16;                        /*!< (@ 0x00000290) ADC Transfer Control Register16                            */
  __IOM uint32_t  TAR16;                        /*!< (@ 0x00000294) ADC Transfer Address Register16                            */
  __IOM uint32_t  TLR16;                        /*!< (@ 0x00000298) ADC Transfer Length Register16                             */
  __IM  uint32_t  RESERVED26;
  __IOM uint32_t  TCR17;                        /*!< (@ 0x000002A0) ADC Transfer Control Register17                            */
  __IOM uint32_t  TAR17;                        /*!< (@ 0x000002A4) ADC Transfer Address Register17                            */
  __IOM uint32_t  TLR17;                        /*!< (@ 0x000002A8) ADC Transfer Length Register17                             */
  __IM  uint32_t  RESERVED27;
  __IOM uint32_t  TCR18;                        /*!< (@ 0x000002B0) ADC Transfer Control Register18                            */
  __IOM uint32_t  TAR18;                        /*!< (@ 0x000002B4) ADC Transfer Address Register18                            */
  __IOM uint32_t  TLR18;                        /*!< (@ 0x000002B8) ADC Transfer Length Register18                             */
  __IM  uint32_t  RESERVED28;
  __IOM uint32_t  TCR19;                        /*!< (@ 0x000002C0) ADC Transfer Control Register19                            */
  __IOM uint32_t  TAR19;                        /*!< (@ 0x000002C4) ADC Transfer Address Register19                            */
  __IOM uint32_t  TLR19;                        /*!< (@ 0x000002C8) ADC Transfer Length Register19                             */
  __IM  uint32_t  RESERVED29[13];
  __IOM uint32_t  CCR;                          /*!< (@ 0x00000300) ADC Common Control Registe                                 */
  __IOM uint32_t  CSR;                          /*!< (@ 0x00000304) ADC Common Status Register                                 */
  __IOM uint32_t  CDR;                          /*!< (@ 0x00000308) ADC Common Regular Data Register                           */
} ADC1_Type;                                    /*!< Size = 780 (0x30c)                                                        */



/* =========================================================================================================================== */
/* ================                                           ADC2                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief ADC2 (ADC2)
  */

typedef struct {                                /*!< (@ 0x40038800) ADC2 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) ADC Control Register                                       */
  __IOM uint32_t  CFGR0;                        /*!< (@ 0x00000004) ADC Configuration Register0                                */
  __IOM uint32_t  CFGR1;                        /*!< (@ 0x00000008) ADC Configuration Register1                                */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000010) ADC Interrupt Status Register                              */
  __IOM uint32_t  IER;                          /*!< (@ 0x00000014) ADC Interrupt Enable Register                              */
  __IOM uint32_t  SIGSEL;                       /*!< (@ 0x00000018) ADC Single-End Select Register                             */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  SMPR0;                        /*!< (@ 0x00000020) ADC Sample Time Register 0                                 */
  __IOM uint32_t  SMPR1;                        /*!< (@ 0x00000024) ADC Sample Time Register 1                                 */
  __IOM uint32_t  SMPR2;                        /*!< (@ 0x00000028) ADC Sample Time Register 2                                 */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  CALR0;                        /*!< (@ 0x00000030) ADC Calibration Data Register 0                            */
  __IOM uint32_t  CALR1;                        /*!< (@ 0x00000034) ADC Calibration Data Register 1                            */
  __IOM uint32_t  CALR2;                        /*!< (@ 0x00000038) ADC Calibration Data Register 2                            */
  __IM  uint32_t  RESERVED3;
  __IOM uint32_t  SQR0;                         /*!< (@ 0x00000040) ADC Regular Sequence Register0                             */
  __IOM uint32_t  SQR1;                         /*!< (@ 0x00000044) ADC Regular Sequence Register1                             */
  __IOM uint32_t  SQR2;                         /*!< (@ 0x00000048) ADC Regular Sequence Register2                             */
  __IOM uint32_t  SQR3;                         /*!< (@ 0x0000004C) ADC Regular Sequence Register3                             */
  __IOM uint32_t  LR;                           /*!< (@ 0x00000050) ADC Regular Length Register                                */
  __IOM uint32_t  DR;                           /*!< (@ 0x00000054) ADC Regular Data Register                                  */
  __IOM uint32_t  MAXDR;                        /*!< (@ 0x00000058) ADC Maximum Regular Data Register                          */
  __IOM uint32_t  MINDR;                        /*!< (@ 0x0000005C) ADC Minimum Regular Data Register                          */
  __IOM uint32_t  JSQR;                         /*!< (@ 0x00000060) ADC Injected Sequence Register                             */
  __IOM uint32_t  JLR;                          /*!< (@ 0x00000064) ADC Injected Length Register                               */
  __IOM uint32_t  MAXJDR;                       /*!< (@ 0x00000068) ADC Maximum Injected Data Register                         */
  __IOM uint32_t  MINJDR;                       /*!< (@ 0x0000006C) ADC Minimum Injected Data Register                         */
  __IOM uint32_t  JDR0;                         /*!< (@ 0x00000070) ADC Injected Data Register0                                */
  __IOM uint32_t  JDR1;                         /*!< (@ 0x00000074) ADC Injected Data Register1                                */
  __IOM uint32_t  JDR2;                         /*!< (@ 0x00000078) ADC Injected Data Register2                                */
  __IOM uint32_t  JDR3;                         /*!< (@ 0x0000007C) ADC Injected Data Register3                                */
  __IOM uint32_t  TR0;                          /*!< (@ 0x00000080) ADC Watchdog0 Threshold Register                           */
  __IOM uint32_t  TR1;                          /*!< (@ 0x00000084) ADC Watchdog1 Threshold Register                           */
  __IOM uint32_t  TR2;                          /*!< (@ 0x00000088) ADC Watchdog2 Threshold Register                           */
  __IM  uint32_t  RESERVED4;
  __IOM uint32_t  AWD0CR;                       /*!< (@ 0x00000090) ADC Watchdog0 Control Register                             */
  __IOM uint32_t  AWD1CR;                       /*!< (@ 0x00000094) ADC Watchdog1 Control Register                             */
  __IOM uint32_t  AWD2CR;                       /*!< (@ 0x00000098) ADC Watchdog 2 Control Register                            */
  __IM  uint32_t  RESERVED5;
  __IOM uint32_t  OFR0;                         /*!< (@ 0x000000A0) ADC Offset Register0                                       */
  __IOM uint32_t  OFR1;                         /*!< (@ 0x000000A4) ADC Offset Register1                                       */
  __IOM uint32_t  OFR2;                         /*!< (@ 0x000000A8) ADC Offset Register2                                       */
  __IOM uint32_t  OFR3;                         /*!< (@ 0x000000AC) ADC Offset Register3                                       */
  __IM  uint32_t  RESERVED6[4];
  __IOM uint32_t  GCR0;                         /*!< (@ 0x000000C0) ADC Gain Coeff Register0                                   */
  __IOM uint32_t  GCR1;                         /*!< (@ 0x000000C4) ADC Gain Coeff Register1                                   */
  __IOM uint32_t  GCR2;                         /*!< (@ 0x000000C8) ADC Gain Coeff Register2                                   */
  __IOM uint32_t  GCR3;                         /*!< (@ 0x000000CC) ADC Gain Coeff Register3                                   */
  __IM  uint32_t  RESERVED7[12];
  __IOM uint32_t  DISR;                         /*!< (@ 0x00000100) ADC Data Interrupt Status Register                         */
  __IOM uint32_t  DIER;                         /*!< (@ 0x00000104) ADC Data Interrupt Enable Register                         */
  __IM  uint32_t  RESERVED8[2];
  __IOM uint32_t  CDR0;                         /*!< (@ 0x00000110) ADC Channel Data Register0                                 */
  __IOM uint32_t  CDR1;                         /*!< (@ 0x00000114) ADC Channel Data Register1                                 */
  __IOM uint32_t  CDR2;                         /*!< (@ 0x00000118) ADC Channel Data Register2                                 */
  __IOM uint32_t  CDR3;                         /*!< (@ 0x0000011C) ADC Channel Data Register3                                 */
  __IOM uint32_t  CDR4;                         /*!< (@ 0x00000120) ADC Channel Data Register4                                 */
  __IOM uint32_t  CDR5;                         /*!< (@ 0x00000124) ADC Channel Data Register5                                 */
  __IOM uint32_t  CDR6;                         /*!< (@ 0x00000128) ADC Channel Data Register6                                 */
  __IOM uint32_t  CDR7;                         /*!< (@ 0x0000012C) ADC Channel Data Register7                                 */
  __IOM uint32_t  CDR8;                         /*!< (@ 0x00000130) ADC Channel Data Register8                                 */
  __IOM uint32_t  CDR9;                         /*!< (@ 0x00000134) ADC Channel Data Register9                                 */
  __IOM uint32_t  CDR10;                        /*!< (@ 0x00000138) ADC Channel Data Register10                                */
  __IOM uint32_t  CDR11;                        /*!< (@ 0x0000013C) ADC Channel Data Register11                                */
  __IOM uint32_t  CDR12;                        /*!< (@ 0x00000140) ADC Channel Data Register12                                */
  __IOM uint32_t  CDR13;                        /*!< (@ 0x00000144) ADC Channel Data Register13                                */
  __IOM uint32_t  CDR14;                        /*!< (@ 0x00000148) ADC Channel Data Register14                                */
  __IOM uint32_t  CDR15;                        /*!< (@ 0x0000014C) ADC Channel Data Register15                                */
  __IOM uint32_t  CDR16;                        /*!< (@ 0x00000150) ADC Channel Data Register16                                */
  __IOM uint32_t  CDR17;                        /*!< (@ 0x00000154) ADC Channel Data Register17                                */
  __IOM uint32_t  CDR18;                        /*!< (@ 0x00000158) ADC Channel Data Register18                                */
  __IOM uint32_t  CDR19;                        /*!< (@ 0x0000015C) ADC Channel Data Register19                                */
  __IM  uint32_t  RESERVED9[8];
  __IOM uint32_t  HISR;                         /*!< (@ 0x00000180) ADC Half Interrupt Status Register                         */
  __IOM uint32_t  HIER;                         /*!< (@ 0x00000184) ADC Half Interrupt Enable Register                         */
  __IOM uint32_t  FISR;                         /*!< (@ 0x00000188) ADC Full Interrupt Status Register                         */
  __IOM uint32_t  FIER;                         /*!< (@ 0x0000018C) ADC Full Interrupt Enable Register                         */
  __IOM uint32_t  TCR0;                         /*!< (@ 0x00000190) ADC Transfer Control Register0                             */
  __IOM uint32_t  TAR0;                         /*!< (@ 0x00000194) ADC Transfer Address Register0                             */
  __IOM uint32_t  TLR0;                         /*!< (@ 0x00000198) ADC Transfer Length Register0                              */
  __IM  uint32_t  RESERVED10;
  __IOM uint32_t  TCR1;                         /*!< (@ 0x000001A0) ADC Transfer Control Register1                             */
  __IOM uint32_t  TAR1;                         /*!< (@ 0x000001A4) ADC Transfer Address Register1                             */
  __IOM uint32_t  TLR1;                         /*!< (@ 0x000001A8) ADC Transfer Length Register1                              */
  __IM  uint32_t  RESERVED11;
  __IOM uint32_t  TCR2;                         /*!< (@ 0x000001B0) ADC Transfer Control Register2                             */
  __IOM uint32_t  TAR2;                         /*!< (@ 0x000001B4) ADC Transfer Address Register2                             */
  __IOM uint32_t  TLR2;                         /*!< (@ 0x000001B8) ADC Transfer Length Register2                              */
  __IM  uint32_t  RESERVED12;
  __IOM uint32_t  TCR3;                         /*!< (@ 0x000001C0) ADC Transfer Control Register3                             */
  __IOM uint32_t  TAR3;                         /*!< (@ 0x000001C4) ADC Transfer Address Register3                             */
  __IOM uint32_t  TLR3;                         /*!< (@ 0x000001C8) ADC Transfer Length Register3                              */
  __IM  uint32_t  RESERVED13;
  __IOM uint32_t  TCR4;                         /*!< (@ 0x000001D0) ADC Transfer Control Register4                             */
  __IOM uint32_t  TAR4;                         /*!< (@ 0x000001D4) ADC Transfer Address Register4                             */
  __IOM uint32_t  TLR4;                         /*!< (@ 0x000001D8) ADC Transfer Length Register4                              */
  __IM  uint32_t  RESERVED14;
  __IOM uint32_t  TCR5;                         /*!< (@ 0x000001E0) ADC Transfer Control Register5                             */
  __IOM uint32_t  TAR5;                         /*!< (@ 0x000001E4) ADC Transfer Address Register5                             */
  __IOM uint32_t  TLR5;                         /*!< (@ 0x000001E8) ADC Transfer Length Register5                              */
  __IM  uint32_t  RESERVED15;
  __IOM uint32_t  TCR6;                         /*!< (@ 0x000001F0) ADC Transfer Control Register6                             */
  __IOM uint32_t  TAR6;                         /*!< (@ 0x000001F4) ADC Transfer Address Register6                             */
  __IOM uint32_t  TLR6;                         /*!< (@ 0x000001F8) ADC Transfer Length Register6                              */
  __IM  uint32_t  RESERVED16;
  __IOM uint32_t  TCR7;                         /*!< (@ 0x00000200) ADC Transfer Control Register7                             */
  __IOM uint32_t  TAR7;                         /*!< (@ 0x00000204) ADC Transfer Address Register7                             */
  __IOM uint32_t  TLR7;                         /*!< (@ 0x00000208) ADC Transfer Length Register7                              */
  __IM  uint32_t  RESERVED17;
  __IOM uint32_t  TCR8;                         /*!< (@ 0x00000210) ADC Transfer Control Register8                             */
  __IOM uint32_t  TAR8;                         /*!< (@ 0x00000214) ADC Transfer Address Register8                             */
  __IOM uint32_t  TLR8;                         /*!< (@ 0x00000218) ADC Transfer Length Register8                              */
  __IM  uint32_t  RESERVED18;
  __IOM uint32_t  TCR9;                         /*!< (@ 0x00000220) ADC Transfer Control Register9                             */
  __IOM uint32_t  TAR9;                         /*!< (@ 0x00000224) ADC Transfer Address Register9                             */
  __IOM uint32_t  TLR9;                         /*!< (@ 0x00000228) ADC Transfer Length Register9                              */
  __IM  uint32_t  RESERVED19;
  __IOM uint32_t  TCR10;                        /*!< (@ 0x00000230) ADC Transfer Control Register10                            */
  __IOM uint32_t  TAR10;                        /*!< (@ 0x00000234) ADC Transfer Address Register10                            */
  __IOM uint32_t  TLR10;                        /*!< (@ 0x00000238) ADC Transfer Length Register10                             */
  __IM  uint32_t  RESERVED20;
  __IOM uint32_t  TCR11;                        /*!< (@ 0x00000240) ADC Transfer Control Register11                            */
  __IOM uint32_t  TAR11;                        /*!< (@ 0x00000244) ADC Transfer Address Register11                            */
  __IOM uint32_t  TLR11;                        /*!< (@ 0x00000248) ADC Transfer Length Register11                             */
  __IM  uint32_t  RESERVED21;
  __IOM uint32_t  TCR12;                        /*!< (@ 0x00000250) ADC Transfer Control Register12                            */
  __IOM uint32_t  TAR12;                        /*!< (@ 0x00000254) ADC Transfer Address Register12                            */
  __IOM uint32_t  TLR12;                        /*!< (@ 0x00000258) ADC Transfer Length Register12                             */
  __IM  uint32_t  RESERVED22;
  __IOM uint32_t  TCR13;                        /*!< (@ 0x00000260) ADC Transfer Control Register13                            */
  __IOM uint32_t  TAR13;                        /*!< (@ 0x00000264) ADC Transfer Address Register13                            */
  __IOM uint32_t  TLR13;                        /*!< (@ 0x00000268) ADC Transfer Length Register13                             */
  __IM  uint32_t  RESERVED23;
  __IOM uint32_t  TCR14;                        /*!< (@ 0x00000270) ADC Transfer Control Register14                            */
  __IOM uint32_t  TAR14;                        /*!< (@ 0x00000274) ADC Transfer Address Register14                            */
  __IOM uint32_t  TLR14;                        /*!< (@ 0x00000278) ADC Transfer Length Register14                             */
  __IM  uint32_t  RESERVED24;
  __IOM uint32_t  TCR15;                        /*!< (@ 0x00000280) ADC Transfer Control Register15                            */
  __IOM uint32_t  TAR15;                        /*!< (@ 0x00000284) ADC Transfer Address Register15                            */
  __IOM uint32_t  TLR15;                        /*!< (@ 0x00000288) ADC Transfer Length Register15                             */
  __IM  uint32_t  RESERVED25;
  __IOM uint32_t  TCR16;                        /*!< (@ 0x00000290) ADC Transfer Control Register16                            */
  __IOM uint32_t  TAR16;                        /*!< (@ 0x00000294) ADC Transfer Address Register16                            */
  __IOM uint32_t  TLR16;                        /*!< (@ 0x00000298) ADC Transfer Length Register16                             */
  __IM  uint32_t  RESERVED26;
  __IOM uint32_t  TCR17;                        /*!< (@ 0x000002A0) ADC Transfer Control Register17                            */
  __IOM uint32_t  TAR17;                        /*!< (@ 0x000002A4) ADC Transfer Address Register17                            */
  __IOM uint32_t  TLR17;                        /*!< (@ 0x000002A8) ADC Transfer Length Register17                             */
  __IM  uint32_t  RESERVED27;
  __IOM uint32_t  TCR18;                        /*!< (@ 0x000002B0) ADC Transfer Control Register18                            */
  __IOM uint32_t  TAR18;                        /*!< (@ 0x000002B4) ADC Transfer Address Register18                            */
  __IOM uint32_t  TLR18;                        /*!< (@ 0x000002B8) ADC Transfer Length Register18                             */
  __IM  uint32_t  RESERVED28;
  __IOM uint32_t  TCR19;                        /*!< (@ 0x000002C0) ADC Transfer Control Register19                            */
  __IOM uint32_t  TAR19;                        /*!< (@ 0x000002C4) ADC Transfer Address Register19                            */
  __IOM uint32_t  TLR19;                        /*!< (@ 0x000002C8) ADC Transfer Length Register19                             */
  __IM  uint32_t  RESERVED29[13];
  __IOM uint32_t  CCR;                          /*!< (@ 0x00000300) ADC Common Control Registe                                 */
  __IOM uint32_t  CSR;                          /*!< (@ 0x00000304) ADC Common Status Register                                 */
  __IOM uint32_t  CDR;                          /*!< (@ 0x00000308) ADC Common Regular Data Register                           */
} ADC2_Type;                                    /*!< Size = 780 (0x30c)                                                        */



/* =========================================================================================================================== */
/* ================                                           ADC3                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief ADC3 (ADC3)
  */

typedef struct {                                /*!< (@ 0x40038C00) ADC3 Structure                                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000000) ADC Control Register                                       */
  __IOM uint32_t  CFGR0;                        /*!< (@ 0x00000004) ADC Configuration Register0                                */
  __IOM uint32_t  CFGR1;                        /*!< (@ 0x00000008) ADC Configuration Register1                                */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000010) ADC Interrupt Status Register                              */
  __IOM uint32_t  IER;                          /*!< (@ 0x00000014) ADC Interrupt Enable Register                              */
  __IOM uint32_t  SIGSEL;                       /*!< (@ 0x00000018) ADC Single-End Select Register                             */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  SMPR0;                        /*!< (@ 0x00000020) ADC Sample Time Register 0                                 */
  __IOM uint32_t  SMPR1;                        /*!< (@ 0x00000024) ADC Sample Time Register 1                                 */
  __IOM uint32_t  SMPR2;                        /*!< (@ 0x00000028) ADC Sample Time Register 2                                 */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  CALR0;                        /*!< (@ 0x00000030) ADC Calibration Data Register 0                            */
  __IOM uint32_t  CALR1;                        /*!< (@ 0x00000034) ADC Calibration Data Register 1                            */
  __IOM uint32_t  CALR2;                        /*!< (@ 0x00000038) ADC Calibration Data Register 2                            */
  __IM  uint32_t  RESERVED3;
  __IOM uint32_t  SQR0;                         /*!< (@ 0x00000040) ADC Regular Sequence Register0                             */
  __IOM uint32_t  SQR1;                         /*!< (@ 0x00000044) ADC Regular Sequence Register1                             */
  __IOM uint32_t  SQR2;                         /*!< (@ 0x00000048) ADC Regular Sequence Register2                             */
  __IOM uint32_t  SQR3;                         /*!< (@ 0x0000004C) ADC Regular Sequence Register3                             */
  __IOM uint32_t  LR;                           /*!< (@ 0x00000050) ADC Regular Length Register                                */
  __IOM uint32_t  DR;                           /*!< (@ 0x00000054) ADC Regular Data Register                                  */
  __IOM uint32_t  MAXDR;                        /*!< (@ 0x00000058) ADC Maximum Regular Data Register                          */
  __IOM uint32_t  MINDR;                        /*!< (@ 0x0000005C) ADC Minimum Regular Data Register                          */
  __IOM uint32_t  JSQR;                         /*!< (@ 0x00000060) ADC Injected Sequence Register                             */
  __IOM uint32_t  JLR;                          /*!< (@ 0x00000064) ADC Injected Length Register                               */
  __IOM uint32_t  MAXJDR;                       /*!< (@ 0x00000068) ADC Maximum Injected Data Register                         */
  __IOM uint32_t  MINJDR;                       /*!< (@ 0x0000006C) ADC Minimum Injected Data Register                         */
  __IOM uint32_t  JDR0;                         /*!< (@ 0x00000070) ADC Injected Data Register0                                */
  __IOM uint32_t  JDR1;                         /*!< (@ 0x00000074) ADC Injected Data Register1                                */
  __IOM uint32_t  JDR2;                         /*!< (@ 0x00000078) ADC Injected Data Register2                                */
  __IOM uint32_t  JDR3;                         /*!< (@ 0x0000007C) ADC Injected Data Register3                                */
  __IOM uint32_t  TR0;                          /*!< (@ 0x00000080) ADC Watchdog0 Threshold Register                           */
  __IOM uint32_t  TR1;                          /*!< (@ 0x00000084) ADC Watchdog1 Threshold Register                           */
  __IOM uint32_t  TR2;                          /*!< (@ 0x00000088) ADC Watchdog2 Threshold Register                           */
  __IM  uint32_t  RESERVED4;
  __IOM uint32_t  AWD0CR;                       /*!< (@ 0x00000090) ADC Watchdog0 Control Register                             */
  __IOM uint32_t  AWD1CR;                       /*!< (@ 0x00000094) ADC Watchdog1 Control Register                             */
  __IOM uint32_t  AWD2CR;                       /*!< (@ 0x00000098) ADC Watchdog 2 Control Register                            */
  __IM  uint32_t  RESERVED5;
  __IOM uint32_t  OFR0;                         /*!< (@ 0x000000A0) ADC Offset Register0                                       */
  __IOM uint32_t  OFR1;                         /*!< (@ 0x000000A4) ADC Offset Register1                                       */
  __IOM uint32_t  OFR2;                         /*!< (@ 0x000000A8) ADC Offset Register2                                       */
  __IOM uint32_t  OFR3;                         /*!< (@ 0x000000AC) ADC Offset Register3                                       */
  __IM  uint32_t  RESERVED6[4];
  __IOM uint32_t  GCR0;                         /*!< (@ 0x000000C0) ADC Gain Coeff Register0                                   */
  __IOM uint32_t  GCR1;                         /*!< (@ 0x000000C4) ADC Gain Coeff Register1                                   */
  __IOM uint32_t  GCR2;                         /*!< (@ 0x000000C8) ADC Gain Coeff Register2                                   */
  __IOM uint32_t  GCR3;                         /*!< (@ 0x000000CC) ADC Gain Coeff Register3                                   */
  __IM  uint32_t  RESERVED7[12];
  __IOM uint32_t  DISR;                         /*!< (@ 0x00000100) ADC Data Interrupt Status Register                         */
  __IOM uint32_t  DIER;                         /*!< (@ 0x00000104) ADC Data Interrupt Enable Register                         */
  __IM  uint32_t  RESERVED8[2];
  __IOM uint32_t  CDR0;                         /*!< (@ 0x00000110) ADC Channel Data Register0                                 */
  __IOM uint32_t  CDR1;                         /*!< (@ 0x00000114) ADC Channel Data Register1                                 */
  __IOM uint32_t  CDR2;                         /*!< (@ 0x00000118) ADC Channel Data Register2                                 */
  __IOM uint32_t  CDR3;                         /*!< (@ 0x0000011C) ADC Channel Data Register3                                 */
  __IOM uint32_t  CDR4;                         /*!< (@ 0x00000120) ADC Channel Data Register4                                 */
  __IOM uint32_t  CDR5;                         /*!< (@ 0x00000124) ADC Channel Data Register5                                 */
  __IOM uint32_t  CDR6;                         /*!< (@ 0x00000128) ADC Channel Data Register6                                 */
  __IOM uint32_t  CDR7;                         /*!< (@ 0x0000012C) ADC Channel Data Register7                                 */
  __IOM uint32_t  CDR8;                         /*!< (@ 0x00000130) ADC Channel Data Register8                                 */
  __IOM uint32_t  CDR9;                         /*!< (@ 0x00000134) ADC Channel Data Register9                                 */
  __IOM uint32_t  CDR10;                        /*!< (@ 0x00000138) ADC Channel Data Register10                                */
  __IOM uint32_t  CDR11;                        /*!< (@ 0x0000013C) ADC Channel Data Register11                                */
  __IOM uint32_t  CDR12;                        /*!< (@ 0x00000140) ADC Channel Data Register12                                */
  __IOM uint32_t  CDR13;                        /*!< (@ 0x00000144) ADC Channel Data Register13                                */
  __IOM uint32_t  CDR14;                        /*!< (@ 0x00000148) ADC Channel Data Register14                                */
  __IOM uint32_t  CDR15;                        /*!< (@ 0x0000014C) ADC Channel Data Register15                                */
  __IOM uint32_t  CDR16;                        /*!< (@ 0x00000150) ADC Channel Data Register16                                */
  __IOM uint32_t  CDR17;                        /*!< (@ 0x00000154) ADC Channel Data Register17                                */
  __IOM uint32_t  CDR18;                        /*!< (@ 0x00000158) ADC Channel Data Register18                                */
  __IOM uint32_t  CDR19;                        /*!< (@ 0x0000015C) ADC Channel Data Register19                                */
  __IM  uint32_t  RESERVED9[8];
  __IOM uint32_t  HISR;                         /*!< (@ 0x00000180) ADC Half Interrupt Status Register                         */
  __IOM uint32_t  HIER;                         /*!< (@ 0x00000184) ADC Half Interrupt Enable Register                         */
  __IOM uint32_t  FISR;                         /*!< (@ 0x00000188) ADC Full Interrupt Status Register                         */
  __IOM uint32_t  FIER;                         /*!< (@ 0x0000018C) ADC Full Interrupt Enable Register                         */
  __IOM uint32_t  TCR0;                         /*!< (@ 0x00000190) ADC Transfer Control Register0                             */
  __IOM uint32_t  TAR0;                         /*!< (@ 0x00000194) ADC Transfer Address Register0                             */
  __IOM uint32_t  TLR0;                         /*!< (@ 0x00000198) ADC Transfer Length Register0                              */
  __IM  uint32_t  RESERVED10;
  __IOM uint32_t  TCR1;                         /*!< (@ 0x000001A0) ADC Transfer Control Register1                             */
  __IOM uint32_t  TAR1;                         /*!< (@ 0x000001A4) ADC Transfer Address Register1                             */
  __IOM uint32_t  TLR1;                         /*!< (@ 0x000001A8) ADC Transfer Length Register1                              */
  __IM  uint32_t  RESERVED11;
  __IOM uint32_t  TCR2;                         /*!< (@ 0x000001B0) ADC Transfer Control Register2                             */
  __IOM uint32_t  TAR2;                         /*!< (@ 0x000001B4) ADC Transfer Address Register2                             */
  __IOM uint32_t  TLR2;                         /*!< (@ 0x000001B8) ADC Transfer Length Register2                              */
  __IM  uint32_t  RESERVED12;
  __IOM uint32_t  TCR3;                         /*!< (@ 0x000001C0) ADC Transfer Control Register3                             */
  __IOM uint32_t  TAR3;                         /*!< (@ 0x000001C4) ADC Transfer Address Register3                             */
  __IOM uint32_t  TLR3;                         /*!< (@ 0x000001C8) ADC Transfer Length Register3                              */
  __IM  uint32_t  RESERVED13;
  __IOM uint32_t  TCR4;                         /*!< (@ 0x000001D0) ADC Transfer Control Register4                             */
  __IOM uint32_t  TAR4;                         /*!< (@ 0x000001D4) ADC Transfer Address Register4                             */
  __IOM uint32_t  TLR4;                         /*!< (@ 0x000001D8) ADC Transfer Length Register4                              */
  __IM  uint32_t  RESERVED14;
  __IOM uint32_t  TCR5;                         /*!< (@ 0x000001E0) ADC Transfer Control Register5                             */
  __IOM uint32_t  TAR5;                         /*!< (@ 0x000001E4) ADC Transfer Address Register5                             */
  __IOM uint32_t  TLR5;                         /*!< (@ 0x000001E8) ADC Transfer Length Register5                              */
  __IM  uint32_t  RESERVED15;
  __IOM uint32_t  TCR6;                         /*!< (@ 0x000001F0) ADC Transfer Control Register6                             */
  __IOM uint32_t  TAR6;                         /*!< (@ 0x000001F4) ADC Transfer Address Register6                             */
  __IOM uint32_t  TLR6;                         /*!< (@ 0x000001F8) ADC Transfer Length Register6                              */
  __IM  uint32_t  RESERVED16;
  __IOM uint32_t  TCR7;                         /*!< (@ 0x00000200) ADC Transfer Control Register7                             */
  __IOM uint32_t  TAR7;                         /*!< (@ 0x00000204) ADC Transfer Address Register7                             */
  __IOM uint32_t  TLR7;                         /*!< (@ 0x00000208) ADC Transfer Length Register7                              */
  __IM  uint32_t  RESERVED17;
  __IOM uint32_t  TCR8;                         /*!< (@ 0x00000210) ADC Transfer Control Register8                             */
  __IOM uint32_t  TAR8;                         /*!< (@ 0x00000214) ADC Transfer Address Register8                             */
  __IOM uint32_t  TLR8;                         /*!< (@ 0x00000218) ADC Transfer Length Register8                              */
  __IM  uint32_t  RESERVED18;
  __IOM uint32_t  TCR9;                         /*!< (@ 0x00000220) ADC Transfer Control Register9                             */
  __IOM uint32_t  TAR9;                         /*!< (@ 0x00000224) ADC Transfer Address Register9                             */
  __IOM uint32_t  TLR9;                         /*!< (@ 0x00000228) ADC Transfer Length Register9                              */
  __IM  uint32_t  RESERVED19;
  __IOM uint32_t  TCR10;                        /*!< (@ 0x00000230) ADC Transfer Control Register10                            */
  __IOM uint32_t  TAR10;                        /*!< (@ 0x00000234) ADC Transfer Address Register10                            */
  __IOM uint32_t  TLR10;                        /*!< (@ 0x00000238) ADC Transfer Length Register10                             */
  __IM  uint32_t  RESERVED20;
  __IOM uint32_t  TCR11;                        /*!< (@ 0x00000240) ADC Transfer Control Register11                            */
  __IOM uint32_t  TAR11;                        /*!< (@ 0x00000244) ADC Transfer Address Register11                            */
  __IOM uint32_t  TLR11;                        /*!< (@ 0x00000248) ADC Transfer Length Register11                             */
  __IM  uint32_t  RESERVED21;
  __IOM uint32_t  TCR12;                        /*!< (@ 0x00000250) ADC Transfer Control Register12                            */
  __IOM uint32_t  TAR12;                        /*!< (@ 0x00000254) ADC Transfer Address Register12                            */
  __IOM uint32_t  TLR12;                        /*!< (@ 0x00000258) ADC Transfer Length Register12                             */
  __IM  uint32_t  RESERVED22;
  __IOM uint32_t  TCR13;                        /*!< (@ 0x00000260) ADC Transfer Control Register13                            */
  __IOM uint32_t  TAR13;                        /*!< (@ 0x00000264) ADC Transfer Address Register13                            */
  __IOM uint32_t  TLR13;                        /*!< (@ 0x00000268) ADC Transfer Length Register13                             */
  __IM  uint32_t  RESERVED23;
  __IOM uint32_t  TCR14;                        /*!< (@ 0x00000270) ADC Transfer Control Register14                            */
  __IOM uint32_t  TAR14;                        /*!< (@ 0x00000274) ADC Transfer Address Register14                            */
  __IOM uint32_t  TLR14;                        /*!< (@ 0x00000278) ADC Transfer Length Register14                             */
  __IM  uint32_t  RESERVED24;
  __IOM uint32_t  TCR15;                        /*!< (@ 0x00000280) ADC Transfer Control Register15                            */
  __IOM uint32_t  TAR15;                        /*!< (@ 0x00000284) ADC Transfer Address Register15                            */
  __IOM uint32_t  TLR15;                        /*!< (@ 0x00000288) ADC Transfer Length Register15                             */
  __IM  uint32_t  RESERVED25;
  __IOM uint32_t  TCR16;                        /*!< (@ 0x00000290) ADC Transfer Control Register16                            */
  __IOM uint32_t  TAR16;                        /*!< (@ 0x00000294) ADC Transfer Address Register16                            */
  __IOM uint32_t  TLR16;                        /*!< (@ 0x00000298) ADC Transfer Length Register16                             */
  __IM  uint32_t  RESERVED26;
  __IOM uint32_t  TCR17;                        /*!< (@ 0x000002A0) ADC Transfer Control Register17                            */
  __IOM uint32_t  TAR17;                        /*!< (@ 0x000002A4) ADC Transfer Address Register17                            */
  __IOM uint32_t  TLR17;                        /*!< (@ 0x000002A8) ADC Transfer Length Register17                             */
  __IM  uint32_t  RESERVED27;
  __IOM uint32_t  TCR18;                        /*!< (@ 0x000002B0) ADC Transfer Control Register18                            */
  __IOM uint32_t  TAR18;                        /*!< (@ 0x000002B4) ADC Transfer Address Register18                            */
  __IOM uint32_t  TLR18;                        /*!< (@ 0x000002B8) ADC Transfer Length Register18                             */
  __IM  uint32_t  RESERVED28;
  __IOM uint32_t  TCR19;                        /*!< (@ 0x000002C0) ADC Transfer Control Register19                            */
  __IOM uint32_t  TAR19;                        /*!< (@ 0x000002C4) ADC Transfer Address Register19                            */
  __IOM uint32_t  TLR19;                        /*!< (@ 0x000002C8) ADC Transfer Length Register19                             */
  __IM  uint32_t  RESERVED29[13];
  __IOM uint32_t  CCR;                          /*!< (@ 0x00000300) ADC Common Control Registe                                 */
  __IOM uint32_t  CSR;                          /*!< (@ 0x00000304) ADC Common Status Register                                 */
  __IOM uint32_t  CDR;                          /*!< (@ 0x00000308) ADC Common Regular Data Register                           */
} ADC3_Type;                                    /*!< Size = 780 (0x30c)                                                        */



/* =========================================================================================================================== */
/* ================                                           TMR6                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief TMR6 (TMR6)
  */

typedef struct {                                /*!< (@ 0x4000E000) TMR6 Structure                                             */
  __IOM uint32_t  CR0;                          /*!< (@ 0x00000000) TMRx Control Register0                                     */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  SCR;                          /*!< (@ 0x00000008) TMRx Slave Control Register                                */
  __IOM uint32_t  IER;                          /*!< (@ 0x0000000C) TMRx Interrupt Enable Register                             */
  __IOM uint32_t  SR;                           /*!< (@ 0x00000010) TMRx Status Register                                       */
  __IOM uint32_t  UGR;                          /*!< (@ 0x00000014) TMRx Update Generation Register                            */
  __IM  uint32_t  RESERVED1[2];
  __IOM uint32_t  CCMR;                         /*!< (@ 0x00000020) TMRx Compare Mode Register                                 */
  __IOM uint32_t  CCER;                         /*!< (@ 0x00000024) TMRx Compare Enable Register                               */
  __IM  uint32_t  RESERVED2[2];
  __IOM uint32_t  CPR;                          /*!< (@ 0x00000030) TMRx Counter Period Register                               */
  __IM  uint32_t  RESERVED3;
  __IOM uint32_t  PSCR;                         /*!< (@ 0x00000038) TMRx Prescaler Register                                    */
  __IOM uint32_t  CNTR;                         /*!< (@ 0x0000003C) TMRx Counter Register                                      */
  __IM  uint32_t  RESERVED4[4];
  __IOM uint32_t  CC0R;                         /*!< (@ 0x00000050) TMRx Compare Register                                      */
} TMR6_Type;                                    /*!< Size = 84 (0x54)                                                          */


/** @} */ /* End of group Device_Peripheral_peripherals */


/* =========================================================================================================================== */
/* ================                          Device Specific Peripheral Address Map                           ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_peripheralAddr
  * @{
  */

#define XIF_BASE                    0x40016000UL
#define WWDG_BASE                   0x4000D000UL
#define USB_BASE                    0x40035000UL
#define UART0_BASE                  0x40003000UL
#define UART1_BASE                  0x40004000UL
#define UART2_BASE                  0x40005000UL
#define UART3_BASE                  0x40010000UL
#define UART4_BASE                  0x40011000UL
#define SYSCTRL_BASE                0x40021000UL
#define SPI0_BASE                   0x40012000UL
#define SPI1_BASE                   0x40013000UL
#define RCU_BASE                    0x40020000UL
#define QEI0_BASE                   0x4002D000UL
#define QEI1_BASE                   0x4002E000UL
#define QEI2_BASE                   0x4002F000UL
#define PDM0_BASE                   0x40017000UL
#define PDM1_BASE                   0x40017100UL
#define PDM2_BASE                   0x40017200UL
#define PDM3_BASE                   0x40017300UL
#define IWDG_BASE                   0x4000C000UL
#define IIR0_BASE                   0x4003E000UL
#define IIR1_BASE                   0x4003E100UL
#define IIR2_BASE                   0x4003E200UL
#define IIR3_BASE                   0x4003E300UL
#define IIR4_BASE                   0x4003E400UL
#define IIR5_BASE                   0x4003E500UL
#define I2C0_BASE                   0x40000000UL
#define I2C1_BASE                   0x40001000UL
#define I2C2_BASE                   0x40002000UL
#define HRPWM_SLV0_BASE             0x4003B100UL
#define HRPWM_SLV1_BASE             0x4003B200UL
#define HRPWM_SLV2_BASE             0x4003B300UL
#define HRPWM_SLV3_BASE             0x4003B400UL
#define HRPWM_SLV4_BASE             0x4003B500UL
#define HRPWM_SLV5_BASE             0x4003B600UL
#define HRPWM_SLV6_BASE             0x4003B700UL
#define HRPWM_SLV7_BASE             0x4003B800UL
#define HRPWM_COM_BASE              0x4003BF00UL
#define HRPWM_MST_BASE              0x4003B000UL
#define TMR3_BASE                   0x4002A000UL
#define TMR4_BASE                   0x4002B000UL
#define TMR0_BASE                   0x40018000UL
#define TMR1_BASE                   0x40019000UL
#define TMR2_BASE                   0x4001A000UL
#define GPIOA_BASE                  0x40024000UL
#define GPIOB_BASE                  0x40025000UL
#define GPIOC_BASE                  0x40026000UL
#define GPIOD_BASE                  0x40027000UL
#define GPIOE_BASE                  0x40028000UL
#define GPIOF_BASE                  0x40029000UL
#define FLASH_BASE                  0x40023000UL
#define DMA0_BASE                   0x40022000UL
#define DMA1_BASE                   0x40022020UL
#define DMA2_BASE                   0x40022040UL
#define DMA3_BASE                   0x40022060UL
#define DMA4_BASE                   0x40022080UL
#define DMA5_BASE                   0x400220A0UL
#define DAC0_BASE                   0x40039000UL
#define DAC1_BASE                   0x40039100UL
#define DAC2_BASE                   0x40039200UL
#define DAC3_BASE                   0x40039300UL
#define DAC4_BASE                   0x40039400UL
#define DAC5_BASE                   0x40039500UL
#define DAC6_BASE                   0x40039600UL
#define DAC7_BASE                   0x40039700UL
#define DAC8_BASE                   0x40039800UL
#define CORDIC_BASE                 0x4003F000UL
#define CMP0_BASE                   0x4003A000UL
#define CMP1_BASE                   0x4003A100UL
#define CMP2_BASE                   0x4003A200UL
#define CMP3_BASE                   0x4003A300UL
#define CMP4_BASE                   0x4003A400UL
#define CMP5_BASE                   0x4003A500UL
#define CMP6_BASE                   0x4003A600UL
#define CMP7_BASE                   0x4003A700UL
#define CMP8_BASE                   0x4003A800UL
#define CAN0_BASE                   0x40014000UL
#define CAN1_BASE                   0x40015000UL
#define TMR7_BASE                   0x40008000UL
#define TMR8_BASE                   0x40009000UL
#define TMR9_BASE                   0x40030000UL
#define TMR10_BASE                  0x40031000UL
#define ADC0_BASE                   0x40038000UL
#define ADC1_BASE                   0x40038400UL
#define ADC2_BASE                   0x40038800UL
#define ADC3_BASE                   0x40038C00UL
#define TMR6_BASE                   0x4000E000UL

/** @} */ /* End of group Device_Peripheral_peripheralAddr */


/* =========================================================================================================================== */
/* ================                                  Peripheral declaration                                   ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_declaration
  * @{
  */

#define XIF                         ((XIF_Type*)               XIF_BASE)
#define WWDG                        ((WWDG_Type*)              WWDG_BASE)
#define USB                         ((USB_Type*)               USB_BASE)
#define UART0                       ((UART0_Type*)             UART0_BASE)
#define UART1                       ((UART1_Type*)             UART1_BASE)
#define UART2                       ((UART2_Type*)             UART2_BASE)
#define UART3                       ((UART3_Type*)             UART3_BASE)
#define UART4                       ((UART4_Type*)             UART4_BASE)
#define SYSCTRL                     ((SYSCTRL_Type*)           SYSCTRL_BASE)
#define SPI0                        ((SPI0_Type*)              SPI0_BASE)
#define SPI1                        ((SPI1_Type*)              SPI1_BASE)
#define RCU                         ((RCU_Type*)               RCU_BASE)
#define QEI0                        ((QEI0_Type*)              QEI0_BASE)
#define QEI1                        ((QEI1_Type*)              QEI1_BASE)
#define QEI2                        ((QEI2_Type*)              QEI2_BASE)
#define PDM0                        ((PDM0_Type*)              PDM0_BASE)
#define PDM1                        ((PDM1_Type*)              PDM1_BASE)
#define PDM2                        ((PDM2_Type*)              PDM2_BASE)
#define PDM3                        ((PDM3_Type*)              PDM3_BASE)
#define IWDG                        ((IWDG_Type*)              IWDG_BASE)
#define IIR0                        ((IIR0_Type*)              IIR0_BASE)
#define IIR1                        ((IIR1_Type*)              IIR1_BASE)
#define IIR2                        ((IIR2_Type*)              IIR2_BASE)
#define IIR3                        ((IIR3_Type*)              IIR3_BASE)
#define IIR4                        ((IIR4_Type*)              IIR4_BASE)
#define IIR5                        ((IIR5_Type*)              IIR5_BASE)
#define I2C0                        ((I2C0_Type*)              I2C0_BASE)
#define I2C1                        ((I2C1_Type*)              I2C1_BASE)
#define I2C2                        ((I2C2_Type*)              I2C2_BASE)
#define HRPWM_SLV0                  ((HRPWM_SLV0_Type*)        HRPWM_SLV0_BASE)
#define HRPWM_SLV1                  ((HRPWM_SLV1_Type*)        HRPWM_SLV1_BASE)
#define HRPWM_SLV2                  ((HRPWM_SLV2_Type*)        HRPWM_SLV2_BASE)
#define HRPWM_SLV3                  ((HRPWM_SLV3_Type*)        HRPWM_SLV3_BASE)
#define HRPWM_SLV4                  ((HRPWM_SLV4_Type*)        HRPWM_SLV4_BASE)
#define HRPWM_SLV5                  ((HRPWM_SLV5_Type*)        HRPWM_SLV5_BASE)
#define HRPWM_SLV6                  ((HRPWM_SLV6_Type*)        HRPWM_SLV6_BASE)
#define HRPWM_SLV7                  ((HRPWM_SLV7_Type*)        HRPWM_SLV7_BASE)
#define HRPWM_COM                   ((HRPWM_COM_Type*)         HRPWM_COM_BASE)
#define HRPWM_MST                   ((HRPWM_MST_Type*)         HRPWM_MST_BASE)
#define TMR3                        ((TMR3_Type*)              TMR3_BASE)
#define TMR4                        ((TMR4_Type*)              TMR4_BASE)
#define TMR0                        ((TMR0_Type*)              TMR0_BASE)
#define TMR1                        ((TMR1_Type*)              TMR1_BASE)
#define TMR2                        ((TMR2_Type*)              TMR2_BASE)
#define GPIOA                       ((GPIOA_Type*)             GPIOA_BASE)
#define GPIOB                       ((GPIOB_Type*)             GPIOB_BASE)
#define GPIOC                       ((GPIOC_Type*)             GPIOC_BASE)
#define GPIOD                       ((GPIOD_Type*)             GPIOD_BASE)
#define GPIOE                       ((GPIOE_Type*)             GPIOE_BASE)
#define GPIOF                       ((GPIOF_Type*)             GPIOF_BASE)
#define FLASH                       ((FLASH_Type*)             FLASH_BASE)
#define DMA0                        ((DMA0_Type*)              DMA0_BASE)
#define DMA1                        ((DMA1_Type*)              DMA1_BASE)
#define DMA2                        ((DMA2_Type*)              DMA2_BASE)
#define DMA3                        ((DMA3_Type*)              DMA3_BASE)
#define DMA4                        ((DMA4_Type*)              DMA4_BASE)
#define DMA5                        ((DMA5_Type*)              DMA5_BASE)
#define DAC0                        ((DAC0_Type*)              DAC0_BASE)
#define DAC1                        ((DAC1_Type*)              DAC1_BASE)
#define DAC2                        ((DAC2_Type*)              DAC2_BASE)
#define DAC3                        ((DAC3_Type*)              DAC3_BASE)
#define DAC4                        ((DAC4_Type*)              DAC4_BASE)
#define DAC5                        ((DAC5_Type*)              DAC5_BASE)
#define DAC6                        ((DAC6_Type*)              DAC6_BASE)
#define DAC7                        ((DAC7_Type*)              DAC7_BASE)
#define DAC8                        ((DAC8_Type*)              DAC8_BASE)
#define CORDIC                      ((CORDIC_Type*)            CORDIC_BASE)
#define CMP0                        ((CMP0_Type*)              CMP0_BASE)
#define CMP1                        ((CMP1_Type*)              CMP1_BASE)
#define CMP2                        ((CMP2_Type*)              CMP2_BASE)
#define CMP3                        ((CMP3_Type*)              CMP3_BASE)
#define CMP4                        ((CMP4_Type*)              CMP4_BASE)
#define CMP5                        ((CMP5_Type*)              CMP5_BASE)
#define CMP6                        ((CMP6_Type*)              CMP6_BASE)
#define CMP7                        ((CMP7_Type*)              CMP7_BASE)
#define CMP8                        ((CMP8_Type*)              CMP8_BASE)
#define CAN0                        ((CAN0_Type*)              CAN0_BASE)
#define CAN1                        ((CAN1_Type*)              CAN1_BASE)
#define TMR7                        ((TMR7_Type*)              TMR7_BASE)
#define TMR8                        ((TMR8_Type*)              TMR8_BASE)
#define TMR9                        ((TMR9_Type*)              TMR9_BASE)
#define TMR10                       ((TMR10_Type*)             TMR10_BASE)
#define ADC0                        ((ADC0_Type*)              ADC0_BASE)
#define ADC1                        ((ADC1_Type*)              ADC1_BASE)
#define ADC2                        ((ADC2_Type*)              ADC2_BASE)
#define ADC3                        ((ADC3_Type*)              ADC3_BASE)
#define TMR6                        ((TMR6_Type*)              TMR6_BASE)

/** @} */ /* End of group Device_Peripheral_declaration */


/* =========================================  End of section using anonymous unions  ========================================= */
#if defined (__CC_ARM)
  #pragma pop
#elif defined (__ICCARM__)
  /* leave anonymous unions enabled */
#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  #pragma clang diagnostic pop
#elif defined (__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined (__TMS470__)
  /* anonymous unions are enabled by default */
#elif defined (__TASKING__)
  #pragma warning restore
#elif defined (__CSMC__)
  /* anonymous unions are enabled by default */
#endif


/* =========================================================================================================================== */
/* ================                                Pos/Mask Peripheral Section                                ================ */
/* =========================================================================================================================== */


/** @addtogroup PosMask_peripherals
  * @{
  */



/* =========================================================================================================================== */
/* ================                                            XIF                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  ENABLE  ========================================================= */
#define XIF_ENABLE_DIR_Pos                (5UL)                     /*!< DIR (Bit 5)                                           */
#define XIF_ENABLE_DIR_Msk                (0x20UL)                  /*!< DIR (Bitfield-Mask: 0x01)                             */
#define XIF_ENABLE_TXDEN_Pos              (4UL)                     /*!< TXDEN (Bit 4)                                         */
#define XIF_ENABLE_TXDEN_Msk              (0x10UL)                  /*!< TXDEN (Bitfield-Mask: 0x01)                           */
#define XIF_ENABLE_RELOAD_Pos             (3UL)                     /*!< RELOAD (Bit 3)                                        */
#define XIF_ENABLE_RELOAD_Msk             (0x8UL)                   /*!< RELOAD (Bitfield-Mask: 0x01)                          */
#define XIF_ENABLE_SRST_Pos               (2UL)                     /*!< SRST (Bit 2)                                          */
#define XIF_ENABLE_SRST_Msk               (0x4UL)                   /*!< SRST (Bitfield-Mask: 0x01)                            */
#define XIF_ENABLE_DMAEN_Pos              (1UL)                     /*!< DMAEN (Bit 1)                                         */
#define XIF_ENABLE_DMAEN_Msk              (0x2UL)                   /*!< DMAEN (Bitfield-Mask: 0x01)                           */
#define XIF_ENABLE_ENABLE_Pos             (0UL)                     /*!< ENABLE (Bit 0)                                        */
#define XIF_ENABLE_ENABLE_Msk             (0x1UL)                   /*!< ENABLE (Bitfield-Mask: 0x01)                          */
/* =========================================================  CTRL  ========================================================== */
#define XIF_CTRL_TXDIE_Pos                (26UL)                    /*!< TXDIE (Bit 26)                                        */
#define XIF_CTRL_TXDIE_Msk                (0x4000000UL)             /*!< TXDIE (Bitfield-Mask: 0x01)                           */
#define XIF_CTRL_TXEIE_Pos                (24UL)                    /*!< TXEIE (Bit 24)                                        */
#define XIF_CTRL_TXEIE_Msk                (0x1000000UL)             /*!< TXEIE (Bitfield-Mask: 0x01)                           */
#define XIF_CTRL_TXFTLR_Pos               (20UL)                    /*!< TXFTLR (Bit 20)                                       */
#define XIF_CTRL_TXFTLR_Msk               (0x700000UL)              /*!< TXFTLR (Bitfield-Mask: 0x07)                          */
#define XIF_CTRL_DCS_Pos                  (16UL)                    /*!< DCS (Bit 16)                                          */
#define XIF_CTRL_DCS_Msk                  (0x70000UL)               /*!< DCS (Bitfield-Mask: 0x07)                             */
#define XIF_CTRL_BTOIE_Pos                (15UL)                    /*!< BTOIE (Bit 15)                                        */
#define XIF_CTRL_BTOIE_Msk                (0x8000UL)                /*!< BTOIE (Bitfield-Mask: 0x01)                           */
#define XIF_CTRL_RXDIE_Pos                (14UL)                    /*!< RXDIE (Bit 14)                                        */
#define XIF_CTRL_RXDIE_Msk                (0x4000UL)                /*!< RXDIE (Bitfield-Mask: 0x01)                           */
#define XIF_CTRL_RXOFIE_Pos               (13UL)                    /*!< RXOFIE (Bit 13)                                       */
#define XIF_CTRL_RXOFIE_Msk               (0x2000UL)                /*!< RXOFIE (Bitfield-Mask: 0x01)                          */
#define XIF_CTRL_RXFIE_Pos                (12UL)                    /*!< RXFIE (Bit 12)                                        */
#define XIF_CTRL_RXFIE_Msk                (0x1000UL)                /*!< RXFIE (Bitfield-Mask: 0x01)                           */
#define XIF_CTRL_RXFTLR_Pos               (8UL)                     /*!< RXFTLR (Bit 8)                                        */
#define XIF_CTRL_RXFTLR_Msk               (0x700UL)                 /*!< RXFTLR (Bitfield-Mask: 0x07)                          */
#define XIF_CTRL_DCNT_Pos                 (0UL)                     /*!< DCNT (Bit 0)                                          */
#define XIF_CTRL_DCNT_Msk                 (0xffUL)                  /*!< DCNT (Bitfield-Mask: 0xff)                            */
/* ========================================================  TIMING  ========================================================= */
#define XIF_TIMING_RDHTIME_Pos            (24UL)                    /*!< RDHTIME (Bit 24)                                      */
#define XIF_TIMING_RDHTIME_Msk            (0xff000000UL)            /*!< RDHTIME (Bitfield-Mask: 0xff)                         */
#define XIF_TIMING_RDLTIME_Pos            (16UL)                    /*!< RDLTIME (Bit 16)                                      */
#define XIF_TIMING_RDLTIME_Msk            (0xff0000UL)              /*!< RDLTIME (Bitfield-Mask: 0xff)                         */
#define XIF_TIMING_CONLTIME_Pos           (8UL)                     /*!< CONLTIME (Bit 8)                                      */
#define XIF_TIMING_CONLTIME_Msk           (0xff00UL)                /*!< CONLTIME (Bitfield-Mask: 0xff)                        */
#define XIF_TIMING_RSTTIME_Pos            (0UL)                     /*!< RSTTIME (Bit 0)                                       */
#define XIF_TIMING_RSTTIME_Msk            (0xffUL)                  /*!< RSTTIME (Bitfield-Mask: 0xff)                         */
/* ==========================================================  TO  =========================================================== */
#define XIF_TO_PTOT_Pos                   (0UL)                     /*!< PTOT (Bit 0)                                          */
#define XIF_TO_PTOT_Msk                   (0xffffUL)                /*!< PTOT (Bitfield-Mask: 0xffff)                          */
/* =========================================================  DATA  ========================================================== */
#define XIF_DATA_DATA_Pos                 (0UL)                     /*!< DATA (Bit 0)                                          */
#define XIF_DATA_DATA_Msk                 (0xffffUL)                /*!< DATA (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  ISR  ========================================================== */
#define XIF_ISR_TFF_Pos                   (21UL)                    /*!< TFF (Bit 21)                                          */
#define XIF_ISR_TFF_Msk                   (0x200000UL)              /*!< TFF (Bitfield-Mask: 0x01)                             */
#define XIF_ISR_TFE_Pos                   (20UL)                    /*!< TFE (Bit 20)                                          */
#define XIF_ISR_TFE_Msk                   (0x100000UL)              /*!< TFE (Bitfield-Mask: 0x01)                             */
#define XIF_ISR_TXDI_Pos                  (18UL)                    /*!< TXDI (Bit 18)                                         */
#define XIF_ISR_TXDI_Msk                  (0x40000UL)               /*!< TXDI (Bitfield-Mask: 0x01)                            */
#define XIF_ISR_TXEI_Pos                  (16UL)                    /*!< TXEI (Bit 16)                                         */
#define XIF_ISR_TXEI_Msk                  (0x10000UL)               /*!< TXEI (Bitfield-Mask: 0x01)                            */
#define XIF_ISR_TXFLR_Pos                 (12UL)                    /*!< TXFLR (Bit 12)                                        */
#define XIF_ISR_TXFLR_Msk                 (0xf000UL)                /*!< TXFLR (Bitfield-Mask: 0x0f)                           */
#define XIF_ISR_RXFLR_Pos                 (8UL)                     /*!< RXFLR (Bit 8)                                         */
#define XIF_ISR_RXFLR_Msk                 (0xf00UL)                 /*!< RXFLR (Bitfield-Mask: 0x0f)                           */
#define XIF_ISR_FF_Pos                    (5UL)                     /*!< FF (Bit 5)                                            */
#define XIF_ISR_FF_Msk                    (0x20UL)                  /*!< FF (Bitfield-Mask: 0x01)                              */
#define XIF_ISR_FE_Pos                    (4UL)                     /*!< FE (Bit 4)                                            */
#define XIF_ISR_FE_Msk                    (0x10UL)                  /*!< FE (Bitfield-Mask: 0x01)                              */
#define XIF_ISR_BTOI_Pos                  (3UL)                     /*!< BTOI (Bit 3)                                          */
#define XIF_ISR_BTOI_Msk                  (0x8UL)                   /*!< BTOI (Bitfield-Mask: 0x01)                            */
#define XIF_ISR_RXDI_Pos                  (2UL)                     /*!< RXDI (Bit 2)                                          */
#define XIF_ISR_RXDI_Msk                  (0x4UL)                   /*!< RXDI (Bitfield-Mask: 0x01)                            */
#define XIF_ISR_RXOFI_Pos                 (1UL)                     /*!< RXOFI (Bit 1)                                         */
#define XIF_ISR_RXOFI_Msk                 (0x2UL)                   /*!< RXOFI (Bitfield-Mask: 0x01)                           */
#define XIF_ISR_RXFI_Pos                  (0UL)                     /*!< RXFI (Bit 0)                                          */
#define XIF_ISR_RXFI_Msk                  (0x1UL)                   /*!< RXFI (Bitfield-Mask: 0x01)                            */
/* =========================================================  WDATA  ========================================================= */
#define XIF_WDATA_WDATA_Pos               (0UL)                     /*!< WDATA (Bit 0)                                         */
#define XIF_WDATA_WDATA_Msk               (0xffffUL)                /*!< WDATA (Bitfield-Mask: 0xffff)                         */


/* =========================================================================================================================== */
/* ================                                           WWDG                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define WWDG_CR_EWIE_Pos                  (1UL)                     /*!< EWIE (Bit 1)                                          */
#define WWDG_CR_EWIE_Msk                  (0x2UL)                   /*!< EWIE (Bitfield-Mask: 0x01)                            */
#define WWDG_CR_WEN_Pos                   (0UL)                     /*!< WEN (Bit 0)                                           */
#define WWDG_CR_WEN_Msk                   (0x1UL)                   /*!< WEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  WVR  ========================================================== */
#define WWDG_WVR_WV_Pos                   (0UL)                     /*!< WV (Bit 0)                                            */
#define WWDG_WVR_WV_Msk                   (0xffffUL)                /*!< WV (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  CVR  ========================================================== */
#define WWDG_CVR_CV_Pos                   (0UL)                     /*!< CV (Bit 0)                                            */
#define WWDG_CVR_CV_Msk                   (0xffffUL)                /*!< CV (Bitfield-Mask: 0xffff)                            */
/* =========================================================  PSCR  ========================================================== */
#define WWDG_PSCR_PSC_Pos                 (0UL)                     /*!< PSC (Bit 0)                                           */
#define WWDG_PSCR_PSC_Msk                 (0xffffUL)                /*!< PSC (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  ISR  ========================================================== */
#define WWDG_ISR_EWIF_Pos                 (0UL)                     /*!< EWIF (Bit 0)                                          */
#define WWDG_ISR_EWIF_Msk                 (0x1UL)                   /*!< EWIF (Bitfield-Mask: 0x01)                            */


/* =========================================================================================================================== */
/* ================                                            USB                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define USB_CTRL_ISOUP_Pos                (15UL)                    /*!< ISOUP (Bit 15)                                        */
#define USB_CTRL_ISOUP_Msk                (0x8000UL)                /*!< ISOUP (Bitfield-Mask: 0x01)                           */
#define USB_CTRL_SCONN_Pos                (14UL)                    /*!< SCONN (Bit 14)                                        */
#define USB_CTRL_SCONN_Msk                (0x4000UL)                /*!< SCONN (Bitfield-Mask: 0x01)                           */
#define USB_CTRL_RESET_Pos                (11UL)                    /*!< RESET (Bit 11)                                        */
#define USB_CTRL_RESET_Msk                (0x800UL)                 /*!< RESET (Bitfield-Mask: 0x01)                           */
#define USB_CTRL_RESUME_Pos               (10UL)                    /*!< RESUME (Bit 10)                                       */
#define USB_CTRL_RESUME_Msk               (0x400UL)                 /*!< RESUME (Bitfield-Mask: 0x01)                          */
#define USB_CTRL_SUSMOD_Pos               (9UL)                     /*!< SUSMOD (Bit 9)                                        */
#define USB_CTRL_SUSMOD_Msk               (0x200UL)                 /*!< SUSMOD (Bitfield-Mask: 0x01)                          */
#define USB_CTRL_FADDR_Pos                (0UL)                     /*!< FADDR (Bit 0)                                         */
#define USB_CTRL_FADDR_Msk                (0xffUL)                  /*!< FADDR (Bitfield-Mask: 0xff)                           */
/* =========================================================  INDEX  ========================================================= */
#define USB_INDEX_INDEX_Pos               (16UL)                    /*!< INDEX (Bit 16)                                        */
#define USB_INDEX_INDEX_Msk               (0xf0000UL)               /*!< INDEX (Bitfield-Mask: 0x0f)                           */
#define USB_INDEX_FNUM_Pos                (0UL)                     /*!< FNUM (Bit 0)                                          */
#define USB_INDEX_FNUM_Msk                (0xffffUL)                /*!< FNUM (Bitfield-Mask: 0xffff)                          */
/* ========================================================  TX0CTRL  ======================================================== */
#define USB_TX0CTRL_FLFIFO_Pos            (24UL)                    /*!< FLFIFO (Bit 24)                                       */
#define USB_TX0CTRL_FLFIFO_Msk            (0x1000000UL)             /*!< FLFIFO (Bitfield-Mask: 0x01)                          */
#define USB_TX0CTRL_SSECLR_Pos            (23UL)                    /*!< SSECLR (Bit 23)                                       */
#define USB_TX0CTRL_SSECLR_Msk            (0x800000UL)              /*!< SSECLR (Bitfield-Mask: 0x01)                          */
#define USB_TX0CTRL_SRPCLR_Pos            (22UL)                    /*!< SRPCLR (Bit 22)                                       */
#define USB_TX0CTRL_SRPCLR_Msk            (0x400000UL)              /*!< SRPCLR (Bitfield-Mask: 0x01)                          */
#define USB_TX0CTRL_SENDSTA_Pos           (21UL)                    /*!< SENDSTA (Bit 21)                                      */
#define USB_TX0CTRL_SENDSTA_Msk           (0x200000UL)              /*!< SENDSTA (Bitfield-Mask: 0x01)                         */
#define USB_TX0CTRL_SETUPEND_Pos          (20UL)                    /*!< SETUPEND (Bit 20)                                     */
#define USB_TX0CTRL_SETUPEND_Msk          (0x100000UL)              /*!< SETUPEND (Bitfield-Mask: 0x01)                        */
#define USB_TX0CTRL_DATAEND_Pos           (19UL)                    /*!< DATAEND (Bit 19)                                      */
#define USB_TX0CTRL_DATAEND_Msk           (0x80000UL)               /*!< DATAEND (Bitfield-Mask: 0x01)                         */
#define USB_TX0CTRL_SENTSTA_Pos           (18UL)                    /*!< SENTSTA (Bit 18)                                      */
#define USB_TX0CTRL_SENTSTA_Msk           (0x40000UL)               /*!< SENTSTA (Bitfield-Mask: 0x01)                         */
#define USB_TX0CTRL_TXPR_Pos              (17UL)                    /*!< TXPR (Bit 17)                                         */
#define USB_TX0CTRL_TXPR_Msk              (0x20000UL)               /*!< TXPR (Bitfield-Mask: 0x01)                            */
#define USB_TX0CTRL_RXPR_Pos              (16UL)                    /*!< RXPR (Bit 16)                                         */
#define USB_TX0CTRL_RXPR_Msk              (0x10000UL)               /*!< RXPR (Bitfield-Mask: 0x01)                            */
#define USB_TX0CTRL_TXMAXP_Pos            (0UL)                     /*!< TXMAXP (Bit 0)                                        */
#define USB_TX0CTRL_TXMAXP_Msk            (0xffffUL)                /*!< TXMAXP (Bitfield-Mask: 0xffff)                        */
/* ========================================================  TXnCTRL  ======================================================== */
#define USB_TXnCTRL_AUTOSET_Pos           (31UL)                    /*!< AUTOSET (Bit 31)                                      */
#define USB_TXnCTRL_AUTOSET_Msk           (0x80000000UL)            /*!< AUTOSET (Bitfield-Mask: 0x01)                         */
#define USB_TXnCTRL_ISO_Pos               (30UL)                    /*!< ISO (Bit 30)                                          */
#define USB_TXnCTRL_ISO_Msk               (0x40000000UL)            /*!< ISO (Bitfield-Mask: 0x01)                             */
#define USB_TXnCTRL_MODE_Pos              (29UL)                    /*!< MODE (Bit 29)                                         */
#define USB_TXnCTRL_MODE_Msk              (0x20000000UL)            /*!< MODE (Bitfield-Mask: 0x01)                            */
#define USB_TXnCTRL_FRCDATTOG_Pos         (27UL)                    /*!< FRCDATTOG (Bit 27)                                    */
#define USB_TXnCTRL_FRCDATTOG_Msk         (0x8000000UL)             /*!< FRCDATTOG (Bitfield-Mask: 0x01)                       */
#define USB_TXnCTRL_CLRDT_Pos             (22UL)                    /*!< CLRDT (Bit 22)                                        */
#define USB_TXnCTRL_CLRDT_Msk             (0x400000UL)              /*!< CLRDT (Bitfield-Mask: 0x01)                           */
#define USB_TXnCTRL_SENTSTA_Pos           (21UL)                    /*!< SENTSTA (Bit 21)                                      */
#define USB_TXnCTRL_SENTSTA_Msk           (0x200000UL)              /*!< SENTSTA (Bitfield-Mask: 0x01)                         */
#define USB_TXnCTRL_SENDSTA_Pos           (20UL)                    /*!< SENDSTA (Bit 20)                                      */
#define USB_TXnCTRL_SENDSTA_Msk           (0x100000UL)              /*!< SENDSTA (Bitfield-Mask: 0x01)                         */
#define USB_TXnCTRL_FLFIFO_Pos            (19UL)                    /*!< FLFIFO (Bit 19)                                       */
#define USB_TXnCTRL_FLFIFO_Msk            (0x80000UL)               /*!< FLFIFO (Bitfield-Mask: 0x01)                          */
#define USB_TXnCTRL_UNRUN_Pos             (18UL)                    /*!< UNRUN (Bit 18)                                        */
#define USB_TXnCTRL_UNRUN_Msk             (0x40000UL)               /*!< UNRUN (Bitfield-Mask: 0x01)                           */
#define USB_TXnCTRL_FIFONE_Pos            (17UL)                    /*!< FIFONE (Bit 17)                                       */
#define USB_TXnCTRL_FIFONE_Msk            (0x20000UL)               /*!< FIFONE (Bitfield-Mask: 0x01)                          */
#define USB_TXnCTRL_TXPR_Pos              (16UL)                    /*!< TXPR (Bit 16)                                         */
#define USB_TXnCTRL_TXPR_Msk              (0x10000UL)               /*!< TXPR (Bitfield-Mask: 0x01)                            */
#define USB_TXnCTRL_TXMAXP_Pos            (0UL)                     /*!< TXMAXP (Bit 0)                                        */
#define USB_TXnCTRL_TXMAXP_Msk            (0xffffUL)                /*!< TXMAXP (Bitfield-Mask: 0xffff)                        */
/* ========================================================  RXCTRL  ========================================================= */
#define USB_RXCTRL_AUTOCLR_Pos            (31UL)                    /*!< AUTOCLR (Bit 31)                                      */
#define USB_RXCTRL_AUTOCLR_Msk            (0x80000000UL)            /*!< AUTOCLR (Bitfield-Mask: 0x01)                         */
#define USB_RXCTRL_ISO_Pos                (30UL)                    /*!< ISO (Bit 30)                                          */
#define USB_RXCTRL_ISO_Msk                (0x40000000UL)            /*!< ISO (Bitfield-Mask: 0x01)                             */
#define USB_RXCTRL_INCRX_Pos              (24UL)                    /*!< INCRX (Bit 24)                                        */
#define USB_RXCTRL_INCRX_Msk              (0x1000000UL)             /*!< INCRX (Bitfield-Mask: 0x01)                           */
#define USB_RXCTRL_CDATTOG_Pos            (23UL)                    /*!< CDATTOG (Bit 23)                                      */
#define USB_RXCTRL_CDATTOG_Msk            (0x800000UL)              /*!< CDATTOG (Bitfield-Mask: 0x01)                         */
#define USB_RXCTRL_SENTSTA_Pos            (22UL)                    /*!< SENTSTA (Bit 22)                                      */
#define USB_RXCTRL_SENTSTA_Msk            (0x400000UL)              /*!< SENTSTA (Bitfield-Mask: 0x01)                         */
#define USB_RXCTRL_SENDSTA_Pos            (21UL)                    /*!< SENDSTA (Bit 21)                                      */
#define USB_RXCTRL_SENDSTA_Msk            (0x200000UL)              /*!< SENDSTA (Bitfield-Mask: 0x01)                         */
#define USB_RXCTRL_FLFIFO_Pos             (20UL)                    /*!< FLFIFO (Bit 20)                                       */
#define USB_RXCTRL_FLFIFO_Msk             (0x100000UL)              /*!< FLFIFO (Bitfield-Mask: 0x01)                          */
#define USB_RXCTRL_DATAERR_Pos            (19UL)                    /*!< DATAERR (Bit 19)                                      */
#define USB_RXCTRL_DATAERR_Msk            (0x80000UL)               /*!< DATAERR (Bitfield-Mask: 0x01)                         */
#define USB_RXCTRL_OVERRUN_Pos            (18UL)                    /*!< OVERRUN (Bit 18)                                      */
#define USB_RXCTRL_OVERRUN_Msk            (0x40000UL)               /*!< OVERRUN (Bitfield-Mask: 0x01)                         */
#define USB_RXCTRL_FIFOFULL_Pos           (17UL)                    /*!< FIFOFULL (Bit 17)                                     */
#define USB_RXCTRL_FIFOFULL_Msk           (0x20000UL)               /*!< FIFOFULL (Bitfield-Mask: 0x01)                        */
#define USB_RXCTRL_RXPR_Pos               (16UL)                    /*!< RXPR (Bit 16)                                         */
#define USB_RXCTRL_RXPR_Msk               (0x10000UL)               /*!< RXPR (Bitfield-Mask: 0x01)                            */
#define USB_RXCTRL_RXMAXP_Pos             (0UL)                     /*!< RXMAXP (Bit 0)                                        */
#define USB_RXCTRL_RXMAXP_Msk             (0xffffUL)                /*!< RXMAXP (Bitfield-Mask: 0xffff)                        */
/* ========================================================  RXCOUNT  ======================================================== */
#define USB_RXCOUNT_RXCOUNT_Pos           (0UL)                     /*!< RXCOUNT (Bit 0)                                       */
#define USB_RXCOUNT_RXCOUNT_Msk           (0x3fffUL)                /*!< RXCOUNT (Bitfield-Mask: 0x3fff)                       */
/* =======================================================  FIFOSIZE  ======================================================== */
#define USB_FIFOSIZE_RXFIFOSIZE_Pos       (28UL)                    /*!< RXFIFOSIZE (Bit 28)                                   */
#define USB_FIFOSIZE_RXFIFOSIZE_Msk       (0xf0000000UL)            /*!< RXFIFOSIZE (Bitfield-Mask: 0x0f)                      */
#define USB_FIFOSIZE_TXFIFOSIZE_Pos       (24UL)                    /*!< TXFIFOSIZE (Bit 24)                                   */
#define USB_FIFOSIZE_TXFIFOSIZE_Msk       (0xf000000UL)             /*!< TXFIFOSIZE (Bitfield-Mask: 0x0f)                      */
/* ========================================================  FIFOSZ  ========================================================= */
#define USB_FIFOSZ_RXDPB_Pos              (28UL)                    /*!< RXDPB (Bit 28)                                        */
#define USB_FIFOSZ_RXDPB_Msk              (0x10000000UL)            /*!< RXDPB (Bitfield-Mask: 0x01)                           */
#define USB_FIFOSZ_RXSZ_Pos               (24UL)                    /*!< RXSZ (Bit 24)                                         */
#define USB_FIFOSZ_RXSZ_Msk               (0xf000000UL)             /*!< RXSZ (Bitfield-Mask: 0x0f)                            */
#define USB_FIFOSZ_TXDPB_Pos              (20UL)                    /*!< TXDPB (Bit 20)                                        */
#define USB_FIFOSZ_TXDPB_Msk              (0x100000UL)              /*!< TXDPB (Bitfield-Mask: 0x01)                           */
#define USB_FIFOSZ_TXSZ_Pos               (16UL)                    /*!< TXSZ (Bit 16)                                         */
#define USB_FIFOSZ_TXSZ_Msk               (0xf0000UL)               /*!< TXSZ (Bitfield-Mask: 0x0f)                            */
/* ========================================================  FIFOAD  ========================================================= */
#define USB_FIFOAD_RXAD_Pos               (16UL)                    /*!< RXAD (Bit 16)                                         */
#define USB_FIFOAD_RXAD_Msk               (0x1fff0000UL)            /*!< RXAD (Bitfield-Mask: 0x1fff)                          */
#define USB_FIFOAD_TXAD_Pos               (0UL)                     /*!< TXAD (Bit 0)                                          */
#define USB_FIFOAD_TXAD_Msk               (0x1fffUL)                /*!< TXAD (Bitfield-Mask: 0x1fff)                          */
/* ========================================================  PINCTRL  ======================================================== */
#define USB_PINCTRL_DMOE_Pos              (31UL)                    /*!< DMOE (Bit 31)                                         */
#define USB_PINCTRL_DMOE_Msk              (0x80000000UL)            /*!< DMOE (Bitfield-Mask: 0x01)                            */
#define USB_PINCTRL_DMOE_EN_Pos           (30UL)                    /*!< DMOE_EN (Bit 30)                                      */
#define USB_PINCTRL_DMOE_EN_Msk           (0x40000000UL)            /*!< DMOE_EN (Bitfield-Mask: 0x01)                         */
#define USB_PINCTRL_DPOE_Pos              (29UL)                    /*!< DPOE (Bit 29)                                         */
#define USB_PINCTRL_DPOE_Msk              (0x20000000UL)            /*!< DPOE (Bitfield-Mask: 0x01)                            */
#define USB_PINCTRL_DPOE_EN_Pos           (28UL)                    /*!< DPOE_EN (Bit 28)                                      */
#define USB_PINCTRL_DPOE_EN_Msk           (0x10000000UL)            /*!< DPOE_EN (Bitfield-Mask: 0x01)                         */
#define USB_PINCTRL_DMIE_Pos              (27UL)                    /*!< DMIE (Bit 27)                                         */
#define USB_PINCTRL_DMIE_Msk              (0x8000000UL)             /*!< DMIE (Bitfield-Mask: 0x01)                            */
#define USB_PINCTRL_DMIE_EN_Pos           (26UL)                    /*!< DMIE_EN (Bit 26)                                      */
#define USB_PINCTRL_DMIE_EN_Msk           (0x4000000UL)             /*!< DMIE_EN (Bitfield-Mask: 0x01)                         */
#define USB_PINCTRL_DPIE_Pos              (25UL)                    /*!< DPIE (Bit 25)                                         */
#define USB_PINCTRL_DPIE_Msk              (0x2000000UL)             /*!< DPIE (Bitfield-Mask: 0x01)                            */
#define USB_PINCTRL_DPIE_EN_Pos           (24UL)                    /*!< DPIE_EN (Bit 24)                                      */
#define USB_PINCTRL_DPIE_EN_Msk           (0x1000000UL)             /*!< DPIE_EN (Bitfield-Mask: 0x01)                         */
#define USB_PINCTRL_DMSR_Pos              (23UL)                    /*!< DMSR (Bit 23)                                         */
#define USB_PINCTRL_DMSR_Msk              (0x800000UL)              /*!< DMSR (Bitfield-Mask: 0x01)                            */
#define USB_PINCTRL_DMTRIM_Pos            (20UL)                    /*!< DMTRIM (Bit 20)                                       */
#define USB_PINCTRL_DMTRIM_Msk            (0x700000UL)              /*!< DMTRIM (Bitfield-Mask: 0x07)                          */
#define USB_PINCTRL_DPSR_Pos              (19UL)                    /*!< DPSR (Bit 19)                                         */
#define USB_PINCTRL_DPSR_Msk              (0x80000UL)               /*!< DPSR (Bitfield-Mask: 0x01)                            */
#define USB_PINCTRL_DPTRIM_Pos            (16UL)                    /*!< DPTRIM (Bit 16)                                       */
#define USB_PINCTRL_DPTRIM_Msk            (0x70000UL)               /*!< DPTRIM (Bitfield-Mask: 0x07)                          */
#define USB_PINCTRL_DMPD_Pos              (15UL)                    /*!< DMPD (Bit 15)                                         */
#define USB_PINCTRL_DMPD_Msk              (0x8000UL)                /*!< DMPD (Bitfield-Mask: 0x01)                            */
#define USB_PINCTRL_DMPD_EN_Pos           (14UL)                    /*!< DMPD_EN (Bit 14)                                      */
#define USB_PINCTRL_DMPD_EN_Msk           (0x4000UL)                /*!< DMPD_EN (Bitfield-Mask: 0x01)                         */
#define USB_PINCTRL_DMPU_Pos              (13UL)                    /*!< DMPU (Bit 13)                                         */
#define USB_PINCTRL_DMPU_Msk              (0x2000UL)                /*!< DMPU (Bitfield-Mask: 0x01)                            */
#define USB_PINCTRL_DMPU_EN_Pos           (12UL)                    /*!< DMPU_EN (Bit 12)                                      */
#define USB_PINCTRL_DMPU_EN_Msk           (0x1000UL)                /*!< DMPU_EN (Bitfield-Mask: 0x01)                         */
#define USB_PINCTRL_DPPD_Pos              (11UL)                    /*!< DPPD (Bit 11)                                         */
#define USB_PINCTRL_DPPD_Msk              (0x800UL)                 /*!< DPPD (Bitfield-Mask: 0x01)                            */
#define USB_PINCTRL_DPPD_EN_Pos           (10UL)                    /*!< DPPD_EN (Bit 10)                                      */
#define USB_PINCTRL_DPPD_EN_Msk           (0x400UL)                 /*!< DPPD_EN (Bitfield-Mask: 0x01)                         */
#define USB_PINCTRL_DPPU_Pos              (9UL)                     /*!< DPPU (Bit 9)                                          */
#define USB_PINCTRL_DPPU_Msk              (0x200UL)                 /*!< DPPU (Bitfield-Mask: 0x01)                            */
#define USB_PINCTRL_DPPU_EN_Pos           (8UL)                     /*!< DPPU_EN (Bit 8)                                       */
#define USB_PINCTRL_DPPU_EN_Msk           (0x100UL)                 /*!< DPPU_EN (Bitfield-Mask: 0x01)                         */
#define USB_PINCTRL_Test_En_Pos           (6UL)                     /*!< Test_En (Bit 6)                                       */
#define USB_PINCTRL_Test_En_Msk           (0x40UL)                  /*!< Test_En (Bitfield-Mask: 0x01)                         */
#define USB_PINCTRL_VBUSVALID_Pos         (5UL)                     /*!< VBUSVALID (Bit 5)                                     */
#define USB_PINCTRL_VBUSVALID_Msk         (0x20UL)                  /*!< VBUSVALID (Bitfield-Mask: 0x01)                       */
#define USB_PINCTRL_AVALID_Pos            (4UL)                     /*!< AVALID (Bit 4)                                        */
#define USB_PINCTRL_AVALID_Msk            (0x10UL)                  /*!< AVALID (Bitfield-Mask: 0x01)                          */
#define USB_PINCTRL_VBUSLO_Pos            (3UL)                     /*!< VBUSLO (Bit 3)                                        */
#define USB_PINCTRL_VBUSLO_Msk            (0x8UL)                   /*!< VBUSLO (Bitfield-Mask: 0x01)                          */
#define USB_PINCTRL_CID_Pos               (2UL)                     /*!< CID (Bit 2)                                           */
#define USB_PINCTRL_CID_Msk               (0x4UL)                   /*!< CID (Bitfield-Mask: 0x01)                             */
#define USB_PINCTRL_TM1_Pos               (1UL)                     /*!< TM1 (Bit 1)                                           */
#define USB_PINCTRL_TM1_Msk               (0x2UL)                   /*!< TM1 (Bitfield-Mask: 0x01)                             */
#define USB_PINCTRL_PHY_EN_Pos            (0UL)                     /*!< PHY_EN (Bit 0)                                        */
#define USB_PINCTRL_PHY_EN_Msk            (0x1UL)                   /*!< PHY_EN (Bitfield-Mask: 0x01)                          */
/* =======================================================  IUINTREN  ======================================================== */
#define USB_IUINTREN_DETDB_Pos            (4UL)                     /*!< DETDB (Bit 4)                                         */
#define USB_IUINTREN_DETDB_Msk            (0xfff0UL)                /*!< DETDB (Bitfield-Mask: 0xfff)                          */
#define USB_IUINTREN_UPDETIEN_Pos         (1UL)                     /*!< UPDETIEN (Bit 1)                                      */
#define USB_IUINTREN_UPDETIEN_Msk         (0x2UL)                   /*!< UPDETIEN (Bitfield-Mask: 0x01)                        */
#define USB_IUINTREN_ISDETIEN_Pos         (0UL)                     /*!< ISDETIEN (Bit 0)                                      */
#define USB_IUINTREN_ISDETIEN_Msk         (0x1UL)                   /*!< ISDETIEN (Bitfield-Mask: 0x01)                        */
/* =======================================================  EPINTREN  ======================================================== */
#define USB_EPINTREN_EP2RXINTEN_Pos       (18UL)                    /*!< EP2RXINTEN (Bit 18)                                   */
#define USB_EPINTREN_EP2RXINTEN_Msk       (0x40000UL)               /*!< EP2RXINTEN (Bitfield-Mask: 0x01)                      */
#define USB_EPINTREN_EP1RXINTEN_Pos       (17UL)                    /*!< EP1RXINTEN (Bit 17)                                   */
#define USB_EPINTREN_EP1RXINTEN_Msk       (0x20000UL)               /*!< EP1RXINTEN (Bitfield-Mask: 0x01)                      */
#define USB_EPINTREN_EP2TXINTEN_Pos       (2UL)                     /*!< EP2TXINTEN (Bit 2)                                    */
#define USB_EPINTREN_EP2TXINTEN_Msk       (0x4UL)                   /*!< EP2TXINTEN (Bitfield-Mask: 0x01)                      */
#define USB_EPINTREN_EP1TXINTEN_Pos       (1UL)                     /*!< EP1TXINTEN (Bit 1)                                    */
#define USB_EPINTREN_EP1TXINTEN_Msk       (0x2UL)                   /*!< EP1TXINTEN (Bitfield-Mask: 0x01)                      */
#define USB_EPINTREN_EP0INTEN_Pos         (0UL)                     /*!< EP0INTEN (Bit 0)                                      */
#define USB_EPINTREN_EP0INTEN_Msk         (0x1UL)                   /*!< EP0INTEN (Bitfield-Mask: 0x01)                        */
/* =======================================================  USBINTREN  ======================================================= */
#define USB_USBINTREN_DISCONINTEN_Pos     (5UL)                     /*!< DISCONINTEN (Bit 5)                                   */
#define USB_USBINTREN_DISCONINTEN_Msk     (0x20UL)                  /*!< DISCONINTEN (Bitfield-Mask: 0x01)                     */
#define USB_USBINTREN_SOFINTEN_Pos        (3UL)                     /*!< SOFINTEN (Bit 3)                                      */
#define USB_USBINTREN_SOFINTEN_Msk        (0x8UL)                   /*!< SOFINTEN (Bitfield-Mask: 0x01)                        */
#define USB_USBINTREN_RESETINTEN_Pos      (2UL)                     /*!< RESETINTEN (Bit 2)                                    */
#define USB_USBINTREN_RESETINTEN_Msk      (0x4UL)                   /*!< RESETINTEN (Bitfield-Mask: 0x01)                      */
#define USB_USBINTREN_RESUMEINTEN_Pos     (1UL)                     /*!< RESUMEINTEN (Bit 1)                                   */
#define USB_USBINTREN_RESUMEINTEN_Msk     (0x2UL)                   /*!< RESUMEINTEN (Bitfield-Mask: 0x01)                     */
#define USB_USBINTREN_SUSPENDINTEN_Pos    (0UL)                     /*!< SUSPENDINTEN (Bit 0)                                  */
#define USB_USBINTREN_SUSPENDINTEN_Msk    (0x1UL)                   /*!< SUSPENDINTEN (Bitfield-Mask: 0x01)                    */
/* ========================================================  IUINTR  ========================================================= */
#define USB_IUINTR_UPDETI_Pos             (1UL)                     /*!< UPDETI (Bit 1)                                        */
#define USB_IUINTR_UPDETI_Msk             (0x2UL)                   /*!< UPDETI (Bitfield-Mask: 0x01)                          */
#define USB_IUINTR_ISDETI_Pos             (0UL)                     /*!< ISDETI (Bit 0)                                        */
#define USB_IUINTR_ISDETI_Msk             (0x1UL)                   /*!< ISDETI (Bitfield-Mask: 0x01)                          */
/* ========================================================  EPINTR  ========================================================= */
#define USB_EPINTR_EP2RXINT_Pos           (18UL)                    /*!< EP2RXINT (Bit 18)                                     */
#define USB_EPINTR_EP2RXINT_Msk           (0x40000UL)               /*!< EP2RXINT (Bitfield-Mask: 0x01)                        */
#define USB_EPINTR_EP1RXINT_Pos           (17UL)                    /*!< EP1RXINT (Bit 17)                                     */
#define USB_EPINTR_EP1RXINT_Msk           (0x20000UL)               /*!< EP1RXINT (Bitfield-Mask: 0x01)                        */
#define USB_EPINTR_EP2TXINT_Pos           (2UL)                     /*!< EP2TXINT (Bit 2)                                      */
#define USB_EPINTR_EP2TXINT_Msk           (0x4UL)                   /*!< EP2TXINT (Bitfield-Mask: 0x01)                        */
#define USB_EPINTR_EP1TXINT_Pos           (1UL)                     /*!< EP1TXINT (Bit 1)                                      */
#define USB_EPINTR_EP1TXINT_Msk           (0x2UL)                   /*!< EP1TXINT (Bitfield-Mask: 0x01)                        */
#define USB_EPINTR_EP0INT_Pos             (0UL)                     /*!< EP0INT (Bit 0)                                        */
#define USB_EPINTR_EP0INT_Msk             (0x1UL)                   /*!< EP0INT (Bitfield-Mask: 0x01)                          */
/* ========================================================  USBINTR  ======================================================== */
#define USB_USBINTR_DISCON_Pos            (5UL)                     /*!< DISCON (Bit 5)                                        */
#define USB_USBINTR_DISCON_Msk            (0x20UL)                  /*!< DISCON (Bitfield-Mask: 0x01)                          */
#define USB_USBINTR_SOF_Pos               (3UL)                     /*!< SOF (Bit 3)                                           */
#define USB_USBINTR_SOF_Msk               (0x8UL)                   /*!< SOF (Bitfield-Mask: 0x01)                             */
#define USB_USBINTR_RESET_Pos             (2UL)                     /*!< RESET (Bit 2)                                         */
#define USB_USBINTR_RESET_Msk             (0x4UL)                   /*!< RESET (Bitfield-Mask: 0x01)                           */
#define USB_USBINTR_RESUME_Pos            (1UL)                     /*!< RESUME (Bit 1)                                        */
#define USB_USBINTR_RESUME_Msk            (0x2UL)                   /*!< RESUME (Bitfield-Mask: 0x01)                          */
#define USB_USBINTR_SUSPEND_Pos           (0UL)                     /*!< SUSPEND (Bit 0)                                       */
#define USB_USBINTR_SUSPEND_Msk           (0x1UL)                   /*!< SUSPEND (Bitfield-Mask: 0x01)                         */
/* =========================================================  FIFO0  ========================================================= */
#define USB_FIFO0_FIFO0_Pos               (0UL)                     /*!< FIFO0 (Bit 0)                                         */
#define USB_FIFO0_FIFO0_Msk               (0xffffffffUL)            /*!< FIFO0 (Bitfield-Mask: 0xffffffff)                     */
/* =========================================================  FIFO1  ========================================================= */
#define USB_FIFO1_FIFO1_Pos               (0UL)                     /*!< FIFO1 (Bit 0)                                         */
#define USB_FIFO1_FIFO1_Msk               (0xffffffffUL)            /*!< FIFO1 (Bitfield-Mask: 0xffffffff)                     */
/* =========================================================  FIFO2  ========================================================= */
#define USB_FIFO2_FIFO2_Pos               (0UL)                     /*!< FIFO2 (Bit 0)                                         */
#define USB_FIFO2_FIFO2_Msk               (0xffffffffUL)            /*!< FIFO2 (Bitfield-Mask: 0xffffffff)                     */


/* =========================================================================================================================== */
/* ================                                           UART0                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define UART0_CR0_ABRM_Pos                (20UL)                    /*!< ABRM (Bit 20)                                         */
#define UART0_CR0_ABRM_Msk                (0x300000UL)              /*!< ABRM (Bitfield-Mask: 0x03)                            */
#define UART0_CR0_OVDIS_Pos               (17UL)                    /*!< OVDIS (Bit 17)                                        */
#define UART0_CR0_OVDIS_Msk               (0x20000UL)               /*!< OVDIS (Bitfield-Mask: 0x01)                           */
#define UART0_CR0_LOOP_Pos                (16UL)                    /*!< LOOP (Bit 16)                                         */
#define UART0_CR0_LOOP_Msk                (0x10000UL)               /*!< LOOP (Bitfield-Mask: 0x01)                            */
#define UART0_CR0_ONEBIT_Pos              (15UL)                    /*!< ONEBIT (Bit 15)                                       */
#define UART0_CR0_ONEBIT_Msk              (0x8000UL)                /*!< ONEBIT (Bitfield-Mask: 0x01)                          */
#define UART0_CR0_RTOM_Pos                (14UL)                    /*!< RTOM (Bit 14)                                         */
#define UART0_CR0_RTOM_Msk                (0x4000UL)                /*!< RTOM (Bitfield-Mask: 0x01)                            */
#define UART0_CR0_NFE_Pos                 (13UL)                    /*!< NFE (Bit 13)                                          */
#define UART0_CR0_NFE_Msk                 (0x2000UL)                /*!< NFE (Bitfield-Mask: 0x01)                             */
#define UART0_CR0_OVER8_Pos               (12UL)                    /*!< OVER8 (Bit 12)                                        */
#define UART0_CR0_OVER8_Msk               (0x1000UL)                /*!< OVER8 (Bitfield-Mask: 0x01)                           */
#define UART0_CR0_RTOE_Pos                (11UL)                    /*!< RTOE (Bit 11)                                         */
#define UART0_CR0_RTOE_Msk                (0x800UL)                 /*!< RTOE (Bitfield-Mask: 0x01)                            */
#define UART0_CR0_TPOL_Pos                (10UL)                    /*!< TPOL (Bit 10)                                         */
#define UART0_CR0_TPOL_Msk                (0x400UL)                 /*!< TPOL (Bitfield-Mask: 0x01)                            */
#define UART0_CR0_RPOL_Pos                (9UL)                     /*!< RPOL (Bit 9)                                          */
#define UART0_CR0_RPOL_Msk                (0x200UL)                 /*!< RPOL (Bitfield-Mask: 0x01)                            */
#define UART0_CR0_SWAP_Pos                (8UL)                     /*!< SWAP (Bit 8)                                          */
#define UART0_CR0_SWAP_Msk                (0x100UL)                 /*!< SWAP (Bitfield-Mask: 0x01)                            */
#define UART0_CR0_OWE_Pos                 (7UL)                     /*!< OWE (Bit 7)                                           */
#define UART0_CR0_OWE_Msk                 (0x80UL)                  /*!< OWE (Bitfield-Mask: 0x01)                             */
#define UART0_CR0_DTE_Pos                 (6UL)                     /*!< DTE (Bit 6)                                           */
#define UART0_CR0_DTE_Msk                 (0x40UL)                  /*!< DTE (Bitfield-Mask: 0x01)                             */
#define UART0_CR0_DRE_Pos                 (5UL)                     /*!< DRE (Bit 5)                                           */
#define UART0_CR0_DRE_Msk                 (0x20UL)                  /*!< DRE (Bitfield-Mask: 0x01)                             */
#define UART0_CR0_TFR_Pos                 (4UL)                     /*!< TFR (Bit 4)                                           */
#define UART0_CR0_TFR_Msk                 (0x10UL)                  /*!< TFR (Bitfield-Mask: 0x01)                             */
#define UART0_CR0_RFR_Pos                 (3UL)                     /*!< RFR (Bit 3)                                           */
#define UART0_CR0_RFR_Msk                 (0x8UL)                   /*!< RFR (Bitfield-Mask: 0x01)                             */
#define UART0_CR0_TE_Pos                  (2UL)                     /*!< TE (Bit 2)                                            */
#define UART0_CR0_TE_Msk                  (0x4UL)                   /*!< TE (Bitfield-Mask: 0x01)                              */
#define UART0_CR0_RE_Pos                  (1UL)                     /*!< RE (Bit 1)                                            */
#define UART0_CR0_RE_Msk                  (0x2UL)                   /*!< RE (Bitfield-Mask: 0x01)                              */
#define UART0_CR0_UE_Pos                  (0UL)                     /*!< UE (Bit 0)                                            */
#define UART0_CR0_UE_Msk                  (0x1UL)                   /*!< UE (Bitfield-Mask: 0x01)                              */
/* ==========================================================  CR1  ========================================================== */
#define UART0_CR1_ABR_Pos                 (21UL)                    /*!< ABR (Bit 21)                                          */
#define UART0_CR1_ABR_Msk                 (0x200000UL)              /*!< ABR (Bitfield-Mask: 0x01)                             */
#define UART0_CR1_IDR_Pos                 (20UL)                    /*!< IDR (Bit 20)                                          */
#define UART0_CR1_IDR_Msk                 (0x100000UL)              /*!< IDR (Bitfield-Mask: 0x01)                             */
#define UART0_CR1_BKR_Pos                 (19UL)                    /*!< BKR (Bit 19)                                          */
#define UART0_CR1_BKR_Msk                 (0x80000UL)               /*!< BKR (Bitfield-Mask: 0x01)                             */
#define UART0_CR1_TEM_Pos                 (18UL)                    /*!< TEM (Bit 18)                                          */
#define UART0_CR1_TEM_Msk                 (0x40000UL)               /*!< TEM (Bitfield-Mask: 0x01)                             */
#define UART0_CR1_REM_Pos                 (17UL)                    /*!< REM (Bit 17)                                          */
#define UART0_CR1_REM_Msk                 (0x20000UL)               /*!< REM (Bitfield-Mask: 0x01)                             */
#define UART0_CR1_EBE_Pos                 (16UL)                    /*!< EBE (Bit 16)                                          */
#define UART0_CR1_EBE_Msk                 (0x10000UL)               /*!< EBE (Bitfield-Mask: 0x01)                             */
#define UART0_CR1_DEP_Pos                 (10UL)                    /*!< DEP (Bit 10)                                          */
#define UART0_CR1_DEP_Msk                 (0x400UL)                 /*!< DEP (Bitfield-Mask: 0x01)                             */
#define UART0_CR1_REP_Pos                 (9UL)                     /*!< REP (Bit 9)                                           */
#define UART0_CR1_REP_Msk                 (0x200UL)                 /*!< REP (Bitfield-Mask: 0x01)                             */
#define UART0_CR1_RS485E_Pos              (8UL)                     /*!< RS485E (Bit 8)                                        */
#define UART0_CR1_RS485E_Msk              (0x100UL)                 /*!< RS485E (Bitfield-Mask: 0x01)                          */
#define UART0_CR1_MSB_Pos                 (7UL)                     /*!< MSB (Bit 7)                                           */
#define UART0_CR1_MSB_Msk                 (0x80UL)                  /*!< MSB (Bitfield-Mask: 0x01)                             */
#define UART0_CR1_SPE_Pos                 (5UL)                     /*!< SPE (Bit 5)                                           */
#define UART0_CR1_SPE_Msk                 (0x20UL)                  /*!< SPE (Bitfield-Mask: 0x01)                             */
#define UART0_CR1_PSEL_Pos                (4UL)                     /*!< PSEL (Bit 4)                                          */
#define UART0_CR1_PSEL_Msk                (0x10UL)                  /*!< PSEL (Bitfield-Mask: 0x01)                            */
#define UART0_CR1_PEN_Pos                 (3UL)                     /*!< PEN (Bit 3)                                           */
#define UART0_CR1_PEN_Msk                 (0x8UL)                   /*!< PEN (Bitfield-Mask: 0x01)                             */
#define UART0_CR1_STP_Pos                 (2UL)                     /*!< STP (Bit 2)                                           */
#define UART0_CR1_STP_Msk                 (0x4UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define UART0_CR1_LEN_Pos                 (0UL)                     /*!< LEN (Bit 0)                                           */
#define UART0_CR1_LEN_Msk                 (0x3UL)                   /*!< LEN (Bitfield-Mask: 0x03)                             */
/* =========================================================  BAUD  ========================================================== */
#define UART0_BAUD_BAUD_Pos               (0UL)                     /*!< BAUD (Bit 0)                                          */
#define UART0_BAUD_BAUD_Msk               (0xffffUL)                /*!< BAUD (Bitfield-Mask: 0xffff)                          */
/* =======================================================  FIFOCTRL  ======================================================== */
#define UART0_FIFOCTRL_TXFT_Pos           (4UL)                     /*!< TXFT (Bit 4)                                          */
#define UART0_FIFOCTRL_TXFT_Msk           (0xf0UL)                  /*!< TXFT (Bitfield-Mask: 0x0f)                            */
#define UART0_FIFOCTRL_RXFT_Pos           (0UL)                     /*!< RXFT (Bit 0)                                          */
#define UART0_FIFOCTRL_RXFT_Msk           (0xfUL)                   /*!< RXFT (Bitfield-Mask: 0x0f)                            */
/* ========================================================  TIMING0  ======================================================== */
#define UART0_TIMING0_DEDT_Pos            (16UL)                    /*!< DEDT (Bit 16)                                         */
#define UART0_TIMING0_DEDT_Msk            (0xffff0000UL)            /*!< DEDT (Bitfield-Mask: 0xffff)                          */
#define UART0_TIMING0_DEAT_Pos            (0UL)                     /*!< DEAT (Bit 0)                                          */
#define UART0_TIMING0_DEAT_Msk            (0xffffUL)                /*!< DEAT (Bitfield-Mask: 0xffff)                          */
/* ========================================================  TIMING1  ======================================================== */
#define UART0_TIMING1_DRET_Pos            (16UL)                    /*!< DRET (Bit 16)                                         */
#define UART0_TIMING1_DRET_Msk            (0xffff0000UL)            /*!< DRET (Bitfield-Mask: 0xffff)                          */
#define UART0_TIMING1_RDET_Pos            (0UL)                     /*!< RDET (Bit 0)                                          */
#define UART0_TIMING1_RDET_Msk            (0xffffUL)                /*!< RDET (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  TDR  ========================================================== */
#define UART0_TDR_TD_Pos                  (0UL)                     /*!< TD (Bit 0)                                            */
#define UART0_TDR_TD_Msk                  (0x1ffUL)                 /*!< TD (Bitfield-Mask: 0x1ff)                             */
/* ==========================================================  RDR  ========================================================== */
#define UART0_RDR_OVDA_Pos                (16UL)                    /*!< OVDA (Bit 16)                                         */
#define UART0_RDR_OVDA_Msk                (0x7ff0000UL)             /*!< OVDA (Bitfield-Mask: 0x7ff)                           */
#define UART0_RDR_FMST_Pos                (10UL)                    /*!< FMST (Bit 10)                                         */
#define UART0_RDR_FMST_Msk                (0x400UL)                 /*!< FMST (Bitfield-Mask: 0x01)                            */
#define UART0_RDR_PRST_Pos                (9UL)                     /*!< PRST (Bit 9)                                          */
#define UART0_RDR_PRST_Msk                (0x200UL)                 /*!< PRST (Bitfield-Mask: 0x01)                            */
#define UART0_RDR_RD_Pos                  (0UL)                     /*!< RD (Bit 0)                                            */
#define UART0_RDR_RD_Msk                  (0x1ffUL)                 /*!< RD (Bitfield-Mask: 0x1ff)                             */
/* ==========================================================  TAR  ========================================================== */
#define UART0_TAR_TAR_Pos                 (0UL)                     /*!< TAR (Bit 0)                                           */
#define UART0_TAR_TAR_Msk                 (0xffUL)                  /*!< TAR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  RAR  ========================================================== */
#define UART0_RAR_RAR_Pos                 (0UL)                     /*!< RAR (Bit 0)                                           */
#define UART0_RAR_RAR_Msk                 (0xffUL)                  /*!< RAR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  RTO  ========================================================== */
#define UART0_RTO_RTO_Pos                 (0UL)                     /*!< RTO (Bit 0)                                           */
#define UART0_RTO_RTO_Msk                 (0xffffUL)                /*!< RTO (Bitfield-Mask: 0xffff)                           */
/* =========================================================  INTEN  ========================================================= */
#define UART0_INTEN_ABRE_Pos              (16UL)                    /*!< ABRE (Bit 16)                                         */
#define UART0_INTEN_ABRE_Msk              (0x10000UL)               /*!< ABRE (Bitfield-Mask: 0x01)                            */
#define UART0_INTEN_AMIE_Pos              (15UL)                    /*!< AMIE (Bit 15)                                         */
#define UART0_INTEN_AMIE_Msk              (0x8000UL)                /*!< AMIE (Bitfield-Mask: 0x01)                            */
#define UART0_INTEN_IDLE_Pos              (14UL)                    /*!< IDLE (Bit 14)                                         */
#define UART0_INTEN_IDLE_Msk              (0x4000UL)                /*!< IDLE (Bitfield-Mask: 0x01)                            */
#define UART0_INTEN_TBIE_Pos              (13UL)                    /*!< TBIE (Bit 13)                                         */
#define UART0_INTEN_TBIE_Msk              (0x2000UL)                /*!< TBIE (Bitfield-Mask: 0x01)                            */
#define UART0_INTEN_TDIE_Pos              (12UL)                    /*!< TDIE (Bit 12)                                         */
#define UART0_INTEN_TDIE_Msk              (0x1000UL)                /*!< TDIE (Bitfield-Mask: 0x01)                            */
#define UART0_INTEN_RTIE_Pos              (11UL)                    /*!< RTIE (Bit 11)                                         */
#define UART0_INTEN_RTIE_Msk              (0x800UL)                 /*!< RTIE (Bitfield-Mask: 0x01)                            */
#define UART0_INTEN_BKIE_Pos              (10UL)                    /*!< BKIE (Bit 10)                                         */
#define UART0_INTEN_BKIE_Msk              (0x400UL)                 /*!< BKIE (Bitfield-Mask: 0x01)                            */
#define UART0_INTEN_FEIE_Pos              (9UL)                     /*!< FEIE (Bit 9)                                          */
#define UART0_INTEN_FEIE_Msk              (0x200UL)                 /*!< FEIE (Bitfield-Mask: 0x01)                            */
#define UART0_INTEN_PEIE_Pos              (8UL)                     /*!< PEIE (Bit 8)                                          */
#define UART0_INTEN_PEIE_Msk              (0x100UL)                 /*!< PEIE (Bitfield-Mask: 0x01)                            */
#define UART0_INTEN_NOIE_Pos              (7UL)                     /*!< NOIE (Bit 7)                                          */
#define UART0_INTEN_NOIE_Msk              (0x80UL)                  /*!< NOIE (Bitfield-Mask: 0x01)                            */
#define UART0_INTEN_IDIE_Pos              (6UL)                     /*!< IDIE (Bit 6)                                          */
#define UART0_INTEN_IDIE_Msk              (0x40UL)                  /*!< IDIE (Bitfield-Mask: 0x01)                            */
#define UART0_INTEN_TOIE_Pos              (4UL)                     /*!< TOIE (Bit 4)                                          */
#define UART0_INTEN_TOIE_Msk              (0x10UL)                  /*!< TOIE (Bitfield-Mask: 0x01)                            */
#define UART0_INTEN_RUIE_Pos              (3UL)                     /*!< RUIE (Bit 3)                                          */
#define UART0_INTEN_RUIE_Msk              (0x8UL)                   /*!< RUIE (Bitfield-Mask: 0x01)                            */
#define UART0_INTEN_ROIE_Pos              (2UL)                     /*!< ROIE (Bit 2)                                          */
#define UART0_INTEN_ROIE_Msk              (0x4UL)                   /*!< ROIE (Bitfield-Mask: 0x01)                            */
#define UART0_INTEN_TEIE_Pos              (1UL)                     /*!< TEIE (Bit 1)                                          */
#define UART0_INTEN_TEIE_Msk              (0x2UL)                   /*!< TEIE (Bitfield-Mask: 0x01)                            */
#define UART0_INTEN_RFIE_Pos              (0UL)                     /*!< RFIE (Bit 0)                                          */
#define UART0_INTEN_RFIE_Msk              (0x1UL)                   /*!< RFIE (Bitfield-Mask: 0x01)                            */
/* ==========================================================  INT  ========================================================== */
#define UART0_INT_ABRF_Pos                (16UL)                    /*!< ABRF (Bit 16)                                         */
#define UART0_INT_ABRF_Msk                (0x10000UL)               /*!< ABRF (Bitfield-Mask: 0x01)                            */
#define UART0_INT_AMIF_Pos                (15UL)                    /*!< AMIF (Bit 15)                                         */
#define UART0_INT_AMIF_Msk                (0x8000UL)                /*!< AMIF (Bitfield-Mask: 0x01)                            */
#define UART0_INT_IDLF_Pos                (14UL)                    /*!< IDLF (Bit 14)                                         */
#define UART0_INT_IDLF_Msk                (0x4000UL)                /*!< IDLF (Bitfield-Mask: 0x01)                            */
#define UART0_INT_TBIF_Pos                (13UL)                    /*!< TBIF (Bit 13)                                         */
#define UART0_INT_TBIF_Msk                (0x2000UL)                /*!< TBIF (Bitfield-Mask: 0x01)                            */
#define UART0_INT_TDIF_Pos                (12UL)                    /*!< TDIF (Bit 12)                                         */
#define UART0_INT_TDIF_Msk                (0x1000UL)                /*!< TDIF (Bitfield-Mask: 0x01)                            */
#define UART0_INT_RTOI_Pos                (11UL)                    /*!< RTOI (Bit 11)                                         */
#define UART0_INT_RTOI_Msk                (0x800UL)                 /*!< RTOI (Bitfield-Mask: 0x01)                            */
#define UART0_INT_BKIF_Pos                (10UL)                    /*!< BKIF (Bit 10)                                         */
#define UART0_INT_BKIF_Msk                (0x400UL)                 /*!< BKIF (Bitfield-Mask: 0x01)                            */
#define UART0_INT_FEIF_Pos                (9UL)                     /*!< FEIF (Bit 9)                                          */
#define UART0_INT_FEIF_Msk                (0x200UL)                 /*!< FEIF (Bitfield-Mask: 0x01)                            */
#define UART0_INT_PEIF_Pos                (8UL)                     /*!< PEIF (Bit 8)                                          */
#define UART0_INT_PEIF_Msk                (0x100UL)                 /*!< PEIF (Bitfield-Mask: 0x01)                            */
#define UART0_INT_NOIF_Pos                (7UL)                     /*!< NOIF (Bit 7)                                          */
#define UART0_INT_NOIF_Msk                (0x80UL)                  /*!< NOIF (Bitfield-Mask: 0x01)                            */
#define UART0_INT_IDIF_Pos                (6UL)                     /*!< IDIF (Bit 6)                                          */
#define UART0_INT_IDIF_Msk                (0x40UL)                  /*!< IDIF (Bitfield-Mask: 0x01)                            */
#define UART0_INT_TOIF_Pos                (4UL)                     /*!< TOIF (Bit 4)                                          */
#define UART0_INT_TOIF_Msk                (0x10UL)                  /*!< TOIF (Bitfield-Mask: 0x01)                            */
#define UART0_INT_RUIF_Pos                (3UL)                     /*!< RUIF (Bit 3)                                          */
#define UART0_INT_RUIF_Msk                (0x8UL)                   /*!< RUIF (Bitfield-Mask: 0x01)                            */
#define UART0_INT_ROIF_Pos                (2UL)                     /*!< ROIF (Bit 2)                                          */
#define UART0_INT_ROIF_Msk                (0x4UL)                   /*!< ROIF (Bitfield-Mask: 0x01)                            */
#define UART0_INT_TXEI_Pos                (1UL)                     /*!< TXEI (Bit 1)                                          */
#define UART0_INT_TXEI_Msk                (0x2UL)                   /*!< TXEI (Bitfield-Mask: 0x01)                            */
#define UART0_INT_RXFI_Pos                (0UL)                     /*!< RXFI (Bit 0)                                          */
#define UART0_INT_RXFI_Msk                (0x1UL)                   /*!< RXFI (Bitfield-Mask: 0x01)                            */
/* ========================================================  STATUS  ========================================================= */
#define UART0_STATUS_RSE_Pos              (16UL)                    /*!< RSE (Bit 16)                                          */
#define UART0_STATUS_RSE_Msk              (0x10000UL)               /*!< RSE (Bitfield-Mask: 0x01)                             */
#define UART0_STATUS_RFL_Pos              (11UL)                    /*!< RFL (Bit 11)                                          */
#define UART0_STATUS_RFL_Msk              (0xf800UL)                /*!< RFL (Bitfield-Mask: 0x1f)                             */
#define UART0_STATUS_RFF_Pos              (10UL)                    /*!< RFF (Bit 10)                                          */
#define UART0_STATUS_RFF_Msk              (0x400UL)                 /*!< RFF (Bitfield-Mask: 0x01)                             */
#define UART0_STATUS_RFE_Pos              (9UL)                     /*!< RFE (Bit 9)                                           */
#define UART0_STATUS_RFE_Msk              (0x200UL)                 /*!< RFE (Bitfield-Mask: 0x01)                             */
#define UART0_STATUS_RBSY_Pos             (8UL)                     /*!< RBSY (Bit 8)                                          */
#define UART0_STATUS_RBSY_Msk             (0x100UL)                 /*!< RBSY (Bitfield-Mask: 0x01)                            */
#define UART0_STATUS_TFL_Pos              (3UL)                     /*!< TFL (Bit 3)                                           */
#define UART0_STATUS_TFL_Msk              (0xf8UL)                  /*!< TFL (Bitfield-Mask: 0x1f)                             */
#define UART0_STATUS_TFF_Pos              (2UL)                     /*!< TFF (Bit 2)                                           */
#define UART0_STATUS_TFF_Msk              (0x4UL)                   /*!< TFF (Bitfield-Mask: 0x01)                             */
#define UART0_STATUS_TFE_Pos              (1UL)                     /*!< TFE (Bit 1)                                           */
#define UART0_STATUS_TFE_Msk              (0x2UL)                   /*!< TFE (Bitfield-Mask: 0x01)                             */
#define UART0_STATUS_TBSY_Pos             (0UL)                     /*!< TBSY (Bit 0)                                          */
#define UART0_STATUS_TBSY_Msk             (0x1UL)                   /*!< TBSY (Bitfield-Mask: 0x01)                            */


/* =========================================================================================================================== */
/* ================                                           UART1                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define UART1_CR0_ABRM_Pos                (20UL)                    /*!< ABRM (Bit 20)                                         */
#define UART1_CR0_ABRM_Msk                (0x300000UL)              /*!< ABRM (Bitfield-Mask: 0x03)                            */
#define UART1_CR0_OVDIS_Pos               (17UL)                    /*!< OVDIS (Bit 17)                                        */
#define UART1_CR0_OVDIS_Msk               (0x20000UL)               /*!< OVDIS (Bitfield-Mask: 0x01)                           */
#define UART1_CR0_LOOP_Pos                (16UL)                    /*!< LOOP (Bit 16)                                         */
#define UART1_CR0_LOOP_Msk                (0x10000UL)               /*!< LOOP (Bitfield-Mask: 0x01)                            */
#define UART1_CR0_ONEBIT_Pos              (15UL)                    /*!< ONEBIT (Bit 15)                                       */
#define UART1_CR0_ONEBIT_Msk              (0x8000UL)                /*!< ONEBIT (Bitfield-Mask: 0x01)                          */
#define UART1_CR0_RTOM_Pos                (14UL)                    /*!< RTOM (Bit 14)                                         */
#define UART1_CR0_RTOM_Msk                (0x4000UL)                /*!< RTOM (Bitfield-Mask: 0x01)                            */
#define UART1_CR0_NFE_Pos                 (13UL)                    /*!< NFE (Bit 13)                                          */
#define UART1_CR0_NFE_Msk                 (0x2000UL)                /*!< NFE (Bitfield-Mask: 0x01)                             */
#define UART1_CR0_OVER8_Pos               (12UL)                    /*!< OVER8 (Bit 12)                                        */
#define UART1_CR0_OVER8_Msk               (0x1000UL)                /*!< OVER8 (Bitfield-Mask: 0x01)                           */
#define UART1_CR0_RTOE_Pos                (11UL)                    /*!< RTOE (Bit 11)                                         */
#define UART1_CR0_RTOE_Msk                (0x800UL)                 /*!< RTOE (Bitfield-Mask: 0x01)                            */
#define UART1_CR0_TPOL_Pos                (10UL)                    /*!< TPOL (Bit 10)                                         */
#define UART1_CR0_TPOL_Msk                (0x400UL)                 /*!< TPOL (Bitfield-Mask: 0x01)                            */
#define UART1_CR0_RPOL_Pos                (9UL)                     /*!< RPOL (Bit 9)                                          */
#define UART1_CR0_RPOL_Msk                (0x200UL)                 /*!< RPOL (Bitfield-Mask: 0x01)                            */
#define UART1_CR0_SWAP_Pos                (8UL)                     /*!< SWAP (Bit 8)                                          */
#define UART1_CR0_SWAP_Msk                (0x100UL)                 /*!< SWAP (Bitfield-Mask: 0x01)                            */
#define UART1_CR0_OWE_Pos                 (7UL)                     /*!< OWE (Bit 7)                                           */
#define UART1_CR0_OWE_Msk                 (0x80UL)                  /*!< OWE (Bitfield-Mask: 0x01)                             */
#define UART1_CR0_DTE_Pos                 (6UL)                     /*!< DTE (Bit 6)                                           */
#define UART1_CR0_DTE_Msk                 (0x40UL)                  /*!< DTE (Bitfield-Mask: 0x01)                             */
#define UART1_CR0_DRE_Pos                 (5UL)                     /*!< DRE (Bit 5)                                           */
#define UART1_CR0_DRE_Msk                 (0x20UL)                  /*!< DRE (Bitfield-Mask: 0x01)                             */
#define UART1_CR0_TFR_Pos                 (4UL)                     /*!< TFR (Bit 4)                                           */
#define UART1_CR0_TFR_Msk                 (0x10UL)                  /*!< TFR (Bitfield-Mask: 0x01)                             */
#define UART1_CR0_RFR_Pos                 (3UL)                     /*!< RFR (Bit 3)                                           */
#define UART1_CR0_RFR_Msk                 (0x8UL)                   /*!< RFR (Bitfield-Mask: 0x01)                             */
#define UART1_CR0_TE_Pos                  (2UL)                     /*!< TE (Bit 2)                                            */
#define UART1_CR0_TE_Msk                  (0x4UL)                   /*!< TE (Bitfield-Mask: 0x01)                              */
#define UART1_CR0_RE_Pos                  (1UL)                     /*!< RE (Bit 1)                                            */
#define UART1_CR0_RE_Msk                  (0x2UL)                   /*!< RE (Bitfield-Mask: 0x01)                              */
#define UART1_CR0_UE_Pos                  (0UL)                     /*!< UE (Bit 0)                                            */
#define UART1_CR0_UE_Msk                  (0x1UL)                   /*!< UE (Bitfield-Mask: 0x01)                              */
/* ==========================================================  CR1  ========================================================== */
#define UART1_CR1_ABR_Pos                 (21UL)                    /*!< ABR (Bit 21)                                          */
#define UART1_CR1_ABR_Msk                 (0x200000UL)              /*!< ABR (Bitfield-Mask: 0x01)                             */
#define UART1_CR1_IDR_Pos                 (20UL)                    /*!< IDR (Bit 20)                                          */
#define UART1_CR1_IDR_Msk                 (0x100000UL)              /*!< IDR (Bitfield-Mask: 0x01)                             */
#define UART1_CR1_BKR_Pos                 (19UL)                    /*!< BKR (Bit 19)                                          */
#define UART1_CR1_BKR_Msk                 (0x80000UL)               /*!< BKR (Bitfield-Mask: 0x01)                             */
#define UART1_CR1_TEM_Pos                 (18UL)                    /*!< TEM (Bit 18)                                          */
#define UART1_CR1_TEM_Msk                 (0x40000UL)               /*!< TEM (Bitfield-Mask: 0x01)                             */
#define UART1_CR1_REM_Pos                 (17UL)                    /*!< REM (Bit 17)                                          */
#define UART1_CR1_REM_Msk                 (0x20000UL)               /*!< REM (Bitfield-Mask: 0x01)                             */
#define UART1_CR1_EBE_Pos                 (16UL)                    /*!< EBE (Bit 16)                                          */
#define UART1_CR1_EBE_Msk                 (0x10000UL)               /*!< EBE (Bitfield-Mask: 0x01)                             */
#define UART1_CR1_DEP_Pos                 (10UL)                    /*!< DEP (Bit 10)                                          */
#define UART1_CR1_DEP_Msk                 (0x400UL)                 /*!< DEP (Bitfield-Mask: 0x01)                             */
#define UART1_CR1_REP_Pos                 (9UL)                     /*!< REP (Bit 9)                                           */
#define UART1_CR1_REP_Msk                 (0x200UL)                 /*!< REP (Bitfield-Mask: 0x01)                             */
#define UART1_CR1_RS485E_Pos              (8UL)                     /*!< RS485E (Bit 8)                                        */
#define UART1_CR1_RS485E_Msk              (0x100UL)                 /*!< RS485E (Bitfield-Mask: 0x01)                          */
#define UART1_CR1_MSB_Pos                 (7UL)                     /*!< MSB (Bit 7)                                           */
#define UART1_CR1_MSB_Msk                 (0x80UL)                  /*!< MSB (Bitfield-Mask: 0x01)                             */
#define UART1_CR1_SPE_Pos                 (5UL)                     /*!< SPE (Bit 5)                                           */
#define UART1_CR1_SPE_Msk                 (0x20UL)                  /*!< SPE (Bitfield-Mask: 0x01)                             */
#define UART1_CR1_PSEL_Pos                (4UL)                     /*!< PSEL (Bit 4)                                          */
#define UART1_CR1_PSEL_Msk                (0x10UL)                  /*!< PSEL (Bitfield-Mask: 0x01)                            */
#define UART1_CR1_PEN_Pos                 (3UL)                     /*!< PEN (Bit 3)                                           */
#define UART1_CR1_PEN_Msk                 (0x8UL)                   /*!< PEN (Bitfield-Mask: 0x01)                             */
#define UART1_CR1_STP_Pos                 (2UL)                     /*!< STP (Bit 2)                                           */
#define UART1_CR1_STP_Msk                 (0x4UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define UART1_CR1_LEN_Pos                 (0UL)                     /*!< LEN (Bit 0)                                           */
#define UART1_CR1_LEN_Msk                 (0x3UL)                   /*!< LEN (Bitfield-Mask: 0x03)                             */
/* =========================================================  BAUD  ========================================================== */
#define UART1_BAUD_BAUD_Pos               (0UL)                     /*!< BAUD (Bit 0)                                          */
#define UART1_BAUD_BAUD_Msk               (0xffffUL)                /*!< BAUD (Bitfield-Mask: 0xffff)                          */
/* =======================================================  FIFOCTRL  ======================================================== */
#define UART1_FIFOCTRL_TXFT_Pos           (4UL)                     /*!< TXFT (Bit 4)                                          */
#define UART1_FIFOCTRL_TXFT_Msk           (0xf0UL)                  /*!< TXFT (Bitfield-Mask: 0x0f)                            */
#define UART1_FIFOCTRL_RXFT_Pos           (0UL)                     /*!< RXFT (Bit 0)                                          */
#define UART1_FIFOCTRL_RXFT_Msk           (0xfUL)                   /*!< RXFT (Bitfield-Mask: 0x0f)                            */
/* ========================================================  TIMING0  ======================================================== */
#define UART1_TIMING0_DEDT_Pos            (16UL)                    /*!< DEDT (Bit 16)                                         */
#define UART1_TIMING0_DEDT_Msk            (0xffff0000UL)            /*!< DEDT (Bitfield-Mask: 0xffff)                          */
#define UART1_TIMING0_DEAT_Pos            (0UL)                     /*!< DEAT (Bit 0)                                          */
#define UART1_TIMING0_DEAT_Msk            (0xffffUL)                /*!< DEAT (Bitfield-Mask: 0xffff)                          */
/* ========================================================  TIMING1  ======================================================== */
#define UART1_TIMING1_DRET_Pos            (16UL)                    /*!< DRET (Bit 16)                                         */
#define UART1_TIMING1_DRET_Msk            (0xffff0000UL)            /*!< DRET (Bitfield-Mask: 0xffff)                          */
#define UART1_TIMING1_RDET_Pos            (0UL)                     /*!< RDET (Bit 0)                                          */
#define UART1_TIMING1_RDET_Msk            (0xffffUL)                /*!< RDET (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  TDR  ========================================================== */
#define UART1_TDR_TD_Pos                  (0UL)                     /*!< TD (Bit 0)                                            */
#define UART1_TDR_TD_Msk                  (0x1ffUL)                 /*!< TD (Bitfield-Mask: 0x1ff)                             */
/* ==========================================================  RDR  ========================================================== */
#define UART1_RDR_OVDA_Pos                (16UL)                    /*!< OVDA (Bit 16)                                         */
#define UART1_RDR_OVDA_Msk                (0x7ff0000UL)             /*!< OVDA (Bitfield-Mask: 0x7ff)                           */
#define UART1_RDR_FMST_Pos                (10UL)                    /*!< FMST (Bit 10)                                         */
#define UART1_RDR_FMST_Msk                (0x400UL)                 /*!< FMST (Bitfield-Mask: 0x01)                            */
#define UART1_RDR_PRST_Pos                (9UL)                     /*!< PRST (Bit 9)                                          */
#define UART1_RDR_PRST_Msk                (0x200UL)                 /*!< PRST (Bitfield-Mask: 0x01)                            */
#define UART1_RDR_RD_Pos                  (0UL)                     /*!< RD (Bit 0)                                            */
#define UART1_RDR_RD_Msk                  (0x1ffUL)                 /*!< RD (Bitfield-Mask: 0x1ff)                             */
/* ==========================================================  TAR  ========================================================== */
#define UART1_TAR_TAR_Pos                 (0UL)                     /*!< TAR (Bit 0)                                           */
#define UART1_TAR_TAR_Msk                 (0xffUL)                  /*!< TAR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  RAR  ========================================================== */
#define UART1_RAR_RAR_Pos                 (0UL)                     /*!< RAR (Bit 0)                                           */
#define UART1_RAR_RAR_Msk                 (0xffUL)                  /*!< RAR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  RTO  ========================================================== */
#define UART1_RTO_RTO_Pos                 (0UL)                     /*!< RTO (Bit 0)                                           */
#define UART1_RTO_RTO_Msk                 (0xffffUL)                /*!< RTO (Bitfield-Mask: 0xffff)                           */
/* =========================================================  INTEN  ========================================================= */
#define UART1_INTEN_ABRE_Pos              (16UL)                    /*!< ABRE (Bit 16)                                         */
#define UART1_INTEN_ABRE_Msk              (0x10000UL)               /*!< ABRE (Bitfield-Mask: 0x01)                            */
#define UART1_INTEN_AMIE_Pos              (15UL)                    /*!< AMIE (Bit 15)                                         */
#define UART1_INTEN_AMIE_Msk              (0x8000UL)                /*!< AMIE (Bitfield-Mask: 0x01)                            */
#define UART1_INTEN_IDLE_Pos              (14UL)                    /*!< IDLE (Bit 14)                                         */
#define UART1_INTEN_IDLE_Msk              (0x4000UL)                /*!< IDLE (Bitfield-Mask: 0x01)                            */
#define UART1_INTEN_TBIE_Pos              (13UL)                    /*!< TBIE (Bit 13)                                         */
#define UART1_INTEN_TBIE_Msk              (0x2000UL)                /*!< TBIE (Bitfield-Mask: 0x01)                            */
#define UART1_INTEN_TDIE_Pos              (12UL)                    /*!< TDIE (Bit 12)                                         */
#define UART1_INTEN_TDIE_Msk              (0x1000UL)                /*!< TDIE (Bitfield-Mask: 0x01)                            */
#define UART1_INTEN_RTIE_Pos              (11UL)                    /*!< RTIE (Bit 11)                                         */
#define UART1_INTEN_RTIE_Msk              (0x800UL)                 /*!< RTIE (Bitfield-Mask: 0x01)                            */
#define UART1_INTEN_BKIE_Pos              (10UL)                    /*!< BKIE (Bit 10)                                         */
#define UART1_INTEN_BKIE_Msk              (0x400UL)                 /*!< BKIE (Bitfield-Mask: 0x01)                            */
#define UART1_INTEN_FEIE_Pos              (9UL)                     /*!< FEIE (Bit 9)                                          */
#define UART1_INTEN_FEIE_Msk              (0x200UL)                 /*!< FEIE (Bitfield-Mask: 0x01)                            */
#define UART1_INTEN_PEIE_Pos              (8UL)                     /*!< PEIE (Bit 8)                                          */
#define UART1_INTEN_PEIE_Msk              (0x100UL)                 /*!< PEIE (Bitfield-Mask: 0x01)                            */
#define UART1_INTEN_NOIE_Pos              (7UL)                     /*!< NOIE (Bit 7)                                          */
#define UART1_INTEN_NOIE_Msk              (0x80UL)                  /*!< NOIE (Bitfield-Mask: 0x01)                            */
#define UART1_INTEN_IDIE_Pos              (6UL)                     /*!< IDIE (Bit 6)                                          */
#define UART1_INTEN_IDIE_Msk              (0x40UL)                  /*!< IDIE (Bitfield-Mask: 0x01)                            */
#define UART1_INTEN_TOIE_Pos              (4UL)                     /*!< TOIE (Bit 4)                                          */
#define UART1_INTEN_TOIE_Msk              (0x10UL)                  /*!< TOIE (Bitfield-Mask: 0x01)                            */
#define UART1_INTEN_RUIE_Pos              (3UL)                     /*!< RUIE (Bit 3)                                          */
#define UART1_INTEN_RUIE_Msk              (0x8UL)                   /*!< RUIE (Bitfield-Mask: 0x01)                            */
#define UART1_INTEN_ROIE_Pos              (2UL)                     /*!< ROIE (Bit 2)                                          */
#define UART1_INTEN_ROIE_Msk              (0x4UL)                   /*!< ROIE (Bitfield-Mask: 0x01)                            */
#define UART1_INTEN_TEIE_Pos              (1UL)                     /*!< TEIE (Bit 1)                                          */
#define UART1_INTEN_TEIE_Msk              (0x2UL)                   /*!< TEIE (Bitfield-Mask: 0x01)                            */
#define UART1_INTEN_RFIE_Pos              (0UL)                     /*!< RFIE (Bit 0)                                          */
#define UART1_INTEN_RFIE_Msk              (0x1UL)                   /*!< RFIE (Bitfield-Mask: 0x01)                            */
/* ==========================================================  INT  ========================================================== */
#define UART1_INT_ABRF_Pos                (16UL)                    /*!< ABRF (Bit 16)                                         */
#define UART1_INT_ABRF_Msk                (0x10000UL)               /*!< ABRF (Bitfield-Mask: 0x01)                            */
#define UART1_INT_AMIF_Pos                (15UL)                    /*!< AMIF (Bit 15)                                         */
#define UART1_INT_AMIF_Msk                (0x8000UL)                /*!< AMIF (Bitfield-Mask: 0x01)                            */
#define UART1_INT_IDLF_Pos                (14UL)                    /*!< IDLF (Bit 14)                                         */
#define UART1_INT_IDLF_Msk                (0x4000UL)                /*!< IDLF (Bitfield-Mask: 0x01)                            */
#define UART1_INT_TBIF_Pos                (13UL)                    /*!< TBIF (Bit 13)                                         */
#define UART1_INT_TBIF_Msk                (0x2000UL)                /*!< TBIF (Bitfield-Mask: 0x01)                            */
#define UART1_INT_TDIF_Pos                (12UL)                    /*!< TDIF (Bit 12)                                         */
#define UART1_INT_TDIF_Msk                (0x1000UL)                /*!< TDIF (Bitfield-Mask: 0x01)                            */
#define UART1_INT_RTOI_Pos                (11UL)                    /*!< RTOI (Bit 11)                                         */
#define UART1_INT_RTOI_Msk                (0x800UL)                 /*!< RTOI (Bitfield-Mask: 0x01)                            */
#define UART1_INT_BKIF_Pos                (10UL)                    /*!< BKIF (Bit 10)                                         */
#define UART1_INT_BKIF_Msk                (0x400UL)                 /*!< BKIF (Bitfield-Mask: 0x01)                            */
#define UART1_INT_FEIF_Pos                (9UL)                     /*!< FEIF (Bit 9)                                          */
#define UART1_INT_FEIF_Msk                (0x200UL)                 /*!< FEIF (Bitfield-Mask: 0x01)                            */
#define UART1_INT_PEIF_Pos                (8UL)                     /*!< PEIF (Bit 8)                                          */
#define UART1_INT_PEIF_Msk                (0x100UL)                 /*!< PEIF (Bitfield-Mask: 0x01)                            */
#define UART1_INT_NOIF_Pos                (7UL)                     /*!< NOIF (Bit 7)                                          */
#define UART1_INT_NOIF_Msk                (0x80UL)                  /*!< NOIF (Bitfield-Mask: 0x01)                            */
#define UART1_INT_IDIF_Pos                (6UL)                     /*!< IDIF (Bit 6)                                          */
#define UART1_INT_IDIF_Msk                (0x40UL)                  /*!< IDIF (Bitfield-Mask: 0x01)                            */
#define UART1_INT_TOIF_Pos                (4UL)                     /*!< TOIF (Bit 4)                                          */
#define UART1_INT_TOIF_Msk                (0x10UL)                  /*!< TOIF (Bitfield-Mask: 0x01)                            */
#define UART1_INT_RUIF_Pos                (3UL)                     /*!< RUIF (Bit 3)                                          */
#define UART1_INT_RUIF_Msk                (0x8UL)                   /*!< RUIF (Bitfield-Mask: 0x01)                            */
#define UART1_INT_ROIF_Pos                (2UL)                     /*!< ROIF (Bit 2)                                          */
#define UART1_INT_ROIF_Msk                (0x4UL)                   /*!< ROIF (Bitfield-Mask: 0x01)                            */
#define UART1_INT_TXEI_Pos                (1UL)                     /*!< TXEI (Bit 1)                                          */
#define UART1_INT_TXEI_Msk                (0x2UL)                   /*!< TXEI (Bitfield-Mask: 0x01)                            */
#define UART1_INT_RXFI_Pos                (0UL)                     /*!< RXFI (Bit 0)                                          */
#define UART1_INT_RXFI_Msk                (0x1UL)                   /*!< RXFI (Bitfield-Mask: 0x01)                            */
/* ========================================================  STATUS  ========================================================= */
#define UART1_STATUS_RSE_Pos              (16UL)                    /*!< RSE (Bit 16)                                          */
#define UART1_STATUS_RSE_Msk              (0x10000UL)               /*!< RSE (Bitfield-Mask: 0x01)                             */
#define UART1_STATUS_RFL_Pos              (11UL)                    /*!< RFL (Bit 11)                                          */
#define UART1_STATUS_RFL_Msk              (0xf800UL)                /*!< RFL (Bitfield-Mask: 0x1f)                             */
#define UART1_STATUS_RFF_Pos              (10UL)                    /*!< RFF (Bit 10)                                          */
#define UART1_STATUS_RFF_Msk              (0x400UL)                 /*!< RFF (Bitfield-Mask: 0x01)                             */
#define UART1_STATUS_RFE_Pos              (9UL)                     /*!< RFE (Bit 9)                                           */
#define UART1_STATUS_RFE_Msk              (0x200UL)                 /*!< RFE (Bitfield-Mask: 0x01)                             */
#define UART1_STATUS_RBSY_Pos             (8UL)                     /*!< RBSY (Bit 8)                                          */
#define UART1_STATUS_RBSY_Msk             (0x100UL)                 /*!< RBSY (Bitfield-Mask: 0x01)                            */
#define UART1_STATUS_TFL_Pos              (3UL)                     /*!< TFL (Bit 3)                                           */
#define UART1_STATUS_TFL_Msk              (0xf8UL)                  /*!< TFL (Bitfield-Mask: 0x1f)                             */
#define UART1_STATUS_TFF_Pos              (2UL)                     /*!< TFF (Bit 2)                                           */
#define UART1_STATUS_TFF_Msk              (0x4UL)                   /*!< TFF (Bitfield-Mask: 0x01)                             */
#define UART1_STATUS_TFE_Pos              (1UL)                     /*!< TFE (Bit 1)                                           */
#define UART1_STATUS_TFE_Msk              (0x2UL)                   /*!< TFE (Bitfield-Mask: 0x01)                             */
#define UART1_STATUS_TBSY_Pos             (0UL)                     /*!< TBSY (Bit 0)                                          */
#define UART1_STATUS_TBSY_Msk             (0x1UL)                   /*!< TBSY (Bitfield-Mask: 0x01)                            */


/* =========================================================================================================================== */
/* ================                                           UART2                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define UART2_CR0_ABRM_Pos                (20UL)                    /*!< ABRM (Bit 20)                                         */
#define UART2_CR0_ABRM_Msk                (0x300000UL)              /*!< ABRM (Bitfield-Mask: 0x03)                            */
#define UART2_CR0_OVDIS_Pos               (17UL)                    /*!< OVDIS (Bit 17)                                        */
#define UART2_CR0_OVDIS_Msk               (0x20000UL)               /*!< OVDIS (Bitfield-Mask: 0x01)                           */
#define UART2_CR0_LOOP_Pos                (16UL)                    /*!< LOOP (Bit 16)                                         */
#define UART2_CR0_LOOP_Msk                (0x10000UL)               /*!< LOOP (Bitfield-Mask: 0x01)                            */
#define UART2_CR0_ONEBIT_Pos              (15UL)                    /*!< ONEBIT (Bit 15)                                       */
#define UART2_CR0_ONEBIT_Msk              (0x8000UL)                /*!< ONEBIT (Bitfield-Mask: 0x01)                          */
#define UART2_CR0_RTOM_Pos                (14UL)                    /*!< RTOM (Bit 14)                                         */
#define UART2_CR0_RTOM_Msk                (0x4000UL)                /*!< RTOM (Bitfield-Mask: 0x01)                            */
#define UART2_CR0_NFE_Pos                 (13UL)                    /*!< NFE (Bit 13)                                          */
#define UART2_CR0_NFE_Msk                 (0x2000UL)                /*!< NFE (Bitfield-Mask: 0x01)                             */
#define UART2_CR0_OVER8_Pos               (12UL)                    /*!< OVER8 (Bit 12)                                        */
#define UART2_CR0_OVER8_Msk               (0x1000UL)                /*!< OVER8 (Bitfield-Mask: 0x01)                           */
#define UART2_CR0_RTOE_Pos                (11UL)                    /*!< RTOE (Bit 11)                                         */
#define UART2_CR0_RTOE_Msk                (0x800UL)                 /*!< RTOE (Bitfield-Mask: 0x01)                            */
#define UART2_CR0_TPOL_Pos                (10UL)                    /*!< TPOL (Bit 10)                                         */
#define UART2_CR0_TPOL_Msk                (0x400UL)                 /*!< TPOL (Bitfield-Mask: 0x01)                            */
#define UART2_CR0_RPOL_Pos                (9UL)                     /*!< RPOL (Bit 9)                                          */
#define UART2_CR0_RPOL_Msk                (0x200UL)                 /*!< RPOL (Bitfield-Mask: 0x01)                            */
#define UART2_CR0_SWAP_Pos                (8UL)                     /*!< SWAP (Bit 8)                                          */
#define UART2_CR0_SWAP_Msk                (0x100UL)                 /*!< SWAP (Bitfield-Mask: 0x01)                            */
#define UART2_CR0_OWE_Pos                 (7UL)                     /*!< OWE (Bit 7)                                           */
#define UART2_CR0_OWE_Msk                 (0x80UL)                  /*!< OWE (Bitfield-Mask: 0x01)                             */
#define UART2_CR0_DTE_Pos                 (6UL)                     /*!< DTE (Bit 6)                                           */
#define UART2_CR0_DTE_Msk                 (0x40UL)                  /*!< DTE (Bitfield-Mask: 0x01)                             */
#define UART2_CR0_DRE_Pos                 (5UL)                     /*!< DRE (Bit 5)                                           */
#define UART2_CR0_DRE_Msk                 (0x20UL)                  /*!< DRE (Bitfield-Mask: 0x01)                             */
#define UART2_CR0_TFR_Pos                 (4UL)                     /*!< TFR (Bit 4)                                           */
#define UART2_CR0_TFR_Msk                 (0x10UL)                  /*!< TFR (Bitfield-Mask: 0x01)                             */
#define UART2_CR0_RFR_Pos                 (3UL)                     /*!< RFR (Bit 3)                                           */
#define UART2_CR0_RFR_Msk                 (0x8UL)                   /*!< RFR (Bitfield-Mask: 0x01)                             */
#define UART2_CR0_TE_Pos                  (2UL)                     /*!< TE (Bit 2)                                            */
#define UART2_CR0_TE_Msk                  (0x4UL)                   /*!< TE (Bitfield-Mask: 0x01)                              */
#define UART2_CR0_RE_Pos                  (1UL)                     /*!< RE (Bit 1)                                            */
#define UART2_CR0_RE_Msk                  (0x2UL)                   /*!< RE (Bitfield-Mask: 0x01)                              */
#define UART2_CR0_UE_Pos                  (0UL)                     /*!< UE (Bit 0)                                            */
#define UART2_CR0_UE_Msk                  (0x1UL)                   /*!< UE (Bitfield-Mask: 0x01)                              */
/* ==========================================================  CR1  ========================================================== */
#define UART2_CR1_ABR_Pos                 (21UL)                    /*!< ABR (Bit 21)                                          */
#define UART2_CR1_ABR_Msk                 (0x200000UL)              /*!< ABR (Bitfield-Mask: 0x01)                             */
#define UART2_CR1_IDR_Pos                 (20UL)                    /*!< IDR (Bit 20)                                          */
#define UART2_CR1_IDR_Msk                 (0x100000UL)              /*!< IDR (Bitfield-Mask: 0x01)                             */
#define UART2_CR1_BKR_Pos                 (19UL)                    /*!< BKR (Bit 19)                                          */
#define UART2_CR1_BKR_Msk                 (0x80000UL)               /*!< BKR (Bitfield-Mask: 0x01)                             */
#define UART2_CR1_TEM_Pos                 (18UL)                    /*!< TEM (Bit 18)                                          */
#define UART2_CR1_TEM_Msk                 (0x40000UL)               /*!< TEM (Bitfield-Mask: 0x01)                             */
#define UART2_CR1_REM_Pos                 (17UL)                    /*!< REM (Bit 17)                                          */
#define UART2_CR1_REM_Msk                 (0x20000UL)               /*!< REM (Bitfield-Mask: 0x01)                             */
#define UART2_CR1_EBE_Pos                 (16UL)                    /*!< EBE (Bit 16)                                          */
#define UART2_CR1_EBE_Msk                 (0x10000UL)               /*!< EBE (Bitfield-Mask: 0x01)                             */
#define UART2_CR1_DEP_Pos                 (10UL)                    /*!< DEP (Bit 10)                                          */
#define UART2_CR1_DEP_Msk                 (0x400UL)                 /*!< DEP (Bitfield-Mask: 0x01)                             */
#define UART2_CR1_REP_Pos                 (9UL)                     /*!< REP (Bit 9)                                           */
#define UART2_CR1_REP_Msk                 (0x200UL)                 /*!< REP (Bitfield-Mask: 0x01)                             */
#define UART2_CR1_RS485E_Pos              (8UL)                     /*!< RS485E (Bit 8)                                        */
#define UART2_CR1_RS485E_Msk              (0x100UL)                 /*!< RS485E (Bitfield-Mask: 0x01)                          */
#define UART2_CR1_MSB_Pos                 (7UL)                     /*!< MSB (Bit 7)                                           */
#define UART2_CR1_MSB_Msk                 (0x80UL)                  /*!< MSB (Bitfield-Mask: 0x01)                             */
#define UART2_CR1_SPE_Pos                 (5UL)                     /*!< SPE (Bit 5)                                           */
#define UART2_CR1_SPE_Msk                 (0x20UL)                  /*!< SPE (Bitfield-Mask: 0x01)                             */
#define UART2_CR1_PSEL_Pos                (4UL)                     /*!< PSEL (Bit 4)                                          */
#define UART2_CR1_PSEL_Msk                (0x10UL)                  /*!< PSEL (Bitfield-Mask: 0x01)                            */
#define UART2_CR1_PEN_Pos                 (3UL)                     /*!< PEN (Bit 3)                                           */
#define UART2_CR1_PEN_Msk                 (0x8UL)                   /*!< PEN (Bitfield-Mask: 0x01)                             */
#define UART2_CR1_STP_Pos                 (2UL)                     /*!< STP (Bit 2)                                           */
#define UART2_CR1_STP_Msk                 (0x4UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define UART2_CR1_LEN_Pos                 (0UL)                     /*!< LEN (Bit 0)                                           */
#define UART2_CR1_LEN_Msk                 (0x3UL)                   /*!< LEN (Bitfield-Mask: 0x03)                             */
/* =========================================================  BAUD  ========================================================== */
#define UART2_BAUD_BAUD_Pos               (0UL)                     /*!< BAUD (Bit 0)                                          */
#define UART2_BAUD_BAUD_Msk               (0xffffUL)                /*!< BAUD (Bitfield-Mask: 0xffff)                          */
/* =======================================================  FIFOCTRL  ======================================================== */
#define UART2_FIFOCTRL_TXFT_Pos           (4UL)                     /*!< TXFT (Bit 4)                                          */
#define UART2_FIFOCTRL_TXFT_Msk           (0xf0UL)                  /*!< TXFT (Bitfield-Mask: 0x0f)                            */
#define UART2_FIFOCTRL_RXFT_Pos           (0UL)                     /*!< RXFT (Bit 0)                                          */
#define UART2_FIFOCTRL_RXFT_Msk           (0xfUL)                   /*!< RXFT (Bitfield-Mask: 0x0f)                            */
/* ========================================================  TIMING0  ======================================================== */
#define UART2_TIMING0_DEDT_Pos            (16UL)                    /*!< DEDT (Bit 16)                                         */
#define UART2_TIMING0_DEDT_Msk            (0xffff0000UL)            /*!< DEDT (Bitfield-Mask: 0xffff)                          */
#define UART2_TIMING0_DEAT_Pos            (0UL)                     /*!< DEAT (Bit 0)                                          */
#define UART2_TIMING0_DEAT_Msk            (0xffffUL)                /*!< DEAT (Bitfield-Mask: 0xffff)                          */
/* ========================================================  TIMING1  ======================================================== */
#define UART2_TIMING1_DRET_Pos            (16UL)                    /*!< DRET (Bit 16)                                         */
#define UART2_TIMING1_DRET_Msk            (0xffff0000UL)            /*!< DRET (Bitfield-Mask: 0xffff)                          */
#define UART2_TIMING1_RDET_Pos            (0UL)                     /*!< RDET (Bit 0)                                          */
#define UART2_TIMING1_RDET_Msk            (0xffffUL)                /*!< RDET (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  TDR  ========================================================== */
#define UART2_TDR_TD_Pos                  (0UL)                     /*!< TD (Bit 0)                                            */
#define UART2_TDR_TD_Msk                  (0x1ffUL)                 /*!< TD (Bitfield-Mask: 0x1ff)                             */
/* ==========================================================  RDR  ========================================================== */
#define UART2_RDR_OVDA_Pos                (16UL)                    /*!< OVDA (Bit 16)                                         */
#define UART2_RDR_OVDA_Msk                (0x7ff0000UL)             /*!< OVDA (Bitfield-Mask: 0x7ff)                           */
#define UART2_RDR_FMST_Pos                (10UL)                    /*!< FMST (Bit 10)                                         */
#define UART2_RDR_FMST_Msk                (0x400UL)                 /*!< FMST (Bitfield-Mask: 0x01)                            */
#define UART2_RDR_PRST_Pos                (9UL)                     /*!< PRST (Bit 9)                                          */
#define UART2_RDR_PRST_Msk                (0x200UL)                 /*!< PRST (Bitfield-Mask: 0x01)                            */
#define UART2_RDR_RD_Pos                  (0UL)                     /*!< RD (Bit 0)                                            */
#define UART2_RDR_RD_Msk                  (0x1ffUL)                 /*!< RD (Bitfield-Mask: 0x1ff)                             */
/* ==========================================================  TAR  ========================================================== */
#define UART2_TAR_TAR_Pos                 (0UL)                     /*!< TAR (Bit 0)                                           */
#define UART2_TAR_TAR_Msk                 (0xffUL)                  /*!< TAR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  RAR  ========================================================== */
#define UART2_RAR_RAR_Pos                 (0UL)                     /*!< RAR (Bit 0)                                           */
#define UART2_RAR_RAR_Msk                 (0xffUL)                  /*!< RAR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  RTO  ========================================================== */
#define UART2_RTO_RTO_Pos                 (0UL)                     /*!< RTO (Bit 0)                                           */
#define UART2_RTO_RTO_Msk                 (0xffffUL)                /*!< RTO (Bitfield-Mask: 0xffff)                           */
/* =========================================================  INTEN  ========================================================= */
#define UART2_INTEN_ABRE_Pos              (16UL)                    /*!< ABRE (Bit 16)                                         */
#define UART2_INTEN_ABRE_Msk              (0x10000UL)               /*!< ABRE (Bitfield-Mask: 0x01)                            */
#define UART2_INTEN_AMIE_Pos              (15UL)                    /*!< AMIE (Bit 15)                                         */
#define UART2_INTEN_AMIE_Msk              (0x8000UL)                /*!< AMIE (Bitfield-Mask: 0x01)                            */
#define UART2_INTEN_IDLE_Pos              (14UL)                    /*!< IDLE (Bit 14)                                         */
#define UART2_INTEN_IDLE_Msk              (0x4000UL)                /*!< IDLE (Bitfield-Mask: 0x01)                            */
#define UART2_INTEN_TBIE_Pos              (13UL)                    /*!< TBIE (Bit 13)                                         */
#define UART2_INTEN_TBIE_Msk              (0x2000UL)                /*!< TBIE (Bitfield-Mask: 0x01)                            */
#define UART2_INTEN_TDIE_Pos              (12UL)                    /*!< TDIE (Bit 12)                                         */
#define UART2_INTEN_TDIE_Msk              (0x1000UL)                /*!< TDIE (Bitfield-Mask: 0x01)                            */
#define UART2_INTEN_RTIE_Pos              (11UL)                    /*!< RTIE (Bit 11)                                         */
#define UART2_INTEN_RTIE_Msk              (0x800UL)                 /*!< RTIE (Bitfield-Mask: 0x01)                            */
#define UART2_INTEN_BKIE_Pos              (10UL)                    /*!< BKIE (Bit 10)                                         */
#define UART2_INTEN_BKIE_Msk              (0x400UL)                 /*!< BKIE (Bitfield-Mask: 0x01)                            */
#define UART2_INTEN_FEIE_Pos              (9UL)                     /*!< FEIE (Bit 9)                                          */
#define UART2_INTEN_FEIE_Msk              (0x200UL)                 /*!< FEIE (Bitfield-Mask: 0x01)                            */
#define UART2_INTEN_PEIE_Pos              (8UL)                     /*!< PEIE (Bit 8)                                          */
#define UART2_INTEN_PEIE_Msk              (0x100UL)                 /*!< PEIE (Bitfield-Mask: 0x01)                            */
#define UART2_INTEN_NOIE_Pos              (7UL)                     /*!< NOIE (Bit 7)                                          */
#define UART2_INTEN_NOIE_Msk              (0x80UL)                  /*!< NOIE (Bitfield-Mask: 0x01)                            */
#define UART2_INTEN_IDIE_Pos              (6UL)                     /*!< IDIE (Bit 6)                                          */
#define UART2_INTEN_IDIE_Msk              (0x40UL)                  /*!< IDIE (Bitfield-Mask: 0x01)                            */
#define UART2_INTEN_TOIE_Pos              (4UL)                     /*!< TOIE (Bit 4)                                          */
#define UART2_INTEN_TOIE_Msk              (0x10UL)                  /*!< TOIE (Bitfield-Mask: 0x01)                            */
#define UART2_INTEN_RUIE_Pos              (3UL)                     /*!< RUIE (Bit 3)                                          */
#define UART2_INTEN_RUIE_Msk              (0x8UL)                   /*!< RUIE (Bitfield-Mask: 0x01)                            */
#define UART2_INTEN_ROIE_Pos              (2UL)                     /*!< ROIE (Bit 2)                                          */
#define UART2_INTEN_ROIE_Msk              (0x4UL)                   /*!< ROIE (Bitfield-Mask: 0x01)                            */
#define UART2_INTEN_TEIE_Pos              (1UL)                     /*!< TEIE (Bit 1)                                          */
#define UART2_INTEN_TEIE_Msk              (0x2UL)                   /*!< TEIE (Bitfield-Mask: 0x01)                            */
#define UART2_INTEN_RFIE_Pos              (0UL)                     /*!< RFIE (Bit 0)                                          */
#define UART2_INTEN_RFIE_Msk              (0x1UL)                   /*!< RFIE (Bitfield-Mask: 0x01)                            */
/* ==========================================================  INT  ========================================================== */
#define UART2_INT_ABRF_Pos                (16UL)                    /*!< ABRF (Bit 16)                                         */
#define UART2_INT_ABRF_Msk                (0x10000UL)               /*!< ABRF (Bitfield-Mask: 0x01)                            */
#define UART2_INT_AMIF_Pos                (15UL)                    /*!< AMIF (Bit 15)                                         */
#define UART2_INT_AMIF_Msk                (0x8000UL)                /*!< AMIF (Bitfield-Mask: 0x01)                            */
#define UART2_INT_IDLF_Pos                (14UL)                    /*!< IDLF (Bit 14)                                         */
#define UART2_INT_IDLF_Msk                (0x4000UL)                /*!< IDLF (Bitfield-Mask: 0x01)                            */
#define UART2_INT_TBIF_Pos                (13UL)                    /*!< TBIF (Bit 13)                                         */
#define UART2_INT_TBIF_Msk                (0x2000UL)                /*!< TBIF (Bitfield-Mask: 0x01)                            */
#define UART2_INT_TDIF_Pos                (12UL)                    /*!< TDIF (Bit 12)                                         */
#define UART2_INT_TDIF_Msk                (0x1000UL)                /*!< TDIF (Bitfield-Mask: 0x01)                            */
#define UART2_INT_RTOI_Pos                (11UL)                    /*!< RTOI (Bit 11)                                         */
#define UART2_INT_RTOI_Msk                (0x800UL)                 /*!< RTOI (Bitfield-Mask: 0x01)                            */
#define UART2_INT_BKIF_Pos                (10UL)                    /*!< BKIF (Bit 10)                                         */
#define UART2_INT_BKIF_Msk                (0x400UL)                 /*!< BKIF (Bitfield-Mask: 0x01)                            */
#define UART2_INT_FEIF_Pos                (9UL)                     /*!< FEIF (Bit 9)                                          */
#define UART2_INT_FEIF_Msk                (0x200UL)                 /*!< FEIF (Bitfield-Mask: 0x01)                            */
#define UART2_INT_PEIF_Pos                (8UL)                     /*!< PEIF (Bit 8)                                          */
#define UART2_INT_PEIF_Msk                (0x100UL)                 /*!< PEIF (Bitfield-Mask: 0x01)                            */
#define UART2_INT_NOIF_Pos                (7UL)                     /*!< NOIF (Bit 7)                                          */
#define UART2_INT_NOIF_Msk                (0x80UL)                  /*!< NOIF (Bitfield-Mask: 0x01)                            */
#define UART2_INT_IDIF_Pos                (6UL)                     /*!< IDIF (Bit 6)                                          */
#define UART2_INT_IDIF_Msk                (0x40UL)                  /*!< IDIF (Bitfield-Mask: 0x01)                            */
#define UART2_INT_TOIF_Pos                (4UL)                     /*!< TOIF (Bit 4)                                          */
#define UART2_INT_TOIF_Msk                (0x10UL)                  /*!< TOIF (Bitfield-Mask: 0x01)                            */
#define UART2_INT_RUIF_Pos                (3UL)                     /*!< RUIF (Bit 3)                                          */
#define UART2_INT_RUIF_Msk                (0x8UL)                   /*!< RUIF (Bitfield-Mask: 0x01)                            */
#define UART2_INT_ROIF_Pos                (2UL)                     /*!< ROIF (Bit 2)                                          */
#define UART2_INT_ROIF_Msk                (0x4UL)                   /*!< ROIF (Bitfield-Mask: 0x01)                            */
#define UART2_INT_TXEI_Pos                (1UL)                     /*!< TXEI (Bit 1)                                          */
#define UART2_INT_TXEI_Msk                (0x2UL)                   /*!< TXEI (Bitfield-Mask: 0x01)                            */
#define UART2_INT_RXFI_Pos                (0UL)                     /*!< RXFI (Bit 0)                                          */
#define UART2_INT_RXFI_Msk                (0x1UL)                   /*!< RXFI (Bitfield-Mask: 0x01)                            */
/* ========================================================  STATUS  ========================================================= */
#define UART2_STATUS_RSE_Pos              (16UL)                    /*!< RSE (Bit 16)                                          */
#define UART2_STATUS_RSE_Msk              (0x10000UL)               /*!< RSE (Bitfield-Mask: 0x01)                             */
#define UART2_STATUS_RFL_Pos              (11UL)                    /*!< RFL (Bit 11)                                          */
#define UART2_STATUS_RFL_Msk              (0xf800UL)                /*!< RFL (Bitfield-Mask: 0x1f)                             */
#define UART2_STATUS_RFF_Pos              (10UL)                    /*!< RFF (Bit 10)                                          */
#define UART2_STATUS_RFF_Msk              (0x400UL)                 /*!< RFF (Bitfield-Mask: 0x01)                             */
#define UART2_STATUS_RFE_Pos              (9UL)                     /*!< RFE (Bit 9)                                           */
#define UART2_STATUS_RFE_Msk              (0x200UL)                 /*!< RFE (Bitfield-Mask: 0x01)                             */
#define UART2_STATUS_RBSY_Pos             (8UL)                     /*!< RBSY (Bit 8)                                          */
#define UART2_STATUS_RBSY_Msk             (0x100UL)                 /*!< RBSY (Bitfield-Mask: 0x01)                            */
#define UART2_STATUS_TFL_Pos              (3UL)                     /*!< TFL (Bit 3)                                           */
#define UART2_STATUS_TFL_Msk              (0xf8UL)                  /*!< TFL (Bitfield-Mask: 0x1f)                             */
#define UART2_STATUS_TFF_Pos              (2UL)                     /*!< TFF (Bit 2)                                           */
#define UART2_STATUS_TFF_Msk              (0x4UL)                   /*!< TFF (Bitfield-Mask: 0x01)                             */
#define UART2_STATUS_TFE_Pos              (1UL)                     /*!< TFE (Bit 1)                                           */
#define UART2_STATUS_TFE_Msk              (0x2UL)                   /*!< TFE (Bitfield-Mask: 0x01)                             */
#define UART2_STATUS_TBSY_Pos             (0UL)                     /*!< TBSY (Bit 0)                                          */
#define UART2_STATUS_TBSY_Msk             (0x1UL)                   /*!< TBSY (Bitfield-Mask: 0x01)                            */


/* =========================================================================================================================== */
/* ================                                           UART3                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define UART3_CR0_ABRM_Pos                (20UL)                    /*!< ABRM (Bit 20)                                         */
#define UART3_CR0_ABRM_Msk                (0x300000UL)              /*!< ABRM (Bitfield-Mask: 0x03)                            */
#define UART3_CR0_OVDIS_Pos               (17UL)                    /*!< OVDIS (Bit 17)                                        */
#define UART3_CR0_OVDIS_Msk               (0x20000UL)               /*!< OVDIS (Bitfield-Mask: 0x01)                           */
#define UART3_CR0_LOOP_Pos                (16UL)                    /*!< LOOP (Bit 16)                                         */
#define UART3_CR0_LOOP_Msk                (0x10000UL)               /*!< LOOP (Bitfield-Mask: 0x01)                            */
#define UART3_CR0_ONEBIT_Pos              (15UL)                    /*!< ONEBIT (Bit 15)                                       */
#define UART3_CR0_ONEBIT_Msk              (0x8000UL)                /*!< ONEBIT (Bitfield-Mask: 0x01)                          */
#define UART3_CR0_RTOM_Pos                (14UL)                    /*!< RTOM (Bit 14)                                         */
#define UART3_CR0_RTOM_Msk                (0x4000UL)                /*!< RTOM (Bitfield-Mask: 0x01)                            */
#define UART3_CR0_NFE_Pos                 (13UL)                    /*!< NFE (Bit 13)                                          */
#define UART3_CR0_NFE_Msk                 (0x2000UL)                /*!< NFE (Bitfield-Mask: 0x01)                             */
#define UART3_CR0_OVER8_Pos               (12UL)                    /*!< OVER8 (Bit 12)                                        */
#define UART3_CR0_OVER8_Msk               (0x1000UL)                /*!< OVER8 (Bitfield-Mask: 0x01)                           */
#define UART3_CR0_RTOE_Pos                (11UL)                    /*!< RTOE (Bit 11)                                         */
#define UART3_CR0_RTOE_Msk                (0x800UL)                 /*!< RTOE (Bitfield-Mask: 0x01)                            */
#define UART3_CR0_TPOL_Pos                (10UL)                    /*!< TPOL (Bit 10)                                         */
#define UART3_CR0_TPOL_Msk                (0x400UL)                 /*!< TPOL (Bitfield-Mask: 0x01)                            */
#define UART3_CR0_RPOL_Pos                (9UL)                     /*!< RPOL (Bit 9)                                          */
#define UART3_CR0_RPOL_Msk                (0x200UL)                 /*!< RPOL (Bitfield-Mask: 0x01)                            */
#define UART3_CR0_SWAP_Pos                (8UL)                     /*!< SWAP (Bit 8)                                          */
#define UART3_CR0_SWAP_Msk                (0x100UL)                 /*!< SWAP (Bitfield-Mask: 0x01)                            */
#define UART3_CR0_OWE_Pos                 (7UL)                     /*!< OWE (Bit 7)                                           */
#define UART3_CR0_OWE_Msk                 (0x80UL)                  /*!< OWE (Bitfield-Mask: 0x01)                             */
#define UART3_CR0_DTE_Pos                 (6UL)                     /*!< DTE (Bit 6)                                           */
#define UART3_CR0_DTE_Msk                 (0x40UL)                  /*!< DTE (Bitfield-Mask: 0x01)                             */
#define UART3_CR0_DRE_Pos                 (5UL)                     /*!< DRE (Bit 5)                                           */
#define UART3_CR0_DRE_Msk                 (0x20UL)                  /*!< DRE (Bitfield-Mask: 0x01)                             */
#define UART3_CR0_TFR_Pos                 (4UL)                     /*!< TFR (Bit 4)                                           */
#define UART3_CR0_TFR_Msk                 (0x10UL)                  /*!< TFR (Bitfield-Mask: 0x01)                             */
#define UART3_CR0_RFR_Pos                 (3UL)                     /*!< RFR (Bit 3)                                           */
#define UART3_CR0_RFR_Msk                 (0x8UL)                   /*!< RFR (Bitfield-Mask: 0x01)                             */
#define UART3_CR0_TE_Pos                  (2UL)                     /*!< TE (Bit 2)                                            */
#define UART3_CR0_TE_Msk                  (0x4UL)                   /*!< TE (Bitfield-Mask: 0x01)                              */
#define UART3_CR0_RE_Pos                  (1UL)                     /*!< RE (Bit 1)                                            */
#define UART3_CR0_RE_Msk                  (0x2UL)                   /*!< RE (Bitfield-Mask: 0x01)                              */
#define UART3_CR0_UE_Pos                  (0UL)                     /*!< UE (Bit 0)                                            */
#define UART3_CR0_UE_Msk                  (0x1UL)                   /*!< UE (Bitfield-Mask: 0x01)                              */
/* ==========================================================  CR1  ========================================================== */
#define UART3_CR1_ABR_Pos                 (21UL)                    /*!< ABR (Bit 21)                                          */
#define UART3_CR1_ABR_Msk                 (0x200000UL)              /*!< ABR (Bitfield-Mask: 0x01)                             */
#define UART3_CR1_IDR_Pos                 (20UL)                    /*!< IDR (Bit 20)                                          */
#define UART3_CR1_IDR_Msk                 (0x100000UL)              /*!< IDR (Bitfield-Mask: 0x01)                             */
#define UART3_CR1_BKR_Pos                 (19UL)                    /*!< BKR (Bit 19)                                          */
#define UART3_CR1_BKR_Msk                 (0x80000UL)               /*!< BKR (Bitfield-Mask: 0x01)                             */
#define UART3_CR1_TEM_Pos                 (18UL)                    /*!< TEM (Bit 18)                                          */
#define UART3_CR1_TEM_Msk                 (0x40000UL)               /*!< TEM (Bitfield-Mask: 0x01)                             */
#define UART3_CR1_REM_Pos                 (17UL)                    /*!< REM (Bit 17)                                          */
#define UART3_CR1_REM_Msk                 (0x20000UL)               /*!< REM (Bitfield-Mask: 0x01)                             */
#define UART3_CR1_EBE_Pos                 (16UL)                    /*!< EBE (Bit 16)                                          */
#define UART3_CR1_EBE_Msk                 (0x10000UL)               /*!< EBE (Bitfield-Mask: 0x01)                             */
#define UART3_CR1_DEP_Pos                 (10UL)                    /*!< DEP (Bit 10)                                          */
#define UART3_CR1_DEP_Msk                 (0x400UL)                 /*!< DEP (Bitfield-Mask: 0x01)                             */
#define UART3_CR1_REP_Pos                 (9UL)                     /*!< REP (Bit 9)                                           */
#define UART3_CR1_REP_Msk                 (0x200UL)                 /*!< REP (Bitfield-Mask: 0x01)                             */
#define UART3_CR1_RS485E_Pos              (8UL)                     /*!< RS485E (Bit 8)                                        */
#define UART3_CR1_RS485E_Msk              (0x100UL)                 /*!< RS485E (Bitfield-Mask: 0x01)                          */
#define UART3_CR1_MSB_Pos                 (7UL)                     /*!< MSB (Bit 7)                                           */
#define UART3_CR1_MSB_Msk                 (0x80UL)                  /*!< MSB (Bitfield-Mask: 0x01)                             */
#define UART3_CR1_SPE_Pos                 (5UL)                     /*!< SPE (Bit 5)                                           */
#define UART3_CR1_SPE_Msk                 (0x20UL)                  /*!< SPE (Bitfield-Mask: 0x01)                             */
#define UART3_CR1_PSEL_Pos                (4UL)                     /*!< PSEL (Bit 4)                                          */
#define UART3_CR1_PSEL_Msk                (0x10UL)                  /*!< PSEL (Bitfield-Mask: 0x01)                            */
#define UART3_CR1_PEN_Pos                 (3UL)                     /*!< PEN (Bit 3)                                           */
#define UART3_CR1_PEN_Msk                 (0x8UL)                   /*!< PEN (Bitfield-Mask: 0x01)                             */
#define UART3_CR1_STP_Pos                 (2UL)                     /*!< STP (Bit 2)                                           */
#define UART3_CR1_STP_Msk                 (0x4UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define UART3_CR1_LEN_Pos                 (0UL)                     /*!< LEN (Bit 0)                                           */
#define UART3_CR1_LEN_Msk                 (0x3UL)                   /*!< LEN (Bitfield-Mask: 0x03)                             */
/* =========================================================  BAUD  ========================================================== */
#define UART3_BAUD_BAUD_Pos               (0UL)                     /*!< BAUD (Bit 0)                                          */
#define UART3_BAUD_BAUD_Msk               (0xffffUL)                /*!< BAUD (Bitfield-Mask: 0xffff)                          */
/* =======================================================  FIFOCTRL  ======================================================== */
#define UART3_FIFOCTRL_TXFT_Pos           (4UL)                     /*!< TXFT (Bit 4)                                          */
#define UART3_FIFOCTRL_TXFT_Msk           (0xf0UL)                  /*!< TXFT (Bitfield-Mask: 0x0f)                            */
#define UART3_FIFOCTRL_RXFT_Pos           (0UL)                     /*!< RXFT (Bit 0)                                          */
#define UART3_FIFOCTRL_RXFT_Msk           (0xfUL)                   /*!< RXFT (Bitfield-Mask: 0x0f)                            */
/* ========================================================  TIMING0  ======================================================== */
#define UART3_TIMING0_DEDT_Pos            (16UL)                    /*!< DEDT (Bit 16)                                         */
#define UART3_TIMING0_DEDT_Msk            (0xffff0000UL)            /*!< DEDT (Bitfield-Mask: 0xffff)                          */
#define UART3_TIMING0_DEAT_Pos            (0UL)                     /*!< DEAT (Bit 0)                                          */
#define UART3_TIMING0_DEAT_Msk            (0xffffUL)                /*!< DEAT (Bitfield-Mask: 0xffff)                          */
/* ========================================================  TIMING1  ======================================================== */
#define UART3_TIMING1_DRET_Pos            (16UL)                    /*!< DRET (Bit 16)                                         */
#define UART3_TIMING1_DRET_Msk            (0xffff0000UL)            /*!< DRET (Bitfield-Mask: 0xffff)                          */
#define UART3_TIMING1_RDET_Pos            (0UL)                     /*!< RDET (Bit 0)                                          */
#define UART3_TIMING1_RDET_Msk            (0xffffUL)                /*!< RDET (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  TDR  ========================================================== */
#define UART3_TDR_TD_Pos                  (0UL)                     /*!< TD (Bit 0)                                            */
#define UART3_TDR_TD_Msk                  (0x1ffUL)                 /*!< TD (Bitfield-Mask: 0x1ff)                             */
/* ==========================================================  RDR  ========================================================== */
#define UART3_RDR_OVDA_Pos                (16UL)                    /*!< OVDA (Bit 16)                                         */
#define UART3_RDR_OVDA_Msk                (0x7ff0000UL)             /*!< OVDA (Bitfield-Mask: 0x7ff)                           */
#define UART3_RDR_FMST_Pos                (10UL)                    /*!< FMST (Bit 10)                                         */
#define UART3_RDR_FMST_Msk                (0x400UL)                 /*!< FMST (Bitfield-Mask: 0x01)                            */
#define UART3_RDR_PRST_Pos                (9UL)                     /*!< PRST (Bit 9)                                          */
#define UART3_RDR_PRST_Msk                (0x200UL)                 /*!< PRST (Bitfield-Mask: 0x01)                            */
#define UART3_RDR_RD_Pos                  (0UL)                     /*!< RD (Bit 0)                                            */
#define UART3_RDR_RD_Msk                  (0x1ffUL)                 /*!< RD (Bitfield-Mask: 0x1ff)                             */
/* ==========================================================  TAR  ========================================================== */
#define UART3_TAR_TAR_Pos                 (0UL)                     /*!< TAR (Bit 0)                                           */
#define UART3_TAR_TAR_Msk                 (0xffUL)                  /*!< TAR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  RAR  ========================================================== */
#define UART3_RAR_RAR_Pos                 (0UL)                     /*!< RAR (Bit 0)                                           */
#define UART3_RAR_RAR_Msk                 (0xffUL)                  /*!< RAR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  RTO  ========================================================== */
#define UART3_RTO_RTO_Pos                 (0UL)                     /*!< RTO (Bit 0)                                           */
#define UART3_RTO_RTO_Msk                 (0xffffUL)                /*!< RTO (Bitfield-Mask: 0xffff)                           */
/* =========================================================  INTEN  ========================================================= */
#define UART3_INTEN_ABRE_Pos              (16UL)                    /*!< ABRE (Bit 16)                                         */
#define UART3_INTEN_ABRE_Msk              (0x10000UL)               /*!< ABRE (Bitfield-Mask: 0x01)                            */
#define UART3_INTEN_AMIE_Pos              (15UL)                    /*!< AMIE (Bit 15)                                         */
#define UART3_INTEN_AMIE_Msk              (0x8000UL)                /*!< AMIE (Bitfield-Mask: 0x01)                            */
#define UART3_INTEN_IDLE_Pos              (14UL)                    /*!< IDLE (Bit 14)                                         */
#define UART3_INTEN_IDLE_Msk              (0x4000UL)                /*!< IDLE (Bitfield-Mask: 0x01)                            */
#define UART3_INTEN_TBIE_Pos              (13UL)                    /*!< TBIE (Bit 13)                                         */
#define UART3_INTEN_TBIE_Msk              (0x2000UL)                /*!< TBIE (Bitfield-Mask: 0x01)                            */
#define UART3_INTEN_TDIE_Pos              (12UL)                    /*!< TDIE (Bit 12)                                         */
#define UART3_INTEN_TDIE_Msk              (0x1000UL)                /*!< TDIE (Bitfield-Mask: 0x01)                            */
#define UART3_INTEN_RTIE_Pos              (11UL)                    /*!< RTIE (Bit 11)                                         */
#define UART3_INTEN_RTIE_Msk              (0x800UL)                 /*!< RTIE (Bitfield-Mask: 0x01)                            */
#define UART3_INTEN_BKIE_Pos              (10UL)                    /*!< BKIE (Bit 10)                                         */
#define UART3_INTEN_BKIE_Msk              (0x400UL)                 /*!< BKIE (Bitfield-Mask: 0x01)                            */
#define UART3_INTEN_FEIE_Pos              (9UL)                     /*!< FEIE (Bit 9)                                          */
#define UART3_INTEN_FEIE_Msk              (0x200UL)                 /*!< FEIE (Bitfield-Mask: 0x01)                            */
#define UART3_INTEN_PEIE_Pos              (8UL)                     /*!< PEIE (Bit 8)                                          */
#define UART3_INTEN_PEIE_Msk              (0x100UL)                 /*!< PEIE (Bitfield-Mask: 0x01)                            */
#define UART3_INTEN_NOIE_Pos              (7UL)                     /*!< NOIE (Bit 7)                                          */
#define UART3_INTEN_NOIE_Msk              (0x80UL)                  /*!< NOIE (Bitfield-Mask: 0x01)                            */
#define UART3_INTEN_IDIE_Pos              (6UL)                     /*!< IDIE (Bit 6)                                          */
#define UART3_INTEN_IDIE_Msk              (0x40UL)                  /*!< IDIE (Bitfield-Mask: 0x01)                            */
#define UART3_INTEN_TOIE_Pos              (4UL)                     /*!< TOIE (Bit 4)                                          */
#define UART3_INTEN_TOIE_Msk              (0x10UL)                  /*!< TOIE (Bitfield-Mask: 0x01)                            */
#define UART3_INTEN_RUIE_Pos              (3UL)                     /*!< RUIE (Bit 3)                                          */
#define UART3_INTEN_RUIE_Msk              (0x8UL)                   /*!< RUIE (Bitfield-Mask: 0x01)                            */
#define UART3_INTEN_ROIE_Pos              (2UL)                     /*!< ROIE (Bit 2)                                          */
#define UART3_INTEN_ROIE_Msk              (0x4UL)                   /*!< ROIE (Bitfield-Mask: 0x01)                            */
#define UART3_INTEN_TEIE_Pos              (1UL)                     /*!< TEIE (Bit 1)                                          */
#define UART3_INTEN_TEIE_Msk              (0x2UL)                   /*!< TEIE (Bitfield-Mask: 0x01)                            */
#define UART3_INTEN_RFIE_Pos              (0UL)                     /*!< RFIE (Bit 0)                                          */
#define UART3_INTEN_RFIE_Msk              (0x1UL)                   /*!< RFIE (Bitfield-Mask: 0x01)                            */
/* ==========================================================  INT  ========================================================== */
#define UART3_INT_ABRF_Pos                (16UL)                    /*!< ABRF (Bit 16)                                         */
#define UART3_INT_ABRF_Msk                (0x10000UL)               /*!< ABRF (Bitfield-Mask: 0x01)                            */
#define UART3_INT_AMIF_Pos                (15UL)                    /*!< AMIF (Bit 15)                                         */
#define UART3_INT_AMIF_Msk                (0x8000UL)                /*!< AMIF (Bitfield-Mask: 0x01)                            */
#define UART3_INT_IDLF_Pos                (14UL)                    /*!< IDLF (Bit 14)                                         */
#define UART3_INT_IDLF_Msk                (0x4000UL)                /*!< IDLF (Bitfield-Mask: 0x01)                            */
#define UART3_INT_TBIF_Pos                (13UL)                    /*!< TBIF (Bit 13)                                         */
#define UART3_INT_TBIF_Msk                (0x2000UL)                /*!< TBIF (Bitfield-Mask: 0x01)                            */
#define UART3_INT_TDIF_Pos                (12UL)                    /*!< TDIF (Bit 12)                                         */
#define UART3_INT_TDIF_Msk                (0x1000UL)                /*!< TDIF (Bitfield-Mask: 0x01)                            */
#define UART3_INT_RTOI_Pos                (11UL)                    /*!< RTOI (Bit 11)                                         */
#define UART3_INT_RTOI_Msk                (0x800UL)                 /*!< RTOI (Bitfield-Mask: 0x01)                            */
#define UART3_INT_BKIF_Pos                (10UL)                    /*!< BKIF (Bit 10)                                         */
#define UART3_INT_BKIF_Msk                (0x400UL)                 /*!< BKIF (Bitfield-Mask: 0x01)                            */
#define UART3_INT_FEIF_Pos                (9UL)                     /*!< FEIF (Bit 9)                                          */
#define UART3_INT_FEIF_Msk                (0x200UL)                 /*!< FEIF (Bitfield-Mask: 0x01)                            */
#define UART3_INT_PEIF_Pos                (8UL)                     /*!< PEIF (Bit 8)                                          */
#define UART3_INT_PEIF_Msk                (0x100UL)                 /*!< PEIF (Bitfield-Mask: 0x01)                            */
#define UART3_INT_NOIF_Pos                (7UL)                     /*!< NOIF (Bit 7)                                          */
#define UART3_INT_NOIF_Msk                (0x80UL)                  /*!< NOIF (Bitfield-Mask: 0x01)                            */
#define UART3_INT_IDIF_Pos                (6UL)                     /*!< IDIF (Bit 6)                                          */
#define UART3_INT_IDIF_Msk                (0x40UL)                  /*!< IDIF (Bitfield-Mask: 0x01)                            */
#define UART3_INT_TOIF_Pos                (4UL)                     /*!< TOIF (Bit 4)                                          */
#define UART3_INT_TOIF_Msk                (0x10UL)                  /*!< TOIF (Bitfield-Mask: 0x01)                            */
#define UART3_INT_RUIF_Pos                (3UL)                     /*!< RUIF (Bit 3)                                          */
#define UART3_INT_RUIF_Msk                (0x8UL)                   /*!< RUIF (Bitfield-Mask: 0x01)                            */
#define UART3_INT_ROIF_Pos                (2UL)                     /*!< ROIF (Bit 2)                                          */
#define UART3_INT_ROIF_Msk                (0x4UL)                   /*!< ROIF (Bitfield-Mask: 0x01)                            */
#define UART3_INT_TXEI_Pos                (1UL)                     /*!< TXEI (Bit 1)                                          */
#define UART3_INT_TXEI_Msk                (0x2UL)                   /*!< TXEI (Bitfield-Mask: 0x01)                            */
#define UART3_INT_RXFI_Pos                (0UL)                     /*!< RXFI (Bit 0)                                          */
#define UART3_INT_RXFI_Msk                (0x1UL)                   /*!< RXFI (Bitfield-Mask: 0x01)                            */
/* ========================================================  STATUS  ========================================================= */
#define UART3_STATUS_RSE_Pos              (16UL)                    /*!< RSE (Bit 16)                                          */
#define UART3_STATUS_RSE_Msk              (0x10000UL)               /*!< RSE (Bitfield-Mask: 0x01)                             */
#define UART3_STATUS_RFL_Pos              (11UL)                    /*!< RFL (Bit 11)                                          */
#define UART3_STATUS_RFL_Msk              (0xf800UL)                /*!< RFL (Bitfield-Mask: 0x1f)                             */
#define UART3_STATUS_RFF_Pos              (10UL)                    /*!< RFF (Bit 10)                                          */
#define UART3_STATUS_RFF_Msk              (0x400UL)                 /*!< RFF (Bitfield-Mask: 0x01)                             */
#define UART3_STATUS_RFE_Pos              (9UL)                     /*!< RFE (Bit 9)                                           */
#define UART3_STATUS_RFE_Msk              (0x200UL)                 /*!< RFE (Bitfield-Mask: 0x01)                             */
#define UART3_STATUS_RBSY_Pos             (8UL)                     /*!< RBSY (Bit 8)                                          */
#define UART3_STATUS_RBSY_Msk             (0x100UL)                 /*!< RBSY (Bitfield-Mask: 0x01)                            */
#define UART3_STATUS_TFL_Pos              (3UL)                     /*!< TFL (Bit 3)                                           */
#define UART3_STATUS_TFL_Msk              (0xf8UL)                  /*!< TFL (Bitfield-Mask: 0x1f)                             */
#define UART3_STATUS_TFF_Pos              (2UL)                     /*!< TFF (Bit 2)                                           */
#define UART3_STATUS_TFF_Msk              (0x4UL)                   /*!< TFF (Bitfield-Mask: 0x01)                             */
#define UART3_STATUS_TFE_Pos              (1UL)                     /*!< TFE (Bit 1)                                           */
#define UART3_STATUS_TFE_Msk              (0x2UL)                   /*!< TFE (Bitfield-Mask: 0x01)                             */
#define UART3_STATUS_TBSY_Pos             (0UL)                     /*!< TBSY (Bit 0)                                          */
#define UART3_STATUS_TBSY_Msk             (0x1UL)                   /*!< TBSY (Bitfield-Mask: 0x01)                            */


/* =========================================================================================================================== */
/* ================                                           UART4                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define UART4_CR0_ABRM_Pos                (20UL)                    /*!< ABRM (Bit 20)                                         */
#define UART4_CR0_ABRM_Msk                (0x300000UL)              /*!< ABRM (Bitfield-Mask: 0x03)                            */
#define UART4_CR0_OVDIS_Pos               (17UL)                    /*!< OVDIS (Bit 17)                                        */
#define UART4_CR0_OVDIS_Msk               (0x20000UL)               /*!< OVDIS (Bitfield-Mask: 0x01)                           */
#define UART4_CR0_LOOP_Pos                (16UL)                    /*!< LOOP (Bit 16)                                         */
#define UART4_CR0_LOOP_Msk                (0x10000UL)               /*!< LOOP (Bitfield-Mask: 0x01)                            */
#define UART4_CR0_ONEBIT_Pos              (15UL)                    /*!< ONEBIT (Bit 15)                                       */
#define UART4_CR0_ONEBIT_Msk              (0x8000UL)                /*!< ONEBIT (Bitfield-Mask: 0x01)                          */
#define UART4_CR0_RTOM_Pos                (14UL)                    /*!< RTOM (Bit 14)                                         */
#define UART4_CR0_RTOM_Msk                (0x4000UL)                /*!< RTOM (Bitfield-Mask: 0x01)                            */
#define UART4_CR0_NFE_Pos                 (13UL)                    /*!< NFE (Bit 13)                                          */
#define UART4_CR0_NFE_Msk                 (0x2000UL)                /*!< NFE (Bitfield-Mask: 0x01)                             */
#define UART4_CR0_OVER8_Pos               (12UL)                    /*!< OVER8 (Bit 12)                                        */
#define UART4_CR0_OVER8_Msk               (0x1000UL)                /*!< OVER8 (Bitfield-Mask: 0x01)                           */
#define UART4_CR0_RTOE_Pos                (11UL)                    /*!< RTOE (Bit 11)                                         */
#define UART4_CR0_RTOE_Msk                (0x800UL)                 /*!< RTOE (Bitfield-Mask: 0x01)                            */
#define UART4_CR0_TPOL_Pos                (10UL)                    /*!< TPOL (Bit 10)                                         */
#define UART4_CR0_TPOL_Msk                (0x400UL)                 /*!< TPOL (Bitfield-Mask: 0x01)                            */
#define UART4_CR0_RPOL_Pos                (9UL)                     /*!< RPOL (Bit 9)                                          */
#define UART4_CR0_RPOL_Msk                (0x200UL)                 /*!< RPOL (Bitfield-Mask: 0x01)                            */
#define UART4_CR0_SWAP_Pos                (8UL)                     /*!< SWAP (Bit 8)                                          */
#define UART4_CR0_SWAP_Msk                (0x100UL)                 /*!< SWAP (Bitfield-Mask: 0x01)                            */
#define UART4_CR0_OWE_Pos                 (7UL)                     /*!< OWE (Bit 7)                                           */
#define UART4_CR0_OWE_Msk                 (0x80UL)                  /*!< OWE (Bitfield-Mask: 0x01)                             */
#define UART4_CR0_DTE_Pos                 (6UL)                     /*!< DTE (Bit 6)                                           */
#define UART4_CR0_DTE_Msk                 (0x40UL)                  /*!< DTE (Bitfield-Mask: 0x01)                             */
#define UART4_CR0_DRE_Pos                 (5UL)                     /*!< DRE (Bit 5)                                           */
#define UART4_CR0_DRE_Msk                 (0x20UL)                  /*!< DRE (Bitfield-Mask: 0x01)                             */
#define UART4_CR0_TFR_Pos                 (4UL)                     /*!< TFR (Bit 4)                                           */
#define UART4_CR0_TFR_Msk                 (0x10UL)                  /*!< TFR (Bitfield-Mask: 0x01)                             */
#define UART4_CR0_RFR_Pos                 (3UL)                     /*!< RFR (Bit 3)                                           */
#define UART4_CR0_RFR_Msk                 (0x8UL)                   /*!< RFR (Bitfield-Mask: 0x01)                             */
#define UART4_CR0_TE_Pos                  (2UL)                     /*!< TE (Bit 2)                                            */
#define UART4_CR0_TE_Msk                  (0x4UL)                   /*!< TE (Bitfield-Mask: 0x01)                              */
#define UART4_CR0_RE_Pos                  (1UL)                     /*!< RE (Bit 1)                                            */
#define UART4_CR0_RE_Msk                  (0x2UL)                   /*!< RE (Bitfield-Mask: 0x01)                              */
#define UART4_CR0_UE_Pos                  (0UL)                     /*!< UE (Bit 0)                                            */
#define UART4_CR0_UE_Msk                  (0x1UL)                   /*!< UE (Bitfield-Mask: 0x01)                              */
/* ==========================================================  CR1  ========================================================== */
#define UART4_CR1_ABR_Pos                 (21UL)                    /*!< ABR (Bit 21)                                          */
#define UART4_CR1_ABR_Msk                 (0x200000UL)              /*!< ABR (Bitfield-Mask: 0x01)                             */
#define UART4_CR1_IDR_Pos                 (20UL)                    /*!< IDR (Bit 20)                                          */
#define UART4_CR1_IDR_Msk                 (0x100000UL)              /*!< IDR (Bitfield-Mask: 0x01)                             */
#define UART4_CR1_BKR_Pos                 (19UL)                    /*!< BKR (Bit 19)                                          */
#define UART4_CR1_BKR_Msk                 (0x80000UL)               /*!< BKR (Bitfield-Mask: 0x01)                             */
#define UART4_CR1_TEM_Pos                 (18UL)                    /*!< TEM (Bit 18)                                          */
#define UART4_CR1_TEM_Msk                 (0x40000UL)               /*!< TEM (Bitfield-Mask: 0x01)                             */
#define UART4_CR1_REM_Pos                 (17UL)                    /*!< REM (Bit 17)                                          */
#define UART4_CR1_REM_Msk                 (0x20000UL)               /*!< REM (Bitfield-Mask: 0x01)                             */
#define UART4_CR1_EBE_Pos                 (16UL)                    /*!< EBE (Bit 16)                                          */
#define UART4_CR1_EBE_Msk                 (0x10000UL)               /*!< EBE (Bitfield-Mask: 0x01)                             */
#define UART4_CR1_DEP_Pos                 (10UL)                    /*!< DEP (Bit 10)                                          */
#define UART4_CR1_DEP_Msk                 (0x400UL)                 /*!< DEP (Bitfield-Mask: 0x01)                             */
#define UART4_CR1_REP_Pos                 (9UL)                     /*!< REP (Bit 9)                                           */
#define UART4_CR1_REP_Msk                 (0x200UL)                 /*!< REP (Bitfield-Mask: 0x01)                             */
#define UART4_CR1_RS485E_Pos              (8UL)                     /*!< RS485E (Bit 8)                                        */
#define UART4_CR1_RS485E_Msk              (0x100UL)                 /*!< RS485E (Bitfield-Mask: 0x01)                          */
#define UART4_CR1_MSB_Pos                 (7UL)                     /*!< MSB (Bit 7)                                           */
#define UART4_CR1_MSB_Msk                 (0x80UL)                  /*!< MSB (Bitfield-Mask: 0x01)                             */
#define UART4_CR1_SPE_Pos                 (5UL)                     /*!< SPE (Bit 5)                                           */
#define UART4_CR1_SPE_Msk                 (0x20UL)                  /*!< SPE (Bitfield-Mask: 0x01)                             */
#define UART4_CR1_PSEL_Pos                (4UL)                     /*!< PSEL (Bit 4)                                          */
#define UART4_CR1_PSEL_Msk                (0x10UL)                  /*!< PSEL (Bitfield-Mask: 0x01)                            */
#define UART4_CR1_PEN_Pos                 (3UL)                     /*!< PEN (Bit 3)                                           */
#define UART4_CR1_PEN_Msk                 (0x8UL)                   /*!< PEN (Bitfield-Mask: 0x01)                             */
#define UART4_CR1_STP_Pos                 (2UL)                     /*!< STP (Bit 2)                                           */
#define UART4_CR1_STP_Msk                 (0x4UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define UART4_CR1_LEN_Pos                 (0UL)                     /*!< LEN (Bit 0)                                           */
#define UART4_CR1_LEN_Msk                 (0x3UL)                   /*!< LEN (Bitfield-Mask: 0x03)                             */
/* =========================================================  BAUD  ========================================================== */
#define UART4_BAUD_BAUD_Pos               (0UL)                     /*!< BAUD (Bit 0)                                          */
#define UART4_BAUD_BAUD_Msk               (0xffffUL)                /*!< BAUD (Bitfield-Mask: 0xffff)                          */
/* =======================================================  FIFOCTRL  ======================================================== */
#define UART4_FIFOCTRL_TXFT_Pos           (4UL)                     /*!< TXFT (Bit 4)                                          */
#define UART4_FIFOCTRL_TXFT_Msk           (0xf0UL)                  /*!< TXFT (Bitfield-Mask: 0x0f)                            */
#define UART4_FIFOCTRL_RXFT_Pos           (0UL)                     /*!< RXFT (Bit 0)                                          */
#define UART4_FIFOCTRL_RXFT_Msk           (0xfUL)                   /*!< RXFT (Bitfield-Mask: 0x0f)                            */
/* ========================================================  TIMING0  ======================================================== */
#define UART4_TIMING0_DEDT_Pos            (16UL)                    /*!< DEDT (Bit 16)                                         */
#define UART4_TIMING0_DEDT_Msk            (0xffff0000UL)            /*!< DEDT (Bitfield-Mask: 0xffff)                          */
#define UART4_TIMING0_DEAT_Pos            (0UL)                     /*!< DEAT (Bit 0)                                          */
#define UART4_TIMING0_DEAT_Msk            (0xffffUL)                /*!< DEAT (Bitfield-Mask: 0xffff)                          */
/* ========================================================  TIMING1  ======================================================== */
#define UART4_TIMING1_DRET_Pos            (16UL)                    /*!< DRET (Bit 16)                                         */
#define UART4_TIMING1_DRET_Msk            (0xffff0000UL)            /*!< DRET (Bitfield-Mask: 0xffff)                          */
#define UART4_TIMING1_RDET_Pos            (0UL)                     /*!< RDET (Bit 0)                                          */
#define UART4_TIMING1_RDET_Msk            (0xffffUL)                /*!< RDET (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  TDR  ========================================================== */
#define UART4_TDR_TD_Pos                  (0UL)                     /*!< TD (Bit 0)                                            */
#define UART4_TDR_TD_Msk                  (0x1ffUL)                 /*!< TD (Bitfield-Mask: 0x1ff)                             */
/* ==========================================================  RDR  ========================================================== */
#define UART4_RDR_OVDA_Pos                (16UL)                    /*!< OVDA (Bit 16)                                         */
#define UART4_RDR_OVDA_Msk                (0x7ff0000UL)             /*!< OVDA (Bitfield-Mask: 0x7ff)                           */
#define UART4_RDR_FMST_Pos                (10UL)                    /*!< FMST (Bit 10)                                         */
#define UART4_RDR_FMST_Msk                (0x400UL)                 /*!< FMST (Bitfield-Mask: 0x01)                            */
#define UART4_RDR_PRST_Pos                (9UL)                     /*!< PRST (Bit 9)                                          */
#define UART4_RDR_PRST_Msk                (0x200UL)                 /*!< PRST (Bitfield-Mask: 0x01)                            */
#define UART4_RDR_RD_Pos                  (0UL)                     /*!< RD (Bit 0)                                            */
#define UART4_RDR_RD_Msk                  (0x1ffUL)                 /*!< RD (Bitfield-Mask: 0x1ff)                             */
/* ==========================================================  TAR  ========================================================== */
#define UART4_TAR_TAR_Pos                 (0UL)                     /*!< TAR (Bit 0)                                           */
#define UART4_TAR_TAR_Msk                 (0xffUL)                  /*!< TAR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  RAR  ========================================================== */
#define UART4_RAR_RAR_Pos                 (0UL)                     /*!< RAR (Bit 0)                                           */
#define UART4_RAR_RAR_Msk                 (0xffUL)                  /*!< RAR (Bitfield-Mask: 0xff)                             */
/* ==========================================================  RTO  ========================================================== */
#define UART4_RTO_RTO_Pos                 (0UL)                     /*!< RTO (Bit 0)                                           */
#define UART4_RTO_RTO_Msk                 (0xffffUL)                /*!< RTO (Bitfield-Mask: 0xffff)                           */
/* =========================================================  INTEN  ========================================================= */
#define UART4_INTEN_ABRE_Pos              (16UL)                    /*!< ABRE (Bit 16)                                         */
#define UART4_INTEN_ABRE_Msk              (0x10000UL)               /*!< ABRE (Bitfield-Mask: 0x01)                            */
#define UART4_INTEN_AMIE_Pos              (15UL)                    /*!< AMIE (Bit 15)                                         */
#define UART4_INTEN_AMIE_Msk              (0x8000UL)                /*!< AMIE (Bitfield-Mask: 0x01)                            */
#define UART4_INTEN_IDLE_Pos              (14UL)                    /*!< IDLE (Bit 14)                                         */
#define UART4_INTEN_IDLE_Msk              (0x4000UL)                /*!< IDLE (Bitfield-Mask: 0x01)                            */
#define UART4_INTEN_TBIE_Pos              (13UL)                    /*!< TBIE (Bit 13)                                         */
#define UART4_INTEN_TBIE_Msk              (0x2000UL)                /*!< TBIE (Bitfield-Mask: 0x01)                            */
#define UART4_INTEN_TDIE_Pos              (12UL)                    /*!< TDIE (Bit 12)                                         */
#define UART4_INTEN_TDIE_Msk              (0x1000UL)                /*!< TDIE (Bitfield-Mask: 0x01)                            */
#define UART4_INTEN_RTIE_Pos              (11UL)                    /*!< RTIE (Bit 11)                                         */
#define UART4_INTEN_RTIE_Msk              (0x800UL)                 /*!< RTIE (Bitfield-Mask: 0x01)                            */
#define UART4_INTEN_BKIE_Pos              (10UL)                    /*!< BKIE (Bit 10)                                         */
#define UART4_INTEN_BKIE_Msk              (0x400UL)                 /*!< BKIE (Bitfield-Mask: 0x01)                            */
#define UART4_INTEN_FEIE_Pos              (9UL)                     /*!< FEIE (Bit 9)                                          */
#define UART4_INTEN_FEIE_Msk              (0x200UL)                 /*!< FEIE (Bitfield-Mask: 0x01)                            */
#define UART4_INTEN_PEIE_Pos              (8UL)                     /*!< PEIE (Bit 8)                                          */
#define UART4_INTEN_PEIE_Msk              (0x100UL)                 /*!< PEIE (Bitfield-Mask: 0x01)                            */
#define UART4_INTEN_NOIE_Pos              (7UL)                     /*!< NOIE (Bit 7)                                          */
#define UART4_INTEN_NOIE_Msk              (0x80UL)                  /*!< NOIE (Bitfield-Mask: 0x01)                            */
#define UART4_INTEN_IDIE_Pos              (6UL)                     /*!< IDIE (Bit 6)                                          */
#define UART4_INTEN_IDIE_Msk              (0x40UL)                  /*!< IDIE (Bitfield-Mask: 0x01)                            */
#define UART4_INTEN_TOIE_Pos              (4UL)                     /*!< TOIE (Bit 4)                                          */
#define UART4_INTEN_TOIE_Msk              (0x10UL)                  /*!< TOIE (Bitfield-Mask: 0x01)                            */
#define UART4_INTEN_RUIE_Pos              (3UL)                     /*!< RUIE (Bit 3)                                          */
#define UART4_INTEN_RUIE_Msk              (0x8UL)                   /*!< RUIE (Bitfield-Mask: 0x01)                            */
#define UART4_INTEN_ROIE_Pos              (2UL)                     /*!< ROIE (Bit 2)                                          */
#define UART4_INTEN_ROIE_Msk              (0x4UL)                   /*!< ROIE (Bitfield-Mask: 0x01)                            */
#define UART4_INTEN_TEIE_Pos              (1UL)                     /*!< TEIE (Bit 1)                                          */
#define UART4_INTEN_TEIE_Msk              (0x2UL)                   /*!< TEIE (Bitfield-Mask: 0x01)                            */
#define UART4_INTEN_RFIE_Pos              (0UL)                     /*!< RFIE (Bit 0)                                          */
#define UART4_INTEN_RFIE_Msk              (0x1UL)                   /*!< RFIE (Bitfield-Mask: 0x01)                            */
/* ==========================================================  INT  ========================================================== */
#define UART4_INT_ABRF_Pos                (16UL)                    /*!< ABRF (Bit 16)                                         */
#define UART4_INT_ABRF_Msk                (0x10000UL)               /*!< ABRF (Bitfield-Mask: 0x01)                            */
#define UART4_INT_AMIF_Pos                (15UL)                    /*!< AMIF (Bit 15)                                         */
#define UART4_INT_AMIF_Msk                (0x8000UL)                /*!< AMIF (Bitfield-Mask: 0x01)                            */
#define UART4_INT_IDLF_Pos                (14UL)                    /*!< IDLF (Bit 14)                                         */
#define UART4_INT_IDLF_Msk                (0x4000UL)                /*!< IDLF (Bitfield-Mask: 0x01)                            */
#define UART4_INT_TBIF_Pos                (13UL)                    /*!< TBIF (Bit 13)                                         */
#define UART4_INT_TBIF_Msk                (0x2000UL)                /*!< TBIF (Bitfield-Mask: 0x01)                            */
#define UART4_INT_TDIF_Pos                (12UL)                    /*!< TDIF (Bit 12)                                         */
#define UART4_INT_TDIF_Msk                (0x1000UL)                /*!< TDIF (Bitfield-Mask: 0x01)                            */
#define UART4_INT_RTOI_Pos                (11UL)                    /*!< RTOI (Bit 11)                                         */
#define UART4_INT_RTOI_Msk                (0x800UL)                 /*!< RTOI (Bitfield-Mask: 0x01)                            */
#define UART4_INT_BKIF_Pos                (10UL)                    /*!< BKIF (Bit 10)                                         */
#define UART4_INT_BKIF_Msk                (0x400UL)                 /*!< BKIF (Bitfield-Mask: 0x01)                            */
#define UART4_INT_FEIF_Pos                (9UL)                     /*!< FEIF (Bit 9)                                          */
#define UART4_INT_FEIF_Msk                (0x200UL)                 /*!< FEIF (Bitfield-Mask: 0x01)                            */
#define UART4_INT_PEIF_Pos                (8UL)                     /*!< PEIF (Bit 8)                                          */
#define UART4_INT_PEIF_Msk                (0x100UL)                 /*!< PEIF (Bitfield-Mask: 0x01)                            */
#define UART4_INT_NOIF_Pos                (7UL)                     /*!< NOIF (Bit 7)                                          */
#define UART4_INT_NOIF_Msk                (0x80UL)                  /*!< NOIF (Bitfield-Mask: 0x01)                            */
#define UART4_INT_IDIF_Pos                (6UL)                     /*!< IDIF (Bit 6)                                          */
#define UART4_INT_IDIF_Msk                (0x40UL)                  /*!< IDIF (Bitfield-Mask: 0x01)                            */
#define UART4_INT_TOIF_Pos                (4UL)                     /*!< TOIF (Bit 4)                                          */
#define UART4_INT_TOIF_Msk                (0x10UL)                  /*!< TOIF (Bitfield-Mask: 0x01)                            */
#define UART4_INT_RUIF_Pos                (3UL)                     /*!< RUIF (Bit 3)                                          */
#define UART4_INT_RUIF_Msk                (0x8UL)                   /*!< RUIF (Bitfield-Mask: 0x01)                            */
#define UART4_INT_ROIF_Pos                (2UL)                     /*!< ROIF (Bit 2)                                          */
#define UART4_INT_ROIF_Msk                (0x4UL)                   /*!< ROIF (Bitfield-Mask: 0x01)                            */
#define UART4_INT_TXEI_Pos                (1UL)                     /*!< TXEI (Bit 1)                                          */
#define UART4_INT_TXEI_Msk                (0x2UL)                   /*!< TXEI (Bitfield-Mask: 0x01)                            */
#define UART4_INT_RXFI_Pos                (0UL)                     /*!< RXFI (Bit 0)                                          */
#define UART4_INT_RXFI_Msk                (0x1UL)                   /*!< RXFI (Bitfield-Mask: 0x01)                            */
/* ========================================================  STATUS  ========================================================= */
#define UART4_STATUS_RSE_Pos              (16UL)                    /*!< RSE (Bit 16)                                          */
#define UART4_STATUS_RSE_Msk              (0x10000UL)               /*!< RSE (Bitfield-Mask: 0x01)                             */
#define UART4_STATUS_RFL_Pos              (11UL)                    /*!< RFL (Bit 11)                                          */
#define UART4_STATUS_RFL_Msk              (0xf800UL)                /*!< RFL (Bitfield-Mask: 0x1f)                             */
#define UART4_STATUS_RFF_Pos              (10UL)                    /*!< RFF (Bit 10)                                          */
#define UART4_STATUS_RFF_Msk              (0x400UL)                 /*!< RFF (Bitfield-Mask: 0x01)                             */
#define UART4_STATUS_RFE_Pos              (9UL)                     /*!< RFE (Bit 9)                                           */
#define UART4_STATUS_RFE_Msk              (0x200UL)                 /*!< RFE (Bitfield-Mask: 0x01)                             */
#define UART4_STATUS_RBSY_Pos             (8UL)                     /*!< RBSY (Bit 8)                                          */
#define UART4_STATUS_RBSY_Msk             (0x100UL)                 /*!< RBSY (Bitfield-Mask: 0x01)                            */
#define UART4_STATUS_TFL_Pos              (3UL)                     /*!< TFL (Bit 3)                                           */
#define UART4_STATUS_TFL_Msk              (0xf8UL)                  /*!< TFL (Bitfield-Mask: 0x1f)                             */
#define UART4_STATUS_TFF_Pos              (2UL)                     /*!< TFF (Bit 2)                                           */
#define UART4_STATUS_TFF_Msk              (0x4UL)                   /*!< TFF (Bitfield-Mask: 0x01)                             */
#define UART4_STATUS_TFE_Pos              (1UL)                     /*!< TFE (Bit 1)                                           */
#define UART4_STATUS_TFE_Msk              (0x2UL)                   /*!< TFE (Bitfield-Mask: 0x01)                             */
#define UART4_STATUS_TBSY_Pos             (0UL)                     /*!< TBSY (Bit 0)                                          */
#define UART4_STATUS_TBSY_Msk             (0x1UL)                   /*!< TBSY (Bitfield-Mask: 0x01)                            */


/* =========================================================================================================================== */
/* ================                                          SYSCTRL                                          ================ */
/* =========================================================================================================================== */

/* ========================================================  SYSDCR  ========================================================= */
#define SYSCTRL_SYSDCR_TMR10DEN_Pos       (11UL)                    /*!< TMR10DEN (Bit 11)                                     */
#define SYSCTRL_SYSDCR_TMR10DEN_Msk       (0x800UL)                 /*!< TMR10DEN (Bitfield-Mask: 0x01)                        */
#define SYSCTRL_SYSDCR_TMR9DEN_Pos        (10UL)                    /*!< TMR9DEN (Bit 10)                                      */
#define SYSCTRL_SYSDCR_TMR9DEN_Msk        (0x400UL)                 /*!< TMR9DEN (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_SYSDCR_TMR4DEN_Pos        (9UL)                     /*!< TMR4DEN (Bit 9)                                       */
#define SYSCTRL_SYSDCR_TMR4DEN_Msk        (0x200UL)                 /*!< TMR4DEN (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_SYSDCR_TMR3DEN_Pos        (8UL)                     /*!< TMR3DEN (Bit 8)                                       */
#define SYSCTRL_SYSDCR_TMR3DEN_Msk        (0x100UL)                 /*!< TMR3DEN (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_SYSDCR_TMR2DEN_Pos        (7UL)                     /*!< TMR2DEN (Bit 7)                                       */
#define SYSCTRL_SYSDCR_TMR2DEN_Msk        (0x80UL)                  /*!< TMR2DEN (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_SYSDCR_TMR1DEN_Pos        (6UL)                     /*!< TMR1DEN (Bit 6)                                       */
#define SYSCTRL_SYSDCR_TMR1DEN_Msk        (0x40UL)                  /*!< TMR1DEN (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_SYSDCR_TMR0DEN_Pos        (5UL)                     /*!< TMR0DEN (Bit 5)                                       */
#define SYSCTRL_SYSDCR_TMR0DEN_Msk        (0x20UL)                  /*!< TMR0DEN (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_SYSDCR_TMR8DEN_Pos        (4UL)                     /*!< TMR8DEN (Bit 4)                                       */
#define SYSCTRL_SYSDCR_TMR8DEN_Msk        (0x10UL)                  /*!< TMR8DEN (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_SYSDCR_TMR7DEN_Pos        (3UL)                     /*!< TMR7DEN (Bit 3)                                       */
#define SYSCTRL_SYSDCR_TMR7DEN_Msk        (0x8UL)                   /*!< TMR7DEN (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_SYSDCR_PWMDEN_Pos         (2UL)                     /*!< PWMDEN (Bit 2)                                        */
#define SYSCTRL_SYSDCR_PWMDEN_Msk         (0x4UL)                   /*!< PWMDEN (Bitfield-Mask: 0x01)                          */
#define SYSCTRL_SYSDCR_WWDGDEN_Pos        (1UL)                     /*!< WWDGDEN (Bit 1)                                       */
#define SYSCTRL_SYSDCR_WWDGDEN_Msk        (0x2UL)                   /*!< WWDGDEN (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_SYSDCR_IWDGDEN_Pos        (0UL)                     /*!< IWDGDEN (Bit 0)                                       */
#define SYSCTRL_SYSDCR_IWDGDEN_Msk        (0x1UL)                   /*!< IWDGDEN (Bitfield-Mask: 0x01)                         */
/* =========================================================  SYSCR  ========================================================= */
#define SYSCTRL_SYSCR_FBM_Pos             (8UL)                     /*!< FBM (Bit 8)                                           */
#define SYSCTRL_SYSCR_FBM_Msk             (0x100UL)                 /*!< FBM (Bitfield-Mask: 0x01)                             */
#define SYSCTRL_SYSCR_QEI2FE_Pos          (6UL)                     /*!< QEI2FE (Bit 6)                                        */
#define SYSCTRL_SYSCR_QEI2FE_Msk          (0x40UL)                  /*!< QEI2FE (Bitfield-Mask: 0x01)                          */
#define SYSCTRL_SYSCR_QEI1FE_Pos          (5UL)                     /*!< QEI1FE (Bit 5)                                        */
#define SYSCTRL_SYSCR_QEI1FE_Msk          (0x20UL)                  /*!< QEI1FE (Bitfield-Mask: 0x01)                          */
#define SYSCTRL_SYSCR_QEI0FE_Pos          (4UL)                     /*!< QEI0FE (Bit 4)                                        */
#define SYSCTRL_SYSCR_QEI0FE_Msk          (0x10UL)                  /*!< QEI0FE (Bitfield-Mask: 0x01)                          */
#define SYSCTRL_SYSCR_PLLFE_Pos           (3UL)                     /*!< PLLFE (Bit 3)                                         */
#define SYSCTRL_SYSCR_PLLFE_Msk           (0x8UL)                   /*!< PLLFE (Bitfield-Mask: 0x01)                           */
#define SYSCTRL_SYSCR_OSCFE_Pos           (2UL)                     /*!< OSCFE (Bit 2)                                         */
#define SYSCTRL_SYSCR_OSCFE_Msk           (0x4UL)                   /*!< OSCFE (Bitfield-Mask: 0x01)                           */
#define SYSCTRL_SYSCR_LKFE_Pos            (1UL)                     /*!< LKFE (Bit 1)                                          */
#define SYSCTRL_SYSCR_LKFE_Msk            (0x2UL)                   /*!< LKFE (Bitfield-Mask: 0x01)                            */
#define SYSCTRL_SYSCR_ECCFE_Pos           (0UL)                     /*!< ECCFE (Bit 0)                                         */
#define SYSCTRL_SYSCR_ECCFE_Msk           (0x1UL)                   /*!< ECCFE (Bitfield-Mask: 0x01)                           */
/* ========================================================  DMARCR  ========================================================= */
#define SYSCTRL_DMARCR_DRCR_Pos           (19UL)                    /*!< DRCR (Bit 19)                                         */
#define SYSCTRL_DMARCR_DRCR_Msk           (0xfff80000UL)            /*!< DRCR (Bitfield-Mask: 0x1fff)                          */
/* ========================================================  SYSATR  ========================================================= */
#define SYSCTRL_SYSATR_ABFSRC_Pos         (10UL)                    /*!< ABFSRC (Bit 10)                                       */
#define SYSCTRL_SYSATR_ABFSRC_Msk         (0x7c00UL)                /*!< ABFSRC (Bitfield-Mask: 0x1f)                          */
#define SYSCTRL_SYSATR_ABFBYP_Pos         (9UL)                     /*!< ABFBYP (Bit 9)                                        */
#define SYSCTRL_SYSATR_ABFBYP_Msk         (0x200UL)                 /*!< ABFBYP (Bitfield-Mask: 0x01)                          */
#define SYSCTRL_SYSATR_ABFEN_Pos          (8UL)                     /*!< ABFEN (Bit 8)                                         */
#define SYSCTRL_SYSATR_ABFEN_Msk          (0x100UL)                 /*!< ABFEN (Bitfield-Mask: 0x01)                           */
/* =========================================================  PWRCR  ========================================================= */
#define SYSCTRL_PWRCR_AVDDDRD_Pos         (8UL)                     /*!< AVDDDRD (Bit 8)                                       */
#define SYSCTRL_PWRCR_AVDDDRD_Msk         (0x100UL)                 /*!< AVDDDRD (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_PWRCR_VDDSET_Pos          (4UL)                     /*!< VDDSET (Bit 4)                                        */
#define SYSCTRL_PWRCR_VDDSET_Msk          (0xf0UL)                  /*!< VDDSET (Bitfield-Mask: 0x0f)                          */
#define SYSCTRL_PWRCR_AVDDSET_Pos         (2UL)                     /*!< AVDDSET (Bit 2)                                       */
#define SYSCTRL_PWRCR_AVDDSET_Msk         (0xcUL)                   /*!< AVDDSET (Bitfield-Mask: 0x03)                         */
#define SYSCTRL_PWRCR_AVDDEN_Pos          (1UL)                     /*!< AVDDEN (Bit 1)                                        */
#define SYSCTRL_PWRCR_AVDDEN_Msk          (0x2UL)                   /*!< AVDDEN (Bitfield-Mask: 0x01)                          */
#define SYSCTRL_PWRCR_TSE_Pos             (0UL)                     /*!< TSE (Bit 0)                                           */
#define SYSCTRL_PWRCR_TSE_Msk             (0x1UL)                   /*!< TSE (Bitfield-Mask: 0x01)                             */
/* =========================================================  PLCR  ========================================================== */
#define SYSCTRL_PLCR_VDDOCL_Pos           (12UL)                    /*!< VDDOCL (Bit 12)                                       */
#define SYSCTRL_PLCR_VDDOCL_Msk           (0x3000UL)                /*!< VDDOCL (Bitfield-Mask: 0x03)                          */
#define SYSCTRL_PLCR_AVCCLVL_Pos          (10UL)                    /*!< AVCCLVL (Bit 10)                                      */
#define SYSCTRL_PLCR_AVCCLVL_Msk          (0xc00UL)                 /*!< AVCCLVL (Bitfield-Mask: 0x03)                         */
#define SYSCTRL_PLCR_VDDLVS_Pos           (4UL)                     /*!< VDDLVS (Bit 4)                                        */
#define SYSCTRL_PLCR_VDDLVS_Msk           (0x70UL)                  /*!< VDDLVS (Bitfield-Mask: 0x07)                          */
#define SYSCTRL_PLCR_VDDOCE_Pos           (3UL)                     /*!< VDDOCE (Bit 3)                                        */
#define SYSCTRL_PLCR_VDDOCE_Msk           (0x8UL)                   /*!< VDDOCE (Bitfield-Mask: 0x01)                          */
#define SYSCTRL_PLCR_AVCCLVE_Pos          (2UL)                     /*!< AVCCLVE (Bit 2)                                       */
#define SYSCTRL_PLCR_AVCCLVE_Msk          (0x4UL)                   /*!< AVCCLVE (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_PLCR_VCCLVE_Pos           (1UL)                     /*!< VCCLVE (Bit 1)                                        */
#define SYSCTRL_PLCR_VCCLVE_Msk           (0x2UL)                   /*!< VCCLVE (Bitfield-Mask: 0x01)                          */
#define SYSCTRL_PLCR_VDDLVE_Pos           (0UL)                     /*!< VDDLVE (Bit 0)                                        */
#define SYSCTRL_PLCR_VDDLVE_Msk           (0x1UL)                   /*!< VDDLVE (Bitfield-Mask: 0x01)                          */
/* =========================================================  PECR  ========================================================== */
#define SYSCTRL_PECR_VDDOCBE_Pos          (11UL)                    /*!< VDDOCBE (Bit 11)                                      */
#define SYSCTRL_PECR_VDDOCBE_Msk          (0x800UL)                 /*!< VDDOCBE (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_PECR_AVCCLVBE_Pos         (10UL)                    /*!< AVCCLVBE (Bit 10)                                     */
#define SYSCTRL_PECR_AVCCLVBE_Msk         (0x400UL)                 /*!< AVCCLVBE (Bitfield-Mask: 0x01)                        */
#define SYSCTRL_PECR_VCCLVBE_Pos          (9UL)                     /*!< VCCLVBE (Bit 9)                                       */
#define SYSCTRL_PECR_VCCLVBE_Msk          (0x200UL)                 /*!< VCCLVBE (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_PECR_VDDLVBE_Pos          (8UL)                     /*!< VDDLVBE (Bit 8)                                       */
#define SYSCTRL_PECR_VDDLVBE_Msk          (0x100UL)                 /*!< VDDLVBE (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_PECR_VDDOCRE_Pos          (7UL)                     /*!< VDDOCRE (Bit 7)                                       */
#define SYSCTRL_PECR_VDDOCRE_Msk          (0x80UL)                  /*!< VDDOCRE (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_PECR_AVCCLVRE_Pos         (6UL)                     /*!< AVCCLVRE (Bit 6)                                      */
#define SYSCTRL_PECR_AVCCLVRE_Msk         (0x40UL)                  /*!< AVCCLVRE (Bitfield-Mask: 0x01)                        */
#define SYSCTRL_PECR_VCCLVRE_Pos          (5UL)                     /*!< VCCLVRE (Bit 5)                                       */
#define SYSCTRL_PECR_VCCLVRE_Msk          (0x20UL)                  /*!< VCCLVRE (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_PECR_VDDLVRE_Pos          (4UL)                     /*!< VDDLVRE (Bit 4)                                       */
#define SYSCTRL_PECR_VDDLVRE_Msk          (0x10UL)                  /*!< VDDLVRE (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_PECR_VDDOCIE_Pos          (3UL)                     /*!< VDDOCIE (Bit 3)                                       */
#define SYSCTRL_PECR_VDDOCIE_Msk          (0x8UL)                   /*!< VDDOCIE (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_PECR_AVCCLVIE_Pos         (2UL)                     /*!< AVCCLVIE (Bit 2)                                      */
#define SYSCTRL_PECR_AVCCLVIE_Msk         (0x4UL)                   /*!< AVCCLVIE (Bitfield-Mask: 0x01)                        */
#define SYSCTRL_PECR_VCCLVIE_Pos          (1UL)                     /*!< VCCLVIE (Bit 1)                                       */
#define SYSCTRL_PECR_VCCLVIE_Msk          (0x2UL)                   /*!< VCCLVIE (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_PECR_VDDLVIE_Pos          (0UL)                     /*!< VDDLVIE (Bit 0)                                       */
#define SYSCTRL_PECR_VDDLVIE_Msk          (0x1UL)                   /*!< VDDLVIE (Bitfield-Mask: 0x01)                         */
/* ==========================================================  PSR  ========================================================== */
#define SYSCTRL_PSR_VDDOCS_Pos            (3UL)                     /*!< VDDOCS (Bit 3)                                        */
#define SYSCTRL_PSR_VDDOCS_Msk            (0x8UL)                   /*!< VDDOCS (Bitfield-Mask: 0x01)                          */
#define SYSCTRL_PSR_AVCCLVS_Pos           (2UL)                     /*!< AVCCLVS (Bit 2)                                       */
#define SYSCTRL_PSR_AVCCLVS_Msk           (0x4UL)                   /*!< AVCCLVS (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_PSR_VCCLVS_Pos            (1UL)                     /*!< VCCLVS (Bit 1)                                        */
#define SYSCTRL_PSR_VCCLVS_Msk            (0x2UL)                   /*!< VCCLVS (Bitfield-Mask: 0x01)                          */
#define SYSCTRL_PSR_VDDLVS_Pos            (0UL)                     /*!< VDDLVS (Bit 0)                                        */
#define SYSCTRL_PSR_VDDLVS_Msk            (0x1UL)                   /*!< VDDLVS (Bitfield-Mask: 0x01)                          */
/* =========================================================  PWRDR  ========================================================= */
#define SYSCTRL_PWRDR_VDDOCF_Pos          (12UL)                    /*!< VDDOCF (Bit 12)                                       */
#define SYSCTRL_PWRDR_VDDOCF_Msk          (0xf000UL)                /*!< VDDOCF (Bitfield-Mask: 0x0f)                          */
#define SYSCTRL_PWRDR_AVCCLVF_Pos         (8UL)                     /*!< AVCCLVF (Bit 8)                                       */
#define SYSCTRL_PWRDR_AVCCLVF_Msk         (0xf00UL)                 /*!< AVCCLVF (Bitfield-Mask: 0x0f)                         */
#define SYSCTRL_PWRDR_VCCLVF_Pos          (4UL)                     /*!< VCCLVF (Bit 4)                                        */
#define SYSCTRL_PWRDR_VCCLVF_Msk          (0xf0UL)                  /*!< VCCLVF (Bitfield-Mask: 0x0f)                          */
#define SYSCTRL_PWRDR_VDDLVF_Pos          (0UL)                     /*!< VDDLVF (Bit 0)                                        */
#define SYSCTRL_PWRDR_VDDLVF_Msk          (0xfUL)                   /*!< VDDLVF (Bitfield-Mask: 0x0f)                          */
/* =========================================================  CIDR  ========================================================== */
#define SYSCTRL_CIDR_DCN_Pos              (16UL)                    /*!< DCN (Bit 16)                                          */
#define SYSCTRL_CIDR_DCN_Msk              (0xff0000UL)              /*!< DCN (Bitfield-Mask: 0xff)                             */
#define SYSCTRL_CIDR_CID_Pos              (0UL)                     /*!< CID (Bit 0)                                           */
#define SYSCTRL_CIDR_CID_Msk              (0xffffUL)                /*!< CID (Bitfield-Mask: 0xffff)                           */
/* =========================================================  KEYR  ========================================================== */
#define SYSCTRL_KEYR_KST1_Pos             (17UL)                    /*!< KST1 (Bit 17)                                         */
#define SYSCTRL_KEYR_KST1_Msk             (0x20000UL)               /*!< KST1 (Bitfield-Mask: 0x01)                            */
#define SYSCTRL_KEYR_KST0_Pos             (16UL)                    /*!< KST0 (Bit 16)                                         */
#define SYSCTRL_KEYR_KST0_Msk             (0x10000UL)               /*!< KST0 (Bitfield-Mask: 0x01)                            */
#define SYSCTRL_KEYR_KEY_Pos              (0UL)                     /*!< KEY (Bit 0)                                           */
#define SYSCTRL_KEYR_KEY_Msk              (0xffffUL)                /*!< KEY (Bitfield-Mask: 0xffff)                           */
/* =========================================================  UID0  ========================================================== */
#define SYSCTRL_UID0_UID0_Pos             (0UL)                     /*!< UID0 (Bit 0)                                          */
#define SYSCTRL_UID0_UID0_Msk             (0xffffffffUL)            /*!< UID0 (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  UID1  ========================================================== */
#define SYSCTRL_UID1_UID1_Pos             (0UL)                     /*!< UID1 (Bit 0)                                          */
#define SYSCTRL_UID1_UID1_Msk             (0xffffffffUL)            /*!< UID1 (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  UID2  ========================================================== */
#define SYSCTRL_UID2_UID2_Pos             (0UL)                     /*!< UID2 (Bit 0)                                          */
#define SYSCTRL_UID2_UID2_Msk             (0xffffffffUL)            /*!< UID2 (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  UID3  ========================================================== */
#define SYSCTRL_UID3_UID3_Pos             (0UL)                     /*!< UID3 (Bit 0)                                          */
#define SYSCTRL_UID3_UID3_Msk             (0xffffffffUL)            /*!< UID3 (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  ATCR  ========================================================== */
#define SYSCTRL_ATCR_VBFRDY_Pos           (31UL)                    /*!< VBFRDY (Bit 31)                                       */
#define SYSCTRL_ATCR_VBFRDY_Msk           (0x80000000UL)            /*!< VBFRDY (Bitfield-Mask: 0x01)                          */
#define SYSCTRL_ATCR_BGV_Pos              (20UL)                    /*!< BGV (Bit 20)                                          */
#define SYSCTRL_ATCR_BGV_Msk              (0x7ff00000UL)            /*!< BGV (Bitfield-Mask: 0x7ff)                            */
#define SYSCTRL_ATCR_VBFCL_Pos            (19UL)                    /*!< VBFCL (Bit 19)                                        */
#define SYSCTRL_ATCR_VBFCL_Msk            (0x80000UL)               /*!< VBFCL (Bitfield-Mask: 0x01)                           */
#define SYSCTRL_ATCR_VBFTRIM_Pos          (14UL)                    /*!< VBFTRIM (Bit 14)                                      */
#define SYSCTRL_ATCR_VBFTRIM_Msk          (0x7c000UL)               /*!< VBFTRIM (Bitfield-Mask: 0x1f)                         */
#define SYSCTRL_ATCR_VBFSEL_Pos           (13UL)                    /*!< VBFSEL (Bit 13)                                       */
#define SYSCTRL_ATCR_VBFSEL_Msk           (0x2000UL)                /*!< VBFSEL (Bitfield-Mask: 0x01)                          */
#define SYSCTRL_ATCR_VBFEN_Pos            (12UL)                    /*!< VBFEN (Bit 12)                                        */
#define SYSCTRL_ATCR_VBFEN_Msk            (0x1000UL)                /*!< VBFEN (Bitfield-Mask: 0x01)                           */
#define SYSCTRL_ATCR_REFITRIM_Pos         (6UL)                     /*!< REFITRIM (Bit 6)                                      */
#define SYSCTRL_ATCR_REFITRIM_Msk         (0xfc0UL)                 /*!< REFITRIM (Bitfield-Mask: 0x3f)                        */
#define SYSCTRL_ATCR_REFVTRIM_Pos         (1UL)                     /*!< REFVTRIM (Bit 1)                                      */
#define SYSCTRL_ATCR_REFVTRIM_Msk         (0x3eUL)                  /*!< REFVTRIM (Bitfield-Mask: 0x1f)                        */
/* =========================================================  FCR0  ========================================================== */
#define SYSCTRL_FCR0_ADC3TRIM_Pos         (24UL)                    /*!< ADC3TRIM (Bit 24)                                     */
#define SYSCTRL_FCR0_ADC3TRIM_Msk         (0x1f000000UL)            /*!< ADC3TRIM (Bitfield-Mask: 0x1f)                        */
#define SYSCTRL_FCR0_ADC2TRIM_Pos         (16UL)                    /*!< ADC2TRIM (Bit 16)                                     */
#define SYSCTRL_FCR0_ADC2TRIM_Msk         (0x1f0000UL)              /*!< ADC2TRIM (Bitfield-Mask: 0x1f)                        */
#define SYSCTRL_FCR0_ADC1TRIM_Pos         (8UL)                     /*!< ADC1TRIM (Bit 8)                                      */
#define SYSCTRL_FCR0_ADC1TRIM_Msk         (0x1f00UL)                /*!< ADC1TRIM (Bitfield-Mask: 0x1f)                        */
#define SYSCTRL_FCR0_ADC0TRIM_Pos         (0UL)                     /*!< ADC0TRIM (Bit 0)                                      */
#define SYSCTRL_FCR0_ADC0TRIM_Msk         (0x1fUL)                  /*!< ADC0TRIM (Bitfield-Mask: 0x1f)                        */
/* =========================================================  FCR1  ========================================================== */
#define SYSCTRL_FCR1_DAC2TRIM_Pos         (28UL)                    /*!< DAC2TRIM (Bit 28)                                     */
#define SYSCTRL_FCR1_DAC2TRIM_Msk         (0xf0000000UL)            /*!< DAC2TRIM (Bitfield-Mask: 0x0f)                        */
#define SYSCTRL_FCR1_DAC1TRIM_Pos         (24UL)                    /*!< DAC1TRIM (Bit 24)                                     */
#define SYSCTRL_FCR1_DAC1TRIM_Msk         (0xf000000UL)             /*!< DAC1TRIM (Bitfield-Mask: 0x0f)                        */
#define SYSCTRL_FCR1_DAC0TRIM_Pos         (20UL)                    /*!< DAC0TRIM (Bit 20)                                     */
#define SYSCTRL_FCR1_DAC0TRIM_Msk         (0xf00000UL)              /*!< DAC0TRIM (Bitfield-Mask: 0x0f)                        */
/* =========================================================  FCR2  ========================================================== */
#define SYSCTRL_FCR2_RC8M_Pos             (8UL)                     /*!< RC8M (Bit 8)                                          */
#define SYSCTRL_FCR2_RC8M_Msk             (0xffffff00UL)            /*!< RC8M (Bitfield-Mask: 0xffffff)                        */
#define SYSCTRL_FCR2_ADCPVEN_Pos          (4UL)                     /*!< ADCPVEN (Bit 4)                                       */
#define SYSCTRL_FCR2_ADCPVEN_Msk          (0x10UL)                  /*!< ADCPVEN (Bitfield-Mask: 0x01)                         */
#define SYSCTRL_FCR2_PLL0BANDx_Pos        (2UL)                     /*!< PLL0BANDx (Bit 2)                                     */
#define SYSCTRL_FCR2_PLL0BANDx_Msk        (0xcUL)                   /*!< PLL0BANDx (Bitfield-Mask: 0x03)                       */
#define SYSCTRL_FCR2_PLL0BANDy_Pos        (0UL)                     /*!< PLL0BANDy (Bit 0)                                     */
#define SYSCTRL_FCR2_PLL0BANDy_Msk        (0x3UL)                   /*!< PLL0BANDy (Bitfield-Mask: 0x03)                       */
/* =========================================================  FCR3  ========================================================== */
#define SYSCTRL_FCR3_PLL0INTy_Pos         (16UL)                    /*!< PLL0INTy (Bit 16)                                     */
#define SYSCTRL_FCR3_PLL0INTy_Msk         (0x3fff0000UL)            /*!< PLL0INTy (Bitfield-Mask: 0x3fff)                      */
#define SYSCTRL_FCR3_PLL0FRACy_Pos        (0UL)                     /*!< PLL0FRACy (Bit 0)                                     */
#define SYSCTRL_FCR3_PLL0FRACy_Msk        (0xffffUL)                /*!< PLL0FRACy (Bitfield-Mask: 0xffff)                     */
/* =========================================================  FCR4  ========================================================== */
#define SYSCTRL_FCR4_PLL0INTx_Pos         (16UL)                    /*!< PLL0INTx (Bit 16)                                     */
#define SYSCTRL_FCR4_PLL0INTx_Msk         (0x3fff0000UL)            /*!< PLL0INTx (Bitfield-Mask: 0x3fff)                      */
#define SYSCTRL_FCR4_PLL0FRACx_Pos        (0UL)                     /*!< PLL0FRACx (Bit 0)                                     */
#define SYSCTRL_FCR4_PLL0FRACx_Msk        (0xffffUL)                /*!< PLL0FRACx (Bitfield-Mask: 0xffff)                     */
/* =========================================================  FCR5  ========================================================== */
#define SYSCTRL_FCR5_RC32K_Pos            (16UL)                    /*!< RC32K (Bit 16)                                        */
#define SYSCTRL_FCR5_RC32K_Msk            (0xffff0000UL)            /*!< RC32K (Bitfield-Mask: 0xffff)                         */
#define SYSCTRL_FCR5_Tsensor_Pos          (0UL)                     /*!< Tsensor (Bit 0)                                       */
#define SYSCTRL_FCR5_Tsensor_Msk          (0xffffUL)                /*!< Tsensor (Bitfield-Mask: 0xffff)                       */


/* =========================================================================================================================== */
/* ================                                           SPI0                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  ENABLE  ========================================================= */
#define SPI0_ENABLE_CSI_Pos               (15UL)                    /*!< CSI (Bit 15)                                          */
#define SPI0_ENABLE_CSI_Msk               (0x8000UL)                /*!< CSI (Bitfield-Mask: 0x01)                             */
#define SPI0_ENABLE_CSIS_Pos              (14UL)                    /*!< CSIS (Bit 14)                                         */
#define SPI0_ENABLE_CSIS_Msk              (0x4000UL)                /*!< CSIS (Bitfield-Mask: 0x01)                            */
#define SPI0_ENABLE_CSO_Pos               (13UL)                    /*!< CSO (Bit 13)                                          */
#define SPI0_ENABLE_CSO_Msk               (0x2000UL)                /*!< CSO (Bitfield-Mask: 0x01)                             */
#define SPI0_ENABLE_CSOS_Pos              (12UL)                    /*!< CSOS (Bit 12)                                         */
#define SPI0_ENABLE_CSOS_Msk              (0x1000UL)                /*!< CSOS (Bitfield-Mask: 0x01)                            */
#define SPI0_ENABLE_DTE_Pos               (9UL)                     /*!< DTE (Bit 9)                                           */
#define SPI0_ENABLE_DTE_Msk               (0x200UL)                 /*!< DTE (Bitfield-Mask: 0x01)                             */
#define SPI0_ENABLE_DRE_Pos               (8UL)                     /*!< DRE (Bit 8)                                           */
#define SPI0_ENABLE_DRE_Msk               (0x100UL)                 /*!< DRE (Bitfield-Mask: 0x01)                             */
#define SPI0_ENABLE_LOOP_Pos              (7UL)                     /*!< LOOP (Bit 7)                                          */
#define SPI0_ENABLE_LOOP_Msk              (0x80UL)                  /*!< LOOP (Bitfield-Mask: 0x01)                            */
#define SPI0_ENABLE_SWAP_Pos              (6UL)                     /*!< SWAP (Bit 6)                                          */
#define SPI0_ENABLE_SWAP_Msk              (0x40UL)                  /*!< SWAP (Bitfield-Mask: 0x01)                            */
#define SPI0_ENABLE_CSPOL_Pos             (5UL)                     /*!< CSPOL (Bit 5)                                         */
#define SPI0_ENABLE_CSPOL_Msk             (0x20UL)                  /*!< CSPOL (Bitfield-Mask: 0x01)                           */
#define SPI0_ENABLE_CSSEL_Pos             (4UL)                     /*!< CSSEL (Bit 4)                                         */
#define SPI0_ENABLE_CSSEL_Msk             (0x10UL)                  /*!< CSSEL (Bitfield-Mask: 0x01)                           */
#define SPI0_ENABLE_TWE_Pos               (3UL)                     /*!< TWE (Bit 3)                                           */
#define SPI0_ENABLE_TWE_Msk               (0x8UL)                   /*!< TWE (Bitfield-Mask: 0x01)                             */
#define SPI0_ENABLE_TFR_Pos               (2UL)                     /*!< TFR (Bit 2)                                           */
#define SPI0_ENABLE_TFR_Msk               (0x4UL)                   /*!< TFR (Bitfield-Mask: 0x01)                             */
#define SPI0_ENABLE_RFR_Pos               (1UL)                     /*!< RFR (Bit 1)                                           */
#define SPI0_ENABLE_RFR_Msk               (0x2UL)                   /*!< RFR (Bitfield-Mask: 0x01)                             */
#define SPI0_ENABLE_SPIEN_Pos             (0UL)                     /*!< SPIEN (Bit 0)                                         */
#define SPI0_ENABLE_SPIEN_Msk             (0x1UL)                   /*!< SPIEN (Bitfield-Mask: 0x01)                           */
/* =========================================================  CTRL  ========================================================== */
#define SPI0_CTRL_RXDLY_Pos               (16UL)                    /*!< RXDLY (Bit 16)                                        */
#define SPI0_CTRL_RXDLY_Msk               (0x70000UL)               /*!< RXDLY (Bitfield-Mask: 0x07)                           */
#define SPI0_CTRL_LEN_Pos                 (8UL)                     /*!< LEN (Bit 8)                                           */
#define SPI0_CTRL_LEN_Msk                 (0xf00UL)                 /*!< LEN (Bitfield-Mask: 0x0f)                             */
#define SPI0_CTRL_UDRCFG_Pos              (7UL)                     /*!< UDRCFG (Bit 7)                                        */
#define SPI0_CTRL_UDRCFG_Msk              (0x80UL)                  /*!< UDRCFG (Bitfield-Mask: 0x01)                          */
#define SPI0_CTRL_LSB_Pos                 (6UL)                     /*!< LSB (Bit 6)                                           */
#define SPI0_CTRL_LSB_Msk                 (0x40UL)                  /*!< LSB (Bitfield-Mask: 0x01)                             */
#define SPI0_CTRL_RXEN_Pos                (5UL)                     /*!< RXEN (Bit 5)                                          */
#define SPI0_CTRL_RXEN_Msk                (0x20UL)                  /*!< RXEN (Bitfield-Mask: 0x01)                            */
#define SPI0_CTRL_TXEN_Pos                (4UL)                     /*!< TXEN (Bit 4)                                          */
#define SPI0_CTRL_TXEN_Msk                (0x10UL)                  /*!< TXEN (Bitfield-Mask: 0x01)                            */
#define SPI0_CTRL_SHZOE_Pos               (3UL)                     /*!< SHZOE (Bit 3)                                         */
#define SPI0_CTRL_SHZOE_Msk               (0x8UL)                   /*!< SHZOE (Bitfield-Mask: 0x01)                           */
#define SPI0_CTRL_CPOL_Pos                (2UL)                     /*!< CPOL (Bit 2)                                          */
#define SPI0_CTRL_CPOL_Msk                (0x4UL)                   /*!< CPOL (Bitfield-Mask: 0x01)                            */
#define SPI0_CTRL_CPHA_Pos                (1UL)                     /*!< CPHA (Bit 1)                                          */
#define SPI0_CTRL_CPHA_Msk                (0x2UL)                   /*!< CPHA (Bitfield-Mask: 0x01)                            */
#define SPI0_CTRL_MSTEN_Pos               (0UL)                     /*!< MSTEN (Bit 0)                                         */
#define SPI0_CTRL_MSTEN_Msk               (0x1UL)                   /*!< MSTEN (Bitfield-Mask: 0x01)                           */
/* =========================================================  BAUD  ========================================================== */
#define SPI0_BAUD_BAUD_Pos                (1UL)                     /*!< BAUD (Bit 1)                                          */
#define SPI0_BAUD_BAUD_Msk                (0xffeUL)                 /*!< BAUD (Bitfield-Mask: 0x7ff)                           */
/* =======================================================  FIFOCTRL  ======================================================== */
#define SPI0_FIFOCTRL_RXFTLR_Pos          (4UL)                     /*!< RXFTLR (Bit 4)                                        */
#define SPI0_FIFOCTRL_RXFTLR_Msk          (0xf0UL)                  /*!< RXFTLR (Bitfield-Mask: 0x0f)                          */
#define SPI0_FIFOCTRL_TXFTLR_Pos          (0UL)                     /*!< TXFTLR (Bit 0)                                        */
#define SPI0_FIFOCTRL_TXFTLR_Msk          (0xfUL)                   /*!< TXFTLR (Bitfield-Mask: 0x0f)                          */
/* ==========================================================  CNT  ========================================================== */
#define SPI0_CNT_DCNT_Pos                 (0UL)                     /*!< DCNT (Bit 0)                                          */
#define SPI0_CNT_DCNT_Msk                 (0xffffUL)                /*!< DCNT (Bitfield-Mask: 0xffff)                          */
/* =========================================================  RCNT  ========================================================== */
#define SPI0_RCNT_RCNT_Pos                (0UL)                     /*!< RCNT (Bit 0)                                          */
#define SPI0_RCNT_RCNT_Msk                (0xffffUL)                /*!< RCNT (Bitfield-Mask: 0xffff)                          */
/* =========================================================  START  ========================================================= */
#define SPI0_START_STOP_Pos               (1UL)                     /*!< STOP (Bit 1)                                          */
#define SPI0_START_STOP_Msk               (0x2UL)                   /*!< STOP (Bitfield-Mask: 0x01)                            */
#define SPI0_START_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define SPI0_START_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* ========================================================  TIMING  ========================================================= */
#define SPI0_TIMING_MCSI_Pos              (16UL)                    /*!< MCSI (Bit 16)                                         */
#define SPI0_TIMING_MCSI_Msk              (0x1f0000UL)              /*!< MCSI (Bitfield-Mask: 0x1f)                            */
#define SPI0_TIMING_MIDI_Pos              (0UL)                     /*!< MIDI (Bit 0)                                          */
#define SPI0_TIMING_MIDI_Msk              (0x1fUL)                  /*!< MIDI (Bitfield-Mask: 0x1f)                            */
/* =========================================================  INTEN  ========================================================= */
#define SPI0_INTEN_RXCIE_Pos              (11UL)                    /*!< RXCIE (Bit 11)                                        */
#define SPI0_INTEN_RXCIE_Msk              (0x800UL)                 /*!< RXCIE (Bitfield-Mask: 0x01)                           */
#define SPI0_INTEN_TXCIE_Pos              (10UL)                    /*!< TXCIE (Bit 10)                                        */
#define SPI0_INTEN_TXCIE_Msk              (0x400UL)                 /*!< TXCIE (Bitfield-Mask: 0x01)                           */
#define SPI0_INTEN_RXDEIE_Pos             (9UL)                     /*!< RXDEIE (Bit 9)                                        */
#define SPI0_INTEN_RXDEIE_Msk             (0x200UL)                 /*!< RXDEIE (Bitfield-Mask: 0x01)                          */
#define SPI0_INTEN_TXDEIE_Pos             (8UL)                     /*!< TXDEIE (Bit 8)                                        */
#define SPI0_INTEN_TXDEIE_Msk             (0x100UL)                 /*!< TXDEIE (Bitfield-Mask: 0x01)                          */
#define SPI0_INTEN_MDFIE_Pos              (7UL)                     /*!< MDFIE (Bit 7)                                         */
#define SPI0_INTEN_MDFIE_Msk              (0x80UL)                  /*!< MDFIE (Bitfield-Mask: 0x01)                           */
#define SPI0_INTEN_OPFIE_Pos              (6UL)                     /*!< OPFIE (Bit 6)                                         */
#define SPI0_INTEN_OPFIE_Msk              (0x40UL)                  /*!< OPFIE (Bitfield-Mask: 0x01)                           */
#define SPI0_INTEN_TXUFIE_Pos             (5UL)                     /*!< TXUFIE (Bit 5)                                        */
#define SPI0_INTEN_TXUFIE_Msk             (0x20UL)                  /*!< TXUFIE (Bitfield-Mask: 0x01)                          */
#define SPI0_INTEN_TXOFIE_Pos             (4UL)                     /*!< TXOFIE (Bit 4)                                        */
#define SPI0_INTEN_TXOFIE_Msk             (0x10UL)                  /*!< TXOFIE (Bitfield-Mask: 0x01)                          */
#define SPI0_INTEN_RXUFIE_Pos             (3UL)                     /*!< RXUFIE (Bit 3)                                        */
#define SPI0_INTEN_RXUFIE_Msk             (0x8UL)                   /*!< RXUFIE (Bitfield-Mask: 0x01)                          */
#define SPI0_INTEN_RXOFIE_Pos             (2UL)                     /*!< RXOFIE (Bit 2)                                        */
#define SPI0_INTEN_RXOFIE_Msk             (0x4UL)                   /*!< RXOFIE (Bitfield-Mask: 0x01)                          */
#define SPI0_INTEN_TXEIE_Pos              (1UL)                     /*!< TXEIE (Bit 1)                                         */
#define SPI0_INTEN_TXEIE_Msk              (0x2UL)                   /*!< TXEIE (Bitfield-Mask: 0x01)                           */
#define SPI0_INTEN_RXFIE_Pos              (0UL)                     /*!< RXFIE (Bit 0)                                         */
#define SPI0_INTEN_RXFIE_Msk              (0x1UL)                   /*!< RXFIE (Bitfield-Mask: 0x01)                           */
/* ==========================================================  INT  ========================================================== */
#define SPI0_INT_RXCI_Pos                 (11UL)                    /*!< RXCI (Bit 11)                                         */
#define SPI0_INT_RXCI_Msk                 (0x800UL)                 /*!< RXCI (Bitfield-Mask: 0x01)                            */
#define SPI0_INT_TXCI_Pos                 (10UL)                    /*!< TXCI (Bit 10)                                         */
#define SPI0_INT_TXCI_Msk                 (0x400UL)                 /*!< TXCI (Bitfield-Mask: 0x01)                            */
#define SPI0_INT_RXDEI_Pos                (9UL)                     /*!< RXDEI (Bit 9)                                         */
#define SPI0_INT_RXDEI_Msk                (0x200UL)                 /*!< RXDEI (Bitfield-Mask: 0x01)                           */
#define SPI0_INT_TXDEI_Pos                (8UL)                     /*!< TXDEI (Bit 8)                                         */
#define SPI0_INT_TXDEI_Msk                (0x100UL)                 /*!< TXDEI (Bitfield-Mask: 0x01)                           */
#define SPI0_INT_MDFI_Pos                 (7UL)                     /*!< MDFI (Bit 7)                                          */
#define SPI0_INT_MDFI_Msk                 (0x80UL)                  /*!< MDFI (Bitfield-Mask: 0x01)                            */
#define SPI0_INT_OPFI_Pos                 (6UL)                     /*!< OPFI (Bit 6)                                          */
#define SPI0_INT_OPFI_Msk                 (0x40UL)                  /*!< OPFI (Bitfield-Mask: 0x01)                            */
#define SPI0_INT_TXUFI_Pos                (5UL)                     /*!< TXUFI (Bit 5)                                         */
#define SPI0_INT_TXUFI_Msk                (0x20UL)                  /*!< TXUFI (Bitfield-Mask: 0x01)                           */
#define SPI0_INT_TXOFI_Pos                (4UL)                     /*!< TXOFI (Bit 4)                                         */
#define SPI0_INT_TXOFI_Msk                (0x10UL)                  /*!< TXOFI (Bitfield-Mask: 0x01)                           */
#define SPI0_INT_RXUFI_Pos                (3UL)                     /*!< RXUFI (Bit 3)                                         */
#define SPI0_INT_RXUFI_Msk                (0x8UL)                   /*!< RXUFI (Bitfield-Mask: 0x01)                           */
#define SPI0_INT_RXOFI_Pos                (2UL)                     /*!< RXOFI (Bit 2)                                         */
#define SPI0_INT_RXOFI_Msk                (0x4UL)                   /*!< RXOFI (Bitfield-Mask: 0x01)                           */
#define SPI0_INT_TXEI_Pos                 (1UL)                     /*!< TXEI (Bit 1)                                          */
#define SPI0_INT_TXEI_Msk                 (0x2UL)                   /*!< TXEI (Bitfield-Mask: 0x01)                            */
#define SPI0_INT_RXFI_Pos                 (0UL)                     /*!< RXFI (Bit 0)                                          */
#define SPI0_INT_RXFI_Msk                 (0x1UL)                   /*!< RXFI (Bitfield-Mask: 0x01)                            */
/* ========================================================  STATUS  ========================================================= */
#define SPI0_STATUS_RFF_Pos               (30UL)                    /*!< RFF (Bit 30)                                          */
#define SPI0_STATUS_RFF_Msk               (0x40000000UL)            /*!< RFF (Bitfield-Mask: 0x01)                             */
#define SPI0_STATUS_RFE_Pos               (29UL)                    /*!< RFE (Bit 29)                                          */
#define SPI0_STATUS_RFE_Msk               (0x20000000UL)            /*!< RFE (Bitfield-Mask: 0x01)                             */
#define SPI0_STATUS_RXFLR_Pos             (24UL)                    /*!< RXFLR (Bit 24)                                        */
#define SPI0_STATUS_RXFLR_Msk             (0x1f000000UL)            /*!< RXFLR (Bitfield-Mask: 0x1f)                           */
#define SPI0_STATUS_TFF_Pos               (22UL)                    /*!< TFF (Bit 22)                                          */
#define SPI0_STATUS_TFF_Msk               (0x400000UL)              /*!< TFF (Bitfield-Mask: 0x01)                             */
#define SPI0_STATUS_TFE_Pos               (21UL)                    /*!< TFE (Bit 21)                                          */
#define SPI0_STATUS_TFE_Msk               (0x200000UL)              /*!< TFE (Bitfield-Mask: 0x01)                             */
#define SPI0_STATUS_TXFLR_Pos             (16UL)                    /*!< TXFLR (Bit 16)                                        */
#define SPI0_STATUS_TXFLR_Msk             (0x1f0000UL)              /*!< TXFLR (Bitfield-Mask: 0x1f)                           */
#define SPI0_STATUS_BUSY_Pos              (0UL)                     /*!< BUSY (Bit 0)                                          */
#define SPI0_STATUS_BUSY_Msk              (0x1UL)                   /*!< BUSY (Bitfield-Mask: 0x01)                            */
/* ==========================================================  TDR  ========================================================== */
#define SPI0_TDR_TD_Pos                   (0UL)                     /*!< TD (Bit 0)                                            */
#define SPI0_TDR_TD_Msk                   (0xffffUL)                /*!< TD (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  RDR  ========================================================== */
#define SPI0_RDR_RD_Pos                   (0UL)                     /*!< RD (Bit 0)                                            */
#define SPI0_RDR_RD_Msk                   (0xffffUL)                /*!< RD (Bitfield-Mask: 0xffff)                            */
/* =========================================================  UDRDR  ========================================================= */
#define SPI0_UDRDR_UDRDR_Pos              (0UL)                     /*!< UDRDR (Bit 0)                                         */
#define SPI0_UDRDR_UDRDR_Msk              (0xffffUL)                /*!< UDRDR (Bitfield-Mask: 0xffff)                         */


/* =========================================================================================================================== */
/* ================                                           SPI1                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  ENABLE  ========================================================= */
#define SPI1_ENABLE_CSI_Pos               (15UL)                    /*!< CSI (Bit 15)                                          */
#define SPI1_ENABLE_CSI_Msk               (0x8000UL)                /*!< CSI (Bitfield-Mask: 0x01)                             */
#define SPI1_ENABLE_CSIS_Pos              (14UL)                    /*!< CSIS (Bit 14)                                         */
#define SPI1_ENABLE_CSIS_Msk              (0x4000UL)                /*!< CSIS (Bitfield-Mask: 0x01)                            */
#define SPI1_ENABLE_CSO_Pos               (13UL)                    /*!< CSO (Bit 13)                                          */
#define SPI1_ENABLE_CSO_Msk               (0x2000UL)                /*!< CSO (Bitfield-Mask: 0x01)                             */
#define SPI1_ENABLE_CSOS_Pos              (12UL)                    /*!< CSOS (Bit 12)                                         */
#define SPI1_ENABLE_CSOS_Msk              (0x1000UL)                /*!< CSOS (Bitfield-Mask: 0x01)                            */
#define SPI1_ENABLE_DTE_Pos               (9UL)                     /*!< DTE (Bit 9)                                           */
#define SPI1_ENABLE_DTE_Msk               (0x200UL)                 /*!< DTE (Bitfield-Mask: 0x01)                             */
#define SPI1_ENABLE_DRE_Pos               (8UL)                     /*!< DRE (Bit 8)                                           */
#define SPI1_ENABLE_DRE_Msk               (0x100UL)                 /*!< DRE (Bitfield-Mask: 0x01)                             */
#define SPI1_ENABLE_LOOP_Pos              (7UL)                     /*!< LOOP (Bit 7)                                          */
#define SPI1_ENABLE_LOOP_Msk              (0x80UL)                  /*!< LOOP (Bitfield-Mask: 0x01)                            */
#define SPI1_ENABLE_SWAP_Pos              (6UL)                     /*!< SWAP (Bit 6)                                          */
#define SPI1_ENABLE_SWAP_Msk              (0x40UL)                  /*!< SWAP (Bitfield-Mask: 0x01)                            */
#define SPI1_ENABLE_CSPOL_Pos             (5UL)                     /*!< CSPOL (Bit 5)                                         */
#define SPI1_ENABLE_CSPOL_Msk             (0x20UL)                  /*!< CSPOL (Bitfield-Mask: 0x01)                           */
#define SPI1_ENABLE_CSSEL_Pos             (4UL)                     /*!< CSSEL (Bit 4)                                         */
#define SPI1_ENABLE_CSSEL_Msk             (0x10UL)                  /*!< CSSEL (Bitfield-Mask: 0x01)                           */
#define SPI1_ENABLE_TWE_Pos               (3UL)                     /*!< TWE (Bit 3)                                           */
#define SPI1_ENABLE_TWE_Msk               (0x8UL)                   /*!< TWE (Bitfield-Mask: 0x01)                             */
#define SPI1_ENABLE_TFR_Pos               (2UL)                     /*!< TFR (Bit 2)                                           */
#define SPI1_ENABLE_TFR_Msk               (0x4UL)                   /*!< TFR (Bitfield-Mask: 0x01)                             */
#define SPI1_ENABLE_RFR_Pos               (1UL)                     /*!< RFR (Bit 1)                                           */
#define SPI1_ENABLE_RFR_Msk               (0x2UL)                   /*!< RFR (Bitfield-Mask: 0x01)                             */
#define SPI1_ENABLE_SPIEN_Pos             (0UL)                     /*!< SPIEN (Bit 0)                                         */
#define SPI1_ENABLE_SPIEN_Msk             (0x1UL)                   /*!< SPIEN (Bitfield-Mask: 0x01)                           */
/* =========================================================  CTRL  ========================================================== */
#define SPI1_CTRL_RXDLY_Pos               (16UL)                    /*!< RXDLY (Bit 16)                                        */
#define SPI1_CTRL_RXDLY_Msk               (0x70000UL)               /*!< RXDLY (Bitfield-Mask: 0x07)                           */
#define SPI1_CTRL_LEN_Pos                 (8UL)                     /*!< LEN (Bit 8)                                           */
#define SPI1_CTRL_LEN_Msk                 (0xf00UL)                 /*!< LEN (Bitfield-Mask: 0x0f)                             */
#define SPI1_CTRL_UDRCFG_Pos              (7UL)                     /*!< UDRCFG (Bit 7)                                        */
#define SPI1_CTRL_UDRCFG_Msk              (0x80UL)                  /*!< UDRCFG (Bitfield-Mask: 0x01)                          */
#define SPI1_CTRL_LSB_Pos                 (6UL)                     /*!< LSB (Bit 6)                                           */
#define SPI1_CTRL_LSB_Msk                 (0x40UL)                  /*!< LSB (Bitfield-Mask: 0x01)                             */
#define SPI1_CTRL_RXEN_Pos                (5UL)                     /*!< RXEN (Bit 5)                                          */
#define SPI1_CTRL_RXEN_Msk                (0x20UL)                  /*!< RXEN (Bitfield-Mask: 0x01)                            */
#define SPI1_CTRL_TXEN_Pos                (4UL)                     /*!< TXEN (Bit 4)                                          */
#define SPI1_CTRL_TXEN_Msk                (0x10UL)                  /*!< TXEN (Bitfield-Mask: 0x01)                            */
#define SPI1_CTRL_SHZOE_Pos               (3UL)                     /*!< SHZOE (Bit 3)                                         */
#define SPI1_CTRL_SHZOE_Msk               (0x8UL)                   /*!< SHZOE (Bitfield-Mask: 0x01)                           */
#define SPI1_CTRL_CPOL_Pos                (2UL)                     /*!< CPOL (Bit 2)                                          */
#define SPI1_CTRL_CPOL_Msk                (0x4UL)                   /*!< CPOL (Bitfield-Mask: 0x01)                            */
#define SPI1_CTRL_CPHA_Pos                (1UL)                     /*!< CPHA (Bit 1)                                          */
#define SPI1_CTRL_CPHA_Msk                (0x2UL)                   /*!< CPHA (Bitfield-Mask: 0x01)                            */
#define SPI1_CTRL_MSTEN_Pos               (0UL)                     /*!< MSTEN (Bit 0)                                         */
#define SPI1_CTRL_MSTEN_Msk               (0x1UL)                   /*!< MSTEN (Bitfield-Mask: 0x01)                           */
/* =========================================================  BAUD  ========================================================== */
#define SPI1_BAUD_BAUD_Pos                (1UL)                     /*!< BAUD (Bit 1)                                          */
#define SPI1_BAUD_BAUD_Msk                (0xffeUL)                 /*!< BAUD (Bitfield-Mask: 0x7ff)                           */
/* =======================================================  FIFOCTRL  ======================================================== */
#define SPI1_FIFOCTRL_RXFTLR_Pos          (4UL)                     /*!< RXFTLR (Bit 4)                                        */
#define SPI1_FIFOCTRL_RXFTLR_Msk          (0xf0UL)                  /*!< RXFTLR (Bitfield-Mask: 0x0f)                          */
#define SPI1_FIFOCTRL_TXFTLR_Pos          (0UL)                     /*!< TXFTLR (Bit 0)                                        */
#define SPI1_FIFOCTRL_TXFTLR_Msk          (0xfUL)                   /*!< TXFTLR (Bitfield-Mask: 0x0f)                          */
/* ==========================================================  CNT  ========================================================== */
#define SPI1_CNT_DCNT_Pos                 (0UL)                     /*!< DCNT (Bit 0)                                          */
#define SPI1_CNT_DCNT_Msk                 (0xffffUL)                /*!< DCNT (Bitfield-Mask: 0xffff)                          */
/* =========================================================  RCNT  ========================================================== */
#define SPI1_RCNT_RCNT_Pos                (0UL)                     /*!< RCNT (Bit 0)                                          */
#define SPI1_RCNT_RCNT_Msk                (0xffffUL)                /*!< RCNT (Bitfield-Mask: 0xffff)                          */
/* =========================================================  START  ========================================================= */
#define SPI1_START_STOP_Pos               (1UL)                     /*!< STOP (Bit 1)                                          */
#define SPI1_START_STOP_Msk               (0x2UL)                   /*!< STOP (Bitfield-Mask: 0x01)                            */
#define SPI1_START_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define SPI1_START_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* ========================================================  TIMING  ========================================================= */
#define SPI1_TIMING_MCSI_Pos              (16UL)                    /*!< MCSI (Bit 16)                                         */
#define SPI1_TIMING_MCSI_Msk              (0x1f0000UL)              /*!< MCSI (Bitfield-Mask: 0x1f)                            */
#define SPI1_TIMING_MIDI_Pos              (0UL)                     /*!< MIDI (Bit 0)                                          */
#define SPI1_TIMING_MIDI_Msk              (0x1fUL)                  /*!< MIDI (Bitfield-Mask: 0x1f)                            */
/* =========================================================  INTEN  ========================================================= */
#define SPI1_INTEN_RXCIE_Pos              (11UL)                    /*!< RXCIE (Bit 11)                                        */
#define SPI1_INTEN_RXCIE_Msk              (0x800UL)                 /*!< RXCIE (Bitfield-Mask: 0x01)                           */
#define SPI1_INTEN_TXCIE_Pos              (10UL)                    /*!< TXCIE (Bit 10)                                        */
#define SPI1_INTEN_TXCIE_Msk              (0x400UL)                 /*!< TXCIE (Bitfield-Mask: 0x01)                           */
#define SPI1_INTEN_RXDEIE_Pos             (9UL)                     /*!< RXDEIE (Bit 9)                                        */
#define SPI1_INTEN_RXDEIE_Msk             (0x200UL)                 /*!< RXDEIE (Bitfield-Mask: 0x01)                          */
#define SPI1_INTEN_TXDEIE_Pos             (8UL)                     /*!< TXDEIE (Bit 8)                                        */
#define SPI1_INTEN_TXDEIE_Msk             (0x100UL)                 /*!< TXDEIE (Bitfield-Mask: 0x01)                          */
#define SPI1_INTEN_MDFIE_Pos              (7UL)                     /*!< MDFIE (Bit 7)                                         */
#define SPI1_INTEN_MDFIE_Msk              (0x80UL)                  /*!< MDFIE (Bitfield-Mask: 0x01)                           */
#define SPI1_INTEN_OPFIE_Pos              (6UL)                     /*!< OPFIE (Bit 6)                                         */
#define SPI1_INTEN_OPFIE_Msk              (0x40UL)                  /*!< OPFIE (Bitfield-Mask: 0x01)                           */
#define SPI1_INTEN_TXUFIE_Pos             (5UL)                     /*!< TXUFIE (Bit 5)                                        */
#define SPI1_INTEN_TXUFIE_Msk             (0x20UL)                  /*!< TXUFIE (Bitfield-Mask: 0x01)                          */
#define SPI1_INTEN_TXOFIE_Pos             (4UL)                     /*!< TXOFIE (Bit 4)                                        */
#define SPI1_INTEN_TXOFIE_Msk             (0x10UL)                  /*!< TXOFIE (Bitfield-Mask: 0x01)                          */
#define SPI1_INTEN_RXUFIE_Pos             (3UL)                     /*!< RXUFIE (Bit 3)                                        */
#define SPI1_INTEN_RXUFIE_Msk             (0x8UL)                   /*!< RXUFIE (Bitfield-Mask: 0x01)                          */
#define SPI1_INTEN_RXOFIE_Pos             (2UL)                     /*!< RXOFIE (Bit 2)                                        */
#define SPI1_INTEN_RXOFIE_Msk             (0x4UL)                   /*!< RXOFIE (Bitfield-Mask: 0x01)                          */
#define SPI1_INTEN_TXEIE_Pos              (1UL)                     /*!< TXEIE (Bit 1)                                         */
#define SPI1_INTEN_TXEIE_Msk              (0x2UL)                   /*!< TXEIE (Bitfield-Mask: 0x01)                           */
#define SPI1_INTEN_RXFIE_Pos              (0UL)                     /*!< RXFIE (Bit 0)                                         */
#define SPI1_INTEN_RXFIE_Msk              (0x1UL)                   /*!< RXFIE (Bitfield-Mask: 0x01)                           */
/* ==========================================================  INT  ========================================================== */
#define SPI1_INT_RXCI_Pos                 (11UL)                    /*!< RXCI (Bit 11)                                         */
#define SPI1_INT_RXCI_Msk                 (0x800UL)                 /*!< RXCI (Bitfield-Mask: 0x01)                            */
#define SPI1_INT_TXCI_Pos                 (10UL)                    /*!< TXCI (Bit 10)                                         */
#define SPI1_INT_TXCI_Msk                 (0x400UL)                 /*!< TXCI (Bitfield-Mask: 0x01)                            */
#define SPI1_INT_RXDEI_Pos                (9UL)                     /*!< RXDEI (Bit 9)                                         */
#define SPI1_INT_RXDEI_Msk                (0x200UL)                 /*!< RXDEI (Bitfield-Mask: 0x01)                           */
#define SPI1_INT_TXDEI_Pos                (8UL)                     /*!< TXDEI (Bit 8)                                         */
#define SPI1_INT_TXDEI_Msk                (0x100UL)                 /*!< TXDEI (Bitfield-Mask: 0x01)                           */
#define SPI1_INT_MDFI_Pos                 (7UL)                     /*!< MDFI (Bit 7)                                          */
#define SPI1_INT_MDFI_Msk                 (0x80UL)                  /*!< MDFI (Bitfield-Mask: 0x01)                            */
#define SPI1_INT_OPFI_Pos                 (6UL)                     /*!< OPFI (Bit 6)                                          */
#define SPI1_INT_OPFI_Msk                 (0x40UL)                  /*!< OPFI (Bitfield-Mask: 0x01)                            */
#define SPI1_INT_TXUFI_Pos                (5UL)                     /*!< TXUFI (Bit 5)                                         */
#define SPI1_INT_TXUFI_Msk                (0x20UL)                  /*!< TXUFI (Bitfield-Mask: 0x01)                           */
#define SPI1_INT_TXOFI_Pos                (4UL)                     /*!< TXOFI (Bit 4)                                         */
#define SPI1_INT_TXOFI_Msk                (0x10UL)                  /*!< TXOFI (Bitfield-Mask: 0x01)                           */
#define SPI1_INT_RXUFI_Pos                (3UL)                     /*!< RXUFI (Bit 3)                                         */
#define SPI1_INT_RXUFI_Msk                (0x8UL)                   /*!< RXUFI (Bitfield-Mask: 0x01)                           */
#define SPI1_INT_RXOFI_Pos                (2UL)                     /*!< RXOFI (Bit 2)                                         */
#define SPI1_INT_RXOFI_Msk                (0x4UL)                   /*!< RXOFI (Bitfield-Mask: 0x01)                           */
#define SPI1_INT_TXEI_Pos                 (1UL)                     /*!< TXEI (Bit 1)                                          */
#define SPI1_INT_TXEI_Msk                 (0x2UL)                   /*!< TXEI (Bitfield-Mask: 0x01)                            */
#define SPI1_INT_RXFI_Pos                 (0UL)                     /*!< RXFI (Bit 0)                                          */
#define SPI1_INT_RXFI_Msk                 (0x1UL)                   /*!< RXFI (Bitfield-Mask: 0x01)                            */
/* ========================================================  STATUS  ========================================================= */
#define SPI1_STATUS_RFF_Pos               (30UL)                    /*!< RFF (Bit 30)                                          */
#define SPI1_STATUS_RFF_Msk               (0x40000000UL)            /*!< RFF (Bitfield-Mask: 0x01)                             */
#define SPI1_STATUS_RFE_Pos               (29UL)                    /*!< RFE (Bit 29)                                          */
#define SPI1_STATUS_RFE_Msk               (0x20000000UL)            /*!< RFE (Bitfield-Mask: 0x01)                             */
#define SPI1_STATUS_RXFLR_Pos             (24UL)                    /*!< RXFLR (Bit 24)                                        */
#define SPI1_STATUS_RXFLR_Msk             (0x1f000000UL)            /*!< RXFLR (Bitfield-Mask: 0x1f)                           */
#define SPI1_STATUS_TFF_Pos               (22UL)                    /*!< TFF (Bit 22)                                          */
#define SPI1_STATUS_TFF_Msk               (0x400000UL)              /*!< TFF (Bitfield-Mask: 0x01)                             */
#define SPI1_STATUS_TFE_Pos               (21UL)                    /*!< TFE (Bit 21)                                          */
#define SPI1_STATUS_TFE_Msk               (0x200000UL)              /*!< TFE (Bitfield-Mask: 0x01)                             */
#define SPI1_STATUS_TXFLR_Pos             (16UL)                    /*!< TXFLR (Bit 16)                                        */
#define SPI1_STATUS_TXFLR_Msk             (0x1f0000UL)              /*!< TXFLR (Bitfield-Mask: 0x1f)                           */
#define SPI1_STATUS_BUSY_Pos              (0UL)                     /*!< BUSY (Bit 0)                                          */
#define SPI1_STATUS_BUSY_Msk              (0x1UL)                   /*!< BUSY (Bitfield-Mask: 0x01)                            */
/* ==========================================================  TDR  ========================================================== */
#define SPI1_TDR_TD_Pos                   (0UL)                     /*!< TD (Bit 0)                                            */
#define SPI1_TDR_TD_Msk                   (0xffffUL)                /*!< TD (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  RDR  ========================================================== */
#define SPI1_RDR_RD_Pos                   (0UL)                     /*!< RD (Bit 0)                                            */
#define SPI1_RDR_RD_Msk                   (0xffffUL)                /*!< RD (Bitfield-Mask: 0xffff)                            */
/* =========================================================  UDRDR  ========================================================= */
#define SPI1_UDRDR_UDRDR_Pos              (0UL)                     /*!< UDRDR (Bit 0)                                         */
#define SPI1_UDRDR_UDRDR_Msk              (0xffffUL)                /*!< UDRDR (Bitfield-Mask: 0xffff)                         */


/* =========================================================================================================================== */
/* ================                                            RCU                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  PLL0CR  ========================================================= */
#define RCU_PLL0CR_EN_Pos                 (31UL)                    /*!< EN (Bit 31)                                           */
#define RCU_PLL0CR_EN_Msk                 (0x80000000UL)            /*!< EN (Bitfield-Mask: 0x01)                              */
#define RCU_PLL0CR_LKF_Pos                (30UL)                    /*!< LKF (Bit 30)                                          */
#define RCU_PLL0CR_LKF_Msk                (0x40000000UL)            /*!< LKF (Bitfield-Mask: 0x01)                             */
#define RCU_PLL0CR_RFD_Pos                (11UL)                    /*!< RFD (Bit 11)                                          */
#define RCU_PLL0CR_RFD_Msk                (0x800UL)                 /*!< RFD (Bitfield-Mask: 0x01)                             */
#define RCU_PLL0CR_LPF_Pos                (10UL)                    /*!< LPF (Bit 10)                                          */
#define RCU_PLL0CR_LPF_Msk                (0x400UL)                 /*!< LPF (Bitfield-Mask: 0x01)                             */
#define RCU_PLL0CR_BDS_Pos                (8UL)                     /*!< BDS (Bit 8)                                           */
#define RCU_PLL0CR_BDS_Msk                (0x300UL)                 /*!< BDS (Bitfield-Mask: 0x03)                             */
#define RCU_PLL0CR_UG_Pos                 (3UL)                     /*!< UG (Bit 3)                                            */
#define RCU_PLL0CR_UG_Msk                 (0x8UL)                   /*!< UG (Bitfield-Mask: 0x01)                              */
#define RCU_PLL0CR_ARE_Pos                (2UL)                     /*!< ARE (Bit 2)                                           */
#define RCU_PLL0CR_ARE_Msk                (0x4UL)                   /*!< ARE (Bitfield-Mask: 0x01)                             */
#define RCU_PLL0CR_RCS_Pos                (0UL)                     /*!< RCS (Bit 0)                                           */
#define RCU_PLL0CR_RCS_Msk                (0x3UL)                   /*!< RCS (Bitfield-Mask: 0x03)                             */
/* ========================================================  PLL0FR  ========================================================= */
#define RCU_PLL0FR_INT_Pos                (16UL)                    /*!< INT (Bit 16)                                          */
#define RCU_PLL0FR_INT_Msk                (0x3fff0000UL)            /*!< INT (Bitfield-Mask: 0x3fff)                           */
#define RCU_PLL0FR_FRAC_Pos               (0UL)                     /*!< FRAC (Bit 0)                                          */
#define RCU_PLL0FR_FRAC_Msk               (0xffffUL)                /*!< FRAC (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  CCR  ========================================================== */
#define RCU_CCR_P1PSC_Pos                 (12UL)                    /*!< P1PSC (Bit 12)                                        */
#define RCU_CCR_P1PSC_Msk                 (0xf000UL)                /*!< P1PSC (Bitfield-Mask: 0x0f)                           */
#define RCU_CCR_P0PSC_Pos                 (8UL)                     /*!< P0PSC (Bit 8)                                         */
#define RCU_CCR_P0PSC_Msk                 (0xf00UL)                 /*!< P0PSC (Bitfield-Mask: 0x0f)                           */
#define RCU_CCR_HPSC_Pos                  (2UL)                     /*!< HPSC (Bit 2)                                          */
#define RCU_CCR_HPSC_Msk                  (0xfcUL)                  /*!< HPSC (Bitfield-Mask: 0x3f)                            */
#define RCU_CCR_SCS_Pos                   (0UL)                     /*!< SCS (Bit 0)                                           */
#define RCU_CCR_SCS_Msk                   (0x3UL)                   /*!< SCS (Bitfield-Mask: 0x03)                             */
/* =========================================================  PCSR  ========================================================== */
#define RCU_PCSR_TMR6CS_Pos               (8UL)                     /*!< TMR6CS (Bit 8)                                        */
#define RCU_PCSR_TMR6CS_Msk               (0x300UL)                 /*!< TMR6CS (Bitfield-Mask: 0x03)                          */
#define RCU_PCSR_CANCS_Pos                (6UL)                     /*!< CANCS (Bit 6)                                         */
#define RCU_PCSR_CANCS_Msk                (0xc0UL)                  /*!< CANCS (Bitfield-Mask: 0x03)                           */
#define RCU_PCSR_USBCS_Pos                (4UL)                     /*!< USBCS (Bit 4)                                         */
#define RCU_PCSR_USBCS_Msk                (0x30UL)                  /*!< USBCS (Bitfield-Mask: 0x03)                           */
#define RCU_PCSR_ADCCS_Pos                (2UL)                     /*!< ADCCS (Bit 2)                                         */
#define RCU_PCSR_ADCCS_Msk                (0xcUL)                   /*!< ADCCS (Bitfield-Mask: 0x03)                           */
#define RCU_PCSR_PWMCS_Pos                (0UL)                     /*!< PWMCS (Bit 0)                                         */
#define RCU_PCSR_PWMCS_Msk                (0x3UL)                   /*!< PWMCS (Bitfield-Mask: 0x03)                           */
/* =========================================================  PCDR0  ========================================================= */
#define RCU_PCDR0_PDDIV_Pos               (24UL)                    /*!< PDDIV (Bit 24)                                        */
#define RCU_PCDR0_PDDIV_Msk               (0xff000000UL)            /*!< PDDIV (Bitfield-Mask: 0xff)                           */
#define RCU_PCDR0_PCDIV_Pos               (16UL)                    /*!< PCDIV (Bit 16)                                        */
#define RCU_PCDR0_PCDIV_Msk               (0xff0000UL)              /*!< PCDIV (Bitfield-Mask: 0xff)                           */
#define RCU_PCDR0_PBDIV_Pos               (8UL)                     /*!< PBDIV (Bit 8)                                         */
#define RCU_PCDR0_PBDIV_Msk               (0xff00UL)                /*!< PBDIV (Bitfield-Mask: 0xff)                           */
#define RCU_PCDR0_PADIV_Pos               (0UL)                     /*!< PADIV (Bit 0)                                         */
#define RCU_PCDR0_PADIV_Msk               (0xffUL)                  /*!< PADIV (Bitfield-Mask: 0xff)                           */
/* =========================================================  PCDR1  ========================================================= */
#define RCU_PCDR1_PFDIV_Pos               (8UL)                     /*!< PFDIV (Bit 8)                                         */
#define RCU_PCDR1_PFDIV_Msk               (0xff00UL)                /*!< PFDIV (Bitfield-Mask: 0xff)                           */
#define RCU_PCDR1_PEDIV_Pos               (0UL)                     /*!< PEDIV (Bit 0)                                         */
#define RCU_PCDR1_PEDIV_Msk               (0xffUL)                  /*!< PEDIV (Bitfield-Mask: 0xff)                           */
/* =========================================================  PCDR2  ========================================================= */
#define RCU_PCDR2_CANDIV_Pos              (12UL)                    /*!< CANDIV (Bit 12)                                       */
#define RCU_PCDR2_CANDIV_Msk              (0xf000UL)                /*!< CANDIV (Bitfield-Mask: 0x0f)                          */
#define RCU_PCDR2_USBDIV_Pos              (8UL)                     /*!< USBDIV (Bit 8)                                        */
#define RCU_PCDR2_USBDIV_Msk              (0xf00UL)                 /*!< USBDIV (Bitfield-Mask: 0x0f)                          */
#define RCU_PCDR2_ADCDIV_Pos              (4UL)                     /*!< ADCDIV (Bit 4)                                        */
#define RCU_PCDR2_ADCDIV_Msk              (0xf0UL)                  /*!< ADCDIV (Bitfield-Mask: 0x0f)                          */
#define RCU_PCDR2_PWMDIV_Pos              (0UL)                     /*!< PWMDIV (Bit 0)                                        */
#define RCU_PCDR2_PWMDIV_Msk              (0xfUL)                   /*!< PWMDIV (Bitfield-Mask: 0x0f)                          */
/* =========================================================  PCENR  ========================================================= */
#define RCU_PCENR_TMR6FEN_Pos             (15UL)                    /*!< TMR6FEN (Bit 15)                                      */
#define RCU_PCENR_TMR6FEN_Msk             (0x8000UL)                /*!< TMR6FEN (Bitfield-Mask: 0x01)                         */
#define RCU_PCENR_CAN1FEN_Pos             (14UL)                    /*!< CAN1FEN (Bit 14)                                      */
#define RCU_PCENR_CAN1FEN_Msk             (0x4000UL)                /*!< CAN1FEN (Bitfield-Mask: 0x01)                         */
#define RCU_PCENR_CAN0FEN_Pos             (13UL)                    /*!< CAN0FEN (Bit 13)                                      */
#define RCU_PCENR_CAN0FEN_Msk             (0x2000UL)                /*!< CAN0FEN (Bitfield-Mask: 0x01)                         */
#define RCU_PCENR_USBFEN_Pos              (12UL)                    /*!< USBFEN (Bit 12)                                       */
#define RCU_PCENR_USBFEN_Msk              (0x1000UL)                /*!< USBFEN (Bitfield-Mask: 0x01)                          */
#define RCU_PCENR_PWM7FEN_Pos             (11UL)                    /*!< PWM7FEN (Bit 11)                                      */
#define RCU_PCENR_PWM7FEN_Msk             (0x800UL)                 /*!< PWM7FEN (Bitfield-Mask: 0x01)                         */
#define RCU_PCENR_PWM6FEN_Pos             (10UL)                    /*!< PWM6FEN (Bit 10)                                      */
#define RCU_PCENR_PWM6FEN_Msk             (0x400UL)                 /*!< PWM6FEN (Bitfield-Mask: 0x01)                         */
#define RCU_PCENR_PWM5FEN_Pos             (9UL)                     /*!< PWM5FEN (Bit 9)                                       */
#define RCU_PCENR_PWM5FEN_Msk             (0x200UL)                 /*!< PWM5FEN (Bitfield-Mask: 0x01)                         */
#define RCU_PCENR_PWM4FEN_Pos             (8UL)                     /*!< PWM4FEN (Bit 8)                                       */
#define RCU_PCENR_PWM4FEN_Msk             (0x100UL)                 /*!< PWM4FEN (Bitfield-Mask: 0x01)                         */
#define RCU_PCENR_PWM3FEN_Pos             (7UL)                     /*!< PWM3FEN (Bit 7)                                       */
#define RCU_PCENR_PWM3FEN_Msk             (0x80UL)                  /*!< PWM3FEN (Bitfield-Mask: 0x01)                         */
#define RCU_PCENR_PWM2FEN_Pos             (6UL)                     /*!< PWM2FEN (Bit 6)                                       */
#define RCU_PCENR_PWM2FEN_Msk             (0x40UL)                  /*!< PWM2FEN (Bitfield-Mask: 0x01)                         */
#define RCU_PCENR_PWM1FEN_Pos             (5UL)                     /*!< PWM1FEN (Bit 5)                                       */
#define RCU_PCENR_PWM1FEN_Msk             (0x20UL)                  /*!< PWM1FEN (Bitfield-Mask: 0x01)                         */
#define RCU_PCENR_PWM0FEN_Pos             (4UL)                     /*!< PWM0FEN (Bit 4)                                       */
#define RCU_PCENR_PWM0FEN_Msk             (0x10UL)                  /*!< PWM0FEN (Bitfield-Mask: 0x01)                         */
#define RCU_PCENR_ADC3FEN_Pos             (3UL)                     /*!< ADC3FEN (Bit 3)                                       */
#define RCU_PCENR_ADC3FEN_Msk             (0x8UL)                   /*!< ADC3FEN (Bitfield-Mask: 0x01)                         */
#define RCU_PCENR_ADC2FEN_Pos             (2UL)                     /*!< ADC2FEN (Bit 2)                                       */
#define RCU_PCENR_ADC2FEN_Msk             (0x4UL)                   /*!< ADC2FEN (Bitfield-Mask: 0x01)                         */
#define RCU_PCENR_ADC1FEN_Pos             (1UL)                     /*!< ADC1FEN (Bit 1)                                       */
#define RCU_PCENR_ADC1FEN_Msk             (0x2UL)                   /*!< ADC1FEN (Bitfield-Mask: 0x01)                         */
#define RCU_PCENR_ADC0FEN_Pos             (0UL)                     /*!< ADC0FEN (Bit 0)                                       */
#define RCU_PCENR_ADC0FEN_Msk             (0x1UL)                   /*!< ADC0FEN (Bitfield-Mask: 0x01)                         */
/* ========================================================  APB0ENR  ======================================================== */
#define RCU_APB0ENR_TMR6EN_Pos            (8UL)                     /*!< TMR6EN (Bit 8)                                        */
#define RCU_APB0ENR_TMR6EN_Msk            (0x100UL)                 /*!< TMR6EN (Bitfield-Mask: 0x01)                          */
#define RCU_APB0ENR_TMR8EN_Pos            (7UL)                     /*!< TMR8EN (Bit 7)                                        */
#define RCU_APB0ENR_TMR8EN_Msk            (0x80UL)                  /*!< TMR8EN (Bitfield-Mask: 0x01)                          */
#define RCU_APB0ENR_TMR7EN_Pos            (6UL)                     /*!< TMR7EN (Bit 6)                                        */
#define RCU_APB0ENR_TMR7EN_Msk            (0x40UL)                  /*!< TMR7EN (Bitfield-Mask: 0x01)                          */
#define RCU_APB0ENR_UART2EN_Pos           (5UL)                     /*!< UART2EN (Bit 5)                                       */
#define RCU_APB0ENR_UART2EN_Msk           (0x20UL)                  /*!< UART2EN (Bitfield-Mask: 0x01)                         */
#define RCU_APB0ENR_UART1EN_Pos           (4UL)                     /*!< UART1EN (Bit 4)                                       */
#define RCU_APB0ENR_UART1EN_Msk           (0x10UL)                  /*!< UART1EN (Bitfield-Mask: 0x01)                         */
#define RCU_APB0ENR_UART0EN_Pos           (3UL)                     /*!< UART0EN (Bit 3)                                       */
#define RCU_APB0ENR_UART0EN_Msk           (0x8UL)                   /*!< UART0EN (Bitfield-Mask: 0x01)                         */
#define RCU_APB0ENR_I2C2EN_Pos            (2UL)                     /*!< I2C2EN (Bit 2)                                        */
#define RCU_APB0ENR_I2C2EN_Msk            (0x4UL)                   /*!< I2C2EN (Bitfield-Mask: 0x01)                          */
#define RCU_APB0ENR_I2C1EN_Pos            (1UL)                     /*!< I2C1EN (Bit 1)                                        */
#define RCU_APB0ENR_I2C1EN_Msk            (0x2UL)                   /*!< I2C1EN (Bitfield-Mask: 0x01)                          */
#define RCU_APB0ENR_I2C0EN_Pos            (0UL)                     /*!< I2C0EN (Bit 0)                                        */
#define RCU_APB0ENR_I2C0EN_Msk            (0x1UL)                   /*!< I2C0EN (Bitfield-Mask: 0x01)                          */
/* ========================================================  APB1ENR  ======================================================== */
#define RCU_APB1ENR_TMR2EN_Pos            (13UL)                    /*!< TMR2EN (Bit 13)                                       */
#define RCU_APB1ENR_TMR2EN_Msk            (0x2000UL)                /*!< TMR2EN (Bitfield-Mask: 0x01)                          */
#define RCU_APB1ENR_TMR1EN_Pos            (12UL)                    /*!< TMR1EN (Bit 12)                                       */
#define RCU_APB1ENR_TMR1EN_Msk            (0x1000UL)                /*!< TMR1EN (Bitfield-Mask: 0x01)                          */
#define RCU_APB1ENR_TMR0EN_Pos            (11UL)                    /*!< TMR0EN (Bit 11)                                       */
#define RCU_APB1ENR_TMR0EN_Msk            (0x800UL)                 /*!< TMR0EN (Bitfield-Mask: 0x01)                          */
#define RCU_APB1ENR_PDM3EN_Pos            (10UL)                    /*!< PDM3EN (Bit 10)                                       */
#define RCU_APB1ENR_PDM3EN_Msk            (0x400UL)                 /*!< PDM3EN (Bitfield-Mask: 0x01)                          */
#define RCU_APB1ENR_PDM2EN_Pos            (9UL)                     /*!< PDM2EN (Bit 9)                                        */
#define RCU_APB1ENR_PDM2EN_Msk            (0x200UL)                 /*!< PDM2EN (Bitfield-Mask: 0x01)                          */
#define RCU_APB1ENR_PDM1EN_Pos            (8UL)                     /*!< PDM1EN (Bit 8)                                        */
#define RCU_APB1ENR_PDM1EN_Msk            (0x100UL)                 /*!< PDM1EN (Bitfield-Mask: 0x01)                          */
#define RCU_APB1ENR_PDM0EN_Pos            (7UL)                     /*!< PDM0EN (Bit 7)                                        */
#define RCU_APB1ENR_PDM0EN_Msk            (0x80UL)                  /*!< PDM0EN (Bitfield-Mask: 0x01)                          */
#define RCU_APB1ENR_XIFEN_Pos             (6UL)                     /*!< XIFEN (Bit 6)                                         */
#define RCU_APB1ENR_XIFEN_Msk             (0x40UL)                  /*!< XIFEN (Bitfield-Mask: 0x01)                           */
#define RCU_APB1ENR_CAN1EN_Pos            (5UL)                     /*!< CAN1EN (Bit 5)                                        */
#define RCU_APB1ENR_CAN1EN_Msk            (0x20UL)                  /*!< CAN1EN (Bitfield-Mask: 0x01)                          */
#define RCU_APB1ENR_CAN0EN_Pos            (4UL)                     /*!< CAN0EN (Bit 4)                                        */
#define RCU_APB1ENR_CAN0EN_Msk            (0x10UL)                  /*!< CAN0EN (Bitfield-Mask: 0x01)                          */
#define RCU_APB1ENR_SPI1EN_Pos            (3UL)                     /*!< SPI1EN (Bit 3)                                        */
#define RCU_APB1ENR_SPI1EN_Msk            (0x8UL)                   /*!< SPI1EN (Bitfield-Mask: 0x01)                          */
#define RCU_APB1ENR_SPI0EN_Pos            (2UL)                     /*!< SPI0EN (Bit 2)                                        */
#define RCU_APB1ENR_SPI0EN_Msk            (0x4UL)                   /*!< SPI0EN (Bitfield-Mask: 0x01)                          */
#define RCU_APB1ENR_UART4EN_Pos           (1UL)                     /*!< UART4EN (Bit 1)                                       */
#define RCU_APB1ENR_UART4EN_Msk           (0x2UL)                   /*!< UART4EN (Bitfield-Mask: 0x01)                         */
#define RCU_APB1ENR_UART3EN_Pos           (0UL)                     /*!< UART3EN (Bit 0)                                       */
#define RCU_APB1ENR_UART3EN_Msk           (0x1UL)                   /*!< UART3EN (Bitfield-Mask: 0x01)                         */
/* ========================================================  AHB0ENR  ======================================================== */
#define RCU_AHB0ENR_QEI2EN_Pos            (12UL)                    /*!< QEI2EN (Bit 12)                                       */
#define RCU_AHB0ENR_QEI2EN_Msk            (0x1000UL)                /*!< QEI2EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB0ENR_QEI1EN_Pos            (11UL)                    /*!< QEI1EN (Bit 11)                                       */
#define RCU_AHB0ENR_QEI1EN_Msk            (0x800UL)                 /*!< QEI1EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB0ENR_QEI0EN_Pos            (10UL)                    /*!< QEI0EN (Bit 10)                                       */
#define RCU_AHB0ENR_QEI0EN_Msk            (0x400UL)                 /*!< QEI0EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB0ENR_TMR4EN_Pos            (9UL)                     /*!< TMR4EN (Bit 9)                                        */
#define RCU_AHB0ENR_TMR4EN_Msk            (0x200UL)                 /*!< TMR4EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB0ENR_TMR3EN_Pos            (8UL)                     /*!< TMR3EN (Bit 8)                                        */
#define RCU_AHB0ENR_TMR3EN_Msk            (0x100UL)                 /*!< TMR3EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB0ENR_PFEN_Pos              (7UL)                     /*!< PFEN (Bit 7)                                          */
#define RCU_AHB0ENR_PFEN_Msk              (0x80UL)                  /*!< PFEN (Bitfield-Mask: 0x01)                            */
#define RCU_AHB0ENR_PEEN_Pos              (6UL)                     /*!< PEEN (Bit 6)                                          */
#define RCU_AHB0ENR_PEEN_Msk              (0x40UL)                  /*!< PEEN (Bitfield-Mask: 0x01)                            */
#define RCU_AHB0ENR_PDEN_Pos              (5UL)                     /*!< PDEN (Bit 5)                                          */
#define RCU_AHB0ENR_PDEN_Msk              (0x20UL)                  /*!< PDEN (Bitfield-Mask: 0x01)                            */
#define RCU_AHB0ENR_PCEN_Pos              (4UL)                     /*!< PCEN (Bit 4)                                          */
#define RCU_AHB0ENR_PCEN_Msk              (0x10UL)                  /*!< PCEN (Bitfield-Mask: 0x01)                            */
#define RCU_AHB0ENR_PBEN_Pos              (3UL)                     /*!< PBEN (Bit 3)                                          */
#define RCU_AHB0ENR_PBEN_Msk              (0x8UL)                   /*!< PBEN (Bitfield-Mask: 0x01)                            */
#define RCU_AHB0ENR_PAEN_Pos              (2UL)                     /*!< PAEN (Bit 2)                                          */
#define RCU_AHB0ENR_PAEN_Msk              (0x4UL)                   /*!< PAEN (Bitfield-Mask: 0x01)                            */
#define RCU_AHB0ENR_FLSEN_Pos             (1UL)                     /*!< FLSEN (Bit 1)                                         */
#define RCU_AHB0ENR_FLSEN_Msk             (0x2UL)                   /*!< FLSEN (Bitfield-Mask: 0x01)                           */
#define RCU_AHB0ENR_DMAEN_Pos             (0UL)                     /*!< DMAEN (Bit 0)                                         */
#define RCU_AHB0ENR_DMAEN_Msk             (0x1UL)                   /*!< DMAEN (Bitfield-Mask: 0x01)                           */
/* ========================================================  AHB1ENR  ======================================================== */
#define RCU_AHB1ENR_CORDICEN_Pos          (23UL)                    /*!< CORDICEN (Bit 23)                                     */
#define RCU_AHB1ENR_CORDICEN_Msk          (0x800000UL)              /*!< CORDICEN (Bitfield-Mask: 0x01)                        */
#define RCU_AHB1ENR_IIR5EN_Pos            (22UL)                    /*!< IIR5EN (Bit 22)                                       */
#define RCU_AHB1ENR_IIR5EN_Msk            (0x400000UL)              /*!< IIR5EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1ENR_IIR4EN_Pos            (21UL)                    /*!< IIR4EN (Bit 21)                                       */
#define RCU_AHB1ENR_IIR4EN_Msk            (0x200000UL)              /*!< IIR4EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1ENR_IIR3EN_Pos            (20UL)                    /*!< IIR3EN (Bit 20)                                       */
#define RCU_AHB1ENR_IIR3EN_Msk            (0x100000UL)              /*!< IIR3EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1ENR_IIR2EN_Pos            (19UL)                    /*!< IIR2EN (Bit 19)                                       */
#define RCU_AHB1ENR_IIR2EN_Msk            (0x80000UL)               /*!< IIR2EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1ENR_IIR1EN_Pos            (18UL)                    /*!< IIR1EN (Bit 18)                                       */
#define RCU_AHB1ENR_IIR1EN_Msk            (0x40000UL)               /*!< IIR1EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1ENR_IIR0EN_Pos            (17UL)                    /*!< IIR0EN (Bit 17)                                       */
#define RCU_AHB1ENR_IIR0EN_Msk            (0x20000UL)               /*!< IIR0EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1ENR_PWM7EN_Pos            (16UL)                    /*!< PWM7EN (Bit 16)                                       */
#define RCU_AHB1ENR_PWM7EN_Msk            (0x10000UL)               /*!< PWM7EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1ENR_PWM6EN_Pos            (15UL)                    /*!< PWM6EN (Bit 15)                                       */
#define RCU_AHB1ENR_PWM6EN_Msk            (0x8000UL)                /*!< PWM6EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1ENR_PWM5EN_Pos            (14UL)                    /*!< PWM5EN (Bit 14)                                       */
#define RCU_AHB1ENR_PWM5EN_Msk            (0x4000UL)                /*!< PWM5EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1ENR_PWM4EN_Pos            (13UL)                    /*!< PWM4EN (Bit 13)                                       */
#define RCU_AHB1ENR_PWM4EN_Msk            (0x2000UL)                /*!< PWM4EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1ENR_PWM3EN_Pos            (12UL)                    /*!< PWM3EN (Bit 12)                                       */
#define RCU_AHB1ENR_PWM3EN_Msk            (0x1000UL)                /*!< PWM3EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1ENR_PWM2EN_Pos            (11UL)                    /*!< PWM2EN (Bit 11)                                       */
#define RCU_AHB1ENR_PWM2EN_Msk            (0x800UL)                 /*!< PWM2EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1ENR_PWM1EN_Pos            (10UL)                    /*!< PWM1EN (Bit 10)                                       */
#define RCU_AHB1ENR_PWM1EN_Msk            (0x400UL)                 /*!< PWM1EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1ENR_PWM0EN_Pos            (9UL)                     /*!< PWM0EN (Bit 9)                                        */
#define RCU_AHB1ENR_PWM0EN_Msk            (0x200UL)                 /*!< PWM0EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1ENR_CMPxEN_Pos            (8UL)                     /*!< CMPxEN (Bit 8)                                        */
#define RCU_AHB1ENR_CMPxEN_Msk            (0x100UL)                 /*!< CMPxEN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1ENR_DACxEN_Pos            (7UL)                     /*!< DACxEN (Bit 7)                                        */
#define RCU_AHB1ENR_DACxEN_Msk            (0x80UL)                  /*!< DACxEN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1ENR_ADC3EN_Pos            (6UL)                     /*!< ADC3EN (Bit 6)                                        */
#define RCU_AHB1ENR_ADC3EN_Msk            (0x40UL)                  /*!< ADC3EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1ENR_ADC2EN_Pos            (5UL)                     /*!< ADC2EN (Bit 5)                                        */
#define RCU_AHB1ENR_ADC2EN_Msk            (0x20UL)                  /*!< ADC2EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1ENR_ADC1EN_Pos            (4UL)                     /*!< ADC1EN (Bit 4)                                        */
#define RCU_AHB1ENR_ADC1EN_Msk            (0x10UL)                  /*!< ADC1EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1ENR_ADC0EN_Pos            (3UL)                     /*!< ADC0EN (Bit 3)                                        */
#define RCU_AHB1ENR_ADC0EN_Msk            (0x8UL)                   /*!< ADC0EN (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1ENR_USBEN_Pos             (2UL)                     /*!< USBEN (Bit 2)                                         */
#define RCU_AHB1ENR_USBEN_Msk             (0x4UL)                   /*!< USBEN (Bitfield-Mask: 0x01)                           */
#define RCU_AHB1ENR_TMR10EN_Pos           (1UL)                     /*!< TMR10EN (Bit 1)                                       */
#define RCU_AHB1ENR_TMR10EN_Msk           (0x2UL)                   /*!< TMR10EN (Bitfield-Mask: 0x01)                         */
#define RCU_AHB1ENR_TMR9EN_Pos            (0UL)                     /*!< TMR9EN (Bit 0)                                        */
#define RCU_AHB1ENR_TMR9EN_Msk            (0x1UL)                   /*!< TMR9EN (Bitfield-Mask: 0x01)                          */
/* =======================================================  APB0RSTR  ======================================================== */
#define RCU_APB0RSTR_TMR6RST_Pos          (8UL)                     /*!< TMR6RST (Bit 8)                                       */
#define RCU_APB0RSTR_TMR6RST_Msk          (0x100UL)                 /*!< TMR6RST (Bitfield-Mask: 0x01)                         */
#define RCU_APB0RSTR_TMR8RST_Pos          (7UL)                     /*!< TMR8RST (Bit 7)                                       */
#define RCU_APB0RSTR_TMR8RST_Msk          (0x80UL)                  /*!< TMR8RST (Bitfield-Mask: 0x01)                         */
#define RCU_APB0RSTR_TMR7RST_Pos          (6UL)                     /*!< TMR7RST (Bit 6)                                       */
#define RCU_APB0RSTR_TMR7RST_Msk          (0x40UL)                  /*!< TMR7RST (Bitfield-Mask: 0x01)                         */
#define RCU_APB0RSTR_UART2RST_Pos         (5UL)                     /*!< UART2RST (Bit 5)                                      */
#define RCU_APB0RSTR_UART2RST_Msk         (0x20UL)                  /*!< UART2RST (Bitfield-Mask: 0x01)                        */
#define RCU_APB0RSTR_UART1RST_Pos         (4UL)                     /*!< UART1RST (Bit 4)                                      */
#define RCU_APB0RSTR_UART1RST_Msk         (0x10UL)                  /*!< UART1RST (Bitfield-Mask: 0x01)                        */
#define RCU_APB0RSTR_UART0RST_Pos         (3UL)                     /*!< UART0RST (Bit 3)                                      */
#define RCU_APB0RSTR_UART0RST_Msk         (0x8UL)                   /*!< UART0RST (Bitfield-Mask: 0x01)                        */
#define RCU_APB0RSTR_I2C2RST_Pos          (2UL)                     /*!< I2C2RST (Bit 2)                                       */
#define RCU_APB0RSTR_I2C2RST_Msk          (0x4UL)                   /*!< I2C2RST (Bitfield-Mask: 0x01)                         */
#define RCU_APB0RSTR_I2C1RST_Pos          (1UL)                     /*!< I2C1RST (Bit 1)                                       */
#define RCU_APB0RSTR_I2C1RST_Msk          (0x2UL)                   /*!< I2C1RST (Bitfield-Mask: 0x01)                         */
#define RCU_APB0RSTR_I2C0RST_Pos          (0UL)                     /*!< I2C0RST (Bit 0)                                       */
#define RCU_APB0RSTR_I2C0RST_Msk          (0x1UL)                   /*!< I2C0RST (Bitfield-Mask: 0x01)                         */
/* =======================================================  APB1RSTR  ======================================================== */
#define RCU_APB1RSTR_TMR2RST_Pos          (13UL)                    /*!< TMR2RST (Bit 13)                                      */
#define RCU_APB1RSTR_TMR2RST_Msk          (0x2000UL)                /*!< TMR2RST (Bitfield-Mask: 0x01)                         */
#define RCU_APB1RSTR_TMR1RST_Pos          (12UL)                    /*!< TMR1RST (Bit 12)                                      */
#define RCU_APB1RSTR_TMR1RST_Msk          (0x1000UL)                /*!< TMR1RST (Bitfield-Mask: 0x01)                         */
#define RCU_APB1RSTR_TMR0RST_Pos          (11UL)                    /*!< TMR0RST (Bit 11)                                      */
#define RCU_APB1RSTR_TMR0RST_Msk          (0x800UL)                 /*!< TMR0RST (Bitfield-Mask: 0x01)                         */
#define RCU_APB1RSTR_PDM3RST_Pos          (10UL)                    /*!< PDM3RST (Bit 10)                                      */
#define RCU_APB1RSTR_PDM3RST_Msk          (0x400UL)                 /*!< PDM3RST (Bitfield-Mask: 0x01)                         */
#define RCU_APB1RSTR_PDM2RST_Pos          (9UL)                     /*!< PDM2RST (Bit 9)                                       */
#define RCU_APB1RSTR_PDM2RST_Msk          (0x200UL)                 /*!< PDM2RST (Bitfield-Mask: 0x01)                         */
#define RCU_APB1RSTR_PDM1RST_Pos          (8UL)                     /*!< PDM1RST (Bit 8)                                       */
#define RCU_APB1RSTR_PDM1RST_Msk          (0x100UL)                 /*!< PDM1RST (Bitfield-Mask: 0x01)                         */
#define RCU_APB1RSTR_PDM0RST_Pos          (7UL)                     /*!< PDM0RST (Bit 7)                                       */
#define RCU_APB1RSTR_PDM0RST_Msk          (0x80UL)                  /*!< PDM0RST (Bitfield-Mask: 0x01)                         */
#define RCU_APB1RSTR_XIFRST_Pos           (6UL)                     /*!< XIFRST (Bit 6)                                        */
#define RCU_APB1RSTR_XIFRST_Msk           (0x40UL)                  /*!< XIFRST (Bitfield-Mask: 0x01)                          */
#define RCU_APB1RSTR_CAN1RST_Pos          (5UL)                     /*!< CAN1RST (Bit 5)                                       */
#define RCU_APB1RSTR_CAN1RST_Msk          (0x20UL)                  /*!< CAN1RST (Bitfield-Mask: 0x01)                         */
#define RCU_APB1RSTR_CAN0RST_Pos          (4UL)                     /*!< CAN0RST (Bit 4)                                       */
#define RCU_APB1RSTR_CAN0RST_Msk          (0x10UL)                  /*!< CAN0RST (Bitfield-Mask: 0x01)                         */
#define RCU_APB1RSTR_SPI1RST_Pos          (3UL)                     /*!< SPI1RST (Bit 3)                                       */
#define RCU_APB1RSTR_SPI1RST_Msk          (0x8UL)                   /*!< SPI1RST (Bitfield-Mask: 0x01)                         */
#define RCU_APB1RSTR_SPI0RST_Pos          (2UL)                     /*!< SPI0RST (Bit 2)                                       */
#define RCU_APB1RSTR_SPI0RST_Msk          (0x4UL)                   /*!< SPI0RST (Bitfield-Mask: 0x01)                         */
#define RCU_APB1RSTR_UART4RST_Pos         (1UL)                     /*!< UART4RST (Bit 1)                                      */
#define RCU_APB1RSTR_UART4RST_Msk         (0x2UL)                   /*!< UART4RST (Bitfield-Mask: 0x01)                        */
#define RCU_APB1RSTR_UART3RST_Pos         (0UL)                     /*!< UART3RST (Bit 0)                                      */
#define RCU_APB1RSTR_UART3RST_Msk         (0x1UL)                   /*!< UART3RST (Bitfield-Mask: 0x01)                        */
/* =======================================================  AHB0RSTR  ======================================================== */
#define RCU_AHB0RSTR_QEI2RST_Pos          (12UL)                    /*!< QEI2RST (Bit 12)                                      */
#define RCU_AHB0RSTR_QEI2RST_Msk          (0x1000UL)                /*!< QEI2RST (Bitfield-Mask: 0x01)                         */
#define RCU_AHB0RSTR_QEI1RST_Pos          (11UL)                    /*!< QEI1RST (Bit 11)                                      */
#define RCU_AHB0RSTR_QEI1RST_Msk          (0x800UL)                 /*!< QEI1RST (Bitfield-Mask: 0x01)                         */
#define RCU_AHB0RSTR_QEI0RST_Pos          (10UL)                    /*!< QEI0RST (Bit 10)                                      */
#define RCU_AHB0RSTR_QEI0RST_Msk          (0x400UL)                 /*!< QEI0RST (Bitfield-Mask: 0x01)                         */
#define RCU_AHB0RSTR_TMR4RST_Pos          (9UL)                     /*!< TMR4RST (Bit 9)                                       */
#define RCU_AHB0RSTR_TMR4RST_Msk          (0x200UL)                 /*!< TMR4RST (Bitfield-Mask: 0x01)                         */
#define RCU_AHB0RSTR_TMR3RST_Pos          (8UL)                     /*!< TMR3RST (Bit 8)                                       */
#define RCU_AHB0RSTR_TMR3RST_Msk          (0x100UL)                 /*!< TMR3RST (Bitfield-Mask: 0x01)                         */
#define RCU_AHB0RSTR_PFRST_Pos            (7UL)                     /*!< PFRST (Bit 7)                                         */
#define RCU_AHB0RSTR_PFRST_Msk            (0x80UL)                  /*!< PFRST (Bitfield-Mask: 0x01)                           */
#define RCU_AHB0RSTR_PERST_Pos            (6UL)                     /*!< PERST (Bit 6)                                         */
#define RCU_AHB0RSTR_PERST_Msk            (0x40UL)                  /*!< PERST (Bitfield-Mask: 0x01)                           */
#define RCU_AHB0RSTR_PDRST_Pos            (5UL)                     /*!< PDRST (Bit 5)                                         */
#define RCU_AHB0RSTR_PDRST_Msk            (0x20UL)                  /*!< PDRST (Bitfield-Mask: 0x01)                           */
#define RCU_AHB0RSTR_PCRST_Pos            (4UL)                     /*!< PCRST (Bit 4)                                         */
#define RCU_AHB0RSTR_PCRST_Msk            (0x10UL)                  /*!< PCRST (Bitfield-Mask: 0x01)                           */
#define RCU_AHB0RSTR_PBRST_Pos            (3UL)                     /*!< PBRST (Bit 3)                                         */
#define RCU_AHB0RSTR_PBRST_Msk            (0x8UL)                   /*!< PBRST (Bitfield-Mask: 0x01)                           */
#define RCU_AHB0RSTR_PARST_Pos            (2UL)                     /*!< PARST (Bit 2)                                         */
#define RCU_AHB0RSTR_PARST_Msk            (0x4UL)                   /*!< PARST (Bitfield-Mask: 0x01)                           */
#define RCU_AHB0RSTR_FLSRST_Pos           (1UL)                     /*!< FLSRST (Bit 1)                                        */
#define RCU_AHB0RSTR_FLSRST_Msk           (0x2UL)                   /*!< FLSRST (Bitfield-Mask: 0x01)                          */
#define RCU_AHB0RSTR_DMARST_Pos           (0UL)                     /*!< DMARST (Bit 0)                                        */
#define RCU_AHB0RSTR_DMARST_Msk           (0x1UL)                   /*!< DMARST (Bitfield-Mask: 0x01)                          */
/* =======================================================  AHB1RSTR  ======================================================== */
#define RCU_AHB1RSTR_CORDICRST_Pos        (13UL)                    /*!< CORDICRST (Bit 13)                                    */
#define RCU_AHB1RSTR_CORDICRST_Msk        (0x2000UL)                /*!< CORDICRST (Bitfield-Mask: 0x01)                       */
#define RCU_AHB1RSTR_IIR5RST_Pos          (12UL)                    /*!< IIR5RST (Bit 12)                                      */
#define RCU_AHB1RSTR_IIR5RST_Msk          (0x1000UL)                /*!< IIR5RST (Bitfield-Mask: 0x01)                         */
#define RCU_AHB1RSTR_IIR4RST_Pos          (11UL)                    /*!< IIR4RST (Bit 11)                                      */
#define RCU_AHB1RSTR_IIR4RST_Msk          (0x800UL)                 /*!< IIR4RST (Bitfield-Mask: 0x01)                         */
#define RCU_AHB1RSTR_IIR3RST_Pos          (10UL)                    /*!< IIR3RST (Bit 10)                                      */
#define RCU_AHB1RSTR_IIR3RST_Msk          (0x400UL)                 /*!< IIR3RST (Bitfield-Mask: 0x01)                         */
#define RCU_AHB1RSTR_IIR2RST_Pos          (9UL)                     /*!< IIR2RST (Bit 9)                                       */
#define RCU_AHB1RSTR_IIR2RST_Msk          (0x200UL)                 /*!< IIR2RST (Bitfield-Mask: 0x01)                         */
#define RCU_AHB1RSTR_IIR1RST_Pos          (8UL)                     /*!< IIR1RST (Bit 8)                                       */
#define RCU_AHB1RSTR_IIR1RST_Msk          (0x100UL)                 /*!< IIR1RST (Bitfield-Mask: 0x01)                         */
#define RCU_AHB1RSTR_IIR0RST_Pos          (7UL)                     /*!< IIR0RST (Bit 7)                                       */
#define RCU_AHB1RSTR_IIR0RST_Msk          (0x80UL)                  /*!< IIR0RST (Bitfield-Mask: 0x01)                         */
#define RCU_AHB1RSTR_PWMRST_Pos           (6UL)                     /*!< PWMRST (Bit 6)                                        */
#define RCU_AHB1RSTR_PWMRST_Msk           (0x40UL)                  /*!< PWMRST (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1RSTR_CMPRST_Pos           (5UL)                     /*!< CMPRST (Bit 5)                                        */
#define RCU_AHB1RSTR_CMPRST_Msk           (0x20UL)                  /*!< CMPRST (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1RSTR_DACRST_Pos           (4UL)                     /*!< DACRST (Bit 4)                                        */
#define RCU_AHB1RSTR_DACRST_Msk           (0x10UL)                  /*!< DACRST (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1RSTR_ADCRST_Pos           (3UL)                     /*!< ADCRST (Bit 3)                                        */
#define RCU_AHB1RSTR_ADCRST_Msk           (0x8UL)                   /*!< ADCRST (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1RSTR_USBRST_Pos           (2UL)                     /*!< USBRST (Bit 2)                                        */
#define RCU_AHB1RSTR_USBRST_Msk           (0x4UL)                   /*!< USBRST (Bitfield-Mask: 0x01)                          */
#define RCU_AHB1RSTR_TMR10RST_Pos         (1UL)                     /*!< TMR10RST (Bit 1)                                      */
#define RCU_AHB1RSTR_TMR10RST_Msk         (0x2UL)                   /*!< TMR10RST (Bitfield-Mask: 0x01)                        */
#define RCU_AHB1RSTR_TMR9RST_Pos          (0UL)                     /*!< TMR9RST (Bit 0)                                       */
#define RCU_AHB1RSTR_TMR9RST_Msk          (0x1UL)                   /*!< TMR9RST (Bitfield-Mask: 0x01)                         */
/* ========================================================  XOSCCR  ========================================================= */
#define RCU_XOSCCR_HEN_Pos                (4UL)                     /*!< HEN (Bit 4)                                           */
#define RCU_XOSCCR_HEN_Msk                (0x10UL)                  /*!< HEN (Bitfield-Mask: 0x01)                             */
#define RCU_XOSCCR_XDR_Pos                (1UL)                     /*!< XDR (Bit 1)                                           */
#define RCU_XOSCCR_XDR_Msk                (0xeUL)                   /*!< XDR (Bitfield-Mask: 0x07)                             */
#define RCU_XOSCCR_XEN_Pos                (0UL)                     /*!< XEN (Bit 0)                                           */
#define RCU_XOSCCR_XEN_Msk                (0x1UL)                   /*!< XEN (Bitfield-Mask: 0x01)                             */
/* =========================================================  CSSCR  ========================================================= */
#define RCU_CSSCR_LMT_Pos                 (6UL)                     /*!< LMT (Bit 6)                                           */
#define RCU_CSSCR_LMT_Msk                 (0xc0UL)                  /*!< LMT (Bitfield-Mask: 0x03)                             */
#define RCU_CSSCR_WIN_Pos                 (4UL)                     /*!< WIN (Bit 4)                                           */
#define RCU_CSSCR_WIN_Msk                 (0x30UL)                  /*!< WIN (Bitfield-Mask: 0x03)                             */
#define RCU_CSSCR_LPD_Pos                 (3UL)                     /*!< LPD (Bit 3)                                           */
#define RCU_CSSCR_LPD_Msk                 (0x8UL)                   /*!< LPD (Bitfield-Mask: 0x01)                             */
#define RCU_CSSCR_LPE_Pos                 (2UL)                     /*!< LPE (Bit 2)                                           */
#define RCU_CSSCR_LPE_Msk                 (0x4UL)                   /*!< LPE (Bitfield-Mask: 0x01)                             */
#define RCU_CSSCR_SSE_Pos                 (1UL)                     /*!< SSE (Bit 1)                                           */
#define RCU_CSSCR_SSE_Msk                 (0x2UL)                   /*!< SSE (Bitfield-Mask: 0x01)                             */
#define RCU_CSSCR_SWE_Pos                 (0UL)                     /*!< SWE (Bit 0)                                           */
#define RCU_CSSCR_SWE_Msk                 (0x1UL)                   /*!< SWE (Bitfield-Mask: 0x01)                             */
/* =========================================================  DBGCR  ========================================================= */
#define RCU_DBGCR_ECIE_Pos                (5UL)                     /*!< ECIE (Bit 5)                                          */
#define RCU_DBGCR_ECIE_Msk                (0x20UL)                  /*!< ECIE (Bitfield-Mask: 0x01)                            */
#define RCU_DBGCR_MCOEN_Pos               (4UL)                     /*!< MCOEN (Bit 4)                                         */
#define RCU_DBGCR_MCOEN_Msk               (0x10UL)                  /*!< MCOEN (Bitfield-Mask: 0x01)                           */
#define RCU_DBGCR_MCO_Pos                 (0UL)                     /*!< MCO (Bit 0)                                           */
#define RCU_DBGCR_MCO_Msk                 (0x7UL)                   /*!< MCO (Bitfield-Mask: 0x07)                             */
/* ========================================================  SRSTSR  ========================================================= */
#define RCU_SRSTSR_IWRSTE_Pos             (11UL)                    /*!< IWRSTE (Bit 11)                                       */
#define RCU_SRSTSR_IWRSTE_Msk             (0x800UL)                 /*!< IWRSTE (Bitfield-Mask: 0x01)                          */
#define RCU_SRSTSR_WWRSTE_Pos             (10UL)                    /*!< WWRSTE (Bit 10)                                       */
#define RCU_SRSTSR_WWRSTE_Msk             (0x400UL)                 /*!< WWRSTE (Bitfield-Mask: 0x01)                          */
#define RCU_SRSTSR_LKRSTE_Pos             (9UL)                     /*!< LKRSTE (Bit 9)                                        */
#define RCU_SRSTSR_LKRSTE_Msk             (0x200UL)                 /*!< LKRSTE (Bitfield-Mask: 0x01)                          */
#define RCU_SRSTSR_SQRSTE_Pos             (8UL)                     /*!< SQRSTE (Bit 8)                                        */
#define RCU_SRSTSR_SQRSTE_Msk             (0x100UL)                 /*!< SQRSTE (Bitfield-Mask: 0x01)                          */
#define RCU_SRSTSR_WWR_Pos                (5UL)                     /*!< WWR (Bit 5)                                           */
#define RCU_SRSTSR_WWR_Msk                (0x20UL)                  /*!< WWR (Bitfield-Mask: 0x01)                             */
#define RCU_SRSTSR_IWR_Pos                (4UL)                     /*!< IWR (Bit 4)                                           */
#define RCU_SRSTSR_IWR_Msk                (0x10UL)                  /*!< IWR (Bitfield-Mask: 0x01)                             */
#define RCU_SRSTSR_LKR_Pos                (3UL)                     /*!< LKR (Bit 3)                                           */
#define RCU_SRSTSR_LKR_Msk                (0x8UL)                   /*!< LKR (Bitfield-Mask: 0x01)                             */
#define RCU_SRSTSR_SQR_Pos                (2UL)                     /*!< SQR (Bit 2)                                           */
#define RCU_SRSTSR_SQR_Msk                (0x4UL)                   /*!< SQR (Bitfield-Mask: 0x01)                             */
#define RCU_SRSTSR_LPR_Pos                (1UL)                     /*!< LPR (Bit 1)                                           */
#define RCU_SRSTSR_LPR_Msk                (0x2UL)                   /*!< LPR (Bitfield-Mask: 0x01)                             */
#define RCU_SRSTSR_MCR_Pos                (0UL)                     /*!< MCR (Bit 0)                                           */
#define RCU_SRSTSR_MCR_Msk                (0x1UL)                   /*!< MCR (Bitfield-Mask: 0x01)                             */
/* =========================================================  KEYR  ========================================================== */
#define RCU_KEYR_KEY_Pos                  (0UL)                     /*!< KEY (Bit 0)                                           */
#define RCU_KEYR_KEY_Msk                  (0x1UL)                   /*!< KEY (Bitfield-Mask: 0x01)                             */
/* =========================================================  SRSR  ========================================================== */
#define RCU_SRSR_WWR_Pos                  (5UL)                     /*!< WWR (Bit 5)                                           */
#define RCU_SRSR_WWR_Msk                  (0x20UL)                  /*!< WWR (Bitfield-Mask: 0x01)                             */
#define RCU_SRSR_IWR_Pos                  (4UL)                     /*!< IWR (Bit 4)                                           */
#define RCU_SRSR_IWR_Msk                  (0x10UL)                  /*!< IWR (Bitfield-Mask: 0x01)                             */
#define RCU_SRSR_LKR_Pos                  (3UL)                     /*!< LKR (Bit 3)                                           */
#define RCU_SRSR_LKR_Msk                  (0x8UL)                   /*!< LKR (Bitfield-Mask: 0x01)                             */
#define RCU_SRSR_SQR_Pos                  (2UL)                     /*!< SQR (Bit 2)                                           */
#define RCU_SRSR_SQR_Msk                  (0x4UL)                   /*!< SQR (Bitfield-Mask: 0x01)                             */
#define RCU_SRSR_LPR_Pos                  (1UL)                     /*!< LPR (Bit 1)                                           */
#define RCU_SRSR_LPR_Msk                  (0x2UL)                   /*!< LPR (Bitfield-Mask: 0x01)                             */
#define RCU_SRSR_MCR_Pos                  (0UL)                     /*!< MCR (Bit 0)                                           */
#define RCU_SRSR_MCR_Msk                  (0x1UL)                   /*!< MCR (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           QEI0                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  POSCNT  ========================================================= */
#define QEI0_POSCNT_POSCNT_Pos            (0UL)                     /*!< POSCNT (Bit 0)                                        */
#define QEI0_POSCNT_POSCNT_Msk            (0xffffffffUL)            /*!< POSCNT (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  POSINIT  ======================================================== */
#define QEI0_POSINIT_POSINIT_Pos          (0UL)                     /*!< POSINIT (Bit 0)                                       */
#define QEI0_POSINIT_POSINIT_Msk          (0xffffffffUL)            /*!< POSINIT (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  POSMAX  ========================================================= */
#define QEI0_POSMAX_POSMAX_Pos            (0UL)                     /*!< POSMAX (Bit 0)                                        */
#define QEI0_POSMAX_POSMAX_Msk            (0xffffffffUL)            /*!< POSMAX (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  POSCMP  ========================================================= */
#define QEI0_POSCMP_POSCMP_Pos            (0UL)                     /*!< POSCMP (Bit 0)                                        */
#define QEI0_POSCMP_POSCMP_Msk            (0xffffffffUL)            /*!< POSCMP (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  POSILAT  ======================================================== */
#define QEI0_POSILAT_POSILAT_Pos          (0UL)                     /*!< POSILAT (Bit 0)                                       */
#define QEI0_POSILAT_POSILAT_Msk          (0xffffffffUL)            /*!< POSILAT (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  POSLAT  ========================================================= */
#define QEI0_POSLAT_POSLAT_Pos            (0UL)                     /*!< POSLAT (Bit 0)                                        */
#define QEI0_POSLAT_POSLAT_Msk            (0xffffffffUL)            /*!< POSLAT (Bitfield-Mask: 0xffffffff)                    */
/* =========================================================  UTMR  ========================================================== */
#define QEI0_UTMR_UTMR_Pos                (0UL)                     /*!< UTMR (Bit 0)                                          */
#define QEI0_UTMR_UTMR_Msk                (0xffffffffUL)            /*!< UTMR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  UPRD  ========================================================== */
#define QEI0_UPRD_UPRD_Pos                (0UL)                     /*!< UPRD (Bit 0)                                          */
#define QEI0_UPRD_UPRD_Msk                (0xffffffffUL)            /*!< UPRD (Bitfield-Mask: 0xffffffff)                      */
/* ========================================================  DECCTL  ========================================================= */
#define QEI0_DECCTL_DBC_Pos               (16UL)                    /*!< DBC (Bit 16)                                          */
#define QEI0_DECCTL_DBC_Msk               (0xff0000UL)              /*!< DBC (Bitfield-Mask: 0xff)                             */
#define QEI0_DECCTL_DCM_Pos               (14UL)                    /*!< DCM (Bit 14)                                          */
#define QEI0_DECCTL_DCM_Msk               (0x4000UL)                /*!< DCM (Bitfield-Mask: 0x01)                             */
#define QEI0_DECCTL_QSRC_Pos              (12UL)                    /*!< QSRC (Bit 12)                                         */
#define QEI0_DECCTL_QSRC_Msk              (0x3000UL)                /*!< QSRC (Bitfield-Mask: 0x03)                            */
#define QEI0_DECCTL_XCR_Pos               (6UL)                     /*!< XCR (Bit 6)                                           */
#define QEI0_DECCTL_XCR_Msk               (0x40UL)                  /*!< XCR (Bitfield-Mask: 0x01)                             */
#define QEI0_DECCTL_IGATE_Pos             (5UL)                     /*!< IGATE (Bit 5)                                         */
#define QEI0_DECCTL_IGATE_Msk             (0x20UL)                  /*!< IGATE (Bitfield-Mask: 0x01)                           */
#define QEI0_DECCTL_SWAP_Pos              (4UL)                     /*!< SWAP (Bit 4)                                          */
#define QEI0_DECCTL_SWAP_Msk              (0x10UL)                  /*!< SWAP (Bitfield-Mask: 0x01)                            */
#define QEI0_DECCTL_QBP_Pos               (3UL)                     /*!< QBP (Bit 3)                                           */
#define QEI0_DECCTL_QBP_Msk               (0x8UL)                   /*!< QBP (Bitfield-Mask: 0x01)                             */
#define QEI0_DECCTL_QAP_Pos               (2UL)                     /*!< QAP (Bit 2)                                           */
#define QEI0_DECCTL_QAP_Msk               (0x4UL)                   /*!< QAP (Bitfield-Mask: 0x01)                             */
#define QEI0_DECCTL_QIP_Pos               (0UL)                     /*!< QIP (Bit 0)                                           */
#define QEI0_DECCTL_QIP_Msk               (0x1UL)                   /*!< QIP (Bitfield-Mask: 0x01)                             */
/* ========================================================  QEPCTL  ========================================================= */
#define QEI0_QEPCTL_PCRM_Pos              (12UL)                    /*!< PCRM (Bit 12)                                         */
#define QEI0_QEPCTL_PCRM_Msk              (0x3000UL)                /*!< PCRM (Bitfield-Mask: 0x03)                            */
#define QEI0_QEPCTL_SWI_Pos               (8UL)                     /*!< SWI (Bit 8)                                           */
#define QEI0_QEPCTL_SWI_Msk               (0x100UL)                 /*!< SWI (Bitfield-Mask: 0x01)                             */
#define QEI0_QEPCTL_IEI_Pos               (6UL)                     /*!< IEI (Bit 6)                                           */
#define QEI0_QEPCTL_IEI_Msk               (0xc0UL)                  /*!< IEI (Bitfield-Mask: 0x03)                             */
#define QEI0_QEPCTL_IEL_Pos               (4UL)                     /*!< IEL (Bit 4)                                           */
#define QEI0_QEPCTL_IEL_Msk               (0x30UL)                  /*!< IEL (Bitfield-Mask: 0x03)                             */
#define QEI0_QEPCTL_UTE_Pos               (1UL)                     /*!< UTE (Bit 1)                                           */
#define QEI0_QEPCTL_UTE_Msk               (0x2UL)                   /*!< UTE (Bitfield-Mask: 0x01)                             */
#define QEI0_QEPCTL_QPE_Pos               (0UL)                     /*!< QPE (Bit 0)                                           */
#define QEI0_QEPCTL_QPE_Msk               (0x1UL)                   /*!< QPE (Bitfield-Mask: 0x01)                             */
/* ========================================================  POSCTL  ========================================================= */
#define QEI0_POSCTL_PSE_Pos               (1UL)                     /*!< PSE (Bit 1)                                           */
#define QEI0_POSCTL_PSE_Msk               (0x2UL)                   /*!< PSE (Bitfield-Mask: 0x01)                             */
#define QEI0_POSCTL_CCE_Pos               (0UL)                     /*!< CCE (Bit 0)                                           */
#define QEI0_POSCTL_CCE_Msk               (0x1UL)                   /*!< CCE (Bitfield-Mask: 0x01)                             */
/* ========================================================  CAPCTL  ========================================================= */
#define QEI0_CAPCTL_UPPS_Pos              (8UL)                     /*!< UPPS (Bit 8)                                          */
#define QEI0_CAPCTL_UPPS_Msk              (0xf00UL)                 /*!< UPPS (Bitfield-Mask: 0x0f)                            */
#define QEI0_CAPCTL_CCPS_Pos              (4UL)                     /*!< CCPS (Bit 4)                                          */
#define QEI0_CAPCTL_CCPS_Msk              (0x70UL)                  /*!< CCPS (Bitfield-Mask: 0x07)                            */
#define QEI0_CAPCTL_CMD_Pos               (1UL)                     /*!< CMD (Bit 1)                                           */
#define QEI0_CAPCTL_CMD_Msk               (0x2UL)                   /*!< CMD (Bitfield-Mask: 0x01)                             */
#define QEI0_CAPCTL_CEN_Pos               (0UL)                     /*!< CEN (Bit 0)                                           */
#define QEI0_CAPCTL_CEN_Msk               (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* =========================================================  QCTMR  ========================================================= */
#define QEI0_QCTMR_CTMR_Pos               (0UL)                     /*!< CTMR (Bit 0)                                          */
#define QEI0_QCTMR_CTMR_Msk               (0xffffffffUL)            /*!< CTMR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  QCPRD  ========================================================= */
#define QEI0_QCPRD_CPRD_Pos               (0UL)                     /*!< CPRD (Bit 0)                                          */
#define QEI0_QCPRD_CPRD_Msk               (0xffffffffUL)            /*!< CPRD (Bitfield-Mask: 0xffffffff)                      */
/* ========================================================  CTMRLAT  ======================================================== */
#define QEI0_CTMRLAT_CTMRLAT_Pos          (0UL)                     /*!< CTMRLAT (Bit 0)                                       */
#define QEI0_CTMRLAT_CTMRLAT_Msk          (0xffffffffUL)            /*!< CTMRLAT (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  CPRDLAT  ======================================================== */
#define QEI0_CPRDLAT_CPRDLAT_Pos          (0UL)                     /*!< CPRDLAT (Bit 0)                                       */
#define QEI0_CPRDLAT_CPRDLAT_Msk          (0xffffffffUL)            /*!< CPRDLAT (Bitfield-Mask: 0xffffffff)                   */
/* =========================================================  IENR  ========================================================== */
#define QEI0_IENR_CDE_Pos                 (10UL)                    /*!< CDE (Bit 10)                                          */
#define QEI0_IENR_CDE_Msk                 (0x400UL)                 /*!< CDE (Bitfield-Mask: 0x01)                             */
#define QEI0_IENR_PRE_Pos                 (9UL)                     /*!< PRE (Bit 9)                                           */
#define QEI0_IENR_PRE_Msk                 (0x200UL)                 /*!< PRE (Bitfield-Mask: 0x01)                             */
#define QEI0_IENR_PIE_Pos                 (8UL)                     /*!< PIE (Bit 8)                                           */
#define QEI0_IENR_PIE_Msk                 (0x100UL)                 /*!< PIE (Bitfield-Mask: 0x01)                             */
#define QEI0_IENR_UTO_Pos                 (7UL)                     /*!< UTO (Bit 7)                                           */
#define QEI0_IENR_UTO_Msk                 (0x80UL)                  /*!< UTO (Bitfield-Mask: 0x01)                             */
#define QEI0_IENR_IEL_Pos                 (6UL)                     /*!< IEL (Bit 6)                                           */
#define QEI0_IENR_IEL_Msk                 (0x40UL)                  /*!< IEL (Bitfield-Mask: 0x01)                             */
#define QEI0_IENR_PCM_Pos                 (5UL)                     /*!< PCM (Bit 5)                                           */
#define QEI0_IENR_PCM_Msk                 (0x20UL)                  /*!< PCM (Bitfield-Mask: 0x01)                             */
#define QEI0_IENR_PCO_Pos                 (4UL)                     /*!< PCO (Bit 4)                                           */
#define QEI0_IENR_PCO_Msk                 (0x10UL)                  /*!< PCO (Bitfield-Mask: 0x01)                             */
#define QEI0_IENR_PCU_Pos                 (3UL)                     /*!< PCU (Bit 3)                                           */
#define QEI0_IENR_PCU_Msk                 (0x8UL)                   /*!< PCU (Bitfield-Mask: 0x01)                             */
#define QEI0_IENR_QDC_Pos                 (2UL)                     /*!< QDC (Bit 2)                                           */
#define QEI0_IENR_QDC_Msk                 (0x4UL)                   /*!< QDC (Bitfield-Mask: 0x01)                             */
#define QEI0_IENR_QPE_Pos                 (1UL)                     /*!< QPE (Bit 1)                                           */
#define QEI0_IENR_QPE_Msk                 (0x2UL)                   /*!< QPE (Bitfield-Mask: 0x01)                             */
#define QEI0_IENR_PCE_Pos                 (0UL)                     /*!< PCE (Bit 0)                                           */
#define QEI0_IENR_PCE_Msk                 (0x1UL)                   /*!< PCE (Bitfield-Mask: 0x01)                             */
/* =========================================================  STSR  ========================================================== */
#define QEI0_STSR_QDF_Pos                 (16UL)                    /*!< QDF (Bit 16)                                          */
#define QEI0_STSR_QDF_Msk                 (0x10000UL)               /*!< QDF (Bitfield-Mask: 0x01)                             */
#define QEI0_STSR_QDI_Pos                 (15UL)                    /*!< QDI (Bit 15)                                          */
#define QEI0_STSR_QDI_Msk                 (0x8000UL)                /*!< QDI (Bitfield-Mask: 0x01)                             */
#define QEI0_STSR_QDS_Pos                 (14UL)                    /*!< QDS (Bit 14)                                          */
#define QEI0_STSR_QDS_Msk                 (0x4000UL)                /*!< QDS (Bitfield-Mask: 0x01)                             */
#define QEI0_STSR_COE_Pos                 (13UL)                    /*!< COE (Bit 13)                                          */
#define QEI0_STSR_COE_Msk                 (0x2000UL)                /*!< COE (Bitfield-Mask: 0x01)                             */
#define QEI0_STSR_CDE_Pos                 (12UL)                    /*!< CDE (Bit 12)                                          */
#define QEI0_STSR_CDE_Msk                 (0x1000UL)                /*!< CDE (Bitfield-Mask: 0x01)                             */
#define QEI0_STSR_FIS_Pos                 (11UL)                    /*!< FIS (Bit 11)                                          */
#define QEI0_STSR_FIS_Msk                 (0x800UL)                 /*!< FIS (Bitfield-Mask: 0x01)                             */
#define QEI0_STSR_CDS_Pos                 (10UL)                    /*!< CDS (Bit 10)                                          */
#define QEI0_STSR_CDS_Msk                 (0x400UL)                 /*!< CDS (Bitfield-Mask: 0x01)                             */
#define QEI0_STSR_PRS_Pos                 (9UL)                     /*!< PRS (Bit 9)                                           */
#define QEI0_STSR_PRS_Msk                 (0x200UL)                 /*!< PRS (Bitfield-Mask: 0x01)                             */
#define QEI0_STSR_PIS_Pos                 (8UL)                     /*!< PIS (Bit 8)                                           */
#define QEI0_STSR_PIS_Msk                 (0x100UL)                 /*!< PIS (Bitfield-Mask: 0x01)                             */
#define QEI0_STSR_UTO_Pos                 (7UL)                     /*!< UTO (Bit 7)                                           */
#define QEI0_STSR_UTO_Msk                 (0x80UL)                  /*!< UTO (Bitfield-Mask: 0x01)                             */
#define QEI0_STSR_IEL_Pos                 (6UL)                     /*!< IEL (Bit 6)                                           */
#define QEI0_STSR_IEL_Msk                 (0x40UL)                  /*!< IEL (Bitfield-Mask: 0x01)                             */
#define QEI0_STSR_PCM_Pos                 (5UL)                     /*!< PCM (Bit 5)                                           */
#define QEI0_STSR_PCM_Msk                 (0x20UL)                  /*!< PCM (Bitfield-Mask: 0x01)                             */
#define QEI0_STSR_PCO_Pos                 (4UL)                     /*!< PCO (Bit 4)                                           */
#define QEI0_STSR_PCO_Msk                 (0x10UL)                  /*!< PCO (Bitfield-Mask: 0x01)                             */
#define QEI0_STSR_PCU_Pos                 (3UL)                     /*!< PCU (Bit 3)                                           */
#define QEI0_STSR_PCU_Msk                 (0x8UL)                   /*!< PCU (Bitfield-Mask: 0x01)                             */
#define QEI0_STSR_QDC_Pos                 (2UL)                     /*!< QDC (Bit 2)                                           */
#define QEI0_STSR_QDC_Msk                 (0x4UL)                   /*!< QDC (Bitfield-Mask: 0x01)                             */
#define QEI0_STSR_PHE_Pos                 (1UL)                     /*!< PHE (Bit 1)                                           */
#define QEI0_STSR_PHE_Msk                 (0x2UL)                   /*!< PHE (Bitfield-Mask: 0x01)                             */
#define QEI0_STSR_PCE_Pos                 (0UL)                     /*!< PCE (Bit 0)                                           */
#define QEI0_STSR_PCE_Msk                 (0x1UL)                   /*!< PCE (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           QEI1                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  POSCNT  ========================================================= */
#define QEI1_POSCNT_POSCNT_Pos            (0UL)                     /*!< POSCNT (Bit 0)                                        */
#define QEI1_POSCNT_POSCNT_Msk            (0xffffffffUL)            /*!< POSCNT (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  POSINIT  ======================================================== */
#define QEI1_POSINIT_POSINIT_Pos          (0UL)                     /*!< POSINIT (Bit 0)                                       */
#define QEI1_POSINIT_POSINIT_Msk          (0xffffffffUL)            /*!< POSINIT (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  POSMAX  ========================================================= */
#define QEI1_POSMAX_POSMAX_Pos            (0UL)                     /*!< POSMAX (Bit 0)                                        */
#define QEI1_POSMAX_POSMAX_Msk            (0xffffffffUL)            /*!< POSMAX (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  POSCMP  ========================================================= */
#define QEI1_POSCMP_POSCMP_Pos            (0UL)                     /*!< POSCMP (Bit 0)                                        */
#define QEI1_POSCMP_POSCMP_Msk            (0xffffffffUL)            /*!< POSCMP (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  POSILAT  ======================================================== */
#define QEI1_POSILAT_POSILAT_Pos          (0UL)                     /*!< POSILAT (Bit 0)                                       */
#define QEI1_POSILAT_POSILAT_Msk          (0xffffffffUL)            /*!< POSILAT (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  POSLAT  ========================================================= */
#define QEI1_POSLAT_POSLAT_Pos            (0UL)                     /*!< POSLAT (Bit 0)                                        */
#define QEI1_POSLAT_POSLAT_Msk            (0xffffffffUL)            /*!< POSLAT (Bitfield-Mask: 0xffffffff)                    */
/* =========================================================  UTMR  ========================================================== */
#define QEI1_UTMR_UTMR_Pos                (0UL)                     /*!< UTMR (Bit 0)                                          */
#define QEI1_UTMR_UTMR_Msk                (0xffffffffUL)            /*!< UTMR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  UPRD  ========================================================== */
#define QEI1_UPRD_UPRD_Pos                (0UL)                     /*!< UPRD (Bit 0)                                          */
#define QEI1_UPRD_UPRD_Msk                (0xffffffffUL)            /*!< UPRD (Bitfield-Mask: 0xffffffff)                      */
/* ========================================================  DECCTL  ========================================================= */
#define QEI1_DECCTL_DBC_Pos               (16UL)                    /*!< DBC (Bit 16)                                          */
#define QEI1_DECCTL_DBC_Msk               (0xff0000UL)              /*!< DBC (Bitfield-Mask: 0xff)                             */
#define QEI1_DECCTL_DCM_Pos               (14UL)                    /*!< DCM (Bit 14)                                          */
#define QEI1_DECCTL_DCM_Msk               (0x4000UL)                /*!< DCM (Bitfield-Mask: 0x01)                             */
#define QEI1_DECCTL_QSRC_Pos              (12UL)                    /*!< QSRC (Bit 12)                                         */
#define QEI1_DECCTL_QSRC_Msk              (0x3000UL)                /*!< QSRC (Bitfield-Mask: 0x03)                            */
#define QEI1_DECCTL_XCR_Pos               (6UL)                     /*!< XCR (Bit 6)                                           */
#define QEI1_DECCTL_XCR_Msk               (0x40UL)                  /*!< XCR (Bitfield-Mask: 0x01)                             */
#define QEI1_DECCTL_IGATE_Pos             (5UL)                     /*!< IGATE (Bit 5)                                         */
#define QEI1_DECCTL_IGATE_Msk             (0x20UL)                  /*!< IGATE (Bitfield-Mask: 0x01)                           */
#define QEI1_DECCTL_SWAP_Pos              (4UL)                     /*!< SWAP (Bit 4)                                          */
#define QEI1_DECCTL_SWAP_Msk              (0x10UL)                  /*!< SWAP (Bitfield-Mask: 0x01)                            */
#define QEI1_DECCTL_QBP_Pos               (3UL)                     /*!< QBP (Bit 3)                                           */
#define QEI1_DECCTL_QBP_Msk               (0x8UL)                   /*!< QBP (Bitfield-Mask: 0x01)                             */
#define QEI1_DECCTL_QAP_Pos               (2UL)                     /*!< QAP (Bit 2)                                           */
#define QEI1_DECCTL_QAP_Msk               (0x4UL)                   /*!< QAP (Bitfield-Mask: 0x01)                             */
#define QEI1_DECCTL_QIP_Pos               (0UL)                     /*!< QIP (Bit 0)                                           */
#define QEI1_DECCTL_QIP_Msk               (0x1UL)                   /*!< QIP (Bitfield-Mask: 0x01)                             */
/* ========================================================  QEPCTL  ========================================================= */
#define QEI1_QEPCTL_PCRM_Pos              (12UL)                    /*!< PCRM (Bit 12)                                         */
#define QEI1_QEPCTL_PCRM_Msk              (0x3000UL)                /*!< PCRM (Bitfield-Mask: 0x03)                            */
#define QEI1_QEPCTL_SWI_Pos               (8UL)                     /*!< SWI (Bit 8)                                           */
#define QEI1_QEPCTL_SWI_Msk               (0x100UL)                 /*!< SWI (Bitfield-Mask: 0x01)                             */
#define QEI1_QEPCTL_IEI_Pos               (6UL)                     /*!< IEI (Bit 6)                                           */
#define QEI1_QEPCTL_IEI_Msk               (0xc0UL)                  /*!< IEI (Bitfield-Mask: 0x03)                             */
#define QEI1_QEPCTL_IEL_Pos               (4UL)                     /*!< IEL (Bit 4)                                           */
#define QEI1_QEPCTL_IEL_Msk               (0x30UL)                  /*!< IEL (Bitfield-Mask: 0x03)                             */
#define QEI1_QEPCTL_UTE_Pos               (1UL)                     /*!< UTE (Bit 1)                                           */
#define QEI1_QEPCTL_UTE_Msk               (0x2UL)                   /*!< UTE (Bitfield-Mask: 0x01)                             */
#define QEI1_QEPCTL_QPE_Pos               (0UL)                     /*!< QPE (Bit 0)                                           */
#define QEI1_QEPCTL_QPE_Msk               (0x1UL)                   /*!< QPE (Bitfield-Mask: 0x01)                             */
/* ========================================================  POSCTL  ========================================================= */
#define QEI1_POSCTL_PSE_Pos               (1UL)                     /*!< PSE (Bit 1)                                           */
#define QEI1_POSCTL_PSE_Msk               (0x2UL)                   /*!< PSE (Bitfield-Mask: 0x01)                             */
#define QEI1_POSCTL_CCE_Pos               (0UL)                     /*!< CCE (Bit 0)                                           */
#define QEI1_POSCTL_CCE_Msk               (0x1UL)                   /*!< CCE (Bitfield-Mask: 0x01)                             */
/* ========================================================  CAPCTL  ========================================================= */
#define QEI1_CAPCTL_UPPS_Pos              (8UL)                     /*!< UPPS (Bit 8)                                          */
#define QEI1_CAPCTL_UPPS_Msk              (0xf00UL)                 /*!< UPPS (Bitfield-Mask: 0x0f)                            */
#define QEI1_CAPCTL_CCPS_Pos              (4UL)                     /*!< CCPS (Bit 4)                                          */
#define QEI1_CAPCTL_CCPS_Msk              (0x70UL)                  /*!< CCPS (Bitfield-Mask: 0x07)                            */
#define QEI1_CAPCTL_CMD_Pos               (1UL)                     /*!< CMD (Bit 1)                                           */
#define QEI1_CAPCTL_CMD_Msk               (0x2UL)                   /*!< CMD (Bitfield-Mask: 0x01)                             */
#define QEI1_CAPCTL_CEN_Pos               (0UL)                     /*!< CEN (Bit 0)                                           */
#define QEI1_CAPCTL_CEN_Msk               (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* =========================================================  QCTMR  ========================================================= */
#define QEI1_QCTMR_CTMR_Pos               (0UL)                     /*!< CTMR (Bit 0)                                          */
#define QEI1_QCTMR_CTMR_Msk               (0xffffffffUL)            /*!< CTMR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  QCPRD  ========================================================= */
#define QEI1_QCPRD_CPRD_Pos               (0UL)                     /*!< CPRD (Bit 0)                                          */
#define QEI1_QCPRD_CPRD_Msk               (0xffffffffUL)            /*!< CPRD (Bitfield-Mask: 0xffffffff)                      */
/* ========================================================  CTMRLAT  ======================================================== */
#define QEI1_CTMRLAT_CTMRLAT_Pos          (0UL)                     /*!< CTMRLAT (Bit 0)                                       */
#define QEI1_CTMRLAT_CTMRLAT_Msk          (0xffffffffUL)            /*!< CTMRLAT (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  CPRDLAT  ======================================================== */
#define QEI1_CPRDLAT_CPRDLAT_Pos          (0UL)                     /*!< CPRDLAT (Bit 0)                                       */
#define QEI1_CPRDLAT_CPRDLAT_Msk          (0xffffffffUL)            /*!< CPRDLAT (Bitfield-Mask: 0xffffffff)                   */
/* =========================================================  IENR  ========================================================== */
#define QEI1_IENR_CDE_Pos                 (10UL)                    /*!< CDE (Bit 10)                                          */
#define QEI1_IENR_CDE_Msk                 (0x400UL)                 /*!< CDE (Bitfield-Mask: 0x01)                             */
#define QEI1_IENR_PRE_Pos                 (9UL)                     /*!< PRE (Bit 9)                                           */
#define QEI1_IENR_PRE_Msk                 (0x200UL)                 /*!< PRE (Bitfield-Mask: 0x01)                             */
#define QEI1_IENR_PIE_Pos                 (8UL)                     /*!< PIE (Bit 8)                                           */
#define QEI1_IENR_PIE_Msk                 (0x100UL)                 /*!< PIE (Bitfield-Mask: 0x01)                             */
#define QEI1_IENR_UTO_Pos                 (7UL)                     /*!< UTO (Bit 7)                                           */
#define QEI1_IENR_UTO_Msk                 (0x80UL)                  /*!< UTO (Bitfield-Mask: 0x01)                             */
#define QEI1_IENR_IEL_Pos                 (6UL)                     /*!< IEL (Bit 6)                                           */
#define QEI1_IENR_IEL_Msk                 (0x40UL)                  /*!< IEL (Bitfield-Mask: 0x01)                             */
#define QEI1_IENR_PCM_Pos                 (5UL)                     /*!< PCM (Bit 5)                                           */
#define QEI1_IENR_PCM_Msk                 (0x20UL)                  /*!< PCM (Bitfield-Mask: 0x01)                             */
#define QEI1_IENR_PCO_Pos                 (4UL)                     /*!< PCO (Bit 4)                                           */
#define QEI1_IENR_PCO_Msk                 (0x10UL)                  /*!< PCO (Bitfield-Mask: 0x01)                             */
#define QEI1_IENR_PCU_Pos                 (3UL)                     /*!< PCU (Bit 3)                                           */
#define QEI1_IENR_PCU_Msk                 (0x8UL)                   /*!< PCU (Bitfield-Mask: 0x01)                             */
#define QEI1_IENR_QDC_Pos                 (2UL)                     /*!< QDC (Bit 2)                                           */
#define QEI1_IENR_QDC_Msk                 (0x4UL)                   /*!< QDC (Bitfield-Mask: 0x01)                             */
#define QEI1_IENR_QPE_Pos                 (1UL)                     /*!< QPE (Bit 1)                                           */
#define QEI1_IENR_QPE_Msk                 (0x2UL)                   /*!< QPE (Bitfield-Mask: 0x01)                             */
#define QEI1_IENR_PCE_Pos                 (0UL)                     /*!< PCE (Bit 0)                                           */
#define QEI1_IENR_PCE_Msk                 (0x1UL)                   /*!< PCE (Bitfield-Mask: 0x01)                             */
/* =========================================================  STSR  ========================================================== */
#define QEI1_STSR_QDF_Pos                 (16UL)                    /*!< QDF (Bit 16)                                          */
#define QEI1_STSR_QDF_Msk                 (0x10000UL)               /*!< QDF (Bitfield-Mask: 0x01)                             */
#define QEI1_STSR_QDI_Pos                 (15UL)                    /*!< QDI (Bit 15)                                          */
#define QEI1_STSR_QDI_Msk                 (0x8000UL)                /*!< QDI (Bitfield-Mask: 0x01)                             */
#define QEI1_STSR_QDS_Pos                 (14UL)                    /*!< QDS (Bit 14)                                          */
#define QEI1_STSR_QDS_Msk                 (0x4000UL)                /*!< QDS (Bitfield-Mask: 0x01)                             */
#define QEI1_STSR_COE_Pos                 (13UL)                    /*!< COE (Bit 13)                                          */
#define QEI1_STSR_COE_Msk                 (0x2000UL)                /*!< COE (Bitfield-Mask: 0x01)                             */
#define QEI1_STSR_CDE_Pos                 (12UL)                    /*!< CDE (Bit 12)                                          */
#define QEI1_STSR_CDE_Msk                 (0x1000UL)                /*!< CDE (Bitfield-Mask: 0x01)                             */
#define QEI1_STSR_FIS_Pos                 (11UL)                    /*!< FIS (Bit 11)                                          */
#define QEI1_STSR_FIS_Msk                 (0x800UL)                 /*!< FIS (Bitfield-Mask: 0x01)                             */
#define QEI1_STSR_CDS_Pos                 (10UL)                    /*!< CDS (Bit 10)                                          */
#define QEI1_STSR_CDS_Msk                 (0x400UL)                 /*!< CDS (Bitfield-Mask: 0x01)                             */
#define QEI1_STSR_PRS_Pos                 (9UL)                     /*!< PRS (Bit 9)                                           */
#define QEI1_STSR_PRS_Msk                 (0x200UL)                 /*!< PRS (Bitfield-Mask: 0x01)                             */
#define QEI1_STSR_PIS_Pos                 (8UL)                     /*!< PIS (Bit 8)                                           */
#define QEI1_STSR_PIS_Msk                 (0x100UL)                 /*!< PIS (Bitfield-Mask: 0x01)                             */
#define QEI1_STSR_UTO_Pos                 (7UL)                     /*!< UTO (Bit 7)                                           */
#define QEI1_STSR_UTO_Msk                 (0x80UL)                  /*!< UTO (Bitfield-Mask: 0x01)                             */
#define QEI1_STSR_IEL_Pos                 (6UL)                     /*!< IEL (Bit 6)                                           */
#define QEI1_STSR_IEL_Msk                 (0x40UL)                  /*!< IEL (Bitfield-Mask: 0x01)                             */
#define QEI1_STSR_PCM_Pos                 (5UL)                     /*!< PCM (Bit 5)                                           */
#define QEI1_STSR_PCM_Msk                 (0x20UL)                  /*!< PCM (Bitfield-Mask: 0x01)                             */
#define QEI1_STSR_PCO_Pos                 (4UL)                     /*!< PCO (Bit 4)                                           */
#define QEI1_STSR_PCO_Msk                 (0x10UL)                  /*!< PCO (Bitfield-Mask: 0x01)                             */
#define QEI1_STSR_PCU_Pos                 (3UL)                     /*!< PCU (Bit 3)                                           */
#define QEI1_STSR_PCU_Msk                 (0x8UL)                   /*!< PCU (Bitfield-Mask: 0x01)                             */
#define QEI1_STSR_QDC_Pos                 (2UL)                     /*!< QDC (Bit 2)                                           */
#define QEI1_STSR_QDC_Msk                 (0x4UL)                   /*!< QDC (Bitfield-Mask: 0x01)                             */
#define QEI1_STSR_PHE_Pos                 (1UL)                     /*!< PHE (Bit 1)                                           */
#define QEI1_STSR_PHE_Msk                 (0x2UL)                   /*!< PHE (Bitfield-Mask: 0x01)                             */
#define QEI1_STSR_PCE_Pos                 (0UL)                     /*!< PCE (Bit 0)                                           */
#define QEI1_STSR_PCE_Msk                 (0x1UL)                   /*!< PCE (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           QEI2                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  POSCNT  ========================================================= */
#define QEI2_POSCNT_POSCNT_Pos            (0UL)                     /*!< POSCNT (Bit 0)                                        */
#define QEI2_POSCNT_POSCNT_Msk            (0xffffffffUL)            /*!< POSCNT (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  POSINIT  ======================================================== */
#define QEI2_POSINIT_POSINIT_Pos          (0UL)                     /*!< POSINIT (Bit 0)                                       */
#define QEI2_POSINIT_POSINIT_Msk          (0xffffffffUL)            /*!< POSINIT (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  POSMAX  ========================================================= */
#define QEI2_POSMAX_POSMAX_Pos            (0UL)                     /*!< POSMAX (Bit 0)                                        */
#define QEI2_POSMAX_POSMAX_Msk            (0xffffffffUL)            /*!< POSMAX (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  POSCMP  ========================================================= */
#define QEI2_POSCMP_POSCMP_Pos            (0UL)                     /*!< POSCMP (Bit 0)                                        */
#define QEI2_POSCMP_POSCMP_Msk            (0xffffffffUL)            /*!< POSCMP (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  POSILAT  ======================================================== */
#define QEI2_POSILAT_POSILAT_Pos          (0UL)                     /*!< POSILAT (Bit 0)                                       */
#define QEI2_POSILAT_POSILAT_Msk          (0xffffffffUL)            /*!< POSILAT (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  POSLAT  ========================================================= */
#define QEI2_POSLAT_POSLAT_Pos            (0UL)                     /*!< POSLAT (Bit 0)                                        */
#define QEI2_POSLAT_POSLAT_Msk            (0xffffffffUL)            /*!< POSLAT (Bitfield-Mask: 0xffffffff)                    */
/* =========================================================  UTMR  ========================================================== */
#define QEI2_UTMR_UTMR_Pos                (0UL)                     /*!< UTMR (Bit 0)                                          */
#define QEI2_UTMR_UTMR_Msk                (0xffffffffUL)            /*!< UTMR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  UPRD  ========================================================== */
#define QEI2_UPRD_UPRD_Pos                (0UL)                     /*!< UPRD (Bit 0)                                          */
#define QEI2_UPRD_UPRD_Msk                (0xffffffffUL)            /*!< UPRD (Bitfield-Mask: 0xffffffff)                      */
/* ========================================================  DECCTL  ========================================================= */
#define QEI2_DECCTL_DBC_Pos               (16UL)                    /*!< DBC (Bit 16)                                          */
#define QEI2_DECCTL_DBC_Msk               (0xff0000UL)              /*!< DBC (Bitfield-Mask: 0xff)                             */
#define QEI2_DECCTL_DCM_Pos               (14UL)                    /*!< DCM (Bit 14)                                          */
#define QEI2_DECCTL_DCM_Msk               (0x4000UL)                /*!< DCM (Bitfield-Mask: 0x01)                             */
#define QEI2_DECCTL_QSRC_Pos              (12UL)                    /*!< QSRC (Bit 12)                                         */
#define QEI2_DECCTL_QSRC_Msk              (0x3000UL)                /*!< QSRC (Bitfield-Mask: 0x03)                            */
#define QEI2_DECCTL_XCR_Pos               (6UL)                     /*!< XCR (Bit 6)                                           */
#define QEI2_DECCTL_XCR_Msk               (0x40UL)                  /*!< XCR (Bitfield-Mask: 0x01)                             */
#define QEI2_DECCTL_IGATE_Pos             (5UL)                     /*!< IGATE (Bit 5)                                         */
#define QEI2_DECCTL_IGATE_Msk             (0x20UL)                  /*!< IGATE (Bitfield-Mask: 0x01)                           */
#define QEI2_DECCTL_SWAP_Pos              (4UL)                     /*!< SWAP (Bit 4)                                          */
#define QEI2_DECCTL_SWAP_Msk              (0x10UL)                  /*!< SWAP (Bitfield-Mask: 0x01)                            */
#define QEI2_DECCTL_QBP_Pos               (3UL)                     /*!< QBP (Bit 3)                                           */
#define QEI2_DECCTL_QBP_Msk               (0x8UL)                   /*!< QBP (Bitfield-Mask: 0x01)                             */
#define QEI2_DECCTL_QAP_Pos               (2UL)                     /*!< QAP (Bit 2)                                           */
#define QEI2_DECCTL_QAP_Msk               (0x4UL)                   /*!< QAP (Bitfield-Mask: 0x01)                             */
#define QEI2_DECCTL_QIP_Pos               (0UL)                     /*!< QIP (Bit 0)                                           */
#define QEI2_DECCTL_QIP_Msk               (0x1UL)                   /*!< QIP (Bitfield-Mask: 0x01)                             */
/* ========================================================  QEPCTL  ========================================================= */
#define QEI2_QEPCTL_PCRM_Pos              (12UL)                    /*!< PCRM (Bit 12)                                         */
#define QEI2_QEPCTL_PCRM_Msk              (0x3000UL)                /*!< PCRM (Bitfield-Mask: 0x03)                            */
#define QEI2_QEPCTL_SWI_Pos               (8UL)                     /*!< SWI (Bit 8)                                           */
#define QEI2_QEPCTL_SWI_Msk               (0x100UL)                 /*!< SWI (Bitfield-Mask: 0x01)                             */
#define QEI2_QEPCTL_IEI_Pos               (6UL)                     /*!< IEI (Bit 6)                                           */
#define QEI2_QEPCTL_IEI_Msk               (0xc0UL)                  /*!< IEI (Bitfield-Mask: 0x03)                             */
#define QEI2_QEPCTL_IEL_Pos               (4UL)                     /*!< IEL (Bit 4)                                           */
#define QEI2_QEPCTL_IEL_Msk               (0x30UL)                  /*!< IEL (Bitfield-Mask: 0x03)                             */
#define QEI2_QEPCTL_UTE_Pos               (1UL)                     /*!< UTE (Bit 1)                                           */
#define QEI2_QEPCTL_UTE_Msk               (0x2UL)                   /*!< UTE (Bitfield-Mask: 0x01)                             */
#define QEI2_QEPCTL_QPE_Pos               (0UL)                     /*!< QPE (Bit 0)                                           */
#define QEI2_QEPCTL_QPE_Msk               (0x1UL)                   /*!< QPE (Bitfield-Mask: 0x01)                             */
/* ========================================================  POSCTL  ========================================================= */
#define QEI2_POSCTL_PSE_Pos               (1UL)                     /*!< PSE (Bit 1)                                           */
#define QEI2_POSCTL_PSE_Msk               (0x2UL)                   /*!< PSE (Bitfield-Mask: 0x01)                             */
#define QEI2_POSCTL_CCE_Pos               (0UL)                     /*!< CCE (Bit 0)                                           */
#define QEI2_POSCTL_CCE_Msk               (0x1UL)                   /*!< CCE (Bitfield-Mask: 0x01)                             */
/* ========================================================  CAPCTL  ========================================================= */
#define QEI2_CAPCTL_UPPS_Pos              (8UL)                     /*!< UPPS (Bit 8)                                          */
#define QEI2_CAPCTL_UPPS_Msk              (0xf00UL)                 /*!< UPPS (Bitfield-Mask: 0x0f)                            */
#define QEI2_CAPCTL_CCPS_Pos              (4UL)                     /*!< CCPS (Bit 4)                                          */
#define QEI2_CAPCTL_CCPS_Msk              (0x70UL)                  /*!< CCPS (Bitfield-Mask: 0x07)                            */
#define QEI2_CAPCTL_CMD_Pos               (1UL)                     /*!< CMD (Bit 1)                                           */
#define QEI2_CAPCTL_CMD_Msk               (0x2UL)                   /*!< CMD (Bitfield-Mask: 0x01)                             */
#define QEI2_CAPCTL_CEN_Pos               (0UL)                     /*!< CEN (Bit 0)                                           */
#define QEI2_CAPCTL_CEN_Msk               (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* =========================================================  QCTMR  ========================================================= */
#define QEI2_QCTMR_CTMR_Pos               (0UL)                     /*!< CTMR (Bit 0)                                          */
#define QEI2_QCTMR_CTMR_Msk               (0xffffffffUL)            /*!< CTMR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  QCPRD  ========================================================= */
#define QEI2_QCPRD_CPRD_Pos               (0UL)                     /*!< CPRD (Bit 0)                                          */
#define QEI2_QCPRD_CPRD_Msk               (0xffffffffUL)            /*!< CPRD (Bitfield-Mask: 0xffffffff)                      */
/* ========================================================  CTMRLAT  ======================================================== */
#define QEI2_CTMRLAT_CTMRLAT_Pos          (0UL)                     /*!< CTMRLAT (Bit 0)                                       */
#define QEI2_CTMRLAT_CTMRLAT_Msk          (0xffffffffUL)            /*!< CTMRLAT (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  CPRDLAT  ======================================================== */
#define QEI2_CPRDLAT_CPRDLAT_Pos          (0UL)                     /*!< CPRDLAT (Bit 0)                                       */
#define QEI2_CPRDLAT_CPRDLAT_Msk          (0xffffffffUL)            /*!< CPRDLAT (Bitfield-Mask: 0xffffffff)                   */
/* =========================================================  IENR  ========================================================== */
#define QEI2_IENR_CDE_Pos                 (10UL)                    /*!< CDE (Bit 10)                                          */
#define QEI2_IENR_CDE_Msk                 (0x400UL)                 /*!< CDE (Bitfield-Mask: 0x01)                             */
#define QEI2_IENR_PRE_Pos                 (9UL)                     /*!< PRE (Bit 9)                                           */
#define QEI2_IENR_PRE_Msk                 (0x200UL)                 /*!< PRE (Bitfield-Mask: 0x01)                             */
#define QEI2_IENR_PIE_Pos                 (8UL)                     /*!< PIE (Bit 8)                                           */
#define QEI2_IENR_PIE_Msk                 (0x100UL)                 /*!< PIE (Bitfield-Mask: 0x01)                             */
#define QEI2_IENR_UTO_Pos                 (7UL)                     /*!< UTO (Bit 7)                                           */
#define QEI2_IENR_UTO_Msk                 (0x80UL)                  /*!< UTO (Bitfield-Mask: 0x01)                             */
#define QEI2_IENR_IEL_Pos                 (6UL)                     /*!< IEL (Bit 6)                                           */
#define QEI2_IENR_IEL_Msk                 (0x40UL)                  /*!< IEL (Bitfield-Mask: 0x01)                             */
#define QEI2_IENR_PCM_Pos                 (5UL)                     /*!< PCM (Bit 5)                                           */
#define QEI2_IENR_PCM_Msk                 (0x20UL)                  /*!< PCM (Bitfield-Mask: 0x01)                             */
#define QEI2_IENR_PCO_Pos                 (4UL)                     /*!< PCO (Bit 4)                                           */
#define QEI2_IENR_PCO_Msk                 (0x10UL)                  /*!< PCO (Bitfield-Mask: 0x01)                             */
#define QEI2_IENR_PCU_Pos                 (3UL)                     /*!< PCU (Bit 3)                                           */
#define QEI2_IENR_PCU_Msk                 (0x8UL)                   /*!< PCU (Bitfield-Mask: 0x01)                             */
#define QEI2_IENR_QDC_Pos                 (2UL)                     /*!< QDC (Bit 2)                                           */
#define QEI2_IENR_QDC_Msk                 (0x4UL)                   /*!< QDC (Bitfield-Mask: 0x01)                             */
#define QEI2_IENR_QPE_Pos                 (1UL)                     /*!< QPE (Bit 1)                                           */
#define QEI2_IENR_QPE_Msk                 (0x2UL)                   /*!< QPE (Bitfield-Mask: 0x01)                             */
#define QEI2_IENR_PCE_Pos                 (0UL)                     /*!< PCE (Bit 0)                                           */
#define QEI2_IENR_PCE_Msk                 (0x1UL)                   /*!< PCE (Bitfield-Mask: 0x01)                             */
/* =========================================================  STSR  ========================================================== */
#define QEI2_STSR_QDF_Pos                 (16UL)                    /*!< QDF (Bit 16)                                          */
#define QEI2_STSR_QDF_Msk                 (0x10000UL)               /*!< QDF (Bitfield-Mask: 0x01)                             */
#define QEI2_STSR_QDI_Pos                 (15UL)                    /*!< QDI (Bit 15)                                          */
#define QEI2_STSR_QDI_Msk                 (0x8000UL)                /*!< QDI (Bitfield-Mask: 0x01)                             */
#define QEI2_STSR_QDS_Pos                 (14UL)                    /*!< QDS (Bit 14)                                          */
#define QEI2_STSR_QDS_Msk                 (0x4000UL)                /*!< QDS (Bitfield-Mask: 0x01)                             */
#define QEI2_STSR_COE_Pos                 (13UL)                    /*!< COE (Bit 13)                                          */
#define QEI2_STSR_COE_Msk                 (0x2000UL)                /*!< COE (Bitfield-Mask: 0x01)                             */
#define QEI2_STSR_CDE_Pos                 (12UL)                    /*!< CDE (Bit 12)                                          */
#define QEI2_STSR_CDE_Msk                 (0x1000UL)                /*!< CDE (Bitfield-Mask: 0x01)                             */
#define QEI2_STSR_FIS_Pos                 (11UL)                    /*!< FIS (Bit 11)                                          */
#define QEI2_STSR_FIS_Msk                 (0x800UL)                 /*!< FIS (Bitfield-Mask: 0x01)                             */
#define QEI2_STSR_CDS_Pos                 (10UL)                    /*!< CDS (Bit 10)                                          */
#define QEI2_STSR_CDS_Msk                 (0x400UL)                 /*!< CDS (Bitfield-Mask: 0x01)                             */
#define QEI2_STSR_PRS_Pos                 (9UL)                     /*!< PRS (Bit 9)                                           */
#define QEI2_STSR_PRS_Msk                 (0x200UL)                 /*!< PRS (Bitfield-Mask: 0x01)                             */
#define QEI2_STSR_PIS_Pos                 (8UL)                     /*!< PIS (Bit 8)                                           */
#define QEI2_STSR_PIS_Msk                 (0x100UL)                 /*!< PIS (Bitfield-Mask: 0x01)                             */
#define QEI2_STSR_UTO_Pos                 (7UL)                     /*!< UTO (Bit 7)                                           */
#define QEI2_STSR_UTO_Msk                 (0x80UL)                  /*!< UTO (Bitfield-Mask: 0x01)                             */
#define QEI2_STSR_IEL_Pos                 (6UL)                     /*!< IEL (Bit 6)                                           */
#define QEI2_STSR_IEL_Msk                 (0x40UL)                  /*!< IEL (Bitfield-Mask: 0x01)                             */
#define QEI2_STSR_PCM_Pos                 (5UL)                     /*!< PCM (Bit 5)                                           */
#define QEI2_STSR_PCM_Msk                 (0x20UL)                  /*!< PCM (Bitfield-Mask: 0x01)                             */
#define QEI2_STSR_PCO_Pos                 (4UL)                     /*!< PCO (Bit 4)                                           */
#define QEI2_STSR_PCO_Msk                 (0x10UL)                  /*!< PCO (Bitfield-Mask: 0x01)                             */
#define QEI2_STSR_PCU_Pos                 (3UL)                     /*!< PCU (Bit 3)                                           */
#define QEI2_STSR_PCU_Msk                 (0x8UL)                   /*!< PCU (Bitfield-Mask: 0x01)                             */
#define QEI2_STSR_QDC_Pos                 (2UL)                     /*!< QDC (Bit 2)                                           */
#define QEI2_STSR_QDC_Msk                 (0x4UL)                   /*!< QDC (Bitfield-Mask: 0x01)                             */
#define QEI2_STSR_PHE_Pos                 (1UL)                     /*!< PHE (Bit 1)                                           */
#define QEI2_STSR_PHE_Msk                 (0x2UL)                   /*!< PHE (Bitfield-Mask: 0x01)                             */
#define QEI2_STSR_PCE_Pos                 (0UL)                     /*!< PCE (Bit 0)                                           */
#define QEI2_STSR_PCE_Msk                 (0x1UL)                   /*!< PCE (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           PDM0                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  ENABLE  ========================================================= */
#define PDM0_ENABLE_INMOD_Pos             (1UL)                     /*!< INMOD (Bit 1)                                         */
#define PDM0_ENABLE_INMOD_Msk             (0x2UL)                   /*!< INMOD (Bitfield-Mask: 0x01)                           */
#define PDM0_ENABLE_PDMEN_Pos             (0UL)                     /*!< PDMEN (Bit 0)                                         */
#define PDM0_ENABLE_PDMEN_Msk             (0x1UL)                   /*!< PDMEN (Bitfield-Mask: 0x01)                           */
/* =========================================================  CTRL  ========================================================== */
#define PDM0_CTRL_RXDLY_Pos               (28UL)                    /*!< RXDLY (Bit 28)                                        */
#define PDM0_CTRL_RXDLY_Msk               (0x70000000UL)            /*!< RXDLY (Bitfield-Mask: 0x07)                           */
#define PDM0_CTRL_DMAEN_Pos               (19UL)                    /*!< DMAEN (Bit 19)                                        */
#define PDM0_CTRL_DMAEN_Msk               (0x80000UL)               /*!< DMAEN (Bitfield-Mask: 0x01)                           */
#define PDM0_CTRL_SAMPMODE_Pos            (18UL)                    /*!< SAMPMODE (Bit 18)                                     */
#define PDM0_CTRL_SAMPMODE_Msk            (0x40000UL)               /*!< SAMPMODE (Bitfield-Mask: 0x01)                        */
#define PDM0_CTRL_SCPOL_Pos               (17UL)                    /*!< SCPOL (Bit 17)                                        */
#define PDM0_CTRL_SCPOL_Msk               (0x20000UL)               /*!< SCPOL (Bitfield-Mask: 0x01)                           */
#define PDM0_CTRL_MSTEN_Pos               (16UL)                    /*!< MSTEN (Bit 16)                                        */
#define PDM0_CTRL_MSTEN_Msk               (0x10000UL)               /*!< MSTEN (Bitfield-Mask: 0x01)                           */
#define PDM0_CTRL_BAUD_Pos                (0UL)                     /*!< BAUD (Bit 0)                                          */
#define PDM0_CTRL_BAUD_Msk                (0xfffUL)                 /*!< BAUD (Bitfield-Mask: 0xfff)                           */
/* =========================================================  DFCR  ========================================================== */
#define PDM0_DFCR_SHIFT_Pos               (16UL)                    /*!< SHIFT (Bit 16)                                        */
#define PDM0_DFCR_SHIFT_Msk               (0xf0000UL)               /*!< SHIFT (Bitfield-Mask: 0x0f)                           */
#define PDM0_DFCR_SDSYNCEN_Pos            (14UL)                    /*!< SDSYNCEN (Bit 14)                                     */
#define PDM0_DFCR_SDSYNCEN_Msk            (0x4000UL)                /*!< SDSYNCEN (Bitfield-Mask: 0x01)                        */
#define PDM0_DFCR_DFDR_Pos                (13UL)                    /*!< DFDR (Bit 13)                                         */
#define PDM0_DFCR_DFDR_Msk                (0x2000UL)                /*!< DFDR (Bitfield-Mask: 0x01)                            */
#define PDM0_DFCR_DFBYPASS_Pos            (12UL)                    /*!< DFBYPASS (Bit 12)                                     */
#define PDM0_DFCR_DFBYPASS_Msk            (0x1000UL)                /*!< DFBYPASS (Bitfield-Mask: 0x01)                        */
#define PDM0_DFCR_DFSST_Pos               (9UL)                     /*!< DFSST (Bit 9)                                         */
#define PDM0_DFCR_DFSST_Msk               (0xe00UL)                 /*!< DFSST (Bitfield-Mask: 0x07)                           */
#define PDM0_DFCR_DFEN_Pos                (8UL)                     /*!< DFEN (Bit 8)                                          */
#define PDM0_DFCR_DFEN_Msk                (0x100UL)                 /*!< DFEN (Bitfield-Mask: 0x01)                            */
#define PDM0_DFCR_DOSR_Pos                (0UL)                     /*!< DOSR (Bit 0)                                          */
#define PDM0_DFCR_DOSR_Msk                (0xffUL)                  /*!< DOSR (Bitfield-Mask: 0xff)                            */
/* =========================================================  CFCR  ========================================================== */
#define PDM0_CFCR_COMPSEL_Pos             (10UL)                    /*!< COMPSEL (Bit 10)                                      */
#define PDM0_CFCR_COMPSEL_Msk             (0x400UL)                 /*!< COMPSEL (Bitfield-Mask: 0x01)                         */
#define PDM0_CFCR_CFBYPASS_Pos            (9UL)                     /*!< CFBYPASS (Bit 9)                                      */
#define PDM0_CFCR_CFBYPASS_Msk            (0x200UL)                 /*!< CFBYPASS (Bitfield-Mask: 0x01)                        */
#define PDM0_CFCR_CFSST_Pos               (6UL)                     /*!< CFSST (Bit 6)                                         */
#define PDM0_CFCR_CFSST_Msk               (0x1c0UL)                 /*!< CFSST (Bitfield-Mask: 0x07)                           */
#define PDM0_CFCR_CFEN_Pos                (5UL)                     /*!< CFEN (Bit 5)                                          */
#define PDM0_CFCR_CFEN_Msk                (0x20UL)                  /*!< CFEN (Bitfield-Mask: 0x01)                            */
#define PDM0_CFCR_COSR_Pos                (0UL)                     /*!< COSR (Bit 0)                                          */
#define PDM0_CFCR_COSR_Msk                (0x1fUL)                  /*!< COSR (Bitfield-Mask: 0x1f)                            */
/* =========================================================  FCSR  ========================================================== */
#define PDM0_FCSR_FIFORST_Pos             (18UL)                    /*!< FIFORST (Bit 18)                                      */
#define PDM0_FCSR_FIFORST_Msk             (0x40000UL)               /*!< FIFORST (Bitfield-Mask: 0x01)                         */
#define PDM0_FCSR_FIFOFULL_Pos            (17UL)                    /*!< FIFOFULL (Bit 17)                                     */
#define PDM0_FCSR_FIFOFULL_Msk            (0x20000UL)               /*!< FIFOFULL (Bitfield-Mask: 0x01)                        */
#define PDM0_FCSR_FIFOEMPTY_Pos           (16UL)                    /*!< FIFOEMPTY (Bit 16)                                    */
#define PDM0_FCSR_FIFOEMPTY_Msk           (0x10000UL)               /*!< FIFOEMPTY (Bitfield-Mask: 0x01)                       */
#define PDM0_FCSR_PDMFST_Pos              (8UL)                     /*!< PDMFST (Bit 8)                                        */
#define PDM0_FCSR_PDMFST_Msk              (0xf00UL)                 /*!< PDMFST (Bitfield-Mask: 0x0f)                          */
#define PDM0_FCSR_PDMFIL_Pos              (0UL)                     /*!< PDMFIL (Bit 0)                                        */
#define PDM0_FCSR_PDMFIL_Msk              (0x7UL)                   /*!< PDMFIL (Bitfield-Mask: 0x07)                          */
/* ==========================================================  IER  ========================================================== */
#define PDM0_IER_FIUIE_Pos                (7UL)                     /*!< FIUIE (Bit 7)                                         */
#define PDM0_IER_FIUIE_Msk                (0x80UL)                  /*!< FIUIE (Bitfield-Mask: 0x01)                           */
#define PDM0_IER_CTIE_Pos                 (6UL)                     /*!< CTIE (Bit 6)                                          */
#define PDM0_IER_CTIE_Msk                 (0x40UL)                  /*!< CTIE (Bitfield-Mask: 0x01)                            */
#define PDM0_IER_FFIE_Pos                 (5UL)                     /*!< FFIE (Bit 5)                                          */
#define PDM0_IER_FFIE_Msk                 (0x20UL)                  /*!< FFIE (Bitfield-Mask: 0x01)                            */
#define PDM0_IER_FIOIE_Pos                (4UL)                     /*!< FIOIE (Bit 4)                                         */
#define PDM0_IER_FIOIE_Msk                (0x10UL)                  /*!< FIOIE (Bitfield-Mask: 0x01)                           */
#define PDM0_IER_DOFIE_Pos                (3UL)                     /*!< DOFIE (Bit 3)                                         */
#define PDM0_IER_DOFIE_Msk                (0x8UL)                   /*!< DOFIE (Bitfield-Mask: 0x01)                           */
#define PDM0_IER_DFIE_Pos                 (2UL)                     /*!< DFIE (Bit 2)                                          */
#define PDM0_IER_DFIE_Msk                 (0x4UL)                   /*!< DFIE (Bitfield-Mask: 0x01)                            */
#define PDM0_IER_LLIE_Pos                 (1UL)                     /*!< LLIE (Bit 1)                                          */
#define PDM0_IER_LLIE_Msk                 (0x2UL)                   /*!< LLIE (Bitfield-Mask: 0x01)                            */
#define PDM0_IER_HLIE_Pos                 (0UL)                     /*!< HLIE (Bit 0)                                          */
#define PDM0_IER_HLIE_Msk                 (0x1UL)                   /*!< HLIE (Bitfield-Mask: 0x01)                            */
/* ==========================================================  ISR  ========================================================== */
#define PDM0_ISR_FIUINTR_Pos              (7UL)                     /*!< FIUINTR (Bit 7)                                       */
#define PDM0_ISR_FIUINTR_Msk              (0x80UL)                  /*!< FIUINTR (Bitfield-Mask: 0x01)                         */
#define PDM0_ISR_CTOINTR_Pos              (6UL)                     /*!< CTOINTR (Bit 6)                                       */
#define PDM0_ISR_CTOINTR_Msk              (0x40UL)                  /*!< CTOINTR (Bitfield-Mask: 0x01)                         */
#define PDM0_ISR_FIFINTR_Pos              (5UL)                     /*!< FIFINTR (Bit 5)                                       */
#define PDM0_ISR_FIFINTR_Msk              (0x20UL)                  /*!< FIFINTR (Bitfield-Mask: 0x01)                         */
#define PDM0_ISR_FIOINTR_Pos              (4UL)                     /*!< FIOINTR (Bit 4)                                       */
#define PDM0_ISR_FIOINTR_Msk              (0x10UL)                  /*!< FIOINTR (Bitfield-Mask: 0x01)                         */
#define PDM0_ISR_DOINTR_Pos               (3UL)                     /*!< DOINTR (Bit 3)                                        */
#define PDM0_ISR_DOINTR_Msk               (0x8UL)                   /*!< DOINTR (Bitfield-Mask: 0x01)                          */
#define PDM0_ISR_DFINTR_Pos               (2UL)                     /*!< DFINTR (Bit 2)                                        */
#define PDM0_ISR_DFINTR_Msk               (0x4UL)                   /*!< DFINTR (Bitfield-Mask: 0x01)                          */
#define PDM0_ISR_LLINTR_Pos               (1UL)                     /*!< LLINTR (Bit 1)                                        */
#define PDM0_ISR_LLINTR_Msk               (0x2UL)                   /*!< LLINTR (Bitfield-Mask: 0x01)                          */
#define PDM0_ISR_HLINTR_Pos               (0UL)                     /*!< HLINTR (Bit 0)                                        */
#define PDM0_ISR_HLINTR_Msk               (0x1UL)                   /*!< HLINTR (Bitfield-Mask: 0x01)                          */
/* =========================================================  DDAT  ========================================================== */
#define PDM0_DDAT_DDAT_Pos                (0UL)                     /*!< DDAT (Bit 0)                                          */
#define PDM0_DDAT_DDAT_Msk                (0xffffffUL)              /*!< DDAT (Bitfield-Mask: 0xffffff)                        */
/* =========================================================  CDAT  ========================================================== */
#define PDM0_CDAT_CDAT_Pos                (0UL)                     /*!< CDAT (Bit 0)                                          */
#define PDM0_CDAT_CDAT_Msk                (0xffffUL)                /*!< CDAT (Bitfield-Mask: 0xffff)                          */
/* =========================================================  FDAT  ========================================================== */
#define PDM0_FDAT_FDAT_Pos                (0UL)                     /*!< FDAT (Bit 0)                                          */
#define PDM0_FDAT_FDAT_Msk                (0xffffffUL)              /*!< FDAT (Bitfield-Mask: 0xffffff)                        */
/* =========================================================  CMPH  ========================================================== */
#define PDM0_CMPH_HLT_Pos                 (0UL)                     /*!< HLT (Bit 0)                                           */
#define PDM0_CMPH_HLT_Msk                 (0xffffUL)                /*!< HLT (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CMPL  ========================================================== */
#define PDM0_CMPL_LLT_Pos                 (0UL)                     /*!< LLT (Bit 0)                                           */
#define PDM0_CMPL_LLT_Msk                 (0xffffUL)                /*!< LLT (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CLKTO  ========================================================= */
#define PDM0_CLKTO_CLKTOT_Pos             (0UL)                     /*!< CLKTOT (Bit 0)                                        */
#define PDM0_CLKTO_CLKTOT_Msk             (0x3ffffUL)               /*!< CLKTOT (Bitfield-Mask: 0x3ffff)                       */
/* ========================================================  SDSYNC  ========================================================= */
#define PDM0_SDSYNC_WTSCLREN_Pos          (10UL)                    /*!< WTSCLREN (Bit 10)                                     */
#define PDM0_SDSYNC_WTSCLREN_Msk          (0x400UL)                 /*!< WTSCLREN (Bitfield-Mask: 0x01)                        */
#define PDM0_SDSYNC_FFSYNCCLREN_Pos       (9UL)                     /*!< FFSYNCCLREN (Bit 9)                                   */
#define PDM0_SDSYNC_FFSYNCCLREN_Msk       (0x200UL)                 /*!< FFSYNCCLREN (Bitfield-Mask: 0x01)                     */
#define PDM0_SDSYNC_WTSYNCLR_Pos          (8UL)                     /*!< WTSYNCLR (Bit 8)                                      */
#define PDM0_SDSYNC_WTSYNCLR_Msk          (0x100UL)                 /*!< WTSYNCLR (Bitfield-Mask: 0x01)                        */
#define PDM0_SDSYNC_WTSYNFLG_Pos          (7UL)                     /*!< WTSYNFLG (Bit 7)                                      */
#define PDM0_SDSYNC_WTSYNFLG_Msk          (0x80UL)                  /*!< WTSYNFLG (Bitfield-Mask: 0x01)                        */
#define PDM0_SDSYNC_WTSYNCEN_Pos          (6UL)                     /*!< WTSYNCEN (Bit 6)                                      */
#define PDM0_SDSYNC_WTSYNCEN_Msk          (0x40UL)                  /*!< WTSYNCEN (Bitfield-Mask: 0x01)                        */
#define PDM0_SDSYNC_SYNCSEL_Pos           (0UL)                     /*!< SYNCSEL (Bit 0)                                       */
#define PDM0_SDSYNC_SYNCSEL_Msk           (0x3fUL)                  /*!< SYNCSEL (Bitfield-Mask: 0x3f)                         */
/* =========================================================  IDAT  ========================================================== */
#define PDM0_IDAT_IDAT_Pos                (0UL)                     /*!< IDAT (Bit 0)                                          */
#define PDM0_IDAT_IDAT_Msk                (0xffffUL)                /*!< IDAT (Bitfield-Mask: 0xffff)                          */


/* =========================================================================================================================== */
/* ================                                           PDM1                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  ENABLE  ========================================================= */
#define PDM1_ENABLE_INMOD_Pos             (1UL)                     /*!< INMOD (Bit 1)                                         */
#define PDM1_ENABLE_INMOD_Msk             (0x2UL)                   /*!< INMOD (Bitfield-Mask: 0x01)                           */
#define PDM1_ENABLE_PDMEN_Pos             (0UL)                     /*!< PDMEN (Bit 0)                                         */
#define PDM1_ENABLE_PDMEN_Msk             (0x1UL)                   /*!< PDMEN (Bitfield-Mask: 0x01)                           */
/* =========================================================  CTRL  ========================================================== */
#define PDM1_CTRL_RXDLY_Pos               (28UL)                    /*!< RXDLY (Bit 28)                                        */
#define PDM1_CTRL_RXDLY_Msk               (0x70000000UL)            /*!< RXDLY (Bitfield-Mask: 0x07)                           */
#define PDM1_CTRL_DMAEN_Pos               (19UL)                    /*!< DMAEN (Bit 19)                                        */
#define PDM1_CTRL_DMAEN_Msk               (0x80000UL)               /*!< DMAEN (Bitfield-Mask: 0x01)                           */
#define PDM1_CTRL_SAMPMODE_Pos            (18UL)                    /*!< SAMPMODE (Bit 18)                                     */
#define PDM1_CTRL_SAMPMODE_Msk            (0x40000UL)               /*!< SAMPMODE (Bitfield-Mask: 0x01)                        */
#define PDM1_CTRL_SCPOL_Pos               (17UL)                    /*!< SCPOL (Bit 17)                                        */
#define PDM1_CTRL_SCPOL_Msk               (0x20000UL)               /*!< SCPOL (Bitfield-Mask: 0x01)                           */
#define PDM1_CTRL_MSTEN_Pos               (16UL)                    /*!< MSTEN (Bit 16)                                        */
#define PDM1_CTRL_MSTEN_Msk               (0x10000UL)               /*!< MSTEN (Bitfield-Mask: 0x01)                           */
#define PDM1_CTRL_BAUD_Pos                (0UL)                     /*!< BAUD (Bit 0)                                          */
#define PDM1_CTRL_BAUD_Msk                (0xfffUL)                 /*!< BAUD (Bitfield-Mask: 0xfff)                           */
/* =========================================================  DFCR  ========================================================== */
#define PDM1_DFCR_SHIFT_Pos               (16UL)                    /*!< SHIFT (Bit 16)                                        */
#define PDM1_DFCR_SHIFT_Msk               (0xf0000UL)               /*!< SHIFT (Bitfield-Mask: 0x0f)                           */
#define PDM1_DFCR_SDSYNCEN_Pos            (14UL)                    /*!< SDSYNCEN (Bit 14)                                     */
#define PDM1_DFCR_SDSYNCEN_Msk            (0x4000UL)                /*!< SDSYNCEN (Bitfield-Mask: 0x01)                        */
#define PDM1_DFCR_DFDR_Pos                (13UL)                    /*!< DFDR (Bit 13)                                         */
#define PDM1_DFCR_DFDR_Msk                (0x2000UL)                /*!< DFDR (Bitfield-Mask: 0x01)                            */
#define PDM1_DFCR_DFBYPASS_Pos            (12UL)                    /*!< DFBYPASS (Bit 12)                                     */
#define PDM1_DFCR_DFBYPASS_Msk            (0x1000UL)                /*!< DFBYPASS (Bitfield-Mask: 0x01)                        */
#define PDM1_DFCR_DFSST_Pos               (9UL)                     /*!< DFSST (Bit 9)                                         */
#define PDM1_DFCR_DFSST_Msk               (0xe00UL)                 /*!< DFSST (Bitfield-Mask: 0x07)                           */
#define PDM1_DFCR_DFEN_Pos                (8UL)                     /*!< DFEN (Bit 8)                                          */
#define PDM1_DFCR_DFEN_Msk                (0x100UL)                 /*!< DFEN (Bitfield-Mask: 0x01)                            */
#define PDM1_DFCR_DOSR_Pos                (0UL)                     /*!< DOSR (Bit 0)                                          */
#define PDM1_DFCR_DOSR_Msk                (0xffUL)                  /*!< DOSR (Bitfield-Mask: 0xff)                            */
/* =========================================================  CFCR  ========================================================== */
#define PDM1_CFCR_COMPSEL_Pos             (10UL)                    /*!< COMPSEL (Bit 10)                                      */
#define PDM1_CFCR_COMPSEL_Msk             (0x400UL)                 /*!< COMPSEL (Bitfield-Mask: 0x01)                         */
#define PDM1_CFCR_CFBYPASS_Pos            (9UL)                     /*!< CFBYPASS (Bit 9)                                      */
#define PDM1_CFCR_CFBYPASS_Msk            (0x200UL)                 /*!< CFBYPASS (Bitfield-Mask: 0x01)                        */
#define PDM1_CFCR_CFSST_Pos               (6UL)                     /*!< CFSST (Bit 6)                                         */
#define PDM1_CFCR_CFSST_Msk               (0x1c0UL)                 /*!< CFSST (Bitfield-Mask: 0x07)                           */
#define PDM1_CFCR_CFEN_Pos                (5UL)                     /*!< CFEN (Bit 5)                                          */
#define PDM1_CFCR_CFEN_Msk                (0x20UL)                  /*!< CFEN (Bitfield-Mask: 0x01)                            */
#define PDM1_CFCR_COSR_Pos                (0UL)                     /*!< COSR (Bit 0)                                          */
#define PDM1_CFCR_COSR_Msk                (0x1fUL)                  /*!< COSR (Bitfield-Mask: 0x1f)                            */
/* =========================================================  FCSR  ========================================================== */
#define PDM1_FCSR_FIFORST_Pos             (18UL)                    /*!< FIFORST (Bit 18)                                      */
#define PDM1_FCSR_FIFORST_Msk             (0x40000UL)               /*!< FIFORST (Bitfield-Mask: 0x01)                         */
#define PDM1_FCSR_FIFOFULL_Pos            (17UL)                    /*!< FIFOFULL (Bit 17)                                     */
#define PDM1_FCSR_FIFOFULL_Msk            (0x20000UL)               /*!< FIFOFULL (Bitfield-Mask: 0x01)                        */
#define PDM1_FCSR_FIFOEMPTY_Pos           (16UL)                    /*!< FIFOEMPTY (Bit 16)                                    */
#define PDM1_FCSR_FIFOEMPTY_Msk           (0x10000UL)               /*!< FIFOEMPTY (Bitfield-Mask: 0x01)                       */
#define PDM1_FCSR_PDMFST_Pos              (8UL)                     /*!< PDMFST (Bit 8)                                        */
#define PDM1_FCSR_PDMFST_Msk              (0xf00UL)                 /*!< PDMFST (Bitfield-Mask: 0x0f)                          */
#define PDM1_FCSR_PDMFIL_Pos              (0UL)                     /*!< PDMFIL (Bit 0)                                        */
#define PDM1_FCSR_PDMFIL_Msk              (0x7UL)                   /*!< PDMFIL (Bitfield-Mask: 0x07)                          */
/* ==========================================================  IER  ========================================================== */
#define PDM1_IER_FIUIE_Pos                (7UL)                     /*!< FIUIE (Bit 7)                                         */
#define PDM1_IER_FIUIE_Msk                (0x80UL)                  /*!< FIUIE (Bitfield-Mask: 0x01)                           */
#define PDM1_IER_CTIE_Pos                 (6UL)                     /*!< CTIE (Bit 6)                                          */
#define PDM1_IER_CTIE_Msk                 (0x40UL)                  /*!< CTIE (Bitfield-Mask: 0x01)                            */
#define PDM1_IER_FFIE_Pos                 (5UL)                     /*!< FFIE (Bit 5)                                          */
#define PDM1_IER_FFIE_Msk                 (0x20UL)                  /*!< FFIE (Bitfield-Mask: 0x01)                            */
#define PDM1_IER_FIOIE_Pos                (4UL)                     /*!< FIOIE (Bit 4)                                         */
#define PDM1_IER_FIOIE_Msk                (0x10UL)                  /*!< FIOIE (Bitfield-Mask: 0x01)                           */
#define PDM1_IER_DOFIE_Pos                (3UL)                     /*!< DOFIE (Bit 3)                                         */
#define PDM1_IER_DOFIE_Msk                (0x8UL)                   /*!< DOFIE (Bitfield-Mask: 0x01)                           */
#define PDM1_IER_DFIE_Pos                 (2UL)                     /*!< DFIE (Bit 2)                                          */
#define PDM1_IER_DFIE_Msk                 (0x4UL)                   /*!< DFIE (Bitfield-Mask: 0x01)                            */
#define PDM1_IER_LLIE_Pos                 (1UL)                     /*!< LLIE (Bit 1)                                          */
#define PDM1_IER_LLIE_Msk                 (0x2UL)                   /*!< LLIE (Bitfield-Mask: 0x01)                            */
#define PDM1_IER_HLIE_Pos                 (0UL)                     /*!< HLIE (Bit 0)                                          */
#define PDM1_IER_HLIE_Msk                 (0x1UL)                   /*!< HLIE (Bitfield-Mask: 0x01)                            */
/* ==========================================================  ISR  ========================================================== */
#define PDM1_ISR_FIUINTR_Pos              (7UL)                     /*!< FIUINTR (Bit 7)                                       */
#define PDM1_ISR_FIUINTR_Msk              (0x80UL)                  /*!< FIUINTR (Bitfield-Mask: 0x01)                         */
#define PDM1_ISR_CTOINTR_Pos              (6UL)                     /*!< CTOINTR (Bit 6)                                       */
#define PDM1_ISR_CTOINTR_Msk              (0x40UL)                  /*!< CTOINTR (Bitfield-Mask: 0x01)                         */
#define PDM1_ISR_FIFINTR_Pos              (5UL)                     /*!< FIFINTR (Bit 5)                                       */
#define PDM1_ISR_FIFINTR_Msk              (0x20UL)                  /*!< FIFINTR (Bitfield-Mask: 0x01)                         */
#define PDM1_ISR_FIOINTR_Pos              (4UL)                     /*!< FIOINTR (Bit 4)                                       */
#define PDM1_ISR_FIOINTR_Msk              (0x10UL)                  /*!< FIOINTR (Bitfield-Mask: 0x01)                         */
#define PDM1_ISR_DOINTR_Pos               (3UL)                     /*!< DOINTR (Bit 3)                                        */
#define PDM1_ISR_DOINTR_Msk               (0x8UL)                   /*!< DOINTR (Bitfield-Mask: 0x01)                          */
#define PDM1_ISR_DFINTR_Pos               (2UL)                     /*!< DFINTR (Bit 2)                                        */
#define PDM1_ISR_DFINTR_Msk               (0x4UL)                   /*!< DFINTR (Bitfield-Mask: 0x01)                          */
#define PDM1_ISR_LLINTR_Pos               (1UL)                     /*!< LLINTR (Bit 1)                                        */
#define PDM1_ISR_LLINTR_Msk               (0x2UL)                   /*!< LLINTR (Bitfield-Mask: 0x01)                          */
#define PDM1_ISR_HLINTR_Pos               (0UL)                     /*!< HLINTR (Bit 0)                                        */
#define PDM1_ISR_HLINTR_Msk               (0x1UL)                   /*!< HLINTR (Bitfield-Mask: 0x01)                          */
/* =========================================================  DDAT  ========================================================== */
#define PDM1_DDAT_DDAT_Pos                (0UL)                     /*!< DDAT (Bit 0)                                          */
#define PDM1_DDAT_DDAT_Msk                (0xffffffUL)              /*!< DDAT (Bitfield-Mask: 0xffffff)                        */
/* =========================================================  CDAT  ========================================================== */
#define PDM1_CDAT_CDAT_Pos                (0UL)                     /*!< CDAT (Bit 0)                                          */
#define PDM1_CDAT_CDAT_Msk                (0xffffUL)                /*!< CDAT (Bitfield-Mask: 0xffff)                          */
/* =========================================================  FDAT  ========================================================== */
#define PDM1_FDAT_FDAT_Pos                (0UL)                     /*!< FDAT (Bit 0)                                          */
#define PDM1_FDAT_FDAT_Msk                (0xffffffUL)              /*!< FDAT (Bitfield-Mask: 0xffffff)                        */
/* =========================================================  CMPH  ========================================================== */
#define PDM1_CMPH_HLT_Pos                 (0UL)                     /*!< HLT (Bit 0)                                           */
#define PDM1_CMPH_HLT_Msk                 (0xffffUL)                /*!< HLT (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CMPL  ========================================================== */
#define PDM1_CMPL_LLT_Pos                 (0UL)                     /*!< LLT (Bit 0)                                           */
#define PDM1_CMPL_LLT_Msk                 (0xffffUL)                /*!< LLT (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CLKTO  ========================================================= */
#define PDM1_CLKTO_CLKTOT_Pos             (0UL)                     /*!< CLKTOT (Bit 0)                                        */
#define PDM1_CLKTO_CLKTOT_Msk             (0x3ffffUL)               /*!< CLKTOT (Bitfield-Mask: 0x3ffff)                       */
/* ========================================================  SDSYNC  ========================================================= */
#define PDM1_SDSYNC_WTSCLREN_Pos          (10UL)                    /*!< WTSCLREN (Bit 10)                                     */
#define PDM1_SDSYNC_WTSCLREN_Msk          (0x400UL)                 /*!< WTSCLREN (Bitfield-Mask: 0x01)                        */
#define PDM1_SDSYNC_FFSYNCCLREN_Pos       (9UL)                     /*!< FFSYNCCLREN (Bit 9)                                   */
#define PDM1_SDSYNC_FFSYNCCLREN_Msk       (0x200UL)                 /*!< FFSYNCCLREN (Bitfield-Mask: 0x01)                     */
#define PDM1_SDSYNC_WTSYNCLR_Pos          (8UL)                     /*!< WTSYNCLR (Bit 8)                                      */
#define PDM1_SDSYNC_WTSYNCLR_Msk          (0x100UL)                 /*!< WTSYNCLR (Bitfield-Mask: 0x01)                        */
#define PDM1_SDSYNC_WTSYNFLG_Pos          (7UL)                     /*!< WTSYNFLG (Bit 7)                                      */
#define PDM1_SDSYNC_WTSYNFLG_Msk          (0x80UL)                  /*!< WTSYNFLG (Bitfield-Mask: 0x01)                        */
#define PDM1_SDSYNC_WTSYNCEN_Pos          (6UL)                     /*!< WTSYNCEN (Bit 6)                                      */
#define PDM1_SDSYNC_WTSYNCEN_Msk          (0x40UL)                  /*!< WTSYNCEN (Bitfield-Mask: 0x01)                        */
#define PDM1_SDSYNC_SYNCSEL_Pos           (0UL)                     /*!< SYNCSEL (Bit 0)                                       */
#define PDM1_SDSYNC_SYNCSEL_Msk           (0x3fUL)                  /*!< SYNCSEL (Bitfield-Mask: 0x3f)                         */
/* =========================================================  IDAT  ========================================================== */
#define PDM1_IDAT_IDAT_Pos                (0UL)                     /*!< IDAT (Bit 0)                                          */
#define PDM1_IDAT_IDAT_Msk                (0xffffUL)                /*!< IDAT (Bitfield-Mask: 0xffff)                          */


/* =========================================================================================================================== */
/* ================                                           PDM2                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  ENABLE  ========================================================= */
#define PDM2_ENABLE_INMOD_Pos             (1UL)                     /*!< INMOD (Bit 1)                                         */
#define PDM2_ENABLE_INMOD_Msk             (0x2UL)                   /*!< INMOD (Bitfield-Mask: 0x01)                           */
#define PDM2_ENABLE_PDMEN_Pos             (0UL)                     /*!< PDMEN (Bit 0)                                         */
#define PDM2_ENABLE_PDMEN_Msk             (0x1UL)                   /*!< PDMEN (Bitfield-Mask: 0x01)                           */
/* =========================================================  CTRL  ========================================================== */
#define PDM2_CTRL_RXDLY_Pos               (28UL)                    /*!< RXDLY (Bit 28)                                        */
#define PDM2_CTRL_RXDLY_Msk               (0x70000000UL)            /*!< RXDLY (Bitfield-Mask: 0x07)                           */
#define PDM2_CTRL_DMAEN_Pos               (19UL)                    /*!< DMAEN (Bit 19)                                        */
#define PDM2_CTRL_DMAEN_Msk               (0x80000UL)               /*!< DMAEN (Bitfield-Mask: 0x01)                           */
#define PDM2_CTRL_SAMPMODE_Pos            (18UL)                    /*!< SAMPMODE (Bit 18)                                     */
#define PDM2_CTRL_SAMPMODE_Msk            (0x40000UL)               /*!< SAMPMODE (Bitfield-Mask: 0x01)                        */
#define PDM2_CTRL_SCPOL_Pos               (17UL)                    /*!< SCPOL (Bit 17)                                        */
#define PDM2_CTRL_SCPOL_Msk               (0x20000UL)               /*!< SCPOL (Bitfield-Mask: 0x01)                           */
#define PDM2_CTRL_MSTEN_Pos               (16UL)                    /*!< MSTEN (Bit 16)                                        */
#define PDM2_CTRL_MSTEN_Msk               (0x10000UL)               /*!< MSTEN (Bitfield-Mask: 0x01)                           */
#define PDM2_CTRL_BAUD_Pos                (0UL)                     /*!< BAUD (Bit 0)                                          */
#define PDM2_CTRL_BAUD_Msk                (0xfffUL)                 /*!< BAUD (Bitfield-Mask: 0xfff)                           */
/* =========================================================  DFCR  ========================================================== */
#define PDM2_DFCR_SHIFT_Pos               (16UL)                    /*!< SHIFT (Bit 16)                                        */
#define PDM2_DFCR_SHIFT_Msk               (0xf0000UL)               /*!< SHIFT (Bitfield-Mask: 0x0f)                           */
#define PDM2_DFCR_SDSYNCEN_Pos            (14UL)                    /*!< SDSYNCEN (Bit 14)                                     */
#define PDM2_DFCR_SDSYNCEN_Msk            (0x4000UL)                /*!< SDSYNCEN (Bitfield-Mask: 0x01)                        */
#define PDM2_DFCR_DFDR_Pos                (13UL)                    /*!< DFDR (Bit 13)                                         */
#define PDM2_DFCR_DFDR_Msk                (0x2000UL)                /*!< DFDR (Bitfield-Mask: 0x01)                            */
#define PDM2_DFCR_DFBYPASS_Pos            (12UL)                    /*!< DFBYPASS (Bit 12)                                     */
#define PDM2_DFCR_DFBYPASS_Msk            (0x1000UL)                /*!< DFBYPASS (Bitfield-Mask: 0x01)                        */
#define PDM2_DFCR_DFSST_Pos               (9UL)                     /*!< DFSST (Bit 9)                                         */
#define PDM2_DFCR_DFSST_Msk               (0xe00UL)                 /*!< DFSST (Bitfield-Mask: 0x07)                           */
#define PDM2_DFCR_DFEN_Pos                (8UL)                     /*!< DFEN (Bit 8)                                          */
#define PDM2_DFCR_DFEN_Msk                (0x100UL)                 /*!< DFEN (Bitfield-Mask: 0x01)                            */
#define PDM2_DFCR_DOSR_Pos                (0UL)                     /*!< DOSR (Bit 0)                                          */
#define PDM2_DFCR_DOSR_Msk                (0xffUL)                  /*!< DOSR (Bitfield-Mask: 0xff)                            */
/* =========================================================  CFCR  ========================================================== */
#define PDM2_CFCR_COMPSEL_Pos             (10UL)                    /*!< COMPSEL (Bit 10)                                      */
#define PDM2_CFCR_COMPSEL_Msk             (0x400UL)                 /*!< COMPSEL (Bitfield-Mask: 0x01)                         */
#define PDM2_CFCR_CFBYPASS_Pos            (9UL)                     /*!< CFBYPASS (Bit 9)                                      */
#define PDM2_CFCR_CFBYPASS_Msk            (0x200UL)                 /*!< CFBYPASS (Bitfield-Mask: 0x01)                        */
#define PDM2_CFCR_CFSST_Pos               (6UL)                     /*!< CFSST (Bit 6)                                         */
#define PDM2_CFCR_CFSST_Msk               (0x1c0UL)                 /*!< CFSST (Bitfield-Mask: 0x07)                           */
#define PDM2_CFCR_CFEN_Pos                (5UL)                     /*!< CFEN (Bit 5)                                          */
#define PDM2_CFCR_CFEN_Msk                (0x20UL)                  /*!< CFEN (Bitfield-Mask: 0x01)                            */
#define PDM2_CFCR_COSR_Pos                (0UL)                     /*!< COSR (Bit 0)                                          */
#define PDM2_CFCR_COSR_Msk                (0x1fUL)                  /*!< COSR (Bitfield-Mask: 0x1f)                            */
/* =========================================================  FCSR  ========================================================== */
#define PDM2_FCSR_FIFORST_Pos             (18UL)                    /*!< FIFORST (Bit 18)                                      */
#define PDM2_FCSR_FIFORST_Msk             (0x40000UL)               /*!< FIFORST (Bitfield-Mask: 0x01)                         */
#define PDM2_FCSR_FIFOFULL_Pos            (17UL)                    /*!< FIFOFULL (Bit 17)                                     */
#define PDM2_FCSR_FIFOFULL_Msk            (0x20000UL)               /*!< FIFOFULL (Bitfield-Mask: 0x01)                        */
#define PDM2_FCSR_FIFOEMPTY_Pos           (16UL)                    /*!< FIFOEMPTY (Bit 16)                                    */
#define PDM2_FCSR_FIFOEMPTY_Msk           (0x10000UL)               /*!< FIFOEMPTY (Bitfield-Mask: 0x01)                       */
#define PDM2_FCSR_PDMFST_Pos              (8UL)                     /*!< PDMFST (Bit 8)                                        */
#define PDM2_FCSR_PDMFST_Msk              (0xf00UL)                 /*!< PDMFST (Bitfield-Mask: 0x0f)                          */
#define PDM2_FCSR_PDMFIL_Pos              (0UL)                     /*!< PDMFIL (Bit 0)                                        */
#define PDM2_FCSR_PDMFIL_Msk              (0x7UL)                   /*!< PDMFIL (Bitfield-Mask: 0x07)                          */
/* ==========================================================  IER  ========================================================== */
#define PDM2_IER_FIUIE_Pos                (7UL)                     /*!< FIUIE (Bit 7)                                         */
#define PDM2_IER_FIUIE_Msk                (0x80UL)                  /*!< FIUIE (Bitfield-Mask: 0x01)                           */
#define PDM2_IER_CTIE_Pos                 (6UL)                     /*!< CTIE (Bit 6)                                          */
#define PDM2_IER_CTIE_Msk                 (0x40UL)                  /*!< CTIE (Bitfield-Mask: 0x01)                            */
#define PDM2_IER_FFIE_Pos                 (5UL)                     /*!< FFIE (Bit 5)                                          */
#define PDM2_IER_FFIE_Msk                 (0x20UL)                  /*!< FFIE (Bitfield-Mask: 0x01)                            */
#define PDM2_IER_FIOIE_Pos                (4UL)                     /*!< FIOIE (Bit 4)                                         */
#define PDM2_IER_FIOIE_Msk                (0x10UL)                  /*!< FIOIE (Bitfield-Mask: 0x01)                           */
#define PDM2_IER_DOFIE_Pos                (3UL)                     /*!< DOFIE (Bit 3)                                         */
#define PDM2_IER_DOFIE_Msk                (0x8UL)                   /*!< DOFIE (Bitfield-Mask: 0x01)                           */
#define PDM2_IER_DFIE_Pos                 (2UL)                     /*!< DFIE (Bit 2)                                          */
#define PDM2_IER_DFIE_Msk                 (0x4UL)                   /*!< DFIE (Bitfield-Mask: 0x01)                            */
#define PDM2_IER_LLIE_Pos                 (1UL)                     /*!< LLIE (Bit 1)                                          */
#define PDM2_IER_LLIE_Msk                 (0x2UL)                   /*!< LLIE (Bitfield-Mask: 0x01)                            */
#define PDM2_IER_HLIE_Pos                 (0UL)                     /*!< HLIE (Bit 0)                                          */
#define PDM2_IER_HLIE_Msk                 (0x1UL)                   /*!< HLIE (Bitfield-Mask: 0x01)                            */
/* ==========================================================  ISR  ========================================================== */
#define PDM2_ISR_FIUINTR_Pos              (7UL)                     /*!< FIUINTR (Bit 7)                                       */
#define PDM2_ISR_FIUINTR_Msk              (0x80UL)                  /*!< FIUINTR (Bitfield-Mask: 0x01)                         */
#define PDM2_ISR_CTOINTR_Pos              (6UL)                     /*!< CTOINTR (Bit 6)                                       */
#define PDM2_ISR_CTOINTR_Msk              (0x40UL)                  /*!< CTOINTR (Bitfield-Mask: 0x01)                         */
#define PDM2_ISR_FIFINTR_Pos              (5UL)                     /*!< FIFINTR (Bit 5)                                       */
#define PDM2_ISR_FIFINTR_Msk              (0x20UL)                  /*!< FIFINTR (Bitfield-Mask: 0x01)                         */
#define PDM2_ISR_FIOINTR_Pos              (4UL)                     /*!< FIOINTR (Bit 4)                                       */
#define PDM2_ISR_FIOINTR_Msk              (0x10UL)                  /*!< FIOINTR (Bitfield-Mask: 0x01)                         */
#define PDM2_ISR_DOINTR_Pos               (3UL)                     /*!< DOINTR (Bit 3)                                        */
#define PDM2_ISR_DOINTR_Msk               (0x8UL)                   /*!< DOINTR (Bitfield-Mask: 0x01)                          */
#define PDM2_ISR_DFINTR_Pos               (2UL)                     /*!< DFINTR (Bit 2)                                        */
#define PDM2_ISR_DFINTR_Msk               (0x4UL)                   /*!< DFINTR (Bitfield-Mask: 0x01)                          */
#define PDM2_ISR_LLINTR_Pos               (1UL)                     /*!< LLINTR (Bit 1)                                        */
#define PDM2_ISR_LLINTR_Msk               (0x2UL)                   /*!< LLINTR (Bitfield-Mask: 0x01)                          */
#define PDM2_ISR_HLINTR_Pos               (0UL)                     /*!< HLINTR (Bit 0)                                        */
#define PDM2_ISR_HLINTR_Msk               (0x1UL)                   /*!< HLINTR (Bitfield-Mask: 0x01)                          */
/* =========================================================  DDAT  ========================================================== */
#define PDM2_DDAT_DDAT_Pos                (0UL)                     /*!< DDAT (Bit 0)                                          */
#define PDM2_DDAT_DDAT_Msk                (0xffffffUL)              /*!< DDAT (Bitfield-Mask: 0xffffff)                        */
/* =========================================================  CDAT  ========================================================== */
#define PDM2_CDAT_CDAT_Pos                (0UL)                     /*!< CDAT (Bit 0)                                          */
#define PDM2_CDAT_CDAT_Msk                (0xffffUL)                /*!< CDAT (Bitfield-Mask: 0xffff)                          */
/* =========================================================  FDAT  ========================================================== */
#define PDM2_FDAT_FDAT_Pos                (0UL)                     /*!< FDAT (Bit 0)                                          */
#define PDM2_FDAT_FDAT_Msk                (0xffffffUL)              /*!< FDAT (Bitfield-Mask: 0xffffff)                        */
/* =========================================================  CMPH  ========================================================== */
#define PDM2_CMPH_HLT_Pos                 (0UL)                     /*!< HLT (Bit 0)                                           */
#define PDM2_CMPH_HLT_Msk                 (0xffffUL)                /*!< HLT (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CMPL  ========================================================== */
#define PDM2_CMPL_LLT_Pos                 (0UL)                     /*!< LLT (Bit 0)                                           */
#define PDM2_CMPL_LLT_Msk                 (0xffffUL)                /*!< LLT (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CLKTO  ========================================================= */
#define PDM2_CLKTO_CLKTOT_Pos             (0UL)                     /*!< CLKTOT (Bit 0)                                        */
#define PDM2_CLKTO_CLKTOT_Msk             (0x3ffffUL)               /*!< CLKTOT (Bitfield-Mask: 0x3ffff)                       */
/* ========================================================  SDSYNC  ========================================================= */
#define PDM2_SDSYNC_WTSCLREN_Pos          (10UL)                    /*!< WTSCLREN (Bit 10)                                     */
#define PDM2_SDSYNC_WTSCLREN_Msk          (0x400UL)                 /*!< WTSCLREN (Bitfield-Mask: 0x01)                        */
#define PDM2_SDSYNC_FFSYNCCLREN_Pos       (9UL)                     /*!< FFSYNCCLREN (Bit 9)                                   */
#define PDM2_SDSYNC_FFSYNCCLREN_Msk       (0x200UL)                 /*!< FFSYNCCLREN (Bitfield-Mask: 0x01)                     */
#define PDM2_SDSYNC_WTSYNCLR_Pos          (8UL)                     /*!< WTSYNCLR (Bit 8)                                      */
#define PDM2_SDSYNC_WTSYNCLR_Msk          (0x100UL)                 /*!< WTSYNCLR (Bitfield-Mask: 0x01)                        */
#define PDM2_SDSYNC_WTSYNFLG_Pos          (7UL)                     /*!< WTSYNFLG (Bit 7)                                      */
#define PDM2_SDSYNC_WTSYNFLG_Msk          (0x80UL)                  /*!< WTSYNFLG (Bitfield-Mask: 0x01)                        */
#define PDM2_SDSYNC_WTSYNCEN_Pos          (6UL)                     /*!< WTSYNCEN (Bit 6)                                      */
#define PDM2_SDSYNC_WTSYNCEN_Msk          (0x40UL)                  /*!< WTSYNCEN (Bitfield-Mask: 0x01)                        */
#define PDM2_SDSYNC_SYNCSEL_Pos           (0UL)                     /*!< SYNCSEL (Bit 0)                                       */
#define PDM2_SDSYNC_SYNCSEL_Msk           (0x3fUL)                  /*!< SYNCSEL (Bitfield-Mask: 0x3f)                         */
/* =========================================================  IDAT  ========================================================== */
#define PDM2_IDAT_IDAT_Pos                (0UL)                     /*!< IDAT (Bit 0)                                          */
#define PDM2_IDAT_IDAT_Msk                (0xffffUL)                /*!< IDAT (Bitfield-Mask: 0xffff)                          */


/* =========================================================================================================================== */
/* ================                                           PDM3                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  ENABLE  ========================================================= */
#define PDM3_ENABLE_INMOD_Pos             (1UL)                     /*!< INMOD (Bit 1)                                         */
#define PDM3_ENABLE_INMOD_Msk             (0x2UL)                   /*!< INMOD (Bitfield-Mask: 0x01)                           */
#define PDM3_ENABLE_PDMEN_Pos             (0UL)                     /*!< PDMEN (Bit 0)                                         */
#define PDM3_ENABLE_PDMEN_Msk             (0x1UL)                   /*!< PDMEN (Bitfield-Mask: 0x01)                           */
/* =========================================================  CTRL  ========================================================== */
#define PDM3_CTRL_RXDLY_Pos               (28UL)                    /*!< RXDLY (Bit 28)                                        */
#define PDM3_CTRL_RXDLY_Msk               (0x70000000UL)            /*!< RXDLY (Bitfield-Mask: 0x07)                           */
#define PDM3_CTRL_DMAEN_Pos               (19UL)                    /*!< DMAEN (Bit 19)                                        */
#define PDM3_CTRL_DMAEN_Msk               (0x80000UL)               /*!< DMAEN (Bitfield-Mask: 0x01)                           */
#define PDM3_CTRL_SAMPMODE_Pos            (18UL)                    /*!< SAMPMODE (Bit 18)                                     */
#define PDM3_CTRL_SAMPMODE_Msk            (0x40000UL)               /*!< SAMPMODE (Bitfield-Mask: 0x01)                        */
#define PDM3_CTRL_SCPOL_Pos               (17UL)                    /*!< SCPOL (Bit 17)                                        */
#define PDM3_CTRL_SCPOL_Msk               (0x20000UL)               /*!< SCPOL (Bitfield-Mask: 0x01)                           */
#define PDM3_CTRL_MSTEN_Pos               (16UL)                    /*!< MSTEN (Bit 16)                                        */
#define PDM3_CTRL_MSTEN_Msk               (0x10000UL)               /*!< MSTEN (Bitfield-Mask: 0x01)                           */
#define PDM3_CTRL_BAUD_Pos                (0UL)                     /*!< BAUD (Bit 0)                                          */
#define PDM3_CTRL_BAUD_Msk                (0xfffUL)                 /*!< BAUD (Bitfield-Mask: 0xfff)                           */
/* =========================================================  DFCR  ========================================================== */
#define PDM3_DFCR_SHIFT_Pos               (16UL)                    /*!< SHIFT (Bit 16)                                        */
#define PDM3_DFCR_SHIFT_Msk               (0xf0000UL)               /*!< SHIFT (Bitfield-Mask: 0x0f)                           */
#define PDM3_DFCR_SDSYNCEN_Pos            (14UL)                    /*!< SDSYNCEN (Bit 14)                                     */
#define PDM3_DFCR_SDSYNCEN_Msk            (0x4000UL)                /*!< SDSYNCEN (Bitfield-Mask: 0x01)                        */
#define PDM3_DFCR_DFDR_Pos                (13UL)                    /*!< DFDR (Bit 13)                                         */
#define PDM3_DFCR_DFDR_Msk                (0x2000UL)                /*!< DFDR (Bitfield-Mask: 0x01)                            */
#define PDM3_DFCR_DFBYPASS_Pos            (12UL)                    /*!< DFBYPASS (Bit 12)                                     */
#define PDM3_DFCR_DFBYPASS_Msk            (0x1000UL)                /*!< DFBYPASS (Bitfield-Mask: 0x01)                        */
#define PDM3_DFCR_DFSST_Pos               (9UL)                     /*!< DFSST (Bit 9)                                         */
#define PDM3_DFCR_DFSST_Msk               (0xe00UL)                 /*!< DFSST (Bitfield-Mask: 0x07)                           */
#define PDM3_DFCR_DFEN_Pos                (8UL)                     /*!< DFEN (Bit 8)                                          */
#define PDM3_DFCR_DFEN_Msk                (0x100UL)                 /*!< DFEN (Bitfield-Mask: 0x01)                            */
#define PDM3_DFCR_DOSR_Pos                (0UL)                     /*!< DOSR (Bit 0)                                          */
#define PDM3_DFCR_DOSR_Msk                (0xffUL)                  /*!< DOSR (Bitfield-Mask: 0xff)                            */
/* =========================================================  CFCR  ========================================================== */
#define PDM3_CFCR_COMPSEL_Pos             (10UL)                    /*!< COMPSEL (Bit 10)                                      */
#define PDM3_CFCR_COMPSEL_Msk             (0x400UL)                 /*!< COMPSEL (Bitfield-Mask: 0x01)                         */
#define PDM3_CFCR_CFBYPASS_Pos            (9UL)                     /*!< CFBYPASS (Bit 9)                                      */
#define PDM3_CFCR_CFBYPASS_Msk            (0x200UL)                 /*!< CFBYPASS (Bitfield-Mask: 0x01)                        */
#define PDM3_CFCR_CFSST_Pos               (6UL)                     /*!< CFSST (Bit 6)                                         */
#define PDM3_CFCR_CFSST_Msk               (0x1c0UL)                 /*!< CFSST (Bitfield-Mask: 0x07)                           */
#define PDM3_CFCR_CFEN_Pos                (5UL)                     /*!< CFEN (Bit 5)                                          */
#define PDM3_CFCR_CFEN_Msk                (0x20UL)                  /*!< CFEN (Bitfield-Mask: 0x01)                            */
#define PDM3_CFCR_COSR_Pos                (0UL)                     /*!< COSR (Bit 0)                                          */
#define PDM3_CFCR_COSR_Msk                (0x1fUL)                  /*!< COSR (Bitfield-Mask: 0x1f)                            */
/* =========================================================  FCSR  ========================================================== */
#define PDM3_FCSR_FIFORST_Pos             (18UL)                    /*!< FIFORST (Bit 18)                                      */
#define PDM3_FCSR_FIFORST_Msk             (0x40000UL)               /*!< FIFORST (Bitfield-Mask: 0x01)                         */
#define PDM3_FCSR_FIFOFULL_Pos            (17UL)                    /*!< FIFOFULL (Bit 17)                                     */
#define PDM3_FCSR_FIFOFULL_Msk            (0x20000UL)               /*!< FIFOFULL (Bitfield-Mask: 0x01)                        */
#define PDM3_FCSR_FIFOEMPTY_Pos           (16UL)                    /*!< FIFOEMPTY (Bit 16)                                    */
#define PDM3_FCSR_FIFOEMPTY_Msk           (0x10000UL)               /*!< FIFOEMPTY (Bitfield-Mask: 0x01)                       */
#define PDM3_FCSR_PDMFST_Pos              (8UL)                     /*!< PDMFST (Bit 8)                                        */
#define PDM3_FCSR_PDMFST_Msk              (0xf00UL)                 /*!< PDMFST (Bitfield-Mask: 0x0f)                          */
#define PDM3_FCSR_PDMFIL_Pos              (0UL)                     /*!< PDMFIL (Bit 0)                                        */
#define PDM3_FCSR_PDMFIL_Msk              (0x7UL)                   /*!< PDMFIL (Bitfield-Mask: 0x07)                          */
/* ==========================================================  IER  ========================================================== */
#define PDM3_IER_FIUIE_Pos                (7UL)                     /*!< FIUIE (Bit 7)                                         */
#define PDM3_IER_FIUIE_Msk                (0x80UL)                  /*!< FIUIE (Bitfield-Mask: 0x01)                           */
#define PDM3_IER_CTIE_Pos                 (6UL)                     /*!< CTIE (Bit 6)                                          */
#define PDM3_IER_CTIE_Msk                 (0x40UL)                  /*!< CTIE (Bitfield-Mask: 0x01)                            */
#define PDM3_IER_FFIE_Pos                 (5UL)                     /*!< FFIE (Bit 5)                                          */
#define PDM3_IER_FFIE_Msk                 (0x20UL)                  /*!< FFIE (Bitfield-Mask: 0x01)                            */
#define PDM3_IER_FIOIE_Pos                (4UL)                     /*!< FIOIE (Bit 4)                                         */
#define PDM3_IER_FIOIE_Msk                (0x10UL)                  /*!< FIOIE (Bitfield-Mask: 0x01)                           */
#define PDM3_IER_DOFIE_Pos                (3UL)                     /*!< DOFIE (Bit 3)                                         */
#define PDM3_IER_DOFIE_Msk                (0x8UL)                   /*!< DOFIE (Bitfield-Mask: 0x01)                           */
#define PDM3_IER_DFIE_Pos                 (2UL)                     /*!< DFIE (Bit 2)                                          */
#define PDM3_IER_DFIE_Msk                 (0x4UL)                   /*!< DFIE (Bitfield-Mask: 0x01)                            */
#define PDM3_IER_LLIE_Pos                 (1UL)                     /*!< LLIE (Bit 1)                                          */
#define PDM3_IER_LLIE_Msk                 (0x2UL)                   /*!< LLIE (Bitfield-Mask: 0x01)                            */
#define PDM3_IER_HLIE_Pos                 (0UL)                     /*!< HLIE (Bit 0)                                          */
#define PDM3_IER_HLIE_Msk                 (0x1UL)                   /*!< HLIE (Bitfield-Mask: 0x01)                            */
/* ==========================================================  ISR  ========================================================== */
#define PDM3_ISR_FIUINTR_Pos              (7UL)                     /*!< FIUINTR (Bit 7)                                       */
#define PDM3_ISR_FIUINTR_Msk              (0x80UL)                  /*!< FIUINTR (Bitfield-Mask: 0x01)                         */
#define PDM3_ISR_CTOINTR_Pos              (6UL)                     /*!< CTOINTR (Bit 6)                                       */
#define PDM3_ISR_CTOINTR_Msk              (0x40UL)                  /*!< CTOINTR (Bitfield-Mask: 0x01)                         */
#define PDM3_ISR_FIFINTR_Pos              (5UL)                     /*!< FIFINTR (Bit 5)                                       */
#define PDM3_ISR_FIFINTR_Msk              (0x20UL)                  /*!< FIFINTR (Bitfield-Mask: 0x01)                         */
#define PDM3_ISR_FIOINTR_Pos              (4UL)                     /*!< FIOINTR (Bit 4)                                       */
#define PDM3_ISR_FIOINTR_Msk              (0x10UL)                  /*!< FIOINTR (Bitfield-Mask: 0x01)                         */
#define PDM3_ISR_DOINTR_Pos               (3UL)                     /*!< DOINTR (Bit 3)                                        */
#define PDM3_ISR_DOINTR_Msk               (0x8UL)                   /*!< DOINTR (Bitfield-Mask: 0x01)                          */
#define PDM3_ISR_DFINTR_Pos               (2UL)                     /*!< DFINTR (Bit 2)                                        */
#define PDM3_ISR_DFINTR_Msk               (0x4UL)                   /*!< DFINTR (Bitfield-Mask: 0x01)                          */
#define PDM3_ISR_LLINTR_Pos               (1UL)                     /*!< LLINTR (Bit 1)                                        */
#define PDM3_ISR_LLINTR_Msk               (0x2UL)                   /*!< LLINTR (Bitfield-Mask: 0x01)                          */
#define PDM3_ISR_HLINTR_Pos               (0UL)                     /*!< HLINTR (Bit 0)                                        */
#define PDM3_ISR_HLINTR_Msk               (0x1UL)                   /*!< HLINTR (Bitfield-Mask: 0x01)                          */
/* =========================================================  DDAT  ========================================================== */
#define PDM3_DDAT_DDAT_Pos                (0UL)                     /*!< DDAT (Bit 0)                                          */
#define PDM3_DDAT_DDAT_Msk                (0xffffffUL)              /*!< DDAT (Bitfield-Mask: 0xffffff)                        */
/* =========================================================  CDAT  ========================================================== */
#define PDM3_CDAT_CDAT_Pos                (0UL)                     /*!< CDAT (Bit 0)                                          */
#define PDM3_CDAT_CDAT_Msk                (0xffffUL)                /*!< CDAT (Bitfield-Mask: 0xffff)                          */
/* =========================================================  FDAT  ========================================================== */
#define PDM3_FDAT_FDAT_Pos                (0UL)                     /*!< FDAT (Bit 0)                                          */
#define PDM3_FDAT_FDAT_Msk                (0xffffffUL)              /*!< FDAT (Bitfield-Mask: 0xffffff)                        */
/* =========================================================  CMPH  ========================================================== */
#define PDM3_CMPH_HLT_Pos                 (0UL)                     /*!< HLT (Bit 0)                                           */
#define PDM3_CMPH_HLT_Msk                 (0xffffUL)                /*!< HLT (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CMPL  ========================================================== */
#define PDM3_CMPL_LLT_Pos                 (0UL)                     /*!< LLT (Bit 0)                                           */
#define PDM3_CMPL_LLT_Msk                 (0xffffUL)                /*!< LLT (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CLKTO  ========================================================= */
#define PDM3_CLKTO_CLKTOT_Pos             (0UL)                     /*!< CLKTOT (Bit 0)                                        */
#define PDM3_CLKTO_CLKTOT_Msk             (0x3ffffUL)               /*!< CLKTOT (Bitfield-Mask: 0x3ffff)                       */
/* ========================================================  SDSYNC  ========================================================= */
#define PDM3_SDSYNC_WTSCLREN_Pos          (10UL)                    /*!< WTSCLREN (Bit 10)                                     */
#define PDM3_SDSYNC_WTSCLREN_Msk          (0x400UL)                 /*!< WTSCLREN (Bitfield-Mask: 0x01)                        */
#define PDM3_SDSYNC_FFSYNCCLREN_Pos       (9UL)                     /*!< FFSYNCCLREN (Bit 9)                                   */
#define PDM3_SDSYNC_FFSYNCCLREN_Msk       (0x200UL)                 /*!< FFSYNCCLREN (Bitfield-Mask: 0x01)                     */
#define PDM3_SDSYNC_WTSYNCLR_Pos          (8UL)                     /*!< WTSYNCLR (Bit 8)                                      */
#define PDM3_SDSYNC_WTSYNCLR_Msk          (0x100UL)                 /*!< WTSYNCLR (Bitfield-Mask: 0x01)                        */
#define PDM3_SDSYNC_WTSYNFLG_Pos          (7UL)                     /*!< WTSYNFLG (Bit 7)                                      */
#define PDM3_SDSYNC_WTSYNFLG_Msk          (0x80UL)                  /*!< WTSYNFLG (Bitfield-Mask: 0x01)                        */
#define PDM3_SDSYNC_WTSYNCEN_Pos          (6UL)                     /*!< WTSYNCEN (Bit 6)                                      */
#define PDM3_SDSYNC_WTSYNCEN_Msk          (0x40UL)                  /*!< WTSYNCEN (Bitfield-Mask: 0x01)                        */
#define PDM3_SDSYNC_SYNCSEL_Pos           (0UL)                     /*!< SYNCSEL (Bit 0)                                       */
#define PDM3_SDSYNC_SYNCSEL_Msk           (0x3fUL)                  /*!< SYNCSEL (Bitfield-Mask: 0x3f)                         */
/* =========================================================  IDAT  ========================================================== */
#define PDM3_IDAT_IDAT_Pos                (0UL)                     /*!< IDAT (Bit 0)                                          */
#define PDM3_IDAT_IDAT_Msk                (0xffffUL)                /*!< IDAT (Bitfield-Mask: 0xffff)                          */


/* =========================================================================================================================== */
/* ================                                           IWDG                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  KEYR  ========================================================== */
#define IWDG_KEYR_KEY_Pos                 (0UL)                     /*!< KEY (Bit 0)                                           */
#define IWDG_KEYR_KEY_Msk                 (0xffffUL)                /*!< KEY (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  CR  =========================================================== */
#define IWDG_CR_TOIE_Pos                  (1UL)                     /*!< TOIE (Bit 1)                                          */
#define IWDG_CR_TOIE_Msk                  (0x2UL)                   /*!< TOIE (Bitfield-Mask: 0x01)                            */
#define IWDG_CR_MODE_Pos                  (0UL)                     /*!< MODE (Bit 0)                                          */
#define IWDG_CR_MODE_Msk                  (0x1UL)                   /*!< MODE (Bitfield-Mask: 0x01)                            */
/* ==========================================================  RLR  ========================================================== */
#define IWDG_RLR_RLV_Pos                  (0UL)                     /*!< RLV (Bit 0)                                           */
#define IWDG_RLR_RLV_Msk                  (0xffffUL)                /*!< RLV (Bitfield-Mask: 0xffff)                           */
/* =========================================================  PSCR  ========================================================== */
#define IWDG_PSCR_PSC_Pos                 (0UL)                     /*!< PSC (Bit 0)                                           */
#define IWDG_PSCR_PSC_Msk                 (0x7UL)                   /*!< PSC (Bitfield-Mask: 0x07)                             */
/* ==========================================================  SR  =========================================================== */
#define IWDG_SR_TOIF_Pos                  (2UL)                     /*!< TOIF (Bit 2)                                          */
#define IWDG_SR_TOIF_Msk                  (0x4UL)                   /*!< TOIF (Bitfield-Mask: 0x01)                            */
#define IWDG_SR_RLVUPD_Pos                (1UL)                     /*!< RLVUPD (Bit 1)                                        */
#define IWDG_SR_RLVUPD_Msk                (0x2UL)                   /*!< RLVUPD (Bitfield-Mask: 0x01)                          */
#define IWDG_SR_PSCUPD_Pos                (0UL)                     /*!< PSCUPD (Bit 0)                                        */
#define IWDG_SR_PSCUPD_Msk                (0x1UL)                   /*!< PSCUPD (Bitfield-Mask: 0x01)                          */


/* =========================================================================================================================== */
/* ================                                           IIR0                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define IIR0_CR_RST_Pos                   (8UL)                     /*!< RST (Bit 8)                                           */
#define IIR0_CR_RST_Msk                   (0x100UL)                 /*!< RST (Bitfield-Mask: 0x01)                             */
#define IIR0_CR_IEE_Pos                   (7UL)                     /*!< IEE (Bit 7)                                           */
#define IIR0_CR_IEE_Msk                   (0x80UL)                  /*!< IEE (Bitfield-Mask: 0x01)                             */
#define IIR0_CR_ORD_Pos                   (2UL)                     /*!< ORD (Bit 2)                                           */
#define IIR0_CR_ORD_Msk                   (0xcUL)                   /*!< ORD (Bitfield-Mask: 0x03)                             */
#define IIR0_CR_IEN_Pos                   (0UL)                     /*!< IEN (Bit 0)                                           */
#define IIR0_CR_IEN_Msk                   (0x1UL)                   /*!< IEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  ISR  ========================================================== */
#define IIR0_ISR_BSY_Pos                  (1UL)                     /*!< BSY (Bit 1)                                           */
#define IIR0_ISR_BSY_Msk                  (0x2UL)                   /*!< BSY (Bitfield-Mask: 0x01)                             */
#define IIR0_ISR_ERR_Pos                  (0UL)                     /*!< ERR (Bit 0)                                           */
#define IIR0_ISR_ERR_Msk                  (0x1UL)                   /*!< ERR (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IDR  ========================================================== */
#define IIR0_IDR_ID_Pos                   (0UL)                     /*!< ID (Bit 0)                                            */
#define IIR0_IDR_ID_Msk                   (0xffffUL)                /*!< ID (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  ODR  ========================================================== */
#define IIR0_ODR_OD_Pos                   (0UL)                     /*!< OD (Bit 0)                                            */
#define IIR0_ODR_OD_Msk                   (0xffffUL)                /*!< OD (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  SCL  ========================================================== */
#define IIR0_SCL_OSCL1_Pos                (24UL)                    /*!< OSCL1 (Bit 24)                                        */
#define IIR0_SCL_OSCL1_Msk                (0x1f000000UL)            /*!< OSCL1 (Bitfield-Mask: 0x1f)                           */
#define IIR0_SCL_FSCL1_Pos                (16UL)                    /*!< FSCL1 (Bit 16)                                        */
#define IIR0_SCL_FSCL1_Msk                (0x1f0000UL)              /*!< FSCL1 (Bitfield-Mask: 0x1f)                           */
#define IIR0_SCL_OSCL0_Pos                (8UL)                     /*!< OSCL0 (Bit 8)                                         */
#define IIR0_SCL_OSCL0_Msk                (0x1f00UL)                /*!< OSCL0 (Bitfield-Mask: 0x1f)                           */
#define IIR0_SCL_FSCL0_Pos                (0UL)                     /*!< FSCL0 (Bit 0)                                         */
#define IIR0_SCL_FSCL0_Msk                (0x1fUL)                  /*!< FSCL0 (Bitfield-Mask: 0x1f)                           */
/* =========================================================  G0B0R  ========================================================= */
#define IIR0_G0B0R_G0B0COEF_Pos           (0UL)                     /*!< G0B0COEF (Bit 0)                                      */
#define IIR0_G0B0R_G0B0COEF_Msk           (0x7ffffffUL)             /*!< G0B0COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B1R  ========================================================= */
#define IIR0_G0B1R_G0B1COEF_Pos           (0UL)                     /*!< G0B1COEF (Bit 0)                                      */
#define IIR0_G0B1R_G0B1COEF_Msk           (0x7ffffffUL)             /*!< G0B1COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B2R  ========================================================= */
#define IIR0_G0B2R_G0B2COEF_Pos           (0UL)                     /*!< G0B2COEF (Bit 0)                                      */
#define IIR0_G0B2R_G0B2COEF_Msk           (0x7ffffffUL)             /*!< G0B2COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B3R  ========================================================= */
#define IIR0_G0B3R_G0B3COEF_Pos           (0UL)                     /*!< G0B3COEF (Bit 0)                                      */
#define IIR0_G0B3R_G0B3COEF_Msk           (0x7ffffffUL)             /*!< G0B3COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B4R  ========================================================= */
#define IIR0_G0B4R_G0B4COEF_Pos           (0UL)                     /*!< G0B4COEF (Bit 0)                                      */
#define IIR0_G0B4R_G0B4COEF_Msk           (0x7ffffffUL)             /*!< G0B4COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B5R  ========================================================= */
#define IIR0_G0B5R_G0B5COEF_Pos           (0UL)                     /*!< G0B5COEF (Bit 0)                                      */
#define IIR0_G0B5R_G0B5COEF_Msk           (0x7ffffffUL)             /*!< G0B5COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A1R  ========================================================= */
#define IIR0_G0A1R_G0A1COEF_Pos           (0UL)                     /*!< G0A1COEF (Bit 0)                                      */
#define IIR0_G0A1R_G0A1COEF_Msk           (0x7ffffffUL)             /*!< G0A1COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A2R  ========================================================= */
#define IIR0_G0A2R_G0A2COEF_Pos           (0UL)                     /*!< G0A2COEF (Bit 0)                                      */
#define IIR0_G0A2R_G0A2COEF_Msk           (0x7ffffffUL)             /*!< G0A2COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A3R  ========================================================= */
#define IIR0_G0A3R_G0A3COEF_Pos           (0UL)                     /*!< G0A3COEF (Bit 0)                                      */
#define IIR0_G0A3R_G0A3COEF_Msk           (0x7ffffffUL)             /*!< G0A3COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A4R  ========================================================= */
#define IIR0_G0A4R_G0A4COEF_Pos           (0UL)                     /*!< G0A4COEF (Bit 0)                                      */
#define IIR0_G0A4R_G0A4COEF_Msk           (0x7ffffffUL)             /*!< G0A4COEF (Bitfield-Mask: 0x7ffffff)                   */


/* =========================================================================================================================== */
/* ================                                           IIR1                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define IIR1_CR_RST_Pos                   (8UL)                     /*!< RST (Bit 8)                                           */
#define IIR1_CR_RST_Msk                   (0x100UL)                 /*!< RST (Bitfield-Mask: 0x01)                             */
#define IIR1_CR_IEE_Pos                   (7UL)                     /*!< IEE (Bit 7)                                           */
#define IIR1_CR_IEE_Msk                   (0x80UL)                  /*!< IEE (Bitfield-Mask: 0x01)                             */
#define IIR1_CR_ORD_Pos                   (2UL)                     /*!< ORD (Bit 2)                                           */
#define IIR1_CR_ORD_Msk                   (0xcUL)                   /*!< ORD (Bitfield-Mask: 0x03)                             */
#define IIR1_CR_IEN_Pos                   (0UL)                     /*!< IEN (Bit 0)                                           */
#define IIR1_CR_IEN_Msk                   (0x1UL)                   /*!< IEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  ISR  ========================================================== */
#define IIR1_ISR_BSY_Pos                  (1UL)                     /*!< BSY (Bit 1)                                           */
#define IIR1_ISR_BSY_Msk                  (0x2UL)                   /*!< BSY (Bitfield-Mask: 0x01)                             */
#define IIR1_ISR_ERR_Pos                  (0UL)                     /*!< ERR (Bit 0)                                           */
#define IIR1_ISR_ERR_Msk                  (0x1UL)                   /*!< ERR (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IDR  ========================================================== */
#define IIR1_IDR_ID_Pos                   (0UL)                     /*!< ID (Bit 0)                                            */
#define IIR1_IDR_ID_Msk                   (0xffffUL)                /*!< ID (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  ODR  ========================================================== */
#define IIR1_ODR_OD_Pos                   (0UL)                     /*!< OD (Bit 0)                                            */
#define IIR1_ODR_OD_Msk                   (0xffffUL)                /*!< OD (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  SCL  ========================================================== */
#define IIR1_SCL_OSCL1_Pos                (24UL)                    /*!< OSCL1 (Bit 24)                                        */
#define IIR1_SCL_OSCL1_Msk                (0x1f000000UL)            /*!< OSCL1 (Bitfield-Mask: 0x1f)                           */
#define IIR1_SCL_FSCL1_Pos                (16UL)                    /*!< FSCL1 (Bit 16)                                        */
#define IIR1_SCL_FSCL1_Msk                (0x1f0000UL)              /*!< FSCL1 (Bitfield-Mask: 0x1f)                           */
#define IIR1_SCL_OSCL0_Pos                (8UL)                     /*!< OSCL0 (Bit 8)                                         */
#define IIR1_SCL_OSCL0_Msk                (0x1f00UL)                /*!< OSCL0 (Bitfield-Mask: 0x1f)                           */
#define IIR1_SCL_FSCL0_Pos                (0UL)                     /*!< FSCL0 (Bit 0)                                         */
#define IIR1_SCL_FSCL0_Msk                (0x1fUL)                  /*!< FSCL0 (Bitfield-Mask: 0x1f)                           */
/* =========================================================  G0B0R  ========================================================= */
#define IIR1_G0B0R_G0B0COEF_Pos           (0UL)                     /*!< G0B0COEF (Bit 0)                                      */
#define IIR1_G0B0R_G0B0COEF_Msk           (0x7ffffffUL)             /*!< G0B0COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B1R  ========================================================= */
#define IIR1_G0B1R_G0B1COEF_Pos           (0UL)                     /*!< G0B1COEF (Bit 0)                                      */
#define IIR1_G0B1R_G0B1COEF_Msk           (0x7ffffffUL)             /*!< G0B1COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B2R  ========================================================= */
#define IIR1_G0B2R_G0B2COEF_Pos           (0UL)                     /*!< G0B2COEF (Bit 0)                                      */
#define IIR1_G0B2R_G0B2COEF_Msk           (0x7ffffffUL)             /*!< G0B2COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B3R  ========================================================= */
#define IIR1_G0B3R_G0B3COEF_Pos           (0UL)                     /*!< G0B3COEF (Bit 0)                                      */
#define IIR1_G0B3R_G0B3COEF_Msk           (0x7ffffffUL)             /*!< G0B3COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B4R  ========================================================= */
#define IIR1_G0B4R_G0B4COEF_Pos           (0UL)                     /*!< G0B4COEF (Bit 0)                                      */
#define IIR1_G0B4R_G0B4COEF_Msk           (0x7ffffffUL)             /*!< G0B4COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B5R  ========================================================= */
#define IIR1_G0B5R_G0B5COEF_Pos           (0UL)                     /*!< G0B5COEF (Bit 0)                                      */
#define IIR1_G0B5R_G0B5COEF_Msk           (0x7ffffffUL)             /*!< G0B5COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A1R  ========================================================= */
#define IIR1_G0A1R_G0A1COEF_Pos           (0UL)                     /*!< G0A1COEF (Bit 0)                                      */
#define IIR1_G0A1R_G0A1COEF_Msk           (0x7ffffffUL)             /*!< G0A1COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A2R  ========================================================= */
#define IIR1_G0A2R_G0A2COEF_Pos           (0UL)                     /*!< G0A2COEF (Bit 0)                                      */
#define IIR1_G0A2R_G0A2COEF_Msk           (0x7ffffffUL)             /*!< G0A2COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A3R  ========================================================= */
#define IIR1_G0A3R_G0A3COEF_Pos           (0UL)                     /*!< G0A3COEF (Bit 0)                                      */
#define IIR1_G0A3R_G0A3COEF_Msk           (0x7ffffffUL)             /*!< G0A3COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A4R  ========================================================= */
#define IIR1_G0A4R_G0A4COEF_Pos           (0UL)                     /*!< G0A4COEF (Bit 0)                                      */
#define IIR1_G0A4R_G0A4COEF_Msk           (0x7ffffffUL)             /*!< G0A4COEF (Bitfield-Mask: 0x7ffffff)                   */


/* =========================================================================================================================== */
/* ================                                           IIR2                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define IIR2_CR_RST_Pos                   (8UL)                     /*!< RST (Bit 8)                                           */
#define IIR2_CR_RST_Msk                   (0x100UL)                 /*!< RST (Bitfield-Mask: 0x01)                             */
#define IIR2_CR_IEE_Pos                   (7UL)                     /*!< IEE (Bit 7)                                           */
#define IIR2_CR_IEE_Msk                   (0x80UL)                  /*!< IEE (Bitfield-Mask: 0x01)                             */
#define IIR2_CR_ORD_Pos                   (2UL)                     /*!< ORD (Bit 2)                                           */
#define IIR2_CR_ORD_Msk                   (0xcUL)                   /*!< ORD (Bitfield-Mask: 0x03)                             */
#define IIR2_CR_IEN_Pos                   (0UL)                     /*!< IEN (Bit 0)                                           */
#define IIR2_CR_IEN_Msk                   (0x1UL)                   /*!< IEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  ISR  ========================================================== */
#define IIR2_ISR_BSY_Pos                  (1UL)                     /*!< BSY (Bit 1)                                           */
#define IIR2_ISR_BSY_Msk                  (0x2UL)                   /*!< BSY (Bitfield-Mask: 0x01)                             */
#define IIR2_ISR_ERR_Pos                  (0UL)                     /*!< ERR (Bit 0)                                           */
#define IIR2_ISR_ERR_Msk                  (0x1UL)                   /*!< ERR (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IDR  ========================================================== */
#define IIR2_IDR_ID_Pos                   (0UL)                     /*!< ID (Bit 0)                                            */
#define IIR2_IDR_ID_Msk                   (0xffffUL)                /*!< ID (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  ODR  ========================================================== */
#define IIR2_ODR_OD_Pos                   (0UL)                     /*!< OD (Bit 0)                                            */
#define IIR2_ODR_OD_Msk                   (0xffffUL)                /*!< OD (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  SCL  ========================================================== */
#define IIR2_SCL_OSCL1_Pos                (24UL)                    /*!< OSCL1 (Bit 24)                                        */
#define IIR2_SCL_OSCL1_Msk                (0x1f000000UL)            /*!< OSCL1 (Bitfield-Mask: 0x1f)                           */
#define IIR2_SCL_FSCL1_Pos                (16UL)                    /*!< FSCL1 (Bit 16)                                        */
#define IIR2_SCL_FSCL1_Msk                (0x1f0000UL)              /*!< FSCL1 (Bitfield-Mask: 0x1f)                           */
#define IIR2_SCL_OSCL0_Pos                (8UL)                     /*!< OSCL0 (Bit 8)                                         */
#define IIR2_SCL_OSCL0_Msk                (0x1f00UL)                /*!< OSCL0 (Bitfield-Mask: 0x1f)                           */
#define IIR2_SCL_FSCL0_Pos                (0UL)                     /*!< FSCL0 (Bit 0)                                         */
#define IIR2_SCL_FSCL0_Msk                (0x1fUL)                  /*!< FSCL0 (Bitfield-Mask: 0x1f)                           */
/* =========================================================  G0B0R  ========================================================= */
#define IIR2_G0B0R_G0B0COEF_Pos           (0UL)                     /*!< G0B0COEF (Bit 0)                                      */
#define IIR2_G0B0R_G0B0COEF_Msk           (0x7ffffffUL)             /*!< G0B0COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B1R  ========================================================= */
#define IIR2_G0B1R_G0B1COEF_Pos           (0UL)                     /*!< G0B1COEF (Bit 0)                                      */
#define IIR2_G0B1R_G0B1COEF_Msk           (0x7ffffffUL)             /*!< G0B1COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B2R  ========================================================= */
#define IIR2_G0B2R_G0B2COEF_Pos           (0UL)                     /*!< G0B2COEF (Bit 0)                                      */
#define IIR2_G0B2R_G0B2COEF_Msk           (0x7ffffffUL)             /*!< G0B2COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B3R  ========================================================= */
#define IIR2_G0B3R_G0B3COEF_Pos           (0UL)                     /*!< G0B3COEF (Bit 0)                                      */
#define IIR2_G0B3R_G0B3COEF_Msk           (0x7ffffffUL)             /*!< G0B3COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B4R  ========================================================= */
#define IIR2_G0B4R_G0B4COEF_Pos           (0UL)                     /*!< G0B4COEF (Bit 0)                                      */
#define IIR2_G0B4R_G0B4COEF_Msk           (0x7ffffffUL)             /*!< G0B4COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B5R  ========================================================= */
#define IIR2_G0B5R_G0B5COEF_Pos           (0UL)                     /*!< G0B5COEF (Bit 0)                                      */
#define IIR2_G0B5R_G0B5COEF_Msk           (0x7ffffffUL)             /*!< G0B5COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A1R  ========================================================= */
#define IIR2_G0A1R_G0A1COEF_Pos           (0UL)                     /*!< G0A1COEF (Bit 0)                                      */
#define IIR2_G0A1R_G0A1COEF_Msk           (0x7ffffffUL)             /*!< G0A1COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A2R  ========================================================= */
#define IIR2_G0A2R_G0A2COEF_Pos           (0UL)                     /*!< G0A2COEF (Bit 0)                                      */
#define IIR2_G0A2R_G0A2COEF_Msk           (0x7ffffffUL)             /*!< G0A2COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A3R  ========================================================= */
#define IIR2_G0A3R_G0A3COEF_Pos           (0UL)                     /*!< G0A3COEF (Bit 0)                                      */
#define IIR2_G0A3R_G0A3COEF_Msk           (0x7ffffffUL)             /*!< G0A3COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A4R  ========================================================= */
#define IIR2_G0A4R_G0A4COEF_Pos           (0UL)                     /*!< G0A4COEF (Bit 0)                                      */
#define IIR2_G0A4R_G0A4COEF_Msk           (0x7ffffffUL)             /*!< G0A4COEF (Bitfield-Mask: 0x7ffffff)                   */


/* =========================================================================================================================== */
/* ================                                           IIR3                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define IIR3_CR_RST_Pos                   (8UL)                     /*!< RST (Bit 8)                                           */
#define IIR3_CR_RST_Msk                   (0x100UL)                 /*!< RST (Bitfield-Mask: 0x01)                             */
#define IIR3_CR_IEE_Pos                   (7UL)                     /*!< IEE (Bit 7)                                           */
#define IIR3_CR_IEE_Msk                   (0x80UL)                  /*!< IEE (Bitfield-Mask: 0x01)                             */
#define IIR3_CR_ORD_Pos                   (2UL)                     /*!< ORD (Bit 2)                                           */
#define IIR3_CR_ORD_Msk                   (0xcUL)                   /*!< ORD (Bitfield-Mask: 0x03)                             */
#define IIR3_CR_IEN_Pos                   (0UL)                     /*!< IEN (Bit 0)                                           */
#define IIR3_CR_IEN_Msk                   (0x1UL)                   /*!< IEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  ISR  ========================================================== */
#define IIR3_ISR_BSY_Pos                  (1UL)                     /*!< BSY (Bit 1)                                           */
#define IIR3_ISR_BSY_Msk                  (0x2UL)                   /*!< BSY (Bitfield-Mask: 0x01)                             */
#define IIR3_ISR_ERR_Pos                  (0UL)                     /*!< ERR (Bit 0)                                           */
#define IIR3_ISR_ERR_Msk                  (0x1UL)                   /*!< ERR (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IDR  ========================================================== */
#define IIR3_IDR_ID_Pos                   (0UL)                     /*!< ID (Bit 0)                                            */
#define IIR3_IDR_ID_Msk                   (0xffffUL)                /*!< ID (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  ODR  ========================================================== */
#define IIR3_ODR_OD_Pos                   (0UL)                     /*!< OD (Bit 0)                                            */
#define IIR3_ODR_OD_Msk                   (0xffffUL)                /*!< OD (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  SCL  ========================================================== */
#define IIR3_SCL_OSCL1_Pos                (24UL)                    /*!< OSCL1 (Bit 24)                                        */
#define IIR3_SCL_OSCL1_Msk                (0x1f000000UL)            /*!< OSCL1 (Bitfield-Mask: 0x1f)                           */
#define IIR3_SCL_FSCL1_Pos                (16UL)                    /*!< FSCL1 (Bit 16)                                        */
#define IIR3_SCL_FSCL1_Msk                (0x1f0000UL)              /*!< FSCL1 (Bitfield-Mask: 0x1f)                           */
#define IIR3_SCL_OSCL0_Pos                (8UL)                     /*!< OSCL0 (Bit 8)                                         */
#define IIR3_SCL_OSCL0_Msk                (0x1f00UL)                /*!< OSCL0 (Bitfield-Mask: 0x1f)                           */
#define IIR3_SCL_FSCL0_Pos                (0UL)                     /*!< FSCL0 (Bit 0)                                         */
#define IIR3_SCL_FSCL0_Msk                (0x1fUL)                  /*!< FSCL0 (Bitfield-Mask: 0x1f)                           */
/* =========================================================  G0B0R  ========================================================= */
#define IIR3_G0B0R_G0B0COEF_Pos           (0UL)                     /*!< G0B0COEF (Bit 0)                                      */
#define IIR3_G0B0R_G0B0COEF_Msk           (0x7ffffffUL)             /*!< G0B0COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B1R  ========================================================= */
#define IIR3_G0B1R_G0B1COEF_Pos           (0UL)                     /*!< G0B1COEF (Bit 0)                                      */
#define IIR3_G0B1R_G0B1COEF_Msk           (0x7ffffffUL)             /*!< G0B1COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B2R  ========================================================= */
#define IIR3_G0B2R_G0B2COEF_Pos           (0UL)                     /*!< G0B2COEF (Bit 0)                                      */
#define IIR3_G0B2R_G0B2COEF_Msk           (0x7ffffffUL)             /*!< G0B2COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B3R  ========================================================= */
#define IIR3_G0B3R_G0B3COEF_Pos           (0UL)                     /*!< G0B3COEF (Bit 0)                                      */
#define IIR3_G0B3R_G0B3COEF_Msk           (0x7ffffffUL)             /*!< G0B3COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B4R  ========================================================= */
#define IIR3_G0B4R_G0B4COEF_Pos           (0UL)                     /*!< G0B4COEF (Bit 0)                                      */
#define IIR3_G0B4R_G0B4COEF_Msk           (0x7ffffffUL)             /*!< G0B4COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B5R  ========================================================= */
#define IIR3_G0B5R_G0B5COEF_Pos           (0UL)                     /*!< G0B5COEF (Bit 0)                                      */
#define IIR3_G0B5R_G0B5COEF_Msk           (0x7ffffffUL)             /*!< G0B5COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A1R  ========================================================= */
#define IIR3_G0A1R_G0A1COEF_Pos           (0UL)                     /*!< G0A1COEF (Bit 0)                                      */
#define IIR3_G0A1R_G0A1COEF_Msk           (0x7ffffffUL)             /*!< G0A1COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A2R  ========================================================= */
#define IIR3_G0A2R_G0A2COEF_Pos           (0UL)                     /*!< G0A2COEF (Bit 0)                                      */
#define IIR3_G0A2R_G0A2COEF_Msk           (0x7ffffffUL)             /*!< G0A2COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A3R  ========================================================= */
#define IIR3_G0A3R_G0A3COEF_Pos           (0UL)                     /*!< G0A3COEF (Bit 0)                                      */
#define IIR3_G0A3R_G0A3COEF_Msk           (0x7ffffffUL)             /*!< G0A3COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A4R  ========================================================= */
#define IIR3_G0A4R_G0A4COEF_Pos           (0UL)                     /*!< G0A4COEF (Bit 0)                                      */
#define IIR3_G0A4R_G0A4COEF_Msk           (0x7ffffffUL)             /*!< G0A4COEF (Bitfield-Mask: 0x7ffffff)                   */


/* =========================================================================================================================== */
/* ================                                           IIR4                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define IIR4_CR_RST_Pos                   (8UL)                     /*!< RST (Bit 8)                                           */
#define IIR4_CR_RST_Msk                   (0x100UL)                 /*!< RST (Bitfield-Mask: 0x01)                             */
#define IIR4_CR_IEE_Pos                   (7UL)                     /*!< IEE (Bit 7)                                           */
#define IIR4_CR_IEE_Msk                   (0x80UL)                  /*!< IEE (Bitfield-Mask: 0x01)                             */
#define IIR4_CR_ORD_Pos                   (2UL)                     /*!< ORD (Bit 2)                                           */
#define IIR4_CR_ORD_Msk                   (0xcUL)                   /*!< ORD (Bitfield-Mask: 0x03)                             */
#define IIR4_CR_IEN_Pos                   (0UL)                     /*!< IEN (Bit 0)                                           */
#define IIR4_CR_IEN_Msk                   (0x1UL)                   /*!< IEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  ISR  ========================================================== */
#define IIR4_ISR_BSY_Pos                  (1UL)                     /*!< BSY (Bit 1)                                           */
#define IIR4_ISR_BSY_Msk                  (0x2UL)                   /*!< BSY (Bitfield-Mask: 0x01)                             */
#define IIR4_ISR_ERR_Pos                  (0UL)                     /*!< ERR (Bit 0)                                           */
#define IIR4_ISR_ERR_Msk                  (0x1UL)                   /*!< ERR (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IDR  ========================================================== */
#define IIR4_IDR_ID_Pos                   (0UL)                     /*!< ID (Bit 0)                                            */
#define IIR4_IDR_ID_Msk                   (0xffffUL)                /*!< ID (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  ODR  ========================================================== */
#define IIR4_ODR_OD_Pos                   (0UL)                     /*!< OD (Bit 0)                                            */
#define IIR4_ODR_OD_Msk                   (0xffffUL)                /*!< OD (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  SCL  ========================================================== */
#define IIR4_SCL_OSCL1_Pos                (24UL)                    /*!< OSCL1 (Bit 24)                                        */
#define IIR4_SCL_OSCL1_Msk                (0x1f000000UL)            /*!< OSCL1 (Bitfield-Mask: 0x1f)                           */
#define IIR4_SCL_FSCL1_Pos                (16UL)                    /*!< FSCL1 (Bit 16)                                        */
#define IIR4_SCL_FSCL1_Msk                (0x1f0000UL)              /*!< FSCL1 (Bitfield-Mask: 0x1f)                           */
#define IIR4_SCL_OSCL0_Pos                (8UL)                     /*!< OSCL0 (Bit 8)                                         */
#define IIR4_SCL_OSCL0_Msk                (0x1f00UL)                /*!< OSCL0 (Bitfield-Mask: 0x1f)                           */
#define IIR4_SCL_FSCL0_Pos                (0UL)                     /*!< FSCL0 (Bit 0)                                         */
#define IIR4_SCL_FSCL0_Msk                (0x1fUL)                  /*!< FSCL0 (Bitfield-Mask: 0x1f)                           */
/* =========================================================  G0B0R  ========================================================= */
#define IIR4_G0B0R_G0B0COEF_Pos           (0UL)                     /*!< G0B0COEF (Bit 0)                                      */
#define IIR4_G0B0R_G0B0COEF_Msk           (0x7ffffffUL)             /*!< G0B0COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B1R  ========================================================= */
#define IIR4_G0B1R_G0B1COEF_Pos           (0UL)                     /*!< G0B1COEF (Bit 0)                                      */
#define IIR4_G0B1R_G0B1COEF_Msk           (0x7ffffffUL)             /*!< G0B1COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B2R  ========================================================= */
#define IIR4_G0B2R_G0B2COEF_Pos           (0UL)                     /*!< G0B2COEF (Bit 0)                                      */
#define IIR4_G0B2R_G0B2COEF_Msk           (0x7ffffffUL)             /*!< G0B2COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B3R  ========================================================= */
#define IIR4_G0B3R_G0B3COEF_Pos           (0UL)                     /*!< G0B3COEF (Bit 0)                                      */
#define IIR4_G0B3R_G0B3COEF_Msk           (0x7ffffffUL)             /*!< G0B3COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B4R  ========================================================= */
#define IIR4_G0B4R_G0B4COEF_Pos           (0UL)                     /*!< G0B4COEF (Bit 0)                                      */
#define IIR4_G0B4R_G0B4COEF_Msk           (0x7ffffffUL)             /*!< G0B4COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B5R  ========================================================= */
#define IIR4_G0B5R_G0B5COEF_Pos           (0UL)                     /*!< G0B5COEF (Bit 0)                                      */
#define IIR4_G0B5R_G0B5COEF_Msk           (0x7ffffffUL)             /*!< G0B5COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A1R  ========================================================= */
#define IIR4_G0A1R_G0A1COEF_Pos           (0UL)                     /*!< G0A1COEF (Bit 0)                                      */
#define IIR4_G0A1R_G0A1COEF_Msk           (0x7ffffffUL)             /*!< G0A1COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A2R  ========================================================= */
#define IIR4_G0A2R_G0A2COEF_Pos           (0UL)                     /*!< G0A2COEF (Bit 0)                                      */
#define IIR4_G0A2R_G0A2COEF_Msk           (0x7ffffffUL)             /*!< G0A2COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A3R  ========================================================= */
#define IIR4_G0A3R_G0A3COEF_Pos           (0UL)                     /*!< G0A3COEF (Bit 0)                                      */
#define IIR4_G0A3R_G0A3COEF_Msk           (0x7ffffffUL)             /*!< G0A3COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A4R  ========================================================= */
#define IIR4_G0A4R_G0A4COEF_Pos           (0UL)                     /*!< G0A4COEF (Bit 0)                                      */
#define IIR4_G0A4R_G0A4COEF_Msk           (0x7ffffffUL)             /*!< G0A4COEF (Bitfield-Mask: 0x7ffffff)                   */


/* =========================================================================================================================== */
/* ================                                           IIR5                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define IIR5_CR_RST_Pos                   (8UL)                     /*!< RST (Bit 8)                                           */
#define IIR5_CR_RST_Msk                   (0x100UL)                 /*!< RST (Bitfield-Mask: 0x01)                             */
#define IIR5_CR_IEE_Pos                   (7UL)                     /*!< IEE (Bit 7)                                           */
#define IIR5_CR_IEE_Msk                   (0x80UL)                  /*!< IEE (Bitfield-Mask: 0x01)                             */
#define IIR5_CR_ORD_Pos                   (2UL)                     /*!< ORD (Bit 2)                                           */
#define IIR5_CR_ORD_Msk                   (0xcUL)                   /*!< ORD (Bitfield-Mask: 0x03)                             */
#define IIR5_CR_IEN_Pos                   (0UL)                     /*!< IEN (Bit 0)                                           */
#define IIR5_CR_IEN_Msk                   (0x1UL)                   /*!< IEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  ISR  ========================================================== */
#define IIR5_ISR_BSY_Pos                  (1UL)                     /*!< BSY (Bit 1)                                           */
#define IIR5_ISR_BSY_Msk                  (0x2UL)                   /*!< BSY (Bitfield-Mask: 0x01)                             */
#define IIR5_ISR_ERR_Pos                  (0UL)                     /*!< ERR (Bit 0)                                           */
#define IIR5_ISR_ERR_Msk                  (0x1UL)                   /*!< ERR (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IDR  ========================================================== */
#define IIR5_IDR_ID_Pos                   (0UL)                     /*!< ID (Bit 0)                                            */
#define IIR5_IDR_ID_Msk                   (0xffffUL)                /*!< ID (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  ODR  ========================================================== */
#define IIR5_ODR_OD_Pos                   (0UL)                     /*!< OD (Bit 0)                                            */
#define IIR5_ODR_OD_Msk                   (0xffffUL)                /*!< OD (Bitfield-Mask: 0xffff)                            */
/* ==========================================================  SCL  ========================================================== */
#define IIR5_SCL_OSCL1_Pos                (24UL)                    /*!< OSCL1 (Bit 24)                                        */
#define IIR5_SCL_OSCL1_Msk                (0x1f000000UL)            /*!< OSCL1 (Bitfield-Mask: 0x1f)                           */
#define IIR5_SCL_FSCL1_Pos                (16UL)                    /*!< FSCL1 (Bit 16)                                        */
#define IIR5_SCL_FSCL1_Msk                (0x1f0000UL)              /*!< FSCL1 (Bitfield-Mask: 0x1f)                           */
#define IIR5_SCL_OSCL0_Pos                (8UL)                     /*!< OSCL0 (Bit 8)                                         */
#define IIR5_SCL_OSCL0_Msk                (0x1f00UL)                /*!< OSCL0 (Bitfield-Mask: 0x1f)                           */
#define IIR5_SCL_FSCL0_Pos                (0UL)                     /*!< FSCL0 (Bit 0)                                         */
#define IIR5_SCL_FSCL0_Msk                (0x1fUL)                  /*!< FSCL0 (Bitfield-Mask: 0x1f)                           */
/* =========================================================  G0B0R  ========================================================= */
#define IIR5_G0B0R_G0B0COEF_Pos           (0UL)                     /*!< G0B0COEF (Bit 0)                                      */
#define IIR5_G0B0R_G0B0COEF_Msk           (0x7ffffffUL)             /*!< G0B0COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B1R  ========================================================= */
#define IIR5_G0B1R_G0B1COEF_Pos           (0UL)                     /*!< G0B1COEF (Bit 0)                                      */
#define IIR5_G0B1R_G0B1COEF_Msk           (0x7ffffffUL)             /*!< G0B1COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B2R  ========================================================= */
#define IIR5_G0B2R_G0B2COEF_Pos           (0UL)                     /*!< G0B2COEF (Bit 0)                                      */
#define IIR5_G0B2R_G0B2COEF_Msk           (0x7ffffffUL)             /*!< G0B2COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B3R  ========================================================= */
#define IIR5_G0B3R_G0B3COEF_Pos           (0UL)                     /*!< G0B3COEF (Bit 0)                                      */
#define IIR5_G0B3R_G0B3COEF_Msk           (0x7ffffffUL)             /*!< G0B3COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B4R  ========================================================= */
#define IIR5_G0B4R_G0B4COEF_Pos           (0UL)                     /*!< G0B4COEF (Bit 0)                                      */
#define IIR5_G0B4R_G0B4COEF_Msk           (0x7ffffffUL)             /*!< G0B4COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0B5R  ========================================================= */
#define IIR5_G0B5R_G0B5COEF_Pos           (0UL)                     /*!< G0B5COEF (Bit 0)                                      */
#define IIR5_G0B5R_G0B5COEF_Msk           (0x7ffffffUL)             /*!< G0B5COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A1R  ========================================================= */
#define IIR5_G0A1R_G0A1COEF_Pos           (0UL)                     /*!< G0A1COEF (Bit 0)                                      */
#define IIR5_G0A1R_G0A1COEF_Msk           (0x7ffffffUL)             /*!< G0A1COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A2R  ========================================================= */
#define IIR5_G0A2R_G0A2COEF_Pos           (0UL)                     /*!< G0A2COEF (Bit 0)                                      */
#define IIR5_G0A2R_G0A2COEF_Msk           (0x7ffffffUL)             /*!< G0A2COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A3R  ========================================================= */
#define IIR5_G0A3R_G0A3COEF_Pos           (0UL)                     /*!< G0A3COEF (Bit 0)                                      */
#define IIR5_G0A3R_G0A3COEF_Msk           (0x7ffffffUL)             /*!< G0A3COEF (Bitfield-Mask: 0x7ffffff)                   */
/* =========================================================  G0A4R  ========================================================= */
#define IIR5_G0A4R_G0A4COEF_Pos           (0UL)                     /*!< G0A4COEF (Bit 0)                                      */
#define IIR5_G0A4R_G0A4COEF_Msk           (0x7ffffffUL)             /*!< G0A4COEF (Bitfield-Mask: 0x7ffffff)                   */


/* =========================================================================================================================== */
/* ================                                           I2C0                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  ENABLE  ========================================================= */
#define I2C0_ENABLE_HDRX_Pos              (18UL)                    /*!< HDRX (Bit 18)                                         */
#define I2C0_ENABLE_HDRX_Msk              (0xc0000UL)               /*!< HDRX (Bitfield-Mask: 0x03)                            */
#define I2C0_ENABLE_NSTCH_Pos             (17UL)                    /*!< NSTCH (Bit 17)                                        */
#define I2C0_ENABLE_NSTCH_Msk             (0x20000UL)               /*!< NSTCH (Bitfield-Mask: 0x01)                           */
#define I2C0_ENABLE_MSTCH_Pos             (16UL)                    /*!< MSTCH (Bit 16)                                        */
#define I2C0_ENABLE_MSTCH_Msk             (0x10000UL)               /*!< MSTCH (Bitfield-Mask: 0x01)                           */
#define I2C0_ENABLE_SMTOEN_Pos            (15UL)                    /*!< SMTOEN (Bit 15)                                       */
#define I2C0_ENABLE_SMTOEN_Msk            (0x8000UL)                /*!< SMTOEN (Bitfield-Mask: 0x01)                          */
#define I2C0_ENABLE_SMHEN_Pos             (14UL)                    /*!< SMHEN (Bit 14)                                        */
#define I2C0_ENABLE_SMHEN_Msk             (0x4000UL)                /*!< SMHEN (Bitfield-Mask: 0x01)                           */
#define I2C0_ENABLE_SMARPEN_Pos           (13UL)                    /*!< SMARPEN (Bit 13)                                      */
#define I2C0_ENABLE_SMARPEN_Msk           (0x2000UL)                /*!< SMARPEN (Bitfield-Mask: 0x01)                         */
#define I2C0_ENABLE_SMALEN_Pos            (12UL)                    /*!< SMALEN (Bit 12)                                       */
#define I2C0_ENABLE_SMALEN_Msk            (0x1000UL)                /*!< SMALEN (Bitfield-Mask: 0x01)                          */
#define I2C0_ENABLE_OSAEN_Pos             (11UL)                    /*!< OSAEN (Bit 11)                                        */
#define I2C0_ENABLE_OSAEN_Msk             (0x800UL)                 /*!< OSAEN (Bitfield-Mask: 0x01)                           */
#define I2C0_ENABLE_GCEN_Pos              (10UL)                    /*!< GCEN (Bit 10)                                         */
#define I2C0_ENABLE_GCEN_Msk              (0x400UL)                 /*!< GCEN (Bitfield-Mask: 0x01)                            */
#define I2C0_ENABLE_A10BEN_Pos            (9UL)                     /*!< A10BEN (Bit 9)                                        */
#define I2C0_ENABLE_A10BEN_Msk            (0x200UL)                 /*!< A10BEN (Bitfield-Mask: 0x01)                          */
#define I2C0_ENABLE_MSTEN_Pos             (8UL)                     /*!< MSTEN (Bit 8)                                         */
#define I2C0_ENABLE_MSTEN_Msk             (0x100UL)                 /*!< MSTEN (Bitfield-Mask: 0x01)                           */
#define I2C0_ENABLE_RFHSEN_Pos            (7UL)                     /*!< RFHSEN (Bit 7)                                        */
#define I2C0_ENABLE_RFHSEN_Msk            (0x80UL)                  /*!< RFHSEN (Bitfield-Mask: 0x01)                          */
#define I2C0_ENABLE_DMATXEN_Pos           (6UL)                     /*!< DMATXEN (Bit 6)                                       */
#define I2C0_ENABLE_DMATXEN_Msk           (0x40UL)                  /*!< DMATXEN (Bitfield-Mask: 0x01)                         */
#define I2C0_ENABLE_DMARXEN_Pos           (5UL)                     /*!< DMARXEN (Bit 5)                                       */
#define I2C0_ENABLE_DMARXEN_Msk           (0x20UL)                  /*!< DMARXEN (Bitfield-Mask: 0x01)                         */
#define I2C0_ENABLE_RLSCMD_Pos            (4UL)                     /*!< RLSCMD (Bit 4)                                        */
#define I2C0_ENABLE_RLSCMD_Msk            (0x10UL)                  /*!< RLSCMD (Bitfield-Mask: 0x01)                          */
#define I2C0_ENABLE_TFRST_Pos             (3UL)                     /*!< TFRST (Bit 3)                                         */
#define I2C0_ENABLE_TFRST_Msk             (0x8UL)                   /*!< TFRST (Bitfield-Mask: 0x01)                           */
#define I2C0_ENABLE_RFRST_Pos             (2UL)                     /*!< RFRST (Bit 2)                                         */
#define I2C0_ENABLE_RFRST_Msk             (0x4UL)                   /*!< RFRST (Bitfield-Mask: 0x01)                           */
#define I2C0_ENABLE_UDRCFG_Pos            (1UL)                     /*!< UDRCFG (Bit 1)                                        */
#define I2C0_ENABLE_UDRCFG_Msk            (0x2UL)                   /*!< UDRCFG (Bitfield-Mask: 0x01)                          */
#define I2C0_ENABLE_I2CEN_Pos             (0UL)                     /*!< I2CEN (Bit 0)                                         */
#define I2C0_ENABLE_I2CEN_Msk             (0x1UL)                   /*!< I2CEN (Bitfield-Mask: 0x01)                           */
/* =========================================================  CTRL  ========================================================== */
#define I2C0_CTRL_AUTOEND_Pos             (14UL)                    /*!< AUTOEND (Bit 14)                                      */
#define I2C0_CTRL_AUTOEND_Msk             (0x4000UL)                /*!< AUTOEND (Bitfield-Mask: 0x01)                         */
#define I2C0_CTRL_MODE10B_Pos             (13UL)                    /*!< MODE10B (Bit 13)                                      */
#define I2C0_CTRL_MODE10B_Msk             (0x2000UL)                /*!< MODE10B (Bitfield-Mask: 0x01)                         */
#define I2C0_CTRL_PECBYTE_Pos             (12UL)                    /*!< PECBYTE (Bit 12)                                      */
#define I2C0_CTRL_PECBYTE_Msk             (0x1000UL)                /*!< PECBYTE (Bitfield-Mask: 0x01)                         */
#define I2C0_CTRL_NACK_Pos                (11UL)                    /*!< NACK (Bit 11)                                         */
#define I2C0_CTRL_NACK_Msk                (0x800UL)                 /*!< NACK (Bitfield-Mask: 0x01)                            */
#define I2C0_CTRL_START_Pos               (10UL)                    /*!< START (Bit 10)                                        */
#define I2C0_CTRL_START_Msk               (0x400UL)                 /*!< START (Bitfield-Mask: 0x01)                           */
#define I2C0_CTRL_STOP_Pos                (9UL)                     /*!< STOP (Bit 9)                                          */
#define I2C0_CTRL_STOP_Msk                (0x200UL)                 /*!< STOP (Bitfield-Mask: 0x01)                            */
#define I2C0_CTRL_DIRECT_Pos              (8UL)                     /*!< DIRECT (Bit 8)                                        */
#define I2C0_CTRL_DIRECT_Msk              (0x100UL)                 /*!< DIRECT (Bitfield-Mask: 0x01)                          */
#define I2C0_CTRL_I2CCNT_Pos              (0UL)                     /*!< I2CCNT (Bit 0)                                        */
#define I2C0_CTRL_I2CCNT_Msk              (0xffUL)                  /*!< I2CCNT (Bitfield-Mask: 0xff)                          */
/* =========================================================  BAUD  ========================================================== */
#define I2C0_BAUD_SCLHCNT_Pos             (16UL)                    /*!< SCLHCNT (Bit 16)                                      */
#define I2C0_BAUD_SCLHCNT_Msk             (0x3ff0000UL)             /*!< SCLHCNT (Bitfield-Mask: 0x3ff)                        */
#define I2C0_BAUD_SCLLCNT_Pos             (0UL)                     /*!< SCLLCNT (Bit 0)                                       */
#define I2C0_BAUD_SCLLCNT_Msk             (0x3ffUL)                 /*!< SCLLCNT (Bitfield-Mask: 0x3ff)                        */
/* =========================================================  UDRDR  ========================================================= */
#define I2C0_UDRDR_UDRDR_Pos              (0UL)                     /*!< UDRDR (Bit 0)                                         */
#define I2C0_UDRDR_UDRDR_Msk              (0xffUL)                  /*!< UDRDR (Bitfield-Mask: 0xff)                           */
/* =======================================================  FIFOCTRL  ======================================================== */
#define I2C0_FIFOCTRL_RXFTLR_Pos          (4UL)                     /*!< RXFTLR (Bit 4)                                        */
#define I2C0_FIFOCTRL_RXFTLR_Msk          (0xf0UL)                  /*!< RXFTLR (Bitfield-Mask: 0x0f)                          */
#define I2C0_FIFOCTRL_TXFTLR_Pos          (0UL)                     /*!< TXFTLR (Bit 0)                                        */
#define I2C0_FIFOCTRL_TXFTLR_Msk          (0xfUL)                   /*!< TXFTLR (Bitfield-Mask: 0x0f)                          */
/* ==========================================================  TAR  ========================================================== */
#define I2C0_TAR_TAR_Pos                  (0UL)                     /*!< TAR (Bit 0)                                           */
#define I2C0_TAR_TAR_Msk                  (0x3ffUL)                 /*!< TAR (Bitfield-Mask: 0x3ff)                            */
/* ==========================================================  SAR  ========================================================== */
#define I2C0_SAR_SAR_Pos                  (0UL)                     /*!< SAR (Bit 0)                                           */
#define I2C0_SAR_SAR_Msk                  (0x3ffUL)                 /*!< SAR (Bitfield-Mask: 0x3ff)                            */
/* =========================================================  OSAR  ========================================================== */
#define I2C0_OSAR_OSAM_Pos                (16UL)                    /*!< OSAM (Bit 16)                                         */
#define I2C0_OSAR_OSAM_Msk                (0x3ff0000UL)             /*!< OSAM (Bitfield-Mask: 0x3ff)                           */
#define I2C0_OSAR_OSAR_Pos                (0UL)                     /*!< OSAR (Bit 0)                                          */
#define I2C0_OSAR_OSAR_Msk                (0x3ffUL)                 /*!< OSAR (Bitfield-Mask: 0x3ff)                           */
/* ==========================================================  PEC  ========================================================== */
#define I2C0_PEC_IDPEC_Pos                (8UL)                     /*!< IDPEC (Bit 8)                                         */
#define I2C0_PEC_IDPEC_Msk                (0xff00UL)                /*!< IDPEC (Bitfield-Mask: 0xff)                           */
#define I2C0_PEC_RXPEC_Pos                (0UL)                     /*!< RXPEC (Bit 0)                                         */
#define I2C0_PEC_RXPEC_Msk                (0xffUL)                  /*!< RXPEC (Bitfield-Mask: 0xff)                           */
/* ========================================================  TIMING  ========================================================= */
#define I2C0_TIMING_SPKLEN_Pos            (24UL)                    /*!< SPKLEN (Bit 24)                                       */
#define I2C0_TIMING_SPKLEN_Msk            (0xff000000UL)            /*!< SPKLEN (Bitfield-Mask: 0xff)                          */
#define I2C0_TIMING_SLVSUDAT_Pos          (16UL)                    /*!< SLVSUDAT (Bit 16)                                     */
#define I2C0_TIMING_SLVSUDAT_Msk          (0xff0000UL)              /*!< SLVSUDAT (Bitfield-Mask: 0xff)                        */
#define I2C0_TIMING_SUDAT_Pos             (8UL)                     /*!< SUDAT (Bit 8)                                         */
#define I2C0_TIMING_SUDAT_Msk             (0xff00UL)                /*!< SUDAT (Bitfield-Mask: 0xff)                           */
#define I2C0_TIMING_HDDAT_Pos             (0UL)                     /*!< HDDAT (Bit 0)                                         */
#define I2C0_TIMING_HDDAT_Msk             (0xffUL)                  /*!< HDDAT (Bitfield-Mask: 0xff)                           */
/* ========================================================  TIMEOUT  ======================================================== */
#define I2C0_TIMEOUT_SEXTTO_Pos           (16UL)                    /*!< SEXTTO (Bit 16)                                       */
#define I2C0_TIMEOUT_SEXTTO_Msk           (0xffff0000UL)            /*!< SEXTTO (Bitfield-Mask: 0xffff)                        */
#define I2C0_TIMEOUT_MEXTTO_Pos           (0UL)                     /*!< MEXTTO (Bit 0)                                        */
#define I2C0_TIMEOUT_MEXTTO_Msk           (0xffffUL)                /*!< MEXTTO (Bitfield-Mask: 0xffff)                        */
/* ========================================================  BUSTOUT  ======================================================== */
#define I2C0_BUSTOUT_TOSEL_Pos            (31UL)                    /*!< TOSEL (Bit 31)                                        */
#define I2C0_BUSTOUT_TOSEL_Msk            (0x80000000UL)            /*!< TOSEL (Bitfield-Mask: 0x01)                           */
#define I2C0_BUSTOUT_BTO_Pos              (0UL)                     /*!< BTO (Bit 0)                                           */
#define I2C0_BUSTOUT_BTO_Msk              (0xffffUL)                /*!< BTO (Bitfield-Mask: 0xffff)                           */
/* ========================================================  INTREN  ========================================================= */
#define I2C0_INTREN_BTOIE_Pos             (23UL)                    /*!< BTOIE (Bit 23)                                        */
#define I2C0_INTREN_BTOIE_Msk             (0x800000UL)              /*!< BTOIE (Bitfield-Mask: 0x01)                           */
#define I2C0_INTREN_MOHIE_Pos             (22UL)                    /*!< MOHIE (Bit 22)                                        */
#define I2C0_INTREN_MOHIE_Msk             (0x400000UL)              /*!< MOHIE (Bitfield-Mask: 0x01)                           */
#define I2C0_INTREN_SWTXIE_Pos            (21UL)                    /*!< SWTXIE (Bit 21)                                       */
#define I2C0_INTREN_SWTXIE_Msk            (0x200000UL)              /*!< SWTXIE (Bitfield-Mask: 0x01)                          */
#define I2C0_INTREN_MTXAIE_Pos            (20UL)                    /*!< MTXAIE (Bit 20)                                       */
#define I2C0_INTREN_MTXAIE_Msk            (0x100000UL)              /*!< MTXAIE (Bitfield-Mask: 0x01)                          */
#define I2C0_INTREN_RXGCIE_Pos            (19UL)                    /*!< RXGCIE (Bit 19)                                       */
#define I2C0_INTREN_RXGCIE_Msk            (0x80000UL)               /*!< RXGCIE (Bitfield-Mask: 0x01)                          */
#define I2C0_INTREN_PECRXIE_Pos           (18UL)                    /*!< PECRXIE (Bit 18)                                      */
#define I2C0_INTREN_PECRXIE_Msk           (0x40000UL)               /*!< PECRXIE (Bitfield-Mask: 0x01)                         */
#define I2C0_INTREN_SEXTOIE_Pos           (17UL)                    /*!< SEXTOIE (Bit 17)                                      */
#define I2C0_INTREN_SEXTOIE_Msk           (0x20000UL)               /*!< SEXTOIE (Bitfield-Mask: 0x01)                         */
#define I2C0_INTREN_MEXTOIE_Pos           (16UL)                    /*!< MEXTOIE (Bit 16)                                      */
#define I2C0_INTREN_MEXTOIE_Msk           (0x10000UL)               /*!< MEXTOIE (Bitfield-Mask: 0x01)                         */
#define I2C0_INTREN_ALDETIE_Pos           (15UL)                    /*!< ALDETIE (Bit 15)                                      */
#define I2C0_INTREN_ALDETIE_Msk           (0x8000UL)                /*!< ALDETIE (Bitfield-Mask: 0x01)                         */
#define I2C0_INTREN_NACKIE_Pos            (14UL)                    /*!< NACKIE (Bit 14)                                       */
#define I2C0_INTREN_NACKIE_Msk            (0x4000UL)                /*!< NACKIE (Bitfield-Mask: 0x01)                          */
#define I2C0_INTREN_RSDETIE_Pos           (13UL)                    /*!< RSDETIE (Bit 13)                                      */
#define I2C0_INTREN_RSDETIE_Msk           (0x2000UL)                /*!< RSDETIE (Bitfield-Mask: 0x01)                         */
#define I2C0_INTREN_SPDETIE_Pos           (12UL)                    /*!< SPDETIE (Bit 12)                                      */
#define I2C0_INTREN_SPDETIE_Msk           (0x1000UL)                /*!< SPDETIE (Bitfield-Mask: 0x01)                         */
#define I2C0_INTREN_STDETIE_Pos           (11UL)                    /*!< STDETIE (Bit 11)                                      */
#define I2C0_INTREN_STDETIE_Msk           (0x800UL)                 /*!< STDETIE (Bitfield-Mask: 0x01)                         */
#define I2C0_INTREN_RXADIE_Pos            (10UL)                    /*!< RXADIE (Bit 10)                                       */
#define I2C0_INTREN_RXADIE_Msk            (0x400UL)                 /*!< RXADIE (Bitfield-Mask: 0x01)                          */
#define I2C0_INTREN_TXADIE_Pos            (9UL)                     /*!< TXADIE (Bit 9)                                        */
#define I2C0_INTREN_TXADIE_Msk            (0x200UL)                 /*!< TXADIE (Bitfield-Mask: 0x01)                          */
#define I2C0_INTREN_MDEIE_Pos             (8UL)                     /*!< MDEIE (Bit 8)                                         */
#define I2C0_INTREN_MDEIE_Msk             (0x100UL)                 /*!< MDEIE (Bitfield-Mask: 0x01)                           */
#define I2C0_INTREN_BUSEIE_Pos            (7UL)                     /*!< BUSEIE (Bit 7)                                        */
#define I2C0_INTREN_BUSEIE_Msk            (0x80UL)                  /*!< BUSEIE (Bitfield-Mask: 0x01)                          */
#define I2C0_INTREN_ARBFIE_Pos            (6UL)                     /*!< ARBFIE (Bit 6)                                        */
#define I2C0_INTREN_ARBFIE_Msk            (0x40UL)                  /*!< ARBFIE (Bitfield-Mask: 0x01)                          */
#define I2C0_INTREN_TXUFIE_Pos            (5UL)                     /*!< TXUFIE (Bit 5)                                        */
#define I2C0_INTREN_TXUFIE_Msk            (0x20UL)                  /*!< TXUFIE (Bitfield-Mask: 0x01)                          */
#define I2C0_INTREN_TXOFIE_Pos            (4UL)                     /*!< TXOFIE (Bit 4)                                        */
#define I2C0_INTREN_TXOFIE_Msk            (0x10UL)                  /*!< TXOFIE (Bitfield-Mask: 0x01)                          */
#define I2C0_INTREN_RXUFIE_Pos            (3UL)                     /*!< RXUFIE (Bit 3)                                        */
#define I2C0_INTREN_RXUFIE_Msk            (0x8UL)                   /*!< RXUFIE (Bitfield-Mask: 0x01)                          */
#define I2C0_INTREN_RXOFIE_Pos            (2UL)                     /*!< RXOFIE (Bit 2)                                        */
#define I2C0_INTREN_RXOFIE_Msk            (0x4UL)                   /*!< RXOFIE (Bitfield-Mask: 0x01)                          */
#define I2C0_INTREN_TXEIE_Pos             (1UL)                     /*!< TXEIE (Bit 1)                                         */
#define I2C0_INTREN_TXEIE_Msk             (0x2UL)                   /*!< TXEIE (Bitfield-Mask: 0x01)                           */
#define I2C0_INTREN_RXFIE_Pos             (0UL)                     /*!< RXFIE (Bit 0)                                         */
#define I2C0_INTREN_RXFIE_Msk             (0x1UL)                   /*!< RXFIE (Bitfield-Mask: 0x01)                           */
/* =========================================================  INTR  ========================================================== */
#define I2C0_INTR_RCNT_Pos                (24UL)                    /*!< RCNT (Bit 24)                                         */
#define I2C0_INTR_RCNT_Msk                (0xff000000UL)            /*!< RCNT (Bitfield-Mask: 0xff)                            */
#define I2C0_INTR_BTOI_Pos                (23UL)                    /*!< BTOI (Bit 23)                                         */
#define I2C0_INTR_BTOI_Msk                (0x800000UL)              /*!< BTOI (Bitfield-Mask: 0x01)                            */
#define I2C0_INTR_MOHI_Pos                (22UL)                    /*!< MOHI (Bit 22)                                         */
#define I2C0_INTR_MOHI_Msk                (0x400000UL)              /*!< MOHI (Bitfield-Mask: 0x01)                            */
#define I2C0_INTR_SWTXI_Pos               (21UL)                    /*!< SWTXI (Bit 21)                                        */
#define I2C0_INTR_SWTXI_Msk               (0x200000UL)              /*!< SWTXI (Bitfield-Mask: 0x01)                           */
#define I2C0_INTR_MTXAI_Pos               (20UL)                    /*!< MTXAI (Bit 20)                                        */
#define I2C0_INTR_MTXAI_Msk               (0x100000UL)              /*!< MTXAI (Bitfield-Mask: 0x01)                           */
#define I2C0_INTR_RXGCI_Pos               (19UL)                    /*!< RXGCI (Bit 19)                                        */
#define I2C0_INTR_RXGCI_Msk               (0x80000UL)               /*!< RXGCI (Bitfield-Mask: 0x01)                           */
#define I2C0_INTR_PECRXI_Pos              (18UL)                    /*!< PECRXI (Bit 18)                                       */
#define I2C0_INTR_PECRXI_Msk              (0x40000UL)               /*!< PECRXI (Bitfield-Mask: 0x01)                          */
#define I2C0_INTR_SEXTOI_Pos              (17UL)                    /*!< SEXTOI (Bit 17)                                       */
#define I2C0_INTR_SEXTOI_Msk              (0x20000UL)               /*!< SEXTOI (Bitfield-Mask: 0x01)                          */
#define I2C0_INTR_MEXTOI_Pos              (16UL)                    /*!< MEXTOI (Bit 16)                                       */
#define I2C0_INTR_MEXTOI_Msk              (0x10000UL)               /*!< MEXTOI (Bitfield-Mask: 0x01)                          */
#define I2C0_INTR_ALDETI_Pos              (15UL)                    /*!< ALDETI (Bit 15)                                       */
#define I2C0_INTR_ALDETI_Msk              (0x8000UL)                /*!< ALDETI (Bitfield-Mask: 0x01)                          */
#define I2C0_INTR_NACKI_Pos               (14UL)                    /*!< NACKI (Bit 14)                                        */
#define I2C0_INTR_NACKI_Msk               (0x4000UL)                /*!< NACKI (Bitfield-Mask: 0x01)                           */
#define I2C0_INTR_RSDETI_Pos              (13UL)                    /*!< RSDETI (Bit 13)                                       */
#define I2C0_INTR_RSDETI_Msk              (0x2000UL)                /*!< RSDETI (Bitfield-Mask: 0x01)                          */
#define I2C0_INTR_SPETI_Pos               (12UL)                    /*!< SPETI (Bit 12)                                        */
#define I2C0_INTR_SPETI_Msk               (0x1000UL)                /*!< SPETI (Bitfield-Mask: 0x01)                           */
#define I2C0_INTR_STDETI_Pos              (11UL)                    /*!< STDETI (Bit 11)                                       */
#define I2C0_INTR_STDETI_Msk              (0x800UL)                 /*!< STDETI (Bitfield-Mask: 0x01)                          */
#define I2C0_INTR_RXADI_Pos               (10UL)                    /*!< RXADI (Bit 10)                                        */
#define I2C0_INTR_RXADI_Msk               (0x400UL)                 /*!< RXADI (Bitfield-Mask: 0x01)                           */
#define I2C0_INTR_TXADI_Pos               (9UL)                     /*!< TXADI (Bit 9)                                         */
#define I2C0_INTR_TXADI_Msk               (0x200UL)                 /*!< TXADI (Bitfield-Mask: 0x01)                           */
#define I2C0_INTR_MDEI_Pos                (8UL)                     /*!< MDEI (Bit 8)                                          */
#define I2C0_INTR_MDEI_Msk                (0x100UL)                 /*!< MDEI (Bitfield-Mask: 0x01)                            */
#define I2C0_INTR_BUSEI_Pos               (7UL)                     /*!< BUSEI (Bit 7)                                         */
#define I2C0_INTR_BUSEI_Msk               (0x80UL)                  /*!< BUSEI (Bitfield-Mask: 0x01)                           */
#define I2C0_INTR_ARBFI_Pos               (6UL)                     /*!< ARBFI (Bit 6)                                         */
#define I2C0_INTR_ARBFI_Msk               (0x40UL)                  /*!< ARBFI (Bitfield-Mask: 0x01)                           */
#define I2C0_INTR_TXUFI_Pos               (5UL)                     /*!< TXUFI (Bit 5)                                         */
#define I2C0_INTR_TXUFI_Msk               (0x20UL)                  /*!< TXUFI (Bitfield-Mask: 0x01)                           */
#define I2C0_INTR_TXOFI_Pos               (4UL)                     /*!< TXOFI (Bit 4)                                         */
#define I2C0_INTR_TXOFI_Msk               (0x10UL)                  /*!< TXOFI (Bitfield-Mask: 0x01)                           */
#define I2C0_INTR_RXUFI_Pos               (3UL)                     /*!< RXUFI (Bit 3)                                         */
#define I2C0_INTR_RXUFI_Msk               (0x8UL)                   /*!< RXUFI (Bitfield-Mask: 0x01)                           */
#define I2C0_INTR_RXOFI_Pos               (2UL)                     /*!< RXOFI (Bit 2)                                         */
#define I2C0_INTR_RXOFI_Msk               (0x4UL)                   /*!< RXOFI (Bitfield-Mask: 0x01)                           */
#define I2C0_INTR_TXEI_Pos                (1UL)                     /*!< TXEI (Bit 1)                                          */
#define I2C0_INTR_TXEI_Msk                (0x2UL)                   /*!< TXEI (Bitfield-Mask: 0x01)                            */
#define I2C0_INTR_RXFI_Pos                (0UL)                     /*!< RXFI (Bit 0)                                          */
#define I2C0_INTR_RXFI_Msk                (0x1UL)                   /*!< RXFI (Bitfield-Mask: 0x01)                            */
/* ========================================================  STATUS  ========================================================= */
#define I2C0_STATUS_RFF_Pos               (30UL)                    /*!< RFF (Bit 30)                                          */
#define I2C0_STATUS_RFF_Msk               (0x40000000UL)            /*!< RFF (Bitfield-Mask: 0x01)                             */
#define I2C0_STATUS_RFE_Pos               (29UL)                    /*!< RFE (Bit 29)                                          */
#define I2C0_STATUS_RFE_Msk               (0x20000000UL)            /*!< RFE (Bitfield-Mask: 0x01)                             */
#define I2C0_STATUS_RXFLR_Pos             (24UL)                    /*!< RXFLR (Bit 24)                                        */
#define I2C0_STATUS_RXFLR_Msk             (0x1f000000UL)            /*!< RXFLR (Bitfield-Mask: 0x1f)                           */
#define I2C0_STATUS_TFF_Pos               (22UL)                    /*!< TFF (Bit 22)                                          */
#define I2C0_STATUS_TFF_Msk               (0x400000UL)              /*!< TFF (Bitfield-Mask: 0x01)                             */
#define I2C0_STATUS_TFE_Pos               (21UL)                    /*!< TFE (Bit 21)                                          */
#define I2C0_STATUS_TFE_Msk               (0x200000UL)              /*!< TFE (Bitfield-Mask: 0x01)                             */
#define I2C0_STATUS_TXFLR_Pos             (16UL)                    /*!< TXFLR (Bit 16)                                        */
#define I2C0_STATUS_TXFLR_Msk             (0x1f0000UL)              /*!< TXFLR (Bitfield-Mask: 0x1f)                           */
#define I2C0_STATUS_ARBSTA_Pos            (2UL)                     /*!< ARBSTA (Bit 2)                                        */
#define I2C0_STATUS_ARBSTA_Msk            (0xcUL)                   /*!< ARBSTA (Bitfield-Mask: 0x03)                          */
#define I2C0_STATUS_BUSBSY_Pos            (1UL)                     /*!< BUSBSY (Bit 1)                                        */
#define I2C0_STATUS_BUSBSY_Msk            (0x2UL)                   /*!< BUSBSY (Bitfield-Mask: 0x01)                          */
#define I2C0_STATUS_FSMBSY_Pos            (0UL)                     /*!< FSMBSY (Bit 0)                                        */
#define I2C0_STATUS_FSMBSY_Msk            (0x1UL)                   /*!< FSMBSY (Bitfield-Mask: 0x01)                          */
/* ========================================================  TXDATA  ========================================================= */
#define I2C0_TXDATA_TXDATA_Pos            (0UL)                     /*!< TXDATA (Bit 0)                                        */
#define I2C0_TXDATA_TXDATA_Msk            (0xffUL)                  /*!< TXDATA (Bitfield-Mask: 0xff)                          */
/* ========================================================  RXDATA  ========================================================= */
#define I2C0_RXDATA_RXDATA_Pos            (0UL)                     /*!< RXDATA (Bit 0)                                        */
#define I2C0_RXDATA_RXDATA_Msk            (0xffUL)                  /*!< RXDATA (Bitfield-Mask: 0xff)                          */
/* ========================================================  RXADDR  ========================================================= */
#define I2C0_RXADDR_ADDR_Pos              (1UL)                     /*!< ADDR (Bit 1)                                          */
#define I2C0_RXADDR_ADDR_Msk              (0xfeUL)                  /*!< ADDR (Bitfield-Mask: 0x7f)                            */
#define I2C0_RXADDR_DIR_Pos               (0UL)                     /*!< DIR (Bit 0)                                           */
#define I2C0_RXADDR_DIR_Msk               (0x1UL)                   /*!< DIR (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           I2C1                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  ENABLE  ========================================================= */
#define I2C1_ENABLE_HDRX_Pos              (18UL)                    /*!< HDRX (Bit 18)                                         */
#define I2C1_ENABLE_HDRX_Msk              (0xc0000UL)               /*!< HDRX (Bitfield-Mask: 0x03)                            */
#define I2C1_ENABLE_NSTCH_Pos             (17UL)                    /*!< NSTCH (Bit 17)                                        */
#define I2C1_ENABLE_NSTCH_Msk             (0x20000UL)               /*!< NSTCH (Bitfield-Mask: 0x01)                           */
#define I2C1_ENABLE_MSTCH_Pos             (16UL)                    /*!< MSTCH (Bit 16)                                        */
#define I2C1_ENABLE_MSTCH_Msk             (0x10000UL)               /*!< MSTCH (Bitfield-Mask: 0x01)                           */
#define I2C1_ENABLE_SMTOEN_Pos            (15UL)                    /*!< SMTOEN (Bit 15)                                       */
#define I2C1_ENABLE_SMTOEN_Msk            (0x8000UL)                /*!< SMTOEN (Bitfield-Mask: 0x01)                          */
#define I2C1_ENABLE_SMHEN_Pos             (14UL)                    /*!< SMHEN (Bit 14)                                        */
#define I2C1_ENABLE_SMHEN_Msk             (0x4000UL)                /*!< SMHEN (Bitfield-Mask: 0x01)                           */
#define I2C1_ENABLE_SMARPEN_Pos           (13UL)                    /*!< SMARPEN (Bit 13)                                      */
#define I2C1_ENABLE_SMARPEN_Msk           (0x2000UL)                /*!< SMARPEN (Bitfield-Mask: 0x01)                         */
#define I2C1_ENABLE_SMALEN_Pos            (12UL)                    /*!< SMALEN (Bit 12)                                       */
#define I2C1_ENABLE_SMALEN_Msk            (0x1000UL)                /*!< SMALEN (Bitfield-Mask: 0x01)                          */
#define I2C1_ENABLE_OSAEN_Pos             (11UL)                    /*!< OSAEN (Bit 11)                                        */
#define I2C1_ENABLE_OSAEN_Msk             (0x800UL)                 /*!< OSAEN (Bitfield-Mask: 0x01)                           */
#define I2C1_ENABLE_GCEN_Pos              (10UL)                    /*!< GCEN (Bit 10)                                         */
#define I2C1_ENABLE_GCEN_Msk              (0x400UL)                 /*!< GCEN (Bitfield-Mask: 0x01)                            */
#define I2C1_ENABLE_A10BEN_Pos            (9UL)                     /*!< A10BEN (Bit 9)                                        */
#define I2C1_ENABLE_A10BEN_Msk            (0x200UL)                 /*!< A10BEN (Bitfield-Mask: 0x01)                          */
#define I2C1_ENABLE_MSTEN_Pos             (8UL)                     /*!< MSTEN (Bit 8)                                         */
#define I2C1_ENABLE_MSTEN_Msk             (0x100UL)                 /*!< MSTEN (Bitfield-Mask: 0x01)                           */
#define I2C1_ENABLE_RFHSEN_Pos            (7UL)                     /*!< RFHSEN (Bit 7)                                        */
#define I2C1_ENABLE_RFHSEN_Msk            (0x80UL)                  /*!< RFHSEN (Bitfield-Mask: 0x01)                          */
#define I2C1_ENABLE_DMATXEN_Pos           (6UL)                     /*!< DMATXEN (Bit 6)                                       */
#define I2C1_ENABLE_DMATXEN_Msk           (0x40UL)                  /*!< DMATXEN (Bitfield-Mask: 0x01)                         */
#define I2C1_ENABLE_DMARXEN_Pos           (5UL)                     /*!< DMARXEN (Bit 5)                                       */
#define I2C1_ENABLE_DMARXEN_Msk           (0x20UL)                  /*!< DMARXEN (Bitfield-Mask: 0x01)                         */
#define I2C1_ENABLE_RLSCMD_Pos            (4UL)                     /*!< RLSCMD (Bit 4)                                        */
#define I2C1_ENABLE_RLSCMD_Msk            (0x10UL)                  /*!< RLSCMD (Bitfield-Mask: 0x01)                          */
#define I2C1_ENABLE_TFRST_Pos             (3UL)                     /*!< TFRST (Bit 3)                                         */
#define I2C1_ENABLE_TFRST_Msk             (0x8UL)                   /*!< TFRST (Bitfield-Mask: 0x01)                           */
#define I2C1_ENABLE_RFRST_Pos             (2UL)                     /*!< RFRST (Bit 2)                                         */
#define I2C1_ENABLE_RFRST_Msk             (0x4UL)                   /*!< RFRST (Bitfield-Mask: 0x01)                           */
#define I2C1_ENABLE_UDRCFG_Pos            (1UL)                     /*!< UDRCFG (Bit 1)                                        */
#define I2C1_ENABLE_UDRCFG_Msk            (0x2UL)                   /*!< UDRCFG (Bitfield-Mask: 0x01)                          */
#define I2C1_ENABLE_I2CEN_Pos             (0UL)                     /*!< I2CEN (Bit 0)                                         */
#define I2C1_ENABLE_I2CEN_Msk             (0x1UL)                   /*!< I2CEN (Bitfield-Mask: 0x01)                           */
/* =========================================================  CTRL  ========================================================== */
#define I2C1_CTRL_AUTOEND_Pos             (14UL)                    /*!< AUTOEND (Bit 14)                                      */
#define I2C1_CTRL_AUTOEND_Msk             (0x4000UL)                /*!< AUTOEND (Bitfield-Mask: 0x01)                         */
#define I2C1_CTRL_MODE10B_Pos             (13UL)                    /*!< MODE10B (Bit 13)                                      */
#define I2C1_CTRL_MODE10B_Msk             (0x2000UL)                /*!< MODE10B (Bitfield-Mask: 0x01)                         */
#define I2C1_CTRL_PECBYTE_Pos             (12UL)                    /*!< PECBYTE (Bit 12)                                      */
#define I2C1_CTRL_PECBYTE_Msk             (0x1000UL)                /*!< PECBYTE (Bitfield-Mask: 0x01)                         */
#define I2C1_CTRL_NACK_Pos                (11UL)                    /*!< NACK (Bit 11)                                         */
#define I2C1_CTRL_NACK_Msk                (0x800UL)                 /*!< NACK (Bitfield-Mask: 0x01)                            */
#define I2C1_CTRL_START_Pos               (10UL)                    /*!< START (Bit 10)                                        */
#define I2C1_CTRL_START_Msk               (0x400UL)                 /*!< START (Bitfield-Mask: 0x01)                           */
#define I2C1_CTRL_STOP_Pos                (9UL)                     /*!< STOP (Bit 9)                                          */
#define I2C1_CTRL_STOP_Msk                (0x200UL)                 /*!< STOP (Bitfield-Mask: 0x01)                            */
#define I2C1_CTRL_DIRECT_Pos              (8UL)                     /*!< DIRECT (Bit 8)                                        */
#define I2C1_CTRL_DIRECT_Msk              (0x100UL)                 /*!< DIRECT (Bitfield-Mask: 0x01)                          */
#define I2C1_CTRL_I2CCNT_Pos              (0UL)                     /*!< I2CCNT (Bit 0)                                        */
#define I2C1_CTRL_I2CCNT_Msk              (0xffUL)                  /*!< I2CCNT (Bitfield-Mask: 0xff)                          */
/* =========================================================  BAUD  ========================================================== */
#define I2C1_BAUD_SCLHCNT_Pos             (16UL)                    /*!< SCLHCNT (Bit 16)                                      */
#define I2C1_BAUD_SCLHCNT_Msk             (0x3ff0000UL)             /*!< SCLHCNT (Bitfield-Mask: 0x3ff)                        */
#define I2C1_BAUD_SCLLCNT_Pos             (0UL)                     /*!< SCLLCNT (Bit 0)                                       */
#define I2C1_BAUD_SCLLCNT_Msk             (0x3ffUL)                 /*!< SCLLCNT (Bitfield-Mask: 0x3ff)                        */
/* =========================================================  UDRDR  ========================================================= */
#define I2C1_UDRDR_UDRDR_Pos              (0UL)                     /*!< UDRDR (Bit 0)                                         */
#define I2C1_UDRDR_UDRDR_Msk              (0xffUL)                  /*!< UDRDR (Bitfield-Mask: 0xff)                           */
/* =======================================================  FIFOCTRL  ======================================================== */
#define I2C1_FIFOCTRL_RXFTLR_Pos          (4UL)                     /*!< RXFTLR (Bit 4)                                        */
#define I2C1_FIFOCTRL_RXFTLR_Msk          (0xf0UL)                  /*!< RXFTLR (Bitfield-Mask: 0x0f)                          */
#define I2C1_FIFOCTRL_TXFTLR_Pos          (0UL)                     /*!< TXFTLR (Bit 0)                                        */
#define I2C1_FIFOCTRL_TXFTLR_Msk          (0xfUL)                   /*!< TXFTLR (Bitfield-Mask: 0x0f)                          */
/* ==========================================================  TAR  ========================================================== */
#define I2C1_TAR_TAR_Pos                  (0UL)                     /*!< TAR (Bit 0)                                           */
#define I2C1_TAR_TAR_Msk                  (0x3ffUL)                 /*!< TAR (Bitfield-Mask: 0x3ff)                            */
/* ==========================================================  SAR  ========================================================== */
#define I2C1_SAR_SAR_Pos                  (0UL)                     /*!< SAR (Bit 0)                                           */
#define I2C1_SAR_SAR_Msk                  (0x3ffUL)                 /*!< SAR (Bitfield-Mask: 0x3ff)                            */
/* =========================================================  OSAR  ========================================================== */
#define I2C1_OSAR_OSAM_Pos                (16UL)                    /*!< OSAM (Bit 16)                                         */
#define I2C1_OSAR_OSAM_Msk                (0x3ff0000UL)             /*!< OSAM (Bitfield-Mask: 0x3ff)                           */
#define I2C1_OSAR_OSAR_Pos                (0UL)                     /*!< OSAR (Bit 0)                                          */
#define I2C1_OSAR_OSAR_Msk                (0x3ffUL)                 /*!< OSAR (Bitfield-Mask: 0x3ff)                           */
/* ==========================================================  PEC  ========================================================== */
#define I2C1_PEC_IDPEC_Pos                (8UL)                     /*!< IDPEC (Bit 8)                                         */
#define I2C1_PEC_IDPEC_Msk                (0xff00UL)                /*!< IDPEC (Bitfield-Mask: 0xff)                           */
#define I2C1_PEC_RXPEC_Pos                (0UL)                     /*!< RXPEC (Bit 0)                                         */
#define I2C1_PEC_RXPEC_Msk                (0xffUL)                  /*!< RXPEC (Bitfield-Mask: 0xff)                           */
/* ========================================================  TIMING  ========================================================= */
#define I2C1_TIMING_SPKLEN_Pos            (24UL)                    /*!< SPKLEN (Bit 24)                                       */
#define I2C1_TIMING_SPKLEN_Msk            (0xff000000UL)            /*!< SPKLEN (Bitfield-Mask: 0xff)                          */
#define I2C1_TIMING_SLVSUDAT_Pos          (16UL)                    /*!< SLVSUDAT (Bit 16)                                     */
#define I2C1_TIMING_SLVSUDAT_Msk          (0xff0000UL)              /*!< SLVSUDAT (Bitfield-Mask: 0xff)                        */
#define I2C1_TIMING_SUDAT_Pos             (8UL)                     /*!< SUDAT (Bit 8)                                         */
#define I2C1_TIMING_SUDAT_Msk             (0xff00UL)                /*!< SUDAT (Bitfield-Mask: 0xff)                           */
#define I2C1_TIMING_HDDAT_Pos             (0UL)                     /*!< HDDAT (Bit 0)                                         */
#define I2C1_TIMING_HDDAT_Msk             (0xffUL)                  /*!< HDDAT (Bitfield-Mask: 0xff)                           */
/* ========================================================  TIMEOUT  ======================================================== */
#define I2C1_TIMEOUT_SEXTTO_Pos           (16UL)                    /*!< SEXTTO (Bit 16)                                       */
#define I2C1_TIMEOUT_SEXTTO_Msk           (0xffff0000UL)            /*!< SEXTTO (Bitfield-Mask: 0xffff)                        */
#define I2C1_TIMEOUT_MEXTTO_Pos           (0UL)                     /*!< MEXTTO (Bit 0)                                        */
#define I2C1_TIMEOUT_MEXTTO_Msk           (0xffffUL)                /*!< MEXTTO (Bitfield-Mask: 0xffff)                        */
/* ========================================================  BUSTOUT  ======================================================== */
#define I2C1_BUSTOUT_TOSEL_Pos            (31UL)                    /*!< TOSEL (Bit 31)                                        */
#define I2C1_BUSTOUT_TOSEL_Msk            (0x80000000UL)            /*!< TOSEL (Bitfield-Mask: 0x01)                           */
#define I2C1_BUSTOUT_BTO_Pos              (0UL)                     /*!< BTO (Bit 0)                                           */
#define I2C1_BUSTOUT_BTO_Msk              (0xffffUL)                /*!< BTO (Bitfield-Mask: 0xffff)                           */
/* ========================================================  INTREN  ========================================================= */
#define I2C1_INTREN_BTOIE_Pos             (23UL)                    /*!< BTOIE (Bit 23)                                        */
#define I2C1_INTREN_BTOIE_Msk             (0x800000UL)              /*!< BTOIE (Bitfield-Mask: 0x01)                           */
#define I2C1_INTREN_MOHIE_Pos             (22UL)                    /*!< MOHIE (Bit 22)                                        */
#define I2C1_INTREN_MOHIE_Msk             (0x400000UL)              /*!< MOHIE (Bitfield-Mask: 0x01)                           */
#define I2C1_INTREN_SWTXIE_Pos            (21UL)                    /*!< SWTXIE (Bit 21)                                       */
#define I2C1_INTREN_SWTXIE_Msk            (0x200000UL)              /*!< SWTXIE (Bitfield-Mask: 0x01)                          */
#define I2C1_INTREN_MTXAIE_Pos            (20UL)                    /*!< MTXAIE (Bit 20)                                       */
#define I2C1_INTREN_MTXAIE_Msk            (0x100000UL)              /*!< MTXAIE (Bitfield-Mask: 0x01)                          */
#define I2C1_INTREN_RXGCIE_Pos            (19UL)                    /*!< RXGCIE (Bit 19)                                       */
#define I2C1_INTREN_RXGCIE_Msk            (0x80000UL)               /*!< RXGCIE (Bitfield-Mask: 0x01)                          */
#define I2C1_INTREN_PECRXIE_Pos           (18UL)                    /*!< PECRXIE (Bit 18)                                      */
#define I2C1_INTREN_PECRXIE_Msk           (0x40000UL)               /*!< PECRXIE (Bitfield-Mask: 0x01)                         */
#define I2C1_INTREN_SEXTOIE_Pos           (17UL)                    /*!< SEXTOIE (Bit 17)                                      */
#define I2C1_INTREN_SEXTOIE_Msk           (0x20000UL)               /*!< SEXTOIE (Bitfield-Mask: 0x01)                         */
#define I2C1_INTREN_MEXTOIE_Pos           (16UL)                    /*!< MEXTOIE (Bit 16)                                      */
#define I2C1_INTREN_MEXTOIE_Msk           (0x10000UL)               /*!< MEXTOIE (Bitfield-Mask: 0x01)                         */
#define I2C1_INTREN_ALDETIE_Pos           (15UL)                    /*!< ALDETIE (Bit 15)                                      */
#define I2C1_INTREN_ALDETIE_Msk           (0x8000UL)                /*!< ALDETIE (Bitfield-Mask: 0x01)                         */
#define I2C1_INTREN_NACKIE_Pos            (14UL)                    /*!< NACKIE (Bit 14)                                       */
#define I2C1_INTREN_NACKIE_Msk            (0x4000UL)                /*!< NACKIE (Bitfield-Mask: 0x01)                          */
#define I2C1_INTREN_RSDETIE_Pos           (13UL)                    /*!< RSDETIE (Bit 13)                                      */
#define I2C1_INTREN_RSDETIE_Msk           (0x2000UL)                /*!< RSDETIE (Bitfield-Mask: 0x01)                         */
#define I2C1_INTREN_SPDETIE_Pos           (12UL)                    /*!< SPDETIE (Bit 12)                                      */
#define I2C1_INTREN_SPDETIE_Msk           (0x1000UL)                /*!< SPDETIE (Bitfield-Mask: 0x01)                         */
#define I2C1_INTREN_STDETIE_Pos           (11UL)                    /*!< STDETIE (Bit 11)                                      */
#define I2C1_INTREN_STDETIE_Msk           (0x800UL)                 /*!< STDETIE (Bitfield-Mask: 0x01)                         */
#define I2C1_INTREN_RXADIE_Pos            (10UL)                    /*!< RXADIE (Bit 10)                                       */
#define I2C1_INTREN_RXADIE_Msk            (0x400UL)                 /*!< RXADIE (Bitfield-Mask: 0x01)                          */
#define I2C1_INTREN_TXADIE_Pos            (9UL)                     /*!< TXADIE (Bit 9)                                        */
#define I2C1_INTREN_TXADIE_Msk            (0x200UL)                 /*!< TXADIE (Bitfield-Mask: 0x01)                          */
#define I2C1_INTREN_MDEIE_Pos             (8UL)                     /*!< MDEIE (Bit 8)                                         */
#define I2C1_INTREN_MDEIE_Msk             (0x100UL)                 /*!< MDEIE (Bitfield-Mask: 0x01)                           */
#define I2C1_INTREN_BUSEIE_Pos            (7UL)                     /*!< BUSEIE (Bit 7)                                        */
#define I2C1_INTREN_BUSEIE_Msk            (0x80UL)                  /*!< BUSEIE (Bitfield-Mask: 0x01)                          */
#define I2C1_INTREN_ARBFIE_Pos            (6UL)                     /*!< ARBFIE (Bit 6)                                        */
#define I2C1_INTREN_ARBFIE_Msk            (0x40UL)                  /*!< ARBFIE (Bitfield-Mask: 0x01)                          */
#define I2C1_INTREN_TXUFIE_Pos            (5UL)                     /*!< TXUFIE (Bit 5)                                        */
#define I2C1_INTREN_TXUFIE_Msk            (0x20UL)                  /*!< TXUFIE (Bitfield-Mask: 0x01)                          */
#define I2C1_INTREN_TXOFIE_Pos            (4UL)                     /*!< TXOFIE (Bit 4)                                        */
#define I2C1_INTREN_TXOFIE_Msk            (0x10UL)                  /*!< TXOFIE (Bitfield-Mask: 0x01)                          */
#define I2C1_INTREN_RXUFIE_Pos            (3UL)                     /*!< RXUFIE (Bit 3)                                        */
#define I2C1_INTREN_RXUFIE_Msk            (0x8UL)                   /*!< RXUFIE (Bitfield-Mask: 0x01)                          */
#define I2C1_INTREN_RXOFIE_Pos            (2UL)                     /*!< RXOFIE (Bit 2)                                        */
#define I2C1_INTREN_RXOFIE_Msk            (0x4UL)                   /*!< RXOFIE (Bitfield-Mask: 0x01)                          */
#define I2C1_INTREN_TXEIE_Pos             (1UL)                     /*!< TXEIE (Bit 1)                                         */
#define I2C1_INTREN_TXEIE_Msk             (0x2UL)                   /*!< TXEIE (Bitfield-Mask: 0x01)                           */
#define I2C1_INTREN_RXFIE_Pos             (0UL)                     /*!< RXFIE (Bit 0)                                         */
#define I2C1_INTREN_RXFIE_Msk             (0x1UL)                   /*!< RXFIE (Bitfield-Mask: 0x01)                           */
/* =========================================================  INTR  ========================================================== */
#define I2C1_INTR_RCNT_Pos                (24UL)                    /*!< RCNT (Bit 24)                                         */
#define I2C1_INTR_RCNT_Msk                (0xff000000UL)            /*!< RCNT (Bitfield-Mask: 0xff)                            */
#define I2C1_INTR_BTOI_Pos                (23UL)                    /*!< BTOI (Bit 23)                                         */
#define I2C1_INTR_BTOI_Msk                (0x800000UL)              /*!< BTOI (Bitfield-Mask: 0x01)                            */
#define I2C1_INTR_MOHI_Pos                (22UL)                    /*!< MOHI (Bit 22)                                         */
#define I2C1_INTR_MOHI_Msk                (0x400000UL)              /*!< MOHI (Bitfield-Mask: 0x01)                            */
#define I2C1_INTR_SWTXI_Pos               (21UL)                    /*!< SWTXI (Bit 21)                                        */
#define I2C1_INTR_SWTXI_Msk               (0x200000UL)              /*!< SWTXI (Bitfield-Mask: 0x01)                           */
#define I2C1_INTR_MTXAI_Pos               (20UL)                    /*!< MTXAI (Bit 20)                                        */
#define I2C1_INTR_MTXAI_Msk               (0x100000UL)              /*!< MTXAI (Bitfield-Mask: 0x01)                           */
#define I2C1_INTR_RXGCI_Pos               (19UL)                    /*!< RXGCI (Bit 19)                                        */
#define I2C1_INTR_RXGCI_Msk               (0x80000UL)               /*!< RXGCI (Bitfield-Mask: 0x01)                           */
#define I2C1_INTR_PECRXI_Pos              (18UL)                    /*!< PECRXI (Bit 18)                                       */
#define I2C1_INTR_PECRXI_Msk              (0x40000UL)               /*!< PECRXI (Bitfield-Mask: 0x01)                          */
#define I2C1_INTR_SEXTOI_Pos              (17UL)                    /*!< SEXTOI (Bit 17)                                       */
#define I2C1_INTR_SEXTOI_Msk              (0x20000UL)               /*!< SEXTOI (Bitfield-Mask: 0x01)                          */
#define I2C1_INTR_MEXTOI_Pos              (16UL)                    /*!< MEXTOI (Bit 16)                                       */
#define I2C1_INTR_MEXTOI_Msk              (0x10000UL)               /*!< MEXTOI (Bitfield-Mask: 0x01)                          */
#define I2C1_INTR_ALDETI_Pos              (15UL)                    /*!< ALDETI (Bit 15)                                       */
#define I2C1_INTR_ALDETI_Msk              (0x8000UL)                /*!< ALDETI (Bitfield-Mask: 0x01)                          */
#define I2C1_INTR_NACKI_Pos               (14UL)                    /*!< NACKI (Bit 14)                                        */
#define I2C1_INTR_NACKI_Msk               (0x4000UL)                /*!< NACKI (Bitfield-Mask: 0x01)                           */
#define I2C1_INTR_RSDETI_Pos              (13UL)                    /*!< RSDETI (Bit 13)                                       */
#define I2C1_INTR_RSDETI_Msk              (0x2000UL)                /*!< RSDETI (Bitfield-Mask: 0x01)                          */
#define I2C1_INTR_SPETI_Pos               (12UL)                    /*!< SPETI (Bit 12)                                        */
#define I2C1_INTR_SPETI_Msk               (0x1000UL)                /*!< SPETI (Bitfield-Mask: 0x01)                           */
#define I2C1_INTR_STDETI_Pos              (11UL)                    /*!< STDETI (Bit 11)                                       */
#define I2C1_INTR_STDETI_Msk              (0x800UL)                 /*!< STDETI (Bitfield-Mask: 0x01)                          */
#define I2C1_INTR_RXADI_Pos               (10UL)                    /*!< RXADI (Bit 10)                                        */
#define I2C1_INTR_RXADI_Msk               (0x400UL)                 /*!< RXADI (Bitfield-Mask: 0x01)                           */
#define I2C1_INTR_TXADI_Pos               (9UL)                     /*!< TXADI (Bit 9)                                         */
#define I2C1_INTR_TXADI_Msk               (0x200UL)                 /*!< TXADI (Bitfield-Mask: 0x01)                           */
#define I2C1_INTR_MDEI_Pos                (8UL)                     /*!< MDEI (Bit 8)                                          */
#define I2C1_INTR_MDEI_Msk                (0x100UL)                 /*!< MDEI (Bitfield-Mask: 0x01)                            */
#define I2C1_INTR_BUSEI_Pos               (7UL)                     /*!< BUSEI (Bit 7)                                         */
#define I2C1_INTR_BUSEI_Msk               (0x80UL)                  /*!< BUSEI (Bitfield-Mask: 0x01)                           */
#define I2C1_INTR_ARBFI_Pos               (6UL)                     /*!< ARBFI (Bit 6)                                         */
#define I2C1_INTR_ARBFI_Msk               (0x40UL)                  /*!< ARBFI (Bitfield-Mask: 0x01)                           */
#define I2C1_INTR_TXUFI_Pos               (5UL)                     /*!< TXUFI (Bit 5)                                         */
#define I2C1_INTR_TXUFI_Msk               (0x20UL)                  /*!< TXUFI (Bitfield-Mask: 0x01)                           */
#define I2C1_INTR_TXOFI_Pos               (4UL)                     /*!< TXOFI (Bit 4)                                         */
#define I2C1_INTR_TXOFI_Msk               (0x10UL)                  /*!< TXOFI (Bitfield-Mask: 0x01)                           */
#define I2C1_INTR_RXUFI_Pos               (3UL)                     /*!< RXUFI (Bit 3)                                         */
#define I2C1_INTR_RXUFI_Msk               (0x8UL)                   /*!< RXUFI (Bitfield-Mask: 0x01)                           */
#define I2C1_INTR_RXOFI_Pos               (2UL)                     /*!< RXOFI (Bit 2)                                         */
#define I2C1_INTR_RXOFI_Msk               (0x4UL)                   /*!< RXOFI (Bitfield-Mask: 0x01)                           */
#define I2C1_INTR_TXEI_Pos                (1UL)                     /*!< TXEI (Bit 1)                                          */
#define I2C1_INTR_TXEI_Msk                (0x2UL)                   /*!< TXEI (Bitfield-Mask: 0x01)                            */
#define I2C1_INTR_RXFI_Pos                (0UL)                     /*!< RXFI (Bit 0)                                          */
#define I2C1_INTR_RXFI_Msk                (0x1UL)                   /*!< RXFI (Bitfield-Mask: 0x01)                            */
/* ========================================================  STATUS  ========================================================= */
#define I2C1_STATUS_RFF_Pos               (30UL)                    /*!< RFF (Bit 30)                                          */
#define I2C1_STATUS_RFF_Msk               (0x40000000UL)            /*!< RFF (Bitfield-Mask: 0x01)                             */
#define I2C1_STATUS_RFE_Pos               (29UL)                    /*!< RFE (Bit 29)                                          */
#define I2C1_STATUS_RFE_Msk               (0x20000000UL)            /*!< RFE (Bitfield-Mask: 0x01)                             */
#define I2C1_STATUS_RXFLR_Pos             (24UL)                    /*!< RXFLR (Bit 24)                                        */
#define I2C1_STATUS_RXFLR_Msk             (0x1f000000UL)            /*!< RXFLR (Bitfield-Mask: 0x1f)                           */
#define I2C1_STATUS_TFF_Pos               (22UL)                    /*!< TFF (Bit 22)                                          */
#define I2C1_STATUS_TFF_Msk               (0x400000UL)              /*!< TFF (Bitfield-Mask: 0x01)                             */
#define I2C1_STATUS_TFE_Pos               (21UL)                    /*!< TFE (Bit 21)                                          */
#define I2C1_STATUS_TFE_Msk               (0x200000UL)              /*!< TFE (Bitfield-Mask: 0x01)                             */
#define I2C1_STATUS_TXFLR_Pos             (16UL)                    /*!< TXFLR (Bit 16)                                        */
#define I2C1_STATUS_TXFLR_Msk             (0x1f0000UL)              /*!< TXFLR (Bitfield-Mask: 0x1f)                           */
#define I2C1_STATUS_ARBSTA_Pos            (2UL)                     /*!< ARBSTA (Bit 2)                                        */
#define I2C1_STATUS_ARBSTA_Msk            (0xcUL)                   /*!< ARBSTA (Bitfield-Mask: 0x03)                          */
#define I2C1_STATUS_BUSBSY_Pos            (1UL)                     /*!< BUSBSY (Bit 1)                                        */
#define I2C1_STATUS_BUSBSY_Msk            (0x2UL)                   /*!< BUSBSY (Bitfield-Mask: 0x01)                          */
#define I2C1_STATUS_FSMBSY_Pos            (0UL)                     /*!< FSMBSY (Bit 0)                                        */
#define I2C1_STATUS_FSMBSY_Msk            (0x1UL)                   /*!< FSMBSY (Bitfield-Mask: 0x01)                          */
/* ========================================================  TXDATA  ========================================================= */
#define I2C1_TXDATA_TXDATA_Pos            (0UL)                     /*!< TXDATA (Bit 0)                                        */
#define I2C1_TXDATA_TXDATA_Msk            (0xffUL)                  /*!< TXDATA (Bitfield-Mask: 0xff)                          */
/* ========================================================  RXDATA  ========================================================= */
#define I2C1_RXDATA_RXDATA_Pos            (0UL)                     /*!< RXDATA (Bit 0)                                        */
#define I2C1_RXDATA_RXDATA_Msk            (0xffUL)                  /*!< RXDATA (Bitfield-Mask: 0xff)                          */
/* ========================================================  RXADDR  ========================================================= */
#define I2C1_RXADDR_ADDR_Pos              (1UL)                     /*!< ADDR (Bit 1)                                          */
#define I2C1_RXADDR_ADDR_Msk              (0xfeUL)                  /*!< ADDR (Bitfield-Mask: 0x7f)                            */
#define I2C1_RXADDR_DIR_Pos               (0UL)                     /*!< DIR (Bit 0)                                           */
#define I2C1_RXADDR_DIR_Msk               (0x1UL)                   /*!< DIR (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           I2C2                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  ENABLE  ========================================================= */
#define I2C2_ENABLE_HDRX_Pos              (18UL)                    /*!< HDRX (Bit 18)                                         */
#define I2C2_ENABLE_HDRX_Msk              (0xc0000UL)               /*!< HDRX (Bitfield-Mask: 0x03)                            */
#define I2C2_ENABLE_NSTCH_Pos             (17UL)                    /*!< NSTCH (Bit 17)                                        */
#define I2C2_ENABLE_NSTCH_Msk             (0x20000UL)               /*!< NSTCH (Bitfield-Mask: 0x01)                           */
#define I2C2_ENABLE_MSTCH_Pos             (16UL)                    /*!< MSTCH (Bit 16)                                        */
#define I2C2_ENABLE_MSTCH_Msk             (0x10000UL)               /*!< MSTCH (Bitfield-Mask: 0x01)                           */
#define I2C2_ENABLE_SMTOEN_Pos            (15UL)                    /*!< SMTOEN (Bit 15)                                       */
#define I2C2_ENABLE_SMTOEN_Msk            (0x8000UL)                /*!< SMTOEN (Bitfield-Mask: 0x01)                          */
#define I2C2_ENABLE_SMHEN_Pos             (14UL)                    /*!< SMHEN (Bit 14)                                        */
#define I2C2_ENABLE_SMHEN_Msk             (0x4000UL)                /*!< SMHEN (Bitfield-Mask: 0x01)                           */
#define I2C2_ENABLE_SMARPEN_Pos           (13UL)                    /*!< SMARPEN (Bit 13)                                      */
#define I2C2_ENABLE_SMARPEN_Msk           (0x2000UL)                /*!< SMARPEN (Bitfield-Mask: 0x01)                         */
#define I2C2_ENABLE_SMALEN_Pos            (12UL)                    /*!< SMALEN (Bit 12)                                       */
#define I2C2_ENABLE_SMALEN_Msk            (0x1000UL)                /*!< SMALEN (Bitfield-Mask: 0x01)                          */
#define I2C2_ENABLE_OSAEN_Pos             (11UL)                    /*!< OSAEN (Bit 11)                                        */
#define I2C2_ENABLE_OSAEN_Msk             (0x800UL)                 /*!< OSAEN (Bitfield-Mask: 0x01)                           */
#define I2C2_ENABLE_GCEN_Pos              (10UL)                    /*!< GCEN (Bit 10)                                         */
#define I2C2_ENABLE_GCEN_Msk              (0x400UL)                 /*!< GCEN (Bitfield-Mask: 0x01)                            */
#define I2C2_ENABLE_A10BEN_Pos            (9UL)                     /*!< A10BEN (Bit 9)                                        */
#define I2C2_ENABLE_A10BEN_Msk            (0x200UL)                 /*!< A10BEN (Bitfield-Mask: 0x01)                          */
#define I2C2_ENABLE_MSTEN_Pos             (8UL)                     /*!< MSTEN (Bit 8)                                         */
#define I2C2_ENABLE_MSTEN_Msk             (0x100UL)                 /*!< MSTEN (Bitfield-Mask: 0x01)                           */
#define I2C2_ENABLE_RFHSEN_Pos            (7UL)                     /*!< RFHSEN (Bit 7)                                        */
#define I2C2_ENABLE_RFHSEN_Msk            (0x80UL)                  /*!< RFHSEN (Bitfield-Mask: 0x01)                          */
#define I2C2_ENABLE_DMATXEN_Pos           (6UL)                     /*!< DMATXEN (Bit 6)                                       */
#define I2C2_ENABLE_DMATXEN_Msk           (0x40UL)                  /*!< DMATXEN (Bitfield-Mask: 0x01)                         */
#define I2C2_ENABLE_DMARXEN_Pos           (5UL)                     /*!< DMARXEN (Bit 5)                                       */
#define I2C2_ENABLE_DMARXEN_Msk           (0x20UL)                  /*!< DMARXEN (Bitfield-Mask: 0x01)                         */
#define I2C2_ENABLE_RLSCMD_Pos            (4UL)                     /*!< RLSCMD (Bit 4)                                        */
#define I2C2_ENABLE_RLSCMD_Msk            (0x10UL)                  /*!< RLSCMD (Bitfield-Mask: 0x01)                          */
#define I2C2_ENABLE_TFRST_Pos             (3UL)                     /*!< TFRST (Bit 3)                                         */
#define I2C2_ENABLE_TFRST_Msk             (0x8UL)                   /*!< TFRST (Bitfield-Mask: 0x01)                           */
#define I2C2_ENABLE_RFRST_Pos             (2UL)                     /*!< RFRST (Bit 2)                                         */
#define I2C2_ENABLE_RFRST_Msk             (0x4UL)                   /*!< RFRST (Bitfield-Mask: 0x01)                           */
#define I2C2_ENABLE_UDRCFG_Pos            (1UL)                     /*!< UDRCFG (Bit 1)                                        */
#define I2C2_ENABLE_UDRCFG_Msk            (0x2UL)                   /*!< UDRCFG (Bitfield-Mask: 0x01)                          */
#define I2C2_ENABLE_I2CEN_Pos             (0UL)                     /*!< I2CEN (Bit 0)                                         */
#define I2C2_ENABLE_I2CEN_Msk             (0x1UL)                   /*!< I2CEN (Bitfield-Mask: 0x01)                           */
/* =========================================================  CTRL  ========================================================== */
#define I2C2_CTRL_AUTOEND_Pos             (14UL)                    /*!< AUTOEND (Bit 14)                                      */
#define I2C2_CTRL_AUTOEND_Msk             (0x4000UL)                /*!< AUTOEND (Bitfield-Mask: 0x01)                         */
#define I2C2_CTRL_MODE10B_Pos             (13UL)                    /*!< MODE10B (Bit 13)                                      */
#define I2C2_CTRL_MODE10B_Msk             (0x2000UL)                /*!< MODE10B (Bitfield-Mask: 0x01)                         */
#define I2C2_CTRL_PECBYTE_Pos             (12UL)                    /*!< PECBYTE (Bit 12)                                      */
#define I2C2_CTRL_PECBYTE_Msk             (0x1000UL)                /*!< PECBYTE (Bitfield-Mask: 0x01)                         */
#define I2C2_CTRL_NACK_Pos                (11UL)                    /*!< NACK (Bit 11)                                         */
#define I2C2_CTRL_NACK_Msk                (0x800UL)                 /*!< NACK (Bitfield-Mask: 0x01)                            */
#define I2C2_CTRL_START_Pos               (10UL)                    /*!< START (Bit 10)                                        */
#define I2C2_CTRL_START_Msk               (0x400UL)                 /*!< START (Bitfield-Mask: 0x01)                           */
#define I2C2_CTRL_STOP_Pos                (9UL)                     /*!< STOP (Bit 9)                                          */
#define I2C2_CTRL_STOP_Msk                (0x200UL)                 /*!< STOP (Bitfield-Mask: 0x01)                            */
#define I2C2_CTRL_DIRECT_Pos              (8UL)                     /*!< DIRECT (Bit 8)                                        */
#define I2C2_CTRL_DIRECT_Msk              (0x100UL)                 /*!< DIRECT (Bitfield-Mask: 0x01)                          */
#define I2C2_CTRL_I2CCNT_Pos              (0UL)                     /*!< I2CCNT (Bit 0)                                        */
#define I2C2_CTRL_I2CCNT_Msk              (0xffUL)                  /*!< I2CCNT (Bitfield-Mask: 0xff)                          */
/* =========================================================  BAUD  ========================================================== */
#define I2C2_BAUD_SCLHCNT_Pos             (16UL)                    /*!< SCLHCNT (Bit 16)                                      */
#define I2C2_BAUD_SCLHCNT_Msk             (0x3ff0000UL)             /*!< SCLHCNT (Bitfield-Mask: 0x3ff)                        */
#define I2C2_BAUD_SCLLCNT_Pos             (0UL)                     /*!< SCLLCNT (Bit 0)                                       */
#define I2C2_BAUD_SCLLCNT_Msk             (0x3ffUL)                 /*!< SCLLCNT (Bitfield-Mask: 0x3ff)                        */
/* =========================================================  UDRDR  ========================================================= */
#define I2C2_UDRDR_UDRDR_Pos              (0UL)                     /*!< UDRDR (Bit 0)                                         */
#define I2C2_UDRDR_UDRDR_Msk              (0xffUL)                  /*!< UDRDR (Bitfield-Mask: 0xff)                           */
/* =======================================================  FIFOCTRL  ======================================================== */
#define I2C2_FIFOCTRL_RXFTLR_Pos          (4UL)                     /*!< RXFTLR (Bit 4)                                        */
#define I2C2_FIFOCTRL_RXFTLR_Msk          (0xf0UL)                  /*!< RXFTLR (Bitfield-Mask: 0x0f)                          */
#define I2C2_FIFOCTRL_TXFTLR_Pos          (0UL)                     /*!< TXFTLR (Bit 0)                                        */
#define I2C2_FIFOCTRL_TXFTLR_Msk          (0xfUL)                   /*!< TXFTLR (Bitfield-Mask: 0x0f)                          */
/* ==========================================================  TAR  ========================================================== */
#define I2C2_TAR_TAR_Pos                  (0UL)                     /*!< TAR (Bit 0)                                           */
#define I2C2_TAR_TAR_Msk                  (0x3ffUL)                 /*!< TAR (Bitfield-Mask: 0x3ff)                            */
/* ==========================================================  SAR  ========================================================== */
#define I2C2_SAR_SAR_Pos                  (0UL)                     /*!< SAR (Bit 0)                                           */
#define I2C2_SAR_SAR_Msk                  (0x3ffUL)                 /*!< SAR (Bitfield-Mask: 0x3ff)                            */
/* =========================================================  OSAR  ========================================================== */
#define I2C2_OSAR_OSAM_Pos                (16UL)                    /*!< OSAM (Bit 16)                                         */
#define I2C2_OSAR_OSAM_Msk                (0x3ff0000UL)             /*!< OSAM (Bitfield-Mask: 0x3ff)                           */
#define I2C2_OSAR_OSAR_Pos                (0UL)                     /*!< OSAR (Bit 0)                                          */
#define I2C2_OSAR_OSAR_Msk                (0x3ffUL)                 /*!< OSAR (Bitfield-Mask: 0x3ff)                           */
/* ==========================================================  PEC  ========================================================== */
#define I2C2_PEC_IDPEC_Pos                (8UL)                     /*!< IDPEC (Bit 8)                                         */
#define I2C2_PEC_IDPEC_Msk                (0xff00UL)                /*!< IDPEC (Bitfield-Mask: 0xff)                           */
#define I2C2_PEC_RXPEC_Pos                (0UL)                     /*!< RXPEC (Bit 0)                                         */
#define I2C2_PEC_RXPEC_Msk                (0xffUL)                  /*!< RXPEC (Bitfield-Mask: 0xff)                           */
/* ========================================================  TIMING  ========================================================= */
#define I2C2_TIMING_SPKLEN_Pos            (24UL)                    /*!< SPKLEN (Bit 24)                                       */
#define I2C2_TIMING_SPKLEN_Msk            (0xff000000UL)            /*!< SPKLEN (Bitfield-Mask: 0xff)                          */
#define I2C2_TIMING_SLVSUDAT_Pos          (16UL)                    /*!< SLVSUDAT (Bit 16)                                     */
#define I2C2_TIMING_SLVSUDAT_Msk          (0xff0000UL)              /*!< SLVSUDAT (Bitfield-Mask: 0xff)                        */
#define I2C2_TIMING_SUDAT_Pos             (8UL)                     /*!< SUDAT (Bit 8)                                         */
#define I2C2_TIMING_SUDAT_Msk             (0xff00UL)                /*!< SUDAT (Bitfield-Mask: 0xff)                           */
#define I2C2_TIMING_HDDAT_Pos             (0UL)                     /*!< HDDAT (Bit 0)                                         */
#define I2C2_TIMING_HDDAT_Msk             (0xffUL)                  /*!< HDDAT (Bitfield-Mask: 0xff)                           */
/* ========================================================  TIMEOUT  ======================================================== */
#define I2C2_TIMEOUT_SEXTTO_Pos           (16UL)                    /*!< SEXTTO (Bit 16)                                       */
#define I2C2_TIMEOUT_SEXTTO_Msk           (0xffff0000UL)            /*!< SEXTTO (Bitfield-Mask: 0xffff)                        */
#define I2C2_TIMEOUT_MEXTTO_Pos           (0UL)                     /*!< MEXTTO (Bit 0)                                        */
#define I2C2_TIMEOUT_MEXTTO_Msk           (0xffffUL)                /*!< MEXTTO (Bitfield-Mask: 0xffff)                        */
/* ========================================================  BUSTOUT  ======================================================== */
#define I2C2_BUSTOUT_TOSEL_Pos            (31UL)                    /*!< TOSEL (Bit 31)                                        */
#define I2C2_BUSTOUT_TOSEL_Msk            (0x80000000UL)            /*!< TOSEL (Bitfield-Mask: 0x01)                           */
#define I2C2_BUSTOUT_BTO_Pos              (0UL)                     /*!< BTO (Bit 0)                                           */
#define I2C2_BUSTOUT_BTO_Msk              (0xffffUL)                /*!< BTO (Bitfield-Mask: 0xffff)                           */
/* ========================================================  INTREN  ========================================================= */
#define I2C2_INTREN_BTOIE_Pos             (23UL)                    /*!< BTOIE (Bit 23)                                        */
#define I2C2_INTREN_BTOIE_Msk             (0x800000UL)              /*!< BTOIE (Bitfield-Mask: 0x01)                           */
#define I2C2_INTREN_MOHIE_Pos             (22UL)                    /*!< MOHIE (Bit 22)                                        */
#define I2C2_INTREN_MOHIE_Msk             (0x400000UL)              /*!< MOHIE (Bitfield-Mask: 0x01)                           */
#define I2C2_INTREN_SWTXIE_Pos            (21UL)                    /*!< SWTXIE (Bit 21)                                       */
#define I2C2_INTREN_SWTXIE_Msk            (0x200000UL)              /*!< SWTXIE (Bitfield-Mask: 0x01)                          */
#define I2C2_INTREN_MTXAIE_Pos            (20UL)                    /*!< MTXAIE (Bit 20)                                       */
#define I2C2_INTREN_MTXAIE_Msk            (0x100000UL)              /*!< MTXAIE (Bitfield-Mask: 0x01)                          */
#define I2C2_INTREN_RXGCIE_Pos            (19UL)                    /*!< RXGCIE (Bit 19)                                       */
#define I2C2_INTREN_RXGCIE_Msk            (0x80000UL)               /*!< RXGCIE (Bitfield-Mask: 0x01)                          */
#define I2C2_INTREN_PECRXIE_Pos           (18UL)                    /*!< PECRXIE (Bit 18)                                      */
#define I2C2_INTREN_PECRXIE_Msk           (0x40000UL)               /*!< PECRXIE (Bitfield-Mask: 0x01)                         */
#define I2C2_INTREN_SEXTOIE_Pos           (17UL)                    /*!< SEXTOIE (Bit 17)                                      */
#define I2C2_INTREN_SEXTOIE_Msk           (0x20000UL)               /*!< SEXTOIE (Bitfield-Mask: 0x01)                         */
#define I2C2_INTREN_MEXTOIE_Pos           (16UL)                    /*!< MEXTOIE (Bit 16)                                      */
#define I2C2_INTREN_MEXTOIE_Msk           (0x10000UL)               /*!< MEXTOIE (Bitfield-Mask: 0x01)                         */
#define I2C2_INTREN_ALDETIE_Pos           (15UL)                    /*!< ALDETIE (Bit 15)                                      */
#define I2C2_INTREN_ALDETIE_Msk           (0x8000UL)                /*!< ALDETIE (Bitfield-Mask: 0x01)                         */
#define I2C2_INTREN_NACKIE_Pos            (14UL)                    /*!< NACKIE (Bit 14)                                       */
#define I2C2_INTREN_NACKIE_Msk            (0x4000UL)                /*!< NACKIE (Bitfield-Mask: 0x01)                          */
#define I2C2_INTREN_RSDETIE_Pos           (13UL)                    /*!< RSDETIE (Bit 13)                                      */
#define I2C2_INTREN_RSDETIE_Msk           (0x2000UL)                /*!< RSDETIE (Bitfield-Mask: 0x01)                         */
#define I2C2_INTREN_SPDETIE_Pos           (12UL)                    /*!< SPDETIE (Bit 12)                                      */
#define I2C2_INTREN_SPDETIE_Msk           (0x1000UL)                /*!< SPDETIE (Bitfield-Mask: 0x01)                         */
#define I2C2_INTREN_STDETIE_Pos           (11UL)                    /*!< STDETIE (Bit 11)                                      */
#define I2C2_INTREN_STDETIE_Msk           (0x800UL)                 /*!< STDETIE (Bitfield-Mask: 0x01)                         */
#define I2C2_INTREN_RXADIE_Pos            (10UL)                    /*!< RXADIE (Bit 10)                                       */
#define I2C2_INTREN_RXADIE_Msk            (0x400UL)                 /*!< RXADIE (Bitfield-Mask: 0x01)                          */
#define I2C2_INTREN_TXADIE_Pos            (9UL)                     /*!< TXADIE (Bit 9)                                        */
#define I2C2_INTREN_TXADIE_Msk            (0x200UL)                 /*!< TXADIE (Bitfield-Mask: 0x01)                          */
#define I2C2_INTREN_MDEIE_Pos             (8UL)                     /*!< MDEIE (Bit 8)                                         */
#define I2C2_INTREN_MDEIE_Msk             (0x100UL)                 /*!< MDEIE (Bitfield-Mask: 0x01)                           */
#define I2C2_INTREN_BUSEIE_Pos            (7UL)                     /*!< BUSEIE (Bit 7)                                        */
#define I2C2_INTREN_BUSEIE_Msk            (0x80UL)                  /*!< BUSEIE (Bitfield-Mask: 0x01)                          */
#define I2C2_INTREN_ARBFIE_Pos            (6UL)                     /*!< ARBFIE (Bit 6)                                        */
#define I2C2_INTREN_ARBFIE_Msk            (0x40UL)                  /*!< ARBFIE (Bitfield-Mask: 0x01)                          */
#define I2C2_INTREN_TXUFIE_Pos            (5UL)                     /*!< TXUFIE (Bit 5)                                        */
#define I2C2_INTREN_TXUFIE_Msk            (0x20UL)                  /*!< TXUFIE (Bitfield-Mask: 0x01)                          */
#define I2C2_INTREN_TXOFIE_Pos            (4UL)                     /*!< TXOFIE (Bit 4)                                        */
#define I2C2_INTREN_TXOFIE_Msk            (0x10UL)                  /*!< TXOFIE (Bitfield-Mask: 0x01)                          */
#define I2C2_INTREN_RXUFIE_Pos            (3UL)                     /*!< RXUFIE (Bit 3)                                        */
#define I2C2_INTREN_RXUFIE_Msk            (0x8UL)                   /*!< RXUFIE (Bitfield-Mask: 0x01)                          */
#define I2C2_INTREN_RXOFIE_Pos            (2UL)                     /*!< RXOFIE (Bit 2)                                        */
#define I2C2_INTREN_RXOFIE_Msk            (0x4UL)                   /*!< RXOFIE (Bitfield-Mask: 0x01)                          */
#define I2C2_INTREN_TXEIE_Pos             (1UL)                     /*!< TXEIE (Bit 1)                                         */
#define I2C2_INTREN_TXEIE_Msk             (0x2UL)                   /*!< TXEIE (Bitfield-Mask: 0x01)                           */
#define I2C2_INTREN_RXFIE_Pos             (0UL)                     /*!< RXFIE (Bit 0)                                         */
#define I2C2_INTREN_RXFIE_Msk             (0x1UL)                   /*!< RXFIE (Bitfield-Mask: 0x01)                           */
/* =========================================================  INTR  ========================================================== */
#define I2C2_INTR_RCNT_Pos                (24UL)                    /*!< RCNT (Bit 24)                                         */
#define I2C2_INTR_RCNT_Msk                (0xff000000UL)            /*!< RCNT (Bitfield-Mask: 0xff)                            */
#define I2C2_INTR_BTOI_Pos                (23UL)                    /*!< BTOI (Bit 23)                                         */
#define I2C2_INTR_BTOI_Msk                (0x800000UL)              /*!< BTOI (Bitfield-Mask: 0x01)                            */
#define I2C2_INTR_MOHI_Pos                (22UL)                    /*!< MOHI (Bit 22)                                         */
#define I2C2_INTR_MOHI_Msk                (0x400000UL)              /*!< MOHI (Bitfield-Mask: 0x01)                            */
#define I2C2_INTR_SWTXI_Pos               (21UL)                    /*!< SWTXI (Bit 21)                                        */
#define I2C2_INTR_SWTXI_Msk               (0x200000UL)              /*!< SWTXI (Bitfield-Mask: 0x01)                           */
#define I2C2_INTR_MTXAI_Pos               (20UL)                    /*!< MTXAI (Bit 20)                                        */
#define I2C2_INTR_MTXAI_Msk               (0x100000UL)              /*!< MTXAI (Bitfield-Mask: 0x01)                           */
#define I2C2_INTR_RXGCI_Pos               (19UL)                    /*!< RXGCI (Bit 19)                                        */
#define I2C2_INTR_RXGCI_Msk               (0x80000UL)               /*!< RXGCI (Bitfield-Mask: 0x01)                           */
#define I2C2_INTR_PECRXI_Pos              (18UL)                    /*!< PECRXI (Bit 18)                                       */
#define I2C2_INTR_PECRXI_Msk              (0x40000UL)               /*!< PECRXI (Bitfield-Mask: 0x01)                          */
#define I2C2_INTR_SEXTOI_Pos              (17UL)                    /*!< SEXTOI (Bit 17)                                       */
#define I2C2_INTR_SEXTOI_Msk              (0x20000UL)               /*!< SEXTOI (Bitfield-Mask: 0x01)                          */
#define I2C2_INTR_MEXTOI_Pos              (16UL)                    /*!< MEXTOI (Bit 16)                                       */
#define I2C2_INTR_MEXTOI_Msk              (0x10000UL)               /*!< MEXTOI (Bitfield-Mask: 0x01)                          */
#define I2C2_INTR_ALDETI_Pos              (15UL)                    /*!< ALDETI (Bit 15)                                       */
#define I2C2_INTR_ALDETI_Msk              (0x8000UL)                /*!< ALDETI (Bitfield-Mask: 0x01)                          */
#define I2C2_INTR_NACKI_Pos               (14UL)                    /*!< NACKI (Bit 14)                                        */
#define I2C2_INTR_NACKI_Msk               (0x4000UL)                /*!< NACKI (Bitfield-Mask: 0x01)                           */
#define I2C2_INTR_RSDETI_Pos              (13UL)                    /*!< RSDETI (Bit 13)                                       */
#define I2C2_INTR_RSDETI_Msk              (0x2000UL)                /*!< RSDETI (Bitfield-Mask: 0x01)                          */
#define I2C2_INTR_SPETI_Pos               (12UL)                    /*!< SPETI (Bit 12)                                        */
#define I2C2_INTR_SPETI_Msk               (0x1000UL)                /*!< SPETI (Bitfield-Mask: 0x01)                           */
#define I2C2_INTR_STDETI_Pos              (11UL)                    /*!< STDETI (Bit 11)                                       */
#define I2C2_INTR_STDETI_Msk              (0x800UL)                 /*!< STDETI (Bitfield-Mask: 0x01)                          */
#define I2C2_INTR_RXADI_Pos               (10UL)                    /*!< RXADI (Bit 10)                                        */
#define I2C2_INTR_RXADI_Msk               (0x400UL)                 /*!< RXADI (Bitfield-Mask: 0x01)                           */
#define I2C2_INTR_TXADI_Pos               (9UL)                     /*!< TXADI (Bit 9)                                         */
#define I2C2_INTR_TXADI_Msk               (0x200UL)                 /*!< TXADI (Bitfield-Mask: 0x01)                           */
#define I2C2_INTR_MDEI_Pos                (8UL)                     /*!< MDEI (Bit 8)                                          */
#define I2C2_INTR_MDEI_Msk                (0x100UL)                 /*!< MDEI (Bitfield-Mask: 0x01)                            */
#define I2C2_INTR_BUSEI_Pos               (7UL)                     /*!< BUSEI (Bit 7)                                         */
#define I2C2_INTR_BUSEI_Msk               (0x80UL)                  /*!< BUSEI (Bitfield-Mask: 0x01)                           */
#define I2C2_INTR_ARBFI_Pos               (6UL)                     /*!< ARBFI (Bit 6)                                         */
#define I2C2_INTR_ARBFI_Msk               (0x40UL)                  /*!< ARBFI (Bitfield-Mask: 0x01)                           */
#define I2C2_INTR_TXUFI_Pos               (5UL)                     /*!< TXUFI (Bit 5)                                         */
#define I2C2_INTR_TXUFI_Msk               (0x20UL)                  /*!< TXUFI (Bitfield-Mask: 0x01)                           */
#define I2C2_INTR_TXOFI_Pos               (4UL)                     /*!< TXOFI (Bit 4)                                         */
#define I2C2_INTR_TXOFI_Msk               (0x10UL)                  /*!< TXOFI (Bitfield-Mask: 0x01)                           */
#define I2C2_INTR_RXUFI_Pos               (3UL)                     /*!< RXUFI (Bit 3)                                         */
#define I2C2_INTR_RXUFI_Msk               (0x8UL)                   /*!< RXUFI (Bitfield-Mask: 0x01)                           */
#define I2C2_INTR_RXOFI_Pos               (2UL)                     /*!< RXOFI (Bit 2)                                         */
#define I2C2_INTR_RXOFI_Msk               (0x4UL)                   /*!< RXOFI (Bitfield-Mask: 0x01)                           */
#define I2C2_INTR_TXEI_Pos                (1UL)                     /*!< TXEI (Bit 1)                                          */
#define I2C2_INTR_TXEI_Msk                (0x2UL)                   /*!< TXEI (Bitfield-Mask: 0x01)                            */
#define I2C2_INTR_RXFI_Pos                (0UL)                     /*!< RXFI (Bit 0)                                          */
#define I2C2_INTR_RXFI_Msk                (0x1UL)                   /*!< RXFI (Bitfield-Mask: 0x01)                            */
/* ========================================================  STATUS  ========================================================= */
#define I2C2_STATUS_RFF_Pos               (30UL)                    /*!< RFF (Bit 30)                                          */
#define I2C2_STATUS_RFF_Msk               (0x40000000UL)            /*!< RFF (Bitfield-Mask: 0x01)                             */
#define I2C2_STATUS_RFE_Pos               (29UL)                    /*!< RFE (Bit 29)                                          */
#define I2C2_STATUS_RFE_Msk               (0x20000000UL)            /*!< RFE (Bitfield-Mask: 0x01)                             */
#define I2C2_STATUS_RXFLR_Pos             (24UL)                    /*!< RXFLR (Bit 24)                                        */
#define I2C2_STATUS_RXFLR_Msk             (0x1f000000UL)            /*!< RXFLR (Bitfield-Mask: 0x1f)                           */
#define I2C2_STATUS_TFF_Pos               (22UL)                    /*!< TFF (Bit 22)                                          */
#define I2C2_STATUS_TFF_Msk               (0x400000UL)              /*!< TFF (Bitfield-Mask: 0x01)                             */
#define I2C2_STATUS_TFE_Pos               (21UL)                    /*!< TFE (Bit 21)                                          */
#define I2C2_STATUS_TFE_Msk               (0x200000UL)              /*!< TFE (Bitfield-Mask: 0x01)                             */
#define I2C2_STATUS_TXFLR_Pos             (16UL)                    /*!< TXFLR (Bit 16)                                        */
#define I2C2_STATUS_TXFLR_Msk             (0x1f0000UL)              /*!< TXFLR (Bitfield-Mask: 0x1f)                           */
#define I2C2_STATUS_ARBSTA_Pos            (2UL)                     /*!< ARBSTA (Bit 2)                                        */
#define I2C2_STATUS_ARBSTA_Msk            (0xcUL)                   /*!< ARBSTA (Bitfield-Mask: 0x03)                          */
#define I2C2_STATUS_BUSBSY_Pos            (1UL)                     /*!< BUSBSY (Bit 1)                                        */
#define I2C2_STATUS_BUSBSY_Msk            (0x2UL)                   /*!< BUSBSY (Bitfield-Mask: 0x01)                          */
#define I2C2_STATUS_FSMBSY_Pos            (0UL)                     /*!< FSMBSY (Bit 0)                                        */
#define I2C2_STATUS_FSMBSY_Msk            (0x1UL)                   /*!< FSMBSY (Bitfield-Mask: 0x01)                          */
/* ========================================================  TXDATA  ========================================================= */
#define I2C2_TXDATA_TXDATA_Pos            (0UL)                     /*!< TXDATA (Bit 0)                                        */
#define I2C2_TXDATA_TXDATA_Msk            (0xffUL)                  /*!< TXDATA (Bitfield-Mask: 0xff)                          */
/* ========================================================  RXDATA  ========================================================= */
#define I2C2_RXDATA_RXDATA_Pos            (0UL)                     /*!< RXDATA (Bit 0)                                        */
#define I2C2_RXDATA_RXDATA_Msk            (0xffUL)                  /*!< RXDATA (Bitfield-Mask: 0xff)                          */
/* ========================================================  RXADDR  ========================================================= */
#define I2C2_RXADDR_ADDR_Pos              (1UL)                     /*!< ADDR (Bit 1)                                          */
#define I2C2_RXADDR_ADDR_Msk              (0xfeUL)                  /*!< ADDR (Bitfield-Mask: 0x7f)                            */
#define I2C2_RXADDR_DIR_Pos               (0UL)                     /*!< DIR (Bit 0)                                           */
#define I2C2_RXADDR_DIR_Msk               (0x1UL)                   /*!< DIR (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                        HRPWM_SLV0                                         ================ */
/* =========================================================================================================================== */

/* ========================================================  PWMCR0  ========================================================= */
#define HRPWM_SLV0_PWMCR0_UPDGAT_Pos      (28UL)                    /*!< UPDGAT (Bit 28)                                       */
#define HRPWM_SLV0_PWMCR0_UPDGAT_Msk      (0xf0000000UL)            /*!< UPDGAT (Bitfield-Mask: 0x0f)                          */
#define HRPWM_SLV0_PWMCR0_UPDREP_Pos      (27UL)                    /*!< UPDREP (Bit 27)                                       */
#define HRPWM_SLV0_PWMCR0_UPDREP_Msk      (0x8000000UL)             /*!< UPDREP (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMCR0_UPDRST_Pos      (26UL)                    /*!< UPDRST (Bit 26)                                       */
#define HRPWM_SLV0_PWMCR0_UPDRST_Msk      (0x4000000UL)             /*!< UPDRST (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMCR0_PREEN_Pos       (25UL)                    /*!< PREEN (Bit 25)                                        */
#define HRPWM_SLV0_PWMCR0_PREEN_Msk       (0x2000000UL)             /*!< PREEN (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_PWMCR0_DACSYNC_Pos     (23UL)                    /*!< DACSYNC (Bit 23)                                      */
#define HRPWM_SLV0_PWMCR0_DACSYNC_Msk     (0x1800000UL)             /*!< DACSYNC (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV0_PWMCR0_GTCMPC_Pos      (22UL)                    /*!< GTCMPC (Bit 22)                                       */
#define HRPWM_SLV0_PWMCR0_GTCMPC_Msk      (0x400000UL)              /*!< GTCMPC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMCR0_GTCMPA_Pos      (21UL)                    /*!< GTCMPA (Bit 21)                                       */
#define HRPWM_SLV0_PWMCR0_GTCMPA_Msk      (0x200000UL)              /*!< GTCMPA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMCR0_TRGHLF_Pos      (20UL)                    /*!< TRGHLF (Bit 20)                                       */
#define HRPWM_SLV0_PWMCR0_TRGHLF_Msk      (0x100000UL)              /*!< TRGHLF (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMCR0_DELCMPD_Pos     (18UL)                    /*!< DELCMPD (Bit 18)                                      */
#define HRPWM_SLV0_PWMCR0_DELCMPD_Msk     (0xc0000UL)               /*!< DELCMPD (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV0_PWMCR0_DELCMPB_Pos     (16UL)                    /*!< DELCMPB (Bit 16)                                      */
#define HRPWM_SLV0_PWMCR0_DELCMPB_Msk     (0x30000UL)               /*!< DELCMPB (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV0_PWMCR0_SYNCSTRT_Pos    (11UL)                    /*!< SYNCSTRT (Bit 11)                                     */
#define HRPWM_SLV0_PWMCR0_SYNCSTRT_Msk    (0x800UL)                 /*!< SYNCSTRT (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_PWMCR0_SYNCRST_Pos     (10UL)                    /*!< SYNCRST (Bit 10)                                      */
#define HRPWM_SLV0_PWMCR0_SYNCRST_Msk     (0x400UL)                 /*!< SYNCRST (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_PWMCR0_RSYNCU_Pos      (9UL)                     /*!< RSYNCU (Bit 9)                                        */
#define HRPWM_SLV0_PWMCR0_RSYNCU_Msk      (0x200UL)                 /*!< RSYNCU (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMCR0_PSHPLL_Pos      (8UL)                     /*!< PSHPLL (Bit 8)                                        */
#define HRPWM_SLV0_PWMCR0_PSHPLL_Msk      (0x100UL)                 /*!< PSHPLL (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMCR0_INTLVD_Pos      (6UL)                     /*!< INTLVD (Bit 6)                                        */
#define HRPWM_SLV0_PWMCR0_INTLVD_Msk      (0xc0UL)                  /*!< INTLVD (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV0_PWMCR0_HALF_Pos        (5UL)                     /*!< HALF (Bit 5)                                          */
#define HRPWM_SLV0_PWMCR0_HALF_Msk        (0x20UL)                  /*!< HALF (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMCR0_RETRIG_Pos      (4UL)                     /*!< RETRIG (Bit 4)                                        */
#define HRPWM_SLV0_PWMCR0_RETRIG_Msk      (0x10UL)                  /*!< RETRIG (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMCR0_CONT_Pos        (3UL)                     /*!< CONT (Bit 3)                                          */
#define HRPWM_SLV0_PWMCR0_CONT_Msk        (0x8UL)                   /*!< CONT (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMCR0_CKPSC_Pos       (0UL)                     /*!< CKPSC (Bit 0)                                         */
#define HRPWM_SLV0_PWMCR0_CKPSC_Msk       (0x7UL)                   /*!< CKPSC (Bitfield-Mask: 0x07)                           */
/* ========================================================  PWMCR1  ========================================================= */
#define HRPWM_SLV0_PWMCR1_BDMADIS_Pos     (31UL)                    /*!< BDMADIS (Bit 31)                                      */
#define HRPWM_SLV0_PWMCR1_BDMADIS_Msk     (0x80000000UL)            /*!< BDMADIS (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_PWMCR1_UPD7_Pos        (24UL)                    /*!< UPD7 (Bit 24)                                         */
#define HRPWM_SLV0_PWMCR1_UPD7_Msk        (0x1000000UL)             /*!< UPD7 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMCR1_UPD6_Pos        (23UL)                    /*!< UPD6 (Bit 23)                                         */
#define HRPWM_SLV0_PWMCR1_UPD6_Msk        (0x800000UL)              /*!< UPD6 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMCR1_UPD5_Pos        (22UL)                    /*!< UPD5 (Bit 22)                                         */
#define HRPWM_SLV0_PWMCR1_UPD5_Msk        (0x400000UL)              /*!< UPD5 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMCR1_UPD4_Pos        (21UL)                    /*!< UPD4 (Bit 21)                                         */
#define HRPWM_SLV0_PWMCR1_UPD4_Msk        (0x200000UL)              /*!< UPD4 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMCR1_UPD3_Pos        (20UL)                    /*!< UPD3 (Bit 20)                                         */
#define HRPWM_SLV0_PWMCR1_UPD3_Msk        (0x100000UL)              /*!< UPD3 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMCR1_UPD2_Pos        (19UL)                    /*!< UPD2 (Bit 19)                                         */
#define HRPWM_SLV0_PWMCR1_UPD2_Msk        (0x80000UL)               /*!< UPD2 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMCR1_UPD1_Pos        (18UL)                    /*!< UPD1 (Bit 18)                                         */
#define HRPWM_SLV0_PWMCR1_UPD1_Msk        (0x40000UL)               /*!< UPD1 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMCR1_UPD0_Pos        (17UL)                    /*!< UPD0 (Bit 17)                                         */
#define HRPWM_SLV0_PWMCR1_UPD0_Msk        (0x20000UL)               /*!< UPD0 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMCR1_MUPD_Pos        (16UL)                    /*!< MUPD (Bit 16)                                         */
#define HRPWM_SLV0_PWMCR1_MUPD_Msk        (0x10000UL)               /*!< MUPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMCR1_FLTROM_Pos      (14UL)                    /*!< FLTROM (Bit 14)                                       */
#define HRPWM_SLV0_PWMCR1_FLTROM_Msk      (0xc000UL)                /*!< FLTROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV0_PWMCR1_EEVROM_Pos      (12UL)                    /*!< EEVROM (Bit 12)                                       */
#define HRPWM_SLV0_PWMCR1_EEVROM_Msk      (0x3000UL)                /*!< EEVROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV0_PWMCR1_ADROM_Pos       (10UL)                    /*!< ADROM (Bit 10)                                        */
#define HRPWM_SLV0_PWMCR1_ADROM_Msk       (0xc00UL)                 /*!< ADROM (Bitfield-Mask: 0x03)                           */
#define HRPWM_SLV0_PWMCR1_OUTROM_Pos      (8UL)                     /*!< OUTROM (Bit 8)                                        */
#define HRPWM_SLV0_PWMCR1_OUTROM_Msk      (0x300UL)                 /*!< OUTROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV0_PWMCR1_ROM_Pos         (6UL)                     /*!< ROM (Bit 6)                                           */
#define HRPWM_SLV0_PWMCR1_ROM_Msk         (0xc0UL)                  /*!< ROM (Bitfield-Mask: 0x03)                             */
#define HRPWM_SLV0_PWMCR1_CAPBM_Pos       (5UL)                     /*!< CAPBM (Bit 5)                                         */
#define HRPWM_SLV0_PWMCR1_CAPBM_Msk       (0x20UL)                  /*!< CAPBM (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_PWMCR1_UDM_Pos         (4UL)                     /*!< UDM (Bit 4)                                           */
#define HRPWM_SLV0_PWMCR1_UDM_Msk         (0x10UL)                  /*!< UDM (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV0_PWMCR1_CAPAM_Pos       (3UL)                     /*!< CAPAM (Bit 3)                                         */
#define HRPWM_SLV0_PWMCR1_CAPAM_Msk       (0x8UL)                   /*!< CAPAM (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_PWMCR1_DCDR_Pos        (2UL)                     /*!< DCDR (Bit 2)                                          */
#define HRPWM_SLV0_PWMCR1_DCDR_Msk        (0x4UL)                   /*!< DCDR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMCR1_DCDS_Pos        (1UL)                     /*!< DCDS (Bit 1)                                          */
#define HRPWM_SLV0_PWMCR1_DCDS_Msk        (0x2UL)                   /*!< DCDS (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMCR1_DCDE_Pos        (0UL)                     /*!< DCDE (Bit 0)                                          */
#define HRPWM_SLV0_PWMCR1_DCDE_Msk        (0x1UL)                   /*!< DCDE (Bitfield-Mask: 0x01)                            */
/* ========================================================  PWMISR  ========================================================= */
#define HRPWM_SLV0_PWMISR_OUTB_Pos        (21UL)                    /*!< OUTB (Bit 21)                                         */
#define HRPWM_SLV0_PWMISR_OUTB_Msk        (0x200000UL)              /*!< OUTB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMISR_OUTA_Pos        (20UL)                    /*!< OUTA (Bit 20)                                         */
#define HRPWM_SLV0_PWMISR_OUTA_Msk        (0x100000UL)              /*!< OUTA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMISR_OUTBSTA_Pos     (19UL)                    /*!< OUTBSTA (Bit 19)                                      */
#define HRPWM_SLV0_PWMISR_OUTBSTA_Msk     (0x80000UL)               /*!< OUTBSTA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_PWMISR_OUTASTA_Pos     (18UL)                    /*!< OUTASTA (Bit 18)                                      */
#define HRPWM_SLV0_PWMISR_OUTASTA_Msk     (0x40000UL)               /*!< OUTASTA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_PWMISR_IPPSTA_Pos      (17UL)                    /*!< IPPSTA (Bit 17)                                       */
#define HRPWM_SLV0_PWMISR_IPPSTA_Msk      (0x20000UL)               /*!< IPPSTA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMISR_CPPSTA_Pos      (16UL)                    /*!< CPPSTA (Bit 16)                                       */
#define HRPWM_SLV0_PWMISR_CPPSTA_Msk      (0x10000UL)               /*!< CPPSTA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMISR_DLYPRT_Pos      (14UL)                    /*!< DLYPRT (Bit 14)                                       */
#define HRPWM_SLV0_PWMISR_DLYPRT_Msk      (0x4000UL)                /*!< DLYPRT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMISR_CAPB_Pos        (13UL)                    /*!< CAPB (Bit 13)                                         */
#define HRPWM_SLV0_PWMISR_CAPB_Msk        (0x2000UL)                /*!< CAPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMISR_CAPA_Pos        (12UL)                    /*!< CAPA (Bit 12)                                         */
#define HRPWM_SLV0_PWMISR_CAPA_Msk        (0x1000UL)                /*!< CAPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMISR_REP_Pos         (11UL)                    /*!< REP (Bit 11)                                          */
#define HRPWM_SLV0_PWMISR_REP_Msk         (0x800UL)                 /*!< REP (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV0_PWMISR_RST_Pos         (10UL)                    /*!< RST (Bit 10)                                          */
#define HRPWM_SLV0_PWMISR_RST_Msk         (0x400UL)                 /*!< RST (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV0_PWMISR_CLRB_Pos        (9UL)                     /*!< CLRB (Bit 9)                                          */
#define HRPWM_SLV0_PWMISR_CLRB_Msk        (0x200UL)                 /*!< CLRB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMISR_SETB_Pos        (8UL)                     /*!< SETB (Bit 8)                                          */
#define HRPWM_SLV0_PWMISR_SETB_Msk        (0x100UL)                 /*!< SETB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMISR_CLRA_Pos        (7UL)                     /*!< CLRA (Bit 7)                                          */
#define HRPWM_SLV0_PWMISR_CLRA_Msk        (0x80UL)                  /*!< CLRA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMISR_SETA_Pos        (6UL)                     /*!< SETA (Bit 6)                                          */
#define HRPWM_SLV0_PWMISR_SETA_Msk        (0x40UL)                  /*!< SETA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMISR_UPD_Pos         (5UL)                     /*!< UPD (Bit 5)                                           */
#define HRPWM_SLV0_PWMISR_UPD_Msk         (0x20UL)                  /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV0_PWMISR_PER_Pos         (4UL)                     /*!< PER (Bit 4)                                           */
#define HRPWM_SLV0_PWMISR_PER_Msk         (0x10UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV0_PWMISR_CMPD_Pos        (3UL)                     /*!< CMPD (Bit 3)                                          */
#define HRPWM_SLV0_PWMISR_CMPD_Msk        (0x8UL)                   /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMISR_CMPC_Pos        (2UL)                     /*!< CMPC (Bit 2)                                          */
#define HRPWM_SLV0_PWMISR_CMPC_Msk        (0x4UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMISR_CMPB_Pos        (1UL)                     /*!< CMPB (Bit 1)                                          */
#define HRPWM_SLV0_PWMISR_CMPB_Msk        (0x2UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_PWMISR_CMPA_Pos        (0UL)                     /*!< CMPA (Bit 0)                                          */
#define HRPWM_SLV0_PWMISR_CMPA_Msk        (0x1UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
/* ========================================================  PWMDIER  ======================================================== */
#define HRPWM_SLV0_PWMDIER_DLYPRTDE_Pos   (30UL)                    /*!< DLYPRTDE (Bit 30)                                     */
#define HRPWM_SLV0_PWMDIER_DLYPRTDE_Msk   (0x40000000UL)            /*!< DLYPRTDE (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_PWMDIER_CAPBDE_Pos     (29UL)                    /*!< CAPBDE (Bit 29)                                       */
#define HRPWM_SLV0_PWMDIER_CAPBDE_Msk     (0x20000000UL)            /*!< CAPBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMDIER_CAPADE_Pos     (28UL)                    /*!< CAPADE (Bit 28)                                       */
#define HRPWM_SLV0_PWMDIER_CAPADE_Msk     (0x10000000UL)            /*!< CAPADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMDIER_REPDE_Pos      (27UL)                    /*!< REPDE (Bit 27)                                        */
#define HRPWM_SLV0_PWMDIER_REPDE_Msk      (0x8000000UL)             /*!< REPDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_PWMDIER_RSTDE_Pos      (26UL)                    /*!< RSTDE (Bit 26)                                        */
#define HRPWM_SLV0_PWMDIER_RSTDE_Msk      (0x4000000UL)             /*!< RSTDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_PWMDIER_CLRBDE_Pos     (25UL)                    /*!< CLRBDE (Bit 25)                                       */
#define HRPWM_SLV0_PWMDIER_CLRBDE_Msk     (0x2000000UL)             /*!< CLRBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMDIER_SETBDE_Pos     (24UL)                    /*!< SETBDE (Bit 24)                                       */
#define HRPWM_SLV0_PWMDIER_SETBDE_Msk     (0x1000000UL)             /*!< SETBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMDIER_CLRADE_Pos     (23UL)                    /*!< CLRADE (Bit 23)                                       */
#define HRPWM_SLV0_PWMDIER_CLRADE_Msk     (0x800000UL)              /*!< CLRADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMDIER_SETADE_Pos     (22UL)                    /*!< SETADE (Bit 22)                                       */
#define HRPWM_SLV0_PWMDIER_SETADE_Msk     (0x400000UL)              /*!< SETADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMDIER_UPDDE_Pos      (21UL)                    /*!< UPDDE (Bit 21)                                        */
#define HRPWM_SLV0_PWMDIER_UPDDE_Msk      (0x200000UL)              /*!< UPDDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_PWMDIER_PERDE_Pos      (20UL)                    /*!< PERDE (Bit 20)                                        */
#define HRPWM_SLV0_PWMDIER_PERDE_Msk      (0x100000UL)              /*!< PERDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_PWMDIER_CMPDDE_Pos     (19UL)                    /*!< CMPDDE (Bit 19)                                       */
#define HRPWM_SLV0_PWMDIER_CMPDDE_Msk     (0x80000UL)               /*!< CMPDDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMDIER_CMPCDE_Pos     (18UL)                    /*!< CMPCDE (Bit 18)                                       */
#define HRPWM_SLV0_PWMDIER_CMPCDE_Msk     (0x40000UL)               /*!< CMPCDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMDIER_CMPBDE_Pos     (17UL)                    /*!< CMPBDE (Bit 17)                                       */
#define HRPWM_SLV0_PWMDIER_CMPBDE_Msk     (0x20000UL)               /*!< CMPBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMDIER_CMPADE_Pos     (16UL)                    /*!< CMPADE (Bit 16)                                       */
#define HRPWM_SLV0_PWMDIER_CMPADE_Msk     (0x10000UL)               /*!< CMPADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMDIER_DLYPRTIE_Pos   (14UL)                    /*!< DLYPRTIE (Bit 14)                                     */
#define HRPWM_SLV0_PWMDIER_DLYPRTIE_Msk   (0x4000UL)                /*!< DLYPRTIE (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_PWMDIER_CAPBIE_Pos     (13UL)                    /*!< CAPBIE (Bit 13)                                       */
#define HRPWM_SLV0_PWMDIER_CAPBIE_Msk     (0x2000UL)                /*!< CAPBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMDIER_CAPAIE_Pos     (12UL)                    /*!< CAPAIE (Bit 12)                                       */
#define HRPWM_SLV0_PWMDIER_CAPAIE_Msk     (0x1000UL)                /*!< CAPAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMDIER_REPIE_Pos      (11UL)                    /*!< REPIE (Bit 11)                                        */
#define HRPWM_SLV0_PWMDIER_REPIE_Msk      (0x800UL)                 /*!< REPIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_PWMDIER_RSTIE_Pos      (10UL)                    /*!< RSTIE (Bit 10)                                        */
#define HRPWM_SLV0_PWMDIER_RSTIE_Msk      (0x400UL)                 /*!< RSTIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_PWMDIER_CLRBIE_Pos     (9UL)                     /*!< CLRBIE (Bit 9)                                        */
#define HRPWM_SLV0_PWMDIER_CLRBIE_Msk     (0x200UL)                 /*!< CLRBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMDIER_SETBIE_Pos     (8UL)                     /*!< SETBIE (Bit 8)                                        */
#define HRPWM_SLV0_PWMDIER_SETBIE_Msk     (0x100UL)                 /*!< SETBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMDIER_CLRAIE_Pos     (7UL)                     /*!< CLRAIE (Bit 7)                                        */
#define HRPWM_SLV0_PWMDIER_CLRAIE_Msk     (0x80UL)                  /*!< CLRAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMDIER_SETAIE_Pos     (6UL)                     /*!< SETAIE (Bit 6)                                        */
#define HRPWM_SLV0_PWMDIER_SETAIE_Msk     (0x40UL)                  /*!< SETAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMDIER_UPDIE_Pos      (5UL)                     /*!< UPDIE (Bit 5)                                         */
#define HRPWM_SLV0_PWMDIER_UPDIE_Msk      (0x20UL)                  /*!< UPDIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_PWMDIER_PERIE_Pos      (4UL)                     /*!< PERIE (Bit 4)                                         */
#define HRPWM_SLV0_PWMDIER_PERIE_Msk      (0x10UL)                  /*!< PERIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_PWMDIER_CMPDIE_Pos     (3UL)                     /*!< CMPDIE (Bit 3)                                        */
#define HRPWM_SLV0_PWMDIER_CMPDIE_Msk     (0x8UL)                   /*!< CMPDIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMDIER_CMPCIE_Pos     (2UL)                     /*!< CMPCIE (Bit 2)                                        */
#define HRPWM_SLV0_PWMDIER_CMPCIE_Msk     (0x4UL)                   /*!< CMPCIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMDIER_CMPBIE_Pos     (1UL)                     /*!< CMPBIE (Bit 1)                                        */
#define HRPWM_SLV0_PWMDIER_CMPBIE_Msk     (0x2UL)                   /*!< CMPBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_PWMDIER_CMPAIE_Pos     (0UL)                     /*!< CMPAIE (Bit 0)                                        */
#define HRPWM_SLV0_PWMDIER_CMPAIE_Msk     (0x1UL)                   /*!< CMPAIE (Bitfield-Mask: 0x01)                          */
/* =========================================================  CNTR  ========================================================== */
#define HRPWM_SLV0_CNTR_CNTWR_Pos         (19UL)                    /*!< CNTWR (Bit 19)                                        */
#define HRPWM_SLV0_CNTR_CNTWR_Msk         (0x80000UL)               /*!< CNTWR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_CNTR_CNTRD_Pos         (18UL)                    /*!< CNTRD (Bit 18)                                        */
#define HRPWM_SLV0_CNTR_CNTRD_Msk         (0x40000UL)               /*!< CNTRD (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_CNTR_CNT_Pos           (0UL)                     /*!< CNT (Bit 0)                                           */
#define HRPWM_SLV0_CNTR_CNT_Msk           (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* =========================================================  PERR  ========================================================== */
#define HRPWM_SLV0_PERR_PER_Pos           (0UL)                     /*!< PER (Bit 0)                                           */
#define HRPWM_SLV0_PERR_PER_Msk           (0xffffUL)                /*!< PER (Bitfield-Mask: 0xffff)                           */
/* =========================================================  REPR  ========================================================== */
#define HRPWM_SLV0_REPR_REP_Pos           (0UL)                     /*!< REP (Bit 0)                                           */
#define HRPWM_SLV0_REPR_REP_Msk           (0xffUL)                  /*!< REP (Bitfield-Mask: 0xff)                             */
/* =========================================================  CMPAR  ========================================================= */
#define HRPWM_SLV0_CMPAR_CMPA_Pos         (0UL)                     /*!< CMPA (Bit 0)                                          */
#define HRPWM_SLV0_CMPAR_CMPA_Msk         (0xffffUL)                /*!< CMPA (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPBR  ========================================================= */
#define HRPWM_SLV0_CMPBR_CMPB_Pos         (0UL)                     /*!< CMPB (Bit 0)                                          */
#define HRPWM_SLV0_CMPBR_CMPB_Msk         (0xffffUL)                /*!< CMPB (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPCR  ========================================================= */
#define HRPWM_SLV0_CMPCR_CMPC_Pos         (0UL)                     /*!< CMPC (Bit 0)                                          */
#define HRPWM_SLV0_CMPCR_CMPC_Msk         (0xffffUL)                /*!< CMPC (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPDR  ========================================================= */
#define HRPWM_SLV0_CMPDR_CMPD_Pos         (0UL)                     /*!< CMPD (Bit 0)                                          */
#define HRPWM_SLV0_CMPDR_CMPD_Msk         (0xffffUL)                /*!< CMPD (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CAPAR  ========================================================= */
#define HRPWM_SLV0_CAPAR_DIR_Pos          (16UL)                    /*!< DIR (Bit 16)                                          */
#define HRPWM_SLV0_CAPAR_DIR_Msk          (0x10000UL)               /*!< DIR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV0_CAPAR_CAPA_Pos         (0UL)                     /*!< CAPA (Bit 0)                                          */
#define HRPWM_SLV0_CAPAR_CAPA_Msk         (0xffffUL)                /*!< CAPA (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CAPBR  ========================================================= */
#define HRPWM_SLV0_CAPBR_DIR_Pos          (16UL)                    /*!< DIR (Bit 16)                                          */
#define HRPWM_SLV0_CAPBR_DIR_Msk          (0x10000UL)               /*!< DIR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV0_CAPBR_CAPB_Pos         (0UL)                     /*!< CAPB (Bit 0)                                          */
#define HRPWM_SLV0_CAPBR_CAPB_Msk         (0xffffUL)                /*!< CAPB (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  DTR  ========================================================== */
#define HRPWM_SLV0_DTR_SDTF_Pos           (28UL)                    /*!< SDTF (Bit 28)                                         */
#define HRPWM_SLV0_DTR_SDTF_Msk           (0x10000000UL)            /*!< SDTF (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_DTR_DTF_Pos            (16UL)                    /*!< DTF (Bit 16)                                          */
#define HRPWM_SLV0_DTR_DTF_Msk            (0xfff0000UL)             /*!< DTF (Bitfield-Mask: 0xfff)                            */
#define HRPWM_SLV0_DTR_SDTR_Pos           (12UL)                    /*!< SDTR (Bit 12)                                         */
#define HRPWM_SLV0_DTR_SDTR_Msk           (0x1000UL)                /*!< SDTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_DTR_DTR_Pos            (0UL)                     /*!< DTR (Bit 0)                                           */
#define HRPWM_SLV0_DTR_DTR_Msk            (0xfffUL)                 /*!< DTR (Bitfield-Mask: 0xfff)                            */
/* =========================================================  SETAR  ========================================================= */
#define HRPWM_SLV0_SETAR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV0_SETAR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV0_SETAR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV0_SETAR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_SETAR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV0_SETAR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_SETAR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV0_SETAR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_SETAR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV0_SETAR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_SETAR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV0_SETAR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_SETAR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV0_SETAR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_SETAR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV0_SETAR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_SETAR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV0_SETAR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_SETAR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV0_SETAR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_SETAR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV0_SETAR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_SETAR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV0_SETAR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_SETAR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV0_SETAR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_SETAR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV0_SETAR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_SETAR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV0_SETAR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_SETAR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV0_SETAR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_SETAR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV0_SETAR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_SETAR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV0_SETAR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV0_SETAR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV0_SETAR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_SETAR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV0_SETAR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_SETAR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV0_SETAR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_SETAR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV0_SETAR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_SETAR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV0_SETAR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  CLRAR  ========================================================= */
#define HRPWM_SLV0_CLRAR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV0_CLRAR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV0_CLRAR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV0_CLRAR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_CLRAR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV0_CLRAR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CLRAR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV0_CLRAR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CLRAR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV0_CLRAR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CLRAR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV0_CLRAR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CLRAR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV0_CLRAR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CLRAR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV0_CLRAR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CLRAR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV0_CLRAR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CLRAR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV0_CLRAR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CLRAR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV0_CLRAR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CLRAR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV0_CLRAR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CLRAR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV0_CLRAR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_CLRAR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV0_CLRAR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CLRAR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV0_CLRAR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CLRAR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV0_CLRAR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CLRAR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV0_CLRAR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CLRAR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV0_CLRAR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV0_CLRAR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV0_CLRAR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_CLRAR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV0_CLRAR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_CLRAR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV0_CLRAR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_CLRAR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV0_CLRAR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_CLRAR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV0_CLRAR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  SETBR  ========================================================= */
#define HRPWM_SLV0_SETBR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV0_SETBR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV0_SETBR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV0_SETBR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_SETBR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV0_SETBR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_SETBR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV0_SETBR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_SETBR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV0_SETBR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_SETBR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV0_SETBR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_SETBR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV0_SETBR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_SETBR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV0_SETBR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_SETBR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV0_SETBR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_SETBR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV0_SETBR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_SETBR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV0_SETBR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_SETBR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV0_SETBR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_SETBR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV0_SETBR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_SETBR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV0_SETBR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_SETBR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV0_SETBR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_SETBR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV0_SETBR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_SETBR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV0_SETBR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_SETBR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV0_SETBR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV0_SETBR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV0_SETBR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_SETBR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV0_SETBR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_SETBR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV0_SETBR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_SETBR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV0_SETBR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_SETBR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV0_SETBR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  CLRBR  ========================================================= */
#define HRPWM_SLV0_CLRBR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV0_CLRBR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV0_CLRBR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV0_CLRBR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_CLRBR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV0_CLRBR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CLRBR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV0_CLRBR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CLRBR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV0_CLRBR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CLRBR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV0_CLRBR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CLRBR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV0_CLRBR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CLRBR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV0_CLRBR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CLRBR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV0_CLRBR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CLRBR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV0_CLRBR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CLRBR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV0_CLRBR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CLRBR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV0_CLRBR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CLRBR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV0_CLRBR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_CLRBR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV0_CLRBR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CLRBR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV0_CLRBR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CLRBR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV0_CLRBR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CLRBR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV0_CLRBR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CLRBR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV0_CLRBR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV0_CLRBR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV0_CLRBR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_CLRBR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV0_CLRBR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_CLRBR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV0_CLRBR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_CLRBR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV0_CLRBR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_CLRBR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV0_CLRBR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  EEFR0  ========================================================= */
#define HRPWM_SLV0_EEFR0_EE4FLTR_Pos      (21UL)                    /*!< EE4FLTR (Bit 21)                                      */
#define HRPWM_SLV0_EEFR0_EE4FLTR_Msk      (0x1e00000UL)             /*!< EE4FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV0_EEFR0_EE4LTCH_Pos      (20UL)                    /*!< EE4LTCH (Bit 20)                                      */
#define HRPWM_SLV0_EEFR0_EE4LTCH_Msk      (0x100000UL)              /*!< EE4LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_EEFR0_EE3FLTR_Pos      (16UL)                    /*!< EE3FLTR (Bit 16)                                      */
#define HRPWM_SLV0_EEFR0_EE3FLTR_Msk      (0xf0000UL)               /*!< EE3FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV0_EEFR0_EE3LTCH_Pos      (15UL)                    /*!< EE3LTCH (Bit 15)                                      */
#define HRPWM_SLV0_EEFR0_EE3LTCH_Msk      (0x8000UL)                /*!< EE3LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_EEFR0_EE2FLTR_Pos      (11UL)                    /*!< EE2FLTR (Bit 11)                                      */
#define HRPWM_SLV0_EEFR0_EE2FLTR_Msk      (0x7800UL)                /*!< EE2FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV0_EEFR0_EE2LTCH_Pos      (10UL)                    /*!< EE2LTCH (Bit 10)                                      */
#define HRPWM_SLV0_EEFR0_EE2LTCH_Msk      (0x400UL)                 /*!< EE2LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_EEFR0_EE1FLTR_Pos      (6UL)                     /*!< EE1FLTR (Bit 6)                                       */
#define HRPWM_SLV0_EEFR0_EE1FLTR_Msk      (0x3c0UL)                 /*!< EE1FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV0_EEFR0_EE1LTCH_Pos      (5UL)                     /*!< EE1LTCH (Bit 5)                                       */
#define HRPWM_SLV0_EEFR0_EE1LTCH_Msk      (0x20UL)                  /*!< EE1LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_EEFR0_EE0FLTR_Pos      (1UL)                     /*!< EE0FLTR (Bit 1)                                       */
#define HRPWM_SLV0_EEFR0_EE0FLTR_Msk      (0x1eUL)                  /*!< EE0FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV0_EEFR0_EE0LTCH_Pos      (0UL)                     /*!< EE0LTCH (Bit 0)                                       */
#define HRPWM_SLV0_EEFR0_EE0LTCH_Msk      (0x1UL)                   /*!< EE0LTCH (Bitfield-Mask: 0x01)                         */
/* =========================================================  EEFR1  ========================================================= */
#define HRPWM_SLV0_EEFR1_EE9FLTR_Pos      (21UL)                    /*!< EE9FLTR (Bit 21)                                      */
#define HRPWM_SLV0_EEFR1_EE9FLTR_Msk      (0x1e00000UL)             /*!< EE9FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV0_EEFR1_EE9LTCH_Pos      (20UL)                    /*!< EE9LTCH (Bit 20)                                      */
#define HRPWM_SLV0_EEFR1_EE9LTCH_Msk      (0x100000UL)              /*!< EE9LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_EEFR1_EE8FLTR_Pos      (16UL)                    /*!< EE8FLTR (Bit 16)                                      */
#define HRPWM_SLV0_EEFR1_EE8FLTR_Msk      (0xf0000UL)               /*!< EE8FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV0_EEFR1_EE8LTCH_Pos      (15UL)                    /*!< EE8LTCH (Bit 15)                                      */
#define HRPWM_SLV0_EEFR1_EE8LTCH_Msk      (0x8000UL)                /*!< EE8LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_EEFR1_EE7FLTR_Pos      (11UL)                    /*!< EE7FLTR (Bit 11)                                      */
#define HRPWM_SLV0_EEFR1_EE7FLTR_Msk      (0x7800UL)                /*!< EE7FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV0_EEFR1_EE7LTCH_Pos      (10UL)                    /*!< EE7LTCH (Bit 10)                                      */
#define HRPWM_SLV0_EEFR1_EE7LTCH_Msk      (0x400UL)                 /*!< EE7LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_EEFR1_EE6FLTR_Pos      (6UL)                     /*!< EE6FLTR (Bit 6)                                       */
#define HRPWM_SLV0_EEFR1_EE6FLTR_Msk      (0x3c0UL)                 /*!< EE6FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV0_EEFR1_EE6LTCH_Pos      (5UL)                     /*!< EE6LTCH (Bit 5)                                       */
#define HRPWM_SLV0_EEFR1_EE6LTCH_Msk      (0x20UL)                  /*!< EE6LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_EEFR1_EE5FLTR_Pos      (1UL)                     /*!< EE5FLTR (Bit 1)                                       */
#define HRPWM_SLV0_EEFR1_EE5FLTR_Msk      (0x1eUL)                  /*!< EE5FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV0_EEFR1_EE5LTCH_Pos      (0UL)                     /*!< EE5LTCH (Bit 0)                                       */
#define HRPWM_SLV0_EEFR1_EE5LTCH_Msk      (0x1UL)                   /*!< EE5LTCH (Bitfield-Mask: 0x01)                         */
/* =========================================================  EEFR2  ========================================================= */
#define HRPWM_SLV0_EEFR2_EEVACNT_Pos      (8UL)                     /*!< EEVACNT (Bit 8)                                       */
#define HRPWM_SLV0_EEFR2_EEVACNT_Msk      (0x3f00UL)                /*!< EEVACNT (Bitfield-Mask: 0x3f)                         */
#define HRPWM_SLV0_EEFR2_EEVASEL_Pos      (4UL)                     /*!< EEVASEL (Bit 4)                                       */
#define HRPWM_SLV0_EEFR2_EEVASEL_Msk      (0xf0UL)                  /*!< EEVASEL (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV0_EEFR2_EEVARSTM_Pos     (2UL)                     /*!< EEVARSTM (Bit 2)                                      */
#define HRPWM_SLV0_EEFR2_EEVARSTM_Msk     (0x4UL)                   /*!< EEVARSTM (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_EEFR2_EEVACRES_Pos     (1UL)                     /*!< EEVACRES (Bit 1)                                      */
#define HRPWM_SLV0_EEFR2_EEVACRES_Msk     (0x2UL)                   /*!< EEVACRES (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_EEFR2_EEVACE_Pos       (0UL)                     /*!< EEVACE (Bit 0)                                        */
#define HRPWM_SLV0_EEFR2_EEVACE_Msk       (0x1UL)                   /*!< EEVACE (Bitfield-Mask: 0x01)                          */
/* =========================================================  RSTR  ========================================================== */
#define HRPWM_SLV0_RSTR_SLV5CMPB_Pos      (31UL)                    /*!< SLV5CMPB (Bit 31)                                     */
#define HRPWM_SLV0_RSTR_SLV5CMPB_Msk      (0x80000000UL)            /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_RSTR_SLV4CMPD_Pos      (30UL)                    /*!< SLV4CMPD (Bit 30)                                     */
#define HRPWM_SLV0_RSTR_SLV4CMPD_Msk      (0x40000000UL)            /*!< SLV4CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_RSTR_SLV4CMPB_Pos      (29UL)                    /*!< SLV4CMPB (Bit 29)                                     */
#define HRPWM_SLV0_RSTR_SLV4CMPB_Msk      (0x20000000UL)            /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_RSTR_SLV4CMPA_Pos      (28UL)                    /*!< SLV4CMPA (Bit 28)                                     */
#define HRPWM_SLV0_RSTR_SLV4CMPA_Msk      (0x10000000UL)            /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_RSTR_SLV3CMPD_Pos      (27UL)                    /*!< SLV3CMPD (Bit 27)                                     */
#define HRPWM_SLV0_RSTR_SLV3CMPD_Msk      (0x8000000UL)             /*!< SLV3CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_RSTR_SLV3CMPB_Pos      (26UL)                    /*!< SLV3CMPB (Bit 26)                                     */
#define HRPWM_SLV0_RSTR_SLV3CMPB_Msk      (0x4000000UL)             /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_RSTR_SLV3CMPA_Pos      (25UL)                    /*!< SLV3CMPA (Bit 25)                                     */
#define HRPWM_SLV0_RSTR_SLV3CMPA_Msk      (0x2000000UL)             /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_RSTR_SLV2CMPD_Pos      (24UL)                    /*!< SLV2CMPD (Bit 24)                                     */
#define HRPWM_SLV0_RSTR_SLV2CMPD_Msk      (0x1000000UL)             /*!< SLV2CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_RSTR_SLV2CMPB_Pos      (23UL)                    /*!< SLV2CMPB (Bit 23)                                     */
#define HRPWM_SLV0_RSTR_SLV2CMPB_Msk      (0x800000UL)              /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_RSTR_SLV2CMPA_Pos      (22UL)                    /*!< SLV2CMPA (Bit 22)                                     */
#define HRPWM_SLV0_RSTR_SLV2CMPA_Msk      (0x400000UL)              /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_RSTR_SLV1CMPD_Pos      (21UL)                    /*!< SLV1CMPD (Bit 21)                                     */
#define HRPWM_SLV0_RSTR_SLV1CMPD_Msk      (0x200000UL)              /*!< SLV1CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_RSTR_SLV1CMPB_Pos      (20UL)                    /*!< SLV1CMPB (Bit 20)                                     */
#define HRPWM_SLV0_RSTR_SLV1CMPB_Msk      (0x100000UL)              /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_RSTR_SLV1CMPA_Pos      (19UL)                    /*!< SLV1CMPA (Bit 19)                                     */
#define HRPWM_SLV0_RSTR_SLV1CMPA_Msk      (0x80000UL)               /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_RSTR_SLVCMPD_Pos       (18UL)                    /*!< SLVCMPD (Bit 18)                                      */
#define HRPWM_SLV0_RSTR_SLVCMPD_Msk       (0x40000UL)               /*!< SLVCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_RSTR_SLVCMPB_Pos       (17UL)                    /*!< SLVCMPB (Bit 17)                                      */
#define HRPWM_SLV0_RSTR_SLVCMPB_Msk       (0x20000UL)               /*!< SLVCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_RSTR_SLVUPD_Pos        (16UL)                    /*!< SLVUPD (Bit 16)                                       */
#define HRPWM_SLV0_RSTR_SLVUPD_Msk        (0x10000UL)               /*!< SLVUPD (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_RSTR_EXTEVT9_Pos       (15UL)                    /*!< EXTEVT9 (Bit 15)                                      */
#define HRPWM_SLV0_RSTR_EXTEVT9_Msk       (0x8000UL)                /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_RSTR_EXTEVT8_Pos       (14UL)                    /*!< EXTEVT8 (Bit 14)                                      */
#define HRPWM_SLV0_RSTR_EXTEVT8_Msk       (0x4000UL)                /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_RSTR_EXTEVT7_Pos       (13UL)                    /*!< EXTEVT7 (Bit 13)                                      */
#define HRPWM_SLV0_RSTR_EXTEVT7_Msk       (0x2000UL)                /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_RSTR_EXTEVT6_Pos       (12UL)                    /*!< EXTEVT6 (Bit 12)                                      */
#define HRPWM_SLV0_RSTR_EXTEVT6_Msk       (0x1000UL)                /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_RSTR_EXTEVT5_Pos       (11UL)                    /*!< EXTEVT5 (Bit 11)                                      */
#define HRPWM_SLV0_RSTR_EXTEVT5_Msk       (0x800UL)                 /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_RSTR_EXTEVT4_Pos       (10UL)                    /*!< EXTEVT4 (Bit 10)                                      */
#define HRPWM_SLV0_RSTR_EXTEVT4_Msk       (0x400UL)                 /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_RSTR_EXTEVT3_Pos       (9UL)                     /*!< EXTEVT3 (Bit 9)                                       */
#define HRPWM_SLV0_RSTR_EXTEVT3_Msk       (0x200UL)                 /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_RSTR_EXTEVT2_Pos       (8UL)                     /*!< EXTEVT2 (Bit 8)                                       */
#define HRPWM_SLV0_RSTR_EXTEVT2_Msk       (0x100UL)                 /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_RSTR_EXTEVT1_Pos       (7UL)                     /*!< EXTEVT1 (Bit 7)                                       */
#define HRPWM_SLV0_RSTR_EXTEVT1_Msk       (0x80UL)                  /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_RSTR_EXTEVT0_Pos       (6UL)                     /*!< EXTEVT0 (Bit 6)                                       */
#define HRPWM_SLV0_RSTR_EXTEVT0_Msk       (0x40UL)                  /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_RSTR_MSTPER_Pos        (5UL)                     /*!< MSTPER (Bit 5)                                        */
#define HRPWM_SLV0_RSTR_MSTPER_Msk        (0x20UL)                  /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_RSTR_MSTCMPD_Pos       (4UL)                     /*!< MSTCMPD (Bit 4)                                       */
#define HRPWM_SLV0_RSTR_MSTCMPD_Msk       (0x10UL)                  /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_RSTR_MSTCMPC_Pos       (3UL)                     /*!< MSTCMPC (Bit 3)                                       */
#define HRPWM_SLV0_RSTR_MSTCMPC_Msk       (0x8UL)                   /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_RSTR_MSTCMPB_Pos       (2UL)                     /*!< MSTCMPB (Bit 2)                                       */
#define HRPWM_SLV0_RSTR_MSTCMPB_Msk       (0x4UL)                   /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_RSTR_MSTCMPA_Pos       (1UL)                     /*!< MSTCMPA (Bit 1)                                       */
#define HRPWM_SLV0_RSTR_MSTCMPA_Msk       (0x2UL)                   /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_RSTR_SLV5CMPA_Pos      (0UL)                     /*!< SLV5CMPA (Bit 0)                                      */
#define HRPWM_SLV0_RSTR_SLV5CMPA_Msk      (0x1UL)                   /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
/* =========================================================  RSTER  ========================================================= */
#define HRPWM_SLV0_RSTER_SLV7CMPD_Pos     (5UL)                     /*!< SLV7CMPD (Bit 5)                                      */
#define HRPWM_SLV0_RSTER_SLV7CMPD_Msk     (0x20UL)                  /*!< SLV7CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_RSTER_SLV7CMPB_Pos     (4UL)                     /*!< SLV7CMPB (Bit 4)                                      */
#define HRPWM_SLV0_RSTER_SLV7CMPB_Msk     (0x10UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_RSTER_SLV7CMPA_Pos     (3UL)                     /*!< SLV7CMPA (Bit 3)                                      */
#define HRPWM_SLV0_RSTER_SLV7CMPA_Msk     (0x8UL)                   /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_RSTER_SLV6CMPD_Pos     (2UL)                     /*!< SLV6CMPD (Bit 2)                                      */
#define HRPWM_SLV0_RSTER_SLV6CMPD_Msk     (0x4UL)                   /*!< SLV6CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_RSTER_SLV6CMPB_Pos     (1UL)                     /*!< SLV6CMPB (Bit 1)                                      */
#define HRPWM_SLV0_RSTER_SLV6CMPB_Msk     (0x2UL)                   /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_RSTER_SLV6CMPA_Pos     (0UL)                     /*!< SLV6CMPA (Bit 0)                                      */
#define HRPWM_SLV0_RSTER_SLV6CMPA_Msk     (0x1UL)                   /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
/* =========================================================  CHPR  ========================================================== */
#define HRPWM_SLV0_CHPR_STRPW_Pos         (12UL)                    /*!< STRPW (Bit 12)                                        */
#define HRPWM_SLV0_CHPR_STRPW_Msk         (0xf000UL)                /*!< STRPW (Bitfield-Mask: 0x0f)                           */
#define HRPWM_SLV0_CHPR_CARDTY_Pos        (6UL)                     /*!< CARDTY (Bit 6)                                        */
#define HRPWM_SLV0_CHPR_CARDTY_Msk        (0x1c0UL)                 /*!< CARDTY (Bitfield-Mask: 0x07)                          */
#define HRPWM_SLV0_CHPR_CARFRQ_Pos        (0UL)                     /*!< CARFRQ (Bit 0)                                        */
#define HRPWM_SLV0_CHPR_CARFRQ_Msk        (0xfUL)                   /*!< CARFRQ (Bitfield-Mask: 0x0f)                          */
/* ========================================================  CAPACR  ========================================================= */
#define HRPWM_SLV0_CAPACR_SLV5CMPB_Pos    (31UL)                    /*!< SLV5CMPB (Bit 31)                                     */
#define HRPWM_SLV0_CAPACR_SLV5CMPB_Msk    (0x80000000UL)            /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACR_SLV5CMPA_Pos    (30UL)                    /*!< SLV5CMPA (Bit 30)                                     */
#define HRPWM_SLV0_CAPACR_SLV5CMPA_Msk    (0x40000000UL)            /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACR_SLV5CLRA_Pos    (29UL)                    /*!< SLV5CLRA (Bit 29)                                     */
#define HRPWM_SLV0_CAPACR_SLV5CLRA_Msk    (0x20000000UL)            /*!< SLV5CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACR_SLV5SETA_Pos    (28UL)                    /*!< SLV5SETA (Bit 28)                                     */
#define HRPWM_SLV0_CAPACR_SLV5SETA_Msk    (0x10000000UL)            /*!< SLV5SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACR_SLV4CMPB_Pos    (27UL)                    /*!< SLV4CMPB (Bit 27)                                     */
#define HRPWM_SLV0_CAPACR_SLV4CMPB_Msk    (0x8000000UL)             /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACR_SLV4CMPA_Pos    (26UL)                    /*!< SLV4CMPA (Bit 26)                                     */
#define HRPWM_SLV0_CAPACR_SLV4CMPA_Msk    (0x4000000UL)             /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACR_SLV4CLRA_Pos    (25UL)                    /*!< SLV4CLRA (Bit 25)                                     */
#define HRPWM_SLV0_CAPACR_SLV4CLRA_Msk    (0x2000000UL)             /*!< SLV4CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACR_SLV4SETA_Pos    (24UL)                    /*!< SLV4SETA (Bit 24)                                     */
#define HRPWM_SLV0_CAPACR_SLV4SETA_Msk    (0x1000000UL)             /*!< SLV4SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACR_SLV3CMPB_Pos    (23UL)                    /*!< SLV3CMPB (Bit 23)                                     */
#define HRPWM_SLV0_CAPACR_SLV3CMPB_Msk    (0x800000UL)              /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACR_SLV3CMPA_Pos    (22UL)                    /*!< SLV3CMPA (Bit 22)                                     */
#define HRPWM_SLV0_CAPACR_SLV3CMPA_Msk    (0x400000UL)              /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACR_SLV3CLRA_Pos    (21UL)                    /*!< SLV3CLRA (Bit 21)                                     */
#define HRPWM_SLV0_CAPACR_SLV3CLRA_Msk    (0x200000UL)              /*!< SLV3CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACR_SLV3SETA_Pos    (20UL)                    /*!< SLV3SETA (Bit 20)                                     */
#define HRPWM_SLV0_CAPACR_SLV3SETA_Msk    (0x100000UL)              /*!< SLV3SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACR_SLV2CMPB_Pos    (19UL)                    /*!< SLV2CMPB (Bit 19)                                     */
#define HRPWM_SLV0_CAPACR_SLV2CMPB_Msk    (0x80000UL)               /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACR_SLV2CMPA_Pos    (18UL)                    /*!< SLV2CMPA (Bit 18)                                     */
#define HRPWM_SLV0_CAPACR_SLV2CMPA_Msk    (0x40000UL)               /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACR_SLV2CLRA_Pos    (17UL)                    /*!< SLV2CLRA (Bit 17)                                     */
#define HRPWM_SLV0_CAPACR_SLV2CLRA_Msk    (0x20000UL)               /*!< SLV2CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACR_SLV2SETA_Pos    (16UL)                    /*!< SLV2SETA (Bit 16)                                     */
#define HRPWM_SLV0_CAPACR_SLV2SETA_Msk    (0x10000UL)               /*!< SLV2SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACR_SLV1CMPB_Pos    (15UL)                    /*!< SLV1CMPB (Bit 15)                                     */
#define HRPWM_SLV0_CAPACR_SLV1CMPB_Msk    (0x8000UL)                /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACR_SLV1CMPA_Pos    (14UL)                    /*!< SLV1CMPA (Bit 14)                                     */
#define HRPWM_SLV0_CAPACR_SLV1CMPA_Msk    (0x4000UL)                /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACR_SLV1CLRA_Pos    (13UL)                    /*!< SLV1CLRA (Bit 13)                                     */
#define HRPWM_SLV0_CAPACR_SLV1CLRA_Msk    (0x2000UL)                /*!< SLV1CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACR_SLV1SETA_Pos    (12UL)                    /*!< SLV1SETA (Bit 12)                                     */
#define HRPWM_SLV0_CAPACR_SLV1SETA_Msk    (0x1000UL)                /*!< SLV1SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACR_EXTEVT9_Pos     (11UL)                    /*!< EXTEVT9 (Bit 11)                                      */
#define HRPWM_SLV0_CAPACR_EXTEVT9_Msk     (0x800UL)                 /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CAPACR_EXTEVT8_Pos     (10UL)                    /*!< EXTEVT8 (Bit 10)                                      */
#define HRPWM_SLV0_CAPACR_EXTEVT8_Msk     (0x400UL)                 /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CAPACR_EXTEVT7_Pos     (9UL)                     /*!< EXTEVT7 (Bit 9)                                       */
#define HRPWM_SLV0_CAPACR_EXTEVT7_Msk     (0x200UL)                 /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CAPACR_EXTEVT6_Pos     (8UL)                     /*!< EXTEVT6 (Bit 8)                                       */
#define HRPWM_SLV0_CAPACR_EXTEVT6_Msk     (0x100UL)                 /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CAPACR_EXTEVT5_Pos     (7UL)                     /*!< EXTEVT5 (Bit 7)                                       */
#define HRPWM_SLV0_CAPACR_EXTEVT5_Msk     (0x80UL)                  /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CAPACR_EXTEVT4_Pos     (6UL)                     /*!< EXTEVT4 (Bit 6)                                       */
#define HRPWM_SLV0_CAPACR_EXTEVT4_Msk     (0x40UL)                  /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CAPACR_EXTEVT3_Pos     (5UL)                     /*!< EXTEVT3 (Bit 5)                                       */
#define HRPWM_SLV0_CAPACR_EXTEVT3_Msk     (0x20UL)                  /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CAPACR_EXTEVT2_Pos     (4UL)                     /*!< EXTEVT2 (Bit 4)                                       */
#define HRPWM_SLV0_CAPACR_EXTEVT2_Msk     (0x10UL)                  /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CAPACR_EXTEVT1_Pos     (3UL)                     /*!< EXTEVT1 (Bit 3)                                       */
#define HRPWM_SLV0_CAPACR_EXTEVT1_Msk     (0x8UL)                   /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CAPACR_EXTEVT0_Pos     (2UL)                     /*!< EXTEVT0 (Bit 2)                                       */
#define HRPWM_SLV0_CAPACR_EXTEVT0_Msk     (0x4UL)                   /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CAPACR_UPDCPT_Pos      (1UL)                     /*!< UPDCPT (Bit 1)                                        */
#define HRPWM_SLV0_CAPACR_UPDCPT_Msk      (0x2UL)                   /*!< UPDCPT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_CAPACR_SWCPT_Pos       (0UL)                     /*!< SWCPT (Bit 0)                                         */
#define HRPWM_SLV0_CAPACR_SWCPT_Msk       (0x1UL)                   /*!< SWCPT (Bitfield-Mask: 0x01)                           */
/* ========================================================  CAPACER  ======================================================== */
#define HRPWM_SLV0_CAPACER_SLV7CMPB_Pos   (7UL)                     /*!< SLV7CMPB (Bit 7)                                      */
#define HRPWM_SLV0_CAPACER_SLV7CMPB_Msk   (0x80UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACER_SLV7CMPA_Pos   (6UL)                     /*!< SLV7CMPA (Bit 6)                                      */
#define HRPWM_SLV0_CAPACER_SLV7CMPA_Msk   (0x40UL)                  /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACER_SLV7CLRA_Pos   (5UL)                     /*!< SLV7CLRA (Bit 5)                                      */
#define HRPWM_SLV0_CAPACER_SLV7CLRA_Msk   (0x20UL)                  /*!< SLV7CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACER_SLV7SETA_Pos   (4UL)                     /*!< SLV7SETA (Bit 4)                                      */
#define HRPWM_SLV0_CAPACER_SLV7SETA_Msk   (0x10UL)                  /*!< SLV7SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACER_SLV6CMPB_Pos   (3UL)                     /*!< SLV6CMPB (Bit 3)                                      */
#define HRPWM_SLV0_CAPACER_SLV6CMPB_Msk   (0x8UL)                   /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACER_SLV6CMPA_Pos   (2UL)                     /*!< SLV6CMPA (Bit 2)                                      */
#define HRPWM_SLV0_CAPACER_SLV6CMPA_Msk   (0x4UL)                   /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACER_SLV6CLRA_Pos   (1UL)                     /*!< SLV6CLRA (Bit 1)                                      */
#define HRPWM_SLV0_CAPACER_SLV6CLRA_Msk   (0x2UL)                   /*!< SLV6CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPACER_SLV6SETA_Pos   (0UL)                     /*!< SLV6SETA (Bit 0)                                      */
#define HRPWM_SLV0_CAPACER_SLV6SETA_Msk   (0x1UL)                   /*!< SLV6SETA (Bitfield-Mask: 0x01)                        */
/* ========================================================  CAPBCR  ========================================================= */
#define HRPWM_SLV0_CAPBCR_SLV5CMPB_Pos    (31UL)                    /*!< SLV5CMPB (Bit 31)                                     */
#define HRPWM_SLV0_CAPBCR_SLV5CMPB_Msk    (0x80000000UL)            /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCR_SLV5CMPA_Pos    (30UL)                    /*!< SLV5CMPA (Bit 30)                                     */
#define HRPWM_SLV0_CAPBCR_SLV5CMPA_Msk    (0x40000000UL)            /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCR_SLV5CLRA_Pos    (29UL)                    /*!< SLV5CLRA (Bit 29)                                     */
#define HRPWM_SLV0_CAPBCR_SLV5CLRA_Msk    (0x20000000UL)            /*!< SLV5CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCR_SLV5SETA_Pos    (28UL)                    /*!< SLV5SETA (Bit 28)                                     */
#define HRPWM_SLV0_CAPBCR_SLV5SETA_Msk    (0x10000000UL)            /*!< SLV5SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCR_SLV4CMPB_Pos    (27UL)                    /*!< SLV4CMPB (Bit 27)                                     */
#define HRPWM_SLV0_CAPBCR_SLV4CMPB_Msk    (0x8000000UL)             /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCR_SLV4CMPA_Pos    (26UL)                    /*!< SLV4CMPA (Bit 26)                                     */
#define HRPWM_SLV0_CAPBCR_SLV4CMPA_Msk    (0x4000000UL)             /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCR_SLV4CLRA_Pos    (25UL)                    /*!< SLV4CLRA (Bit 25)                                     */
#define HRPWM_SLV0_CAPBCR_SLV4CLRA_Msk    (0x2000000UL)             /*!< SLV4CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCR_SLV4SETA_Pos    (24UL)                    /*!< SLV4SETA (Bit 24)                                     */
#define HRPWM_SLV0_CAPBCR_SLV4SETA_Msk    (0x1000000UL)             /*!< SLV4SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCR_SLV3CMPB_Pos    (23UL)                    /*!< SLV3CMPB (Bit 23)                                     */
#define HRPWM_SLV0_CAPBCR_SLV3CMPB_Msk    (0x800000UL)              /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCR_SLV3CMPA_Pos    (22UL)                    /*!< SLV3CMPA (Bit 22)                                     */
#define HRPWM_SLV0_CAPBCR_SLV3CMPA_Msk    (0x400000UL)              /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCR_SLV3CLRA_Pos    (21UL)                    /*!< SLV3CLRA (Bit 21)                                     */
#define HRPWM_SLV0_CAPBCR_SLV3CLRA_Msk    (0x200000UL)              /*!< SLV3CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCR_SLV3SETA_Pos    (20UL)                    /*!< SLV3SETA (Bit 20)                                     */
#define HRPWM_SLV0_CAPBCR_SLV3SETA_Msk    (0x100000UL)              /*!< SLV3SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCR_SLV2CMPB_Pos    (19UL)                    /*!< SLV2CMPB (Bit 19)                                     */
#define HRPWM_SLV0_CAPBCR_SLV2CMPB_Msk    (0x80000UL)               /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCR_SLV2CMPA_Pos    (18UL)                    /*!< SLV2CMPA (Bit 18)                                     */
#define HRPWM_SLV0_CAPBCR_SLV2CMPA_Msk    (0x40000UL)               /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCR_SLV2CLRA_Pos    (17UL)                    /*!< SLV2CLRA (Bit 17)                                     */
#define HRPWM_SLV0_CAPBCR_SLV2CLRA_Msk    (0x20000UL)               /*!< SLV2CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCR_SLV2SETA_Pos    (16UL)                    /*!< SLV2SETA (Bit 16)                                     */
#define HRPWM_SLV0_CAPBCR_SLV2SETA_Msk    (0x10000UL)               /*!< SLV2SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCR_SLV1CMPB_Pos    (15UL)                    /*!< SLV1CMPB (Bit 15)                                     */
#define HRPWM_SLV0_CAPBCR_SLV1CMPB_Msk    (0x8000UL)                /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCR_SLV1CMPA_Pos    (14UL)                    /*!< SLV1CMPA (Bit 14)                                     */
#define HRPWM_SLV0_CAPBCR_SLV1CMPA_Msk    (0x4000UL)                /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCR_SLV1CLRA_Pos    (13UL)                    /*!< SLV1CLRA (Bit 13)                                     */
#define HRPWM_SLV0_CAPBCR_SLV1CLRA_Msk    (0x2000UL)                /*!< SLV1CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCR_SLV1SETA_Pos    (12UL)                    /*!< SLV1SETA (Bit 12)                                     */
#define HRPWM_SLV0_CAPBCR_SLV1SETA_Msk    (0x1000UL)                /*!< SLV1SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCR_EXTEVT9_Pos     (11UL)                    /*!< EXTEVT9 (Bit 11)                                      */
#define HRPWM_SLV0_CAPBCR_EXTEVT9_Msk     (0x800UL)                 /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CAPBCR_EXTEVT8_Pos     (10UL)                    /*!< EXTEVT8 (Bit 10)                                      */
#define HRPWM_SLV0_CAPBCR_EXTEVT8_Msk     (0x400UL)                 /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CAPBCR_EXTEVT7_Pos     (9UL)                     /*!< EXTEVT7 (Bit 9)                                       */
#define HRPWM_SLV0_CAPBCR_EXTEVT7_Msk     (0x200UL)                 /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CAPBCR_EXTEVT6_Pos     (8UL)                     /*!< EXTEVT6 (Bit 8)                                       */
#define HRPWM_SLV0_CAPBCR_EXTEVT6_Msk     (0x100UL)                 /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CAPBCR_EXTEVT5_Pos     (7UL)                     /*!< EXTEVT5 (Bit 7)                                       */
#define HRPWM_SLV0_CAPBCR_EXTEVT5_Msk     (0x80UL)                  /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CAPBCR_EXTEVT4_Pos     (6UL)                     /*!< EXTEVT4 (Bit 6)                                       */
#define HRPWM_SLV0_CAPBCR_EXTEVT4_Msk     (0x40UL)                  /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CAPBCR_EXTEVT3_Pos     (5UL)                     /*!< EXTEVT3 (Bit 5)                                       */
#define HRPWM_SLV0_CAPBCR_EXTEVT3_Msk     (0x20UL)                  /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CAPBCR_EXTEVT2_Pos     (4UL)                     /*!< EXTEVT2 (Bit 4)                                       */
#define HRPWM_SLV0_CAPBCR_EXTEVT2_Msk     (0x10UL)                  /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CAPBCR_EXTEVT1_Pos     (3UL)                     /*!< EXTEVT1 (Bit 3)                                       */
#define HRPWM_SLV0_CAPBCR_EXTEVT1_Msk     (0x8UL)                   /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CAPBCR_EXTEVT0_Pos     (2UL)                     /*!< EXTEVT0 (Bit 2)                                       */
#define HRPWM_SLV0_CAPBCR_EXTEVT0_Msk     (0x4UL)                   /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_CAPBCR_UPDCPT_Pos      (1UL)                     /*!< UPDCPT (Bit 1)                                        */
#define HRPWM_SLV0_CAPBCR_UPDCPT_Msk      (0x2UL)                   /*!< UPDCPT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_CAPBCR_SWCPT_Pos       (0UL)                     /*!< SWCPT (Bit 0)                                         */
#define HRPWM_SLV0_CAPBCR_SWCPT_Msk       (0x1UL)                   /*!< SWCPT (Bitfield-Mask: 0x01)                           */
/* ========================================================  CAPBCER  ======================================================== */
#define HRPWM_SLV0_CAPBCER_SLV7CMPB_Pos   (7UL)                     /*!< SLV7CMPB (Bit 7)                                      */
#define HRPWM_SLV0_CAPBCER_SLV7CMPB_Msk   (0x80UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCER_SLV7CMPA_Pos   (6UL)                     /*!< SLV7CMPA (Bit 6)                                      */
#define HRPWM_SLV0_CAPBCER_SLV7CMPA_Msk   (0x40UL)                  /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCER_SLV7CLRA_Pos   (5UL)                     /*!< SLV7CLRA (Bit 5)                                      */
#define HRPWM_SLV0_CAPBCER_SLV7CLRA_Msk   (0x20UL)                  /*!< SLV7CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCER_SLV7SETA_Pos   (4UL)                     /*!< SLV7SETA (Bit 4)                                      */
#define HRPWM_SLV0_CAPBCER_SLV7SETA_Msk   (0x10UL)                  /*!< SLV7SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCER_SLV6CMPB_Pos   (3UL)                     /*!< SLV6CMPB (Bit 3)                                      */
#define HRPWM_SLV0_CAPBCER_SLV6CMPB_Msk   (0x8UL)                   /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCER_SLV6CMPA_Pos   (2UL)                     /*!< SLV6CMPA (Bit 2)                                      */
#define HRPWM_SLV0_CAPBCER_SLV6CMPA_Msk   (0x4UL)                   /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCER_SLV6CLRA_Pos   (1UL)                     /*!< SLV6CLRA (Bit 1)                                      */
#define HRPWM_SLV0_CAPBCER_SLV6CLRA_Msk   (0x2UL)                   /*!< SLV6CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_CAPBCER_SLV6SETA_Pos   (0UL)                     /*!< SLV6SETA (Bit 0)                                      */
#define HRPWM_SLV0_CAPBCER_SLV6SETA_Msk   (0x1UL)                   /*!< SLV6SETA (Bitfield-Mask: 0x01)                        */
/* =========================================================  OUTR  ========================================================== */
#define HRPWM_SLV0_OUTR_DTEN_Pos          (31UL)                    /*!< DTEN (Bit 31)                                         */
#define HRPWM_SLV0_OUTR_DTEN_Msk          (0x80000000UL)            /*!< DTEN (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_OUTR_DLYPRTEN_Pos      (30UL)                    /*!< DLYPRTEN (Bit 30)                                     */
#define HRPWM_SLV0_OUTR_DLYPRTEN_Msk      (0x40000000UL)            /*!< DLYPRTEN (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV0_OUTR_DLYPRT_Pos        (27UL)                    /*!< DLYPRT (Bit 27)                                       */
#define HRPWM_SLV0_OUTR_DLYPRT_Msk        (0x38000000UL)            /*!< DLYPRT (Bitfield-Mask: 0x07)                          */
#define HRPWM_SLV0_OUTR_BIAR_Pos          (25UL)                    /*!< BIAR (Bit 25)                                         */
#define HRPWM_SLV0_OUTR_BIAR_Msk          (0x2000000UL)             /*!< BIAR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_OUTR_DIDLB_Pos         (22UL)                    /*!< DIDLB (Bit 22)                                        */
#define HRPWM_SLV0_OUTR_DIDLB_Msk         (0x400000UL)              /*!< DIDLB (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_OUTR_IDLEMB_Pos        (21UL)                    /*!< IDLEMB (Bit 21)                                       */
#define HRPWM_SLV0_OUTR_IDLEMB_Msk        (0x200000UL)              /*!< IDLEMB (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_OUTR_CHPB_Pos          (20UL)                    /*!< CHPB (Bit 20)                                         */
#define HRPWM_SLV0_OUTR_CHPB_Msk          (0x100000UL)              /*!< CHPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_OUTR_IDLESB_Pos        (19UL)                    /*!< IDLESB (Bit 19)                                       */
#define HRPWM_SLV0_OUTR_IDLESB_Msk        (0x80000UL)               /*!< IDLESB (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_OUTR_FAULTB_Pos        (17UL)                    /*!< FAULTB (Bit 17)                                       */
#define HRPWM_SLV0_OUTR_FAULTB_Msk        (0x60000UL)               /*!< FAULTB (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV0_OUTR_POLB_Pos          (16UL)                    /*!< POLB (Bit 16)                                         */
#define HRPWM_SLV0_OUTR_POLB_Msk          (0x10000UL)               /*!< POLB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_OUTR_DIDLA_Pos         (6UL)                     /*!< DIDLA (Bit 6)                                         */
#define HRPWM_SLV0_OUTR_DIDLA_Msk         (0x40UL)                  /*!< DIDLA (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_OUTR_IDLEMA_Pos        (5UL)                     /*!< IDLEMA (Bit 5)                                        */
#define HRPWM_SLV0_OUTR_IDLEMA_Msk        (0x20UL)                  /*!< IDLEMA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_OUTR_CHPA_Pos          (4UL)                     /*!< CHPA (Bit 4)                                          */
#define HRPWM_SLV0_OUTR_CHPA_Msk          (0x10UL)                  /*!< CHPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_OUTR_IDLESA_Pos        (3UL)                     /*!< IDLESA (Bit 3)                                        */
#define HRPWM_SLV0_OUTR_IDLESA_Msk        (0x8UL)                   /*!< IDLESA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_OUTR_FAULTA_Pos        (1UL)                     /*!< FAULTA (Bit 1)                                        */
#define HRPWM_SLV0_OUTR_FAULTA_Msk        (0x6UL)                   /*!< FAULTA (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV0_OUTR_POLA_Pos          (0UL)                     /*!< POLA (Bit 0)                                          */
#define HRPWM_SLV0_OUTR_POLA_Msk          (0x1UL)                   /*!< POLA (Bitfield-Mask: 0x01)                            */
/* =========================================================  FLTR  ========================================================== */
#define HRPWM_SLV0_FLTR_FLT7EN_Pos        (7UL)                     /*!< FLT7EN (Bit 7)                                        */
#define HRPWM_SLV0_FLTR_FLT7EN_Msk        (0x80UL)                  /*!< FLT7EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_FLTR_FLT6EN_Pos        (6UL)                     /*!< FLT6EN (Bit 6)                                        */
#define HRPWM_SLV0_FLTR_FLT6EN_Msk        (0x40UL)                  /*!< FLT6EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_FLTR_FLT5EN_Pos        (5UL)                     /*!< FLT5EN (Bit 5)                                        */
#define HRPWM_SLV0_FLTR_FLT5EN_Msk        (0x20UL)                  /*!< FLT5EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_FLTR_FLT4EN_Pos        (4UL)                     /*!< FLT4EN (Bit 4)                                        */
#define HRPWM_SLV0_FLTR_FLT4EN_Msk        (0x10UL)                  /*!< FLT4EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_FLTR_FLT3EN_Pos        (3UL)                     /*!< FLT3EN (Bit 3)                                        */
#define HRPWM_SLV0_FLTR_FLT3EN_Msk        (0x8UL)                   /*!< FLT3EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_FLTR_FLT2EN_Pos        (2UL)                     /*!< FLT2EN (Bit 2)                                        */
#define HRPWM_SLV0_FLTR_FLT2EN_Msk        (0x4UL)                   /*!< FLT2EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_FLTR_FLT1EN_Pos        (1UL)                     /*!< FLT1EN (Bit 1)                                        */
#define HRPWM_SLV0_FLTR_FLT1EN_Msk        (0x2UL)                   /*!< FLT1EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_FLTR_FLT0EN_Pos        (0UL)                     /*!< FLT0EN (Bit 0)                                        */
#define HRPWM_SLV0_FLTR_FLT0EN_Msk        (0x1UL)                   /*!< FLT0EN (Bitfield-Mask: 0x01)                          */
/* =========================================================  DMAUR  ========================================================= */
#define HRPWM_SLV0_DMAUR_FLTR_Pos         (29UL)                    /*!< FLTR (Bit 29)                                         */
#define HRPWM_SLV0_DMAUR_FLTR_Msk         (0x20000000UL)            /*!< FLTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_DMAUR_OUTR_Pos         (28UL)                    /*!< OUTR (Bit 28)                                         */
#define HRPWM_SLV0_DMAUR_OUTR_Msk         (0x10000000UL)            /*!< OUTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_DMAUR_CAPBCER_Pos      (27UL)                    /*!< CAPBCER (Bit 27)                                      */
#define HRPWM_SLV0_DMAUR_CAPBCER_Msk      (0x8000000UL)             /*!< CAPBCER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_DMAUR_CAPBCR_Pos       (26UL)                    /*!< CAPBCR (Bit 26)                                       */
#define HRPWM_SLV0_DMAUR_CAPBCR_Msk       (0x4000000UL)             /*!< CAPBCR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_DMAUR_CAPACER_Pos      (25UL)                    /*!< CAPACER (Bit 25)                                      */
#define HRPWM_SLV0_DMAUR_CAPACER_Msk      (0x2000000UL)             /*!< CAPACER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_DMAUR_CAPACR_Pos       (24UL)                    /*!< CAPACR (Bit 24)                                       */
#define HRPWM_SLV0_DMAUR_CAPACR_Msk       (0x1000000UL)             /*!< CAPACR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_DMAUR_CHPR_Pos         (23UL)                    /*!< CHPR (Bit 23)                                         */
#define HRPWM_SLV0_DMAUR_CHPR_Msk         (0x800000UL)              /*!< CHPR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_DMAUR_RSTER_Pos        (22UL)                    /*!< RSTER (Bit 22)                                        */
#define HRPWM_SLV0_DMAUR_RSTER_Msk        (0x400000UL)              /*!< RSTER (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_DMAUR_RSTR_Pos         (21UL)                    /*!< RSTR (Bit 21)                                         */
#define HRPWM_SLV0_DMAUR_RSTR_Msk         (0x200000UL)              /*!< RSTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_DMAUR_EEFR2_Pos        (20UL)                    /*!< EEFR2 (Bit 20)                                        */
#define HRPWM_SLV0_DMAUR_EEFR2_Msk        (0x100000UL)              /*!< EEFR2 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_DMAUR_EEFR1_Pos        (19UL)                    /*!< EEFR1 (Bit 19)                                        */
#define HRPWM_SLV0_DMAUR_EEFR1_Msk        (0x80000UL)               /*!< EEFR1 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_DMAUR_EEFR0_Pos        (18UL)                    /*!< EEFR0 (Bit 18)                                        */
#define HRPWM_SLV0_DMAUR_EEFR0_Msk        (0x40000UL)               /*!< EEFR0 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_DMAUR_CLRBR_Pos        (17UL)                    /*!< CLRBR (Bit 17)                                        */
#define HRPWM_SLV0_DMAUR_CLRBR_Msk        (0x20000UL)               /*!< CLRBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_DMAUR_SETBR_Pos        (16UL)                    /*!< SETBR (Bit 16)                                        */
#define HRPWM_SLV0_DMAUR_SETBR_Msk        (0x10000UL)               /*!< SETBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_DMAUR_CLRAR_Pos        (15UL)                    /*!< CLRAR (Bit 15)                                        */
#define HRPWM_SLV0_DMAUR_CLRAR_Msk        (0x8000UL)                /*!< CLRAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_DMAUR_SETAR_Pos        (14UL)                    /*!< SETAR (Bit 14)                                        */
#define HRPWM_SLV0_DMAUR_SETAR_Msk        (0x4000UL)                /*!< SETAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_DMAUR_DTR_Pos          (13UL)                    /*!< DTR (Bit 13)                                          */
#define HRPWM_SLV0_DMAUR_DTR_Msk          (0x2000UL)                /*!< DTR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV0_DMAUR_CAPBR_Pos        (12UL)                    /*!< CAPBR (Bit 12)                                        */
#define HRPWM_SLV0_DMAUR_CAPBR_Msk        (0x1000UL)                /*!< CAPBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_DMAUR_CAPAR_Pos        (11UL)                    /*!< CAPAR (Bit 11)                                        */
#define HRPWM_SLV0_DMAUR_CAPAR_Msk        (0x800UL)                 /*!< CAPAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_DMAUR_CMPDR_Pos        (10UL)                    /*!< CMPDR (Bit 10)                                        */
#define HRPWM_SLV0_DMAUR_CMPDR_Msk        (0x400UL)                 /*!< CMPDR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_DMAUR_CMPCR_Pos        (9UL)                     /*!< CMPCR (Bit 9)                                         */
#define HRPWM_SLV0_DMAUR_CMPCR_Msk        (0x200UL)                 /*!< CMPCR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_DMAUR_CMPBR_Pos        (8UL)                     /*!< CMPBR (Bit 8)                                         */
#define HRPWM_SLV0_DMAUR_CMPBR_Msk        (0x100UL)                 /*!< CMPBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_DMAUR_CMPAR_Pos        (7UL)                     /*!< CMPAR (Bit 7)                                         */
#define HRPWM_SLV0_DMAUR_CMPAR_Msk        (0x80UL)                  /*!< CMPAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV0_DMAUR_REPR_Pos         (6UL)                     /*!< REPR (Bit 6)                                          */
#define HRPWM_SLV0_DMAUR_REPR_Msk         (0x40UL)                  /*!< REPR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_DMAUR_PERR_Pos         (5UL)                     /*!< PERR (Bit 5)                                          */
#define HRPWM_SLV0_DMAUR_PERR_Msk         (0x20UL)                  /*!< PERR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_DMAUR_CNTR_Pos         (4UL)                     /*!< CNTR (Bit 4)                                          */
#define HRPWM_SLV0_DMAUR_CNTR_Msk         (0x10UL)                  /*!< CNTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV0_DMAUR_PWMDIER_Pos      (3UL)                     /*!< PWMDIER (Bit 3)                                       */
#define HRPWM_SLV0_DMAUR_PWMDIER_Msk      (0x8UL)                   /*!< PWMDIER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV0_DMAUR_PWMISR_Pos       (2UL)                     /*!< PWMISR (Bit 2)                                        */
#define HRPWM_SLV0_DMAUR_PWMISR_Msk       (0x4UL)                   /*!< PWMISR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_DMAUR_PWMCR1_Pos       (1UL)                     /*!< PWMCR1 (Bit 1)                                        */
#define HRPWM_SLV0_DMAUR_PWMCR1_Msk       (0x2UL)                   /*!< PWMCR1 (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV0_DMAUR_PWMCR0_Pos       (0UL)                     /*!< PWMCR0 (Bit 0)                                        */
#define HRPWM_SLV0_DMAUR_PWMCR0_Msk       (0x1UL)                   /*!< PWMCR0 (Bitfield-Mask: 0x01)                          */
/* =========================================================  DMADR  ========================================================= */
#define HRPWM_SLV0_DMADR_DMADR_Pos        (0UL)                     /*!< DMADR (Bit 0)                                         */
#define HRPWM_SLV0_DMADR_DMADR_Msk        (0xffffffffUL)            /*!< DMADR (Bitfield-Mask: 0xffffffff)                     */


/* =========================================================================================================================== */
/* ================                                        HRPWM_SLV1                                         ================ */
/* =========================================================================================================================== */

/* ========================================================  PWMCR0  ========================================================= */
#define HRPWM_SLV1_PWMCR0_UPDGAT_Pos      (28UL)                    /*!< UPDGAT (Bit 28)                                       */
#define HRPWM_SLV1_PWMCR0_UPDGAT_Msk      (0xf0000000UL)            /*!< UPDGAT (Bitfield-Mask: 0x0f)                          */
#define HRPWM_SLV1_PWMCR0_UPDREP_Pos      (27UL)                    /*!< UPDREP (Bit 27)                                       */
#define HRPWM_SLV1_PWMCR0_UPDREP_Msk      (0x8000000UL)             /*!< UPDREP (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMCR0_UPDRST_Pos      (26UL)                    /*!< UPDRST (Bit 26)                                       */
#define HRPWM_SLV1_PWMCR0_UPDRST_Msk      (0x4000000UL)             /*!< UPDRST (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMCR0_PREEN_Pos       (25UL)                    /*!< PREEN (Bit 25)                                        */
#define HRPWM_SLV1_PWMCR0_PREEN_Msk       (0x2000000UL)             /*!< PREEN (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_PWMCR0_DACSYNC_Pos     (23UL)                    /*!< DACSYNC (Bit 23)                                      */
#define HRPWM_SLV1_PWMCR0_DACSYNC_Msk     (0x1800000UL)             /*!< DACSYNC (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV1_PWMCR0_GTCMPC_Pos      (22UL)                    /*!< GTCMPC (Bit 22)                                       */
#define HRPWM_SLV1_PWMCR0_GTCMPC_Msk      (0x400000UL)              /*!< GTCMPC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMCR0_GTCMPA_Pos      (21UL)                    /*!< GTCMPA (Bit 21)                                       */
#define HRPWM_SLV1_PWMCR0_GTCMPA_Msk      (0x200000UL)              /*!< GTCMPA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMCR0_TRGHLF_Pos      (20UL)                    /*!< TRGHLF (Bit 20)                                       */
#define HRPWM_SLV1_PWMCR0_TRGHLF_Msk      (0x100000UL)              /*!< TRGHLF (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMCR0_DELCMPD_Pos     (18UL)                    /*!< DELCMPD (Bit 18)                                      */
#define HRPWM_SLV1_PWMCR0_DELCMPD_Msk     (0xc0000UL)               /*!< DELCMPD (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV1_PWMCR0_DELCMPB_Pos     (16UL)                    /*!< DELCMPB (Bit 16)                                      */
#define HRPWM_SLV1_PWMCR0_DELCMPB_Msk     (0x30000UL)               /*!< DELCMPB (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV1_PWMCR0_SYNCSTRT_Pos    (11UL)                    /*!< SYNCSTRT (Bit 11)                                     */
#define HRPWM_SLV1_PWMCR0_SYNCSTRT_Msk    (0x800UL)                 /*!< SYNCSTRT (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_PWMCR0_SYNCRST_Pos     (10UL)                    /*!< SYNCRST (Bit 10)                                      */
#define HRPWM_SLV1_PWMCR0_SYNCRST_Msk     (0x400UL)                 /*!< SYNCRST (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_PWMCR0_RSYNCU_Pos      (9UL)                     /*!< RSYNCU (Bit 9)                                        */
#define HRPWM_SLV1_PWMCR0_RSYNCU_Msk      (0x200UL)                 /*!< RSYNCU (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMCR0_PSHPLL_Pos      (8UL)                     /*!< PSHPLL (Bit 8)                                        */
#define HRPWM_SLV1_PWMCR0_PSHPLL_Msk      (0x100UL)                 /*!< PSHPLL (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMCR0_INTLVD_Pos      (6UL)                     /*!< INTLVD (Bit 6)                                        */
#define HRPWM_SLV1_PWMCR0_INTLVD_Msk      (0xc0UL)                  /*!< INTLVD (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV1_PWMCR0_HALF_Pos        (5UL)                     /*!< HALF (Bit 5)                                          */
#define HRPWM_SLV1_PWMCR0_HALF_Msk        (0x20UL)                  /*!< HALF (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMCR0_RETRIG_Pos      (4UL)                     /*!< RETRIG (Bit 4)                                        */
#define HRPWM_SLV1_PWMCR0_RETRIG_Msk      (0x10UL)                  /*!< RETRIG (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMCR0_CONT_Pos        (3UL)                     /*!< CONT (Bit 3)                                          */
#define HRPWM_SLV1_PWMCR0_CONT_Msk        (0x8UL)                   /*!< CONT (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMCR0_CKPSC_Pos       (0UL)                     /*!< CKPSC (Bit 0)                                         */
#define HRPWM_SLV1_PWMCR0_CKPSC_Msk       (0x7UL)                   /*!< CKPSC (Bitfield-Mask: 0x07)                           */
/* ========================================================  PWMCR1  ========================================================= */
#define HRPWM_SLV1_PWMCR1_BDMADIS_Pos     (31UL)                    /*!< BDMADIS (Bit 31)                                      */
#define HRPWM_SLV1_PWMCR1_BDMADIS_Msk     (0x80000000UL)            /*!< BDMADIS (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_PWMCR1_UPD7_Pos        (24UL)                    /*!< UPD7 (Bit 24)                                         */
#define HRPWM_SLV1_PWMCR1_UPD7_Msk        (0x1000000UL)             /*!< UPD7 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMCR1_UPD6_Pos        (23UL)                    /*!< UPD6 (Bit 23)                                         */
#define HRPWM_SLV1_PWMCR1_UPD6_Msk        (0x800000UL)              /*!< UPD6 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMCR1_UPD5_Pos        (22UL)                    /*!< UPD5 (Bit 22)                                         */
#define HRPWM_SLV1_PWMCR1_UPD5_Msk        (0x400000UL)              /*!< UPD5 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMCR1_UPD4_Pos        (21UL)                    /*!< UPD4 (Bit 21)                                         */
#define HRPWM_SLV1_PWMCR1_UPD4_Msk        (0x200000UL)              /*!< UPD4 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMCR1_UPD3_Pos        (20UL)                    /*!< UPD3 (Bit 20)                                         */
#define HRPWM_SLV1_PWMCR1_UPD3_Msk        (0x100000UL)              /*!< UPD3 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMCR1_UPD2_Pos        (19UL)                    /*!< UPD2 (Bit 19)                                         */
#define HRPWM_SLV1_PWMCR1_UPD2_Msk        (0x80000UL)               /*!< UPD2 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMCR1_UPD1_Pos        (18UL)                    /*!< UPD1 (Bit 18)                                         */
#define HRPWM_SLV1_PWMCR1_UPD1_Msk        (0x40000UL)               /*!< UPD1 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMCR1_UPD0_Pos        (17UL)                    /*!< UPD0 (Bit 17)                                         */
#define HRPWM_SLV1_PWMCR1_UPD0_Msk        (0x20000UL)               /*!< UPD0 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMCR1_MUPD_Pos        (16UL)                    /*!< MUPD (Bit 16)                                         */
#define HRPWM_SLV1_PWMCR1_MUPD_Msk        (0x10000UL)               /*!< MUPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMCR1_FLTROM_Pos      (14UL)                    /*!< FLTROM (Bit 14)                                       */
#define HRPWM_SLV1_PWMCR1_FLTROM_Msk      (0xc000UL)                /*!< FLTROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV1_PWMCR1_EEVROM_Pos      (12UL)                    /*!< EEVROM (Bit 12)                                       */
#define HRPWM_SLV1_PWMCR1_EEVROM_Msk      (0x3000UL)                /*!< EEVROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV1_PWMCR1_ADROM_Pos       (10UL)                    /*!< ADROM (Bit 10)                                        */
#define HRPWM_SLV1_PWMCR1_ADROM_Msk       (0xc00UL)                 /*!< ADROM (Bitfield-Mask: 0x03)                           */
#define HRPWM_SLV1_PWMCR1_OUTROM_Pos      (8UL)                     /*!< OUTROM (Bit 8)                                        */
#define HRPWM_SLV1_PWMCR1_OUTROM_Msk      (0x300UL)                 /*!< OUTROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV1_PWMCR1_ROM_Pos         (6UL)                     /*!< ROM (Bit 6)                                           */
#define HRPWM_SLV1_PWMCR1_ROM_Msk         (0xc0UL)                  /*!< ROM (Bitfield-Mask: 0x03)                             */
#define HRPWM_SLV1_PWMCR1_CAPBM_Pos       (5UL)                     /*!< CAPBM (Bit 5)                                         */
#define HRPWM_SLV1_PWMCR1_CAPBM_Msk       (0x20UL)                  /*!< CAPBM (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_PWMCR1_UDM_Pos         (4UL)                     /*!< UDM (Bit 4)                                           */
#define HRPWM_SLV1_PWMCR1_UDM_Msk         (0x10UL)                  /*!< UDM (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV1_PWMCR1_CAPAM_Pos       (3UL)                     /*!< CAPAM (Bit 3)                                         */
#define HRPWM_SLV1_PWMCR1_CAPAM_Msk       (0x8UL)                   /*!< CAPAM (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_PWMCR1_DCDR_Pos        (2UL)                     /*!< DCDR (Bit 2)                                          */
#define HRPWM_SLV1_PWMCR1_DCDR_Msk        (0x4UL)                   /*!< DCDR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMCR1_DCDS_Pos        (1UL)                     /*!< DCDS (Bit 1)                                          */
#define HRPWM_SLV1_PWMCR1_DCDS_Msk        (0x2UL)                   /*!< DCDS (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMCR1_DCDE_Pos        (0UL)                     /*!< DCDE (Bit 0)                                          */
#define HRPWM_SLV1_PWMCR1_DCDE_Msk        (0x1UL)                   /*!< DCDE (Bitfield-Mask: 0x01)                            */
/* ========================================================  PWMISR  ========================================================= */
#define HRPWM_SLV1_PWMISR_OUTB_Pos        (21UL)                    /*!< OUTB (Bit 21)                                         */
#define HRPWM_SLV1_PWMISR_OUTB_Msk        (0x200000UL)              /*!< OUTB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMISR_OUTA_Pos        (20UL)                    /*!< OUTA (Bit 20)                                         */
#define HRPWM_SLV1_PWMISR_OUTA_Msk        (0x100000UL)              /*!< OUTA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMISR_OUTBSTA_Pos     (19UL)                    /*!< OUTBSTA (Bit 19)                                      */
#define HRPWM_SLV1_PWMISR_OUTBSTA_Msk     (0x80000UL)               /*!< OUTBSTA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_PWMISR_OUTASTA_Pos     (18UL)                    /*!< OUTASTA (Bit 18)                                      */
#define HRPWM_SLV1_PWMISR_OUTASTA_Msk     (0x40000UL)               /*!< OUTASTA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_PWMISR_IPPSTA_Pos      (17UL)                    /*!< IPPSTA (Bit 17)                                       */
#define HRPWM_SLV1_PWMISR_IPPSTA_Msk      (0x20000UL)               /*!< IPPSTA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMISR_CPPSTA_Pos      (16UL)                    /*!< CPPSTA (Bit 16)                                       */
#define HRPWM_SLV1_PWMISR_CPPSTA_Msk      (0x10000UL)               /*!< CPPSTA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMISR_DLYPRT_Pos      (14UL)                    /*!< DLYPRT (Bit 14)                                       */
#define HRPWM_SLV1_PWMISR_DLYPRT_Msk      (0x4000UL)                /*!< DLYPRT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMISR_CAPB_Pos        (13UL)                    /*!< CAPB (Bit 13)                                         */
#define HRPWM_SLV1_PWMISR_CAPB_Msk        (0x2000UL)                /*!< CAPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMISR_CAPA_Pos        (12UL)                    /*!< CAPA (Bit 12)                                         */
#define HRPWM_SLV1_PWMISR_CAPA_Msk        (0x1000UL)                /*!< CAPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMISR_REP_Pos         (11UL)                    /*!< REP (Bit 11)                                          */
#define HRPWM_SLV1_PWMISR_REP_Msk         (0x800UL)                 /*!< REP (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV1_PWMISR_RST_Pos         (10UL)                    /*!< RST (Bit 10)                                          */
#define HRPWM_SLV1_PWMISR_RST_Msk         (0x400UL)                 /*!< RST (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV1_PWMISR_CLRB_Pos        (9UL)                     /*!< CLRB (Bit 9)                                          */
#define HRPWM_SLV1_PWMISR_CLRB_Msk        (0x200UL)                 /*!< CLRB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMISR_SETB_Pos        (8UL)                     /*!< SETB (Bit 8)                                          */
#define HRPWM_SLV1_PWMISR_SETB_Msk        (0x100UL)                 /*!< SETB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMISR_CLRA_Pos        (7UL)                     /*!< CLRA (Bit 7)                                          */
#define HRPWM_SLV1_PWMISR_CLRA_Msk        (0x80UL)                  /*!< CLRA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMISR_SETA_Pos        (6UL)                     /*!< SETA (Bit 6)                                          */
#define HRPWM_SLV1_PWMISR_SETA_Msk        (0x40UL)                  /*!< SETA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMISR_UPD_Pos         (5UL)                     /*!< UPD (Bit 5)                                           */
#define HRPWM_SLV1_PWMISR_UPD_Msk         (0x20UL)                  /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV1_PWMISR_PER_Pos         (4UL)                     /*!< PER (Bit 4)                                           */
#define HRPWM_SLV1_PWMISR_PER_Msk         (0x10UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV1_PWMISR_CMPD_Pos        (3UL)                     /*!< CMPD (Bit 3)                                          */
#define HRPWM_SLV1_PWMISR_CMPD_Msk        (0x8UL)                   /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMISR_CMPC_Pos        (2UL)                     /*!< CMPC (Bit 2)                                          */
#define HRPWM_SLV1_PWMISR_CMPC_Msk        (0x4UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMISR_CMPB_Pos        (1UL)                     /*!< CMPB (Bit 1)                                          */
#define HRPWM_SLV1_PWMISR_CMPB_Msk        (0x2UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_PWMISR_CMPA_Pos        (0UL)                     /*!< CMPA (Bit 0)                                          */
#define HRPWM_SLV1_PWMISR_CMPA_Msk        (0x1UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
/* ========================================================  PWMDIER  ======================================================== */
#define HRPWM_SLV1_PWMDIER_DLYPRTDE_Pos   (30UL)                    /*!< DLYPRTDE (Bit 30)                                     */
#define HRPWM_SLV1_PWMDIER_DLYPRTDE_Msk   (0x40000000UL)            /*!< DLYPRTDE (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_PWMDIER_CAPBDE_Pos     (29UL)                    /*!< CAPBDE (Bit 29)                                       */
#define HRPWM_SLV1_PWMDIER_CAPBDE_Msk     (0x20000000UL)            /*!< CAPBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMDIER_CAPADE_Pos     (28UL)                    /*!< CAPADE (Bit 28)                                       */
#define HRPWM_SLV1_PWMDIER_CAPADE_Msk     (0x10000000UL)            /*!< CAPADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMDIER_REPDE_Pos      (27UL)                    /*!< REPDE (Bit 27)                                        */
#define HRPWM_SLV1_PWMDIER_REPDE_Msk      (0x8000000UL)             /*!< REPDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_PWMDIER_RSTDE_Pos      (26UL)                    /*!< RSTDE (Bit 26)                                        */
#define HRPWM_SLV1_PWMDIER_RSTDE_Msk      (0x4000000UL)             /*!< RSTDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_PWMDIER_CLRBDE_Pos     (25UL)                    /*!< CLRBDE (Bit 25)                                       */
#define HRPWM_SLV1_PWMDIER_CLRBDE_Msk     (0x2000000UL)             /*!< CLRBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMDIER_SETBDE_Pos     (24UL)                    /*!< SETBDE (Bit 24)                                       */
#define HRPWM_SLV1_PWMDIER_SETBDE_Msk     (0x1000000UL)             /*!< SETBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMDIER_CLRADE_Pos     (23UL)                    /*!< CLRADE (Bit 23)                                       */
#define HRPWM_SLV1_PWMDIER_CLRADE_Msk     (0x800000UL)              /*!< CLRADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMDIER_SETADE_Pos     (22UL)                    /*!< SETADE (Bit 22)                                       */
#define HRPWM_SLV1_PWMDIER_SETADE_Msk     (0x400000UL)              /*!< SETADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMDIER_UPDDE_Pos      (21UL)                    /*!< UPDDE (Bit 21)                                        */
#define HRPWM_SLV1_PWMDIER_UPDDE_Msk      (0x200000UL)              /*!< UPDDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_PWMDIER_PERDE_Pos      (20UL)                    /*!< PERDE (Bit 20)                                        */
#define HRPWM_SLV1_PWMDIER_PERDE_Msk      (0x100000UL)              /*!< PERDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_PWMDIER_CMPDDE_Pos     (19UL)                    /*!< CMPDDE (Bit 19)                                       */
#define HRPWM_SLV1_PWMDIER_CMPDDE_Msk     (0x80000UL)               /*!< CMPDDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMDIER_CMPCDE_Pos     (18UL)                    /*!< CMPCDE (Bit 18)                                       */
#define HRPWM_SLV1_PWMDIER_CMPCDE_Msk     (0x40000UL)               /*!< CMPCDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMDIER_CMPBDE_Pos     (17UL)                    /*!< CMPBDE (Bit 17)                                       */
#define HRPWM_SLV1_PWMDIER_CMPBDE_Msk     (0x20000UL)               /*!< CMPBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMDIER_CMPADE_Pos     (16UL)                    /*!< CMPADE (Bit 16)                                       */
#define HRPWM_SLV1_PWMDIER_CMPADE_Msk     (0x10000UL)               /*!< CMPADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMDIER_DLYPRTIE_Pos   (14UL)                    /*!< DLYPRTIE (Bit 14)                                     */
#define HRPWM_SLV1_PWMDIER_DLYPRTIE_Msk   (0x4000UL)                /*!< DLYPRTIE (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_PWMDIER_CAPBIE_Pos     (13UL)                    /*!< CAPBIE (Bit 13)                                       */
#define HRPWM_SLV1_PWMDIER_CAPBIE_Msk     (0x2000UL)                /*!< CAPBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMDIER_CAPAIE_Pos     (12UL)                    /*!< CAPAIE (Bit 12)                                       */
#define HRPWM_SLV1_PWMDIER_CAPAIE_Msk     (0x1000UL)                /*!< CAPAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMDIER_REPIE_Pos      (11UL)                    /*!< REPIE (Bit 11)                                        */
#define HRPWM_SLV1_PWMDIER_REPIE_Msk      (0x800UL)                 /*!< REPIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_PWMDIER_RSTIE_Pos      (10UL)                    /*!< RSTIE (Bit 10)                                        */
#define HRPWM_SLV1_PWMDIER_RSTIE_Msk      (0x400UL)                 /*!< RSTIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_PWMDIER_CLRBIE_Pos     (9UL)                     /*!< CLRBIE (Bit 9)                                        */
#define HRPWM_SLV1_PWMDIER_CLRBIE_Msk     (0x200UL)                 /*!< CLRBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMDIER_SETBIE_Pos     (8UL)                     /*!< SETBIE (Bit 8)                                        */
#define HRPWM_SLV1_PWMDIER_SETBIE_Msk     (0x100UL)                 /*!< SETBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMDIER_CLRAIE_Pos     (7UL)                     /*!< CLRAIE (Bit 7)                                        */
#define HRPWM_SLV1_PWMDIER_CLRAIE_Msk     (0x80UL)                  /*!< CLRAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMDIER_SETAIE_Pos     (6UL)                     /*!< SETAIE (Bit 6)                                        */
#define HRPWM_SLV1_PWMDIER_SETAIE_Msk     (0x40UL)                  /*!< SETAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMDIER_UPDIE_Pos      (5UL)                     /*!< UPDIE (Bit 5)                                         */
#define HRPWM_SLV1_PWMDIER_UPDIE_Msk      (0x20UL)                  /*!< UPDIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_PWMDIER_PERIE_Pos      (4UL)                     /*!< PERIE (Bit 4)                                         */
#define HRPWM_SLV1_PWMDIER_PERIE_Msk      (0x10UL)                  /*!< PERIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_PWMDIER_CMPDIE_Pos     (3UL)                     /*!< CMPDIE (Bit 3)                                        */
#define HRPWM_SLV1_PWMDIER_CMPDIE_Msk     (0x8UL)                   /*!< CMPDIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMDIER_CMPCIE_Pos     (2UL)                     /*!< CMPCIE (Bit 2)                                        */
#define HRPWM_SLV1_PWMDIER_CMPCIE_Msk     (0x4UL)                   /*!< CMPCIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMDIER_CMPBIE_Pos     (1UL)                     /*!< CMPBIE (Bit 1)                                        */
#define HRPWM_SLV1_PWMDIER_CMPBIE_Msk     (0x2UL)                   /*!< CMPBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_PWMDIER_CMPAIE_Pos     (0UL)                     /*!< CMPAIE (Bit 0)                                        */
#define HRPWM_SLV1_PWMDIER_CMPAIE_Msk     (0x1UL)                   /*!< CMPAIE (Bitfield-Mask: 0x01)                          */
/* =========================================================  CNTR  ========================================================== */
#define HRPWM_SLV1_CNTR_CNTWR_Pos         (19UL)                    /*!< CNTWR (Bit 19)                                        */
#define HRPWM_SLV1_CNTR_CNTWR_Msk         (0x80000UL)               /*!< CNTWR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_CNTR_CNTRD_Pos         (18UL)                    /*!< CNTRD (Bit 18)                                        */
#define HRPWM_SLV1_CNTR_CNTRD_Msk         (0x40000UL)               /*!< CNTRD (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_CNTR_CNT_Pos           (0UL)                     /*!< CNT (Bit 0)                                           */
#define HRPWM_SLV1_CNTR_CNT_Msk           (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* =========================================================  PERR  ========================================================== */
#define HRPWM_SLV1_PERR_PER_Pos           (0UL)                     /*!< PER (Bit 0)                                           */
#define HRPWM_SLV1_PERR_PER_Msk           (0xffffUL)                /*!< PER (Bitfield-Mask: 0xffff)                           */
/* =========================================================  REPR  ========================================================== */
#define HRPWM_SLV1_REPR_REP_Pos           (0UL)                     /*!< REP (Bit 0)                                           */
#define HRPWM_SLV1_REPR_REP_Msk           (0xffUL)                  /*!< REP (Bitfield-Mask: 0xff)                             */
/* =========================================================  CMPAR  ========================================================= */
#define HRPWM_SLV1_CMPAR_CMPA_Pos         (0UL)                     /*!< CMPA (Bit 0)                                          */
#define HRPWM_SLV1_CMPAR_CMPA_Msk         (0xffffUL)                /*!< CMPA (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPBR  ========================================================= */
#define HRPWM_SLV1_CMPBR_CMPB_Pos         (0UL)                     /*!< CMPB (Bit 0)                                          */
#define HRPWM_SLV1_CMPBR_CMPB_Msk         (0xffffUL)                /*!< CMPB (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPCR  ========================================================= */
#define HRPWM_SLV1_CMPCR_CMPC_Pos         (0UL)                     /*!< CMPC (Bit 0)                                          */
#define HRPWM_SLV1_CMPCR_CMPC_Msk         (0xffffUL)                /*!< CMPC (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPDR  ========================================================= */
#define HRPWM_SLV1_CMPDR_CMPD_Pos         (0UL)                     /*!< CMPD (Bit 0)                                          */
#define HRPWM_SLV1_CMPDR_CMPD_Msk         (0xffffUL)                /*!< CMPD (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CAPAR  ========================================================= */
#define HRPWM_SLV1_CAPAR_DIR_Pos          (16UL)                    /*!< DIR (Bit 16)                                          */
#define HRPWM_SLV1_CAPAR_DIR_Msk          (0x10000UL)               /*!< DIR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV1_CAPAR_CAPA_Pos         (0UL)                     /*!< CAPA (Bit 0)                                          */
#define HRPWM_SLV1_CAPAR_CAPA_Msk         (0xffffUL)                /*!< CAPA (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CAPBR  ========================================================= */
#define HRPWM_SLV1_CAPBR_DIR_Pos          (16UL)                    /*!< DIR (Bit 16)                                          */
#define HRPWM_SLV1_CAPBR_DIR_Msk          (0x10000UL)               /*!< DIR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV1_CAPBR_CAPB_Pos         (0UL)                     /*!< CAPB (Bit 0)                                          */
#define HRPWM_SLV1_CAPBR_CAPB_Msk         (0xffffUL)                /*!< CAPB (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  DTR  ========================================================== */
#define HRPWM_SLV1_DTR_SDTF_Pos           (28UL)                    /*!< SDTF (Bit 28)                                         */
#define HRPWM_SLV1_DTR_SDTF_Msk           (0x10000000UL)            /*!< SDTF (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_DTR_DTF_Pos            (16UL)                    /*!< DTF (Bit 16)                                          */
#define HRPWM_SLV1_DTR_DTF_Msk            (0xfff0000UL)             /*!< DTF (Bitfield-Mask: 0xfff)                            */
#define HRPWM_SLV1_DTR_SDTR_Pos           (12UL)                    /*!< SDTR (Bit 12)                                         */
#define HRPWM_SLV1_DTR_SDTR_Msk           (0x1000UL)                /*!< SDTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_DTR_DTR_Pos            (0UL)                     /*!< DTR (Bit 0)                                           */
#define HRPWM_SLV1_DTR_DTR_Msk            (0xfffUL)                 /*!< DTR (Bitfield-Mask: 0xfff)                            */
/* =========================================================  SETAR  ========================================================= */
#define HRPWM_SLV1_SETAR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV1_SETAR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV1_SETAR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV1_SETAR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_SETAR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV1_SETAR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_SETAR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV1_SETAR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_SETAR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV1_SETAR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_SETAR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV1_SETAR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_SETAR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV1_SETAR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_SETAR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV1_SETAR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_SETAR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV1_SETAR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_SETAR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV1_SETAR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_SETAR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV1_SETAR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_SETAR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV1_SETAR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_SETAR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV1_SETAR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_SETAR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV1_SETAR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_SETAR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV1_SETAR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_SETAR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV1_SETAR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_SETAR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV1_SETAR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_SETAR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV1_SETAR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV1_SETAR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV1_SETAR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_SETAR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV1_SETAR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_SETAR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV1_SETAR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_SETAR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV1_SETAR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_SETAR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV1_SETAR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  CLRAR  ========================================================= */
#define HRPWM_SLV1_CLRAR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV1_CLRAR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV1_CLRAR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV1_CLRAR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_CLRAR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV1_CLRAR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CLRAR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV1_CLRAR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CLRAR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV1_CLRAR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CLRAR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV1_CLRAR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CLRAR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV1_CLRAR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CLRAR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV1_CLRAR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CLRAR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV1_CLRAR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CLRAR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV1_CLRAR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CLRAR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV1_CLRAR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CLRAR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV1_CLRAR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CLRAR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV1_CLRAR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_CLRAR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV1_CLRAR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CLRAR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV1_CLRAR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CLRAR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV1_CLRAR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CLRAR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV1_CLRAR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CLRAR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV1_CLRAR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV1_CLRAR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV1_CLRAR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_CLRAR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV1_CLRAR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_CLRAR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV1_CLRAR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_CLRAR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV1_CLRAR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_CLRAR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV1_CLRAR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  SETBR  ========================================================= */
#define HRPWM_SLV1_SETBR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV1_SETBR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV1_SETBR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV1_SETBR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_SETBR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV1_SETBR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_SETBR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV1_SETBR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_SETBR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV1_SETBR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_SETBR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV1_SETBR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_SETBR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV1_SETBR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_SETBR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV1_SETBR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_SETBR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV1_SETBR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_SETBR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV1_SETBR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_SETBR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV1_SETBR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_SETBR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV1_SETBR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_SETBR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV1_SETBR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_SETBR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV1_SETBR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_SETBR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV1_SETBR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_SETBR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV1_SETBR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_SETBR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV1_SETBR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_SETBR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV1_SETBR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV1_SETBR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV1_SETBR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_SETBR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV1_SETBR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_SETBR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV1_SETBR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_SETBR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV1_SETBR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_SETBR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV1_SETBR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  CLRBR  ========================================================= */
#define HRPWM_SLV1_CLRBR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV1_CLRBR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV1_CLRBR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV1_CLRBR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_CLRBR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV1_CLRBR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CLRBR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV1_CLRBR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CLRBR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV1_CLRBR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CLRBR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV1_CLRBR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CLRBR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV1_CLRBR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CLRBR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV1_CLRBR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CLRBR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV1_CLRBR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CLRBR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV1_CLRBR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CLRBR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV1_CLRBR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CLRBR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV1_CLRBR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CLRBR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV1_CLRBR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_CLRBR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV1_CLRBR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CLRBR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV1_CLRBR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CLRBR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV1_CLRBR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CLRBR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV1_CLRBR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CLRBR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV1_CLRBR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV1_CLRBR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV1_CLRBR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_CLRBR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV1_CLRBR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_CLRBR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV1_CLRBR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_CLRBR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV1_CLRBR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_CLRBR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV1_CLRBR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  EEFR0  ========================================================= */
#define HRPWM_SLV1_EEFR0_EE4FLTR_Pos      (21UL)                    /*!< EE4FLTR (Bit 21)                                      */
#define HRPWM_SLV1_EEFR0_EE4FLTR_Msk      (0x1e00000UL)             /*!< EE4FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV1_EEFR0_EE4LTCH_Pos      (20UL)                    /*!< EE4LTCH (Bit 20)                                      */
#define HRPWM_SLV1_EEFR0_EE4LTCH_Msk      (0x100000UL)              /*!< EE4LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_EEFR0_EE3FLTR_Pos      (16UL)                    /*!< EE3FLTR (Bit 16)                                      */
#define HRPWM_SLV1_EEFR0_EE3FLTR_Msk      (0xf0000UL)               /*!< EE3FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV1_EEFR0_EE3LTCH_Pos      (15UL)                    /*!< EE3LTCH (Bit 15)                                      */
#define HRPWM_SLV1_EEFR0_EE3LTCH_Msk      (0x8000UL)                /*!< EE3LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_EEFR0_EE2FLTR_Pos      (11UL)                    /*!< EE2FLTR (Bit 11)                                      */
#define HRPWM_SLV1_EEFR0_EE2FLTR_Msk      (0x7800UL)                /*!< EE2FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV1_EEFR0_EE2LTCH_Pos      (10UL)                    /*!< EE2LTCH (Bit 10)                                      */
#define HRPWM_SLV1_EEFR0_EE2LTCH_Msk      (0x400UL)                 /*!< EE2LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_EEFR0_EE1FLTR_Pos      (6UL)                     /*!< EE1FLTR (Bit 6)                                       */
#define HRPWM_SLV1_EEFR0_EE1FLTR_Msk      (0x3c0UL)                 /*!< EE1FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV1_EEFR0_EE1LTCH_Pos      (5UL)                     /*!< EE1LTCH (Bit 5)                                       */
#define HRPWM_SLV1_EEFR0_EE1LTCH_Msk      (0x20UL)                  /*!< EE1LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_EEFR0_EE0FLTR_Pos      (1UL)                     /*!< EE0FLTR (Bit 1)                                       */
#define HRPWM_SLV1_EEFR0_EE0FLTR_Msk      (0x1eUL)                  /*!< EE0FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV1_EEFR0_EE0LTCH_Pos      (0UL)                     /*!< EE0LTCH (Bit 0)                                       */
#define HRPWM_SLV1_EEFR0_EE0LTCH_Msk      (0x1UL)                   /*!< EE0LTCH (Bitfield-Mask: 0x01)                         */
/* =========================================================  EEFR1  ========================================================= */
#define HRPWM_SLV1_EEFR1_EE9FLTR_Pos      (21UL)                    /*!< EE9FLTR (Bit 21)                                      */
#define HRPWM_SLV1_EEFR1_EE9FLTR_Msk      (0x1e00000UL)             /*!< EE9FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV1_EEFR1_EE9LTCH_Pos      (20UL)                    /*!< EE9LTCH (Bit 20)                                      */
#define HRPWM_SLV1_EEFR1_EE9LTCH_Msk      (0x100000UL)              /*!< EE9LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_EEFR1_EE8FLTR_Pos      (16UL)                    /*!< EE8FLTR (Bit 16)                                      */
#define HRPWM_SLV1_EEFR1_EE8FLTR_Msk      (0xf0000UL)               /*!< EE8FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV1_EEFR1_EE8LTCH_Pos      (15UL)                    /*!< EE8LTCH (Bit 15)                                      */
#define HRPWM_SLV1_EEFR1_EE8LTCH_Msk      (0x8000UL)                /*!< EE8LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_EEFR1_EE7FLTR_Pos      (11UL)                    /*!< EE7FLTR (Bit 11)                                      */
#define HRPWM_SLV1_EEFR1_EE7FLTR_Msk      (0x7800UL)                /*!< EE7FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV1_EEFR1_EE7LTCH_Pos      (10UL)                    /*!< EE7LTCH (Bit 10)                                      */
#define HRPWM_SLV1_EEFR1_EE7LTCH_Msk      (0x400UL)                 /*!< EE7LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_EEFR1_EE6FLTR_Pos      (6UL)                     /*!< EE6FLTR (Bit 6)                                       */
#define HRPWM_SLV1_EEFR1_EE6FLTR_Msk      (0x3c0UL)                 /*!< EE6FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV1_EEFR1_EE6LTCH_Pos      (5UL)                     /*!< EE6LTCH (Bit 5)                                       */
#define HRPWM_SLV1_EEFR1_EE6LTCH_Msk      (0x20UL)                  /*!< EE6LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_EEFR1_EE5FLTR_Pos      (1UL)                     /*!< EE5FLTR (Bit 1)                                       */
#define HRPWM_SLV1_EEFR1_EE5FLTR_Msk      (0x1eUL)                  /*!< EE5FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV1_EEFR1_EE5LTCH_Pos      (0UL)                     /*!< EE5LTCH (Bit 0)                                       */
#define HRPWM_SLV1_EEFR1_EE5LTCH_Msk      (0x1UL)                   /*!< EE5LTCH (Bitfield-Mask: 0x01)                         */
/* =========================================================  EEFR2  ========================================================= */
#define HRPWM_SLV1_EEFR2_EEVACNT_Pos      (8UL)                     /*!< EEVACNT (Bit 8)                                       */
#define HRPWM_SLV1_EEFR2_EEVACNT_Msk      (0x3f00UL)                /*!< EEVACNT (Bitfield-Mask: 0x3f)                         */
#define HRPWM_SLV1_EEFR2_EEVASEL_Pos      (4UL)                     /*!< EEVASEL (Bit 4)                                       */
#define HRPWM_SLV1_EEFR2_EEVASEL_Msk      (0xf0UL)                  /*!< EEVASEL (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV1_EEFR2_EEVARSTM_Pos     (2UL)                     /*!< EEVARSTM (Bit 2)                                      */
#define HRPWM_SLV1_EEFR2_EEVARSTM_Msk     (0x4UL)                   /*!< EEVARSTM (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_EEFR2_EEVACRES_Pos     (1UL)                     /*!< EEVACRES (Bit 1)                                      */
#define HRPWM_SLV1_EEFR2_EEVACRES_Msk     (0x2UL)                   /*!< EEVACRES (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_EEFR2_EEVACE_Pos       (0UL)                     /*!< EEVACE (Bit 0)                                        */
#define HRPWM_SLV1_EEFR2_EEVACE_Msk       (0x1UL)                   /*!< EEVACE (Bitfield-Mask: 0x01)                          */
/* =========================================================  RSTR  ========================================================== */
#define HRPWM_SLV1_RSTR_SLV5CMPB_Pos      (31UL)                    /*!< SLV5CMPB (Bit 31)                                     */
#define HRPWM_SLV1_RSTR_SLV5CMPB_Msk      (0x80000000UL)            /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_RSTR_SLV4CMPD_Pos      (30UL)                    /*!< SLV4CMPD (Bit 30)                                     */
#define HRPWM_SLV1_RSTR_SLV4CMPD_Msk      (0x40000000UL)            /*!< SLV4CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_RSTR_SLV4CMPB_Pos      (29UL)                    /*!< SLV4CMPB (Bit 29)                                     */
#define HRPWM_SLV1_RSTR_SLV4CMPB_Msk      (0x20000000UL)            /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_RSTR_SLV4CMPA_Pos      (28UL)                    /*!< SLV4CMPA (Bit 28)                                     */
#define HRPWM_SLV1_RSTR_SLV4CMPA_Msk      (0x10000000UL)            /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_RSTR_SLV3CMPD_Pos      (27UL)                    /*!< SLV3CMPD (Bit 27)                                     */
#define HRPWM_SLV1_RSTR_SLV3CMPD_Msk      (0x8000000UL)             /*!< SLV3CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_RSTR_SLV3CMPB_Pos      (26UL)                    /*!< SLV3CMPB (Bit 26)                                     */
#define HRPWM_SLV1_RSTR_SLV3CMPB_Msk      (0x4000000UL)             /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_RSTR_SLV3CMPA_Pos      (25UL)                    /*!< SLV3CMPA (Bit 25)                                     */
#define HRPWM_SLV1_RSTR_SLV3CMPA_Msk      (0x2000000UL)             /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_RSTR_SLV2CMPD_Pos      (24UL)                    /*!< SLV2CMPD (Bit 24)                                     */
#define HRPWM_SLV1_RSTR_SLV2CMPD_Msk      (0x1000000UL)             /*!< SLV2CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_RSTR_SLV2CMPB_Pos      (23UL)                    /*!< SLV2CMPB (Bit 23)                                     */
#define HRPWM_SLV1_RSTR_SLV2CMPB_Msk      (0x800000UL)              /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_RSTR_SLV2CMPA_Pos      (22UL)                    /*!< SLV2CMPA (Bit 22)                                     */
#define HRPWM_SLV1_RSTR_SLV2CMPA_Msk      (0x400000UL)              /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_RSTR_SLV0CMPD_Pos      (21UL)                    /*!< SLV0CMPD (Bit 21)                                     */
#define HRPWM_SLV1_RSTR_SLV0CMPD_Msk      (0x200000UL)              /*!< SLV0CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_RSTR_SLV0CMPB_Pos      (20UL)                    /*!< SLV0CMPB (Bit 20)                                     */
#define HRPWM_SLV1_RSTR_SLV0CMPB_Msk      (0x100000UL)              /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_RSTR_SLV0CMPA_Pos      (19UL)                    /*!< SLV0CMPA (Bit 19)                                     */
#define HRPWM_SLV1_RSTR_SLV0CMPA_Msk      (0x80000UL)               /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_RSTR_SLVCMPD_Pos       (18UL)                    /*!< SLVCMPD (Bit 18)                                      */
#define HRPWM_SLV1_RSTR_SLVCMPD_Msk       (0x40000UL)               /*!< SLVCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_RSTR_SLVCMPB_Pos       (17UL)                    /*!< SLVCMPB (Bit 17)                                      */
#define HRPWM_SLV1_RSTR_SLVCMPB_Msk       (0x20000UL)               /*!< SLVCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_RSTR_SLVUPD_Pos        (16UL)                    /*!< SLVUPD (Bit 16)                                       */
#define HRPWM_SLV1_RSTR_SLVUPD_Msk        (0x10000UL)               /*!< SLVUPD (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_RSTR_EXTEVT9_Pos       (15UL)                    /*!< EXTEVT9 (Bit 15)                                      */
#define HRPWM_SLV1_RSTR_EXTEVT9_Msk       (0x8000UL)                /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_RSTR_EXTEVT8_Pos       (14UL)                    /*!< EXTEVT8 (Bit 14)                                      */
#define HRPWM_SLV1_RSTR_EXTEVT8_Msk       (0x4000UL)                /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_RSTR_EXTEVT7_Pos       (13UL)                    /*!< EXTEVT7 (Bit 13)                                      */
#define HRPWM_SLV1_RSTR_EXTEVT7_Msk       (0x2000UL)                /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_RSTR_EXTEVT6_Pos       (12UL)                    /*!< EXTEVT6 (Bit 12)                                      */
#define HRPWM_SLV1_RSTR_EXTEVT6_Msk       (0x1000UL)                /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_RSTR_EXTEVT5_Pos       (11UL)                    /*!< EXTEVT5 (Bit 11)                                      */
#define HRPWM_SLV1_RSTR_EXTEVT5_Msk       (0x800UL)                 /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_RSTR_EXTEVT4_Pos       (10UL)                    /*!< EXTEVT4 (Bit 10)                                      */
#define HRPWM_SLV1_RSTR_EXTEVT4_Msk       (0x400UL)                 /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_RSTR_EXTEVT3_Pos       (9UL)                     /*!< EXTEVT3 (Bit 9)                                       */
#define HRPWM_SLV1_RSTR_EXTEVT3_Msk       (0x200UL)                 /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_RSTR_EXTEVT2_Pos       (8UL)                     /*!< EXTEVT2 (Bit 8)                                       */
#define HRPWM_SLV1_RSTR_EXTEVT2_Msk       (0x100UL)                 /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_RSTR_EXTEVT1_Pos       (7UL)                     /*!< EXTEVT1 (Bit 7)                                       */
#define HRPWM_SLV1_RSTR_EXTEVT1_Msk       (0x80UL)                  /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_RSTR_EXTEVT0_Pos       (6UL)                     /*!< EXTEVT0 (Bit 6)                                       */
#define HRPWM_SLV1_RSTR_EXTEVT0_Msk       (0x40UL)                  /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_RSTR_MSTPER_Pos        (5UL)                     /*!< MSTPER (Bit 5)                                        */
#define HRPWM_SLV1_RSTR_MSTPER_Msk        (0x20UL)                  /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_RSTR_MSTCMPD_Pos       (4UL)                     /*!< MSTCMPD (Bit 4)                                       */
#define HRPWM_SLV1_RSTR_MSTCMPD_Msk       (0x10UL)                  /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_RSTR_MSTCMPC_Pos       (3UL)                     /*!< MSTCMPC (Bit 3)                                       */
#define HRPWM_SLV1_RSTR_MSTCMPC_Msk       (0x8UL)                   /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_RSTR_MSTCMPB_Pos       (2UL)                     /*!< MSTCMPB (Bit 2)                                       */
#define HRPWM_SLV1_RSTR_MSTCMPB_Msk       (0x4UL)                   /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_RSTR_MSTCMPA_Pos       (1UL)                     /*!< MSTCMPA (Bit 1)                                       */
#define HRPWM_SLV1_RSTR_MSTCMPA_Msk       (0x2UL)                   /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_RSTR_SLV5CMPA_Pos      (0UL)                     /*!< SLV5CMPA (Bit 0)                                      */
#define HRPWM_SLV1_RSTR_SLV5CMPA_Msk      (0x1UL)                   /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
/* =========================================================  RSTER  ========================================================= */
#define HRPWM_SLV1_RSTER_SLV7CMPD_Pos     (5UL)                     /*!< SLV7CMPD (Bit 5)                                      */
#define HRPWM_SLV1_RSTER_SLV7CMPD_Msk     (0x20UL)                  /*!< SLV7CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_RSTER_SLV7CMPB_Pos     (4UL)                     /*!< SLV7CMPB (Bit 4)                                      */
#define HRPWM_SLV1_RSTER_SLV7CMPB_Msk     (0x10UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_RSTER_SLV7CMPA_Pos     (3UL)                     /*!< SLV7CMPA (Bit 3)                                      */
#define HRPWM_SLV1_RSTER_SLV7CMPA_Msk     (0x8UL)                   /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_RSTER_SLV6CMPD_Pos     (2UL)                     /*!< SLV6CMPD (Bit 2)                                      */
#define HRPWM_SLV1_RSTER_SLV6CMPD_Msk     (0x4UL)                   /*!< SLV6CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_RSTER_SLV6CMPB_Pos     (1UL)                     /*!< SLV6CMPB (Bit 1)                                      */
#define HRPWM_SLV1_RSTER_SLV6CMPB_Msk     (0x2UL)                   /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_RSTER_SLV6CMPA_Pos     (0UL)                     /*!< SLV6CMPA (Bit 0)                                      */
#define HRPWM_SLV1_RSTER_SLV6CMPA_Msk     (0x1UL)                   /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
/* =========================================================  CHPR  ========================================================== */
#define HRPWM_SLV1_CHPR_STRPW_Pos         (12UL)                    /*!< STRPW (Bit 12)                                        */
#define HRPWM_SLV1_CHPR_STRPW_Msk         (0xf000UL)                /*!< STRPW (Bitfield-Mask: 0x0f)                           */
#define HRPWM_SLV1_CHPR_CARDTY_Pos        (6UL)                     /*!< CARDTY (Bit 6)                                        */
#define HRPWM_SLV1_CHPR_CARDTY_Msk        (0x1c0UL)                 /*!< CARDTY (Bitfield-Mask: 0x07)                          */
#define HRPWM_SLV1_CHPR_CARFRQ_Pos        (0UL)                     /*!< CARFRQ (Bit 0)                                        */
#define HRPWM_SLV1_CHPR_CARFRQ_Msk        (0xfUL)                   /*!< CARFRQ (Bitfield-Mask: 0x0f)                          */
/* ========================================================  CAPACR  ========================================================= */
#define HRPWM_SLV1_CAPACR_SLV5CMPB_Pos    (31UL)                    /*!< SLV5CMPB (Bit 31)                                     */
#define HRPWM_SLV1_CAPACR_SLV5CMPB_Msk    (0x80000000UL)            /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACR_SLV5CMPA_Pos    (30UL)                    /*!< SLV5CMPA (Bit 30)                                     */
#define HRPWM_SLV1_CAPACR_SLV5CMPA_Msk    (0x40000000UL)            /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACR_SLV5CLRA_Pos    (29UL)                    /*!< SLV5CLRA (Bit 29)                                     */
#define HRPWM_SLV1_CAPACR_SLV5CLRA_Msk    (0x20000000UL)            /*!< SLV5CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACR_SLV5SETA_Pos    (28UL)                    /*!< SLV5SETA (Bit 28)                                     */
#define HRPWM_SLV1_CAPACR_SLV5SETA_Msk    (0x10000000UL)            /*!< SLV5SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACR_SLV4CMPB_Pos    (27UL)                    /*!< SLV4CMPB (Bit 27)                                     */
#define HRPWM_SLV1_CAPACR_SLV4CMPB_Msk    (0x8000000UL)             /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACR_SLV4CMPA_Pos    (26UL)                    /*!< SLV4CMPA (Bit 26)                                     */
#define HRPWM_SLV1_CAPACR_SLV4CMPA_Msk    (0x4000000UL)             /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACR_SLV4CLRA_Pos    (25UL)                    /*!< SLV4CLRA (Bit 25)                                     */
#define HRPWM_SLV1_CAPACR_SLV4CLRA_Msk    (0x2000000UL)             /*!< SLV4CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACR_SLV4SETA_Pos    (24UL)                    /*!< SLV4SETA (Bit 24)                                     */
#define HRPWM_SLV1_CAPACR_SLV4SETA_Msk    (0x1000000UL)             /*!< SLV4SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACR_SLV3CMPB_Pos    (23UL)                    /*!< SLV3CMPB (Bit 23)                                     */
#define HRPWM_SLV1_CAPACR_SLV3CMPB_Msk    (0x800000UL)              /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACR_SLV3CMPA_Pos    (22UL)                    /*!< SLV3CMPA (Bit 22)                                     */
#define HRPWM_SLV1_CAPACR_SLV3CMPA_Msk    (0x400000UL)              /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACR_SLV3CLRA_Pos    (21UL)                    /*!< SLV3CLRA (Bit 21)                                     */
#define HRPWM_SLV1_CAPACR_SLV3CLRA_Msk    (0x200000UL)              /*!< SLV3CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACR_SLV3SETA_Pos    (20UL)                    /*!< SLV3SETA (Bit 20)                                     */
#define HRPWM_SLV1_CAPACR_SLV3SETA_Msk    (0x100000UL)              /*!< SLV3SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACR_SLV2CMPB_Pos    (19UL)                    /*!< SLV2CMPB (Bit 19)                                     */
#define HRPWM_SLV1_CAPACR_SLV2CMPB_Msk    (0x80000UL)               /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACR_SLV2CMPA_Pos    (18UL)                    /*!< SLV2CMPA (Bit 18)                                     */
#define HRPWM_SLV1_CAPACR_SLV2CMPA_Msk    (0x40000UL)               /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACR_SLV2CLRA_Pos    (17UL)                    /*!< SLV2CLRA (Bit 17)                                     */
#define HRPWM_SLV1_CAPACR_SLV2CLRA_Msk    (0x20000UL)               /*!< SLV2CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACR_SLV2SETA_Pos    (16UL)                    /*!< SLV2SETA (Bit 16)                                     */
#define HRPWM_SLV1_CAPACR_SLV2SETA_Msk    (0x10000UL)               /*!< SLV2SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACR_SLV0CMPB_Pos    (15UL)                    /*!< SLV0CMPB (Bit 15)                                     */
#define HRPWM_SLV1_CAPACR_SLV0CMPB_Msk    (0x8000UL)                /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACR_SLV0CMPA_Pos    (14UL)                    /*!< SLV0CMPA (Bit 14)                                     */
#define HRPWM_SLV1_CAPACR_SLV0CMPA_Msk    (0x4000UL)                /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACR_SLV0CLRA_Pos    (13UL)                    /*!< SLV0CLRA (Bit 13)                                     */
#define HRPWM_SLV1_CAPACR_SLV0CLRA_Msk    (0x2000UL)                /*!< SLV0CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACR_SLV0SETA_Pos    (12UL)                    /*!< SLV0SETA (Bit 12)                                     */
#define HRPWM_SLV1_CAPACR_SLV0SETA_Msk    (0x1000UL)                /*!< SLV0SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACR_EXTEVT9_Pos     (11UL)                    /*!< EXTEVT9 (Bit 11)                                      */
#define HRPWM_SLV1_CAPACR_EXTEVT9_Msk     (0x800UL)                 /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CAPACR_EXTEVT8_Pos     (10UL)                    /*!< EXTEVT8 (Bit 10)                                      */
#define HRPWM_SLV1_CAPACR_EXTEVT8_Msk     (0x400UL)                 /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CAPACR_EXTEVT7_Pos     (9UL)                     /*!< EXTEVT7 (Bit 9)                                       */
#define HRPWM_SLV1_CAPACR_EXTEVT7_Msk     (0x200UL)                 /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CAPACR_EXTEVT6_Pos     (8UL)                     /*!< EXTEVT6 (Bit 8)                                       */
#define HRPWM_SLV1_CAPACR_EXTEVT6_Msk     (0x100UL)                 /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CAPACR_EXTEVT5_Pos     (7UL)                     /*!< EXTEVT5 (Bit 7)                                       */
#define HRPWM_SLV1_CAPACR_EXTEVT5_Msk     (0x80UL)                  /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CAPACR_EXTEVT4_Pos     (6UL)                     /*!< EXTEVT4 (Bit 6)                                       */
#define HRPWM_SLV1_CAPACR_EXTEVT4_Msk     (0x40UL)                  /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CAPACR_EXTEVT3_Pos     (5UL)                     /*!< EXTEVT3 (Bit 5)                                       */
#define HRPWM_SLV1_CAPACR_EXTEVT3_Msk     (0x20UL)                  /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CAPACR_EXTEVT2_Pos     (4UL)                     /*!< EXTEVT2 (Bit 4)                                       */
#define HRPWM_SLV1_CAPACR_EXTEVT2_Msk     (0x10UL)                  /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CAPACR_EXTEVT1_Pos     (3UL)                     /*!< EXTEVT1 (Bit 3)                                       */
#define HRPWM_SLV1_CAPACR_EXTEVT1_Msk     (0x8UL)                   /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CAPACR_EXTEVT0_Pos     (2UL)                     /*!< EXTEVT0 (Bit 2)                                       */
#define HRPWM_SLV1_CAPACR_EXTEVT0_Msk     (0x4UL)                   /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CAPACR_UPDCPT_Pos      (1UL)                     /*!< UPDCPT (Bit 1)                                        */
#define HRPWM_SLV1_CAPACR_UPDCPT_Msk      (0x2UL)                   /*!< UPDCPT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_CAPACR_SWCPT_Pos       (0UL)                     /*!< SWCPT (Bit 0)                                         */
#define HRPWM_SLV1_CAPACR_SWCPT_Msk       (0x1UL)                   /*!< SWCPT (Bitfield-Mask: 0x01)                           */
/* ========================================================  CAPACER  ======================================================== */
#define HRPWM_SLV1_CAPACER_SLV7CMPB_Pos   (7UL)                     /*!< SLV7CMPB (Bit 7)                                      */
#define HRPWM_SLV1_CAPACER_SLV7CMPB_Msk   (0x80UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACER_SLV7CMPA_Pos   (6UL)                     /*!< SLV7CMPA (Bit 6)                                      */
#define HRPWM_SLV1_CAPACER_SLV7CMPA_Msk   (0x40UL)                  /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACER_SLV7CLRA_Pos   (5UL)                     /*!< SLV7CLRA (Bit 5)                                      */
#define HRPWM_SLV1_CAPACER_SLV7CLRA_Msk   (0x20UL)                  /*!< SLV7CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACER_SLV7SETA_Pos   (4UL)                     /*!< SLV7SETA (Bit 4)                                      */
#define HRPWM_SLV1_CAPACER_SLV7SETA_Msk   (0x10UL)                  /*!< SLV7SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACER_SLV6CMPB_Pos   (3UL)                     /*!< SLV6CMPB (Bit 3)                                      */
#define HRPWM_SLV1_CAPACER_SLV6CMPB_Msk   (0x8UL)                   /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACER_SLV6CMPA_Pos   (2UL)                     /*!< SLV6CMPA (Bit 2)                                      */
#define HRPWM_SLV1_CAPACER_SLV6CMPA_Msk   (0x4UL)                   /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACER_SLV6CLRA_Pos   (1UL)                     /*!< SLV6CLRA (Bit 1)                                      */
#define HRPWM_SLV1_CAPACER_SLV6CLRA_Msk   (0x2UL)                   /*!< SLV6CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPACER_SLV6SETA_Pos   (0UL)                     /*!< SLV6SETA (Bit 0)                                      */
#define HRPWM_SLV1_CAPACER_SLV6SETA_Msk   (0x1UL)                   /*!< SLV6SETA (Bitfield-Mask: 0x01)                        */
/* ========================================================  CAPBCR  ========================================================= */
#define HRPWM_SLV1_CAPBCR_SLV5CMPB_Pos    (31UL)                    /*!< SLV5CMPB (Bit 31)                                     */
#define HRPWM_SLV1_CAPBCR_SLV5CMPB_Msk    (0x80000000UL)            /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCR_SLV5CMPA_Pos    (30UL)                    /*!< SLV5CMPA (Bit 30)                                     */
#define HRPWM_SLV1_CAPBCR_SLV5CMPA_Msk    (0x40000000UL)            /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCR_SLV5CLRA_Pos    (29UL)                    /*!< SLV5CLRA (Bit 29)                                     */
#define HRPWM_SLV1_CAPBCR_SLV5CLRA_Msk    (0x20000000UL)            /*!< SLV5CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCR_SLV5SETA_Pos    (28UL)                    /*!< SLV5SETA (Bit 28)                                     */
#define HRPWM_SLV1_CAPBCR_SLV5SETA_Msk    (0x10000000UL)            /*!< SLV5SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCR_SLV4CMPB_Pos    (27UL)                    /*!< SLV4CMPB (Bit 27)                                     */
#define HRPWM_SLV1_CAPBCR_SLV4CMPB_Msk    (0x8000000UL)             /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCR_SLV4CMPA_Pos    (26UL)                    /*!< SLV4CMPA (Bit 26)                                     */
#define HRPWM_SLV1_CAPBCR_SLV4CMPA_Msk    (0x4000000UL)             /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCR_SLV4CLRA_Pos    (25UL)                    /*!< SLV4CLRA (Bit 25)                                     */
#define HRPWM_SLV1_CAPBCR_SLV4CLRA_Msk    (0x2000000UL)             /*!< SLV4CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCR_SLV4SETA_Pos    (24UL)                    /*!< SLV4SETA (Bit 24)                                     */
#define HRPWM_SLV1_CAPBCR_SLV4SETA_Msk    (0x1000000UL)             /*!< SLV4SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCR_SLV3CMPB_Pos    (23UL)                    /*!< SLV3CMPB (Bit 23)                                     */
#define HRPWM_SLV1_CAPBCR_SLV3CMPB_Msk    (0x800000UL)              /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCR_SLV3CMPA_Pos    (22UL)                    /*!< SLV3CMPA (Bit 22)                                     */
#define HRPWM_SLV1_CAPBCR_SLV3CMPA_Msk    (0x400000UL)              /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCR_SLV3CLRA_Pos    (21UL)                    /*!< SLV3CLRA (Bit 21)                                     */
#define HRPWM_SLV1_CAPBCR_SLV3CLRA_Msk    (0x200000UL)              /*!< SLV3CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCR_SLV3SETA_Pos    (20UL)                    /*!< SLV3SETA (Bit 20)                                     */
#define HRPWM_SLV1_CAPBCR_SLV3SETA_Msk    (0x100000UL)              /*!< SLV3SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCR_SLV2CMPB_Pos    (19UL)                    /*!< SLV2CMPB (Bit 19)                                     */
#define HRPWM_SLV1_CAPBCR_SLV2CMPB_Msk    (0x80000UL)               /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCR_SLV2CMPA_Pos    (18UL)                    /*!< SLV2CMPA (Bit 18)                                     */
#define HRPWM_SLV1_CAPBCR_SLV2CMPA_Msk    (0x40000UL)               /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCR_SLV2CLRA_Pos    (17UL)                    /*!< SLV2CLRA (Bit 17)                                     */
#define HRPWM_SLV1_CAPBCR_SLV2CLRA_Msk    (0x20000UL)               /*!< SLV2CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCR_SLV2SETA_Pos    (16UL)                    /*!< SLV2SETA (Bit 16)                                     */
#define HRPWM_SLV1_CAPBCR_SLV2SETA_Msk    (0x10000UL)               /*!< SLV2SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCR_SLV0CMPB_Pos    (15UL)                    /*!< SLV0CMPB (Bit 15)                                     */
#define HRPWM_SLV1_CAPBCR_SLV0CMPB_Msk    (0x8000UL)                /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCR_SLV0CMPA_Pos    (14UL)                    /*!< SLV0CMPA (Bit 14)                                     */
#define HRPWM_SLV1_CAPBCR_SLV0CMPA_Msk    (0x4000UL)                /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCR_SLV0CLRA_Pos    (13UL)                    /*!< SLV0CLRA (Bit 13)                                     */
#define HRPWM_SLV1_CAPBCR_SLV0CLRA_Msk    (0x2000UL)                /*!< SLV0CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCR_SLV0SETA_Pos    (12UL)                    /*!< SLV0SETA (Bit 12)                                     */
#define HRPWM_SLV1_CAPBCR_SLV0SETA_Msk    (0x1000UL)                /*!< SLV0SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCR_EXTEVT9_Pos     (11UL)                    /*!< EXTEVT9 (Bit 11)                                      */
#define HRPWM_SLV1_CAPBCR_EXTEVT9_Msk     (0x800UL)                 /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CAPBCR_EXTEVT8_Pos     (10UL)                    /*!< EXTEVT8 (Bit 10)                                      */
#define HRPWM_SLV1_CAPBCR_EXTEVT8_Msk     (0x400UL)                 /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CAPBCR_EXTEVT7_Pos     (9UL)                     /*!< EXTEVT7 (Bit 9)                                       */
#define HRPWM_SLV1_CAPBCR_EXTEVT7_Msk     (0x200UL)                 /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CAPBCR_EXTEVT6_Pos     (8UL)                     /*!< EXTEVT6 (Bit 8)                                       */
#define HRPWM_SLV1_CAPBCR_EXTEVT6_Msk     (0x100UL)                 /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CAPBCR_EXTEVT5_Pos     (7UL)                     /*!< EXTEVT5 (Bit 7)                                       */
#define HRPWM_SLV1_CAPBCR_EXTEVT5_Msk     (0x80UL)                  /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CAPBCR_EXTEVT4_Pos     (6UL)                     /*!< EXTEVT4 (Bit 6)                                       */
#define HRPWM_SLV1_CAPBCR_EXTEVT4_Msk     (0x40UL)                  /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CAPBCR_EXTEVT3_Pos     (5UL)                     /*!< EXTEVT3 (Bit 5)                                       */
#define HRPWM_SLV1_CAPBCR_EXTEVT3_Msk     (0x20UL)                  /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CAPBCR_EXTEVT2_Pos     (4UL)                     /*!< EXTEVT2 (Bit 4)                                       */
#define HRPWM_SLV1_CAPBCR_EXTEVT2_Msk     (0x10UL)                  /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CAPBCR_EXTEVT1_Pos     (3UL)                     /*!< EXTEVT1 (Bit 3)                                       */
#define HRPWM_SLV1_CAPBCR_EXTEVT1_Msk     (0x8UL)                   /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CAPBCR_EXTEVT0_Pos     (2UL)                     /*!< EXTEVT0 (Bit 2)                                       */
#define HRPWM_SLV1_CAPBCR_EXTEVT0_Msk     (0x4UL)                   /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_CAPBCR_UPDCPT_Pos      (1UL)                     /*!< UPDCPT (Bit 1)                                        */
#define HRPWM_SLV1_CAPBCR_UPDCPT_Msk      (0x2UL)                   /*!< UPDCPT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_CAPBCR_SWCPT_Pos       (0UL)                     /*!< SWCPT (Bit 0)                                         */
#define HRPWM_SLV1_CAPBCR_SWCPT_Msk       (0x1UL)                   /*!< SWCPT (Bitfield-Mask: 0x01)                           */
/* ========================================================  CAPBCER  ======================================================== */
#define HRPWM_SLV1_CAPBCER_SLV7CMPB_Pos   (7UL)                     /*!< SLV7CMPB (Bit 7)                                      */
#define HRPWM_SLV1_CAPBCER_SLV7CMPB_Msk   (0x80UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCER_SLV7CMPA_Pos   (6UL)                     /*!< SLV7CMPA (Bit 6)                                      */
#define HRPWM_SLV1_CAPBCER_SLV7CMPA_Msk   (0x40UL)                  /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCER_SLV7CLRA_Pos   (5UL)                     /*!< SLV7CLRA (Bit 5)                                      */
#define HRPWM_SLV1_CAPBCER_SLV7CLRA_Msk   (0x20UL)                  /*!< SLV7CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCER_SLV7SETA_Pos   (4UL)                     /*!< SLV7SETA (Bit 4)                                      */
#define HRPWM_SLV1_CAPBCER_SLV7SETA_Msk   (0x10UL)                  /*!< SLV7SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCER_SLV6CMPB_Pos   (3UL)                     /*!< SLV6CMPB (Bit 3)                                      */
#define HRPWM_SLV1_CAPBCER_SLV6CMPB_Msk   (0x8UL)                   /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCER_SLV6CMPA_Pos   (2UL)                     /*!< SLV6CMPA (Bit 2)                                      */
#define HRPWM_SLV1_CAPBCER_SLV6CMPA_Msk   (0x4UL)                   /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCER_SLV6CLRA_Pos   (1UL)                     /*!< SLV6CLRA (Bit 1)                                      */
#define HRPWM_SLV1_CAPBCER_SLV6CLRA_Msk   (0x2UL)                   /*!< SLV6CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_CAPBCER_SLV6SETA_Pos   (0UL)                     /*!< SLV6SETA (Bit 0)                                      */
#define HRPWM_SLV1_CAPBCER_SLV6SETA_Msk   (0x1UL)                   /*!< SLV6SETA (Bitfield-Mask: 0x01)                        */
/* =========================================================  OUTR  ========================================================== */
#define HRPWM_SLV1_OUTR_DTEN_Pos          (31UL)                    /*!< DTEN (Bit 31)                                         */
#define HRPWM_SLV1_OUTR_DTEN_Msk          (0x80000000UL)            /*!< DTEN (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_OUTR_DLYPRTEN_Pos      (30UL)                    /*!< DLYPRTEN (Bit 30)                                     */
#define HRPWM_SLV1_OUTR_DLYPRTEN_Msk      (0x40000000UL)            /*!< DLYPRTEN (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV1_OUTR_DLYPRT_Pos        (27UL)                    /*!< DLYPRT (Bit 27)                                       */
#define HRPWM_SLV1_OUTR_DLYPRT_Msk        (0x38000000UL)            /*!< DLYPRT (Bitfield-Mask: 0x07)                          */
#define HRPWM_SLV1_OUTR_BIAR_Pos          (25UL)                    /*!< BIAR (Bit 25)                                         */
#define HRPWM_SLV1_OUTR_BIAR_Msk          (0x2000000UL)             /*!< BIAR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_OUTR_DIDLB_Pos         (22UL)                    /*!< DIDLB (Bit 22)                                        */
#define HRPWM_SLV1_OUTR_DIDLB_Msk         (0x400000UL)              /*!< DIDLB (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_OUTR_IDLEMB_Pos        (21UL)                    /*!< IDLEMB (Bit 21)                                       */
#define HRPWM_SLV1_OUTR_IDLEMB_Msk        (0x200000UL)              /*!< IDLEMB (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_OUTR_CHPB_Pos          (20UL)                    /*!< CHPB (Bit 20)                                         */
#define HRPWM_SLV1_OUTR_CHPB_Msk          (0x100000UL)              /*!< CHPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_OUTR_IDLESB_Pos        (19UL)                    /*!< IDLESB (Bit 19)                                       */
#define HRPWM_SLV1_OUTR_IDLESB_Msk        (0x80000UL)               /*!< IDLESB (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_OUTR_FAULTB_Pos        (17UL)                    /*!< FAULTB (Bit 17)                                       */
#define HRPWM_SLV1_OUTR_FAULTB_Msk        (0x60000UL)               /*!< FAULTB (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV1_OUTR_POLB_Pos          (16UL)                    /*!< POLB (Bit 16)                                         */
#define HRPWM_SLV1_OUTR_POLB_Msk          (0x10000UL)               /*!< POLB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_OUTR_DIDLA_Pos         (6UL)                     /*!< DIDLA (Bit 6)                                         */
#define HRPWM_SLV1_OUTR_DIDLA_Msk         (0x40UL)                  /*!< DIDLA (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_OUTR_IDLEMA_Pos        (5UL)                     /*!< IDLEMA (Bit 5)                                        */
#define HRPWM_SLV1_OUTR_IDLEMA_Msk        (0x20UL)                  /*!< IDLEMA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_OUTR_CHPA_Pos          (4UL)                     /*!< CHPA (Bit 4)                                          */
#define HRPWM_SLV1_OUTR_CHPA_Msk          (0x10UL)                  /*!< CHPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_OUTR_IDLESA_Pos        (3UL)                     /*!< IDLESA (Bit 3)                                        */
#define HRPWM_SLV1_OUTR_IDLESA_Msk        (0x8UL)                   /*!< IDLESA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_OUTR_FAULTA_Pos        (1UL)                     /*!< FAULTA (Bit 1)                                        */
#define HRPWM_SLV1_OUTR_FAULTA_Msk        (0x6UL)                   /*!< FAULTA (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV1_OUTR_POLA_Pos          (0UL)                     /*!< POLA (Bit 0)                                          */
#define HRPWM_SLV1_OUTR_POLA_Msk          (0x1UL)                   /*!< POLA (Bitfield-Mask: 0x01)                            */
/* =========================================================  FLTR  ========================================================== */
#define HRPWM_SLV1_FLTR_FLT7EN_Pos        (7UL)                     /*!< FLT7EN (Bit 7)                                        */
#define HRPWM_SLV1_FLTR_FLT7EN_Msk        (0x80UL)                  /*!< FLT7EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_FLTR_FLT6EN_Pos        (6UL)                     /*!< FLT6EN (Bit 6)                                        */
#define HRPWM_SLV1_FLTR_FLT6EN_Msk        (0x40UL)                  /*!< FLT6EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_FLTR_FLT5EN_Pos        (5UL)                     /*!< FLT5EN (Bit 5)                                        */
#define HRPWM_SLV1_FLTR_FLT5EN_Msk        (0x20UL)                  /*!< FLT5EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_FLTR_FLT4EN_Pos        (4UL)                     /*!< FLT4EN (Bit 4)                                        */
#define HRPWM_SLV1_FLTR_FLT4EN_Msk        (0x10UL)                  /*!< FLT4EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_FLTR_FLT3EN_Pos        (3UL)                     /*!< FLT3EN (Bit 3)                                        */
#define HRPWM_SLV1_FLTR_FLT3EN_Msk        (0x8UL)                   /*!< FLT3EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_FLTR_FLT2EN_Pos        (2UL)                     /*!< FLT2EN (Bit 2)                                        */
#define HRPWM_SLV1_FLTR_FLT2EN_Msk        (0x4UL)                   /*!< FLT2EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_FLTR_FLT1EN_Pos        (1UL)                     /*!< FLT1EN (Bit 1)                                        */
#define HRPWM_SLV1_FLTR_FLT1EN_Msk        (0x2UL)                   /*!< FLT1EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_FLTR_FLT0EN_Pos        (0UL)                     /*!< FLT0EN (Bit 0)                                        */
#define HRPWM_SLV1_FLTR_FLT0EN_Msk        (0x1UL)                   /*!< FLT0EN (Bitfield-Mask: 0x01)                          */
/* =========================================================  DMAUR  ========================================================= */
#define HRPWM_SLV1_DMAUR_FLTR_Pos         (29UL)                    /*!< FLTR (Bit 29)                                         */
#define HRPWM_SLV1_DMAUR_FLTR_Msk         (0x20000000UL)            /*!< FLTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_DMAUR_OUTR_Pos         (28UL)                    /*!< OUTR (Bit 28)                                         */
#define HRPWM_SLV1_DMAUR_OUTR_Msk         (0x10000000UL)            /*!< OUTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_DMAUR_CAPBCER_Pos      (27UL)                    /*!< CAPBCER (Bit 27)                                      */
#define HRPWM_SLV1_DMAUR_CAPBCER_Msk      (0x8000000UL)             /*!< CAPBCER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_DMAUR_CAPBCR_Pos       (26UL)                    /*!< CAPBCR (Bit 26)                                       */
#define HRPWM_SLV1_DMAUR_CAPBCR_Msk       (0x4000000UL)             /*!< CAPBCR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_DMAUR_CAPACER_Pos      (25UL)                    /*!< CAPACER (Bit 25)                                      */
#define HRPWM_SLV1_DMAUR_CAPACER_Msk      (0x2000000UL)             /*!< CAPACER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_DMAUR_CAPACR_Pos       (24UL)                    /*!< CAPACR (Bit 24)                                       */
#define HRPWM_SLV1_DMAUR_CAPACR_Msk       (0x1000000UL)             /*!< CAPACR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_DMAUR_CHPR_Pos         (23UL)                    /*!< CHPR (Bit 23)                                         */
#define HRPWM_SLV1_DMAUR_CHPR_Msk         (0x800000UL)              /*!< CHPR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_DMAUR_RSTER_Pos        (22UL)                    /*!< RSTER (Bit 22)                                        */
#define HRPWM_SLV1_DMAUR_RSTER_Msk        (0x400000UL)              /*!< RSTER (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_DMAUR_RSTR_Pos         (21UL)                    /*!< RSTR (Bit 21)                                         */
#define HRPWM_SLV1_DMAUR_RSTR_Msk         (0x200000UL)              /*!< RSTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_DMAUR_EEFR2_Pos        (20UL)                    /*!< EEFR2 (Bit 20)                                        */
#define HRPWM_SLV1_DMAUR_EEFR2_Msk        (0x100000UL)              /*!< EEFR2 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_DMAUR_EEFR1_Pos        (19UL)                    /*!< EEFR1 (Bit 19)                                        */
#define HRPWM_SLV1_DMAUR_EEFR1_Msk        (0x80000UL)               /*!< EEFR1 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_DMAUR_EEFR0_Pos        (18UL)                    /*!< EEFR0 (Bit 18)                                        */
#define HRPWM_SLV1_DMAUR_EEFR0_Msk        (0x40000UL)               /*!< EEFR0 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_DMAUR_CLRBR_Pos        (17UL)                    /*!< CLRBR (Bit 17)                                        */
#define HRPWM_SLV1_DMAUR_CLRBR_Msk        (0x20000UL)               /*!< CLRBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_DMAUR_SETBR_Pos        (16UL)                    /*!< SETBR (Bit 16)                                        */
#define HRPWM_SLV1_DMAUR_SETBR_Msk        (0x10000UL)               /*!< SETBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_DMAUR_CLRAR_Pos        (15UL)                    /*!< CLRAR (Bit 15)                                        */
#define HRPWM_SLV1_DMAUR_CLRAR_Msk        (0x8000UL)                /*!< CLRAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_DMAUR_SETAR_Pos        (14UL)                    /*!< SETAR (Bit 14)                                        */
#define HRPWM_SLV1_DMAUR_SETAR_Msk        (0x4000UL)                /*!< SETAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_DMAUR_DTR_Pos          (13UL)                    /*!< DTR (Bit 13)                                          */
#define HRPWM_SLV1_DMAUR_DTR_Msk          (0x2000UL)                /*!< DTR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV1_DMAUR_CAPBR_Pos        (12UL)                    /*!< CAPBR (Bit 12)                                        */
#define HRPWM_SLV1_DMAUR_CAPBR_Msk        (0x1000UL)                /*!< CAPBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_DMAUR_CAPAR_Pos        (11UL)                    /*!< CAPAR (Bit 11)                                        */
#define HRPWM_SLV1_DMAUR_CAPAR_Msk        (0x800UL)                 /*!< CAPAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_DMAUR_CMPDR_Pos        (10UL)                    /*!< CMPDR (Bit 10)                                        */
#define HRPWM_SLV1_DMAUR_CMPDR_Msk        (0x400UL)                 /*!< CMPDR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_DMAUR_CMPCR_Pos        (9UL)                     /*!< CMPCR (Bit 9)                                         */
#define HRPWM_SLV1_DMAUR_CMPCR_Msk        (0x200UL)                 /*!< CMPCR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_DMAUR_CMPBR_Pos        (8UL)                     /*!< CMPBR (Bit 8)                                         */
#define HRPWM_SLV1_DMAUR_CMPBR_Msk        (0x100UL)                 /*!< CMPBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_DMAUR_CMPAR_Pos        (7UL)                     /*!< CMPAR (Bit 7)                                         */
#define HRPWM_SLV1_DMAUR_CMPAR_Msk        (0x80UL)                  /*!< CMPAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV1_DMAUR_REPR_Pos         (6UL)                     /*!< REPR (Bit 6)                                          */
#define HRPWM_SLV1_DMAUR_REPR_Msk         (0x40UL)                  /*!< REPR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_DMAUR_PERR_Pos         (5UL)                     /*!< PERR (Bit 5)                                          */
#define HRPWM_SLV1_DMAUR_PERR_Msk         (0x20UL)                  /*!< PERR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_DMAUR_CNTR_Pos         (4UL)                     /*!< CNTR (Bit 4)                                          */
#define HRPWM_SLV1_DMAUR_CNTR_Msk         (0x10UL)                  /*!< CNTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV1_DMAUR_PWMDIER_Pos      (3UL)                     /*!< PWMDIER (Bit 3)                                       */
#define HRPWM_SLV1_DMAUR_PWMDIER_Msk      (0x8UL)                   /*!< PWMDIER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV1_DMAUR_PWMISR_Pos       (2UL)                     /*!< PWMISR (Bit 2)                                        */
#define HRPWM_SLV1_DMAUR_PWMISR_Msk       (0x4UL)                   /*!< PWMISR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_DMAUR_PWMCR1_Pos       (1UL)                     /*!< PWMCR1 (Bit 1)                                        */
#define HRPWM_SLV1_DMAUR_PWMCR1_Msk       (0x2UL)                   /*!< PWMCR1 (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV1_DMAUR_PWMCR0_Pos       (0UL)                     /*!< PWMCR0 (Bit 0)                                        */
#define HRPWM_SLV1_DMAUR_PWMCR0_Msk       (0x1UL)                   /*!< PWMCR0 (Bitfield-Mask: 0x01)                          */
/* =========================================================  DMADR  ========================================================= */
#define HRPWM_SLV1_DMADR_DMADR_Pos        (0UL)                     /*!< DMADR (Bit 0)                                         */
#define HRPWM_SLV1_DMADR_DMADR_Msk        (0xffffffffUL)            /*!< DMADR (Bitfield-Mask: 0xffffffff)                     */


/* =========================================================================================================================== */
/* ================                                        HRPWM_SLV2                                         ================ */
/* =========================================================================================================================== */

/* ========================================================  PWMCR0  ========================================================= */
#define HRPWM_SLV2_PWMCR0_UPDGAT_Pos      (28UL)                    /*!< UPDGAT (Bit 28)                                       */
#define HRPWM_SLV2_PWMCR0_UPDGAT_Msk      (0xf0000000UL)            /*!< UPDGAT (Bitfield-Mask: 0x0f)                          */
#define HRPWM_SLV2_PWMCR0_UPDREP_Pos      (27UL)                    /*!< UPDREP (Bit 27)                                       */
#define HRPWM_SLV2_PWMCR0_UPDREP_Msk      (0x8000000UL)             /*!< UPDREP (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMCR0_UPDRST_Pos      (26UL)                    /*!< UPDRST (Bit 26)                                       */
#define HRPWM_SLV2_PWMCR0_UPDRST_Msk      (0x4000000UL)             /*!< UPDRST (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMCR0_PREEN_Pos       (25UL)                    /*!< PREEN (Bit 25)                                        */
#define HRPWM_SLV2_PWMCR0_PREEN_Msk       (0x2000000UL)             /*!< PREEN (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_PWMCR0_DACSYNC_Pos     (23UL)                    /*!< DACSYNC (Bit 23)                                      */
#define HRPWM_SLV2_PWMCR0_DACSYNC_Msk     (0x1800000UL)             /*!< DACSYNC (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV2_PWMCR0_GTCMPC_Pos      (22UL)                    /*!< GTCMPC (Bit 22)                                       */
#define HRPWM_SLV2_PWMCR0_GTCMPC_Msk      (0x400000UL)              /*!< GTCMPC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMCR0_GTCMPA_Pos      (21UL)                    /*!< GTCMPA (Bit 21)                                       */
#define HRPWM_SLV2_PWMCR0_GTCMPA_Msk      (0x200000UL)              /*!< GTCMPA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMCR0_TRGHLF_Pos      (20UL)                    /*!< TRGHLF (Bit 20)                                       */
#define HRPWM_SLV2_PWMCR0_TRGHLF_Msk      (0x100000UL)              /*!< TRGHLF (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMCR0_DELCMPD_Pos     (18UL)                    /*!< DELCMPD (Bit 18)                                      */
#define HRPWM_SLV2_PWMCR0_DELCMPD_Msk     (0xc0000UL)               /*!< DELCMPD (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV2_PWMCR0_DELCMPB_Pos     (16UL)                    /*!< DELCMPB (Bit 16)                                      */
#define HRPWM_SLV2_PWMCR0_DELCMPB_Msk     (0x30000UL)               /*!< DELCMPB (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV2_PWMCR0_SYNCSTRT_Pos    (11UL)                    /*!< SYNCSTRT (Bit 11)                                     */
#define HRPWM_SLV2_PWMCR0_SYNCSTRT_Msk    (0x800UL)                 /*!< SYNCSTRT (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_PWMCR0_SYNCRST_Pos     (10UL)                    /*!< SYNCRST (Bit 10)                                      */
#define HRPWM_SLV2_PWMCR0_SYNCRST_Msk     (0x400UL)                 /*!< SYNCRST (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_PWMCR0_RSYNCU_Pos      (9UL)                     /*!< RSYNCU (Bit 9)                                        */
#define HRPWM_SLV2_PWMCR0_RSYNCU_Msk      (0x200UL)                 /*!< RSYNCU (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMCR0_PSHPLL_Pos      (8UL)                     /*!< PSHPLL (Bit 8)                                        */
#define HRPWM_SLV2_PWMCR0_PSHPLL_Msk      (0x100UL)                 /*!< PSHPLL (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMCR0_INTLVD_Pos      (6UL)                     /*!< INTLVD (Bit 6)                                        */
#define HRPWM_SLV2_PWMCR0_INTLVD_Msk      (0xc0UL)                  /*!< INTLVD (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV2_PWMCR0_HALF_Pos        (5UL)                     /*!< HALF (Bit 5)                                          */
#define HRPWM_SLV2_PWMCR0_HALF_Msk        (0x20UL)                  /*!< HALF (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMCR0_RETRIG_Pos      (4UL)                     /*!< RETRIG (Bit 4)                                        */
#define HRPWM_SLV2_PWMCR0_RETRIG_Msk      (0x10UL)                  /*!< RETRIG (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMCR0_CONT_Pos        (3UL)                     /*!< CONT (Bit 3)                                          */
#define HRPWM_SLV2_PWMCR0_CONT_Msk        (0x8UL)                   /*!< CONT (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMCR0_CKPSC_Pos       (0UL)                     /*!< CKPSC (Bit 0)                                         */
#define HRPWM_SLV2_PWMCR0_CKPSC_Msk       (0x7UL)                   /*!< CKPSC (Bitfield-Mask: 0x07)                           */
/* ========================================================  PWMCR1  ========================================================= */
#define HRPWM_SLV2_PWMCR1_BDMADIS_Pos     (31UL)                    /*!< BDMADIS (Bit 31)                                      */
#define HRPWM_SLV2_PWMCR1_BDMADIS_Msk     (0x80000000UL)            /*!< BDMADIS (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_PWMCR1_UPD7_Pos        (24UL)                    /*!< UPD7 (Bit 24)                                         */
#define HRPWM_SLV2_PWMCR1_UPD7_Msk        (0x1000000UL)             /*!< UPD7 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMCR1_UPD6_Pos        (23UL)                    /*!< UPD6 (Bit 23)                                         */
#define HRPWM_SLV2_PWMCR1_UPD6_Msk        (0x800000UL)              /*!< UPD6 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMCR1_UPD5_Pos        (22UL)                    /*!< UPD5 (Bit 22)                                         */
#define HRPWM_SLV2_PWMCR1_UPD5_Msk        (0x400000UL)              /*!< UPD5 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMCR1_UPD4_Pos        (21UL)                    /*!< UPD4 (Bit 21)                                         */
#define HRPWM_SLV2_PWMCR1_UPD4_Msk        (0x200000UL)              /*!< UPD4 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMCR1_UPD3_Pos        (20UL)                    /*!< UPD3 (Bit 20)                                         */
#define HRPWM_SLV2_PWMCR1_UPD3_Msk        (0x100000UL)              /*!< UPD3 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMCR1_UPD2_Pos        (19UL)                    /*!< UPD2 (Bit 19)                                         */
#define HRPWM_SLV2_PWMCR1_UPD2_Msk        (0x80000UL)               /*!< UPD2 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMCR1_UPD1_Pos        (18UL)                    /*!< UPD1 (Bit 18)                                         */
#define HRPWM_SLV2_PWMCR1_UPD1_Msk        (0x40000UL)               /*!< UPD1 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMCR1_UPD0_Pos        (17UL)                    /*!< UPD0 (Bit 17)                                         */
#define HRPWM_SLV2_PWMCR1_UPD0_Msk        (0x20000UL)               /*!< UPD0 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMCR1_MUPD_Pos        (16UL)                    /*!< MUPD (Bit 16)                                         */
#define HRPWM_SLV2_PWMCR1_MUPD_Msk        (0x10000UL)               /*!< MUPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMCR1_FLTROM_Pos      (14UL)                    /*!< FLTROM (Bit 14)                                       */
#define HRPWM_SLV2_PWMCR1_FLTROM_Msk      (0xc000UL)                /*!< FLTROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV2_PWMCR1_EEVROM_Pos      (12UL)                    /*!< EEVROM (Bit 12)                                       */
#define HRPWM_SLV2_PWMCR1_EEVROM_Msk      (0x3000UL)                /*!< EEVROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV2_PWMCR1_ADROM_Pos       (10UL)                    /*!< ADROM (Bit 10)                                        */
#define HRPWM_SLV2_PWMCR1_ADROM_Msk       (0xc00UL)                 /*!< ADROM (Bitfield-Mask: 0x03)                           */
#define HRPWM_SLV2_PWMCR1_OUTROM_Pos      (8UL)                     /*!< OUTROM (Bit 8)                                        */
#define HRPWM_SLV2_PWMCR1_OUTROM_Msk      (0x300UL)                 /*!< OUTROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV2_PWMCR1_ROM_Pos         (6UL)                     /*!< ROM (Bit 6)                                           */
#define HRPWM_SLV2_PWMCR1_ROM_Msk         (0xc0UL)                  /*!< ROM (Bitfield-Mask: 0x03)                             */
#define HRPWM_SLV2_PWMCR1_CAPBM_Pos       (5UL)                     /*!< CAPBM (Bit 5)                                         */
#define HRPWM_SLV2_PWMCR1_CAPBM_Msk       (0x20UL)                  /*!< CAPBM (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_PWMCR1_UDM_Pos         (4UL)                     /*!< UDM (Bit 4)                                           */
#define HRPWM_SLV2_PWMCR1_UDM_Msk         (0x10UL)                  /*!< UDM (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV2_PWMCR1_CAPAM_Pos       (3UL)                     /*!< CAPAM (Bit 3)                                         */
#define HRPWM_SLV2_PWMCR1_CAPAM_Msk       (0x8UL)                   /*!< CAPAM (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_PWMCR1_DCDR_Pos        (2UL)                     /*!< DCDR (Bit 2)                                          */
#define HRPWM_SLV2_PWMCR1_DCDR_Msk        (0x4UL)                   /*!< DCDR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMCR1_DCDS_Pos        (1UL)                     /*!< DCDS (Bit 1)                                          */
#define HRPWM_SLV2_PWMCR1_DCDS_Msk        (0x2UL)                   /*!< DCDS (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMCR1_DCDE_Pos        (0UL)                     /*!< DCDE (Bit 0)                                          */
#define HRPWM_SLV2_PWMCR1_DCDE_Msk        (0x1UL)                   /*!< DCDE (Bitfield-Mask: 0x01)                            */
/* ========================================================  PWMISR  ========================================================= */
#define HRPWM_SLV2_PWMISR_OUTB_Pos        (21UL)                    /*!< OUTB (Bit 21)                                         */
#define HRPWM_SLV2_PWMISR_OUTB_Msk        (0x200000UL)              /*!< OUTB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMISR_OUTA_Pos        (20UL)                    /*!< OUTA (Bit 20)                                         */
#define HRPWM_SLV2_PWMISR_OUTA_Msk        (0x100000UL)              /*!< OUTA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMISR_OUTBSTA_Pos     (19UL)                    /*!< OUTBSTA (Bit 19)                                      */
#define HRPWM_SLV2_PWMISR_OUTBSTA_Msk     (0x80000UL)               /*!< OUTBSTA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_PWMISR_OUTASTA_Pos     (18UL)                    /*!< OUTASTA (Bit 18)                                      */
#define HRPWM_SLV2_PWMISR_OUTASTA_Msk     (0x40000UL)               /*!< OUTASTA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_PWMISR_IPPSTA_Pos      (17UL)                    /*!< IPPSTA (Bit 17)                                       */
#define HRPWM_SLV2_PWMISR_IPPSTA_Msk      (0x20000UL)               /*!< IPPSTA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMISR_CPPSTA_Pos      (16UL)                    /*!< CPPSTA (Bit 16)                                       */
#define HRPWM_SLV2_PWMISR_CPPSTA_Msk      (0x10000UL)               /*!< CPPSTA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMISR_DLYPRT_Pos      (14UL)                    /*!< DLYPRT (Bit 14)                                       */
#define HRPWM_SLV2_PWMISR_DLYPRT_Msk      (0x4000UL)                /*!< DLYPRT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMISR_CAPB_Pos        (13UL)                    /*!< CAPB (Bit 13)                                         */
#define HRPWM_SLV2_PWMISR_CAPB_Msk        (0x2000UL)                /*!< CAPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMISR_CAPA_Pos        (12UL)                    /*!< CAPA (Bit 12)                                         */
#define HRPWM_SLV2_PWMISR_CAPA_Msk        (0x1000UL)                /*!< CAPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMISR_REP_Pos         (11UL)                    /*!< REP (Bit 11)                                          */
#define HRPWM_SLV2_PWMISR_REP_Msk         (0x800UL)                 /*!< REP (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV2_PWMISR_RST_Pos         (10UL)                    /*!< RST (Bit 10)                                          */
#define HRPWM_SLV2_PWMISR_RST_Msk         (0x400UL)                 /*!< RST (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV2_PWMISR_CLRB_Pos        (9UL)                     /*!< CLRB (Bit 9)                                          */
#define HRPWM_SLV2_PWMISR_CLRB_Msk        (0x200UL)                 /*!< CLRB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMISR_SETB_Pos        (8UL)                     /*!< SETB (Bit 8)                                          */
#define HRPWM_SLV2_PWMISR_SETB_Msk        (0x100UL)                 /*!< SETB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMISR_CLRA_Pos        (7UL)                     /*!< CLRA (Bit 7)                                          */
#define HRPWM_SLV2_PWMISR_CLRA_Msk        (0x80UL)                  /*!< CLRA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMISR_SETA_Pos        (6UL)                     /*!< SETA (Bit 6)                                          */
#define HRPWM_SLV2_PWMISR_SETA_Msk        (0x40UL)                  /*!< SETA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMISR_UPD_Pos         (5UL)                     /*!< UPD (Bit 5)                                           */
#define HRPWM_SLV2_PWMISR_UPD_Msk         (0x20UL)                  /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV2_PWMISR_PER_Pos         (4UL)                     /*!< PER (Bit 4)                                           */
#define HRPWM_SLV2_PWMISR_PER_Msk         (0x10UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV2_PWMISR_CMPD_Pos        (3UL)                     /*!< CMPD (Bit 3)                                          */
#define HRPWM_SLV2_PWMISR_CMPD_Msk        (0x8UL)                   /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMISR_CMPC_Pos        (2UL)                     /*!< CMPC (Bit 2)                                          */
#define HRPWM_SLV2_PWMISR_CMPC_Msk        (0x4UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMISR_CMPB_Pos        (1UL)                     /*!< CMPB (Bit 1)                                          */
#define HRPWM_SLV2_PWMISR_CMPB_Msk        (0x2UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_PWMISR_CMPA_Pos        (0UL)                     /*!< CMPA (Bit 0)                                          */
#define HRPWM_SLV2_PWMISR_CMPA_Msk        (0x1UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
/* ========================================================  PWMDIER  ======================================================== */
#define HRPWM_SLV2_PWMDIER_DLYPRTDE_Pos   (30UL)                    /*!< DLYPRTDE (Bit 30)                                     */
#define HRPWM_SLV2_PWMDIER_DLYPRTDE_Msk   (0x40000000UL)            /*!< DLYPRTDE (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_PWMDIER_CAPBDE_Pos     (29UL)                    /*!< CAPBDE (Bit 29)                                       */
#define HRPWM_SLV2_PWMDIER_CAPBDE_Msk     (0x20000000UL)            /*!< CAPBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMDIER_CAPADE_Pos     (28UL)                    /*!< CAPADE (Bit 28)                                       */
#define HRPWM_SLV2_PWMDIER_CAPADE_Msk     (0x10000000UL)            /*!< CAPADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMDIER_REPDE_Pos      (27UL)                    /*!< REPDE (Bit 27)                                        */
#define HRPWM_SLV2_PWMDIER_REPDE_Msk      (0x8000000UL)             /*!< REPDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_PWMDIER_RSTDE_Pos      (26UL)                    /*!< RSTDE (Bit 26)                                        */
#define HRPWM_SLV2_PWMDIER_RSTDE_Msk      (0x4000000UL)             /*!< RSTDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_PWMDIER_CLRBDE_Pos     (25UL)                    /*!< CLRBDE (Bit 25)                                       */
#define HRPWM_SLV2_PWMDIER_CLRBDE_Msk     (0x2000000UL)             /*!< CLRBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMDIER_SETBDE_Pos     (24UL)                    /*!< SETBDE (Bit 24)                                       */
#define HRPWM_SLV2_PWMDIER_SETBDE_Msk     (0x1000000UL)             /*!< SETBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMDIER_CLRADE_Pos     (23UL)                    /*!< CLRADE (Bit 23)                                       */
#define HRPWM_SLV2_PWMDIER_CLRADE_Msk     (0x800000UL)              /*!< CLRADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMDIER_SETADE_Pos     (22UL)                    /*!< SETADE (Bit 22)                                       */
#define HRPWM_SLV2_PWMDIER_SETADE_Msk     (0x400000UL)              /*!< SETADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMDIER_UPDDE_Pos      (21UL)                    /*!< UPDDE (Bit 21)                                        */
#define HRPWM_SLV2_PWMDIER_UPDDE_Msk      (0x200000UL)              /*!< UPDDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_PWMDIER_PERDE_Pos      (20UL)                    /*!< PERDE (Bit 20)                                        */
#define HRPWM_SLV2_PWMDIER_PERDE_Msk      (0x100000UL)              /*!< PERDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_PWMDIER_CMPDDE_Pos     (19UL)                    /*!< CMPDDE (Bit 19)                                       */
#define HRPWM_SLV2_PWMDIER_CMPDDE_Msk     (0x80000UL)               /*!< CMPDDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMDIER_CMPCDE_Pos     (18UL)                    /*!< CMPCDE (Bit 18)                                       */
#define HRPWM_SLV2_PWMDIER_CMPCDE_Msk     (0x40000UL)               /*!< CMPCDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMDIER_CMPBDE_Pos     (17UL)                    /*!< CMPBDE (Bit 17)                                       */
#define HRPWM_SLV2_PWMDIER_CMPBDE_Msk     (0x20000UL)               /*!< CMPBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMDIER_CMPADE_Pos     (16UL)                    /*!< CMPADE (Bit 16)                                       */
#define HRPWM_SLV2_PWMDIER_CMPADE_Msk     (0x10000UL)               /*!< CMPADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMDIER_DLYPRTIE_Pos   (14UL)                    /*!< DLYPRTIE (Bit 14)                                     */
#define HRPWM_SLV2_PWMDIER_DLYPRTIE_Msk   (0x4000UL)                /*!< DLYPRTIE (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_PWMDIER_CAPBIE_Pos     (13UL)                    /*!< CAPBIE (Bit 13)                                       */
#define HRPWM_SLV2_PWMDIER_CAPBIE_Msk     (0x2000UL)                /*!< CAPBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMDIER_CAPAIE_Pos     (12UL)                    /*!< CAPAIE (Bit 12)                                       */
#define HRPWM_SLV2_PWMDIER_CAPAIE_Msk     (0x1000UL)                /*!< CAPAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMDIER_REPIE_Pos      (11UL)                    /*!< REPIE (Bit 11)                                        */
#define HRPWM_SLV2_PWMDIER_REPIE_Msk      (0x800UL)                 /*!< REPIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_PWMDIER_RSTIE_Pos      (10UL)                    /*!< RSTIE (Bit 10)                                        */
#define HRPWM_SLV2_PWMDIER_RSTIE_Msk      (0x400UL)                 /*!< RSTIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_PWMDIER_CLRBIE_Pos     (9UL)                     /*!< CLRBIE (Bit 9)                                        */
#define HRPWM_SLV2_PWMDIER_CLRBIE_Msk     (0x200UL)                 /*!< CLRBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMDIER_SETBIE_Pos     (8UL)                     /*!< SETBIE (Bit 8)                                        */
#define HRPWM_SLV2_PWMDIER_SETBIE_Msk     (0x100UL)                 /*!< SETBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMDIER_CLRAIE_Pos     (7UL)                     /*!< CLRAIE (Bit 7)                                        */
#define HRPWM_SLV2_PWMDIER_CLRAIE_Msk     (0x80UL)                  /*!< CLRAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMDIER_SETAIE_Pos     (6UL)                     /*!< SETAIE (Bit 6)                                        */
#define HRPWM_SLV2_PWMDIER_SETAIE_Msk     (0x40UL)                  /*!< SETAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMDIER_UPDIE_Pos      (5UL)                     /*!< UPDIE (Bit 5)                                         */
#define HRPWM_SLV2_PWMDIER_UPDIE_Msk      (0x20UL)                  /*!< UPDIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_PWMDIER_PERIE_Pos      (4UL)                     /*!< PERIE (Bit 4)                                         */
#define HRPWM_SLV2_PWMDIER_PERIE_Msk      (0x10UL)                  /*!< PERIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_PWMDIER_CMPDIE_Pos     (3UL)                     /*!< CMPDIE (Bit 3)                                        */
#define HRPWM_SLV2_PWMDIER_CMPDIE_Msk     (0x8UL)                   /*!< CMPDIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMDIER_CMPCIE_Pos     (2UL)                     /*!< CMPCIE (Bit 2)                                        */
#define HRPWM_SLV2_PWMDIER_CMPCIE_Msk     (0x4UL)                   /*!< CMPCIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMDIER_CMPBIE_Pos     (1UL)                     /*!< CMPBIE (Bit 1)                                        */
#define HRPWM_SLV2_PWMDIER_CMPBIE_Msk     (0x2UL)                   /*!< CMPBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_PWMDIER_CMPAIE_Pos     (0UL)                     /*!< CMPAIE (Bit 0)                                        */
#define HRPWM_SLV2_PWMDIER_CMPAIE_Msk     (0x1UL)                   /*!< CMPAIE (Bitfield-Mask: 0x01)                          */
/* =========================================================  CNTR  ========================================================== */
#define HRPWM_SLV2_CNTR_CNTWR_Pos         (19UL)                    /*!< CNTWR (Bit 19)                                        */
#define HRPWM_SLV2_CNTR_CNTWR_Msk         (0x80000UL)               /*!< CNTWR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_CNTR_CNTRD_Pos         (18UL)                    /*!< CNTRD (Bit 18)                                        */
#define HRPWM_SLV2_CNTR_CNTRD_Msk         (0x40000UL)               /*!< CNTRD (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_CNTR_CNT_Pos           (0UL)                     /*!< CNT (Bit 0)                                           */
#define HRPWM_SLV2_CNTR_CNT_Msk           (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* =========================================================  PERR  ========================================================== */
#define HRPWM_SLV2_PERR_PER_Pos           (0UL)                     /*!< PER (Bit 0)                                           */
#define HRPWM_SLV2_PERR_PER_Msk           (0xffffUL)                /*!< PER (Bitfield-Mask: 0xffff)                           */
/* =========================================================  REPR  ========================================================== */
#define HRPWM_SLV2_REPR_REP_Pos           (0UL)                     /*!< REP (Bit 0)                                           */
#define HRPWM_SLV2_REPR_REP_Msk           (0xffUL)                  /*!< REP (Bitfield-Mask: 0xff)                             */
/* =========================================================  CMPAR  ========================================================= */
#define HRPWM_SLV2_CMPAR_CMPA_Pos         (0UL)                     /*!< CMPA (Bit 0)                                          */
#define HRPWM_SLV2_CMPAR_CMPA_Msk         (0xffffUL)                /*!< CMPA (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPBR  ========================================================= */
#define HRPWM_SLV2_CMPBR_CMPB_Pos         (0UL)                     /*!< CMPB (Bit 0)                                          */
#define HRPWM_SLV2_CMPBR_CMPB_Msk         (0xffffUL)                /*!< CMPB (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPCR  ========================================================= */
#define HRPWM_SLV2_CMPCR_CMPC_Pos         (0UL)                     /*!< CMPC (Bit 0)                                          */
#define HRPWM_SLV2_CMPCR_CMPC_Msk         (0xffffUL)                /*!< CMPC (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPDR  ========================================================= */
#define HRPWM_SLV2_CMPDR_CMPD_Pos         (0UL)                     /*!< CMPD (Bit 0)                                          */
#define HRPWM_SLV2_CMPDR_CMPD_Msk         (0xffffUL)                /*!< CMPD (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CAPAR  ========================================================= */
#define HRPWM_SLV2_CAPAR_DIR_Pos          (16UL)                    /*!< DIR (Bit 16)                                          */
#define HRPWM_SLV2_CAPAR_DIR_Msk          (0x10000UL)               /*!< DIR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV2_CAPAR_CAPA_Pos         (0UL)                     /*!< CAPA (Bit 0)                                          */
#define HRPWM_SLV2_CAPAR_CAPA_Msk         (0xffffUL)                /*!< CAPA (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CAPBR  ========================================================= */
#define HRPWM_SLV2_CAPBR_DIR_Pos          (16UL)                    /*!< DIR (Bit 16)                                          */
#define HRPWM_SLV2_CAPBR_DIR_Msk          (0x10000UL)               /*!< DIR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV2_CAPBR_CAPB_Pos         (0UL)                     /*!< CAPB (Bit 0)                                          */
#define HRPWM_SLV2_CAPBR_CAPB_Msk         (0xffffUL)                /*!< CAPB (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  DTR  ========================================================== */
#define HRPWM_SLV2_DTR_SDTF_Pos           (28UL)                    /*!< SDTF (Bit 28)                                         */
#define HRPWM_SLV2_DTR_SDTF_Msk           (0x10000000UL)            /*!< SDTF (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_DTR_DTF_Pos            (16UL)                    /*!< DTF (Bit 16)                                          */
#define HRPWM_SLV2_DTR_DTF_Msk            (0xfff0000UL)             /*!< DTF (Bitfield-Mask: 0xfff)                            */
#define HRPWM_SLV2_DTR_SDTR_Pos           (12UL)                    /*!< SDTR (Bit 12)                                         */
#define HRPWM_SLV2_DTR_SDTR_Msk           (0x1000UL)                /*!< SDTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_DTR_DTR_Pos            (0UL)                     /*!< DTR (Bit 0)                                           */
#define HRPWM_SLV2_DTR_DTR_Msk            (0xfffUL)                 /*!< DTR (Bitfield-Mask: 0xfff)                            */
/* =========================================================  SETAR  ========================================================= */
#define HRPWM_SLV2_SETAR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV2_SETAR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV2_SETAR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV2_SETAR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_SETAR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV2_SETAR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_SETAR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV2_SETAR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_SETAR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV2_SETAR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_SETAR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV2_SETAR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_SETAR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV2_SETAR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_SETAR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV2_SETAR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_SETAR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV2_SETAR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_SETAR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV2_SETAR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_SETAR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV2_SETAR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_SETAR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV2_SETAR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_SETAR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV2_SETAR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_SETAR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV2_SETAR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_SETAR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV2_SETAR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_SETAR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV2_SETAR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_SETAR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV2_SETAR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_SETAR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV2_SETAR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV2_SETAR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV2_SETAR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_SETAR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV2_SETAR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_SETAR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV2_SETAR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_SETAR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV2_SETAR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_SETAR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV2_SETAR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  CLRAR  ========================================================= */
#define HRPWM_SLV2_CLRAR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV2_CLRAR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV2_CLRAR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV2_CLRAR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_CLRAR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV2_CLRAR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CLRAR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV2_CLRAR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CLRAR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV2_CLRAR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CLRAR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV2_CLRAR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CLRAR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV2_CLRAR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CLRAR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV2_CLRAR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CLRAR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV2_CLRAR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CLRAR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV2_CLRAR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CLRAR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV2_CLRAR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CLRAR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV2_CLRAR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CLRAR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV2_CLRAR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_CLRAR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV2_CLRAR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CLRAR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV2_CLRAR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CLRAR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV2_CLRAR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CLRAR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV2_CLRAR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CLRAR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV2_CLRAR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV2_CLRAR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV2_CLRAR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_CLRAR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV2_CLRAR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_CLRAR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV2_CLRAR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_CLRAR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV2_CLRAR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_CLRAR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV2_CLRAR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  SETBR  ========================================================= */
#define HRPWM_SLV2_SETBR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV2_SETBR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV2_SETBR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV2_SETBR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_SETBR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV2_SETBR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_SETBR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV2_SETBR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_SETBR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV2_SETBR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_SETBR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV2_SETBR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_SETBR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV2_SETBR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_SETBR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV2_SETBR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_SETBR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV2_SETBR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_SETBR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV2_SETBR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_SETBR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV2_SETBR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_SETBR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV2_SETBR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_SETBR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV2_SETBR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_SETBR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV2_SETBR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_SETBR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV2_SETBR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_SETBR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV2_SETBR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_SETBR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV2_SETBR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_SETBR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV2_SETBR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV2_SETBR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV2_SETBR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_SETBR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV2_SETBR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_SETBR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV2_SETBR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_SETBR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV2_SETBR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_SETBR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV2_SETBR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  CLRBR  ========================================================= */
#define HRPWM_SLV2_CLRBR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV2_CLRBR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV2_CLRBR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV2_CLRBR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_CLRBR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV2_CLRBR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CLRBR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV2_CLRBR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CLRBR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV2_CLRBR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CLRBR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV2_CLRBR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CLRBR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV2_CLRBR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CLRBR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV2_CLRBR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CLRBR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV2_CLRBR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CLRBR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV2_CLRBR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CLRBR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV2_CLRBR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CLRBR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV2_CLRBR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CLRBR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV2_CLRBR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_CLRBR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV2_CLRBR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CLRBR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV2_CLRBR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CLRBR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV2_CLRBR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CLRBR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV2_CLRBR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CLRBR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV2_CLRBR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV2_CLRBR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV2_CLRBR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_CLRBR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV2_CLRBR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_CLRBR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV2_CLRBR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_CLRBR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV2_CLRBR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_CLRBR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV2_CLRBR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  EEFR0  ========================================================= */
#define HRPWM_SLV2_EEFR0_EE4FLTR_Pos      (21UL)                    /*!< EE4FLTR (Bit 21)                                      */
#define HRPWM_SLV2_EEFR0_EE4FLTR_Msk      (0x1e00000UL)             /*!< EE4FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV2_EEFR0_EE4LTCH_Pos      (20UL)                    /*!< EE4LTCH (Bit 20)                                      */
#define HRPWM_SLV2_EEFR0_EE4LTCH_Msk      (0x100000UL)              /*!< EE4LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_EEFR0_EE3FLTR_Pos      (16UL)                    /*!< EE3FLTR (Bit 16)                                      */
#define HRPWM_SLV2_EEFR0_EE3FLTR_Msk      (0xf0000UL)               /*!< EE3FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV2_EEFR0_EE3LTCH_Pos      (15UL)                    /*!< EE3LTCH (Bit 15)                                      */
#define HRPWM_SLV2_EEFR0_EE3LTCH_Msk      (0x8000UL)                /*!< EE3LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_EEFR0_EE2FLTR_Pos      (11UL)                    /*!< EE2FLTR (Bit 11)                                      */
#define HRPWM_SLV2_EEFR0_EE2FLTR_Msk      (0x7800UL)                /*!< EE2FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV2_EEFR0_EE2LTCH_Pos      (10UL)                    /*!< EE2LTCH (Bit 10)                                      */
#define HRPWM_SLV2_EEFR0_EE2LTCH_Msk      (0x400UL)                 /*!< EE2LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_EEFR0_EE1FLTR_Pos      (6UL)                     /*!< EE1FLTR (Bit 6)                                       */
#define HRPWM_SLV2_EEFR0_EE1FLTR_Msk      (0x3c0UL)                 /*!< EE1FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV2_EEFR0_EE1LTCH_Pos      (5UL)                     /*!< EE1LTCH (Bit 5)                                       */
#define HRPWM_SLV2_EEFR0_EE1LTCH_Msk      (0x20UL)                  /*!< EE1LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_EEFR0_EE0FLTR_Pos      (1UL)                     /*!< EE0FLTR (Bit 1)                                       */
#define HRPWM_SLV2_EEFR0_EE0FLTR_Msk      (0x1eUL)                  /*!< EE0FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV2_EEFR0_EE0LTCH_Pos      (0UL)                     /*!< EE0LTCH (Bit 0)                                       */
#define HRPWM_SLV2_EEFR0_EE0LTCH_Msk      (0x1UL)                   /*!< EE0LTCH (Bitfield-Mask: 0x01)                         */
/* =========================================================  EEFR1  ========================================================= */
#define HRPWM_SLV2_EEFR1_EE9FLTR_Pos      (21UL)                    /*!< EE9FLTR (Bit 21)                                      */
#define HRPWM_SLV2_EEFR1_EE9FLTR_Msk      (0x1e00000UL)             /*!< EE9FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV2_EEFR1_EE9LTCH_Pos      (20UL)                    /*!< EE9LTCH (Bit 20)                                      */
#define HRPWM_SLV2_EEFR1_EE9LTCH_Msk      (0x100000UL)              /*!< EE9LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_EEFR1_EE8FLTR_Pos      (16UL)                    /*!< EE8FLTR (Bit 16)                                      */
#define HRPWM_SLV2_EEFR1_EE8FLTR_Msk      (0xf0000UL)               /*!< EE8FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV2_EEFR1_EE8LTCH_Pos      (15UL)                    /*!< EE8LTCH (Bit 15)                                      */
#define HRPWM_SLV2_EEFR1_EE8LTCH_Msk      (0x8000UL)                /*!< EE8LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_EEFR1_EE7FLTR_Pos      (11UL)                    /*!< EE7FLTR (Bit 11)                                      */
#define HRPWM_SLV2_EEFR1_EE7FLTR_Msk      (0x7800UL)                /*!< EE7FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV2_EEFR1_EE7LTCH_Pos      (10UL)                    /*!< EE7LTCH (Bit 10)                                      */
#define HRPWM_SLV2_EEFR1_EE7LTCH_Msk      (0x400UL)                 /*!< EE7LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_EEFR1_EE6FLTR_Pos      (6UL)                     /*!< EE6FLTR (Bit 6)                                       */
#define HRPWM_SLV2_EEFR1_EE6FLTR_Msk      (0x3c0UL)                 /*!< EE6FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV2_EEFR1_EE6LTCH_Pos      (5UL)                     /*!< EE6LTCH (Bit 5)                                       */
#define HRPWM_SLV2_EEFR1_EE6LTCH_Msk      (0x20UL)                  /*!< EE6LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_EEFR1_EE5FLTR_Pos      (1UL)                     /*!< EE5FLTR (Bit 1)                                       */
#define HRPWM_SLV2_EEFR1_EE5FLTR_Msk      (0x1eUL)                  /*!< EE5FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV2_EEFR1_EE5LTCH_Pos      (0UL)                     /*!< EE5LTCH (Bit 0)                                       */
#define HRPWM_SLV2_EEFR1_EE5LTCH_Msk      (0x1UL)                   /*!< EE5LTCH (Bitfield-Mask: 0x01)                         */
/* =========================================================  EEFR2  ========================================================= */
#define HRPWM_SLV2_EEFR2_EEVACNT_Pos      (8UL)                     /*!< EEVACNT (Bit 8)                                       */
#define HRPWM_SLV2_EEFR2_EEVACNT_Msk      (0x3f00UL)                /*!< EEVACNT (Bitfield-Mask: 0x3f)                         */
#define HRPWM_SLV2_EEFR2_EEVASEL_Pos      (4UL)                     /*!< EEVASEL (Bit 4)                                       */
#define HRPWM_SLV2_EEFR2_EEVASEL_Msk      (0xf0UL)                  /*!< EEVASEL (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV2_EEFR2_EEVARSTM_Pos     (2UL)                     /*!< EEVARSTM (Bit 2)                                      */
#define HRPWM_SLV2_EEFR2_EEVARSTM_Msk     (0x4UL)                   /*!< EEVARSTM (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_EEFR2_EEVACRES_Pos     (1UL)                     /*!< EEVACRES (Bit 1)                                      */
#define HRPWM_SLV2_EEFR2_EEVACRES_Msk     (0x2UL)                   /*!< EEVACRES (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_EEFR2_EEVACE_Pos       (0UL)                     /*!< EEVACE (Bit 0)                                        */
#define HRPWM_SLV2_EEFR2_EEVACE_Msk       (0x1UL)                   /*!< EEVACE (Bitfield-Mask: 0x01)                          */
/* =========================================================  RSTR  ========================================================== */
#define HRPWM_SLV2_RSTR_SLV5CMPB_Pos      (31UL)                    /*!< SLV5CMPB (Bit 31)                                     */
#define HRPWM_SLV2_RSTR_SLV5CMPB_Msk      (0x80000000UL)            /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_RSTR_SLV4CMPD_Pos      (30UL)                    /*!< SLV4CMPD (Bit 30)                                     */
#define HRPWM_SLV2_RSTR_SLV4CMPD_Msk      (0x40000000UL)            /*!< SLV4CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_RSTR_SLV4CMPB_Pos      (29UL)                    /*!< SLV4CMPB (Bit 29)                                     */
#define HRPWM_SLV2_RSTR_SLV4CMPB_Msk      (0x20000000UL)            /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_RSTR_SLV4CMPA_Pos      (28UL)                    /*!< SLV4CMPA (Bit 28)                                     */
#define HRPWM_SLV2_RSTR_SLV4CMPA_Msk      (0x10000000UL)            /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_RSTR_SLV3CMPD_Pos      (27UL)                    /*!< SLV3CMPD (Bit 27)                                     */
#define HRPWM_SLV2_RSTR_SLV3CMPD_Msk      (0x8000000UL)             /*!< SLV3CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_RSTR_SLV3CMPB_Pos      (26UL)                    /*!< SLV3CMPB (Bit 26)                                     */
#define HRPWM_SLV2_RSTR_SLV3CMPB_Msk      (0x4000000UL)             /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_RSTR_SLV3CMPA_Pos      (25UL)                    /*!< SLV3CMPA (Bit 25)                                     */
#define HRPWM_SLV2_RSTR_SLV3CMPA_Msk      (0x2000000UL)             /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_RSTR_SLV1CMPD_Pos      (24UL)                    /*!< SLV1CMPD (Bit 24)                                     */
#define HRPWM_SLV2_RSTR_SLV1CMPD_Msk      (0x1000000UL)             /*!< SLV1CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_RSTR_SLV1CMPB_Pos      (23UL)                    /*!< SLV1CMPB (Bit 23)                                     */
#define HRPWM_SLV2_RSTR_SLV1CMPB_Msk      (0x800000UL)              /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_RSTR_SLV1CMPA_Pos      (22UL)                    /*!< SLV1CMPA (Bit 22)                                     */
#define HRPWM_SLV2_RSTR_SLV1CMPA_Msk      (0x400000UL)              /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_RSTR_SLV0CMPD_Pos      (21UL)                    /*!< SLV0CMPD (Bit 21)                                     */
#define HRPWM_SLV2_RSTR_SLV0CMPD_Msk      (0x200000UL)              /*!< SLV0CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_RSTR_SLV0CMPB_Pos      (20UL)                    /*!< SLV0CMPB (Bit 20)                                     */
#define HRPWM_SLV2_RSTR_SLV0CMPB_Msk      (0x100000UL)              /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_RSTR_SLV0CMPA_Pos      (19UL)                    /*!< SLV0CMPA (Bit 19)                                     */
#define HRPWM_SLV2_RSTR_SLV0CMPA_Msk      (0x80000UL)               /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_RSTR_SLVCMPD_Pos       (18UL)                    /*!< SLVCMPD (Bit 18)                                      */
#define HRPWM_SLV2_RSTR_SLVCMPD_Msk       (0x40000UL)               /*!< SLVCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_RSTR_SLVCMPB_Pos       (17UL)                    /*!< SLVCMPB (Bit 17)                                      */
#define HRPWM_SLV2_RSTR_SLVCMPB_Msk       (0x20000UL)               /*!< SLVCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_RSTR_SLVUPD_Pos        (16UL)                    /*!< SLVUPD (Bit 16)                                       */
#define HRPWM_SLV2_RSTR_SLVUPD_Msk        (0x10000UL)               /*!< SLVUPD (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_RSTR_EXTEVT9_Pos       (15UL)                    /*!< EXTEVT9 (Bit 15)                                      */
#define HRPWM_SLV2_RSTR_EXTEVT9_Msk       (0x8000UL)                /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_RSTR_EXTEVT8_Pos       (14UL)                    /*!< EXTEVT8 (Bit 14)                                      */
#define HRPWM_SLV2_RSTR_EXTEVT8_Msk       (0x4000UL)                /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_RSTR_EXTEVT7_Pos       (13UL)                    /*!< EXTEVT7 (Bit 13)                                      */
#define HRPWM_SLV2_RSTR_EXTEVT7_Msk       (0x2000UL)                /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_RSTR_EXTEVT6_Pos       (12UL)                    /*!< EXTEVT6 (Bit 12)                                      */
#define HRPWM_SLV2_RSTR_EXTEVT6_Msk       (0x1000UL)                /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_RSTR_EXTEVT5_Pos       (11UL)                    /*!< EXTEVT5 (Bit 11)                                      */
#define HRPWM_SLV2_RSTR_EXTEVT5_Msk       (0x800UL)                 /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_RSTR_EXTEVT4_Pos       (10UL)                    /*!< EXTEVT4 (Bit 10)                                      */
#define HRPWM_SLV2_RSTR_EXTEVT4_Msk       (0x400UL)                 /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_RSTR_EXTEVT3_Pos       (9UL)                     /*!< EXTEVT3 (Bit 9)                                       */
#define HRPWM_SLV2_RSTR_EXTEVT3_Msk       (0x200UL)                 /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_RSTR_EXTEVT2_Pos       (8UL)                     /*!< EXTEVT2 (Bit 8)                                       */
#define HRPWM_SLV2_RSTR_EXTEVT2_Msk       (0x100UL)                 /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_RSTR_EXTEVT1_Pos       (7UL)                     /*!< EXTEVT1 (Bit 7)                                       */
#define HRPWM_SLV2_RSTR_EXTEVT1_Msk       (0x80UL)                  /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_RSTR_EXTEVT0_Pos       (6UL)                     /*!< EXTEVT0 (Bit 6)                                       */
#define HRPWM_SLV2_RSTR_EXTEVT0_Msk       (0x40UL)                  /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_RSTR_MSTPER_Pos        (5UL)                     /*!< MSTPER (Bit 5)                                        */
#define HRPWM_SLV2_RSTR_MSTPER_Msk        (0x20UL)                  /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_RSTR_MSTCMPD_Pos       (4UL)                     /*!< MSTCMPD (Bit 4)                                       */
#define HRPWM_SLV2_RSTR_MSTCMPD_Msk       (0x10UL)                  /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_RSTR_MSTCMPC_Pos       (3UL)                     /*!< MSTCMPC (Bit 3)                                       */
#define HRPWM_SLV2_RSTR_MSTCMPC_Msk       (0x8UL)                   /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_RSTR_MSTCMPB_Pos       (2UL)                     /*!< MSTCMPB (Bit 2)                                       */
#define HRPWM_SLV2_RSTR_MSTCMPB_Msk       (0x4UL)                   /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_RSTR_MSTCMPA_Pos       (1UL)                     /*!< MSTCMPA (Bit 1)                                       */
#define HRPWM_SLV2_RSTR_MSTCMPA_Msk       (0x2UL)                   /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_RSTR_SLV5CMPA_Pos      (0UL)                     /*!< SLV5CMPA (Bit 0)                                      */
#define HRPWM_SLV2_RSTR_SLV5CMPA_Msk      (0x1UL)                   /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
/* =========================================================  RSTER  ========================================================= */
#define HRPWM_SLV2_RSTER_SLV7CMPD_Pos     (5UL)                     /*!< SLV7CMPD (Bit 5)                                      */
#define HRPWM_SLV2_RSTER_SLV7CMPD_Msk     (0x20UL)                  /*!< SLV7CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_RSTER_SLV7CMPB_Pos     (4UL)                     /*!< SLV7CMPB (Bit 4)                                      */
#define HRPWM_SLV2_RSTER_SLV7CMPB_Msk     (0x10UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_RSTER_SLV7CMPA_Pos     (3UL)                     /*!< SLV7CMPA (Bit 3)                                      */
#define HRPWM_SLV2_RSTER_SLV7CMPA_Msk     (0x8UL)                   /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_RSTER_SLV6CMPD_Pos     (2UL)                     /*!< SLV6CMPD (Bit 2)                                      */
#define HRPWM_SLV2_RSTER_SLV6CMPD_Msk     (0x4UL)                   /*!< SLV6CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_RSTER_SLV6CMPB_Pos     (1UL)                     /*!< SLV6CMPB (Bit 1)                                      */
#define HRPWM_SLV2_RSTER_SLV6CMPB_Msk     (0x2UL)                   /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_RSTER_SLV6CMPA_Pos     (0UL)                     /*!< SLV6CMPA (Bit 0)                                      */
#define HRPWM_SLV2_RSTER_SLV6CMPA_Msk     (0x1UL)                   /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
/* =========================================================  CHPR  ========================================================== */
#define HRPWM_SLV2_CHPR_STRPW_Pos         (12UL)                    /*!< STRPW (Bit 12)                                        */
#define HRPWM_SLV2_CHPR_STRPW_Msk         (0xf000UL)                /*!< STRPW (Bitfield-Mask: 0x0f)                           */
#define HRPWM_SLV2_CHPR_CARDTY_Pos        (6UL)                     /*!< CARDTY (Bit 6)                                        */
#define HRPWM_SLV2_CHPR_CARDTY_Msk        (0x1c0UL)                 /*!< CARDTY (Bitfield-Mask: 0x07)                          */
#define HRPWM_SLV2_CHPR_CARFRQ_Pos        (0UL)                     /*!< CARFRQ (Bit 0)                                        */
#define HRPWM_SLV2_CHPR_CARFRQ_Msk        (0xfUL)                   /*!< CARFRQ (Bitfield-Mask: 0x0f)                          */
/* ========================================================  CAPACR  ========================================================= */
#define HRPWM_SLV2_CAPACR_SLV5CMPB_Pos    (31UL)                    /*!< SLV5CMPB (Bit 31)                                     */
#define HRPWM_SLV2_CAPACR_SLV5CMPB_Msk    (0x80000000UL)            /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACR_SLV5CMPA_Pos    (30UL)                    /*!< SLV5CMPA (Bit 30)                                     */
#define HRPWM_SLV2_CAPACR_SLV5CMPA_Msk    (0x40000000UL)            /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACR_SLV5CLRA_Pos    (29UL)                    /*!< SLV5CLRA (Bit 29)                                     */
#define HRPWM_SLV2_CAPACR_SLV5CLRA_Msk    (0x20000000UL)            /*!< SLV5CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACR_SLV5SETA_Pos    (28UL)                    /*!< SLV5SETA (Bit 28)                                     */
#define HRPWM_SLV2_CAPACR_SLV5SETA_Msk    (0x10000000UL)            /*!< SLV5SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACR_SLV4CMPB_Pos    (27UL)                    /*!< SLV4CMPB (Bit 27)                                     */
#define HRPWM_SLV2_CAPACR_SLV4CMPB_Msk    (0x8000000UL)             /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACR_SLV4CMPA_Pos    (26UL)                    /*!< SLV4CMPA (Bit 26)                                     */
#define HRPWM_SLV2_CAPACR_SLV4CMPA_Msk    (0x4000000UL)             /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACR_SLV4CLRA_Pos    (25UL)                    /*!< SLV4CLRA (Bit 25)                                     */
#define HRPWM_SLV2_CAPACR_SLV4CLRA_Msk    (0x2000000UL)             /*!< SLV4CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACR_SLV4SETA_Pos    (24UL)                    /*!< SLV4SETA (Bit 24)                                     */
#define HRPWM_SLV2_CAPACR_SLV4SETA_Msk    (0x1000000UL)             /*!< SLV4SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACR_SLV3CMPB_Pos    (23UL)                    /*!< SLV3CMPB (Bit 23)                                     */
#define HRPWM_SLV2_CAPACR_SLV3CMPB_Msk    (0x800000UL)              /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACR_SLV3CMPA_Pos    (22UL)                    /*!< SLV3CMPA (Bit 22)                                     */
#define HRPWM_SLV2_CAPACR_SLV3CMPA_Msk    (0x400000UL)              /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACR_SLV3CLRA_Pos    (21UL)                    /*!< SLV3CLRA (Bit 21)                                     */
#define HRPWM_SLV2_CAPACR_SLV3CLRA_Msk    (0x200000UL)              /*!< SLV3CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACR_SLV3SETA_Pos    (20UL)                    /*!< SLV3SETA (Bit 20)                                     */
#define HRPWM_SLV2_CAPACR_SLV3SETA_Msk    (0x100000UL)              /*!< SLV3SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACR_SLV1CMPB_Pos    (19UL)                    /*!< SLV1CMPB (Bit 19)                                     */
#define HRPWM_SLV2_CAPACR_SLV1CMPB_Msk    (0x80000UL)               /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACR_SLV1CMPA_Pos    (18UL)                    /*!< SLV1CMPA (Bit 18)                                     */
#define HRPWM_SLV2_CAPACR_SLV1CMPA_Msk    (0x40000UL)               /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACR_SLV1CLRA_Pos    (17UL)                    /*!< SLV1CLRA (Bit 17)                                     */
#define HRPWM_SLV2_CAPACR_SLV1CLRA_Msk    (0x20000UL)               /*!< SLV1CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACR_SLV1SETA_Pos    (16UL)                    /*!< SLV1SETA (Bit 16)                                     */
#define HRPWM_SLV2_CAPACR_SLV1SETA_Msk    (0x10000UL)               /*!< SLV1SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACR_SLV0CMPB_Pos    (15UL)                    /*!< SLV0CMPB (Bit 15)                                     */
#define HRPWM_SLV2_CAPACR_SLV0CMPB_Msk    (0x8000UL)                /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACR_SLV0CMPA_Pos    (14UL)                    /*!< SLV0CMPA (Bit 14)                                     */
#define HRPWM_SLV2_CAPACR_SLV0CMPA_Msk    (0x4000UL)                /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACR_SLV0CLRA_Pos    (13UL)                    /*!< SLV0CLRA (Bit 13)                                     */
#define HRPWM_SLV2_CAPACR_SLV0CLRA_Msk    (0x2000UL)                /*!< SLV0CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACR_SLV0SETA_Pos    (12UL)                    /*!< SLV0SETA (Bit 12)                                     */
#define HRPWM_SLV2_CAPACR_SLV0SETA_Msk    (0x1000UL)                /*!< SLV0SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACR_EXTEVT9_Pos     (11UL)                    /*!< EXTEVT9 (Bit 11)                                      */
#define HRPWM_SLV2_CAPACR_EXTEVT9_Msk     (0x800UL)                 /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CAPACR_EXTEVT8_Pos     (10UL)                    /*!< EXTEVT8 (Bit 10)                                      */
#define HRPWM_SLV2_CAPACR_EXTEVT8_Msk     (0x400UL)                 /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CAPACR_EXTEVT7_Pos     (9UL)                     /*!< EXTEVT7 (Bit 9)                                       */
#define HRPWM_SLV2_CAPACR_EXTEVT7_Msk     (0x200UL)                 /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CAPACR_EXTEVT6_Pos     (8UL)                     /*!< EXTEVT6 (Bit 8)                                       */
#define HRPWM_SLV2_CAPACR_EXTEVT6_Msk     (0x100UL)                 /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CAPACR_EXTEVT5_Pos     (7UL)                     /*!< EXTEVT5 (Bit 7)                                       */
#define HRPWM_SLV2_CAPACR_EXTEVT5_Msk     (0x80UL)                  /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CAPACR_EXTEVT4_Pos     (6UL)                     /*!< EXTEVT4 (Bit 6)                                       */
#define HRPWM_SLV2_CAPACR_EXTEVT4_Msk     (0x40UL)                  /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CAPACR_EXTEVT3_Pos     (5UL)                     /*!< EXTEVT3 (Bit 5)                                       */
#define HRPWM_SLV2_CAPACR_EXTEVT3_Msk     (0x20UL)                  /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CAPACR_EXTEVT2_Pos     (4UL)                     /*!< EXTEVT2 (Bit 4)                                       */
#define HRPWM_SLV2_CAPACR_EXTEVT2_Msk     (0x10UL)                  /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CAPACR_EXTEVT1_Pos     (3UL)                     /*!< EXTEVT1 (Bit 3)                                       */
#define HRPWM_SLV2_CAPACR_EXTEVT1_Msk     (0x8UL)                   /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CAPACR_EXTEVT0_Pos     (2UL)                     /*!< EXTEVT0 (Bit 2)                                       */
#define HRPWM_SLV2_CAPACR_EXTEVT0_Msk     (0x4UL)                   /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CAPACR_UPDCPT_Pos      (1UL)                     /*!< UPDCPT (Bit 1)                                        */
#define HRPWM_SLV2_CAPACR_UPDCPT_Msk      (0x2UL)                   /*!< UPDCPT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_CAPACR_SWCPT_Pos       (0UL)                     /*!< SWCPT (Bit 0)                                         */
#define HRPWM_SLV2_CAPACR_SWCPT_Msk       (0x1UL)                   /*!< SWCPT (Bitfield-Mask: 0x01)                           */
/* ========================================================  CAPACER  ======================================================== */
#define HRPWM_SLV2_CAPACER_SLV7CMPB_Pos   (7UL)                     /*!< SLV7CMPB (Bit 7)                                      */
#define HRPWM_SLV2_CAPACER_SLV7CMPB_Msk   (0x80UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACER_SLV7CMPA_Pos   (6UL)                     /*!< SLV7CMPA (Bit 6)                                      */
#define HRPWM_SLV2_CAPACER_SLV7CMPA_Msk   (0x40UL)                  /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACER_SLV7CLRA_Pos   (5UL)                     /*!< SLV7CLRA (Bit 5)                                      */
#define HRPWM_SLV2_CAPACER_SLV7CLRA_Msk   (0x20UL)                  /*!< SLV7CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACER_SLV7SETA_Pos   (4UL)                     /*!< SLV7SETA (Bit 4)                                      */
#define HRPWM_SLV2_CAPACER_SLV7SETA_Msk   (0x10UL)                  /*!< SLV7SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACER_SLV6CMPB_Pos   (3UL)                     /*!< SLV6CMPB (Bit 3)                                      */
#define HRPWM_SLV2_CAPACER_SLV6CMPB_Msk   (0x8UL)                   /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACER_SLV6CMPA_Pos   (2UL)                     /*!< SLV6CMPA (Bit 2)                                      */
#define HRPWM_SLV2_CAPACER_SLV6CMPA_Msk   (0x4UL)                   /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACER_SLV6CLRA_Pos   (1UL)                     /*!< SLV6CLRA (Bit 1)                                      */
#define HRPWM_SLV2_CAPACER_SLV6CLRA_Msk   (0x2UL)                   /*!< SLV6CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPACER_SLV6SETA_Pos   (0UL)                     /*!< SLV6SETA (Bit 0)                                      */
#define HRPWM_SLV2_CAPACER_SLV6SETA_Msk   (0x1UL)                   /*!< SLV6SETA (Bitfield-Mask: 0x01)                        */
/* ========================================================  CAPBCR  ========================================================= */
#define HRPWM_SLV2_CAPBCR_SLV5CMPB_Pos    (31UL)                    /*!< SLV5CMPB (Bit 31)                                     */
#define HRPWM_SLV2_CAPBCR_SLV5CMPB_Msk    (0x80000000UL)            /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCR_SLV5CMPA_Pos    (30UL)                    /*!< SLV5CMPA (Bit 30)                                     */
#define HRPWM_SLV2_CAPBCR_SLV5CMPA_Msk    (0x40000000UL)            /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCR_SLV5CLRA_Pos    (29UL)                    /*!< SLV5CLRA (Bit 29)                                     */
#define HRPWM_SLV2_CAPBCR_SLV5CLRA_Msk    (0x20000000UL)            /*!< SLV5CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCR_SLV5SETA_Pos    (28UL)                    /*!< SLV5SETA (Bit 28)                                     */
#define HRPWM_SLV2_CAPBCR_SLV5SETA_Msk    (0x10000000UL)            /*!< SLV5SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCR_SLV4CMPB_Pos    (27UL)                    /*!< SLV4CMPB (Bit 27)                                     */
#define HRPWM_SLV2_CAPBCR_SLV4CMPB_Msk    (0x8000000UL)             /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCR_SLV4CMPA_Pos    (26UL)                    /*!< SLV4CMPA (Bit 26)                                     */
#define HRPWM_SLV2_CAPBCR_SLV4CMPA_Msk    (0x4000000UL)             /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCR_SLV4CLRA_Pos    (25UL)                    /*!< SLV4CLRA (Bit 25)                                     */
#define HRPWM_SLV2_CAPBCR_SLV4CLRA_Msk    (0x2000000UL)             /*!< SLV4CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCR_SLV4SETA_Pos    (24UL)                    /*!< SLV4SETA (Bit 24)                                     */
#define HRPWM_SLV2_CAPBCR_SLV4SETA_Msk    (0x1000000UL)             /*!< SLV4SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCR_SLV3CMPB_Pos    (23UL)                    /*!< SLV3CMPB (Bit 23)                                     */
#define HRPWM_SLV2_CAPBCR_SLV3CMPB_Msk    (0x800000UL)              /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCR_SLV3CMPA_Pos    (22UL)                    /*!< SLV3CMPA (Bit 22)                                     */
#define HRPWM_SLV2_CAPBCR_SLV3CMPA_Msk    (0x400000UL)              /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCR_SLV3CLRA_Pos    (21UL)                    /*!< SLV3CLRA (Bit 21)                                     */
#define HRPWM_SLV2_CAPBCR_SLV3CLRA_Msk    (0x200000UL)              /*!< SLV3CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCR_SLV3SETA_Pos    (20UL)                    /*!< SLV3SETA (Bit 20)                                     */
#define HRPWM_SLV2_CAPBCR_SLV3SETA_Msk    (0x100000UL)              /*!< SLV3SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCR_SLV1CMPB_Pos    (19UL)                    /*!< SLV1CMPB (Bit 19)                                     */
#define HRPWM_SLV2_CAPBCR_SLV1CMPB_Msk    (0x80000UL)               /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCR_SLV1CMPA_Pos    (18UL)                    /*!< SLV1CMPA (Bit 18)                                     */
#define HRPWM_SLV2_CAPBCR_SLV1CMPA_Msk    (0x40000UL)               /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCR_SLV1CLRA_Pos    (17UL)                    /*!< SLV1CLRA (Bit 17)                                     */
#define HRPWM_SLV2_CAPBCR_SLV1CLRA_Msk    (0x20000UL)               /*!< SLV1CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCR_SLV1SETA_Pos    (16UL)                    /*!< SLV1SETA (Bit 16)                                     */
#define HRPWM_SLV2_CAPBCR_SLV1SETA_Msk    (0x10000UL)               /*!< SLV1SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCR_SLV0CMPB_Pos    (15UL)                    /*!< SLV0CMPB (Bit 15)                                     */
#define HRPWM_SLV2_CAPBCR_SLV0CMPB_Msk    (0x8000UL)                /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCR_SLV0CMPA_Pos    (14UL)                    /*!< SLV0CMPA (Bit 14)                                     */
#define HRPWM_SLV2_CAPBCR_SLV0CMPA_Msk    (0x4000UL)                /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCR_SLV0CLRA_Pos    (13UL)                    /*!< SLV0CLRA (Bit 13)                                     */
#define HRPWM_SLV2_CAPBCR_SLV0CLRA_Msk    (0x2000UL)                /*!< SLV0CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCR_SLV0SETA_Pos    (12UL)                    /*!< SLV0SETA (Bit 12)                                     */
#define HRPWM_SLV2_CAPBCR_SLV0SETA_Msk    (0x1000UL)                /*!< SLV0SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCR_EXTEVT9_Pos     (11UL)                    /*!< EXTEVT9 (Bit 11)                                      */
#define HRPWM_SLV2_CAPBCR_EXTEVT9_Msk     (0x800UL)                 /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CAPBCR_EXTEVT8_Pos     (10UL)                    /*!< EXTEVT8 (Bit 10)                                      */
#define HRPWM_SLV2_CAPBCR_EXTEVT8_Msk     (0x400UL)                 /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CAPBCR_EXTEVT7_Pos     (9UL)                     /*!< EXTEVT7 (Bit 9)                                       */
#define HRPWM_SLV2_CAPBCR_EXTEVT7_Msk     (0x200UL)                 /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CAPBCR_EXTEVT6_Pos     (8UL)                     /*!< EXTEVT6 (Bit 8)                                       */
#define HRPWM_SLV2_CAPBCR_EXTEVT6_Msk     (0x100UL)                 /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CAPBCR_EXTEVT5_Pos     (7UL)                     /*!< EXTEVT5 (Bit 7)                                       */
#define HRPWM_SLV2_CAPBCR_EXTEVT5_Msk     (0x80UL)                  /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CAPBCR_EXTEVT4_Pos     (6UL)                     /*!< EXTEVT4 (Bit 6)                                       */
#define HRPWM_SLV2_CAPBCR_EXTEVT4_Msk     (0x40UL)                  /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CAPBCR_EXTEVT3_Pos     (5UL)                     /*!< EXTEVT3 (Bit 5)                                       */
#define HRPWM_SLV2_CAPBCR_EXTEVT3_Msk     (0x20UL)                  /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CAPBCR_EXTEVT2_Pos     (4UL)                     /*!< EXTEVT2 (Bit 4)                                       */
#define HRPWM_SLV2_CAPBCR_EXTEVT2_Msk     (0x10UL)                  /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CAPBCR_EXTEVT1_Pos     (3UL)                     /*!< EXTEVT1 (Bit 3)                                       */
#define HRPWM_SLV2_CAPBCR_EXTEVT1_Msk     (0x8UL)                   /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CAPBCR_EXTEVT0_Pos     (2UL)                     /*!< EXTEVT0 (Bit 2)                                       */
#define HRPWM_SLV2_CAPBCR_EXTEVT0_Msk     (0x4UL)                   /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_CAPBCR_UPDCPT_Pos      (1UL)                     /*!< UPDCPT (Bit 1)                                        */
#define HRPWM_SLV2_CAPBCR_UPDCPT_Msk      (0x2UL)                   /*!< UPDCPT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_CAPBCR_SWCPT_Pos       (0UL)                     /*!< SWCPT (Bit 0)                                         */
#define HRPWM_SLV2_CAPBCR_SWCPT_Msk       (0x1UL)                   /*!< SWCPT (Bitfield-Mask: 0x01)                           */
/* ========================================================  CAPBCER  ======================================================== */
#define HRPWM_SLV2_CAPBCER_SLV7CMPB_Pos   (7UL)                     /*!< SLV7CMPB (Bit 7)                                      */
#define HRPWM_SLV2_CAPBCER_SLV7CMPB_Msk   (0x80UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCER_SLV7CMPA_Pos   (6UL)                     /*!< SLV7CMPA (Bit 6)                                      */
#define HRPWM_SLV2_CAPBCER_SLV7CMPA_Msk   (0x40UL)                  /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCER_SLV7CLRA_Pos   (5UL)                     /*!< SLV7CLRA (Bit 5)                                      */
#define HRPWM_SLV2_CAPBCER_SLV7CLRA_Msk   (0x20UL)                  /*!< SLV7CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCER_SLV7SETA_Pos   (4UL)                     /*!< SLV7SETA (Bit 4)                                      */
#define HRPWM_SLV2_CAPBCER_SLV7SETA_Msk   (0x10UL)                  /*!< SLV7SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCER_SLV6CMPB_Pos   (3UL)                     /*!< SLV6CMPB (Bit 3)                                      */
#define HRPWM_SLV2_CAPBCER_SLV6CMPB_Msk   (0x8UL)                   /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCER_SLV6CMPA_Pos   (2UL)                     /*!< SLV6CMPA (Bit 2)                                      */
#define HRPWM_SLV2_CAPBCER_SLV6CMPA_Msk   (0x4UL)                   /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCER_SLV6CLRA_Pos   (1UL)                     /*!< SLV6CLRA (Bit 1)                                      */
#define HRPWM_SLV2_CAPBCER_SLV6CLRA_Msk   (0x2UL)                   /*!< SLV6CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_CAPBCER_SLV6SETA_Pos   (0UL)                     /*!< SLV6SETA (Bit 0)                                      */
#define HRPWM_SLV2_CAPBCER_SLV6SETA_Msk   (0x1UL)                   /*!< SLV6SETA (Bitfield-Mask: 0x01)                        */
/* =========================================================  OUTR  ========================================================== */
#define HRPWM_SLV2_OUTR_DTEN_Pos          (31UL)                    /*!< DTEN (Bit 31)                                         */
#define HRPWM_SLV2_OUTR_DTEN_Msk          (0x80000000UL)            /*!< DTEN (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_OUTR_DLYPRTEN_Pos      (30UL)                    /*!< DLYPRTEN (Bit 30)                                     */
#define HRPWM_SLV2_OUTR_DLYPRTEN_Msk      (0x40000000UL)            /*!< DLYPRTEN (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV2_OUTR_DLYPRT_Pos        (27UL)                    /*!< DLYPRT (Bit 27)                                       */
#define HRPWM_SLV2_OUTR_DLYPRT_Msk        (0x38000000UL)            /*!< DLYPRT (Bitfield-Mask: 0x07)                          */
#define HRPWM_SLV2_OUTR_BIAR_Pos          (25UL)                    /*!< BIAR (Bit 25)                                         */
#define HRPWM_SLV2_OUTR_BIAR_Msk          (0x2000000UL)             /*!< BIAR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_OUTR_DIDLB_Pos         (22UL)                    /*!< DIDLB (Bit 22)                                        */
#define HRPWM_SLV2_OUTR_DIDLB_Msk         (0x400000UL)              /*!< DIDLB (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_OUTR_IDLEMB_Pos        (21UL)                    /*!< IDLEMB (Bit 21)                                       */
#define HRPWM_SLV2_OUTR_IDLEMB_Msk        (0x200000UL)              /*!< IDLEMB (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_OUTR_CHPB_Pos          (20UL)                    /*!< CHPB (Bit 20)                                         */
#define HRPWM_SLV2_OUTR_CHPB_Msk          (0x100000UL)              /*!< CHPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_OUTR_IDLESB_Pos        (19UL)                    /*!< IDLESB (Bit 19)                                       */
#define HRPWM_SLV2_OUTR_IDLESB_Msk        (0x80000UL)               /*!< IDLESB (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_OUTR_FAULTB_Pos        (17UL)                    /*!< FAULTB (Bit 17)                                       */
#define HRPWM_SLV2_OUTR_FAULTB_Msk        (0x60000UL)               /*!< FAULTB (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV2_OUTR_POLB_Pos          (16UL)                    /*!< POLB (Bit 16)                                         */
#define HRPWM_SLV2_OUTR_POLB_Msk          (0x10000UL)               /*!< POLB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_OUTR_DIDLA_Pos         (6UL)                     /*!< DIDLA (Bit 6)                                         */
#define HRPWM_SLV2_OUTR_DIDLA_Msk         (0x40UL)                  /*!< DIDLA (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_OUTR_IDLEMA_Pos        (5UL)                     /*!< IDLEMA (Bit 5)                                        */
#define HRPWM_SLV2_OUTR_IDLEMA_Msk        (0x20UL)                  /*!< IDLEMA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_OUTR_CHPA_Pos          (4UL)                     /*!< CHPA (Bit 4)                                          */
#define HRPWM_SLV2_OUTR_CHPA_Msk          (0x10UL)                  /*!< CHPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_OUTR_IDLESA_Pos        (3UL)                     /*!< IDLESA (Bit 3)                                        */
#define HRPWM_SLV2_OUTR_IDLESA_Msk        (0x8UL)                   /*!< IDLESA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_OUTR_FAULTA_Pos        (1UL)                     /*!< FAULTA (Bit 1)                                        */
#define HRPWM_SLV2_OUTR_FAULTA_Msk        (0x6UL)                   /*!< FAULTA (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV2_OUTR_POLA_Pos          (0UL)                     /*!< POLA (Bit 0)                                          */
#define HRPWM_SLV2_OUTR_POLA_Msk          (0x1UL)                   /*!< POLA (Bitfield-Mask: 0x01)                            */
/* =========================================================  FLTR  ========================================================== */
#define HRPWM_SLV2_FLTR_FLT7EN_Pos        (7UL)                     /*!< FLT7EN (Bit 7)                                        */
#define HRPWM_SLV2_FLTR_FLT7EN_Msk        (0x80UL)                  /*!< FLT7EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_FLTR_FLT6EN_Pos        (6UL)                     /*!< FLT6EN (Bit 6)                                        */
#define HRPWM_SLV2_FLTR_FLT6EN_Msk        (0x40UL)                  /*!< FLT6EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_FLTR_FLT5EN_Pos        (5UL)                     /*!< FLT5EN (Bit 5)                                        */
#define HRPWM_SLV2_FLTR_FLT5EN_Msk        (0x20UL)                  /*!< FLT5EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_FLTR_FLT4EN_Pos        (4UL)                     /*!< FLT4EN (Bit 4)                                        */
#define HRPWM_SLV2_FLTR_FLT4EN_Msk        (0x10UL)                  /*!< FLT4EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_FLTR_FLT3EN_Pos        (3UL)                     /*!< FLT3EN (Bit 3)                                        */
#define HRPWM_SLV2_FLTR_FLT3EN_Msk        (0x8UL)                   /*!< FLT3EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_FLTR_FLT2EN_Pos        (2UL)                     /*!< FLT2EN (Bit 2)                                        */
#define HRPWM_SLV2_FLTR_FLT2EN_Msk        (0x4UL)                   /*!< FLT2EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_FLTR_FLT1EN_Pos        (1UL)                     /*!< FLT1EN (Bit 1)                                        */
#define HRPWM_SLV2_FLTR_FLT1EN_Msk        (0x2UL)                   /*!< FLT1EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_FLTR_FLT0EN_Pos        (0UL)                     /*!< FLT0EN (Bit 0)                                        */
#define HRPWM_SLV2_FLTR_FLT0EN_Msk        (0x1UL)                   /*!< FLT0EN (Bitfield-Mask: 0x01)                          */
/* =========================================================  DMAUR  ========================================================= */
#define HRPWM_SLV2_DMAUR_FLTR_Pos         (29UL)                    /*!< FLTR (Bit 29)                                         */
#define HRPWM_SLV2_DMAUR_FLTR_Msk         (0x20000000UL)            /*!< FLTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_DMAUR_OUTR_Pos         (28UL)                    /*!< OUTR (Bit 28)                                         */
#define HRPWM_SLV2_DMAUR_OUTR_Msk         (0x10000000UL)            /*!< OUTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_DMAUR_CAPBCER_Pos      (27UL)                    /*!< CAPBCER (Bit 27)                                      */
#define HRPWM_SLV2_DMAUR_CAPBCER_Msk      (0x8000000UL)             /*!< CAPBCER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_DMAUR_CAPBCR_Pos       (26UL)                    /*!< CAPBCR (Bit 26)                                       */
#define HRPWM_SLV2_DMAUR_CAPBCR_Msk       (0x4000000UL)             /*!< CAPBCR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_DMAUR_CAPACER_Pos      (25UL)                    /*!< CAPACER (Bit 25)                                      */
#define HRPWM_SLV2_DMAUR_CAPACER_Msk      (0x2000000UL)             /*!< CAPACER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_DMAUR_CAPACR_Pos       (24UL)                    /*!< CAPACR (Bit 24)                                       */
#define HRPWM_SLV2_DMAUR_CAPACR_Msk       (0x1000000UL)             /*!< CAPACR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_DMAUR_CHPR_Pos         (23UL)                    /*!< CHPR (Bit 23)                                         */
#define HRPWM_SLV2_DMAUR_CHPR_Msk         (0x800000UL)              /*!< CHPR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_DMAUR_RSTER_Pos        (22UL)                    /*!< RSTER (Bit 22)                                        */
#define HRPWM_SLV2_DMAUR_RSTER_Msk        (0x400000UL)              /*!< RSTER (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_DMAUR_RSTR_Pos         (21UL)                    /*!< RSTR (Bit 21)                                         */
#define HRPWM_SLV2_DMAUR_RSTR_Msk         (0x200000UL)              /*!< RSTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_DMAUR_EEFR2_Pos        (20UL)                    /*!< EEFR2 (Bit 20)                                        */
#define HRPWM_SLV2_DMAUR_EEFR2_Msk        (0x100000UL)              /*!< EEFR2 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_DMAUR_EEFR1_Pos        (19UL)                    /*!< EEFR1 (Bit 19)                                        */
#define HRPWM_SLV2_DMAUR_EEFR1_Msk        (0x80000UL)               /*!< EEFR1 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_DMAUR_EEFR0_Pos        (18UL)                    /*!< EEFR0 (Bit 18)                                        */
#define HRPWM_SLV2_DMAUR_EEFR0_Msk        (0x40000UL)               /*!< EEFR0 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_DMAUR_CLRBR_Pos        (17UL)                    /*!< CLRBR (Bit 17)                                        */
#define HRPWM_SLV2_DMAUR_CLRBR_Msk        (0x20000UL)               /*!< CLRBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_DMAUR_SETBR_Pos        (16UL)                    /*!< SETBR (Bit 16)                                        */
#define HRPWM_SLV2_DMAUR_SETBR_Msk        (0x10000UL)               /*!< SETBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_DMAUR_CLRAR_Pos        (15UL)                    /*!< CLRAR (Bit 15)                                        */
#define HRPWM_SLV2_DMAUR_CLRAR_Msk        (0x8000UL)                /*!< CLRAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_DMAUR_SETAR_Pos        (14UL)                    /*!< SETAR (Bit 14)                                        */
#define HRPWM_SLV2_DMAUR_SETAR_Msk        (0x4000UL)                /*!< SETAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_DMAUR_DTR_Pos          (13UL)                    /*!< DTR (Bit 13)                                          */
#define HRPWM_SLV2_DMAUR_DTR_Msk          (0x2000UL)                /*!< DTR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV2_DMAUR_CAPBR_Pos        (12UL)                    /*!< CAPBR (Bit 12)                                        */
#define HRPWM_SLV2_DMAUR_CAPBR_Msk        (0x1000UL)                /*!< CAPBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_DMAUR_CAPAR_Pos        (11UL)                    /*!< CAPAR (Bit 11)                                        */
#define HRPWM_SLV2_DMAUR_CAPAR_Msk        (0x800UL)                 /*!< CAPAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_DMAUR_CMPDR_Pos        (10UL)                    /*!< CMPDR (Bit 10)                                        */
#define HRPWM_SLV2_DMAUR_CMPDR_Msk        (0x400UL)                 /*!< CMPDR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_DMAUR_CMPCR_Pos        (9UL)                     /*!< CMPCR (Bit 9)                                         */
#define HRPWM_SLV2_DMAUR_CMPCR_Msk        (0x200UL)                 /*!< CMPCR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_DMAUR_CMPBR_Pos        (8UL)                     /*!< CMPBR (Bit 8)                                         */
#define HRPWM_SLV2_DMAUR_CMPBR_Msk        (0x100UL)                 /*!< CMPBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_DMAUR_CMPAR_Pos        (7UL)                     /*!< CMPAR (Bit 7)                                         */
#define HRPWM_SLV2_DMAUR_CMPAR_Msk        (0x80UL)                  /*!< CMPAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV2_DMAUR_REPR_Pos         (6UL)                     /*!< REPR (Bit 6)                                          */
#define HRPWM_SLV2_DMAUR_REPR_Msk         (0x40UL)                  /*!< REPR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_DMAUR_PERR_Pos         (5UL)                     /*!< PERR (Bit 5)                                          */
#define HRPWM_SLV2_DMAUR_PERR_Msk         (0x20UL)                  /*!< PERR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_DMAUR_CNTR_Pos         (4UL)                     /*!< CNTR (Bit 4)                                          */
#define HRPWM_SLV2_DMAUR_CNTR_Msk         (0x10UL)                  /*!< CNTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV2_DMAUR_PWMDIER_Pos      (3UL)                     /*!< PWMDIER (Bit 3)                                       */
#define HRPWM_SLV2_DMAUR_PWMDIER_Msk      (0x8UL)                   /*!< PWMDIER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV2_DMAUR_PWMISR_Pos       (2UL)                     /*!< PWMISR (Bit 2)                                        */
#define HRPWM_SLV2_DMAUR_PWMISR_Msk       (0x4UL)                   /*!< PWMISR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_DMAUR_PWMCR1_Pos       (1UL)                     /*!< PWMCR1 (Bit 1)                                        */
#define HRPWM_SLV2_DMAUR_PWMCR1_Msk       (0x2UL)                   /*!< PWMCR1 (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV2_DMAUR_PWMCR0_Pos       (0UL)                     /*!< PWMCR0 (Bit 0)                                        */
#define HRPWM_SLV2_DMAUR_PWMCR0_Msk       (0x1UL)                   /*!< PWMCR0 (Bitfield-Mask: 0x01)                          */
/* =========================================================  DMADR  ========================================================= */
#define HRPWM_SLV2_DMADR_DMADR_Pos        (0UL)                     /*!< DMADR (Bit 0)                                         */
#define HRPWM_SLV2_DMADR_DMADR_Msk        (0xffffffffUL)            /*!< DMADR (Bitfield-Mask: 0xffffffff)                     */


/* =========================================================================================================================== */
/* ================                                        HRPWM_SLV3                                         ================ */
/* =========================================================================================================================== */

/* ========================================================  PWMCR0  ========================================================= */
#define HRPWM_SLV3_PWMCR0_UPDGAT_Pos      (28UL)                    /*!< UPDGAT (Bit 28)                                       */
#define HRPWM_SLV3_PWMCR0_UPDGAT_Msk      (0xf0000000UL)            /*!< UPDGAT (Bitfield-Mask: 0x0f)                          */
#define HRPWM_SLV3_PWMCR0_UPDREP_Pos      (27UL)                    /*!< UPDREP (Bit 27)                                       */
#define HRPWM_SLV3_PWMCR0_UPDREP_Msk      (0x8000000UL)             /*!< UPDREP (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMCR0_UPDRST_Pos      (26UL)                    /*!< UPDRST (Bit 26)                                       */
#define HRPWM_SLV3_PWMCR0_UPDRST_Msk      (0x4000000UL)             /*!< UPDRST (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMCR0_PREEN_Pos       (25UL)                    /*!< PREEN (Bit 25)                                        */
#define HRPWM_SLV3_PWMCR0_PREEN_Msk       (0x2000000UL)             /*!< PREEN (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_PWMCR0_DACSYNC_Pos     (23UL)                    /*!< DACSYNC (Bit 23)                                      */
#define HRPWM_SLV3_PWMCR0_DACSYNC_Msk     (0x1800000UL)             /*!< DACSYNC (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV3_PWMCR0_GTCMPC_Pos      (22UL)                    /*!< GTCMPC (Bit 22)                                       */
#define HRPWM_SLV3_PWMCR0_GTCMPC_Msk      (0x400000UL)              /*!< GTCMPC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMCR0_GTCMPA_Pos      (21UL)                    /*!< GTCMPA (Bit 21)                                       */
#define HRPWM_SLV3_PWMCR0_GTCMPA_Msk      (0x200000UL)              /*!< GTCMPA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMCR0_TRGHLF_Pos      (20UL)                    /*!< TRGHLF (Bit 20)                                       */
#define HRPWM_SLV3_PWMCR0_TRGHLF_Msk      (0x100000UL)              /*!< TRGHLF (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMCR0_DELCMPD_Pos     (18UL)                    /*!< DELCMPD (Bit 18)                                      */
#define HRPWM_SLV3_PWMCR0_DELCMPD_Msk     (0xc0000UL)               /*!< DELCMPD (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV3_PWMCR0_DELCMPB_Pos     (16UL)                    /*!< DELCMPB (Bit 16)                                      */
#define HRPWM_SLV3_PWMCR0_DELCMPB_Msk     (0x30000UL)               /*!< DELCMPB (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV3_PWMCR0_SYNCSTRT_Pos    (11UL)                    /*!< SYNCSTRT (Bit 11)                                     */
#define HRPWM_SLV3_PWMCR0_SYNCSTRT_Msk    (0x800UL)                 /*!< SYNCSTRT (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_PWMCR0_SYNCRST_Pos     (10UL)                    /*!< SYNCRST (Bit 10)                                      */
#define HRPWM_SLV3_PWMCR0_SYNCRST_Msk     (0x400UL)                 /*!< SYNCRST (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_PWMCR0_RSYNCU_Pos      (9UL)                     /*!< RSYNCU (Bit 9)                                        */
#define HRPWM_SLV3_PWMCR0_RSYNCU_Msk      (0x200UL)                 /*!< RSYNCU (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMCR0_PSHPLL_Pos      (8UL)                     /*!< PSHPLL (Bit 8)                                        */
#define HRPWM_SLV3_PWMCR0_PSHPLL_Msk      (0x100UL)                 /*!< PSHPLL (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMCR0_INTLVD_Pos      (6UL)                     /*!< INTLVD (Bit 6)                                        */
#define HRPWM_SLV3_PWMCR0_INTLVD_Msk      (0xc0UL)                  /*!< INTLVD (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV3_PWMCR0_HALF_Pos        (5UL)                     /*!< HALF (Bit 5)                                          */
#define HRPWM_SLV3_PWMCR0_HALF_Msk        (0x20UL)                  /*!< HALF (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMCR0_RETRIG_Pos      (4UL)                     /*!< RETRIG (Bit 4)                                        */
#define HRPWM_SLV3_PWMCR0_RETRIG_Msk      (0x10UL)                  /*!< RETRIG (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMCR0_CONT_Pos        (3UL)                     /*!< CONT (Bit 3)                                          */
#define HRPWM_SLV3_PWMCR0_CONT_Msk        (0x8UL)                   /*!< CONT (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMCR0_CKPSC_Pos       (0UL)                     /*!< CKPSC (Bit 0)                                         */
#define HRPWM_SLV3_PWMCR0_CKPSC_Msk       (0x7UL)                   /*!< CKPSC (Bitfield-Mask: 0x07)                           */
/* ========================================================  PWMCR1  ========================================================= */
#define HRPWM_SLV3_PWMCR1_BDMADIS_Pos     (31UL)                    /*!< BDMADIS (Bit 31)                                      */
#define HRPWM_SLV3_PWMCR1_BDMADIS_Msk     (0x80000000UL)            /*!< BDMADIS (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_PWMCR1_UPD7_Pos        (24UL)                    /*!< UPD7 (Bit 24)                                         */
#define HRPWM_SLV3_PWMCR1_UPD7_Msk        (0x1000000UL)             /*!< UPD7 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMCR1_UPD6_Pos        (23UL)                    /*!< UPD6 (Bit 23)                                         */
#define HRPWM_SLV3_PWMCR1_UPD6_Msk        (0x800000UL)              /*!< UPD6 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMCR1_UPD5_Pos        (22UL)                    /*!< UPD5 (Bit 22)                                         */
#define HRPWM_SLV3_PWMCR1_UPD5_Msk        (0x400000UL)              /*!< UPD5 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMCR1_UPD4_Pos        (21UL)                    /*!< UPD4 (Bit 21)                                         */
#define HRPWM_SLV3_PWMCR1_UPD4_Msk        (0x200000UL)              /*!< UPD4 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMCR1_UPD3_Pos        (20UL)                    /*!< UPD3 (Bit 20)                                         */
#define HRPWM_SLV3_PWMCR1_UPD3_Msk        (0x100000UL)              /*!< UPD3 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMCR1_UPD2_Pos        (19UL)                    /*!< UPD2 (Bit 19)                                         */
#define HRPWM_SLV3_PWMCR1_UPD2_Msk        (0x80000UL)               /*!< UPD2 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMCR1_UPD1_Pos        (18UL)                    /*!< UPD1 (Bit 18)                                         */
#define HRPWM_SLV3_PWMCR1_UPD1_Msk        (0x40000UL)               /*!< UPD1 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMCR1_UPD0_Pos        (17UL)                    /*!< UPD0 (Bit 17)                                         */
#define HRPWM_SLV3_PWMCR1_UPD0_Msk        (0x20000UL)               /*!< UPD0 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMCR1_MUPD_Pos        (16UL)                    /*!< MUPD (Bit 16)                                         */
#define HRPWM_SLV3_PWMCR1_MUPD_Msk        (0x10000UL)               /*!< MUPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMCR1_FLTROM_Pos      (14UL)                    /*!< FLTROM (Bit 14)                                       */
#define HRPWM_SLV3_PWMCR1_FLTROM_Msk      (0xc000UL)                /*!< FLTROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV3_PWMCR1_EEVROM_Pos      (12UL)                    /*!< EEVROM (Bit 12)                                       */
#define HRPWM_SLV3_PWMCR1_EEVROM_Msk      (0x3000UL)                /*!< EEVROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV3_PWMCR1_ADROM_Pos       (10UL)                    /*!< ADROM (Bit 10)                                        */
#define HRPWM_SLV3_PWMCR1_ADROM_Msk       (0xc00UL)                 /*!< ADROM (Bitfield-Mask: 0x03)                           */
#define HRPWM_SLV3_PWMCR1_OUTROM_Pos      (8UL)                     /*!< OUTROM (Bit 8)                                        */
#define HRPWM_SLV3_PWMCR1_OUTROM_Msk      (0x300UL)                 /*!< OUTROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV3_PWMCR1_ROM_Pos         (6UL)                     /*!< ROM (Bit 6)                                           */
#define HRPWM_SLV3_PWMCR1_ROM_Msk         (0xc0UL)                  /*!< ROM (Bitfield-Mask: 0x03)                             */
#define HRPWM_SLV3_PWMCR1_CAPBM_Pos       (5UL)                     /*!< CAPBM (Bit 5)                                         */
#define HRPWM_SLV3_PWMCR1_CAPBM_Msk       (0x20UL)                  /*!< CAPBM (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_PWMCR1_UDM_Pos         (4UL)                     /*!< UDM (Bit 4)                                           */
#define HRPWM_SLV3_PWMCR1_UDM_Msk         (0x10UL)                  /*!< UDM (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV3_PWMCR1_CAPAM_Pos       (3UL)                     /*!< CAPAM (Bit 3)                                         */
#define HRPWM_SLV3_PWMCR1_CAPAM_Msk       (0x8UL)                   /*!< CAPAM (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_PWMCR1_DCDR_Pos        (2UL)                     /*!< DCDR (Bit 2)                                          */
#define HRPWM_SLV3_PWMCR1_DCDR_Msk        (0x4UL)                   /*!< DCDR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMCR1_DCDS_Pos        (1UL)                     /*!< DCDS (Bit 1)                                          */
#define HRPWM_SLV3_PWMCR1_DCDS_Msk        (0x2UL)                   /*!< DCDS (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMCR1_DCDE_Pos        (0UL)                     /*!< DCDE (Bit 0)                                          */
#define HRPWM_SLV3_PWMCR1_DCDE_Msk        (0x1UL)                   /*!< DCDE (Bitfield-Mask: 0x01)                            */
/* ========================================================  PWMISR  ========================================================= */
#define HRPWM_SLV3_PWMISR_OUTB_Pos        (21UL)                    /*!< OUTB (Bit 21)                                         */
#define HRPWM_SLV3_PWMISR_OUTB_Msk        (0x200000UL)              /*!< OUTB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMISR_OUTA_Pos        (20UL)                    /*!< OUTA (Bit 20)                                         */
#define HRPWM_SLV3_PWMISR_OUTA_Msk        (0x100000UL)              /*!< OUTA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMISR_OUTBSTA_Pos     (19UL)                    /*!< OUTBSTA (Bit 19)                                      */
#define HRPWM_SLV3_PWMISR_OUTBSTA_Msk     (0x80000UL)               /*!< OUTBSTA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_PWMISR_OUTASTA_Pos     (18UL)                    /*!< OUTASTA (Bit 18)                                      */
#define HRPWM_SLV3_PWMISR_OUTASTA_Msk     (0x40000UL)               /*!< OUTASTA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_PWMISR_IPPSTA_Pos      (17UL)                    /*!< IPPSTA (Bit 17)                                       */
#define HRPWM_SLV3_PWMISR_IPPSTA_Msk      (0x20000UL)               /*!< IPPSTA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMISR_CPPSTA_Pos      (16UL)                    /*!< CPPSTA (Bit 16)                                       */
#define HRPWM_SLV3_PWMISR_CPPSTA_Msk      (0x10000UL)               /*!< CPPSTA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMISR_DLYPRT_Pos      (14UL)                    /*!< DLYPRT (Bit 14)                                       */
#define HRPWM_SLV3_PWMISR_DLYPRT_Msk      (0x4000UL)                /*!< DLYPRT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMISR_CAPB_Pos        (13UL)                    /*!< CAPB (Bit 13)                                         */
#define HRPWM_SLV3_PWMISR_CAPB_Msk        (0x2000UL)                /*!< CAPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMISR_CAPA_Pos        (12UL)                    /*!< CAPA (Bit 12)                                         */
#define HRPWM_SLV3_PWMISR_CAPA_Msk        (0x1000UL)                /*!< CAPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMISR_REP_Pos         (11UL)                    /*!< REP (Bit 11)                                          */
#define HRPWM_SLV3_PWMISR_REP_Msk         (0x800UL)                 /*!< REP (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV3_PWMISR_RST_Pos         (10UL)                    /*!< RST (Bit 10)                                          */
#define HRPWM_SLV3_PWMISR_RST_Msk         (0x400UL)                 /*!< RST (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV3_PWMISR_CLRB_Pos        (9UL)                     /*!< CLRB (Bit 9)                                          */
#define HRPWM_SLV3_PWMISR_CLRB_Msk        (0x200UL)                 /*!< CLRB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMISR_SETB_Pos        (8UL)                     /*!< SETB (Bit 8)                                          */
#define HRPWM_SLV3_PWMISR_SETB_Msk        (0x100UL)                 /*!< SETB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMISR_CLRA_Pos        (7UL)                     /*!< CLRA (Bit 7)                                          */
#define HRPWM_SLV3_PWMISR_CLRA_Msk        (0x80UL)                  /*!< CLRA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMISR_SETA_Pos        (6UL)                     /*!< SETA (Bit 6)                                          */
#define HRPWM_SLV3_PWMISR_SETA_Msk        (0x40UL)                  /*!< SETA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMISR_UPD_Pos         (5UL)                     /*!< UPD (Bit 5)                                           */
#define HRPWM_SLV3_PWMISR_UPD_Msk         (0x20UL)                  /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV3_PWMISR_PER_Pos         (4UL)                     /*!< PER (Bit 4)                                           */
#define HRPWM_SLV3_PWMISR_PER_Msk         (0x10UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV3_PWMISR_CMPD_Pos        (3UL)                     /*!< CMPD (Bit 3)                                          */
#define HRPWM_SLV3_PWMISR_CMPD_Msk        (0x8UL)                   /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMISR_CMPC_Pos        (2UL)                     /*!< CMPC (Bit 2)                                          */
#define HRPWM_SLV3_PWMISR_CMPC_Msk        (0x4UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMISR_CMPB_Pos        (1UL)                     /*!< CMPB (Bit 1)                                          */
#define HRPWM_SLV3_PWMISR_CMPB_Msk        (0x2UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_PWMISR_CMPA_Pos        (0UL)                     /*!< CMPA (Bit 0)                                          */
#define HRPWM_SLV3_PWMISR_CMPA_Msk        (0x1UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
/* ========================================================  PWMDIER  ======================================================== */
#define HRPWM_SLV3_PWMDIER_DLYPRTDE_Pos   (30UL)                    /*!< DLYPRTDE (Bit 30)                                     */
#define HRPWM_SLV3_PWMDIER_DLYPRTDE_Msk   (0x40000000UL)            /*!< DLYPRTDE (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_PWMDIER_CAPBDE_Pos     (29UL)                    /*!< CAPBDE (Bit 29)                                       */
#define HRPWM_SLV3_PWMDIER_CAPBDE_Msk     (0x20000000UL)            /*!< CAPBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMDIER_CAPADE_Pos     (28UL)                    /*!< CAPADE (Bit 28)                                       */
#define HRPWM_SLV3_PWMDIER_CAPADE_Msk     (0x10000000UL)            /*!< CAPADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMDIER_REPDE_Pos      (27UL)                    /*!< REPDE (Bit 27)                                        */
#define HRPWM_SLV3_PWMDIER_REPDE_Msk      (0x8000000UL)             /*!< REPDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_PWMDIER_RSTDE_Pos      (26UL)                    /*!< RSTDE (Bit 26)                                        */
#define HRPWM_SLV3_PWMDIER_RSTDE_Msk      (0x4000000UL)             /*!< RSTDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_PWMDIER_CLRBDE_Pos     (25UL)                    /*!< CLRBDE (Bit 25)                                       */
#define HRPWM_SLV3_PWMDIER_CLRBDE_Msk     (0x2000000UL)             /*!< CLRBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMDIER_SETBDE_Pos     (24UL)                    /*!< SETBDE (Bit 24)                                       */
#define HRPWM_SLV3_PWMDIER_SETBDE_Msk     (0x1000000UL)             /*!< SETBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMDIER_CLRADE_Pos     (23UL)                    /*!< CLRADE (Bit 23)                                       */
#define HRPWM_SLV3_PWMDIER_CLRADE_Msk     (0x800000UL)              /*!< CLRADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMDIER_SETADE_Pos     (22UL)                    /*!< SETADE (Bit 22)                                       */
#define HRPWM_SLV3_PWMDIER_SETADE_Msk     (0x400000UL)              /*!< SETADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMDIER_UPDDE_Pos      (21UL)                    /*!< UPDDE (Bit 21)                                        */
#define HRPWM_SLV3_PWMDIER_UPDDE_Msk      (0x200000UL)              /*!< UPDDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_PWMDIER_PERDE_Pos      (20UL)                    /*!< PERDE (Bit 20)                                        */
#define HRPWM_SLV3_PWMDIER_PERDE_Msk      (0x100000UL)              /*!< PERDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_PWMDIER_CMPDDE_Pos     (19UL)                    /*!< CMPDDE (Bit 19)                                       */
#define HRPWM_SLV3_PWMDIER_CMPDDE_Msk     (0x80000UL)               /*!< CMPDDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMDIER_CMPCDE_Pos     (18UL)                    /*!< CMPCDE (Bit 18)                                       */
#define HRPWM_SLV3_PWMDIER_CMPCDE_Msk     (0x40000UL)               /*!< CMPCDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMDIER_CMPBDE_Pos     (17UL)                    /*!< CMPBDE (Bit 17)                                       */
#define HRPWM_SLV3_PWMDIER_CMPBDE_Msk     (0x20000UL)               /*!< CMPBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMDIER_CMPADE_Pos     (16UL)                    /*!< CMPADE (Bit 16)                                       */
#define HRPWM_SLV3_PWMDIER_CMPADE_Msk     (0x10000UL)               /*!< CMPADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMDIER_DLYPRTIE_Pos   (14UL)                    /*!< DLYPRTIE (Bit 14)                                     */
#define HRPWM_SLV3_PWMDIER_DLYPRTIE_Msk   (0x4000UL)                /*!< DLYPRTIE (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_PWMDIER_CAPBIE_Pos     (13UL)                    /*!< CAPBIE (Bit 13)                                       */
#define HRPWM_SLV3_PWMDIER_CAPBIE_Msk     (0x2000UL)                /*!< CAPBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMDIER_CAPAIE_Pos     (12UL)                    /*!< CAPAIE (Bit 12)                                       */
#define HRPWM_SLV3_PWMDIER_CAPAIE_Msk     (0x1000UL)                /*!< CAPAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMDIER_REPIE_Pos      (11UL)                    /*!< REPIE (Bit 11)                                        */
#define HRPWM_SLV3_PWMDIER_REPIE_Msk      (0x800UL)                 /*!< REPIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_PWMDIER_RSTIE_Pos      (10UL)                    /*!< RSTIE (Bit 10)                                        */
#define HRPWM_SLV3_PWMDIER_RSTIE_Msk      (0x400UL)                 /*!< RSTIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_PWMDIER_CLRBIE_Pos     (9UL)                     /*!< CLRBIE (Bit 9)                                        */
#define HRPWM_SLV3_PWMDIER_CLRBIE_Msk     (0x200UL)                 /*!< CLRBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMDIER_SETBIE_Pos     (8UL)                     /*!< SETBIE (Bit 8)                                        */
#define HRPWM_SLV3_PWMDIER_SETBIE_Msk     (0x100UL)                 /*!< SETBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMDIER_CLRAIE_Pos     (7UL)                     /*!< CLRAIE (Bit 7)                                        */
#define HRPWM_SLV3_PWMDIER_CLRAIE_Msk     (0x80UL)                  /*!< CLRAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMDIER_SETAIE_Pos     (6UL)                     /*!< SETAIE (Bit 6)                                        */
#define HRPWM_SLV3_PWMDIER_SETAIE_Msk     (0x40UL)                  /*!< SETAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMDIER_UPDIE_Pos      (5UL)                     /*!< UPDIE (Bit 5)                                         */
#define HRPWM_SLV3_PWMDIER_UPDIE_Msk      (0x20UL)                  /*!< UPDIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_PWMDIER_PERIE_Pos      (4UL)                     /*!< PERIE (Bit 4)                                         */
#define HRPWM_SLV3_PWMDIER_PERIE_Msk      (0x10UL)                  /*!< PERIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_PWMDIER_CMPDIE_Pos     (3UL)                     /*!< CMPDIE (Bit 3)                                        */
#define HRPWM_SLV3_PWMDIER_CMPDIE_Msk     (0x8UL)                   /*!< CMPDIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMDIER_CMPCIE_Pos     (2UL)                     /*!< CMPCIE (Bit 2)                                        */
#define HRPWM_SLV3_PWMDIER_CMPCIE_Msk     (0x4UL)                   /*!< CMPCIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMDIER_CMPBIE_Pos     (1UL)                     /*!< CMPBIE (Bit 1)                                        */
#define HRPWM_SLV3_PWMDIER_CMPBIE_Msk     (0x2UL)                   /*!< CMPBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_PWMDIER_CMPAIE_Pos     (0UL)                     /*!< CMPAIE (Bit 0)                                        */
#define HRPWM_SLV3_PWMDIER_CMPAIE_Msk     (0x1UL)                   /*!< CMPAIE (Bitfield-Mask: 0x01)                          */
/* =========================================================  CNTR  ========================================================== */
#define HRPWM_SLV3_CNTR_CNTWR_Pos         (19UL)                    /*!< CNTWR (Bit 19)                                        */
#define HRPWM_SLV3_CNTR_CNTWR_Msk         (0x80000UL)               /*!< CNTWR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_CNTR_CNTRD_Pos         (18UL)                    /*!< CNTRD (Bit 18)                                        */
#define HRPWM_SLV3_CNTR_CNTRD_Msk         (0x40000UL)               /*!< CNTRD (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_CNTR_CNT_Pos           (0UL)                     /*!< CNT (Bit 0)                                           */
#define HRPWM_SLV3_CNTR_CNT_Msk           (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* =========================================================  PERR  ========================================================== */
#define HRPWM_SLV3_PERR_PER_Pos           (0UL)                     /*!< PER (Bit 0)                                           */
#define HRPWM_SLV3_PERR_PER_Msk           (0xffffUL)                /*!< PER (Bitfield-Mask: 0xffff)                           */
/* =========================================================  REPR  ========================================================== */
#define HRPWM_SLV3_REPR_REP_Pos           (0UL)                     /*!< REP (Bit 0)                                           */
#define HRPWM_SLV3_REPR_REP_Msk           (0xffUL)                  /*!< REP (Bitfield-Mask: 0xff)                             */
/* =========================================================  CMPAR  ========================================================= */
#define HRPWM_SLV3_CMPAR_CMPA_Pos         (0UL)                     /*!< CMPA (Bit 0)                                          */
#define HRPWM_SLV3_CMPAR_CMPA_Msk         (0xffffUL)                /*!< CMPA (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPBR  ========================================================= */
#define HRPWM_SLV3_CMPBR_CMPB_Pos         (0UL)                     /*!< CMPB (Bit 0)                                          */
#define HRPWM_SLV3_CMPBR_CMPB_Msk         (0xffffUL)                /*!< CMPB (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPCR  ========================================================= */
#define HRPWM_SLV3_CMPCR_CMPC_Pos         (0UL)                     /*!< CMPC (Bit 0)                                          */
#define HRPWM_SLV3_CMPCR_CMPC_Msk         (0xffffUL)                /*!< CMPC (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPDR  ========================================================= */
#define HRPWM_SLV3_CMPDR_CMPD_Pos         (0UL)                     /*!< CMPD (Bit 0)                                          */
#define HRPWM_SLV3_CMPDR_CMPD_Msk         (0xffffUL)                /*!< CMPD (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CAPAR  ========================================================= */
#define HRPWM_SLV3_CAPAR_DIR_Pos          (16UL)                    /*!< DIR (Bit 16)                                          */
#define HRPWM_SLV3_CAPAR_DIR_Msk          (0x10000UL)               /*!< DIR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV3_CAPAR_CAPA_Pos         (0UL)                     /*!< CAPA (Bit 0)                                          */
#define HRPWM_SLV3_CAPAR_CAPA_Msk         (0xffffUL)                /*!< CAPA (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CAPBR  ========================================================= */
#define HRPWM_SLV3_CAPBR_DIR_Pos          (16UL)                    /*!< DIR (Bit 16)                                          */
#define HRPWM_SLV3_CAPBR_DIR_Msk          (0x10000UL)               /*!< DIR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV3_CAPBR_CAPB_Pos         (0UL)                     /*!< CAPB (Bit 0)                                          */
#define HRPWM_SLV3_CAPBR_CAPB_Msk         (0xffffUL)                /*!< CAPB (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  DTR  ========================================================== */
#define HRPWM_SLV3_DTR_SDTF_Pos           (28UL)                    /*!< SDTF (Bit 28)                                         */
#define HRPWM_SLV3_DTR_SDTF_Msk           (0x10000000UL)            /*!< SDTF (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_DTR_DTF_Pos            (16UL)                    /*!< DTF (Bit 16)                                          */
#define HRPWM_SLV3_DTR_DTF_Msk            (0xfff0000UL)             /*!< DTF (Bitfield-Mask: 0xfff)                            */
#define HRPWM_SLV3_DTR_SDTR_Pos           (12UL)                    /*!< SDTR (Bit 12)                                         */
#define HRPWM_SLV3_DTR_SDTR_Msk           (0x1000UL)                /*!< SDTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_DTR_DTR_Pos            (0UL)                     /*!< DTR (Bit 0)                                           */
#define HRPWM_SLV3_DTR_DTR_Msk            (0xfffUL)                 /*!< DTR (Bitfield-Mask: 0xfff)                            */
/* =========================================================  SETAR  ========================================================= */
#define HRPWM_SLV3_SETAR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV3_SETAR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV3_SETAR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV3_SETAR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_SETAR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV3_SETAR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_SETAR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV3_SETAR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_SETAR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV3_SETAR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_SETAR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV3_SETAR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_SETAR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV3_SETAR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_SETAR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV3_SETAR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_SETAR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV3_SETAR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_SETAR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV3_SETAR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_SETAR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV3_SETAR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_SETAR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV3_SETAR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_SETAR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV3_SETAR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_SETAR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV3_SETAR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_SETAR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV3_SETAR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_SETAR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV3_SETAR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_SETAR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV3_SETAR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_SETAR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV3_SETAR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV3_SETAR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV3_SETAR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_SETAR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV3_SETAR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_SETAR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV3_SETAR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_SETAR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV3_SETAR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_SETAR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV3_SETAR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  CLRAR  ========================================================= */
#define HRPWM_SLV3_CLRAR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV3_CLRAR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV3_CLRAR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV3_CLRAR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_CLRAR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV3_CLRAR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CLRAR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV3_CLRAR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CLRAR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV3_CLRAR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CLRAR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV3_CLRAR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CLRAR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV3_CLRAR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CLRAR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV3_CLRAR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CLRAR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV3_CLRAR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CLRAR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV3_CLRAR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CLRAR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV3_CLRAR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CLRAR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV3_CLRAR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CLRAR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV3_CLRAR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_CLRAR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV3_CLRAR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CLRAR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV3_CLRAR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CLRAR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV3_CLRAR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CLRAR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV3_CLRAR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CLRAR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV3_CLRAR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV3_CLRAR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV3_CLRAR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_CLRAR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV3_CLRAR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_CLRAR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV3_CLRAR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_CLRAR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV3_CLRAR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_CLRAR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV3_CLRAR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  SETBR  ========================================================= */
#define HRPWM_SLV3_SETBR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV3_SETBR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV3_SETBR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV3_SETBR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_SETBR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV3_SETBR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_SETBR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV3_SETBR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_SETBR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV3_SETBR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_SETBR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV3_SETBR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_SETBR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV3_SETBR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_SETBR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV3_SETBR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_SETBR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV3_SETBR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_SETBR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV3_SETBR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_SETBR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV3_SETBR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_SETBR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV3_SETBR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_SETBR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV3_SETBR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_SETBR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV3_SETBR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_SETBR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV3_SETBR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_SETBR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV3_SETBR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_SETBR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV3_SETBR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_SETBR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV3_SETBR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV3_SETBR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV3_SETBR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_SETBR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV3_SETBR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_SETBR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV3_SETBR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_SETBR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV3_SETBR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_SETBR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV3_SETBR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  CLRBR  ========================================================= */
#define HRPWM_SLV3_CLRBR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV3_CLRBR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV3_CLRBR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV3_CLRBR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_CLRBR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV3_CLRBR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CLRBR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV3_CLRBR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CLRBR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV3_CLRBR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CLRBR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV3_CLRBR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CLRBR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV3_CLRBR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CLRBR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV3_CLRBR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CLRBR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV3_CLRBR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CLRBR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV3_CLRBR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CLRBR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV3_CLRBR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CLRBR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV3_CLRBR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CLRBR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV3_CLRBR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_CLRBR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV3_CLRBR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CLRBR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV3_CLRBR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CLRBR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV3_CLRBR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CLRBR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV3_CLRBR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CLRBR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV3_CLRBR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV3_CLRBR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV3_CLRBR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_CLRBR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV3_CLRBR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_CLRBR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV3_CLRBR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_CLRBR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV3_CLRBR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_CLRBR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV3_CLRBR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  EEFR0  ========================================================= */
#define HRPWM_SLV3_EEFR0_EE4FLTR_Pos      (21UL)                    /*!< EE4FLTR (Bit 21)                                      */
#define HRPWM_SLV3_EEFR0_EE4FLTR_Msk      (0x1e00000UL)             /*!< EE4FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV3_EEFR0_EE4LTCH_Pos      (20UL)                    /*!< EE4LTCH (Bit 20)                                      */
#define HRPWM_SLV3_EEFR0_EE4LTCH_Msk      (0x100000UL)              /*!< EE4LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_EEFR0_EE3FLTR_Pos      (16UL)                    /*!< EE3FLTR (Bit 16)                                      */
#define HRPWM_SLV3_EEFR0_EE3FLTR_Msk      (0xf0000UL)               /*!< EE3FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV3_EEFR0_EE3LTCH_Pos      (15UL)                    /*!< EE3LTCH (Bit 15)                                      */
#define HRPWM_SLV3_EEFR0_EE3LTCH_Msk      (0x8000UL)                /*!< EE3LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_EEFR0_EE2FLTR_Pos      (11UL)                    /*!< EE2FLTR (Bit 11)                                      */
#define HRPWM_SLV3_EEFR0_EE2FLTR_Msk      (0x7800UL)                /*!< EE2FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV3_EEFR0_EE2LTCH_Pos      (10UL)                    /*!< EE2LTCH (Bit 10)                                      */
#define HRPWM_SLV3_EEFR0_EE2LTCH_Msk      (0x400UL)                 /*!< EE2LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_EEFR0_EE1FLTR_Pos      (6UL)                     /*!< EE1FLTR (Bit 6)                                       */
#define HRPWM_SLV3_EEFR0_EE1FLTR_Msk      (0x3c0UL)                 /*!< EE1FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV3_EEFR0_EE1LTCH_Pos      (5UL)                     /*!< EE1LTCH (Bit 5)                                       */
#define HRPWM_SLV3_EEFR0_EE1LTCH_Msk      (0x20UL)                  /*!< EE1LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_EEFR0_EE0FLTR_Pos      (1UL)                     /*!< EE0FLTR (Bit 1)                                       */
#define HRPWM_SLV3_EEFR0_EE0FLTR_Msk      (0x1eUL)                  /*!< EE0FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV3_EEFR0_EE0LTCH_Pos      (0UL)                     /*!< EE0LTCH (Bit 0)                                       */
#define HRPWM_SLV3_EEFR0_EE0LTCH_Msk      (0x1UL)                   /*!< EE0LTCH (Bitfield-Mask: 0x01)                         */
/* =========================================================  EEFR1  ========================================================= */
#define HRPWM_SLV3_EEFR1_EE9FLTR_Pos      (21UL)                    /*!< EE9FLTR (Bit 21)                                      */
#define HRPWM_SLV3_EEFR1_EE9FLTR_Msk      (0x1e00000UL)             /*!< EE9FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV3_EEFR1_EE9LTCH_Pos      (20UL)                    /*!< EE9LTCH (Bit 20)                                      */
#define HRPWM_SLV3_EEFR1_EE9LTCH_Msk      (0x100000UL)              /*!< EE9LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_EEFR1_EE8FLTR_Pos      (16UL)                    /*!< EE8FLTR (Bit 16)                                      */
#define HRPWM_SLV3_EEFR1_EE8FLTR_Msk      (0xf0000UL)               /*!< EE8FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV3_EEFR1_EE8LTCH_Pos      (15UL)                    /*!< EE8LTCH (Bit 15)                                      */
#define HRPWM_SLV3_EEFR1_EE8LTCH_Msk      (0x8000UL)                /*!< EE8LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_EEFR1_EE7FLTR_Pos      (11UL)                    /*!< EE7FLTR (Bit 11)                                      */
#define HRPWM_SLV3_EEFR1_EE7FLTR_Msk      (0x7800UL)                /*!< EE7FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV3_EEFR1_EE7LTCH_Pos      (10UL)                    /*!< EE7LTCH (Bit 10)                                      */
#define HRPWM_SLV3_EEFR1_EE7LTCH_Msk      (0x400UL)                 /*!< EE7LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_EEFR1_EE6FLTR_Pos      (6UL)                     /*!< EE6FLTR (Bit 6)                                       */
#define HRPWM_SLV3_EEFR1_EE6FLTR_Msk      (0x3c0UL)                 /*!< EE6FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV3_EEFR1_EE6LTCH_Pos      (5UL)                     /*!< EE6LTCH (Bit 5)                                       */
#define HRPWM_SLV3_EEFR1_EE6LTCH_Msk      (0x20UL)                  /*!< EE6LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_EEFR1_EE5FLTR_Pos      (1UL)                     /*!< EE5FLTR (Bit 1)                                       */
#define HRPWM_SLV3_EEFR1_EE5FLTR_Msk      (0x1eUL)                  /*!< EE5FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV3_EEFR1_EE5LTCH_Pos      (0UL)                     /*!< EE5LTCH (Bit 0)                                       */
#define HRPWM_SLV3_EEFR1_EE5LTCH_Msk      (0x1UL)                   /*!< EE5LTCH (Bitfield-Mask: 0x01)                         */
/* =========================================================  EEFR2  ========================================================= */
#define HRPWM_SLV3_EEFR2_EEVACNT_Pos      (8UL)                     /*!< EEVACNT (Bit 8)                                       */
#define HRPWM_SLV3_EEFR2_EEVACNT_Msk      (0x3f00UL)                /*!< EEVACNT (Bitfield-Mask: 0x3f)                         */
#define HRPWM_SLV3_EEFR2_EEVASEL_Pos      (4UL)                     /*!< EEVASEL (Bit 4)                                       */
#define HRPWM_SLV3_EEFR2_EEVASEL_Msk      (0xf0UL)                  /*!< EEVASEL (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV3_EEFR2_EEVARSTM_Pos     (2UL)                     /*!< EEVARSTM (Bit 2)                                      */
#define HRPWM_SLV3_EEFR2_EEVARSTM_Msk     (0x4UL)                   /*!< EEVARSTM (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_EEFR2_EEVACRES_Pos     (1UL)                     /*!< EEVACRES (Bit 1)                                      */
#define HRPWM_SLV3_EEFR2_EEVACRES_Msk     (0x2UL)                   /*!< EEVACRES (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_EEFR2_EEVACE_Pos       (0UL)                     /*!< EEVACE (Bit 0)                                        */
#define HRPWM_SLV3_EEFR2_EEVACE_Msk       (0x1UL)                   /*!< EEVACE (Bitfield-Mask: 0x01)                          */
/* =========================================================  RSTR  ========================================================== */
#define HRPWM_SLV3_RSTR_SLV5CMPB_Pos      (31UL)                    /*!< SLV5CMPB (Bit 31)                                     */
#define HRPWM_SLV3_RSTR_SLV5CMPB_Msk      (0x80000000UL)            /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_RSTR_SLV4CMPD_Pos      (30UL)                    /*!< SLV4CMPD (Bit 30)                                     */
#define HRPWM_SLV3_RSTR_SLV4CMPD_Msk      (0x40000000UL)            /*!< SLV4CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_RSTR_SLV4CMPB_Pos      (29UL)                    /*!< SLV4CMPB (Bit 29)                                     */
#define HRPWM_SLV3_RSTR_SLV4CMPB_Msk      (0x20000000UL)            /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_RSTR_SLV4CMPA_Pos      (28UL)                    /*!< SLV4CMPA (Bit 28)                                     */
#define HRPWM_SLV3_RSTR_SLV4CMPA_Msk      (0x10000000UL)            /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_RSTR_SLV2CMPD_Pos      (27UL)                    /*!< SLV2CMPD (Bit 27)                                     */
#define HRPWM_SLV3_RSTR_SLV2CMPD_Msk      (0x8000000UL)             /*!< SLV2CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_RSTR_SLV2CMPB_Pos      (26UL)                    /*!< SLV2CMPB (Bit 26)                                     */
#define HRPWM_SLV3_RSTR_SLV2CMPB_Msk      (0x4000000UL)             /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_RSTR_SLV2CMPA_Pos      (25UL)                    /*!< SLV2CMPA (Bit 25)                                     */
#define HRPWM_SLV3_RSTR_SLV2CMPA_Msk      (0x2000000UL)             /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_RSTR_SLV1CMPD_Pos      (24UL)                    /*!< SLV1CMPD (Bit 24)                                     */
#define HRPWM_SLV3_RSTR_SLV1CMPD_Msk      (0x1000000UL)             /*!< SLV1CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_RSTR_SLV1CMPB_Pos      (23UL)                    /*!< SLV1CMPB (Bit 23)                                     */
#define HRPWM_SLV3_RSTR_SLV1CMPB_Msk      (0x800000UL)              /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_RSTR_SLV1CMPA_Pos      (22UL)                    /*!< SLV1CMPA (Bit 22)                                     */
#define HRPWM_SLV3_RSTR_SLV1CMPA_Msk      (0x400000UL)              /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_RSTR_SLV0CMPD_Pos      (21UL)                    /*!< SLV0CMPD (Bit 21)                                     */
#define HRPWM_SLV3_RSTR_SLV0CMPD_Msk      (0x200000UL)              /*!< SLV0CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_RSTR_SLV0CMPB_Pos      (20UL)                    /*!< SLV0CMPB (Bit 20)                                     */
#define HRPWM_SLV3_RSTR_SLV0CMPB_Msk      (0x100000UL)              /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_RSTR_SLV0CMPA_Pos      (19UL)                    /*!< SLV0CMPA (Bit 19)                                     */
#define HRPWM_SLV3_RSTR_SLV0CMPA_Msk      (0x80000UL)               /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_RSTR_SLVCMPD_Pos       (18UL)                    /*!< SLVCMPD (Bit 18)                                      */
#define HRPWM_SLV3_RSTR_SLVCMPD_Msk       (0x40000UL)               /*!< SLVCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_RSTR_SLVCMPB_Pos       (17UL)                    /*!< SLVCMPB (Bit 17)                                      */
#define HRPWM_SLV3_RSTR_SLVCMPB_Msk       (0x20000UL)               /*!< SLVCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_RSTR_SLVUPD_Pos        (16UL)                    /*!< SLVUPD (Bit 16)                                       */
#define HRPWM_SLV3_RSTR_SLVUPD_Msk        (0x10000UL)               /*!< SLVUPD (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_RSTR_EXTEVT9_Pos       (15UL)                    /*!< EXTEVT9 (Bit 15)                                      */
#define HRPWM_SLV3_RSTR_EXTEVT9_Msk       (0x8000UL)                /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_RSTR_EXTEVT8_Pos       (14UL)                    /*!< EXTEVT8 (Bit 14)                                      */
#define HRPWM_SLV3_RSTR_EXTEVT8_Msk       (0x4000UL)                /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_RSTR_EXTEVT7_Pos       (13UL)                    /*!< EXTEVT7 (Bit 13)                                      */
#define HRPWM_SLV3_RSTR_EXTEVT7_Msk       (0x2000UL)                /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_RSTR_EXTEVT6_Pos       (12UL)                    /*!< EXTEVT6 (Bit 12)                                      */
#define HRPWM_SLV3_RSTR_EXTEVT6_Msk       (0x1000UL)                /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_RSTR_EXTEVT5_Pos       (11UL)                    /*!< EXTEVT5 (Bit 11)                                      */
#define HRPWM_SLV3_RSTR_EXTEVT5_Msk       (0x800UL)                 /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_RSTR_EXTEVT4_Pos       (10UL)                    /*!< EXTEVT4 (Bit 10)                                      */
#define HRPWM_SLV3_RSTR_EXTEVT4_Msk       (0x400UL)                 /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_RSTR_EXTEVT3_Pos       (9UL)                     /*!< EXTEVT3 (Bit 9)                                       */
#define HRPWM_SLV3_RSTR_EXTEVT3_Msk       (0x200UL)                 /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_RSTR_EXTEVT2_Pos       (8UL)                     /*!< EXTEVT2 (Bit 8)                                       */
#define HRPWM_SLV3_RSTR_EXTEVT2_Msk       (0x100UL)                 /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_RSTR_EXTEVT1_Pos       (7UL)                     /*!< EXTEVT1 (Bit 7)                                       */
#define HRPWM_SLV3_RSTR_EXTEVT1_Msk       (0x80UL)                  /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_RSTR_EXTEVT0_Pos       (6UL)                     /*!< EXTEVT0 (Bit 6)                                       */
#define HRPWM_SLV3_RSTR_EXTEVT0_Msk       (0x40UL)                  /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_RSTR_MSTPER_Pos        (5UL)                     /*!< MSTPER (Bit 5)                                        */
#define HRPWM_SLV3_RSTR_MSTPER_Msk        (0x20UL)                  /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_RSTR_MSTCMPD_Pos       (4UL)                     /*!< MSTCMPD (Bit 4)                                       */
#define HRPWM_SLV3_RSTR_MSTCMPD_Msk       (0x10UL)                  /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_RSTR_MSTCMPC_Pos       (3UL)                     /*!< MSTCMPC (Bit 3)                                       */
#define HRPWM_SLV3_RSTR_MSTCMPC_Msk       (0x8UL)                   /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_RSTR_MSTCMPB_Pos       (2UL)                     /*!< MSTCMPB (Bit 2)                                       */
#define HRPWM_SLV3_RSTR_MSTCMPB_Msk       (0x4UL)                   /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_RSTR_MSTCMPA_Pos       (1UL)                     /*!< MSTCMPA (Bit 1)                                       */
#define HRPWM_SLV3_RSTR_MSTCMPA_Msk       (0x2UL)                   /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_RSTR_SLV5CMPA_Pos      (0UL)                     /*!< SLV5CMPA (Bit 0)                                      */
#define HRPWM_SLV3_RSTR_SLV5CMPA_Msk      (0x1UL)                   /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
/* =========================================================  RSTER  ========================================================= */
#define HRPWM_SLV3_RSTER_SLV7CMPD_Pos     (5UL)                     /*!< SLV7CMPD (Bit 5)                                      */
#define HRPWM_SLV3_RSTER_SLV7CMPD_Msk     (0x20UL)                  /*!< SLV7CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_RSTER_SLV7CMPB_Pos     (4UL)                     /*!< SLV7CMPB (Bit 4)                                      */
#define HRPWM_SLV3_RSTER_SLV7CMPB_Msk     (0x10UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_RSTER_SLV7CMPA_Pos     (3UL)                     /*!< SLV7CMPA (Bit 3)                                      */
#define HRPWM_SLV3_RSTER_SLV7CMPA_Msk     (0x8UL)                   /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_RSTER_SLV6CMPD_Pos     (2UL)                     /*!< SLV6CMPD (Bit 2)                                      */
#define HRPWM_SLV3_RSTER_SLV6CMPD_Msk     (0x4UL)                   /*!< SLV6CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_RSTER_SLV6CMPB_Pos     (1UL)                     /*!< SLV6CMPB (Bit 1)                                      */
#define HRPWM_SLV3_RSTER_SLV6CMPB_Msk     (0x2UL)                   /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_RSTER_SLV6CMPA_Pos     (0UL)                     /*!< SLV6CMPA (Bit 0)                                      */
#define HRPWM_SLV3_RSTER_SLV6CMPA_Msk     (0x1UL)                   /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
/* =========================================================  CHPR  ========================================================== */
#define HRPWM_SLV3_CHPR_STRPW_Pos         (12UL)                    /*!< STRPW (Bit 12)                                        */
#define HRPWM_SLV3_CHPR_STRPW_Msk         (0xf000UL)                /*!< STRPW (Bitfield-Mask: 0x0f)                           */
#define HRPWM_SLV3_CHPR_CARDTY_Pos        (6UL)                     /*!< CARDTY (Bit 6)                                        */
#define HRPWM_SLV3_CHPR_CARDTY_Msk        (0x1c0UL)                 /*!< CARDTY (Bitfield-Mask: 0x07)                          */
#define HRPWM_SLV3_CHPR_CARFRQ_Pos        (0UL)                     /*!< CARFRQ (Bit 0)                                        */
#define HRPWM_SLV3_CHPR_CARFRQ_Msk        (0xfUL)                   /*!< CARFRQ (Bitfield-Mask: 0x0f)                          */
/* ========================================================  CAPACR  ========================================================= */
#define HRPWM_SLV3_CAPACR_SLV5CMPB_Pos    (31UL)                    /*!< SLV5CMPB (Bit 31)                                     */
#define HRPWM_SLV3_CAPACR_SLV5CMPB_Msk    (0x80000000UL)            /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACR_SLV5CMPA_Pos    (30UL)                    /*!< SLV5CMPA (Bit 30)                                     */
#define HRPWM_SLV3_CAPACR_SLV5CMPA_Msk    (0x40000000UL)            /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACR_SLV5CLRA_Pos    (29UL)                    /*!< SLV5CLRA (Bit 29)                                     */
#define HRPWM_SLV3_CAPACR_SLV5CLRA_Msk    (0x20000000UL)            /*!< SLV5CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACR_SLV5SETA_Pos    (28UL)                    /*!< SLV5SETA (Bit 28)                                     */
#define HRPWM_SLV3_CAPACR_SLV5SETA_Msk    (0x10000000UL)            /*!< SLV5SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACR_SLV4CMPB_Pos    (27UL)                    /*!< SLV4CMPB (Bit 27)                                     */
#define HRPWM_SLV3_CAPACR_SLV4CMPB_Msk    (0x8000000UL)             /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACR_SLV4CMPA_Pos    (26UL)                    /*!< SLV4CMPA (Bit 26)                                     */
#define HRPWM_SLV3_CAPACR_SLV4CMPA_Msk    (0x4000000UL)             /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACR_SLV4CLRA_Pos    (25UL)                    /*!< SLV4CLRA (Bit 25)                                     */
#define HRPWM_SLV3_CAPACR_SLV4CLRA_Msk    (0x2000000UL)             /*!< SLV4CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACR_SLV4SETA_Pos    (24UL)                    /*!< SLV4SETA (Bit 24)                                     */
#define HRPWM_SLV3_CAPACR_SLV4SETA_Msk    (0x1000000UL)             /*!< SLV4SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACR_SLV2CMPB_Pos    (23UL)                    /*!< SLV2CMPB (Bit 23)                                     */
#define HRPWM_SLV3_CAPACR_SLV2CMPB_Msk    (0x800000UL)              /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACR_SLV2CMPA_Pos    (22UL)                    /*!< SLV2CMPA (Bit 22)                                     */
#define HRPWM_SLV3_CAPACR_SLV2CMPA_Msk    (0x400000UL)              /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACR_SLV2CLRA_Pos    (21UL)                    /*!< SLV2CLRA (Bit 21)                                     */
#define HRPWM_SLV3_CAPACR_SLV2CLRA_Msk    (0x200000UL)              /*!< SLV2CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACR_SLV2SETA_Pos    (20UL)                    /*!< SLV2SETA (Bit 20)                                     */
#define HRPWM_SLV3_CAPACR_SLV2SETA_Msk    (0x100000UL)              /*!< SLV2SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACR_SLV1CMPB_Pos    (19UL)                    /*!< SLV1CMPB (Bit 19)                                     */
#define HRPWM_SLV3_CAPACR_SLV1CMPB_Msk    (0x80000UL)               /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACR_SLV1CMPA_Pos    (18UL)                    /*!< SLV1CMPA (Bit 18)                                     */
#define HRPWM_SLV3_CAPACR_SLV1CMPA_Msk    (0x40000UL)               /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACR_SLV1CLRA_Pos    (17UL)                    /*!< SLV1CLRA (Bit 17)                                     */
#define HRPWM_SLV3_CAPACR_SLV1CLRA_Msk    (0x20000UL)               /*!< SLV1CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACR_SLV1SETA_Pos    (16UL)                    /*!< SLV1SETA (Bit 16)                                     */
#define HRPWM_SLV3_CAPACR_SLV1SETA_Msk    (0x10000UL)               /*!< SLV1SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACR_SLV0CMPB_Pos    (15UL)                    /*!< SLV0CMPB (Bit 15)                                     */
#define HRPWM_SLV3_CAPACR_SLV0CMPB_Msk    (0x8000UL)                /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACR_SLV0CMPA_Pos    (14UL)                    /*!< SLV0CMPA (Bit 14)                                     */
#define HRPWM_SLV3_CAPACR_SLV0CMPA_Msk    (0x4000UL)                /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACR_SLV0CLRA_Pos    (13UL)                    /*!< SLV0CLRA (Bit 13)                                     */
#define HRPWM_SLV3_CAPACR_SLV0CLRA_Msk    (0x2000UL)                /*!< SLV0CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACR_SLV0SETA_Pos    (12UL)                    /*!< SLV0SETA (Bit 12)                                     */
#define HRPWM_SLV3_CAPACR_SLV0SETA_Msk    (0x1000UL)                /*!< SLV0SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACR_EXTEVT9_Pos     (11UL)                    /*!< EXTEVT9 (Bit 11)                                      */
#define HRPWM_SLV3_CAPACR_EXTEVT9_Msk     (0x800UL)                 /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CAPACR_EXTEVT8_Pos     (10UL)                    /*!< EXTEVT8 (Bit 10)                                      */
#define HRPWM_SLV3_CAPACR_EXTEVT8_Msk     (0x400UL)                 /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CAPACR_EXTEVT7_Pos     (9UL)                     /*!< EXTEVT7 (Bit 9)                                       */
#define HRPWM_SLV3_CAPACR_EXTEVT7_Msk     (0x200UL)                 /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CAPACR_EXTEVT6_Pos     (8UL)                     /*!< EXTEVT6 (Bit 8)                                       */
#define HRPWM_SLV3_CAPACR_EXTEVT6_Msk     (0x100UL)                 /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CAPACR_EXTEVT5_Pos     (7UL)                     /*!< EXTEVT5 (Bit 7)                                       */
#define HRPWM_SLV3_CAPACR_EXTEVT5_Msk     (0x80UL)                  /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CAPACR_EXTEVT4_Pos     (6UL)                     /*!< EXTEVT4 (Bit 6)                                       */
#define HRPWM_SLV3_CAPACR_EXTEVT4_Msk     (0x40UL)                  /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CAPACR_EXTEVT3_Pos     (5UL)                     /*!< EXTEVT3 (Bit 5)                                       */
#define HRPWM_SLV3_CAPACR_EXTEVT3_Msk     (0x20UL)                  /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CAPACR_EXTEVT2_Pos     (4UL)                     /*!< EXTEVT2 (Bit 4)                                       */
#define HRPWM_SLV3_CAPACR_EXTEVT2_Msk     (0x10UL)                  /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CAPACR_EXTEVT1_Pos     (3UL)                     /*!< EXTEVT1 (Bit 3)                                       */
#define HRPWM_SLV3_CAPACR_EXTEVT1_Msk     (0x8UL)                   /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CAPACR_EXTEVT0_Pos     (2UL)                     /*!< EXTEVT0 (Bit 2)                                       */
#define HRPWM_SLV3_CAPACR_EXTEVT0_Msk     (0x4UL)                   /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CAPACR_UPDCPT_Pos      (1UL)                     /*!< UPDCPT (Bit 1)                                        */
#define HRPWM_SLV3_CAPACR_UPDCPT_Msk      (0x2UL)                   /*!< UPDCPT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_CAPACR_SWCPT_Pos       (0UL)                     /*!< SWCPT (Bit 0)                                         */
#define HRPWM_SLV3_CAPACR_SWCPT_Msk       (0x1UL)                   /*!< SWCPT (Bitfield-Mask: 0x01)                           */
/* ========================================================  CAPACER  ======================================================== */
#define HRPWM_SLV3_CAPACER_SLV7CMPB_Pos   (7UL)                     /*!< SLV7CMPB (Bit 7)                                      */
#define HRPWM_SLV3_CAPACER_SLV7CMPB_Msk   (0x80UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACER_SLV7CMPA_Pos   (6UL)                     /*!< SLV7CMPA (Bit 6)                                      */
#define HRPWM_SLV3_CAPACER_SLV7CMPA_Msk   (0x40UL)                  /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACER_SLV7CLRA_Pos   (5UL)                     /*!< SLV7CLRA (Bit 5)                                      */
#define HRPWM_SLV3_CAPACER_SLV7CLRA_Msk   (0x20UL)                  /*!< SLV7CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACER_SLV7SETA_Pos   (4UL)                     /*!< SLV7SETA (Bit 4)                                      */
#define HRPWM_SLV3_CAPACER_SLV7SETA_Msk   (0x10UL)                  /*!< SLV7SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACER_SLV6CMPB_Pos   (3UL)                     /*!< SLV6CMPB (Bit 3)                                      */
#define HRPWM_SLV3_CAPACER_SLV6CMPB_Msk   (0x8UL)                   /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACER_SLV6CMPA_Pos   (2UL)                     /*!< SLV6CMPA (Bit 2)                                      */
#define HRPWM_SLV3_CAPACER_SLV6CMPA_Msk   (0x4UL)                   /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACER_SLV6CLRA_Pos   (1UL)                     /*!< SLV6CLRA (Bit 1)                                      */
#define HRPWM_SLV3_CAPACER_SLV6CLRA_Msk   (0x2UL)                   /*!< SLV6CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPACER_SLV6SETA_Pos   (0UL)                     /*!< SLV6SETA (Bit 0)                                      */
#define HRPWM_SLV3_CAPACER_SLV6SETA_Msk   (0x1UL)                   /*!< SLV6SETA (Bitfield-Mask: 0x01)                        */
/* ========================================================  CAPBCR  ========================================================= */
#define HRPWM_SLV3_CAPBCR_SLV5CMPB_Pos    (31UL)                    /*!< SLV5CMPB (Bit 31)                                     */
#define HRPWM_SLV3_CAPBCR_SLV5CMPB_Msk    (0x80000000UL)            /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCR_SLV5CMPA_Pos    (30UL)                    /*!< SLV5CMPA (Bit 30)                                     */
#define HRPWM_SLV3_CAPBCR_SLV5CMPA_Msk    (0x40000000UL)            /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCR_SLV5CLRA_Pos    (29UL)                    /*!< SLV5CLRA (Bit 29)                                     */
#define HRPWM_SLV3_CAPBCR_SLV5CLRA_Msk    (0x20000000UL)            /*!< SLV5CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCR_SLV5SETA_Pos    (28UL)                    /*!< SLV5SETA (Bit 28)                                     */
#define HRPWM_SLV3_CAPBCR_SLV5SETA_Msk    (0x10000000UL)            /*!< SLV5SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCR_SLV4CMPB_Pos    (27UL)                    /*!< SLV4CMPB (Bit 27)                                     */
#define HRPWM_SLV3_CAPBCR_SLV4CMPB_Msk    (0x8000000UL)             /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCR_SLV4CMPA_Pos    (26UL)                    /*!< SLV4CMPA (Bit 26)                                     */
#define HRPWM_SLV3_CAPBCR_SLV4CMPA_Msk    (0x4000000UL)             /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCR_SLV4CLRA_Pos    (25UL)                    /*!< SLV4CLRA (Bit 25)                                     */
#define HRPWM_SLV3_CAPBCR_SLV4CLRA_Msk    (0x2000000UL)             /*!< SLV4CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCR_SLV4SETA_Pos    (24UL)                    /*!< SLV4SETA (Bit 24)                                     */
#define HRPWM_SLV3_CAPBCR_SLV4SETA_Msk    (0x1000000UL)             /*!< SLV4SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCR_SLV2CMPB_Pos    (23UL)                    /*!< SLV2CMPB (Bit 23)                                     */
#define HRPWM_SLV3_CAPBCR_SLV2CMPB_Msk    (0x800000UL)              /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCR_SLV2CMPA_Pos    (22UL)                    /*!< SLV2CMPA (Bit 22)                                     */
#define HRPWM_SLV3_CAPBCR_SLV2CMPA_Msk    (0x400000UL)              /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCR_SLV2CLRA_Pos    (21UL)                    /*!< SLV2CLRA (Bit 21)                                     */
#define HRPWM_SLV3_CAPBCR_SLV2CLRA_Msk    (0x200000UL)              /*!< SLV2CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCR_SLV2SETA_Pos    (20UL)                    /*!< SLV2SETA (Bit 20)                                     */
#define HRPWM_SLV3_CAPBCR_SLV2SETA_Msk    (0x100000UL)              /*!< SLV2SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCR_SLV1CMPB_Pos    (19UL)                    /*!< SLV1CMPB (Bit 19)                                     */
#define HRPWM_SLV3_CAPBCR_SLV1CMPB_Msk    (0x80000UL)               /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCR_SLV1CMPA_Pos    (18UL)                    /*!< SLV1CMPA (Bit 18)                                     */
#define HRPWM_SLV3_CAPBCR_SLV1CMPA_Msk    (0x40000UL)               /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCR_SLV1CLRA_Pos    (17UL)                    /*!< SLV1CLRA (Bit 17)                                     */
#define HRPWM_SLV3_CAPBCR_SLV1CLRA_Msk    (0x20000UL)               /*!< SLV1CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCR_SLV1SETA_Pos    (16UL)                    /*!< SLV1SETA (Bit 16)                                     */
#define HRPWM_SLV3_CAPBCR_SLV1SETA_Msk    (0x10000UL)               /*!< SLV1SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCR_SLV0CMPB_Pos    (15UL)                    /*!< SLV0CMPB (Bit 15)                                     */
#define HRPWM_SLV3_CAPBCR_SLV0CMPB_Msk    (0x8000UL)                /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCR_SLV0CMPA_Pos    (14UL)                    /*!< SLV0CMPA (Bit 14)                                     */
#define HRPWM_SLV3_CAPBCR_SLV0CMPA_Msk    (0x4000UL)                /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCR_SLV0CLRA_Pos    (13UL)                    /*!< SLV0CLRA (Bit 13)                                     */
#define HRPWM_SLV3_CAPBCR_SLV0CLRA_Msk    (0x2000UL)                /*!< SLV0CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCR_SLV0SETA_Pos    (12UL)                    /*!< SLV0SETA (Bit 12)                                     */
#define HRPWM_SLV3_CAPBCR_SLV0SETA_Msk    (0x1000UL)                /*!< SLV0SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCR_EXTEVT9_Pos     (11UL)                    /*!< EXTEVT9 (Bit 11)                                      */
#define HRPWM_SLV3_CAPBCR_EXTEVT9_Msk     (0x800UL)                 /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CAPBCR_EXTEVT8_Pos     (10UL)                    /*!< EXTEVT8 (Bit 10)                                      */
#define HRPWM_SLV3_CAPBCR_EXTEVT8_Msk     (0x400UL)                 /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CAPBCR_EXTEVT7_Pos     (9UL)                     /*!< EXTEVT7 (Bit 9)                                       */
#define HRPWM_SLV3_CAPBCR_EXTEVT7_Msk     (0x200UL)                 /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CAPBCR_EXTEVT6_Pos     (8UL)                     /*!< EXTEVT6 (Bit 8)                                       */
#define HRPWM_SLV3_CAPBCR_EXTEVT6_Msk     (0x100UL)                 /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CAPBCR_EXTEVT5_Pos     (7UL)                     /*!< EXTEVT5 (Bit 7)                                       */
#define HRPWM_SLV3_CAPBCR_EXTEVT5_Msk     (0x80UL)                  /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CAPBCR_EXTEVT4_Pos     (6UL)                     /*!< EXTEVT4 (Bit 6)                                       */
#define HRPWM_SLV3_CAPBCR_EXTEVT4_Msk     (0x40UL)                  /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CAPBCR_EXTEVT3_Pos     (5UL)                     /*!< EXTEVT3 (Bit 5)                                       */
#define HRPWM_SLV3_CAPBCR_EXTEVT3_Msk     (0x20UL)                  /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CAPBCR_EXTEVT2_Pos     (4UL)                     /*!< EXTEVT2 (Bit 4)                                       */
#define HRPWM_SLV3_CAPBCR_EXTEVT2_Msk     (0x10UL)                  /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CAPBCR_EXTEVT1_Pos     (3UL)                     /*!< EXTEVT1 (Bit 3)                                       */
#define HRPWM_SLV3_CAPBCR_EXTEVT1_Msk     (0x8UL)                   /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CAPBCR_EXTEVT0_Pos     (2UL)                     /*!< EXTEVT0 (Bit 2)                                       */
#define HRPWM_SLV3_CAPBCR_EXTEVT0_Msk     (0x4UL)                   /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_CAPBCR_UPDCPT_Pos      (1UL)                     /*!< UPDCPT (Bit 1)                                        */
#define HRPWM_SLV3_CAPBCR_UPDCPT_Msk      (0x2UL)                   /*!< UPDCPT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_CAPBCR_SWCPT_Pos       (0UL)                     /*!< SWCPT (Bit 0)                                         */
#define HRPWM_SLV3_CAPBCR_SWCPT_Msk       (0x1UL)                   /*!< SWCPT (Bitfield-Mask: 0x01)                           */
/* ========================================================  CAPBCER  ======================================================== */
#define HRPWM_SLV3_CAPBCER_SLV7CMPB_Pos   (7UL)                     /*!< SLV7CMPB (Bit 7)                                      */
#define HRPWM_SLV3_CAPBCER_SLV7CMPB_Msk   (0x80UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCER_SLV7CMPA_Pos   (6UL)                     /*!< SLV7CMPA (Bit 6)                                      */
#define HRPWM_SLV3_CAPBCER_SLV7CMPA_Msk   (0x40UL)                  /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCER_SLV7CLRA_Pos   (5UL)                     /*!< SLV7CLRA (Bit 5)                                      */
#define HRPWM_SLV3_CAPBCER_SLV7CLRA_Msk   (0x20UL)                  /*!< SLV7CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCER_SLV7SETA_Pos   (4UL)                     /*!< SLV7SETA (Bit 4)                                      */
#define HRPWM_SLV3_CAPBCER_SLV7SETA_Msk   (0x10UL)                  /*!< SLV7SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCER_SLV6CMPB_Pos   (3UL)                     /*!< SLV6CMPB (Bit 3)                                      */
#define HRPWM_SLV3_CAPBCER_SLV6CMPB_Msk   (0x8UL)                   /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCER_SLV6CMPA_Pos   (2UL)                     /*!< SLV6CMPA (Bit 2)                                      */
#define HRPWM_SLV3_CAPBCER_SLV6CMPA_Msk   (0x4UL)                   /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCER_SLV6CLRA_Pos   (1UL)                     /*!< SLV6CLRA (Bit 1)                                      */
#define HRPWM_SLV3_CAPBCER_SLV6CLRA_Msk   (0x2UL)                   /*!< SLV6CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_CAPBCER_SLV6SETA_Pos   (0UL)                     /*!< SLV6SETA (Bit 0)                                      */
#define HRPWM_SLV3_CAPBCER_SLV6SETA_Msk   (0x1UL)                   /*!< SLV6SETA (Bitfield-Mask: 0x01)                        */
/* =========================================================  OUTR  ========================================================== */
#define HRPWM_SLV3_OUTR_DTEN_Pos          (31UL)                    /*!< DTEN (Bit 31)                                         */
#define HRPWM_SLV3_OUTR_DTEN_Msk          (0x80000000UL)            /*!< DTEN (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_OUTR_DLYPRTEN_Pos      (30UL)                    /*!< DLYPRTEN (Bit 30)                                     */
#define HRPWM_SLV3_OUTR_DLYPRTEN_Msk      (0x40000000UL)            /*!< DLYPRTEN (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV3_OUTR_DLYPRT_Pos        (27UL)                    /*!< DLYPRT (Bit 27)                                       */
#define HRPWM_SLV3_OUTR_DLYPRT_Msk        (0x38000000UL)            /*!< DLYPRT (Bitfield-Mask: 0x07)                          */
#define HRPWM_SLV3_OUTR_BIAR_Pos          (25UL)                    /*!< BIAR (Bit 25)                                         */
#define HRPWM_SLV3_OUTR_BIAR_Msk          (0x2000000UL)             /*!< BIAR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_OUTR_DIDLB_Pos         (22UL)                    /*!< DIDLB (Bit 22)                                        */
#define HRPWM_SLV3_OUTR_DIDLB_Msk         (0x400000UL)              /*!< DIDLB (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_OUTR_IDLEMB_Pos        (21UL)                    /*!< IDLEMB (Bit 21)                                       */
#define HRPWM_SLV3_OUTR_IDLEMB_Msk        (0x200000UL)              /*!< IDLEMB (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_OUTR_CHPB_Pos          (20UL)                    /*!< CHPB (Bit 20)                                         */
#define HRPWM_SLV3_OUTR_CHPB_Msk          (0x100000UL)              /*!< CHPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_OUTR_IDLESB_Pos        (19UL)                    /*!< IDLESB (Bit 19)                                       */
#define HRPWM_SLV3_OUTR_IDLESB_Msk        (0x80000UL)               /*!< IDLESB (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_OUTR_FAULTB_Pos        (17UL)                    /*!< FAULTB (Bit 17)                                       */
#define HRPWM_SLV3_OUTR_FAULTB_Msk        (0x60000UL)               /*!< FAULTB (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV3_OUTR_POLB_Pos          (16UL)                    /*!< POLB (Bit 16)                                         */
#define HRPWM_SLV3_OUTR_POLB_Msk          (0x10000UL)               /*!< POLB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_OUTR_DIDLA_Pos         (6UL)                     /*!< DIDLA (Bit 6)                                         */
#define HRPWM_SLV3_OUTR_DIDLA_Msk         (0x40UL)                  /*!< DIDLA (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_OUTR_IDLEMA_Pos        (5UL)                     /*!< IDLEMA (Bit 5)                                        */
#define HRPWM_SLV3_OUTR_IDLEMA_Msk        (0x20UL)                  /*!< IDLEMA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_OUTR_CHPA_Pos          (4UL)                     /*!< CHPA (Bit 4)                                          */
#define HRPWM_SLV3_OUTR_CHPA_Msk          (0x10UL)                  /*!< CHPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_OUTR_IDLESA_Pos        (3UL)                     /*!< IDLESA (Bit 3)                                        */
#define HRPWM_SLV3_OUTR_IDLESA_Msk        (0x8UL)                   /*!< IDLESA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_OUTR_FAULTA_Pos        (1UL)                     /*!< FAULTA (Bit 1)                                        */
#define HRPWM_SLV3_OUTR_FAULTA_Msk        (0x6UL)                   /*!< FAULTA (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV3_OUTR_POLA_Pos          (0UL)                     /*!< POLA (Bit 0)                                          */
#define HRPWM_SLV3_OUTR_POLA_Msk          (0x1UL)                   /*!< POLA (Bitfield-Mask: 0x01)                            */
/* =========================================================  FLTR  ========================================================== */
#define HRPWM_SLV3_FLTR_FLT7EN_Pos        (7UL)                     /*!< FLT7EN (Bit 7)                                        */
#define HRPWM_SLV3_FLTR_FLT7EN_Msk        (0x80UL)                  /*!< FLT7EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_FLTR_FLT6EN_Pos        (6UL)                     /*!< FLT6EN (Bit 6)                                        */
#define HRPWM_SLV3_FLTR_FLT6EN_Msk        (0x40UL)                  /*!< FLT6EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_FLTR_FLT5EN_Pos        (5UL)                     /*!< FLT5EN (Bit 5)                                        */
#define HRPWM_SLV3_FLTR_FLT5EN_Msk        (0x20UL)                  /*!< FLT5EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_FLTR_FLT4EN_Pos        (4UL)                     /*!< FLT4EN (Bit 4)                                        */
#define HRPWM_SLV3_FLTR_FLT4EN_Msk        (0x10UL)                  /*!< FLT4EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_FLTR_FLT3EN_Pos        (3UL)                     /*!< FLT3EN (Bit 3)                                        */
#define HRPWM_SLV3_FLTR_FLT3EN_Msk        (0x8UL)                   /*!< FLT3EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_FLTR_FLT2EN_Pos        (2UL)                     /*!< FLT2EN (Bit 2)                                        */
#define HRPWM_SLV3_FLTR_FLT2EN_Msk        (0x4UL)                   /*!< FLT2EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_FLTR_FLT1EN_Pos        (1UL)                     /*!< FLT1EN (Bit 1)                                        */
#define HRPWM_SLV3_FLTR_FLT1EN_Msk        (0x2UL)                   /*!< FLT1EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_FLTR_FLT0EN_Pos        (0UL)                     /*!< FLT0EN (Bit 0)                                        */
#define HRPWM_SLV3_FLTR_FLT0EN_Msk        (0x1UL)                   /*!< FLT0EN (Bitfield-Mask: 0x01)                          */
/* =========================================================  DMAUR  ========================================================= */
#define HRPWM_SLV3_DMAUR_FLTR_Pos         (29UL)                    /*!< FLTR (Bit 29)                                         */
#define HRPWM_SLV3_DMAUR_FLTR_Msk         (0x20000000UL)            /*!< FLTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_DMAUR_OUTR_Pos         (28UL)                    /*!< OUTR (Bit 28)                                         */
#define HRPWM_SLV3_DMAUR_OUTR_Msk         (0x10000000UL)            /*!< OUTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_DMAUR_CAPBCER_Pos      (27UL)                    /*!< CAPBCER (Bit 27)                                      */
#define HRPWM_SLV3_DMAUR_CAPBCER_Msk      (0x8000000UL)             /*!< CAPBCER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_DMAUR_CAPBCR_Pos       (26UL)                    /*!< CAPBCR (Bit 26)                                       */
#define HRPWM_SLV3_DMAUR_CAPBCR_Msk       (0x4000000UL)             /*!< CAPBCR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_DMAUR_CAPACER_Pos      (25UL)                    /*!< CAPACER (Bit 25)                                      */
#define HRPWM_SLV3_DMAUR_CAPACER_Msk      (0x2000000UL)             /*!< CAPACER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_DMAUR_CAPACR_Pos       (24UL)                    /*!< CAPACR (Bit 24)                                       */
#define HRPWM_SLV3_DMAUR_CAPACR_Msk       (0x1000000UL)             /*!< CAPACR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_DMAUR_CHPR_Pos         (23UL)                    /*!< CHPR (Bit 23)                                         */
#define HRPWM_SLV3_DMAUR_CHPR_Msk         (0x800000UL)              /*!< CHPR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_DMAUR_RSTER_Pos        (22UL)                    /*!< RSTER (Bit 22)                                        */
#define HRPWM_SLV3_DMAUR_RSTER_Msk        (0x400000UL)              /*!< RSTER (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_DMAUR_RSTR_Pos         (21UL)                    /*!< RSTR (Bit 21)                                         */
#define HRPWM_SLV3_DMAUR_RSTR_Msk         (0x200000UL)              /*!< RSTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_DMAUR_EEFR2_Pos        (20UL)                    /*!< EEFR2 (Bit 20)                                        */
#define HRPWM_SLV3_DMAUR_EEFR2_Msk        (0x100000UL)              /*!< EEFR2 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_DMAUR_EEFR1_Pos        (19UL)                    /*!< EEFR1 (Bit 19)                                        */
#define HRPWM_SLV3_DMAUR_EEFR1_Msk        (0x80000UL)               /*!< EEFR1 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_DMAUR_EEFR0_Pos        (18UL)                    /*!< EEFR0 (Bit 18)                                        */
#define HRPWM_SLV3_DMAUR_EEFR0_Msk        (0x40000UL)               /*!< EEFR0 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_DMAUR_CLRBR_Pos        (17UL)                    /*!< CLRBR (Bit 17)                                        */
#define HRPWM_SLV3_DMAUR_CLRBR_Msk        (0x20000UL)               /*!< CLRBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_DMAUR_SETBR_Pos        (16UL)                    /*!< SETBR (Bit 16)                                        */
#define HRPWM_SLV3_DMAUR_SETBR_Msk        (0x10000UL)               /*!< SETBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_DMAUR_CLRAR_Pos        (15UL)                    /*!< CLRAR (Bit 15)                                        */
#define HRPWM_SLV3_DMAUR_CLRAR_Msk        (0x8000UL)                /*!< CLRAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_DMAUR_SETAR_Pos        (14UL)                    /*!< SETAR (Bit 14)                                        */
#define HRPWM_SLV3_DMAUR_SETAR_Msk        (0x4000UL)                /*!< SETAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_DMAUR_DTR_Pos          (13UL)                    /*!< DTR (Bit 13)                                          */
#define HRPWM_SLV3_DMAUR_DTR_Msk          (0x2000UL)                /*!< DTR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV3_DMAUR_CAPBR_Pos        (12UL)                    /*!< CAPBR (Bit 12)                                        */
#define HRPWM_SLV3_DMAUR_CAPBR_Msk        (0x1000UL)                /*!< CAPBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_DMAUR_CAPAR_Pos        (11UL)                    /*!< CAPAR (Bit 11)                                        */
#define HRPWM_SLV3_DMAUR_CAPAR_Msk        (0x800UL)                 /*!< CAPAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_DMAUR_CMPDR_Pos        (10UL)                    /*!< CMPDR (Bit 10)                                        */
#define HRPWM_SLV3_DMAUR_CMPDR_Msk        (0x400UL)                 /*!< CMPDR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_DMAUR_CMPCR_Pos        (9UL)                     /*!< CMPCR (Bit 9)                                         */
#define HRPWM_SLV3_DMAUR_CMPCR_Msk        (0x200UL)                 /*!< CMPCR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_DMAUR_CMPBR_Pos        (8UL)                     /*!< CMPBR (Bit 8)                                         */
#define HRPWM_SLV3_DMAUR_CMPBR_Msk        (0x100UL)                 /*!< CMPBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_DMAUR_CMPAR_Pos        (7UL)                     /*!< CMPAR (Bit 7)                                         */
#define HRPWM_SLV3_DMAUR_CMPAR_Msk        (0x80UL)                  /*!< CMPAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV3_DMAUR_REPR_Pos         (6UL)                     /*!< REPR (Bit 6)                                          */
#define HRPWM_SLV3_DMAUR_REPR_Msk         (0x40UL)                  /*!< REPR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_DMAUR_PERR_Pos         (5UL)                     /*!< PERR (Bit 5)                                          */
#define HRPWM_SLV3_DMAUR_PERR_Msk         (0x20UL)                  /*!< PERR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_DMAUR_CNTR_Pos         (4UL)                     /*!< CNTR (Bit 4)                                          */
#define HRPWM_SLV3_DMAUR_CNTR_Msk         (0x10UL)                  /*!< CNTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV3_DMAUR_PWMDIER_Pos      (3UL)                     /*!< PWMDIER (Bit 3)                                       */
#define HRPWM_SLV3_DMAUR_PWMDIER_Msk      (0x8UL)                   /*!< PWMDIER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV3_DMAUR_PWMISR_Pos       (2UL)                     /*!< PWMISR (Bit 2)                                        */
#define HRPWM_SLV3_DMAUR_PWMISR_Msk       (0x4UL)                   /*!< PWMISR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_DMAUR_PWMCR1_Pos       (1UL)                     /*!< PWMCR1 (Bit 1)                                        */
#define HRPWM_SLV3_DMAUR_PWMCR1_Msk       (0x2UL)                   /*!< PWMCR1 (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV3_DMAUR_PWMCR0_Pos       (0UL)                     /*!< PWMCR0 (Bit 0)                                        */
#define HRPWM_SLV3_DMAUR_PWMCR0_Msk       (0x1UL)                   /*!< PWMCR0 (Bitfield-Mask: 0x01)                          */
/* =========================================================  DMADR  ========================================================= */
#define HRPWM_SLV3_DMADR_DMADR_Pos        (0UL)                     /*!< DMADR (Bit 0)                                         */
#define HRPWM_SLV3_DMADR_DMADR_Msk        (0xffffffffUL)            /*!< DMADR (Bitfield-Mask: 0xffffffff)                     */


/* =========================================================================================================================== */
/* ================                                        HRPWM_SLV4                                         ================ */
/* =========================================================================================================================== */

/* ========================================================  PWMCR0  ========================================================= */
#define HRPWM_SLV4_PWMCR0_UPDGAT_Pos      (28UL)                    /*!< UPDGAT (Bit 28)                                       */
#define HRPWM_SLV4_PWMCR0_UPDGAT_Msk      (0xf0000000UL)            /*!< UPDGAT (Bitfield-Mask: 0x0f)                          */
#define HRPWM_SLV4_PWMCR0_UPDREP_Pos      (27UL)                    /*!< UPDREP (Bit 27)                                       */
#define HRPWM_SLV4_PWMCR0_UPDREP_Msk      (0x8000000UL)             /*!< UPDREP (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMCR0_UPDRST_Pos      (26UL)                    /*!< UPDRST (Bit 26)                                       */
#define HRPWM_SLV4_PWMCR0_UPDRST_Msk      (0x4000000UL)             /*!< UPDRST (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMCR0_PREEN_Pos       (25UL)                    /*!< PREEN (Bit 25)                                        */
#define HRPWM_SLV4_PWMCR0_PREEN_Msk       (0x2000000UL)             /*!< PREEN (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_PWMCR0_DACSYNC_Pos     (23UL)                    /*!< DACSYNC (Bit 23)                                      */
#define HRPWM_SLV4_PWMCR0_DACSYNC_Msk     (0x1800000UL)             /*!< DACSYNC (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV4_PWMCR0_GTCMPC_Pos      (22UL)                    /*!< GTCMPC (Bit 22)                                       */
#define HRPWM_SLV4_PWMCR0_GTCMPC_Msk      (0x400000UL)              /*!< GTCMPC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMCR0_GTCMPA_Pos      (21UL)                    /*!< GTCMPA (Bit 21)                                       */
#define HRPWM_SLV4_PWMCR0_GTCMPA_Msk      (0x200000UL)              /*!< GTCMPA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMCR0_TRGHLF_Pos      (20UL)                    /*!< TRGHLF (Bit 20)                                       */
#define HRPWM_SLV4_PWMCR0_TRGHLF_Msk      (0x100000UL)              /*!< TRGHLF (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMCR0_DELCMPD_Pos     (18UL)                    /*!< DELCMPD (Bit 18)                                      */
#define HRPWM_SLV4_PWMCR0_DELCMPD_Msk     (0xc0000UL)               /*!< DELCMPD (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV4_PWMCR0_DELCMPB_Pos     (16UL)                    /*!< DELCMPB (Bit 16)                                      */
#define HRPWM_SLV4_PWMCR0_DELCMPB_Msk     (0x30000UL)               /*!< DELCMPB (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV4_PWMCR0_SYNCSTRT_Pos    (11UL)                    /*!< SYNCSTRT (Bit 11)                                     */
#define HRPWM_SLV4_PWMCR0_SYNCSTRT_Msk    (0x800UL)                 /*!< SYNCSTRT (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_PWMCR0_SYNCRST_Pos     (10UL)                    /*!< SYNCRST (Bit 10)                                      */
#define HRPWM_SLV4_PWMCR0_SYNCRST_Msk     (0x400UL)                 /*!< SYNCRST (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_PWMCR0_RSYNCU_Pos      (9UL)                     /*!< RSYNCU (Bit 9)                                        */
#define HRPWM_SLV4_PWMCR0_RSYNCU_Msk      (0x200UL)                 /*!< RSYNCU (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMCR0_PSHPLL_Pos      (8UL)                     /*!< PSHPLL (Bit 8)                                        */
#define HRPWM_SLV4_PWMCR0_PSHPLL_Msk      (0x100UL)                 /*!< PSHPLL (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMCR0_INTLVD_Pos      (6UL)                     /*!< INTLVD (Bit 6)                                        */
#define HRPWM_SLV4_PWMCR0_INTLVD_Msk      (0xc0UL)                  /*!< INTLVD (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV4_PWMCR0_HALF_Pos        (5UL)                     /*!< HALF (Bit 5)                                          */
#define HRPWM_SLV4_PWMCR0_HALF_Msk        (0x20UL)                  /*!< HALF (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMCR0_RETRIG_Pos      (4UL)                     /*!< RETRIG (Bit 4)                                        */
#define HRPWM_SLV4_PWMCR0_RETRIG_Msk      (0x10UL)                  /*!< RETRIG (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMCR0_CONT_Pos        (3UL)                     /*!< CONT (Bit 3)                                          */
#define HRPWM_SLV4_PWMCR0_CONT_Msk        (0x8UL)                   /*!< CONT (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMCR0_CKPSC_Pos       (0UL)                     /*!< CKPSC (Bit 0)                                         */
#define HRPWM_SLV4_PWMCR0_CKPSC_Msk       (0x7UL)                   /*!< CKPSC (Bitfield-Mask: 0x07)                           */
/* ========================================================  PWMCR1  ========================================================= */
#define HRPWM_SLV4_PWMCR1_BDMADIS_Pos     (31UL)                    /*!< BDMADIS (Bit 31)                                      */
#define HRPWM_SLV4_PWMCR1_BDMADIS_Msk     (0x80000000UL)            /*!< BDMADIS (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_PWMCR1_UPD7_Pos        (24UL)                    /*!< UPD7 (Bit 24)                                         */
#define HRPWM_SLV4_PWMCR1_UPD7_Msk        (0x1000000UL)             /*!< UPD7 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMCR1_UPD6_Pos        (23UL)                    /*!< UPD6 (Bit 23)                                         */
#define HRPWM_SLV4_PWMCR1_UPD6_Msk        (0x800000UL)              /*!< UPD6 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMCR1_UPD5_Pos        (22UL)                    /*!< UPD5 (Bit 22)                                         */
#define HRPWM_SLV4_PWMCR1_UPD5_Msk        (0x400000UL)              /*!< UPD5 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMCR1_UPD4_Pos        (21UL)                    /*!< UPD4 (Bit 21)                                         */
#define HRPWM_SLV4_PWMCR1_UPD4_Msk        (0x200000UL)              /*!< UPD4 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMCR1_UPD3_Pos        (20UL)                    /*!< UPD3 (Bit 20)                                         */
#define HRPWM_SLV4_PWMCR1_UPD3_Msk        (0x100000UL)              /*!< UPD3 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMCR1_UPD2_Pos        (19UL)                    /*!< UPD2 (Bit 19)                                         */
#define HRPWM_SLV4_PWMCR1_UPD2_Msk        (0x80000UL)               /*!< UPD2 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMCR1_UPD1_Pos        (18UL)                    /*!< UPD1 (Bit 18)                                         */
#define HRPWM_SLV4_PWMCR1_UPD1_Msk        (0x40000UL)               /*!< UPD1 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMCR1_UPD0_Pos        (17UL)                    /*!< UPD0 (Bit 17)                                         */
#define HRPWM_SLV4_PWMCR1_UPD0_Msk        (0x20000UL)               /*!< UPD0 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMCR1_MUPD_Pos        (16UL)                    /*!< MUPD (Bit 16)                                         */
#define HRPWM_SLV4_PWMCR1_MUPD_Msk        (0x10000UL)               /*!< MUPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMCR1_FLTROM_Pos      (14UL)                    /*!< FLTROM (Bit 14)                                       */
#define HRPWM_SLV4_PWMCR1_FLTROM_Msk      (0xc000UL)                /*!< FLTROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV4_PWMCR1_EEVROM_Pos      (12UL)                    /*!< EEVROM (Bit 12)                                       */
#define HRPWM_SLV4_PWMCR1_EEVROM_Msk      (0x3000UL)                /*!< EEVROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV4_PWMCR1_ADROM_Pos       (10UL)                    /*!< ADROM (Bit 10)                                        */
#define HRPWM_SLV4_PWMCR1_ADROM_Msk       (0xc00UL)                 /*!< ADROM (Bitfield-Mask: 0x03)                           */
#define HRPWM_SLV4_PWMCR1_OUTROM_Pos      (8UL)                     /*!< OUTROM (Bit 8)                                        */
#define HRPWM_SLV4_PWMCR1_OUTROM_Msk      (0x300UL)                 /*!< OUTROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV4_PWMCR1_ROM_Pos         (6UL)                     /*!< ROM (Bit 6)                                           */
#define HRPWM_SLV4_PWMCR1_ROM_Msk         (0xc0UL)                  /*!< ROM (Bitfield-Mask: 0x03)                             */
#define HRPWM_SLV4_PWMCR1_CAPBM_Pos       (5UL)                     /*!< CAPBM (Bit 5)                                         */
#define HRPWM_SLV4_PWMCR1_CAPBM_Msk       (0x20UL)                  /*!< CAPBM (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_PWMCR1_UDM_Pos         (4UL)                     /*!< UDM (Bit 4)                                           */
#define HRPWM_SLV4_PWMCR1_UDM_Msk         (0x10UL)                  /*!< UDM (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV4_PWMCR1_CAPAM_Pos       (3UL)                     /*!< CAPAM (Bit 3)                                         */
#define HRPWM_SLV4_PWMCR1_CAPAM_Msk       (0x8UL)                   /*!< CAPAM (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_PWMCR1_DCDR_Pos        (2UL)                     /*!< DCDR (Bit 2)                                          */
#define HRPWM_SLV4_PWMCR1_DCDR_Msk        (0x4UL)                   /*!< DCDR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMCR1_DCDS_Pos        (1UL)                     /*!< DCDS (Bit 1)                                          */
#define HRPWM_SLV4_PWMCR1_DCDS_Msk        (0x2UL)                   /*!< DCDS (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMCR1_DCDE_Pos        (0UL)                     /*!< DCDE (Bit 0)                                          */
#define HRPWM_SLV4_PWMCR1_DCDE_Msk        (0x1UL)                   /*!< DCDE (Bitfield-Mask: 0x01)                            */
/* ========================================================  PWMISR  ========================================================= */
#define HRPWM_SLV4_PWMISR_OUTB_Pos        (21UL)                    /*!< OUTB (Bit 21)                                         */
#define HRPWM_SLV4_PWMISR_OUTB_Msk        (0x200000UL)              /*!< OUTB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMISR_OUTA_Pos        (20UL)                    /*!< OUTA (Bit 20)                                         */
#define HRPWM_SLV4_PWMISR_OUTA_Msk        (0x100000UL)              /*!< OUTA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMISR_OUTBSTA_Pos     (19UL)                    /*!< OUTBSTA (Bit 19)                                      */
#define HRPWM_SLV4_PWMISR_OUTBSTA_Msk     (0x80000UL)               /*!< OUTBSTA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_PWMISR_OUTASTA_Pos     (18UL)                    /*!< OUTASTA (Bit 18)                                      */
#define HRPWM_SLV4_PWMISR_OUTASTA_Msk     (0x40000UL)               /*!< OUTASTA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_PWMISR_IPPSTA_Pos      (17UL)                    /*!< IPPSTA (Bit 17)                                       */
#define HRPWM_SLV4_PWMISR_IPPSTA_Msk      (0x20000UL)               /*!< IPPSTA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMISR_CPPSTA_Pos      (16UL)                    /*!< CPPSTA (Bit 16)                                       */
#define HRPWM_SLV4_PWMISR_CPPSTA_Msk      (0x10000UL)               /*!< CPPSTA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMISR_DLYPRT_Pos      (14UL)                    /*!< DLYPRT (Bit 14)                                       */
#define HRPWM_SLV4_PWMISR_DLYPRT_Msk      (0x4000UL)                /*!< DLYPRT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMISR_CAPB_Pos        (13UL)                    /*!< CAPB (Bit 13)                                         */
#define HRPWM_SLV4_PWMISR_CAPB_Msk        (0x2000UL)                /*!< CAPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMISR_CAPA_Pos        (12UL)                    /*!< CAPA (Bit 12)                                         */
#define HRPWM_SLV4_PWMISR_CAPA_Msk        (0x1000UL)                /*!< CAPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMISR_REP_Pos         (11UL)                    /*!< REP (Bit 11)                                          */
#define HRPWM_SLV4_PWMISR_REP_Msk         (0x800UL)                 /*!< REP (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV4_PWMISR_RST_Pos         (10UL)                    /*!< RST (Bit 10)                                          */
#define HRPWM_SLV4_PWMISR_RST_Msk         (0x400UL)                 /*!< RST (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV4_PWMISR_CLRB_Pos        (9UL)                     /*!< CLRB (Bit 9)                                          */
#define HRPWM_SLV4_PWMISR_CLRB_Msk        (0x200UL)                 /*!< CLRB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMISR_SETB_Pos        (8UL)                     /*!< SETB (Bit 8)                                          */
#define HRPWM_SLV4_PWMISR_SETB_Msk        (0x100UL)                 /*!< SETB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMISR_CLRA_Pos        (7UL)                     /*!< CLRA (Bit 7)                                          */
#define HRPWM_SLV4_PWMISR_CLRA_Msk        (0x80UL)                  /*!< CLRA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMISR_SETA_Pos        (6UL)                     /*!< SETA (Bit 6)                                          */
#define HRPWM_SLV4_PWMISR_SETA_Msk        (0x40UL)                  /*!< SETA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMISR_UPD_Pos         (5UL)                     /*!< UPD (Bit 5)                                           */
#define HRPWM_SLV4_PWMISR_UPD_Msk         (0x20UL)                  /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV4_PWMISR_PER_Pos         (4UL)                     /*!< PER (Bit 4)                                           */
#define HRPWM_SLV4_PWMISR_PER_Msk         (0x10UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV4_PWMISR_CMPD_Pos        (3UL)                     /*!< CMPD (Bit 3)                                          */
#define HRPWM_SLV4_PWMISR_CMPD_Msk        (0x8UL)                   /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMISR_CMPC_Pos        (2UL)                     /*!< CMPC (Bit 2)                                          */
#define HRPWM_SLV4_PWMISR_CMPC_Msk        (0x4UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMISR_CMPB_Pos        (1UL)                     /*!< CMPB (Bit 1)                                          */
#define HRPWM_SLV4_PWMISR_CMPB_Msk        (0x2UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_PWMISR_CMPA_Pos        (0UL)                     /*!< CMPA (Bit 0)                                          */
#define HRPWM_SLV4_PWMISR_CMPA_Msk        (0x1UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
/* ========================================================  PWMDIER  ======================================================== */
#define HRPWM_SLV4_PWMDIER_DLYPRTDE_Pos   (30UL)                    /*!< DLYPRTDE (Bit 30)                                     */
#define HRPWM_SLV4_PWMDIER_DLYPRTDE_Msk   (0x40000000UL)            /*!< DLYPRTDE (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_PWMDIER_CAPBDE_Pos     (29UL)                    /*!< CAPBDE (Bit 29)                                       */
#define HRPWM_SLV4_PWMDIER_CAPBDE_Msk     (0x20000000UL)            /*!< CAPBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMDIER_CAPADE_Pos     (28UL)                    /*!< CAPADE (Bit 28)                                       */
#define HRPWM_SLV4_PWMDIER_CAPADE_Msk     (0x10000000UL)            /*!< CAPADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMDIER_REPDE_Pos      (27UL)                    /*!< REPDE (Bit 27)                                        */
#define HRPWM_SLV4_PWMDIER_REPDE_Msk      (0x8000000UL)             /*!< REPDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_PWMDIER_RSTDE_Pos      (26UL)                    /*!< RSTDE (Bit 26)                                        */
#define HRPWM_SLV4_PWMDIER_RSTDE_Msk      (0x4000000UL)             /*!< RSTDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_PWMDIER_CLRBDE_Pos     (25UL)                    /*!< CLRBDE (Bit 25)                                       */
#define HRPWM_SLV4_PWMDIER_CLRBDE_Msk     (0x2000000UL)             /*!< CLRBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMDIER_SETBDE_Pos     (24UL)                    /*!< SETBDE (Bit 24)                                       */
#define HRPWM_SLV4_PWMDIER_SETBDE_Msk     (0x1000000UL)             /*!< SETBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMDIER_CLRADE_Pos     (23UL)                    /*!< CLRADE (Bit 23)                                       */
#define HRPWM_SLV4_PWMDIER_CLRADE_Msk     (0x800000UL)              /*!< CLRADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMDIER_SETADE_Pos     (22UL)                    /*!< SETADE (Bit 22)                                       */
#define HRPWM_SLV4_PWMDIER_SETADE_Msk     (0x400000UL)              /*!< SETADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMDIER_UPDDE_Pos      (21UL)                    /*!< UPDDE (Bit 21)                                        */
#define HRPWM_SLV4_PWMDIER_UPDDE_Msk      (0x200000UL)              /*!< UPDDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_PWMDIER_PERDE_Pos      (20UL)                    /*!< PERDE (Bit 20)                                        */
#define HRPWM_SLV4_PWMDIER_PERDE_Msk      (0x100000UL)              /*!< PERDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_PWMDIER_CMPDDE_Pos     (19UL)                    /*!< CMPDDE (Bit 19)                                       */
#define HRPWM_SLV4_PWMDIER_CMPDDE_Msk     (0x80000UL)               /*!< CMPDDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMDIER_CMPCDE_Pos     (18UL)                    /*!< CMPCDE (Bit 18)                                       */
#define HRPWM_SLV4_PWMDIER_CMPCDE_Msk     (0x40000UL)               /*!< CMPCDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMDIER_CMPBDE_Pos     (17UL)                    /*!< CMPBDE (Bit 17)                                       */
#define HRPWM_SLV4_PWMDIER_CMPBDE_Msk     (0x20000UL)               /*!< CMPBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMDIER_CMPADE_Pos     (16UL)                    /*!< CMPADE (Bit 16)                                       */
#define HRPWM_SLV4_PWMDIER_CMPADE_Msk     (0x10000UL)               /*!< CMPADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMDIER_DLYPRTIE_Pos   (14UL)                    /*!< DLYPRTIE (Bit 14)                                     */
#define HRPWM_SLV4_PWMDIER_DLYPRTIE_Msk   (0x4000UL)                /*!< DLYPRTIE (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_PWMDIER_CAPBIE_Pos     (13UL)                    /*!< CAPBIE (Bit 13)                                       */
#define HRPWM_SLV4_PWMDIER_CAPBIE_Msk     (0x2000UL)                /*!< CAPBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMDIER_CAPAIE_Pos     (12UL)                    /*!< CAPAIE (Bit 12)                                       */
#define HRPWM_SLV4_PWMDIER_CAPAIE_Msk     (0x1000UL)                /*!< CAPAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMDIER_REPIE_Pos      (11UL)                    /*!< REPIE (Bit 11)                                        */
#define HRPWM_SLV4_PWMDIER_REPIE_Msk      (0x800UL)                 /*!< REPIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_PWMDIER_RSTIE_Pos      (10UL)                    /*!< RSTIE (Bit 10)                                        */
#define HRPWM_SLV4_PWMDIER_RSTIE_Msk      (0x400UL)                 /*!< RSTIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_PWMDIER_CLRBIE_Pos     (9UL)                     /*!< CLRBIE (Bit 9)                                        */
#define HRPWM_SLV4_PWMDIER_CLRBIE_Msk     (0x200UL)                 /*!< CLRBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMDIER_SETBIE_Pos     (8UL)                     /*!< SETBIE (Bit 8)                                        */
#define HRPWM_SLV4_PWMDIER_SETBIE_Msk     (0x100UL)                 /*!< SETBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMDIER_CLRAIE_Pos     (7UL)                     /*!< CLRAIE (Bit 7)                                        */
#define HRPWM_SLV4_PWMDIER_CLRAIE_Msk     (0x80UL)                  /*!< CLRAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMDIER_SETAIE_Pos     (6UL)                     /*!< SETAIE (Bit 6)                                        */
#define HRPWM_SLV4_PWMDIER_SETAIE_Msk     (0x40UL)                  /*!< SETAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMDIER_UPDIE_Pos      (5UL)                     /*!< UPDIE (Bit 5)                                         */
#define HRPWM_SLV4_PWMDIER_UPDIE_Msk      (0x20UL)                  /*!< UPDIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_PWMDIER_PERIE_Pos      (4UL)                     /*!< PERIE (Bit 4)                                         */
#define HRPWM_SLV4_PWMDIER_PERIE_Msk      (0x10UL)                  /*!< PERIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_PWMDIER_CMPDIE_Pos     (3UL)                     /*!< CMPDIE (Bit 3)                                        */
#define HRPWM_SLV4_PWMDIER_CMPDIE_Msk     (0x8UL)                   /*!< CMPDIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMDIER_CMPCIE_Pos     (2UL)                     /*!< CMPCIE (Bit 2)                                        */
#define HRPWM_SLV4_PWMDIER_CMPCIE_Msk     (0x4UL)                   /*!< CMPCIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMDIER_CMPBIE_Pos     (1UL)                     /*!< CMPBIE (Bit 1)                                        */
#define HRPWM_SLV4_PWMDIER_CMPBIE_Msk     (0x2UL)                   /*!< CMPBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_PWMDIER_CMPAIE_Pos     (0UL)                     /*!< CMPAIE (Bit 0)                                        */
#define HRPWM_SLV4_PWMDIER_CMPAIE_Msk     (0x1UL)                   /*!< CMPAIE (Bitfield-Mask: 0x01)                          */
/* =========================================================  CNTR  ========================================================== */
#define HRPWM_SLV4_CNTR_CNTWR_Pos         (19UL)                    /*!< CNTWR (Bit 19)                                        */
#define HRPWM_SLV4_CNTR_CNTWR_Msk         (0x80000UL)               /*!< CNTWR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_CNTR_CNTRD_Pos         (18UL)                    /*!< CNTRD (Bit 18)                                        */
#define HRPWM_SLV4_CNTR_CNTRD_Msk         (0x40000UL)               /*!< CNTRD (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_CNTR_CNT_Pos           (0UL)                     /*!< CNT (Bit 0)                                           */
#define HRPWM_SLV4_CNTR_CNT_Msk           (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* =========================================================  PERR  ========================================================== */
#define HRPWM_SLV4_PERR_PER_Pos           (0UL)                     /*!< PER (Bit 0)                                           */
#define HRPWM_SLV4_PERR_PER_Msk           (0xffffUL)                /*!< PER (Bitfield-Mask: 0xffff)                           */
/* =========================================================  REPR  ========================================================== */
#define HRPWM_SLV4_REPR_REP_Pos           (0UL)                     /*!< REP (Bit 0)                                           */
#define HRPWM_SLV4_REPR_REP_Msk           (0xffUL)                  /*!< REP (Bitfield-Mask: 0xff)                             */
/* =========================================================  CMPAR  ========================================================= */
#define HRPWM_SLV4_CMPAR_CMPA_Pos         (0UL)                     /*!< CMPA (Bit 0)                                          */
#define HRPWM_SLV4_CMPAR_CMPA_Msk         (0xffffUL)                /*!< CMPA (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPBR  ========================================================= */
#define HRPWM_SLV4_CMPBR_CMPB_Pos         (0UL)                     /*!< CMPB (Bit 0)                                          */
#define HRPWM_SLV4_CMPBR_CMPB_Msk         (0xffffUL)                /*!< CMPB (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPCR  ========================================================= */
#define HRPWM_SLV4_CMPCR_CMPC_Pos         (0UL)                     /*!< CMPC (Bit 0)                                          */
#define HRPWM_SLV4_CMPCR_CMPC_Msk         (0xffffUL)                /*!< CMPC (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPDR  ========================================================= */
#define HRPWM_SLV4_CMPDR_CMPD_Pos         (0UL)                     /*!< CMPD (Bit 0)                                          */
#define HRPWM_SLV4_CMPDR_CMPD_Msk         (0xffffUL)                /*!< CMPD (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CAPAR  ========================================================= */
#define HRPWM_SLV4_CAPAR_DIR_Pos          (16UL)                    /*!< DIR (Bit 16)                                          */
#define HRPWM_SLV4_CAPAR_DIR_Msk          (0x10000UL)               /*!< DIR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV4_CAPAR_CAPA_Pos         (0UL)                     /*!< CAPA (Bit 0)                                          */
#define HRPWM_SLV4_CAPAR_CAPA_Msk         (0xffffUL)                /*!< CAPA (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CAPBR  ========================================================= */
#define HRPWM_SLV4_CAPBR_DIR_Pos          (16UL)                    /*!< DIR (Bit 16)                                          */
#define HRPWM_SLV4_CAPBR_DIR_Msk          (0x10000UL)               /*!< DIR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV4_CAPBR_CAPB_Pos         (0UL)                     /*!< CAPB (Bit 0)                                          */
#define HRPWM_SLV4_CAPBR_CAPB_Msk         (0xffffUL)                /*!< CAPB (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  DTR  ========================================================== */
#define HRPWM_SLV4_DTR_SDTF_Pos           (28UL)                    /*!< SDTF (Bit 28)                                         */
#define HRPWM_SLV4_DTR_SDTF_Msk           (0x10000000UL)            /*!< SDTF (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_DTR_DTF_Pos            (16UL)                    /*!< DTF (Bit 16)                                          */
#define HRPWM_SLV4_DTR_DTF_Msk            (0xfff0000UL)             /*!< DTF (Bitfield-Mask: 0xfff)                            */
#define HRPWM_SLV4_DTR_SDTR_Pos           (12UL)                    /*!< SDTR (Bit 12)                                         */
#define HRPWM_SLV4_DTR_SDTR_Msk           (0x1000UL)                /*!< SDTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_DTR_DTR_Pos            (0UL)                     /*!< DTR (Bit 0)                                           */
#define HRPWM_SLV4_DTR_DTR_Msk            (0xfffUL)                 /*!< DTR (Bitfield-Mask: 0xfff)                            */
/* =========================================================  SETAR  ========================================================= */
#define HRPWM_SLV4_SETAR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV4_SETAR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV4_SETAR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV4_SETAR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_SETAR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV4_SETAR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_SETAR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV4_SETAR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_SETAR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV4_SETAR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_SETAR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV4_SETAR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_SETAR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV4_SETAR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_SETAR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV4_SETAR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_SETAR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV4_SETAR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_SETAR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV4_SETAR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_SETAR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV4_SETAR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_SETAR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV4_SETAR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_SETAR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV4_SETAR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_SETAR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV4_SETAR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_SETAR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV4_SETAR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_SETAR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV4_SETAR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_SETAR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV4_SETAR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_SETAR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV4_SETAR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV4_SETAR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV4_SETAR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_SETAR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV4_SETAR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_SETAR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV4_SETAR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_SETAR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV4_SETAR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_SETAR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV4_SETAR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  CLRAR  ========================================================= */
#define HRPWM_SLV4_CLRAR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV4_CLRAR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV4_CLRAR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV4_CLRAR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_CLRAR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV4_CLRAR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CLRAR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV4_CLRAR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CLRAR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV4_CLRAR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CLRAR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV4_CLRAR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CLRAR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV4_CLRAR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CLRAR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV4_CLRAR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CLRAR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV4_CLRAR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CLRAR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV4_CLRAR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CLRAR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV4_CLRAR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CLRAR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV4_CLRAR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CLRAR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV4_CLRAR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_CLRAR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV4_CLRAR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CLRAR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV4_CLRAR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CLRAR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV4_CLRAR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CLRAR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV4_CLRAR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CLRAR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV4_CLRAR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV4_CLRAR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV4_CLRAR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_CLRAR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV4_CLRAR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_CLRAR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV4_CLRAR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_CLRAR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV4_CLRAR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_CLRAR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV4_CLRAR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  SETBR  ========================================================= */
#define HRPWM_SLV4_SETBR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV4_SETBR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV4_SETBR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV4_SETBR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_SETBR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV4_SETBR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_SETBR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV4_SETBR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_SETBR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV4_SETBR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_SETBR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV4_SETBR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_SETBR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV4_SETBR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_SETBR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV4_SETBR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_SETBR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV4_SETBR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_SETBR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV4_SETBR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_SETBR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV4_SETBR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_SETBR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV4_SETBR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_SETBR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV4_SETBR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_SETBR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV4_SETBR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_SETBR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV4_SETBR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_SETBR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV4_SETBR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_SETBR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV4_SETBR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_SETBR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV4_SETBR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV4_SETBR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV4_SETBR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_SETBR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV4_SETBR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_SETBR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV4_SETBR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_SETBR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV4_SETBR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_SETBR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV4_SETBR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  CLRBR  ========================================================= */
#define HRPWM_SLV4_CLRBR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV4_CLRBR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV4_CLRBR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV4_CLRBR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_CLRBR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV4_CLRBR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CLRBR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV4_CLRBR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CLRBR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV4_CLRBR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CLRBR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV4_CLRBR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CLRBR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV4_CLRBR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CLRBR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV4_CLRBR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CLRBR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV4_CLRBR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CLRBR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV4_CLRBR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CLRBR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV4_CLRBR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CLRBR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV4_CLRBR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CLRBR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV4_CLRBR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_CLRBR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV4_CLRBR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CLRBR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV4_CLRBR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CLRBR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV4_CLRBR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CLRBR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV4_CLRBR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CLRBR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV4_CLRBR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV4_CLRBR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV4_CLRBR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_CLRBR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV4_CLRBR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_CLRBR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV4_CLRBR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_CLRBR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV4_CLRBR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_CLRBR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV4_CLRBR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  EEFR0  ========================================================= */
#define HRPWM_SLV4_EEFR0_EE4FLTR_Pos      (21UL)                    /*!< EE4FLTR (Bit 21)                                      */
#define HRPWM_SLV4_EEFR0_EE4FLTR_Msk      (0x1e00000UL)             /*!< EE4FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV4_EEFR0_EE4LTCH_Pos      (20UL)                    /*!< EE4LTCH (Bit 20)                                      */
#define HRPWM_SLV4_EEFR0_EE4LTCH_Msk      (0x100000UL)              /*!< EE4LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_EEFR0_EE3FLTR_Pos      (16UL)                    /*!< EE3FLTR (Bit 16)                                      */
#define HRPWM_SLV4_EEFR0_EE3FLTR_Msk      (0xf0000UL)               /*!< EE3FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV4_EEFR0_EE3LTCH_Pos      (15UL)                    /*!< EE3LTCH (Bit 15)                                      */
#define HRPWM_SLV4_EEFR0_EE3LTCH_Msk      (0x8000UL)                /*!< EE3LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_EEFR0_EE2FLTR_Pos      (11UL)                    /*!< EE2FLTR (Bit 11)                                      */
#define HRPWM_SLV4_EEFR0_EE2FLTR_Msk      (0x7800UL)                /*!< EE2FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV4_EEFR0_EE2LTCH_Pos      (10UL)                    /*!< EE2LTCH (Bit 10)                                      */
#define HRPWM_SLV4_EEFR0_EE2LTCH_Msk      (0x400UL)                 /*!< EE2LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_EEFR0_EE1FLTR_Pos      (6UL)                     /*!< EE1FLTR (Bit 6)                                       */
#define HRPWM_SLV4_EEFR0_EE1FLTR_Msk      (0x3c0UL)                 /*!< EE1FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV4_EEFR0_EE1LTCH_Pos      (5UL)                     /*!< EE1LTCH (Bit 5)                                       */
#define HRPWM_SLV4_EEFR0_EE1LTCH_Msk      (0x20UL)                  /*!< EE1LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_EEFR0_EE0FLTR_Pos      (1UL)                     /*!< EE0FLTR (Bit 1)                                       */
#define HRPWM_SLV4_EEFR0_EE0FLTR_Msk      (0x1eUL)                  /*!< EE0FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV4_EEFR0_EE0LTCH_Pos      (0UL)                     /*!< EE0LTCH (Bit 0)                                       */
#define HRPWM_SLV4_EEFR0_EE0LTCH_Msk      (0x1UL)                   /*!< EE0LTCH (Bitfield-Mask: 0x01)                         */
/* =========================================================  EEFR1  ========================================================= */
#define HRPWM_SLV4_EEFR1_EE9FLTR_Pos      (21UL)                    /*!< EE9FLTR (Bit 21)                                      */
#define HRPWM_SLV4_EEFR1_EE9FLTR_Msk      (0x1e00000UL)             /*!< EE9FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV4_EEFR1_EE9LTCH_Pos      (20UL)                    /*!< EE9LTCH (Bit 20)                                      */
#define HRPWM_SLV4_EEFR1_EE9LTCH_Msk      (0x100000UL)              /*!< EE9LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_EEFR1_EE8FLTR_Pos      (16UL)                    /*!< EE8FLTR (Bit 16)                                      */
#define HRPWM_SLV4_EEFR1_EE8FLTR_Msk      (0xf0000UL)               /*!< EE8FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV4_EEFR1_EE8LTCH_Pos      (15UL)                    /*!< EE8LTCH (Bit 15)                                      */
#define HRPWM_SLV4_EEFR1_EE8LTCH_Msk      (0x8000UL)                /*!< EE8LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_EEFR1_EE7FLTR_Pos      (11UL)                    /*!< EE7FLTR (Bit 11)                                      */
#define HRPWM_SLV4_EEFR1_EE7FLTR_Msk      (0x7800UL)                /*!< EE7FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV4_EEFR1_EE7LTCH_Pos      (10UL)                    /*!< EE7LTCH (Bit 10)                                      */
#define HRPWM_SLV4_EEFR1_EE7LTCH_Msk      (0x400UL)                 /*!< EE7LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_EEFR1_EE6FLTR_Pos      (6UL)                     /*!< EE6FLTR (Bit 6)                                       */
#define HRPWM_SLV4_EEFR1_EE6FLTR_Msk      (0x3c0UL)                 /*!< EE6FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV4_EEFR1_EE6LTCH_Pos      (5UL)                     /*!< EE6LTCH (Bit 5)                                       */
#define HRPWM_SLV4_EEFR1_EE6LTCH_Msk      (0x20UL)                  /*!< EE6LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_EEFR1_EE5FLTR_Pos      (1UL)                     /*!< EE5FLTR (Bit 1)                                       */
#define HRPWM_SLV4_EEFR1_EE5FLTR_Msk      (0x1eUL)                  /*!< EE5FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV4_EEFR1_EE5LTCH_Pos      (0UL)                     /*!< EE5LTCH (Bit 0)                                       */
#define HRPWM_SLV4_EEFR1_EE5LTCH_Msk      (0x1UL)                   /*!< EE5LTCH (Bitfield-Mask: 0x01)                         */
/* =========================================================  EEFR2  ========================================================= */
#define HRPWM_SLV4_EEFR2_EEVACNT_Pos      (8UL)                     /*!< EEVACNT (Bit 8)                                       */
#define HRPWM_SLV4_EEFR2_EEVACNT_Msk      (0x3f00UL)                /*!< EEVACNT (Bitfield-Mask: 0x3f)                         */
#define HRPWM_SLV4_EEFR2_EEVASEL_Pos      (4UL)                     /*!< EEVASEL (Bit 4)                                       */
#define HRPWM_SLV4_EEFR2_EEVASEL_Msk      (0xf0UL)                  /*!< EEVASEL (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV4_EEFR2_EEVARSTM_Pos     (2UL)                     /*!< EEVARSTM (Bit 2)                                      */
#define HRPWM_SLV4_EEFR2_EEVARSTM_Msk     (0x4UL)                   /*!< EEVARSTM (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_EEFR2_EEVACRES_Pos     (1UL)                     /*!< EEVACRES (Bit 1)                                      */
#define HRPWM_SLV4_EEFR2_EEVACRES_Msk     (0x2UL)                   /*!< EEVACRES (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_EEFR2_EEVACE_Pos       (0UL)                     /*!< EEVACE (Bit 0)                                        */
#define HRPWM_SLV4_EEFR2_EEVACE_Msk       (0x1UL)                   /*!< EEVACE (Bitfield-Mask: 0x01)                          */
/* =========================================================  RSTR  ========================================================== */
#define HRPWM_SLV4_RSTR_SLV5CMPB_Pos      (31UL)                    /*!< SLV5CMPB (Bit 31)                                     */
#define HRPWM_SLV4_RSTR_SLV5CMPB_Msk      (0x80000000UL)            /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_RSTR_SLV3CMPD_Pos      (30UL)                    /*!< SLV3CMPD (Bit 30)                                     */
#define HRPWM_SLV4_RSTR_SLV3CMPD_Msk      (0x40000000UL)            /*!< SLV3CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_RSTR_SLV3CMPB_Pos      (29UL)                    /*!< SLV3CMPB (Bit 29)                                     */
#define HRPWM_SLV4_RSTR_SLV3CMPB_Msk      (0x20000000UL)            /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_RSTR_SLV3CMPA_Pos      (28UL)                    /*!< SLV3CMPA (Bit 28)                                     */
#define HRPWM_SLV4_RSTR_SLV3CMPA_Msk      (0x10000000UL)            /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_RSTR_SLV2CMPD_Pos      (27UL)                    /*!< SLV2CMPD (Bit 27)                                     */
#define HRPWM_SLV4_RSTR_SLV2CMPD_Msk      (0x8000000UL)             /*!< SLV2CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_RSTR_SLV2CMPB_Pos      (26UL)                    /*!< SLV2CMPB (Bit 26)                                     */
#define HRPWM_SLV4_RSTR_SLV2CMPB_Msk      (0x4000000UL)             /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_RSTR_SLV2CMPA_Pos      (25UL)                    /*!< SLV2CMPA (Bit 25)                                     */
#define HRPWM_SLV4_RSTR_SLV2CMPA_Msk      (0x2000000UL)             /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_RSTR_SLV1CMPD_Pos      (24UL)                    /*!< SLV1CMPD (Bit 24)                                     */
#define HRPWM_SLV4_RSTR_SLV1CMPD_Msk      (0x1000000UL)             /*!< SLV1CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_RSTR_SLV1CMPB_Pos      (23UL)                    /*!< SLV1CMPB (Bit 23)                                     */
#define HRPWM_SLV4_RSTR_SLV1CMPB_Msk      (0x800000UL)              /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_RSTR_SLV1CMPA_Pos      (22UL)                    /*!< SLV1CMPA (Bit 22)                                     */
#define HRPWM_SLV4_RSTR_SLV1CMPA_Msk      (0x400000UL)              /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_RSTR_SLV0CMPD_Pos      (21UL)                    /*!< SLV0CMPD (Bit 21)                                     */
#define HRPWM_SLV4_RSTR_SLV0CMPD_Msk      (0x200000UL)              /*!< SLV0CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_RSTR_SLV0CMPB_Pos      (20UL)                    /*!< SLV0CMPB (Bit 20)                                     */
#define HRPWM_SLV4_RSTR_SLV0CMPB_Msk      (0x100000UL)              /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_RSTR_SLV0CMPA_Pos      (19UL)                    /*!< SLV0CMPA (Bit 19)                                     */
#define HRPWM_SLV4_RSTR_SLV0CMPA_Msk      (0x80000UL)               /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_RSTR_SLVCMPD_Pos       (18UL)                    /*!< SLVCMPD (Bit 18)                                      */
#define HRPWM_SLV4_RSTR_SLVCMPD_Msk       (0x40000UL)               /*!< SLVCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_RSTR_SLVCMPB_Pos       (17UL)                    /*!< SLVCMPB (Bit 17)                                      */
#define HRPWM_SLV4_RSTR_SLVCMPB_Msk       (0x20000UL)               /*!< SLVCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_RSTR_SLVUPD_Pos        (16UL)                    /*!< SLVUPD (Bit 16)                                       */
#define HRPWM_SLV4_RSTR_SLVUPD_Msk        (0x10000UL)               /*!< SLVUPD (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_RSTR_EXTEVT9_Pos       (15UL)                    /*!< EXTEVT9 (Bit 15)                                      */
#define HRPWM_SLV4_RSTR_EXTEVT9_Msk       (0x8000UL)                /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_RSTR_EXTEVT8_Pos       (14UL)                    /*!< EXTEVT8 (Bit 14)                                      */
#define HRPWM_SLV4_RSTR_EXTEVT8_Msk       (0x4000UL)                /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_RSTR_EXTEVT7_Pos       (13UL)                    /*!< EXTEVT7 (Bit 13)                                      */
#define HRPWM_SLV4_RSTR_EXTEVT7_Msk       (0x2000UL)                /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_RSTR_EXTEVT6_Pos       (12UL)                    /*!< EXTEVT6 (Bit 12)                                      */
#define HRPWM_SLV4_RSTR_EXTEVT6_Msk       (0x1000UL)                /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_RSTR_EXTEVT5_Pos       (11UL)                    /*!< EXTEVT5 (Bit 11)                                      */
#define HRPWM_SLV4_RSTR_EXTEVT5_Msk       (0x800UL)                 /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_RSTR_EXTEVT4_Pos       (10UL)                    /*!< EXTEVT4 (Bit 10)                                      */
#define HRPWM_SLV4_RSTR_EXTEVT4_Msk       (0x400UL)                 /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_RSTR_EXTEVT3_Pos       (9UL)                     /*!< EXTEVT3 (Bit 9)                                       */
#define HRPWM_SLV4_RSTR_EXTEVT3_Msk       (0x200UL)                 /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_RSTR_EXTEVT2_Pos       (8UL)                     /*!< EXTEVT2 (Bit 8)                                       */
#define HRPWM_SLV4_RSTR_EXTEVT2_Msk       (0x100UL)                 /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_RSTR_EXTEVT1_Pos       (7UL)                     /*!< EXTEVT1 (Bit 7)                                       */
#define HRPWM_SLV4_RSTR_EXTEVT1_Msk       (0x80UL)                  /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_RSTR_EXTEVT0_Pos       (6UL)                     /*!< EXTEVT0 (Bit 6)                                       */
#define HRPWM_SLV4_RSTR_EXTEVT0_Msk       (0x40UL)                  /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_RSTR_MSTPER_Pos        (5UL)                     /*!< MSTPER (Bit 5)                                        */
#define HRPWM_SLV4_RSTR_MSTPER_Msk        (0x20UL)                  /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_RSTR_MSTCMPD_Pos       (4UL)                     /*!< MSTCMPD (Bit 4)                                       */
#define HRPWM_SLV4_RSTR_MSTCMPD_Msk       (0x10UL)                  /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_RSTR_MSTCMPC_Pos       (3UL)                     /*!< MSTCMPC (Bit 3)                                       */
#define HRPWM_SLV4_RSTR_MSTCMPC_Msk       (0x8UL)                   /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_RSTR_MSTCMPB_Pos       (2UL)                     /*!< MSTCMPB (Bit 2)                                       */
#define HRPWM_SLV4_RSTR_MSTCMPB_Msk       (0x4UL)                   /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_RSTR_MSTCMPA_Pos       (1UL)                     /*!< MSTCMPA (Bit 1)                                       */
#define HRPWM_SLV4_RSTR_MSTCMPA_Msk       (0x2UL)                   /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_RSTR_SLV5CMPA_Pos      (0UL)                     /*!< SLV5CMPA (Bit 0)                                      */
#define HRPWM_SLV4_RSTR_SLV5CMPA_Msk      (0x1UL)                   /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
/* =========================================================  RSTER  ========================================================= */
#define HRPWM_SLV4_RSTER_SLV7CMPD_Pos     (5UL)                     /*!< SLV7CMPD (Bit 5)                                      */
#define HRPWM_SLV4_RSTER_SLV7CMPD_Msk     (0x20UL)                  /*!< SLV7CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_RSTER_SLV7CMPB_Pos     (4UL)                     /*!< SLV7CMPB (Bit 4)                                      */
#define HRPWM_SLV4_RSTER_SLV7CMPB_Msk     (0x10UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_RSTER_SLV7CMPA_Pos     (3UL)                     /*!< SLV7CMPA (Bit 3)                                      */
#define HRPWM_SLV4_RSTER_SLV7CMPA_Msk     (0x8UL)                   /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_RSTER_SLV6CMPD_Pos     (2UL)                     /*!< SLV6CMPD (Bit 2)                                      */
#define HRPWM_SLV4_RSTER_SLV6CMPD_Msk     (0x4UL)                   /*!< SLV6CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_RSTER_SLV6CMPB_Pos     (1UL)                     /*!< SLV6CMPB (Bit 1)                                      */
#define HRPWM_SLV4_RSTER_SLV6CMPB_Msk     (0x2UL)                   /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_RSTER_SLV6CMPA_Pos     (0UL)                     /*!< SLV6CMPA (Bit 0)                                      */
#define HRPWM_SLV4_RSTER_SLV6CMPA_Msk     (0x1UL)                   /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
/* =========================================================  CHPR  ========================================================== */
#define HRPWM_SLV4_CHPR_STRPW_Pos         (12UL)                    /*!< STRPW (Bit 12)                                        */
#define HRPWM_SLV4_CHPR_STRPW_Msk         (0xf000UL)                /*!< STRPW (Bitfield-Mask: 0x0f)                           */
#define HRPWM_SLV4_CHPR_CARDTY_Pos        (6UL)                     /*!< CARDTY (Bit 6)                                        */
#define HRPWM_SLV4_CHPR_CARDTY_Msk        (0x1c0UL)                 /*!< CARDTY (Bitfield-Mask: 0x07)                          */
#define HRPWM_SLV4_CHPR_CARFRQ_Pos        (0UL)                     /*!< CARFRQ (Bit 0)                                        */
#define HRPWM_SLV4_CHPR_CARFRQ_Msk        (0xfUL)                   /*!< CARFRQ (Bitfield-Mask: 0x0f)                          */
/* ========================================================  CAPACR  ========================================================= */
#define HRPWM_SLV4_CAPACR_SLV5CMPB_Pos    (31UL)                    /*!< SLV5CMPB (Bit 31)                                     */
#define HRPWM_SLV4_CAPACR_SLV5CMPB_Msk    (0x80000000UL)            /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACR_SLV5CMPA_Pos    (30UL)                    /*!< SLV5CMPA (Bit 30)                                     */
#define HRPWM_SLV4_CAPACR_SLV5CMPA_Msk    (0x40000000UL)            /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACR_SLV5CLRA_Pos    (29UL)                    /*!< SLV5CLRA (Bit 29)                                     */
#define HRPWM_SLV4_CAPACR_SLV5CLRA_Msk    (0x20000000UL)            /*!< SLV5CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACR_SLV5SETA_Pos    (28UL)                    /*!< SLV5SETA (Bit 28)                                     */
#define HRPWM_SLV4_CAPACR_SLV5SETA_Msk    (0x10000000UL)            /*!< SLV5SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACR_SLV3CMPB_Pos    (27UL)                    /*!< SLV3CMPB (Bit 27)                                     */
#define HRPWM_SLV4_CAPACR_SLV3CMPB_Msk    (0x8000000UL)             /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACR_SLV3CMPA_Pos    (26UL)                    /*!< SLV3CMPA (Bit 26)                                     */
#define HRPWM_SLV4_CAPACR_SLV3CMPA_Msk    (0x4000000UL)             /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACR_SLV3CLRA_Pos    (25UL)                    /*!< SLV3CLRA (Bit 25)                                     */
#define HRPWM_SLV4_CAPACR_SLV3CLRA_Msk    (0x2000000UL)             /*!< SLV3CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACR_SLV3SETA_Pos    (24UL)                    /*!< SLV3SETA (Bit 24)                                     */
#define HRPWM_SLV4_CAPACR_SLV3SETA_Msk    (0x1000000UL)             /*!< SLV3SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACR_SLV2CMPB_Pos    (23UL)                    /*!< SLV2CMPB (Bit 23)                                     */
#define HRPWM_SLV4_CAPACR_SLV2CMPB_Msk    (0x800000UL)              /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACR_SLV2CMPA_Pos    (22UL)                    /*!< SLV2CMPA (Bit 22)                                     */
#define HRPWM_SLV4_CAPACR_SLV2CMPA_Msk    (0x400000UL)              /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACR_SLV2CLRA_Pos    (21UL)                    /*!< SLV2CLRA (Bit 21)                                     */
#define HRPWM_SLV4_CAPACR_SLV2CLRA_Msk    (0x200000UL)              /*!< SLV2CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACR_SLV2SETA_Pos    (20UL)                    /*!< SLV2SETA (Bit 20)                                     */
#define HRPWM_SLV4_CAPACR_SLV2SETA_Msk    (0x100000UL)              /*!< SLV2SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACR_SLV1CMPB_Pos    (19UL)                    /*!< SLV1CMPB (Bit 19)                                     */
#define HRPWM_SLV4_CAPACR_SLV1CMPB_Msk    (0x80000UL)               /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACR_SLV1CMPA_Pos    (18UL)                    /*!< SLV1CMPA (Bit 18)                                     */
#define HRPWM_SLV4_CAPACR_SLV1CMPA_Msk    (0x40000UL)               /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACR_SLV1CLRA_Pos    (17UL)                    /*!< SLV1CLRA (Bit 17)                                     */
#define HRPWM_SLV4_CAPACR_SLV1CLRA_Msk    (0x20000UL)               /*!< SLV1CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACR_SLV1SETA_Pos    (16UL)                    /*!< SLV1SETA (Bit 16)                                     */
#define HRPWM_SLV4_CAPACR_SLV1SETA_Msk    (0x10000UL)               /*!< SLV1SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACR_SLV0CMPB_Pos    (15UL)                    /*!< SLV0CMPB (Bit 15)                                     */
#define HRPWM_SLV4_CAPACR_SLV0CMPB_Msk    (0x8000UL)                /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACR_SLV0CMPA_Pos    (14UL)                    /*!< SLV0CMPA (Bit 14)                                     */
#define HRPWM_SLV4_CAPACR_SLV0CMPA_Msk    (0x4000UL)                /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACR_SLV0CLRA_Pos    (13UL)                    /*!< SLV0CLRA (Bit 13)                                     */
#define HRPWM_SLV4_CAPACR_SLV0CLRA_Msk    (0x2000UL)                /*!< SLV0CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACR_SLV0SETA_Pos    (12UL)                    /*!< SLV0SETA (Bit 12)                                     */
#define HRPWM_SLV4_CAPACR_SLV0SETA_Msk    (0x1000UL)                /*!< SLV0SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACR_EXTEVT9_Pos     (11UL)                    /*!< EXTEVT9 (Bit 11)                                      */
#define HRPWM_SLV4_CAPACR_EXTEVT9_Msk     (0x800UL)                 /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CAPACR_EXTEVT8_Pos     (10UL)                    /*!< EXTEVT8 (Bit 10)                                      */
#define HRPWM_SLV4_CAPACR_EXTEVT8_Msk     (0x400UL)                 /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CAPACR_EXTEVT7_Pos     (9UL)                     /*!< EXTEVT7 (Bit 9)                                       */
#define HRPWM_SLV4_CAPACR_EXTEVT7_Msk     (0x200UL)                 /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CAPACR_EXTEVT6_Pos     (8UL)                     /*!< EXTEVT6 (Bit 8)                                       */
#define HRPWM_SLV4_CAPACR_EXTEVT6_Msk     (0x100UL)                 /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CAPACR_EXTEVT5_Pos     (7UL)                     /*!< EXTEVT5 (Bit 7)                                       */
#define HRPWM_SLV4_CAPACR_EXTEVT5_Msk     (0x80UL)                  /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CAPACR_EXTEVT4_Pos     (6UL)                     /*!< EXTEVT4 (Bit 6)                                       */
#define HRPWM_SLV4_CAPACR_EXTEVT4_Msk     (0x40UL)                  /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CAPACR_EXTEVT3_Pos     (5UL)                     /*!< EXTEVT3 (Bit 5)                                       */
#define HRPWM_SLV4_CAPACR_EXTEVT3_Msk     (0x20UL)                  /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CAPACR_EXTEVT2_Pos     (4UL)                     /*!< EXTEVT2 (Bit 4)                                       */
#define HRPWM_SLV4_CAPACR_EXTEVT2_Msk     (0x10UL)                  /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CAPACR_EXTEVT1_Pos     (3UL)                     /*!< EXTEVT1 (Bit 3)                                       */
#define HRPWM_SLV4_CAPACR_EXTEVT1_Msk     (0x8UL)                   /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CAPACR_EXTEVT0_Pos     (2UL)                     /*!< EXTEVT0 (Bit 2)                                       */
#define HRPWM_SLV4_CAPACR_EXTEVT0_Msk     (0x4UL)                   /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CAPACR_UPDCPT_Pos      (1UL)                     /*!< UPDCPT (Bit 1)                                        */
#define HRPWM_SLV4_CAPACR_UPDCPT_Msk      (0x2UL)                   /*!< UPDCPT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_CAPACR_SWCPT_Pos       (0UL)                     /*!< SWCPT (Bit 0)                                         */
#define HRPWM_SLV4_CAPACR_SWCPT_Msk       (0x1UL)                   /*!< SWCPT (Bitfield-Mask: 0x01)                           */
/* ========================================================  CAPACER  ======================================================== */
#define HRPWM_SLV4_CAPACER_SLV7CMPB_Pos   (7UL)                     /*!< SLV7CMPB (Bit 7)                                      */
#define HRPWM_SLV4_CAPACER_SLV7CMPB_Msk   (0x80UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACER_SLV7CMPA_Pos   (6UL)                     /*!< SLV7CMPA (Bit 6)                                      */
#define HRPWM_SLV4_CAPACER_SLV7CMPA_Msk   (0x40UL)                  /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACER_SLV7CLRA_Pos   (5UL)                     /*!< SLV7CLRA (Bit 5)                                      */
#define HRPWM_SLV4_CAPACER_SLV7CLRA_Msk   (0x20UL)                  /*!< SLV7CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACER_SLV7SETA_Pos   (4UL)                     /*!< SLV7SETA (Bit 4)                                      */
#define HRPWM_SLV4_CAPACER_SLV7SETA_Msk   (0x10UL)                  /*!< SLV7SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACER_SLV6CMPB_Pos   (3UL)                     /*!< SLV6CMPB (Bit 3)                                      */
#define HRPWM_SLV4_CAPACER_SLV6CMPB_Msk   (0x8UL)                   /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACER_SLV6CMPA_Pos   (2UL)                     /*!< SLV6CMPA (Bit 2)                                      */
#define HRPWM_SLV4_CAPACER_SLV6CMPA_Msk   (0x4UL)                   /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACER_SLV6CLRA_Pos   (1UL)                     /*!< SLV6CLRA (Bit 1)                                      */
#define HRPWM_SLV4_CAPACER_SLV6CLRA_Msk   (0x2UL)                   /*!< SLV6CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPACER_SLV6SETA_Pos   (0UL)                     /*!< SLV6SETA (Bit 0)                                      */
#define HRPWM_SLV4_CAPACER_SLV6SETA_Msk   (0x1UL)                   /*!< SLV6SETA (Bitfield-Mask: 0x01)                        */
/* ========================================================  CAPBCR  ========================================================= */
#define HRPWM_SLV4_CAPBCR_SLV5CMPB_Pos    (31UL)                    /*!< SLV5CMPB (Bit 31)                                     */
#define HRPWM_SLV4_CAPBCR_SLV5CMPB_Msk    (0x80000000UL)            /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCR_SLV5CMPA_Pos    (30UL)                    /*!< SLV5CMPA (Bit 30)                                     */
#define HRPWM_SLV4_CAPBCR_SLV5CMPA_Msk    (0x40000000UL)            /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCR_SLV5CLRA_Pos    (29UL)                    /*!< SLV5CLRA (Bit 29)                                     */
#define HRPWM_SLV4_CAPBCR_SLV5CLRA_Msk    (0x20000000UL)            /*!< SLV5CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCR_SLV5SETA_Pos    (28UL)                    /*!< SLV5SETA (Bit 28)                                     */
#define HRPWM_SLV4_CAPBCR_SLV5SETA_Msk    (0x10000000UL)            /*!< SLV5SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCR_SLV3CMPB_Pos    (27UL)                    /*!< SLV3CMPB (Bit 27)                                     */
#define HRPWM_SLV4_CAPBCR_SLV3CMPB_Msk    (0x8000000UL)             /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCR_SLV3CMPA_Pos    (26UL)                    /*!< SLV3CMPA (Bit 26)                                     */
#define HRPWM_SLV4_CAPBCR_SLV3CMPA_Msk    (0x4000000UL)             /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCR_SLV3CLRA_Pos    (25UL)                    /*!< SLV3CLRA (Bit 25)                                     */
#define HRPWM_SLV4_CAPBCR_SLV3CLRA_Msk    (0x2000000UL)             /*!< SLV3CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCR_SLV3SETA_Pos    (24UL)                    /*!< SLV3SETA (Bit 24)                                     */
#define HRPWM_SLV4_CAPBCR_SLV3SETA_Msk    (0x1000000UL)             /*!< SLV3SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCR_SLV2CMPB_Pos    (23UL)                    /*!< SLV2CMPB (Bit 23)                                     */
#define HRPWM_SLV4_CAPBCR_SLV2CMPB_Msk    (0x800000UL)              /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCR_SLV2CMPA_Pos    (22UL)                    /*!< SLV2CMPA (Bit 22)                                     */
#define HRPWM_SLV4_CAPBCR_SLV2CMPA_Msk    (0x400000UL)              /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCR_SLV2CLRA_Pos    (21UL)                    /*!< SLV2CLRA (Bit 21)                                     */
#define HRPWM_SLV4_CAPBCR_SLV2CLRA_Msk    (0x200000UL)              /*!< SLV2CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCR_SLV2SETA_Pos    (20UL)                    /*!< SLV2SETA (Bit 20)                                     */
#define HRPWM_SLV4_CAPBCR_SLV2SETA_Msk    (0x100000UL)              /*!< SLV2SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCR_SLV1CMPB_Pos    (19UL)                    /*!< SLV1CMPB (Bit 19)                                     */
#define HRPWM_SLV4_CAPBCR_SLV1CMPB_Msk    (0x80000UL)               /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCR_SLV1CMPA_Pos    (18UL)                    /*!< SLV1CMPA (Bit 18)                                     */
#define HRPWM_SLV4_CAPBCR_SLV1CMPA_Msk    (0x40000UL)               /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCR_SLV1CLRA_Pos    (17UL)                    /*!< SLV1CLRA (Bit 17)                                     */
#define HRPWM_SLV4_CAPBCR_SLV1CLRA_Msk    (0x20000UL)               /*!< SLV1CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCR_SLV1SETA_Pos    (16UL)                    /*!< SLV1SETA (Bit 16)                                     */
#define HRPWM_SLV4_CAPBCR_SLV1SETA_Msk    (0x10000UL)               /*!< SLV1SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCR_SLV0CMPB_Pos    (15UL)                    /*!< SLV0CMPB (Bit 15)                                     */
#define HRPWM_SLV4_CAPBCR_SLV0CMPB_Msk    (0x8000UL)                /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCR_SLV0CMPA_Pos    (14UL)                    /*!< SLV0CMPA (Bit 14)                                     */
#define HRPWM_SLV4_CAPBCR_SLV0CMPA_Msk    (0x4000UL)                /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCR_SLV0CLRA_Pos    (13UL)                    /*!< SLV0CLRA (Bit 13)                                     */
#define HRPWM_SLV4_CAPBCR_SLV0CLRA_Msk    (0x2000UL)                /*!< SLV0CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCR_SLV0SETA_Pos    (12UL)                    /*!< SLV0SETA (Bit 12)                                     */
#define HRPWM_SLV4_CAPBCR_SLV0SETA_Msk    (0x1000UL)                /*!< SLV0SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCR_EXTEVT9_Pos     (11UL)                    /*!< EXTEVT9 (Bit 11)                                      */
#define HRPWM_SLV4_CAPBCR_EXTEVT9_Msk     (0x800UL)                 /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CAPBCR_EXTEVT8_Pos     (10UL)                    /*!< EXTEVT8 (Bit 10)                                      */
#define HRPWM_SLV4_CAPBCR_EXTEVT8_Msk     (0x400UL)                 /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CAPBCR_EXTEVT7_Pos     (9UL)                     /*!< EXTEVT7 (Bit 9)                                       */
#define HRPWM_SLV4_CAPBCR_EXTEVT7_Msk     (0x200UL)                 /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CAPBCR_EXTEVT6_Pos     (8UL)                     /*!< EXTEVT6 (Bit 8)                                       */
#define HRPWM_SLV4_CAPBCR_EXTEVT6_Msk     (0x100UL)                 /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CAPBCR_EXTEVT5_Pos     (7UL)                     /*!< EXTEVT5 (Bit 7)                                       */
#define HRPWM_SLV4_CAPBCR_EXTEVT5_Msk     (0x80UL)                  /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CAPBCR_EXTEVT4_Pos     (6UL)                     /*!< EXTEVT4 (Bit 6)                                       */
#define HRPWM_SLV4_CAPBCR_EXTEVT4_Msk     (0x40UL)                  /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CAPBCR_EXTEVT3_Pos     (5UL)                     /*!< EXTEVT3 (Bit 5)                                       */
#define HRPWM_SLV4_CAPBCR_EXTEVT3_Msk     (0x20UL)                  /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CAPBCR_EXTEVT2_Pos     (4UL)                     /*!< EXTEVT2 (Bit 4)                                       */
#define HRPWM_SLV4_CAPBCR_EXTEVT2_Msk     (0x10UL)                  /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CAPBCR_EXTEVT1_Pos     (3UL)                     /*!< EXTEVT1 (Bit 3)                                       */
#define HRPWM_SLV4_CAPBCR_EXTEVT1_Msk     (0x8UL)                   /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CAPBCR_EXTEVT0_Pos     (2UL)                     /*!< EXTEVT0 (Bit 2)                                       */
#define HRPWM_SLV4_CAPBCR_EXTEVT0_Msk     (0x4UL)                   /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_CAPBCR_UPDCPT_Pos      (1UL)                     /*!< UPDCPT (Bit 1)                                        */
#define HRPWM_SLV4_CAPBCR_UPDCPT_Msk      (0x2UL)                   /*!< UPDCPT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_CAPBCR_SWCPT_Pos       (0UL)                     /*!< SWCPT (Bit 0)                                         */
#define HRPWM_SLV4_CAPBCR_SWCPT_Msk       (0x1UL)                   /*!< SWCPT (Bitfield-Mask: 0x01)                           */
/* ========================================================  CAPBCER  ======================================================== */
#define HRPWM_SLV4_CAPBCER_SLV7CMPB_Pos   (7UL)                     /*!< SLV7CMPB (Bit 7)                                      */
#define HRPWM_SLV4_CAPBCER_SLV7CMPB_Msk   (0x80UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCER_SLV7CMPA_Pos   (6UL)                     /*!< SLV7CMPA (Bit 6)                                      */
#define HRPWM_SLV4_CAPBCER_SLV7CMPA_Msk   (0x40UL)                  /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCER_SLV7CLRA_Pos   (5UL)                     /*!< SLV7CLRA (Bit 5)                                      */
#define HRPWM_SLV4_CAPBCER_SLV7CLRA_Msk   (0x20UL)                  /*!< SLV7CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCER_SLV7SETA_Pos   (4UL)                     /*!< SLV7SETA (Bit 4)                                      */
#define HRPWM_SLV4_CAPBCER_SLV7SETA_Msk   (0x10UL)                  /*!< SLV7SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCER_SLV6CMPB_Pos   (3UL)                     /*!< SLV6CMPB (Bit 3)                                      */
#define HRPWM_SLV4_CAPBCER_SLV6CMPB_Msk   (0x8UL)                   /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCER_SLV6CMPA_Pos   (2UL)                     /*!< SLV6CMPA (Bit 2)                                      */
#define HRPWM_SLV4_CAPBCER_SLV6CMPA_Msk   (0x4UL)                   /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCER_SLV6CLRA_Pos   (1UL)                     /*!< SLV6CLRA (Bit 1)                                      */
#define HRPWM_SLV4_CAPBCER_SLV6CLRA_Msk   (0x2UL)                   /*!< SLV6CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_CAPBCER_SLV6SETA_Pos   (0UL)                     /*!< SLV6SETA (Bit 0)                                      */
#define HRPWM_SLV4_CAPBCER_SLV6SETA_Msk   (0x1UL)                   /*!< SLV6SETA (Bitfield-Mask: 0x01)                        */
/* =========================================================  OUTR  ========================================================== */
#define HRPWM_SLV4_OUTR_DTEN_Pos          (31UL)                    /*!< DTEN (Bit 31)                                         */
#define HRPWM_SLV4_OUTR_DTEN_Msk          (0x80000000UL)            /*!< DTEN (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_OUTR_DLYPRTEN_Pos      (30UL)                    /*!< DLYPRTEN (Bit 30)                                     */
#define HRPWM_SLV4_OUTR_DLYPRTEN_Msk      (0x40000000UL)            /*!< DLYPRTEN (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV4_OUTR_DLYPRT_Pos        (27UL)                    /*!< DLYPRT (Bit 27)                                       */
#define HRPWM_SLV4_OUTR_DLYPRT_Msk        (0x38000000UL)            /*!< DLYPRT (Bitfield-Mask: 0x07)                          */
#define HRPWM_SLV4_OUTR_BIAR_Pos          (25UL)                    /*!< BIAR (Bit 25)                                         */
#define HRPWM_SLV4_OUTR_BIAR_Msk          (0x2000000UL)             /*!< BIAR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_OUTR_DIDLB_Pos         (22UL)                    /*!< DIDLB (Bit 22)                                        */
#define HRPWM_SLV4_OUTR_DIDLB_Msk         (0x400000UL)              /*!< DIDLB (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_OUTR_IDLEMB_Pos        (21UL)                    /*!< IDLEMB (Bit 21)                                       */
#define HRPWM_SLV4_OUTR_IDLEMB_Msk        (0x200000UL)              /*!< IDLEMB (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_OUTR_CHPB_Pos          (20UL)                    /*!< CHPB (Bit 20)                                         */
#define HRPWM_SLV4_OUTR_CHPB_Msk          (0x100000UL)              /*!< CHPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_OUTR_IDLESB_Pos        (19UL)                    /*!< IDLESB (Bit 19)                                       */
#define HRPWM_SLV4_OUTR_IDLESB_Msk        (0x80000UL)               /*!< IDLESB (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_OUTR_FAULTB_Pos        (17UL)                    /*!< FAULTB (Bit 17)                                       */
#define HRPWM_SLV4_OUTR_FAULTB_Msk        (0x60000UL)               /*!< FAULTB (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV4_OUTR_POLB_Pos          (16UL)                    /*!< POLB (Bit 16)                                         */
#define HRPWM_SLV4_OUTR_POLB_Msk          (0x10000UL)               /*!< POLB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_OUTR_DIDLA_Pos         (6UL)                     /*!< DIDLA (Bit 6)                                         */
#define HRPWM_SLV4_OUTR_DIDLA_Msk         (0x40UL)                  /*!< DIDLA (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_OUTR_IDLEMA_Pos        (5UL)                     /*!< IDLEMA (Bit 5)                                        */
#define HRPWM_SLV4_OUTR_IDLEMA_Msk        (0x20UL)                  /*!< IDLEMA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_OUTR_CHPA_Pos          (4UL)                     /*!< CHPA (Bit 4)                                          */
#define HRPWM_SLV4_OUTR_CHPA_Msk          (0x10UL)                  /*!< CHPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_OUTR_IDLESA_Pos        (3UL)                     /*!< IDLESA (Bit 3)                                        */
#define HRPWM_SLV4_OUTR_IDLESA_Msk        (0x8UL)                   /*!< IDLESA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_OUTR_FAULTA_Pos        (1UL)                     /*!< FAULTA (Bit 1)                                        */
#define HRPWM_SLV4_OUTR_FAULTA_Msk        (0x6UL)                   /*!< FAULTA (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV4_OUTR_POLA_Pos          (0UL)                     /*!< POLA (Bit 0)                                          */
#define HRPWM_SLV4_OUTR_POLA_Msk          (0x1UL)                   /*!< POLA (Bitfield-Mask: 0x01)                            */
/* =========================================================  FLTR  ========================================================== */
#define HRPWM_SLV4_FLTR_FLT7EN_Pos        (7UL)                     /*!< FLT7EN (Bit 7)                                        */
#define HRPWM_SLV4_FLTR_FLT7EN_Msk        (0x80UL)                  /*!< FLT7EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_FLTR_FLT6EN_Pos        (6UL)                     /*!< FLT6EN (Bit 6)                                        */
#define HRPWM_SLV4_FLTR_FLT6EN_Msk        (0x40UL)                  /*!< FLT6EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_FLTR_FLT5EN_Pos        (5UL)                     /*!< FLT5EN (Bit 5)                                        */
#define HRPWM_SLV4_FLTR_FLT5EN_Msk        (0x20UL)                  /*!< FLT5EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_FLTR_FLT4EN_Pos        (4UL)                     /*!< FLT4EN (Bit 4)                                        */
#define HRPWM_SLV4_FLTR_FLT4EN_Msk        (0x10UL)                  /*!< FLT4EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_FLTR_FLT3EN_Pos        (3UL)                     /*!< FLT3EN (Bit 3)                                        */
#define HRPWM_SLV4_FLTR_FLT3EN_Msk        (0x8UL)                   /*!< FLT3EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_FLTR_FLT2EN_Pos        (2UL)                     /*!< FLT2EN (Bit 2)                                        */
#define HRPWM_SLV4_FLTR_FLT2EN_Msk        (0x4UL)                   /*!< FLT2EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_FLTR_FLT1EN_Pos        (1UL)                     /*!< FLT1EN (Bit 1)                                        */
#define HRPWM_SLV4_FLTR_FLT1EN_Msk        (0x2UL)                   /*!< FLT1EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_FLTR_FLT0EN_Pos        (0UL)                     /*!< FLT0EN (Bit 0)                                        */
#define HRPWM_SLV4_FLTR_FLT0EN_Msk        (0x1UL)                   /*!< FLT0EN (Bitfield-Mask: 0x01)                          */
/* =========================================================  DMAUR  ========================================================= */
#define HRPWM_SLV4_DMAUR_FLTR_Pos         (29UL)                    /*!< FLTR (Bit 29)                                         */
#define HRPWM_SLV4_DMAUR_FLTR_Msk         (0x20000000UL)            /*!< FLTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_DMAUR_OUTR_Pos         (28UL)                    /*!< OUTR (Bit 28)                                         */
#define HRPWM_SLV4_DMAUR_OUTR_Msk         (0x10000000UL)            /*!< OUTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_DMAUR_CAPBCER_Pos      (27UL)                    /*!< CAPBCER (Bit 27)                                      */
#define HRPWM_SLV4_DMAUR_CAPBCER_Msk      (0x8000000UL)             /*!< CAPBCER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_DMAUR_CAPBCR_Pos       (26UL)                    /*!< CAPBCR (Bit 26)                                       */
#define HRPWM_SLV4_DMAUR_CAPBCR_Msk       (0x4000000UL)             /*!< CAPBCR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_DMAUR_CAPACER_Pos      (25UL)                    /*!< CAPACER (Bit 25)                                      */
#define HRPWM_SLV4_DMAUR_CAPACER_Msk      (0x2000000UL)             /*!< CAPACER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_DMAUR_CAPACR_Pos       (24UL)                    /*!< CAPACR (Bit 24)                                       */
#define HRPWM_SLV4_DMAUR_CAPACR_Msk       (0x1000000UL)             /*!< CAPACR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_DMAUR_CHPR_Pos         (23UL)                    /*!< CHPR (Bit 23)                                         */
#define HRPWM_SLV4_DMAUR_CHPR_Msk         (0x800000UL)              /*!< CHPR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_DMAUR_RSTER_Pos        (22UL)                    /*!< RSTER (Bit 22)                                        */
#define HRPWM_SLV4_DMAUR_RSTER_Msk        (0x400000UL)              /*!< RSTER (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_DMAUR_RSTR_Pos         (21UL)                    /*!< RSTR (Bit 21)                                         */
#define HRPWM_SLV4_DMAUR_RSTR_Msk         (0x200000UL)              /*!< RSTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_DMAUR_EEFR2_Pos        (20UL)                    /*!< EEFR2 (Bit 20)                                        */
#define HRPWM_SLV4_DMAUR_EEFR2_Msk        (0x100000UL)              /*!< EEFR2 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_DMAUR_EEFR1_Pos        (19UL)                    /*!< EEFR1 (Bit 19)                                        */
#define HRPWM_SLV4_DMAUR_EEFR1_Msk        (0x80000UL)               /*!< EEFR1 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_DMAUR_EEFR0_Pos        (18UL)                    /*!< EEFR0 (Bit 18)                                        */
#define HRPWM_SLV4_DMAUR_EEFR0_Msk        (0x40000UL)               /*!< EEFR0 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_DMAUR_CLRBR_Pos        (17UL)                    /*!< CLRBR (Bit 17)                                        */
#define HRPWM_SLV4_DMAUR_CLRBR_Msk        (0x20000UL)               /*!< CLRBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_DMAUR_SETBR_Pos        (16UL)                    /*!< SETBR (Bit 16)                                        */
#define HRPWM_SLV4_DMAUR_SETBR_Msk        (0x10000UL)               /*!< SETBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_DMAUR_CLRAR_Pos        (15UL)                    /*!< CLRAR (Bit 15)                                        */
#define HRPWM_SLV4_DMAUR_CLRAR_Msk        (0x8000UL)                /*!< CLRAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_DMAUR_SETAR_Pos        (14UL)                    /*!< SETAR (Bit 14)                                        */
#define HRPWM_SLV4_DMAUR_SETAR_Msk        (0x4000UL)                /*!< SETAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_DMAUR_DTR_Pos          (13UL)                    /*!< DTR (Bit 13)                                          */
#define HRPWM_SLV4_DMAUR_DTR_Msk          (0x2000UL)                /*!< DTR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV4_DMAUR_CAPBR_Pos        (12UL)                    /*!< CAPBR (Bit 12)                                        */
#define HRPWM_SLV4_DMAUR_CAPBR_Msk        (0x1000UL)                /*!< CAPBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_DMAUR_CAPAR_Pos        (11UL)                    /*!< CAPAR (Bit 11)                                        */
#define HRPWM_SLV4_DMAUR_CAPAR_Msk        (0x800UL)                 /*!< CAPAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_DMAUR_CMPDR_Pos        (10UL)                    /*!< CMPDR (Bit 10)                                        */
#define HRPWM_SLV4_DMAUR_CMPDR_Msk        (0x400UL)                 /*!< CMPDR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_DMAUR_CMPCR_Pos        (9UL)                     /*!< CMPCR (Bit 9)                                         */
#define HRPWM_SLV4_DMAUR_CMPCR_Msk        (0x200UL)                 /*!< CMPCR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_DMAUR_CMPBR_Pos        (8UL)                     /*!< CMPBR (Bit 8)                                         */
#define HRPWM_SLV4_DMAUR_CMPBR_Msk        (0x100UL)                 /*!< CMPBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_DMAUR_CMPAR_Pos        (7UL)                     /*!< CMPAR (Bit 7)                                         */
#define HRPWM_SLV4_DMAUR_CMPAR_Msk        (0x80UL)                  /*!< CMPAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV4_DMAUR_REPR_Pos         (6UL)                     /*!< REPR (Bit 6)                                          */
#define HRPWM_SLV4_DMAUR_REPR_Msk         (0x40UL)                  /*!< REPR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_DMAUR_PERR_Pos         (5UL)                     /*!< PERR (Bit 5)                                          */
#define HRPWM_SLV4_DMAUR_PERR_Msk         (0x20UL)                  /*!< PERR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_DMAUR_CNTR_Pos         (4UL)                     /*!< CNTR (Bit 4)                                          */
#define HRPWM_SLV4_DMAUR_CNTR_Msk         (0x10UL)                  /*!< CNTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV4_DMAUR_PWMDIER_Pos      (3UL)                     /*!< PWMDIER (Bit 3)                                       */
#define HRPWM_SLV4_DMAUR_PWMDIER_Msk      (0x8UL)                   /*!< PWMDIER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV4_DMAUR_PWMISR_Pos       (2UL)                     /*!< PWMISR (Bit 2)                                        */
#define HRPWM_SLV4_DMAUR_PWMISR_Msk       (0x4UL)                   /*!< PWMISR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_DMAUR_PWMCR1_Pos       (1UL)                     /*!< PWMCR1 (Bit 1)                                        */
#define HRPWM_SLV4_DMAUR_PWMCR1_Msk       (0x2UL)                   /*!< PWMCR1 (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV4_DMAUR_PWMCR0_Pos       (0UL)                     /*!< PWMCR0 (Bit 0)                                        */
#define HRPWM_SLV4_DMAUR_PWMCR0_Msk       (0x1UL)                   /*!< PWMCR0 (Bitfield-Mask: 0x01)                          */
/* =========================================================  DMADR  ========================================================= */
#define HRPWM_SLV4_DMADR_DMADR_Pos        (0UL)                     /*!< DMADR (Bit 0)                                         */
#define HRPWM_SLV4_DMADR_DMADR_Msk        (0xffffffffUL)            /*!< DMADR (Bitfield-Mask: 0xffffffff)                     */


/* =========================================================================================================================== */
/* ================                                        HRPWM_SLV5                                         ================ */
/* =========================================================================================================================== */

/* ========================================================  PWMCR0  ========================================================= */
#define HRPWM_SLV5_PWMCR0_UPDGAT_Pos      (28UL)                    /*!< UPDGAT (Bit 28)                                       */
#define HRPWM_SLV5_PWMCR0_UPDGAT_Msk      (0xf0000000UL)            /*!< UPDGAT (Bitfield-Mask: 0x0f)                          */
#define HRPWM_SLV5_PWMCR0_UPDREP_Pos      (27UL)                    /*!< UPDREP (Bit 27)                                       */
#define HRPWM_SLV5_PWMCR0_UPDREP_Msk      (0x8000000UL)             /*!< UPDREP (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMCR0_UPDRST_Pos      (26UL)                    /*!< UPDRST (Bit 26)                                       */
#define HRPWM_SLV5_PWMCR0_UPDRST_Msk      (0x4000000UL)             /*!< UPDRST (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMCR0_PREEN_Pos       (25UL)                    /*!< PREEN (Bit 25)                                        */
#define HRPWM_SLV5_PWMCR0_PREEN_Msk       (0x2000000UL)             /*!< PREEN (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_PWMCR0_DACSYNC_Pos     (23UL)                    /*!< DACSYNC (Bit 23)                                      */
#define HRPWM_SLV5_PWMCR0_DACSYNC_Msk     (0x1800000UL)             /*!< DACSYNC (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV5_PWMCR0_GTCMPC_Pos      (22UL)                    /*!< GTCMPC (Bit 22)                                       */
#define HRPWM_SLV5_PWMCR0_GTCMPC_Msk      (0x400000UL)              /*!< GTCMPC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMCR0_GTCMPA_Pos      (21UL)                    /*!< GTCMPA (Bit 21)                                       */
#define HRPWM_SLV5_PWMCR0_GTCMPA_Msk      (0x200000UL)              /*!< GTCMPA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMCR0_TRGHLF_Pos      (20UL)                    /*!< TRGHLF (Bit 20)                                       */
#define HRPWM_SLV5_PWMCR0_TRGHLF_Msk      (0x100000UL)              /*!< TRGHLF (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMCR0_DELCMPD_Pos     (18UL)                    /*!< DELCMPD (Bit 18)                                      */
#define HRPWM_SLV5_PWMCR0_DELCMPD_Msk     (0xc0000UL)               /*!< DELCMPD (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV5_PWMCR0_DELCMPB_Pos     (16UL)                    /*!< DELCMPB (Bit 16)                                      */
#define HRPWM_SLV5_PWMCR0_DELCMPB_Msk     (0x30000UL)               /*!< DELCMPB (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV5_PWMCR0_SYNCSTRT_Pos    (11UL)                    /*!< SYNCSTRT (Bit 11)                                     */
#define HRPWM_SLV5_PWMCR0_SYNCSTRT_Msk    (0x800UL)                 /*!< SYNCSTRT (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_PWMCR0_SYNCRST_Pos     (10UL)                    /*!< SYNCRST (Bit 10)                                      */
#define HRPWM_SLV5_PWMCR0_SYNCRST_Msk     (0x400UL)                 /*!< SYNCRST (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_PWMCR0_RSYNCU_Pos      (9UL)                     /*!< RSYNCU (Bit 9)                                        */
#define HRPWM_SLV5_PWMCR0_RSYNCU_Msk      (0x200UL)                 /*!< RSYNCU (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMCR0_PSHPLL_Pos      (8UL)                     /*!< PSHPLL (Bit 8)                                        */
#define HRPWM_SLV5_PWMCR0_PSHPLL_Msk      (0x100UL)                 /*!< PSHPLL (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMCR0_INTLVD_Pos      (6UL)                     /*!< INTLVD (Bit 6)                                        */
#define HRPWM_SLV5_PWMCR0_INTLVD_Msk      (0xc0UL)                  /*!< INTLVD (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV5_PWMCR0_HALF_Pos        (5UL)                     /*!< HALF (Bit 5)                                          */
#define HRPWM_SLV5_PWMCR0_HALF_Msk        (0x20UL)                  /*!< HALF (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMCR0_RETRIG_Pos      (4UL)                     /*!< RETRIG (Bit 4)                                        */
#define HRPWM_SLV5_PWMCR0_RETRIG_Msk      (0x10UL)                  /*!< RETRIG (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMCR0_CONT_Pos        (3UL)                     /*!< CONT (Bit 3)                                          */
#define HRPWM_SLV5_PWMCR0_CONT_Msk        (0x8UL)                   /*!< CONT (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMCR0_CKPSC_Pos       (0UL)                     /*!< CKPSC (Bit 0)                                         */
#define HRPWM_SLV5_PWMCR0_CKPSC_Msk       (0x7UL)                   /*!< CKPSC (Bitfield-Mask: 0x07)                           */
/* ========================================================  PWMCR1  ========================================================= */
#define HRPWM_SLV5_PWMCR1_BDMADIS_Pos     (31UL)                    /*!< BDMADIS (Bit 31)                                      */
#define HRPWM_SLV5_PWMCR1_BDMADIS_Msk     (0x80000000UL)            /*!< BDMADIS (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_PWMCR1_UPD7_Pos        (24UL)                    /*!< UPD7 (Bit 24)                                         */
#define HRPWM_SLV5_PWMCR1_UPD7_Msk        (0x1000000UL)             /*!< UPD7 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMCR1_UPD6_Pos        (23UL)                    /*!< UPD6 (Bit 23)                                         */
#define HRPWM_SLV5_PWMCR1_UPD6_Msk        (0x800000UL)              /*!< UPD6 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMCR1_UPD5_Pos        (22UL)                    /*!< UPD5 (Bit 22)                                         */
#define HRPWM_SLV5_PWMCR1_UPD5_Msk        (0x400000UL)              /*!< UPD5 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMCR1_UPD4_Pos        (21UL)                    /*!< UPD4 (Bit 21)                                         */
#define HRPWM_SLV5_PWMCR1_UPD4_Msk        (0x200000UL)              /*!< UPD4 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMCR1_UPD3_Pos        (20UL)                    /*!< UPD3 (Bit 20)                                         */
#define HRPWM_SLV5_PWMCR1_UPD3_Msk        (0x100000UL)              /*!< UPD3 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMCR1_UPD2_Pos        (19UL)                    /*!< UPD2 (Bit 19)                                         */
#define HRPWM_SLV5_PWMCR1_UPD2_Msk        (0x80000UL)               /*!< UPD2 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMCR1_UPD1_Pos        (18UL)                    /*!< UPD1 (Bit 18)                                         */
#define HRPWM_SLV5_PWMCR1_UPD1_Msk        (0x40000UL)               /*!< UPD1 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMCR1_UPD0_Pos        (17UL)                    /*!< UPD0 (Bit 17)                                         */
#define HRPWM_SLV5_PWMCR1_UPD0_Msk        (0x20000UL)               /*!< UPD0 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMCR1_MUPD_Pos        (16UL)                    /*!< MUPD (Bit 16)                                         */
#define HRPWM_SLV5_PWMCR1_MUPD_Msk        (0x10000UL)               /*!< MUPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMCR1_FLTROM_Pos      (14UL)                    /*!< FLTROM (Bit 14)                                       */
#define HRPWM_SLV5_PWMCR1_FLTROM_Msk      (0xc000UL)                /*!< FLTROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV5_PWMCR1_EEVROM_Pos      (12UL)                    /*!< EEVROM (Bit 12)                                       */
#define HRPWM_SLV5_PWMCR1_EEVROM_Msk      (0x3000UL)                /*!< EEVROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV5_PWMCR1_ADROM_Pos       (10UL)                    /*!< ADROM (Bit 10)                                        */
#define HRPWM_SLV5_PWMCR1_ADROM_Msk       (0xc00UL)                 /*!< ADROM (Bitfield-Mask: 0x03)                           */
#define HRPWM_SLV5_PWMCR1_OUTROM_Pos      (8UL)                     /*!< OUTROM (Bit 8)                                        */
#define HRPWM_SLV5_PWMCR1_OUTROM_Msk      (0x300UL)                 /*!< OUTROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV5_PWMCR1_ROM_Pos         (6UL)                     /*!< ROM (Bit 6)                                           */
#define HRPWM_SLV5_PWMCR1_ROM_Msk         (0xc0UL)                  /*!< ROM (Bitfield-Mask: 0x03)                             */
#define HRPWM_SLV5_PWMCR1_CAPBM_Pos       (5UL)                     /*!< CAPBM (Bit 5)                                         */
#define HRPWM_SLV5_PWMCR1_CAPBM_Msk       (0x20UL)                  /*!< CAPBM (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_PWMCR1_UDM_Pos         (4UL)                     /*!< UDM (Bit 4)                                           */
#define HRPWM_SLV5_PWMCR1_UDM_Msk         (0x10UL)                  /*!< UDM (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV5_PWMCR1_CAPAM_Pos       (3UL)                     /*!< CAPAM (Bit 3)                                         */
#define HRPWM_SLV5_PWMCR1_CAPAM_Msk       (0x8UL)                   /*!< CAPAM (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_PWMCR1_DCDR_Pos        (2UL)                     /*!< DCDR (Bit 2)                                          */
#define HRPWM_SLV5_PWMCR1_DCDR_Msk        (0x4UL)                   /*!< DCDR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMCR1_DCDS_Pos        (1UL)                     /*!< DCDS (Bit 1)                                          */
#define HRPWM_SLV5_PWMCR1_DCDS_Msk        (0x2UL)                   /*!< DCDS (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMCR1_DCDE_Pos        (0UL)                     /*!< DCDE (Bit 0)                                          */
#define HRPWM_SLV5_PWMCR1_DCDE_Msk        (0x1UL)                   /*!< DCDE (Bitfield-Mask: 0x01)                            */
/* ========================================================  PWMISR  ========================================================= */
#define HRPWM_SLV5_PWMISR_OUTB_Pos        (21UL)                    /*!< OUTB (Bit 21)                                         */
#define HRPWM_SLV5_PWMISR_OUTB_Msk        (0x200000UL)              /*!< OUTB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMISR_OUTA_Pos        (20UL)                    /*!< OUTA (Bit 20)                                         */
#define HRPWM_SLV5_PWMISR_OUTA_Msk        (0x100000UL)              /*!< OUTA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMISR_OUTBSTA_Pos     (19UL)                    /*!< OUTBSTA (Bit 19)                                      */
#define HRPWM_SLV5_PWMISR_OUTBSTA_Msk     (0x80000UL)               /*!< OUTBSTA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_PWMISR_OUTASTA_Pos     (18UL)                    /*!< OUTASTA (Bit 18)                                      */
#define HRPWM_SLV5_PWMISR_OUTASTA_Msk     (0x40000UL)               /*!< OUTASTA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_PWMISR_IPPSTA_Pos      (17UL)                    /*!< IPPSTA (Bit 17)                                       */
#define HRPWM_SLV5_PWMISR_IPPSTA_Msk      (0x20000UL)               /*!< IPPSTA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMISR_CPPSTA_Pos      (16UL)                    /*!< CPPSTA (Bit 16)                                       */
#define HRPWM_SLV5_PWMISR_CPPSTA_Msk      (0x10000UL)               /*!< CPPSTA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMISR_DLYPRT_Pos      (14UL)                    /*!< DLYPRT (Bit 14)                                       */
#define HRPWM_SLV5_PWMISR_DLYPRT_Msk      (0x4000UL)                /*!< DLYPRT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMISR_CAPB_Pos        (13UL)                    /*!< CAPB (Bit 13)                                         */
#define HRPWM_SLV5_PWMISR_CAPB_Msk        (0x2000UL)                /*!< CAPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMISR_CAPA_Pos        (12UL)                    /*!< CAPA (Bit 12)                                         */
#define HRPWM_SLV5_PWMISR_CAPA_Msk        (0x1000UL)                /*!< CAPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMISR_REP_Pos         (11UL)                    /*!< REP (Bit 11)                                          */
#define HRPWM_SLV5_PWMISR_REP_Msk         (0x800UL)                 /*!< REP (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV5_PWMISR_RST_Pos         (10UL)                    /*!< RST (Bit 10)                                          */
#define HRPWM_SLV5_PWMISR_RST_Msk         (0x400UL)                 /*!< RST (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV5_PWMISR_CLRB_Pos        (9UL)                     /*!< CLRB (Bit 9)                                          */
#define HRPWM_SLV5_PWMISR_CLRB_Msk        (0x200UL)                 /*!< CLRB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMISR_SETB_Pos        (8UL)                     /*!< SETB (Bit 8)                                          */
#define HRPWM_SLV5_PWMISR_SETB_Msk        (0x100UL)                 /*!< SETB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMISR_CLRA_Pos        (7UL)                     /*!< CLRA (Bit 7)                                          */
#define HRPWM_SLV5_PWMISR_CLRA_Msk        (0x80UL)                  /*!< CLRA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMISR_SETA_Pos        (6UL)                     /*!< SETA (Bit 6)                                          */
#define HRPWM_SLV5_PWMISR_SETA_Msk        (0x40UL)                  /*!< SETA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMISR_UPD_Pos         (5UL)                     /*!< UPD (Bit 5)                                           */
#define HRPWM_SLV5_PWMISR_UPD_Msk         (0x20UL)                  /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV5_PWMISR_PER_Pos         (4UL)                     /*!< PER (Bit 4)                                           */
#define HRPWM_SLV5_PWMISR_PER_Msk         (0x10UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV5_PWMISR_CMPD_Pos        (3UL)                     /*!< CMPD (Bit 3)                                          */
#define HRPWM_SLV5_PWMISR_CMPD_Msk        (0x8UL)                   /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMISR_CMPC_Pos        (2UL)                     /*!< CMPC (Bit 2)                                          */
#define HRPWM_SLV5_PWMISR_CMPC_Msk        (0x4UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMISR_CMPB_Pos        (1UL)                     /*!< CMPB (Bit 1)                                          */
#define HRPWM_SLV5_PWMISR_CMPB_Msk        (0x2UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_PWMISR_CMPA_Pos        (0UL)                     /*!< CMPA (Bit 0)                                          */
#define HRPWM_SLV5_PWMISR_CMPA_Msk        (0x1UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
/* ========================================================  PWMDIER  ======================================================== */
#define HRPWM_SLV5_PWMDIER_DLYPRTDE_Pos   (30UL)                    /*!< DLYPRTDE (Bit 30)                                     */
#define HRPWM_SLV5_PWMDIER_DLYPRTDE_Msk   (0x40000000UL)            /*!< DLYPRTDE (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_PWMDIER_CAPBDE_Pos     (29UL)                    /*!< CAPBDE (Bit 29)                                       */
#define HRPWM_SLV5_PWMDIER_CAPBDE_Msk     (0x20000000UL)            /*!< CAPBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMDIER_CAPADE_Pos     (28UL)                    /*!< CAPADE (Bit 28)                                       */
#define HRPWM_SLV5_PWMDIER_CAPADE_Msk     (0x10000000UL)            /*!< CAPADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMDIER_REPDE_Pos      (27UL)                    /*!< REPDE (Bit 27)                                        */
#define HRPWM_SLV5_PWMDIER_REPDE_Msk      (0x8000000UL)             /*!< REPDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_PWMDIER_RSTDE_Pos      (26UL)                    /*!< RSTDE (Bit 26)                                        */
#define HRPWM_SLV5_PWMDIER_RSTDE_Msk      (0x4000000UL)             /*!< RSTDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_PWMDIER_CLRBDE_Pos     (25UL)                    /*!< CLRBDE (Bit 25)                                       */
#define HRPWM_SLV5_PWMDIER_CLRBDE_Msk     (0x2000000UL)             /*!< CLRBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMDIER_SETBDE_Pos     (24UL)                    /*!< SETBDE (Bit 24)                                       */
#define HRPWM_SLV5_PWMDIER_SETBDE_Msk     (0x1000000UL)             /*!< SETBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMDIER_CLRADE_Pos     (23UL)                    /*!< CLRADE (Bit 23)                                       */
#define HRPWM_SLV5_PWMDIER_CLRADE_Msk     (0x800000UL)              /*!< CLRADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMDIER_SETADE_Pos     (22UL)                    /*!< SETADE (Bit 22)                                       */
#define HRPWM_SLV5_PWMDIER_SETADE_Msk     (0x400000UL)              /*!< SETADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMDIER_UPDDE_Pos      (21UL)                    /*!< UPDDE (Bit 21)                                        */
#define HRPWM_SLV5_PWMDIER_UPDDE_Msk      (0x200000UL)              /*!< UPDDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_PWMDIER_PERDE_Pos      (20UL)                    /*!< PERDE (Bit 20)                                        */
#define HRPWM_SLV5_PWMDIER_PERDE_Msk      (0x100000UL)              /*!< PERDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_PWMDIER_CMPDDE_Pos     (19UL)                    /*!< CMPDDE (Bit 19)                                       */
#define HRPWM_SLV5_PWMDIER_CMPDDE_Msk     (0x80000UL)               /*!< CMPDDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMDIER_CMPCDE_Pos     (18UL)                    /*!< CMPCDE (Bit 18)                                       */
#define HRPWM_SLV5_PWMDIER_CMPCDE_Msk     (0x40000UL)               /*!< CMPCDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMDIER_CMPBDE_Pos     (17UL)                    /*!< CMPBDE (Bit 17)                                       */
#define HRPWM_SLV5_PWMDIER_CMPBDE_Msk     (0x20000UL)               /*!< CMPBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMDIER_CMPADE_Pos     (16UL)                    /*!< CMPADE (Bit 16)                                       */
#define HRPWM_SLV5_PWMDIER_CMPADE_Msk     (0x10000UL)               /*!< CMPADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMDIER_DLYPRTIE_Pos   (14UL)                    /*!< DLYPRTIE (Bit 14)                                     */
#define HRPWM_SLV5_PWMDIER_DLYPRTIE_Msk   (0x4000UL)                /*!< DLYPRTIE (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_PWMDIER_CAPBIE_Pos     (13UL)                    /*!< CAPBIE (Bit 13)                                       */
#define HRPWM_SLV5_PWMDIER_CAPBIE_Msk     (0x2000UL)                /*!< CAPBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMDIER_CAPAIE_Pos     (12UL)                    /*!< CAPAIE (Bit 12)                                       */
#define HRPWM_SLV5_PWMDIER_CAPAIE_Msk     (0x1000UL)                /*!< CAPAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMDIER_REPIE_Pos      (11UL)                    /*!< REPIE (Bit 11)                                        */
#define HRPWM_SLV5_PWMDIER_REPIE_Msk      (0x800UL)                 /*!< REPIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_PWMDIER_RSTIE_Pos      (10UL)                    /*!< RSTIE (Bit 10)                                        */
#define HRPWM_SLV5_PWMDIER_RSTIE_Msk      (0x400UL)                 /*!< RSTIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_PWMDIER_CLRBIE_Pos     (9UL)                     /*!< CLRBIE (Bit 9)                                        */
#define HRPWM_SLV5_PWMDIER_CLRBIE_Msk     (0x200UL)                 /*!< CLRBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMDIER_SETBIE_Pos     (8UL)                     /*!< SETBIE (Bit 8)                                        */
#define HRPWM_SLV5_PWMDIER_SETBIE_Msk     (0x100UL)                 /*!< SETBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMDIER_CLRAIE_Pos     (7UL)                     /*!< CLRAIE (Bit 7)                                        */
#define HRPWM_SLV5_PWMDIER_CLRAIE_Msk     (0x80UL)                  /*!< CLRAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMDIER_SETAIE_Pos     (6UL)                     /*!< SETAIE (Bit 6)                                        */
#define HRPWM_SLV5_PWMDIER_SETAIE_Msk     (0x40UL)                  /*!< SETAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMDIER_UPDIE_Pos      (5UL)                     /*!< UPDIE (Bit 5)                                         */
#define HRPWM_SLV5_PWMDIER_UPDIE_Msk      (0x20UL)                  /*!< UPDIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_PWMDIER_PERIE_Pos      (4UL)                     /*!< PERIE (Bit 4)                                         */
#define HRPWM_SLV5_PWMDIER_PERIE_Msk      (0x10UL)                  /*!< PERIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_PWMDIER_CMPDIE_Pos     (3UL)                     /*!< CMPDIE (Bit 3)                                        */
#define HRPWM_SLV5_PWMDIER_CMPDIE_Msk     (0x8UL)                   /*!< CMPDIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMDIER_CMPCIE_Pos     (2UL)                     /*!< CMPCIE (Bit 2)                                        */
#define HRPWM_SLV5_PWMDIER_CMPCIE_Msk     (0x4UL)                   /*!< CMPCIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMDIER_CMPBIE_Pos     (1UL)                     /*!< CMPBIE (Bit 1)                                        */
#define HRPWM_SLV5_PWMDIER_CMPBIE_Msk     (0x2UL)                   /*!< CMPBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_PWMDIER_CMPAIE_Pos     (0UL)                     /*!< CMPAIE (Bit 0)                                        */
#define HRPWM_SLV5_PWMDIER_CMPAIE_Msk     (0x1UL)                   /*!< CMPAIE (Bitfield-Mask: 0x01)                          */
/* =========================================================  CNTR  ========================================================== */
#define HRPWM_SLV5_CNTR_CNTWR_Pos         (19UL)                    /*!< CNTWR (Bit 19)                                        */
#define HRPWM_SLV5_CNTR_CNTWR_Msk         (0x80000UL)               /*!< CNTWR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_CNTR_CNTRD_Pos         (18UL)                    /*!< CNTRD (Bit 18)                                        */
#define HRPWM_SLV5_CNTR_CNTRD_Msk         (0x40000UL)               /*!< CNTRD (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_CNTR_CNT_Pos           (0UL)                     /*!< CNT (Bit 0)                                           */
#define HRPWM_SLV5_CNTR_CNT_Msk           (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* =========================================================  PERR  ========================================================== */
#define HRPWM_SLV5_PERR_PER_Pos           (0UL)                     /*!< PER (Bit 0)                                           */
#define HRPWM_SLV5_PERR_PER_Msk           (0xffffUL)                /*!< PER (Bitfield-Mask: 0xffff)                           */
/* =========================================================  REPR  ========================================================== */
#define HRPWM_SLV5_REPR_REP_Pos           (0UL)                     /*!< REP (Bit 0)                                           */
#define HRPWM_SLV5_REPR_REP_Msk           (0xffUL)                  /*!< REP (Bitfield-Mask: 0xff)                             */
/* =========================================================  CMPAR  ========================================================= */
#define HRPWM_SLV5_CMPAR_CMPA_Pos         (0UL)                     /*!< CMPA (Bit 0)                                          */
#define HRPWM_SLV5_CMPAR_CMPA_Msk         (0xffffUL)                /*!< CMPA (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPBR  ========================================================= */
#define HRPWM_SLV5_CMPBR_CMPB_Pos         (0UL)                     /*!< CMPB (Bit 0)                                          */
#define HRPWM_SLV5_CMPBR_CMPB_Msk         (0xffffUL)                /*!< CMPB (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPCR  ========================================================= */
#define HRPWM_SLV5_CMPCR_CMPC_Pos         (0UL)                     /*!< CMPC (Bit 0)                                          */
#define HRPWM_SLV5_CMPCR_CMPC_Msk         (0xffffUL)                /*!< CMPC (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPDR  ========================================================= */
#define HRPWM_SLV5_CMPDR_CMPD_Pos         (0UL)                     /*!< CMPD (Bit 0)                                          */
#define HRPWM_SLV5_CMPDR_CMPD_Msk         (0xffffUL)                /*!< CMPD (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CAPAR  ========================================================= */
#define HRPWM_SLV5_CAPAR_DIR_Pos          (16UL)                    /*!< DIR (Bit 16)                                          */
#define HRPWM_SLV5_CAPAR_DIR_Msk          (0x10000UL)               /*!< DIR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV5_CAPAR_CAPA_Pos         (0UL)                     /*!< CAPA (Bit 0)                                          */
#define HRPWM_SLV5_CAPAR_CAPA_Msk         (0xffffUL)                /*!< CAPA (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CAPBR  ========================================================= */
#define HRPWM_SLV5_CAPBR_DIR_Pos          (16UL)                    /*!< DIR (Bit 16)                                          */
#define HRPWM_SLV5_CAPBR_DIR_Msk          (0x10000UL)               /*!< DIR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV5_CAPBR_CAPB_Pos         (0UL)                     /*!< CAPB (Bit 0)                                          */
#define HRPWM_SLV5_CAPBR_CAPB_Msk         (0xffffUL)                /*!< CAPB (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  DTR  ========================================================== */
#define HRPWM_SLV5_DTR_SDTF_Pos           (28UL)                    /*!< SDTF (Bit 28)                                         */
#define HRPWM_SLV5_DTR_SDTF_Msk           (0x10000000UL)            /*!< SDTF (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_DTR_DTF_Pos            (16UL)                    /*!< DTF (Bit 16)                                          */
#define HRPWM_SLV5_DTR_DTF_Msk            (0xfff0000UL)             /*!< DTF (Bitfield-Mask: 0xfff)                            */
#define HRPWM_SLV5_DTR_SDTR_Pos           (12UL)                    /*!< SDTR (Bit 12)                                         */
#define HRPWM_SLV5_DTR_SDTR_Msk           (0x1000UL)                /*!< SDTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_DTR_DTR_Pos            (0UL)                     /*!< DTR (Bit 0)                                           */
#define HRPWM_SLV5_DTR_DTR_Msk            (0xfffUL)                 /*!< DTR (Bitfield-Mask: 0xfff)                            */
/* =========================================================  SETAR  ========================================================= */
#define HRPWM_SLV5_SETAR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV5_SETAR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV5_SETAR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV5_SETAR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_SETAR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV5_SETAR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_SETAR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV5_SETAR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_SETAR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV5_SETAR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_SETAR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV5_SETAR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_SETAR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV5_SETAR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_SETAR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV5_SETAR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_SETAR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV5_SETAR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_SETAR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV5_SETAR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_SETAR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV5_SETAR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_SETAR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV5_SETAR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_SETAR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV5_SETAR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_SETAR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV5_SETAR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_SETAR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV5_SETAR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_SETAR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV5_SETAR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_SETAR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV5_SETAR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_SETAR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV5_SETAR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV5_SETAR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV5_SETAR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_SETAR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV5_SETAR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_SETAR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV5_SETAR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_SETAR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV5_SETAR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_SETAR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV5_SETAR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  CLRAR  ========================================================= */
#define HRPWM_SLV5_CLRAR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV5_CLRAR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV5_CLRAR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV5_CLRAR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_CLRAR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV5_CLRAR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CLRAR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV5_CLRAR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CLRAR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV5_CLRAR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CLRAR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV5_CLRAR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CLRAR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV5_CLRAR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CLRAR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV5_CLRAR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CLRAR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV5_CLRAR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CLRAR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV5_CLRAR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CLRAR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV5_CLRAR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CLRAR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV5_CLRAR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CLRAR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV5_CLRAR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_CLRAR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV5_CLRAR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CLRAR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV5_CLRAR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CLRAR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV5_CLRAR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CLRAR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV5_CLRAR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CLRAR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV5_CLRAR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV5_CLRAR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV5_CLRAR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_CLRAR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV5_CLRAR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_CLRAR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV5_CLRAR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_CLRAR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV5_CLRAR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_CLRAR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV5_CLRAR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  SETBR  ========================================================= */
#define HRPWM_SLV5_SETBR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV5_SETBR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV5_SETBR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV5_SETBR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_SETBR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV5_SETBR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_SETBR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV5_SETBR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_SETBR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV5_SETBR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_SETBR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV5_SETBR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_SETBR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV5_SETBR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_SETBR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV5_SETBR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_SETBR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV5_SETBR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_SETBR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV5_SETBR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_SETBR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV5_SETBR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_SETBR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV5_SETBR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_SETBR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV5_SETBR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_SETBR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV5_SETBR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_SETBR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV5_SETBR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_SETBR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV5_SETBR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_SETBR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV5_SETBR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_SETBR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV5_SETBR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV5_SETBR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV5_SETBR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_SETBR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV5_SETBR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_SETBR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV5_SETBR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_SETBR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV5_SETBR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_SETBR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV5_SETBR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  CLRBR  ========================================================= */
#define HRPWM_SLV5_CLRBR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV5_CLRBR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV5_CLRBR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV5_CLRBR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_CLRBR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV5_CLRBR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CLRBR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV5_CLRBR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CLRBR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV5_CLRBR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CLRBR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV5_CLRBR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CLRBR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV5_CLRBR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CLRBR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV5_CLRBR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CLRBR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV5_CLRBR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CLRBR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV5_CLRBR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CLRBR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV5_CLRBR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CLRBR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV5_CLRBR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CLRBR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV5_CLRBR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_CLRBR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV5_CLRBR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CLRBR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV5_CLRBR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CLRBR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV5_CLRBR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CLRBR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV5_CLRBR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CLRBR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV5_CLRBR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV5_CLRBR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV5_CLRBR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_CLRBR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV5_CLRBR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_CLRBR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV5_CLRBR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_CLRBR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV5_CLRBR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_CLRBR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV5_CLRBR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  EEFR0  ========================================================= */
#define HRPWM_SLV5_EEFR0_EE4FLTR_Pos      (21UL)                    /*!< EE4FLTR (Bit 21)                                      */
#define HRPWM_SLV5_EEFR0_EE4FLTR_Msk      (0x1e00000UL)             /*!< EE4FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV5_EEFR0_EE4LTCH_Pos      (20UL)                    /*!< EE4LTCH (Bit 20)                                      */
#define HRPWM_SLV5_EEFR0_EE4LTCH_Msk      (0x100000UL)              /*!< EE4LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_EEFR0_EE3FLTR_Pos      (16UL)                    /*!< EE3FLTR (Bit 16)                                      */
#define HRPWM_SLV5_EEFR0_EE3FLTR_Msk      (0xf0000UL)               /*!< EE3FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV5_EEFR0_EE3LTCH_Pos      (15UL)                    /*!< EE3LTCH (Bit 15)                                      */
#define HRPWM_SLV5_EEFR0_EE3LTCH_Msk      (0x8000UL)                /*!< EE3LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_EEFR0_EE2FLTR_Pos      (11UL)                    /*!< EE2FLTR (Bit 11)                                      */
#define HRPWM_SLV5_EEFR0_EE2FLTR_Msk      (0x7800UL)                /*!< EE2FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV5_EEFR0_EE2LTCH_Pos      (10UL)                    /*!< EE2LTCH (Bit 10)                                      */
#define HRPWM_SLV5_EEFR0_EE2LTCH_Msk      (0x400UL)                 /*!< EE2LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_EEFR0_EE1FLTR_Pos      (6UL)                     /*!< EE1FLTR (Bit 6)                                       */
#define HRPWM_SLV5_EEFR0_EE1FLTR_Msk      (0x3c0UL)                 /*!< EE1FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV5_EEFR0_EE1LTCH_Pos      (5UL)                     /*!< EE1LTCH (Bit 5)                                       */
#define HRPWM_SLV5_EEFR0_EE1LTCH_Msk      (0x20UL)                  /*!< EE1LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_EEFR0_EE0FLTR_Pos      (1UL)                     /*!< EE0FLTR (Bit 1)                                       */
#define HRPWM_SLV5_EEFR0_EE0FLTR_Msk      (0x1eUL)                  /*!< EE0FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV5_EEFR0_EE0LTCH_Pos      (0UL)                     /*!< EE0LTCH (Bit 0)                                       */
#define HRPWM_SLV5_EEFR0_EE0LTCH_Msk      (0x1UL)                   /*!< EE0LTCH (Bitfield-Mask: 0x01)                         */
/* =========================================================  EEFR1  ========================================================= */
#define HRPWM_SLV5_EEFR1_EE9FLTR_Pos      (21UL)                    /*!< EE9FLTR (Bit 21)                                      */
#define HRPWM_SLV5_EEFR1_EE9FLTR_Msk      (0x1e00000UL)             /*!< EE9FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV5_EEFR1_EE9LTCH_Pos      (20UL)                    /*!< EE9LTCH (Bit 20)                                      */
#define HRPWM_SLV5_EEFR1_EE9LTCH_Msk      (0x100000UL)              /*!< EE9LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_EEFR1_EE8FLTR_Pos      (16UL)                    /*!< EE8FLTR (Bit 16)                                      */
#define HRPWM_SLV5_EEFR1_EE8FLTR_Msk      (0xf0000UL)               /*!< EE8FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV5_EEFR1_EE8LTCH_Pos      (15UL)                    /*!< EE8LTCH (Bit 15)                                      */
#define HRPWM_SLV5_EEFR1_EE8LTCH_Msk      (0x8000UL)                /*!< EE8LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_EEFR1_EE7FLTR_Pos      (11UL)                    /*!< EE7FLTR (Bit 11)                                      */
#define HRPWM_SLV5_EEFR1_EE7FLTR_Msk      (0x7800UL)                /*!< EE7FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV5_EEFR1_EE7LTCH_Pos      (10UL)                    /*!< EE7LTCH (Bit 10)                                      */
#define HRPWM_SLV5_EEFR1_EE7LTCH_Msk      (0x400UL)                 /*!< EE7LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_EEFR1_EE6FLTR_Pos      (6UL)                     /*!< EE6FLTR (Bit 6)                                       */
#define HRPWM_SLV5_EEFR1_EE6FLTR_Msk      (0x3c0UL)                 /*!< EE6FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV5_EEFR1_EE6LTCH_Pos      (5UL)                     /*!< EE6LTCH (Bit 5)                                       */
#define HRPWM_SLV5_EEFR1_EE6LTCH_Msk      (0x20UL)                  /*!< EE6LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_EEFR1_EE5FLTR_Pos      (1UL)                     /*!< EE5FLTR (Bit 1)                                       */
#define HRPWM_SLV5_EEFR1_EE5FLTR_Msk      (0x1eUL)                  /*!< EE5FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV5_EEFR1_EE5LTCH_Pos      (0UL)                     /*!< EE5LTCH (Bit 0)                                       */
#define HRPWM_SLV5_EEFR1_EE5LTCH_Msk      (0x1UL)                   /*!< EE5LTCH (Bitfield-Mask: 0x01)                         */
/* =========================================================  EEFR2  ========================================================= */
#define HRPWM_SLV5_EEFR2_EEVACNT_Pos      (8UL)                     /*!< EEVACNT (Bit 8)                                       */
#define HRPWM_SLV5_EEFR2_EEVACNT_Msk      (0x3f00UL)                /*!< EEVACNT (Bitfield-Mask: 0x3f)                         */
#define HRPWM_SLV5_EEFR2_EEVASEL_Pos      (4UL)                     /*!< EEVASEL (Bit 4)                                       */
#define HRPWM_SLV5_EEFR2_EEVASEL_Msk      (0xf0UL)                  /*!< EEVASEL (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV5_EEFR2_EEVARSTM_Pos     (2UL)                     /*!< EEVARSTM (Bit 2)                                      */
#define HRPWM_SLV5_EEFR2_EEVARSTM_Msk     (0x4UL)                   /*!< EEVARSTM (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_EEFR2_EEVACRES_Pos     (1UL)                     /*!< EEVACRES (Bit 1)                                      */
#define HRPWM_SLV5_EEFR2_EEVACRES_Msk     (0x2UL)                   /*!< EEVACRES (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_EEFR2_EEVACE_Pos       (0UL)                     /*!< EEVACE (Bit 0)                                        */
#define HRPWM_SLV5_EEFR2_EEVACE_Msk       (0x1UL)                   /*!< EEVACE (Bitfield-Mask: 0x01)                          */
/* =========================================================  RSTR  ========================================================== */
#define HRPWM_SLV5_RSTR_SLV4CMPB_Pos      (31UL)                    /*!< SLV4CMPB (Bit 31)                                     */
#define HRPWM_SLV5_RSTR_SLV4CMPB_Msk      (0x80000000UL)            /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_RSTR_SLV3CMPD_Pos      (30UL)                    /*!< SLV3CMPD (Bit 30)                                     */
#define HRPWM_SLV5_RSTR_SLV3CMPD_Msk      (0x40000000UL)            /*!< SLV3CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_RSTR_SLV3CMPB_Pos      (29UL)                    /*!< SLV3CMPB (Bit 29)                                     */
#define HRPWM_SLV5_RSTR_SLV3CMPB_Msk      (0x20000000UL)            /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_RSTR_SLV3CMPA_Pos      (28UL)                    /*!< SLV3CMPA (Bit 28)                                     */
#define HRPWM_SLV5_RSTR_SLV3CMPA_Msk      (0x10000000UL)            /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_RSTR_SLV2CMPD_Pos      (27UL)                    /*!< SLV2CMPD (Bit 27)                                     */
#define HRPWM_SLV5_RSTR_SLV2CMPD_Msk      (0x8000000UL)             /*!< SLV2CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_RSTR_SLV2CMPB_Pos      (26UL)                    /*!< SLV2CMPB (Bit 26)                                     */
#define HRPWM_SLV5_RSTR_SLV2CMPB_Msk      (0x4000000UL)             /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_RSTR_SLV2CMPA_Pos      (25UL)                    /*!< SLV2CMPA (Bit 25)                                     */
#define HRPWM_SLV5_RSTR_SLV2CMPA_Msk      (0x2000000UL)             /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_RSTR_SLV1CMPD_Pos      (24UL)                    /*!< SLV1CMPD (Bit 24)                                     */
#define HRPWM_SLV5_RSTR_SLV1CMPD_Msk      (0x1000000UL)             /*!< SLV1CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_RSTR_SLV1CMPB_Pos      (23UL)                    /*!< SLV1CMPB (Bit 23)                                     */
#define HRPWM_SLV5_RSTR_SLV1CMPB_Msk      (0x800000UL)              /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_RSTR_SLV1CMPA_Pos      (22UL)                    /*!< SLV1CMPA (Bit 22)                                     */
#define HRPWM_SLV5_RSTR_SLV1CMPA_Msk      (0x400000UL)              /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_RSTR_SLV0CMPD_Pos      (21UL)                    /*!< SLV0CMPD (Bit 21)                                     */
#define HRPWM_SLV5_RSTR_SLV0CMPD_Msk      (0x200000UL)              /*!< SLV0CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_RSTR_SLV0CMPB_Pos      (20UL)                    /*!< SLV0CMPB (Bit 20)                                     */
#define HRPWM_SLV5_RSTR_SLV0CMPB_Msk      (0x100000UL)              /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_RSTR_SLV0CMPA_Pos      (19UL)                    /*!< SLV0CMPA (Bit 19)                                     */
#define HRPWM_SLV5_RSTR_SLV0CMPA_Msk      (0x80000UL)               /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_RSTR_SLVCMPD_Pos       (18UL)                    /*!< SLVCMPD (Bit 18)                                      */
#define HRPWM_SLV5_RSTR_SLVCMPD_Msk       (0x40000UL)               /*!< SLVCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_RSTR_SLVCMPB_Pos       (17UL)                    /*!< SLVCMPB (Bit 17)                                      */
#define HRPWM_SLV5_RSTR_SLVCMPB_Msk       (0x20000UL)               /*!< SLVCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_RSTR_SLVUPD_Pos        (16UL)                    /*!< SLVUPD (Bit 16)                                       */
#define HRPWM_SLV5_RSTR_SLVUPD_Msk        (0x10000UL)               /*!< SLVUPD (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_RSTR_EXTEVT9_Pos       (15UL)                    /*!< EXTEVT9 (Bit 15)                                      */
#define HRPWM_SLV5_RSTR_EXTEVT9_Msk       (0x8000UL)                /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_RSTR_EXTEVT8_Pos       (14UL)                    /*!< EXTEVT8 (Bit 14)                                      */
#define HRPWM_SLV5_RSTR_EXTEVT8_Msk       (0x4000UL)                /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_RSTR_EXTEVT7_Pos       (13UL)                    /*!< EXTEVT7 (Bit 13)                                      */
#define HRPWM_SLV5_RSTR_EXTEVT7_Msk       (0x2000UL)                /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_RSTR_EXTEVT6_Pos       (12UL)                    /*!< EXTEVT6 (Bit 12)                                      */
#define HRPWM_SLV5_RSTR_EXTEVT6_Msk       (0x1000UL)                /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_RSTR_EXTEVT5_Pos       (11UL)                    /*!< EXTEVT5 (Bit 11)                                      */
#define HRPWM_SLV5_RSTR_EXTEVT5_Msk       (0x800UL)                 /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_RSTR_EXTEVT4_Pos       (10UL)                    /*!< EXTEVT4 (Bit 10)                                      */
#define HRPWM_SLV5_RSTR_EXTEVT4_Msk       (0x400UL)                 /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_RSTR_EXTEVT3_Pos       (9UL)                     /*!< EXTEVT3 (Bit 9)                                       */
#define HRPWM_SLV5_RSTR_EXTEVT3_Msk       (0x200UL)                 /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_RSTR_EXTEVT2_Pos       (8UL)                     /*!< EXTEVT2 (Bit 8)                                       */
#define HRPWM_SLV5_RSTR_EXTEVT2_Msk       (0x100UL)                 /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_RSTR_EXTEVT1_Pos       (7UL)                     /*!< EXTEVT1 (Bit 7)                                       */
#define HRPWM_SLV5_RSTR_EXTEVT1_Msk       (0x80UL)                  /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_RSTR_EXTEVT0_Pos       (6UL)                     /*!< EXTEVT0 (Bit 6)                                       */
#define HRPWM_SLV5_RSTR_EXTEVT0_Msk       (0x40UL)                  /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_RSTR_MSTPER_Pos        (5UL)                     /*!< MSTPER (Bit 5)                                        */
#define HRPWM_SLV5_RSTR_MSTPER_Msk        (0x20UL)                  /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_RSTR_MSTCMPD_Pos       (4UL)                     /*!< MSTCMPD (Bit 4)                                       */
#define HRPWM_SLV5_RSTR_MSTCMPD_Msk       (0x10UL)                  /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_RSTR_MSTCMPC_Pos       (3UL)                     /*!< MSTCMPC (Bit 3)                                       */
#define HRPWM_SLV5_RSTR_MSTCMPC_Msk       (0x8UL)                   /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_RSTR_MSTCMPB_Pos       (2UL)                     /*!< MSTCMPB (Bit 2)                                       */
#define HRPWM_SLV5_RSTR_MSTCMPB_Msk       (0x4UL)                   /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_RSTR_MSTCMPA_Pos       (1UL)                     /*!< MSTCMPA (Bit 1)                                       */
#define HRPWM_SLV5_RSTR_MSTCMPA_Msk       (0x2UL)                   /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_RSTR_SLV4CMPA_Pos      (0UL)                     /*!< SLV4CMPA (Bit 0)                                      */
#define HRPWM_SLV5_RSTR_SLV4CMPA_Msk      (0x1UL)                   /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
/* =========================================================  RSTER  ========================================================= */
#define HRPWM_SLV5_RSTER_SLV7CMPD_Pos     (5UL)                     /*!< SLV7CMPD (Bit 5)                                      */
#define HRPWM_SLV5_RSTER_SLV7CMPD_Msk     (0x20UL)                  /*!< SLV7CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_RSTER_SLV7CMPB_Pos     (4UL)                     /*!< SLV7CMPB (Bit 4)                                      */
#define HRPWM_SLV5_RSTER_SLV7CMPB_Msk     (0x10UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_RSTER_SLV7CMPA_Pos     (3UL)                     /*!< SLV7CMPA (Bit 3)                                      */
#define HRPWM_SLV5_RSTER_SLV7CMPA_Msk     (0x8UL)                   /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_RSTER_SLV6CMPD_Pos     (2UL)                     /*!< SLV6CMPD (Bit 2)                                      */
#define HRPWM_SLV5_RSTER_SLV6CMPD_Msk     (0x4UL)                   /*!< SLV6CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_RSTER_SLV6CMPB_Pos     (1UL)                     /*!< SLV6CMPB (Bit 1)                                      */
#define HRPWM_SLV5_RSTER_SLV6CMPB_Msk     (0x2UL)                   /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_RSTER_SLV6CMPA_Pos     (0UL)                     /*!< SLV6CMPA (Bit 0)                                      */
#define HRPWM_SLV5_RSTER_SLV6CMPA_Msk     (0x1UL)                   /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
/* =========================================================  CHPR  ========================================================== */
#define HRPWM_SLV5_CHPR_STRPW_Pos         (12UL)                    /*!< STRPW (Bit 12)                                        */
#define HRPWM_SLV5_CHPR_STRPW_Msk         (0xf000UL)                /*!< STRPW (Bitfield-Mask: 0x0f)                           */
#define HRPWM_SLV5_CHPR_CARDTY_Pos        (6UL)                     /*!< CARDTY (Bit 6)                                        */
#define HRPWM_SLV5_CHPR_CARDTY_Msk        (0x1c0UL)                 /*!< CARDTY (Bitfield-Mask: 0x07)                          */
#define HRPWM_SLV5_CHPR_CARFRQ_Pos        (0UL)                     /*!< CARFRQ (Bit 0)                                        */
#define HRPWM_SLV5_CHPR_CARFRQ_Msk        (0xfUL)                   /*!< CARFRQ (Bitfield-Mask: 0x0f)                          */
/* ========================================================  CAPACR  ========================================================= */
#define HRPWM_SLV5_CAPACR_SLV4CMPB_Pos    (31UL)                    /*!< SLV4CMPB (Bit 31)                                     */
#define HRPWM_SLV5_CAPACR_SLV4CMPB_Msk    (0x80000000UL)            /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACR_SLV4CMPA_Pos    (30UL)                    /*!< SLV4CMPA (Bit 30)                                     */
#define HRPWM_SLV5_CAPACR_SLV4CMPA_Msk    (0x40000000UL)            /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACR_SLV4CLRA_Pos    (29UL)                    /*!< SLV4CLRA (Bit 29)                                     */
#define HRPWM_SLV5_CAPACR_SLV4CLRA_Msk    (0x20000000UL)            /*!< SLV4CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACR_SLV4SETA_Pos    (28UL)                    /*!< SLV4SETA (Bit 28)                                     */
#define HRPWM_SLV5_CAPACR_SLV4SETA_Msk    (0x10000000UL)            /*!< SLV4SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACR_SLV3CMPB_Pos    (27UL)                    /*!< SLV3CMPB (Bit 27)                                     */
#define HRPWM_SLV5_CAPACR_SLV3CMPB_Msk    (0x8000000UL)             /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACR_SLV3CMPA_Pos    (26UL)                    /*!< SLV3CMPA (Bit 26)                                     */
#define HRPWM_SLV5_CAPACR_SLV3CMPA_Msk    (0x4000000UL)             /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACR_SLV3CLRA_Pos    (25UL)                    /*!< SLV3CLRA (Bit 25)                                     */
#define HRPWM_SLV5_CAPACR_SLV3CLRA_Msk    (0x2000000UL)             /*!< SLV3CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACR_SLV3SETA_Pos    (24UL)                    /*!< SLV3SETA (Bit 24)                                     */
#define HRPWM_SLV5_CAPACR_SLV3SETA_Msk    (0x1000000UL)             /*!< SLV3SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACR_SLV2CMPB_Pos    (23UL)                    /*!< SLV2CMPB (Bit 23)                                     */
#define HRPWM_SLV5_CAPACR_SLV2CMPB_Msk    (0x800000UL)              /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACR_SLV2CMPA_Pos    (22UL)                    /*!< SLV2CMPA (Bit 22)                                     */
#define HRPWM_SLV5_CAPACR_SLV2CMPA_Msk    (0x400000UL)              /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACR_SLV2CLRA_Pos    (21UL)                    /*!< SLV2CLRA (Bit 21)                                     */
#define HRPWM_SLV5_CAPACR_SLV2CLRA_Msk    (0x200000UL)              /*!< SLV2CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACR_SLV2SETA_Pos    (20UL)                    /*!< SLV2SETA (Bit 20)                                     */
#define HRPWM_SLV5_CAPACR_SLV2SETA_Msk    (0x100000UL)              /*!< SLV2SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACR_SLV1CMPB_Pos    (19UL)                    /*!< SLV1CMPB (Bit 19)                                     */
#define HRPWM_SLV5_CAPACR_SLV1CMPB_Msk    (0x80000UL)               /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACR_SLV1CMPA_Pos    (18UL)                    /*!< SLV1CMPA (Bit 18)                                     */
#define HRPWM_SLV5_CAPACR_SLV1CMPA_Msk    (0x40000UL)               /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACR_SLV1CLRA_Pos    (17UL)                    /*!< SLV1CLRA (Bit 17)                                     */
#define HRPWM_SLV5_CAPACR_SLV1CLRA_Msk    (0x20000UL)               /*!< SLV1CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACR_SLV1SETA_Pos    (16UL)                    /*!< SLV1SETA (Bit 16)                                     */
#define HRPWM_SLV5_CAPACR_SLV1SETA_Msk    (0x10000UL)               /*!< SLV1SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACR_SLV0CMPB_Pos    (15UL)                    /*!< SLV0CMPB (Bit 15)                                     */
#define HRPWM_SLV5_CAPACR_SLV0CMPB_Msk    (0x8000UL)                /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACR_SLV0CMPA_Pos    (14UL)                    /*!< SLV0CMPA (Bit 14)                                     */
#define HRPWM_SLV5_CAPACR_SLV0CMPA_Msk    (0x4000UL)                /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACR_SLV0CLRA_Pos    (13UL)                    /*!< SLV0CLRA (Bit 13)                                     */
#define HRPWM_SLV5_CAPACR_SLV0CLRA_Msk    (0x2000UL)                /*!< SLV0CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACR_SLV0SETA_Pos    (12UL)                    /*!< SLV0SETA (Bit 12)                                     */
#define HRPWM_SLV5_CAPACR_SLV0SETA_Msk    (0x1000UL)                /*!< SLV0SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACR_EXTEVT9_Pos     (11UL)                    /*!< EXTEVT9 (Bit 11)                                      */
#define HRPWM_SLV5_CAPACR_EXTEVT9_Msk     (0x800UL)                 /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CAPACR_EXTEVT8_Pos     (10UL)                    /*!< EXTEVT8 (Bit 10)                                      */
#define HRPWM_SLV5_CAPACR_EXTEVT8_Msk     (0x400UL)                 /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CAPACR_EXTEVT7_Pos     (9UL)                     /*!< EXTEVT7 (Bit 9)                                       */
#define HRPWM_SLV5_CAPACR_EXTEVT7_Msk     (0x200UL)                 /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CAPACR_EXTEVT6_Pos     (8UL)                     /*!< EXTEVT6 (Bit 8)                                       */
#define HRPWM_SLV5_CAPACR_EXTEVT6_Msk     (0x100UL)                 /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CAPACR_EXTEVT5_Pos     (7UL)                     /*!< EXTEVT5 (Bit 7)                                       */
#define HRPWM_SLV5_CAPACR_EXTEVT5_Msk     (0x80UL)                  /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CAPACR_EXTEVT4_Pos     (6UL)                     /*!< EXTEVT4 (Bit 6)                                       */
#define HRPWM_SLV5_CAPACR_EXTEVT4_Msk     (0x40UL)                  /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CAPACR_EXTEVT3_Pos     (5UL)                     /*!< EXTEVT3 (Bit 5)                                       */
#define HRPWM_SLV5_CAPACR_EXTEVT3_Msk     (0x20UL)                  /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CAPACR_EXTEVT2_Pos     (4UL)                     /*!< EXTEVT2 (Bit 4)                                       */
#define HRPWM_SLV5_CAPACR_EXTEVT2_Msk     (0x10UL)                  /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CAPACR_EXTEVT1_Pos     (3UL)                     /*!< EXTEVT1 (Bit 3)                                       */
#define HRPWM_SLV5_CAPACR_EXTEVT1_Msk     (0x8UL)                   /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CAPACR_EXTEVT0_Pos     (2UL)                     /*!< EXTEVT0 (Bit 2)                                       */
#define HRPWM_SLV5_CAPACR_EXTEVT0_Msk     (0x4UL)                   /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CAPACR_UPDCPT_Pos      (1UL)                     /*!< UPDCPT (Bit 1)                                        */
#define HRPWM_SLV5_CAPACR_UPDCPT_Msk      (0x2UL)                   /*!< UPDCPT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_CAPACR_SWCPT_Pos       (0UL)                     /*!< SWCPT (Bit 0)                                         */
#define HRPWM_SLV5_CAPACR_SWCPT_Msk       (0x1UL)                   /*!< SWCPT (Bitfield-Mask: 0x01)                           */
/* ========================================================  CAPACER  ======================================================== */
#define HRPWM_SLV5_CAPACER_SLV7CMPB_Pos   (7UL)                     /*!< SLV7CMPB (Bit 7)                                      */
#define HRPWM_SLV5_CAPACER_SLV7CMPB_Msk   (0x80UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACER_SLV7CMPA_Pos   (6UL)                     /*!< SLV7CMPA (Bit 6)                                      */
#define HRPWM_SLV5_CAPACER_SLV7CMPA_Msk   (0x40UL)                  /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACER_SLV7CLRA_Pos   (5UL)                     /*!< SLV7CLRA (Bit 5)                                      */
#define HRPWM_SLV5_CAPACER_SLV7CLRA_Msk   (0x20UL)                  /*!< SLV7CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACER_SLV7SETA_Pos   (4UL)                     /*!< SLV7SETA (Bit 4)                                      */
#define HRPWM_SLV5_CAPACER_SLV7SETA_Msk   (0x10UL)                  /*!< SLV7SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACER_SLV6CMPB_Pos   (3UL)                     /*!< SLV6CMPB (Bit 3)                                      */
#define HRPWM_SLV5_CAPACER_SLV6CMPB_Msk   (0x8UL)                   /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACER_SLV6CMPA_Pos   (2UL)                     /*!< SLV6CMPA (Bit 2)                                      */
#define HRPWM_SLV5_CAPACER_SLV6CMPA_Msk   (0x4UL)                   /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACER_SLV6CLRA_Pos   (1UL)                     /*!< SLV6CLRA (Bit 1)                                      */
#define HRPWM_SLV5_CAPACER_SLV6CLRA_Msk   (0x2UL)                   /*!< SLV6CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPACER_SLV6SETA_Pos   (0UL)                     /*!< SLV6SETA (Bit 0)                                      */
#define HRPWM_SLV5_CAPACER_SLV6SETA_Msk   (0x1UL)                   /*!< SLV6SETA (Bitfield-Mask: 0x01)                        */
/* ========================================================  CAPBCR  ========================================================= */
#define HRPWM_SLV5_CAPBCR_SLV4CMPB_Pos    (31UL)                    /*!< SLV4CMPB (Bit 31)                                     */
#define HRPWM_SLV5_CAPBCR_SLV4CMPB_Msk    (0x80000000UL)            /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCR_SLV4CMPA_Pos    (30UL)                    /*!< SLV4CMPA (Bit 30)                                     */
#define HRPWM_SLV5_CAPBCR_SLV4CMPA_Msk    (0x40000000UL)            /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCR_SLV4CLRA_Pos    (29UL)                    /*!< SLV4CLRA (Bit 29)                                     */
#define HRPWM_SLV5_CAPBCR_SLV4CLRA_Msk    (0x20000000UL)            /*!< SLV4CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCR_SLV4SETA_Pos    (28UL)                    /*!< SLV4SETA (Bit 28)                                     */
#define HRPWM_SLV5_CAPBCR_SLV4SETA_Msk    (0x10000000UL)            /*!< SLV4SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCR_SLV3CMPB_Pos    (27UL)                    /*!< SLV3CMPB (Bit 27)                                     */
#define HRPWM_SLV5_CAPBCR_SLV3CMPB_Msk    (0x8000000UL)             /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCR_SLV3CMPA_Pos    (26UL)                    /*!< SLV3CMPA (Bit 26)                                     */
#define HRPWM_SLV5_CAPBCR_SLV3CMPA_Msk    (0x4000000UL)             /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCR_SLV3CLRA_Pos    (25UL)                    /*!< SLV3CLRA (Bit 25)                                     */
#define HRPWM_SLV5_CAPBCR_SLV3CLRA_Msk    (0x2000000UL)             /*!< SLV3CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCR_SLV3SETA_Pos    (24UL)                    /*!< SLV3SETA (Bit 24)                                     */
#define HRPWM_SLV5_CAPBCR_SLV3SETA_Msk    (0x1000000UL)             /*!< SLV3SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCR_SLV2CMPB_Pos    (23UL)                    /*!< SLV2CMPB (Bit 23)                                     */
#define HRPWM_SLV5_CAPBCR_SLV2CMPB_Msk    (0x800000UL)              /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCR_SLV2CMPA_Pos    (22UL)                    /*!< SLV2CMPA (Bit 22)                                     */
#define HRPWM_SLV5_CAPBCR_SLV2CMPA_Msk    (0x400000UL)              /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCR_SLV2CLRA_Pos    (21UL)                    /*!< SLV2CLRA (Bit 21)                                     */
#define HRPWM_SLV5_CAPBCR_SLV2CLRA_Msk    (0x200000UL)              /*!< SLV2CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCR_SLV2SETA_Pos    (20UL)                    /*!< SLV2SETA (Bit 20)                                     */
#define HRPWM_SLV5_CAPBCR_SLV2SETA_Msk    (0x100000UL)              /*!< SLV2SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCR_SLV1CMPB_Pos    (19UL)                    /*!< SLV1CMPB (Bit 19)                                     */
#define HRPWM_SLV5_CAPBCR_SLV1CMPB_Msk    (0x80000UL)               /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCR_SLV1CMPA_Pos    (18UL)                    /*!< SLV1CMPA (Bit 18)                                     */
#define HRPWM_SLV5_CAPBCR_SLV1CMPA_Msk    (0x40000UL)               /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCR_SLV1CLRA_Pos    (17UL)                    /*!< SLV1CLRA (Bit 17)                                     */
#define HRPWM_SLV5_CAPBCR_SLV1CLRA_Msk    (0x20000UL)               /*!< SLV1CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCR_SLV1SETA_Pos    (16UL)                    /*!< SLV1SETA (Bit 16)                                     */
#define HRPWM_SLV5_CAPBCR_SLV1SETA_Msk    (0x10000UL)               /*!< SLV1SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCR_SLV0CMPB_Pos    (15UL)                    /*!< SLV0CMPB (Bit 15)                                     */
#define HRPWM_SLV5_CAPBCR_SLV0CMPB_Msk    (0x8000UL)                /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCR_SLV0CMPA_Pos    (14UL)                    /*!< SLV0CMPA (Bit 14)                                     */
#define HRPWM_SLV5_CAPBCR_SLV0CMPA_Msk    (0x4000UL)                /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCR_SLV0CLRA_Pos    (13UL)                    /*!< SLV0CLRA (Bit 13)                                     */
#define HRPWM_SLV5_CAPBCR_SLV0CLRA_Msk    (0x2000UL)                /*!< SLV0CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCR_SLV0SETA_Pos    (12UL)                    /*!< SLV0SETA (Bit 12)                                     */
#define HRPWM_SLV5_CAPBCR_SLV0SETA_Msk    (0x1000UL)                /*!< SLV0SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCR_EXTEVT9_Pos     (11UL)                    /*!< EXTEVT9 (Bit 11)                                      */
#define HRPWM_SLV5_CAPBCR_EXTEVT9_Msk     (0x800UL)                 /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CAPBCR_EXTEVT8_Pos     (10UL)                    /*!< EXTEVT8 (Bit 10)                                      */
#define HRPWM_SLV5_CAPBCR_EXTEVT8_Msk     (0x400UL)                 /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CAPBCR_EXTEVT7_Pos     (9UL)                     /*!< EXTEVT7 (Bit 9)                                       */
#define HRPWM_SLV5_CAPBCR_EXTEVT7_Msk     (0x200UL)                 /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CAPBCR_EXTEVT6_Pos     (8UL)                     /*!< EXTEVT6 (Bit 8)                                       */
#define HRPWM_SLV5_CAPBCR_EXTEVT6_Msk     (0x100UL)                 /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CAPBCR_EXTEVT5_Pos     (7UL)                     /*!< EXTEVT5 (Bit 7)                                       */
#define HRPWM_SLV5_CAPBCR_EXTEVT5_Msk     (0x80UL)                  /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CAPBCR_EXTEVT4_Pos     (6UL)                     /*!< EXTEVT4 (Bit 6)                                       */
#define HRPWM_SLV5_CAPBCR_EXTEVT4_Msk     (0x40UL)                  /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CAPBCR_EXTEVT3_Pos     (5UL)                     /*!< EXTEVT3 (Bit 5)                                       */
#define HRPWM_SLV5_CAPBCR_EXTEVT3_Msk     (0x20UL)                  /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CAPBCR_EXTEVT2_Pos     (4UL)                     /*!< EXTEVT2 (Bit 4)                                       */
#define HRPWM_SLV5_CAPBCR_EXTEVT2_Msk     (0x10UL)                  /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CAPBCR_EXTEVT1_Pos     (3UL)                     /*!< EXTEVT1 (Bit 3)                                       */
#define HRPWM_SLV5_CAPBCR_EXTEVT1_Msk     (0x8UL)                   /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CAPBCR_EXTEVT0_Pos     (2UL)                     /*!< EXTEVT0 (Bit 2)                                       */
#define HRPWM_SLV5_CAPBCR_EXTEVT0_Msk     (0x4UL)                   /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_CAPBCR_UPDCPT_Pos      (1UL)                     /*!< UPDCPT (Bit 1)                                        */
#define HRPWM_SLV5_CAPBCR_UPDCPT_Msk      (0x2UL)                   /*!< UPDCPT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_CAPBCR_SWCPT_Pos       (0UL)                     /*!< SWCPT (Bit 0)                                         */
#define HRPWM_SLV5_CAPBCR_SWCPT_Msk       (0x1UL)                   /*!< SWCPT (Bitfield-Mask: 0x01)                           */
/* ========================================================  CAPBCER  ======================================================== */
#define HRPWM_SLV5_CAPBCER_SLV7CMPB_Pos   (7UL)                     /*!< SLV7CMPB (Bit 7)                                      */
#define HRPWM_SLV5_CAPBCER_SLV7CMPB_Msk   (0x80UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCER_SLV7CMPA_Pos   (6UL)                     /*!< SLV7CMPA (Bit 6)                                      */
#define HRPWM_SLV5_CAPBCER_SLV7CMPA_Msk   (0x40UL)                  /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCER_SLV7CLRA_Pos   (5UL)                     /*!< SLV7CLRA (Bit 5)                                      */
#define HRPWM_SLV5_CAPBCER_SLV7CLRA_Msk   (0x20UL)                  /*!< SLV7CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCER_SLV7SETA_Pos   (4UL)                     /*!< SLV7SETA (Bit 4)                                      */
#define HRPWM_SLV5_CAPBCER_SLV7SETA_Msk   (0x10UL)                  /*!< SLV7SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCER_SLV6CMPB_Pos   (3UL)                     /*!< SLV6CMPB (Bit 3)                                      */
#define HRPWM_SLV5_CAPBCER_SLV6CMPB_Msk   (0x8UL)                   /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCER_SLV6CMPA_Pos   (2UL)                     /*!< SLV6CMPA (Bit 2)                                      */
#define HRPWM_SLV5_CAPBCER_SLV6CMPA_Msk   (0x4UL)                   /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCER_SLV6CLRA_Pos   (1UL)                     /*!< SLV6CLRA (Bit 1)                                      */
#define HRPWM_SLV5_CAPBCER_SLV6CLRA_Msk   (0x2UL)                   /*!< SLV6CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_CAPBCER_SLV6SETA_Pos   (0UL)                     /*!< SLV6SETA (Bit 0)                                      */
#define HRPWM_SLV5_CAPBCER_SLV6SETA_Msk   (0x1UL)                   /*!< SLV6SETA (Bitfield-Mask: 0x01)                        */
/* =========================================================  OUTR  ========================================================== */
#define HRPWM_SLV5_OUTR_DTEN_Pos          (31UL)                    /*!< DTEN (Bit 31)                                         */
#define HRPWM_SLV5_OUTR_DTEN_Msk          (0x80000000UL)            /*!< DTEN (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_OUTR_DLYPRTEN_Pos      (30UL)                    /*!< DLYPRTEN (Bit 30)                                     */
#define HRPWM_SLV5_OUTR_DLYPRTEN_Msk      (0x40000000UL)            /*!< DLYPRTEN (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV5_OUTR_DLYPRT_Pos        (27UL)                    /*!< DLYPRT (Bit 27)                                       */
#define HRPWM_SLV5_OUTR_DLYPRT_Msk        (0x38000000UL)            /*!< DLYPRT (Bitfield-Mask: 0x07)                          */
#define HRPWM_SLV5_OUTR_BIAR_Pos          (25UL)                    /*!< BIAR (Bit 25)                                         */
#define HRPWM_SLV5_OUTR_BIAR_Msk          (0x2000000UL)             /*!< BIAR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_OUTR_DIDLB_Pos         (22UL)                    /*!< DIDLB (Bit 22)                                        */
#define HRPWM_SLV5_OUTR_DIDLB_Msk         (0x400000UL)              /*!< DIDLB (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_OUTR_IDLEMB_Pos        (21UL)                    /*!< IDLEMB (Bit 21)                                       */
#define HRPWM_SLV5_OUTR_IDLEMB_Msk        (0x200000UL)              /*!< IDLEMB (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_OUTR_CHPB_Pos          (20UL)                    /*!< CHPB (Bit 20)                                         */
#define HRPWM_SLV5_OUTR_CHPB_Msk          (0x100000UL)              /*!< CHPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_OUTR_IDLESB_Pos        (19UL)                    /*!< IDLESB (Bit 19)                                       */
#define HRPWM_SLV5_OUTR_IDLESB_Msk        (0x80000UL)               /*!< IDLESB (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_OUTR_FAULTB_Pos        (17UL)                    /*!< FAULTB (Bit 17)                                       */
#define HRPWM_SLV5_OUTR_FAULTB_Msk        (0x60000UL)               /*!< FAULTB (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV5_OUTR_POLB_Pos          (16UL)                    /*!< POLB (Bit 16)                                         */
#define HRPWM_SLV5_OUTR_POLB_Msk          (0x10000UL)               /*!< POLB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_OUTR_DIDLA_Pos         (6UL)                     /*!< DIDLA (Bit 6)                                         */
#define HRPWM_SLV5_OUTR_DIDLA_Msk         (0x40UL)                  /*!< DIDLA (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_OUTR_IDLEMA_Pos        (5UL)                     /*!< IDLEMA (Bit 5)                                        */
#define HRPWM_SLV5_OUTR_IDLEMA_Msk        (0x20UL)                  /*!< IDLEMA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_OUTR_CHPA_Pos          (4UL)                     /*!< CHPA (Bit 4)                                          */
#define HRPWM_SLV5_OUTR_CHPA_Msk          (0x10UL)                  /*!< CHPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_OUTR_IDLESA_Pos        (3UL)                     /*!< IDLESA (Bit 3)                                        */
#define HRPWM_SLV5_OUTR_IDLESA_Msk        (0x8UL)                   /*!< IDLESA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_OUTR_FAULTA_Pos        (1UL)                     /*!< FAULTA (Bit 1)                                        */
#define HRPWM_SLV5_OUTR_FAULTA_Msk        (0x6UL)                   /*!< FAULTA (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV5_OUTR_POLA_Pos          (0UL)                     /*!< POLA (Bit 0)                                          */
#define HRPWM_SLV5_OUTR_POLA_Msk          (0x1UL)                   /*!< POLA (Bitfield-Mask: 0x01)                            */
/* =========================================================  FLTR  ========================================================== */
#define HRPWM_SLV5_FLTR_FLT7EN_Pos        (7UL)                     /*!< FLT7EN (Bit 7)                                        */
#define HRPWM_SLV5_FLTR_FLT7EN_Msk        (0x80UL)                  /*!< FLT7EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_FLTR_FLT6EN_Pos        (6UL)                     /*!< FLT6EN (Bit 6)                                        */
#define HRPWM_SLV5_FLTR_FLT6EN_Msk        (0x40UL)                  /*!< FLT6EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_FLTR_FLT5EN_Pos        (5UL)                     /*!< FLT5EN (Bit 5)                                        */
#define HRPWM_SLV5_FLTR_FLT5EN_Msk        (0x20UL)                  /*!< FLT5EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_FLTR_FLT4EN_Pos        (4UL)                     /*!< FLT4EN (Bit 4)                                        */
#define HRPWM_SLV5_FLTR_FLT4EN_Msk        (0x10UL)                  /*!< FLT4EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_FLTR_FLT3EN_Pos        (3UL)                     /*!< FLT3EN (Bit 3)                                        */
#define HRPWM_SLV5_FLTR_FLT3EN_Msk        (0x8UL)                   /*!< FLT3EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_FLTR_FLT2EN_Pos        (2UL)                     /*!< FLT2EN (Bit 2)                                        */
#define HRPWM_SLV5_FLTR_FLT2EN_Msk        (0x4UL)                   /*!< FLT2EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_FLTR_FLT1EN_Pos        (1UL)                     /*!< FLT1EN (Bit 1)                                        */
#define HRPWM_SLV5_FLTR_FLT1EN_Msk        (0x2UL)                   /*!< FLT1EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_FLTR_FLT0EN_Pos        (0UL)                     /*!< FLT0EN (Bit 0)                                        */
#define HRPWM_SLV5_FLTR_FLT0EN_Msk        (0x1UL)                   /*!< FLT0EN (Bitfield-Mask: 0x01)                          */
/* =========================================================  DMAUR  ========================================================= */
#define HRPWM_SLV5_DMAUR_FLTR_Pos         (29UL)                    /*!< FLTR (Bit 29)                                         */
#define HRPWM_SLV5_DMAUR_FLTR_Msk         (0x20000000UL)            /*!< FLTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_DMAUR_OUTR_Pos         (28UL)                    /*!< OUTR (Bit 28)                                         */
#define HRPWM_SLV5_DMAUR_OUTR_Msk         (0x10000000UL)            /*!< OUTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_DMAUR_CAPBCER_Pos      (27UL)                    /*!< CAPBCER (Bit 27)                                      */
#define HRPWM_SLV5_DMAUR_CAPBCER_Msk      (0x8000000UL)             /*!< CAPBCER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_DMAUR_CAPBCR_Pos       (26UL)                    /*!< CAPBCR (Bit 26)                                       */
#define HRPWM_SLV5_DMAUR_CAPBCR_Msk       (0x4000000UL)             /*!< CAPBCR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_DMAUR_CAPACER_Pos      (25UL)                    /*!< CAPACER (Bit 25)                                      */
#define HRPWM_SLV5_DMAUR_CAPACER_Msk      (0x2000000UL)             /*!< CAPACER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_DMAUR_CAPACR_Pos       (24UL)                    /*!< CAPACR (Bit 24)                                       */
#define HRPWM_SLV5_DMAUR_CAPACR_Msk       (0x1000000UL)             /*!< CAPACR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_DMAUR_CHPR_Pos         (23UL)                    /*!< CHPR (Bit 23)                                         */
#define HRPWM_SLV5_DMAUR_CHPR_Msk         (0x800000UL)              /*!< CHPR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_DMAUR_RSTER_Pos        (22UL)                    /*!< RSTER (Bit 22)                                        */
#define HRPWM_SLV5_DMAUR_RSTER_Msk        (0x400000UL)              /*!< RSTER (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_DMAUR_RSTR_Pos         (21UL)                    /*!< RSTR (Bit 21)                                         */
#define HRPWM_SLV5_DMAUR_RSTR_Msk         (0x200000UL)              /*!< RSTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_DMAUR_EEFR2_Pos        (20UL)                    /*!< EEFR2 (Bit 20)                                        */
#define HRPWM_SLV5_DMAUR_EEFR2_Msk        (0x100000UL)              /*!< EEFR2 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_DMAUR_EEFR1_Pos        (19UL)                    /*!< EEFR1 (Bit 19)                                        */
#define HRPWM_SLV5_DMAUR_EEFR1_Msk        (0x80000UL)               /*!< EEFR1 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_DMAUR_EEFR0_Pos        (18UL)                    /*!< EEFR0 (Bit 18)                                        */
#define HRPWM_SLV5_DMAUR_EEFR0_Msk        (0x40000UL)               /*!< EEFR0 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_DMAUR_CLRBR_Pos        (17UL)                    /*!< CLRBR (Bit 17)                                        */
#define HRPWM_SLV5_DMAUR_CLRBR_Msk        (0x20000UL)               /*!< CLRBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_DMAUR_SETBR_Pos        (16UL)                    /*!< SETBR (Bit 16)                                        */
#define HRPWM_SLV5_DMAUR_SETBR_Msk        (0x10000UL)               /*!< SETBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_DMAUR_CLRAR_Pos        (15UL)                    /*!< CLRAR (Bit 15)                                        */
#define HRPWM_SLV5_DMAUR_CLRAR_Msk        (0x8000UL)                /*!< CLRAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_DMAUR_SETAR_Pos        (14UL)                    /*!< SETAR (Bit 14)                                        */
#define HRPWM_SLV5_DMAUR_SETAR_Msk        (0x4000UL)                /*!< SETAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_DMAUR_DTR_Pos          (13UL)                    /*!< DTR (Bit 13)                                          */
#define HRPWM_SLV5_DMAUR_DTR_Msk          (0x2000UL)                /*!< DTR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV5_DMAUR_CAPBR_Pos        (12UL)                    /*!< CAPBR (Bit 12)                                        */
#define HRPWM_SLV5_DMAUR_CAPBR_Msk        (0x1000UL)                /*!< CAPBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_DMAUR_CAPAR_Pos        (11UL)                    /*!< CAPAR (Bit 11)                                        */
#define HRPWM_SLV5_DMAUR_CAPAR_Msk        (0x800UL)                 /*!< CAPAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_DMAUR_CMPDR_Pos        (10UL)                    /*!< CMPDR (Bit 10)                                        */
#define HRPWM_SLV5_DMAUR_CMPDR_Msk        (0x400UL)                 /*!< CMPDR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_DMAUR_CMPCR_Pos        (9UL)                     /*!< CMPCR (Bit 9)                                         */
#define HRPWM_SLV5_DMAUR_CMPCR_Msk        (0x200UL)                 /*!< CMPCR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_DMAUR_CMPBR_Pos        (8UL)                     /*!< CMPBR (Bit 8)                                         */
#define HRPWM_SLV5_DMAUR_CMPBR_Msk        (0x100UL)                 /*!< CMPBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_DMAUR_CMPAR_Pos        (7UL)                     /*!< CMPAR (Bit 7)                                         */
#define HRPWM_SLV5_DMAUR_CMPAR_Msk        (0x80UL)                  /*!< CMPAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV5_DMAUR_REPR_Pos         (6UL)                     /*!< REPR (Bit 6)                                          */
#define HRPWM_SLV5_DMAUR_REPR_Msk         (0x40UL)                  /*!< REPR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_DMAUR_PERR_Pos         (5UL)                     /*!< PERR (Bit 5)                                          */
#define HRPWM_SLV5_DMAUR_PERR_Msk         (0x20UL)                  /*!< PERR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_DMAUR_CNTR_Pos         (4UL)                     /*!< CNTR (Bit 4)                                          */
#define HRPWM_SLV5_DMAUR_CNTR_Msk         (0x10UL)                  /*!< CNTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV5_DMAUR_PWMDIER_Pos      (3UL)                     /*!< PWMDIER (Bit 3)                                       */
#define HRPWM_SLV5_DMAUR_PWMDIER_Msk      (0x8UL)                   /*!< PWMDIER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV5_DMAUR_PWMISR_Pos       (2UL)                     /*!< PWMISR (Bit 2)                                        */
#define HRPWM_SLV5_DMAUR_PWMISR_Msk       (0x4UL)                   /*!< PWMISR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_DMAUR_PWMCR1_Pos       (1UL)                     /*!< PWMCR1 (Bit 1)                                        */
#define HRPWM_SLV5_DMAUR_PWMCR1_Msk       (0x2UL)                   /*!< PWMCR1 (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV5_DMAUR_PWMCR0_Pos       (0UL)                     /*!< PWMCR0 (Bit 0)                                        */
#define HRPWM_SLV5_DMAUR_PWMCR0_Msk       (0x1UL)                   /*!< PWMCR0 (Bitfield-Mask: 0x01)                          */
/* =========================================================  DMADR  ========================================================= */
#define HRPWM_SLV5_DMADR_DMADR_Pos        (0UL)                     /*!< DMADR (Bit 0)                                         */
#define HRPWM_SLV5_DMADR_DMADR_Msk        (0xffffffffUL)            /*!< DMADR (Bitfield-Mask: 0xffffffff)                     */


/* =========================================================================================================================== */
/* ================                                        HRPWM_SLV6                                         ================ */
/* =========================================================================================================================== */

/* ========================================================  PWMCR0  ========================================================= */
#define HRPWM_SLV6_PWMCR0_UPDGAT_Pos      (28UL)                    /*!< UPDGAT (Bit 28)                                       */
#define HRPWM_SLV6_PWMCR0_UPDGAT_Msk      (0xf0000000UL)            /*!< UPDGAT (Bitfield-Mask: 0x0f)                          */
#define HRPWM_SLV6_PWMCR0_UPDREP_Pos      (27UL)                    /*!< UPDREP (Bit 27)                                       */
#define HRPWM_SLV6_PWMCR0_UPDREP_Msk      (0x8000000UL)             /*!< UPDREP (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMCR0_UPDRST_Pos      (26UL)                    /*!< UPDRST (Bit 26)                                       */
#define HRPWM_SLV6_PWMCR0_UPDRST_Msk      (0x4000000UL)             /*!< UPDRST (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMCR0_PREEN_Pos       (25UL)                    /*!< PREEN (Bit 25)                                        */
#define HRPWM_SLV6_PWMCR0_PREEN_Msk       (0x2000000UL)             /*!< PREEN (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_PWMCR0_DACSYNC_Pos     (23UL)                    /*!< DACSYNC (Bit 23)                                      */
#define HRPWM_SLV6_PWMCR0_DACSYNC_Msk     (0x1800000UL)             /*!< DACSYNC (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV6_PWMCR0_GTCMPC_Pos      (22UL)                    /*!< GTCMPC (Bit 22)                                       */
#define HRPWM_SLV6_PWMCR0_GTCMPC_Msk      (0x400000UL)              /*!< GTCMPC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMCR0_GTCMPA_Pos      (21UL)                    /*!< GTCMPA (Bit 21)                                       */
#define HRPWM_SLV6_PWMCR0_GTCMPA_Msk      (0x200000UL)              /*!< GTCMPA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMCR0_TRGHLF_Pos      (20UL)                    /*!< TRGHLF (Bit 20)                                       */
#define HRPWM_SLV6_PWMCR0_TRGHLF_Msk      (0x100000UL)              /*!< TRGHLF (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMCR0_DELCMPD_Pos     (18UL)                    /*!< DELCMPD (Bit 18)                                      */
#define HRPWM_SLV6_PWMCR0_DELCMPD_Msk     (0xc0000UL)               /*!< DELCMPD (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV6_PWMCR0_DELCMPB_Pos     (16UL)                    /*!< DELCMPB (Bit 16)                                      */
#define HRPWM_SLV6_PWMCR0_DELCMPB_Msk     (0x30000UL)               /*!< DELCMPB (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV6_PWMCR0_SYNCSTRT_Pos    (11UL)                    /*!< SYNCSTRT (Bit 11)                                     */
#define HRPWM_SLV6_PWMCR0_SYNCSTRT_Msk    (0x800UL)                 /*!< SYNCSTRT (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_PWMCR0_SYNCRST_Pos     (10UL)                    /*!< SYNCRST (Bit 10)                                      */
#define HRPWM_SLV6_PWMCR0_SYNCRST_Msk     (0x400UL)                 /*!< SYNCRST (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_PWMCR0_RSYNCU_Pos      (9UL)                     /*!< RSYNCU (Bit 9)                                        */
#define HRPWM_SLV6_PWMCR0_RSYNCU_Msk      (0x200UL)                 /*!< RSYNCU (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMCR0_PSHPLL_Pos      (8UL)                     /*!< PSHPLL (Bit 8)                                        */
#define HRPWM_SLV6_PWMCR0_PSHPLL_Msk      (0x100UL)                 /*!< PSHPLL (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMCR0_INTLVD_Pos      (6UL)                     /*!< INTLVD (Bit 6)                                        */
#define HRPWM_SLV6_PWMCR0_INTLVD_Msk      (0xc0UL)                  /*!< INTLVD (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV6_PWMCR0_HALF_Pos        (5UL)                     /*!< HALF (Bit 5)                                          */
#define HRPWM_SLV6_PWMCR0_HALF_Msk        (0x20UL)                  /*!< HALF (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMCR0_RETRIG_Pos      (4UL)                     /*!< RETRIG (Bit 4)                                        */
#define HRPWM_SLV6_PWMCR0_RETRIG_Msk      (0x10UL)                  /*!< RETRIG (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMCR0_CONT_Pos        (3UL)                     /*!< CONT (Bit 3)                                          */
#define HRPWM_SLV6_PWMCR0_CONT_Msk        (0x8UL)                   /*!< CONT (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMCR0_CKPSC_Pos       (0UL)                     /*!< CKPSC (Bit 0)                                         */
#define HRPWM_SLV6_PWMCR0_CKPSC_Msk       (0x7UL)                   /*!< CKPSC (Bitfield-Mask: 0x07)                           */
/* ========================================================  PWMCR1  ========================================================= */
#define HRPWM_SLV6_PWMCR1_BDMADIS_Pos     (31UL)                    /*!< BDMADIS (Bit 31)                                      */
#define HRPWM_SLV6_PWMCR1_BDMADIS_Msk     (0x80000000UL)            /*!< BDMADIS (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_PWMCR1_UPD7_Pos        (24UL)                    /*!< UPD7 (Bit 24)                                         */
#define HRPWM_SLV6_PWMCR1_UPD7_Msk        (0x1000000UL)             /*!< UPD7 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMCR1_UPD6_Pos        (23UL)                    /*!< UPD6 (Bit 23)                                         */
#define HRPWM_SLV6_PWMCR1_UPD6_Msk        (0x800000UL)              /*!< UPD6 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMCR1_UPD5_Pos        (22UL)                    /*!< UPD5 (Bit 22)                                         */
#define HRPWM_SLV6_PWMCR1_UPD5_Msk        (0x400000UL)              /*!< UPD5 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMCR1_UPD4_Pos        (21UL)                    /*!< UPD4 (Bit 21)                                         */
#define HRPWM_SLV6_PWMCR1_UPD4_Msk        (0x200000UL)              /*!< UPD4 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMCR1_UPD3_Pos        (20UL)                    /*!< UPD3 (Bit 20)                                         */
#define HRPWM_SLV6_PWMCR1_UPD3_Msk        (0x100000UL)              /*!< UPD3 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMCR1_UPD2_Pos        (19UL)                    /*!< UPD2 (Bit 19)                                         */
#define HRPWM_SLV6_PWMCR1_UPD2_Msk        (0x80000UL)               /*!< UPD2 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMCR1_UPD1_Pos        (18UL)                    /*!< UPD1 (Bit 18)                                         */
#define HRPWM_SLV6_PWMCR1_UPD1_Msk        (0x40000UL)               /*!< UPD1 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMCR1_UPD0_Pos        (17UL)                    /*!< UPD0 (Bit 17)                                         */
#define HRPWM_SLV6_PWMCR1_UPD0_Msk        (0x20000UL)               /*!< UPD0 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMCR1_MUPD_Pos        (16UL)                    /*!< MUPD (Bit 16)                                         */
#define HRPWM_SLV6_PWMCR1_MUPD_Msk        (0x10000UL)               /*!< MUPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMCR1_FLTROM_Pos      (14UL)                    /*!< FLTROM (Bit 14)                                       */
#define HRPWM_SLV6_PWMCR1_FLTROM_Msk      (0xc000UL)                /*!< FLTROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV6_PWMCR1_EEVROM_Pos      (12UL)                    /*!< EEVROM (Bit 12)                                       */
#define HRPWM_SLV6_PWMCR1_EEVROM_Msk      (0x3000UL)                /*!< EEVROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV6_PWMCR1_ADROM_Pos       (10UL)                    /*!< ADROM (Bit 10)                                        */
#define HRPWM_SLV6_PWMCR1_ADROM_Msk       (0xc00UL)                 /*!< ADROM (Bitfield-Mask: 0x03)                           */
#define HRPWM_SLV6_PWMCR1_OUTROM_Pos      (8UL)                     /*!< OUTROM (Bit 8)                                        */
#define HRPWM_SLV6_PWMCR1_OUTROM_Msk      (0x300UL)                 /*!< OUTROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV6_PWMCR1_ROM_Pos         (6UL)                     /*!< ROM (Bit 6)                                           */
#define HRPWM_SLV6_PWMCR1_ROM_Msk         (0xc0UL)                  /*!< ROM (Bitfield-Mask: 0x03)                             */
#define HRPWM_SLV6_PWMCR1_CAPBM_Pos       (5UL)                     /*!< CAPBM (Bit 5)                                         */
#define HRPWM_SLV6_PWMCR1_CAPBM_Msk       (0x20UL)                  /*!< CAPBM (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_PWMCR1_UDM_Pos         (4UL)                     /*!< UDM (Bit 4)                                           */
#define HRPWM_SLV6_PWMCR1_UDM_Msk         (0x10UL)                  /*!< UDM (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV6_PWMCR1_CAPAM_Pos       (3UL)                     /*!< CAPAM (Bit 3)                                         */
#define HRPWM_SLV6_PWMCR1_CAPAM_Msk       (0x8UL)                   /*!< CAPAM (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_PWMCR1_DCDR_Pos        (2UL)                     /*!< DCDR (Bit 2)                                          */
#define HRPWM_SLV6_PWMCR1_DCDR_Msk        (0x4UL)                   /*!< DCDR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMCR1_DCDS_Pos        (1UL)                     /*!< DCDS (Bit 1)                                          */
#define HRPWM_SLV6_PWMCR1_DCDS_Msk        (0x2UL)                   /*!< DCDS (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMCR1_DCDE_Pos        (0UL)                     /*!< DCDE (Bit 0)                                          */
#define HRPWM_SLV6_PWMCR1_DCDE_Msk        (0x1UL)                   /*!< DCDE (Bitfield-Mask: 0x01)                            */
/* ========================================================  PWMISR  ========================================================= */
#define HRPWM_SLV6_PWMISR_OUTB_Pos        (21UL)                    /*!< OUTB (Bit 21)                                         */
#define HRPWM_SLV6_PWMISR_OUTB_Msk        (0x200000UL)              /*!< OUTB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMISR_OUTA_Pos        (20UL)                    /*!< OUTA (Bit 20)                                         */
#define HRPWM_SLV6_PWMISR_OUTA_Msk        (0x100000UL)              /*!< OUTA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMISR_OUTBSTA_Pos     (19UL)                    /*!< OUTBSTA (Bit 19)                                      */
#define HRPWM_SLV6_PWMISR_OUTBSTA_Msk     (0x80000UL)               /*!< OUTBSTA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_PWMISR_OUTASTA_Pos     (18UL)                    /*!< OUTASTA (Bit 18)                                      */
#define HRPWM_SLV6_PWMISR_OUTASTA_Msk     (0x40000UL)               /*!< OUTASTA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_PWMISR_IPPSTA_Pos      (17UL)                    /*!< IPPSTA (Bit 17)                                       */
#define HRPWM_SLV6_PWMISR_IPPSTA_Msk      (0x20000UL)               /*!< IPPSTA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMISR_CPPSTA_Pos      (16UL)                    /*!< CPPSTA (Bit 16)                                       */
#define HRPWM_SLV6_PWMISR_CPPSTA_Msk      (0x10000UL)               /*!< CPPSTA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMISR_DLYPRT_Pos      (14UL)                    /*!< DLYPRT (Bit 14)                                       */
#define HRPWM_SLV6_PWMISR_DLYPRT_Msk      (0x4000UL)                /*!< DLYPRT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMISR_CAPB_Pos        (13UL)                    /*!< CAPB (Bit 13)                                         */
#define HRPWM_SLV6_PWMISR_CAPB_Msk        (0x2000UL)                /*!< CAPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMISR_CAPA_Pos        (12UL)                    /*!< CAPA (Bit 12)                                         */
#define HRPWM_SLV6_PWMISR_CAPA_Msk        (0x1000UL)                /*!< CAPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMISR_REP_Pos         (11UL)                    /*!< REP (Bit 11)                                          */
#define HRPWM_SLV6_PWMISR_REP_Msk         (0x800UL)                 /*!< REP (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV6_PWMISR_RST_Pos         (10UL)                    /*!< RST (Bit 10)                                          */
#define HRPWM_SLV6_PWMISR_RST_Msk         (0x400UL)                 /*!< RST (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV6_PWMISR_CLRB_Pos        (9UL)                     /*!< CLRB (Bit 9)                                          */
#define HRPWM_SLV6_PWMISR_CLRB_Msk        (0x200UL)                 /*!< CLRB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMISR_SETB_Pos        (8UL)                     /*!< SETB (Bit 8)                                          */
#define HRPWM_SLV6_PWMISR_SETB_Msk        (0x100UL)                 /*!< SETB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMISR_CLRA_Pos        (7UL)                     /*!< CLRA (Bit 7)                                          */
#define HRPWM_SLV6_PWMISR_CLRA_Msk        (0x80UL)                  /*!< CLRA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMISR_SETA_Pos        (6UL)                     /*!< SETA (Bit 6)                                          */
#define HRPWM_SLV6_PWMISR_SETA_Msk        (0x40UL)                  /*!< SETA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMISR_UPD_Pos         (5UL)                     /*!< UPD (Bit 5)                                           */
#define HRPWM_SLV6_PWMISR_UPD_Msk         (0x20UL)                  /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV6_PWMISR_PER_Pos         (4UL)                     /*!< PER (Bit 4)                                           */
#define HRPWM_SLV6_PWMISR_PER_Msk         (0x10UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV6_PWMISR_CMPD_Pos        (3UL)                     /*!< CMPD (Bit 3)                                          */
#define HRPWM_SLV6_PWMISR_CMPD_Msk        (0x8UL)                   /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMISR_CMPC_Pos        (2UL)                     /*!< CMPC (Bit 2)                                          */
#define HRPWM_SLV6_PWMISR_CMPC_Msk        (0x4UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMISR_CMPB_Pos        (1UL)                     /*!< CMPB (Bit 1)                                          */
#define HRPWM_SLV6_PWMISR_CMPB_Msk        (0x2UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_PWMISR_CMPA_Pos        (0UL)                     /*!< CMPA (Bit 0)                                          */
#define HRPWM_SLV6_PWMISR_CMPA_Msk        (0x1UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
/* ========================================================  PWMDIER  ======================================================== */
#define HRPWM_SLV6_PWMDIER_DLYPRTDE_Pos   (30UL)                    /*!< DLYPRTDE (Bit 30)                                     */
#define HRPWM_SLV6_PWMDIER_DLYPRTDE_Msk   (0x40000000UL)            /*!< DLYPRTDE (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_PWMDIER_CAPBDE_Pos     (29UL)                    /*!< CAPBDE (Bit 29)                                       */
#define HRPWM_SLV6_PWMDIER_CAPBDE_Msk     (0x20000000UL)            /*!< CAPBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMDIER_CAPADE_Pos     (28UL)                    /*!< CAPADE (Bit 28)                                       */
#define HRPWM_SLV6_PWMDIER_CAPADE_Msk     (0x10000000UL)            /*!< CAPADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMDIER_REPDE_Pos      (27UL)                    /*!< REPDE (Bit 27)                                        */
#define HRPWM_SLV6_PWMDIER_REPDE_Msk      (0x8000000UL)             /*!< REPDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_PWMDIER_RSTDE_Pos      (26UL)                    /*!< RSTDE (Bit 26)                                        */
#define HRPWM_SLV6_PWMDIER_RSTDE_Msk      (0x4000000UL)             /*!< RSTDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_PWMDIER_CLRBDE_Pos     (25UL)                    /*!< CLRBDE (Bit 25)                                       */
#define HRPWM_SLV6_PWMDIER_CLRBDE_Msk     (0x2000000UL)             /*!< CLRBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMDIER_SETBDE_Pos     (24UL)                    /*!< SETBDE (Bit 24)                                       */
#define HRPWM_SLV6_PWMDIER_SETBDE_Msk     (0x1000000UL)             /*!< SETBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMDIER_CLRADE_Pos     (23UL)                    /*!< CLRADE (Bit 23)                                       */
#define HRPWM_SLV6_PWMDIER_CLRADE_Msk     (0x800000UL)              /*!< CLRADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMDIER_SETADE_Pos     (22UL)                    /*!< SETADE (Bit 22)                                       */
#define HRPWM_SLV6_PWMDIER_SETADE_Msk     (0x400000UL)              /*!< SETADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMDIER_UPDDE_Pos      (21UL)                    /*!< UPDDE (Bit 21)                                        */
#define HRPWM_SLV6_PWMDIER_UPDDE_Msk      (0x200000UL)              /*!< UPDDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_PWMDIER_PERDE_Pos      (20UL)                    /*!< PERDE (Bit 20)                                        */
#define HRPWM_SLV6_PWMDIER_PERDE_Msk      (0x100000UL)              /*!< PERDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_PWMDIER_CMPDDE_Pos     (19UL)                    /*!< CMPDDE (Bit 19)                                       */
#define HRPWM_SLV6_PWMDIER_CMPDDE_Msk     (0x80000UL)               /*!< CMPDDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMDIER_CMPCDE_Pos     (18UL)                    /*!< CMPCDE (Bit 18)                                       */
#define HRPWM_SLV6_PWMDIER_CMPCDE_Msk     (0x40000UL)               /*!< CMPCDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMDIER_CMPBDE_Pos     (17UL)                    /*!< CMPBDE (Bit 17)                                       */
#define HRPWM_SLV6_PWMDIER_CMPBDE_Msk     (0x20000UL)               /*!< CMPBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMDIER_CMPADE_Pos     (16UL)                    /*!< CMPADE (Bit 16)                                       */
#define HRPWM_SLV6_PWMDIER_CMPADE_Msk     (0x10000UL)               /*!< CMPADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMDIER_DLYPRTIE_Pos   (14UL)                    /*!< DLYPRTIE (Bit 14)                                     */
#define HRPWM_SLV6_PWMDIER_DLYPRTIE_Msk   (0x4000UL)                /*!< DLYPRTIE (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_PWMDIER_CAPBIE_Pos     (13UL)                    /*!< CAPBIE (Bit 13)                                       */
#define HRPWM_SLV6_PWMDIER_CAPBIE_Msk     (0x2000UL)                /*!< CAPBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMDIER_CAPAIE_Pos     (12UL)                    /*!< CAPAIE (Bit 12)                                       */
#define HRPWM_SLV6_PWMDIER_CAPAIE_Msk     (0x1000UL)                /*!< CAPAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMDIER_REPIE_Pos      (11UL)                    /*!< REPIE (Bit 11)                                        */
#define HRPWM_SLV6_PWMDIER_REPIE_Msk      (0x800UL)                 /*!< REPIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_PWMDIER_RSTIE_Pos      (10UL)                    /*!< RSTIE (Bit 10)                                        */
#define HRPWM_SLV6_PWMDIER_RSTIE_Msk      (0x400UL)                 /*!< RSTIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_PWMDIER_CLRBIE_Pos     (9UL)                     /*!< CLRBIE (Bit 9)                                        */
#define HRPWM_SLV6_PWMDIER_CLRBIE_Msk     (0x200UL)                 /*!< CLRBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMDIER_SETBIE_Pos     (8UL)                     /*!< SETBIE (Bit 8)                                        */
#define HRPWM_SLV6_PWMDIER_SETBIE_Msk     (0x100UL)                 /*!< SETBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMDIER_CLRAIE_Pos     (7UL)                     /*!< CLRAIE (Bit 7)                                        */
#define HRPWM_SLV6_PWMDIER_CLRAIE_Msk     (0x80UL)                  /*!< CLRAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMDIER_SETAIE_Pos     (6UL)                     /*!< SETAIE (Bit 6)                                        */
#define HRPWM_SLV6_PWMDIER_SETAIE_Msk     (0x40UL)                  /*!< SETAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMDIER_UPDIE_Pos      (5UL)                     /*!< UPDIE (Bit 5)                                         */
#define HRPWM_SLV6_PWMDIER_UPDIE_Msk      (0x20UL)                  /*!< UPDIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_PWMDIER_PERIE_Pos      (4UL)                     /*!< PERIE (Bit 4)                                         */
#define HRPWM_SLV6_PWMDIER_PERIE_Msk      (0x10UL)                  /*!< PERIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_PWMDIER_CMPDIE_Pos     (3UL)                     /*!< CMPDIE (Bit 3)                                        */
#define HRPWM_SLV6_PWMDIER_CMPDIE_Msk     (0x8UL)                   /*!< CMPDIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMDIER_CMPCIE_Pos     (2UL)                     /*!< CMPCIE (Bit 2)                                        */
#define HRPWM_SLV6_PWMDIER_CMPCIE_Msk     (0x4UL)                   /*!< CMPCIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMDIER_CMPBIE_Pos     (1UL)                     /*!< CMPBIE (Bit 1)                                        */
#define HRPWM_SLV6_PWMDIER_CMPBIE_Msk     (0x2UL)                   /*!< CMPBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_PWMDIER_CMPAIE_Pos     (0UL)                     /*!< CMPAIE (Bit 0)                                        */
#define HRPWM_SLV6_PWMDIER_CMPAIE_Msk     (0x1UL)                   /*!< CMPAIE (Bitfield-Mask: 0x01)                          */
/* =========================================================  CNTR  ========================================================== */
#define HRPWM_SLV6_CNTR_CNTWR_Pos         (19UL)                    /*!< CNTWR (Bit 19)                                        */
#define HRPWM_SLV6_CNTR_CNTWR_Msk         (0x80000UL)               /*!< CNTWR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_CNTR_CNTRD_Pos         (18UL)                    /*!< CNTRD (Bit 18)                                        */
#define HRPWM_SLV6_CNTR_CNTRD_Msk         (0x40000UL)               /*!< CNTRD (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_CNTR_CNT_Pos           (0UL)                     /*!< CNT (Bit 0)                                           */
#define HRPWM_SLV6_CNTR_CNT_Msk           (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* =========================================================  PERR  ========================================================== */
#define HRPWM_SLV6_PERR_PER_Pos           (0UL)                     /*!< PER (Bit 0)                                           */
#define HRPWM_SLV6_PERR_PER_Msk           (0xffffUL)                /*!< PER (Bitfield-Mask: 0xffff)                           */
/* =========================================================  REPR  ========================================================== */
#define HRPWM_SLV6_REPR_REP_Pos           (0UL)                     /*!< REP (Bit 0)                                           */
#define HRPWM_SLV6_REPR_REP_Msk           (0xffUL)                  /*!< REP (Bitfield-Mask: 0xff)                             */
/* =========================================================  CMPAR  ========================================================= */
#define HRPWM_SLV6_CMPAR_CMPA_Pos         (0UL)                     /*!< CMPA (Bit 0)                                          */
#define HRPWM_SLV6_CMPAR_CMPA_Msk         (0xffffUL)                /*!< CMPA (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPBR  ========================================================= */
#define HRPWM_SLV6_CMPBR_CMPB_Pos         (0UL)                     /*!< CMPB (Bit 0)                                          */
#define HRPWM_SLV6_CMPBR_CMPB_Msk         (0xffffUL)                /*!< CMPB (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPCR  ========================================================= */
#define HRPWM_SLV6_CMPCR_CMPC_Pos         (0UL)                     /*!< CMPC (Bit 0)                                          */
#define HRPWM_SLV6_CMPCR_CMPC_Msk         (0xffffUL)                /*!< CMPC (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPDR  ========================================================= */
#define HRPWM_SLV6_CMPDR_CMPD_Pos         (0UL)                     /*!< CMPD (Bit 0)                                          */
#define HRPWM_SLV6_CMPDR_CMPD_Msk         (0xffffUL)                /*!< CMPD (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CAPAR  ========================================================= */
#define HRPWM_SLV6_CAPAR_DIR_Pos          (16UL)                    /*!< DIR (Bit 16)                                          */
#define HRPWM_SLV6_CAPAR_DIR_Msk          (0x10000UL)               /*!< DIR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV6_CAPAR_CAPA_Pos         (0UL)                     /*!< CAPA (Bit 0)                                          */
#define HRPWM_SLV6_CAPAR_CAPA_Msk         (0xffffUL)                /*!< CAPA (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CAPBR  ========================================================= */
#define HRPWM_SLV6_CAPBR_DIR_Pos          (16UL)                    /*!< DIR (Bit 16)                                          */
#define HRPWM_SLV6_CAPBR_DIR_Msk          (0x10000UL)               /*!< DIR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV6_CAPBR_CAPB_Pos         (0UL)                     /*!< CAPB (Bit 0)                                          */
#define HRPWM_SLV6_CAPBR_CAPB_Msk         (0xffffUL)                /*!< CAPB (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  DTR  ========================================================== */
#define HRPWM_SLV6_DTR_SDTF_Pos           (28UL)                    /*!< SDTF (Bit 28)                                         */
#define HRPWM_SLV6_DTR_SDTF_Msk           (0x10000000UL)            /*!< SDTF (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_DTR_DTF_Pos            (16UL)                    /*!< DTF (Bit 16)                                          */
#define HRPWM_SLV6_DTR_DTF_Msk            (0xfff0000UL)             /*!< DTF (Bitfield-Mask: 0xfff)                            */
#define HRPWM_SLV6_DTR_SDTR_Pos           (12UL)                    /*!< SDTR (Bit 12)                                         */
#define HRPWM_SLV6_DTR_SDTR_Msk           (0x1000UL)                /*!< SDTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_DTR_DTR_Pos            (0UL)                     /*!< DTR (Bit 0)                                           */
#define HRPWM_SLV6_DTR_DTR_Msk            (0xfffUL)                 /*!< DTR (Bitfield-Mask: 0xfff)                            */
/* =========================================================  SETAR  ========================================================= */
#define HRPWM_SLV6_SETAR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV6_SETAR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV6_SETAR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV6_SETAR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_SETAR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV6_SETAR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_SETAR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV6_SETAR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_SETAR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV6_SETAR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_SETAR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV6_SETAR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_SETAR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV6_SETAR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_SETAR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV6_SETAR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_SETAR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV6_SETAR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_SETAR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV6_SETAR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_SETAR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV6_SETAR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_SETAR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV6_SETAR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_SETAR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV6_SETAR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_SETAR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV6_SETAR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_SETAR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV6_SETAR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_SETAR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV6_SETAR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_SETAR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV6_SETAR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_SETAR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV6_SETAR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV6_SETAR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV6_SETAR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_SETAR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV6_SETAR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_SETAR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV6_SETAR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_SETAR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV6_SETAR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_SETAR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV6_SETAR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  CLRAR  ========================================================= */
#define HRPWM_SLV6_CLRAR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV6_CLRAR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV6_CLRAR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV6_CLRAR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_CLRAR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV6_CLRAR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CLRAR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV6_CLRAR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CLRAR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV6_CLRAR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CLRAR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV6_CLRAR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CLRAR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV6_CLRAR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CLRAR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV6_CLRAR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CLRAR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV6_CLRAR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CLRAR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV6_CLRAR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CLRAR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV6_CLRAR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CLRAR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV6_CLRAR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CLRAR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV6_CLRAR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_CLRAR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV6_CLRAR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CLRAR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV6_CLRAR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CLRAR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV6_CLRAR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CLRAR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV6_CLRAR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CLRAR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV6_CLRAR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV6_CLRAR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV6_CLRAR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_CLRAR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV6_CLRAR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_CLRAR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV6_CLRAR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_CLRAR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV6_CLRAR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_CLRAR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV6_CLRAR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  SETBR  ========================================================= */
#define HRPWM_SLV6_SETBR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV6_SETBR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV6_SETBR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV6_SETBR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_SETBR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV6_SETBR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_SETBR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV6_SETBR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_SETBR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV6_SETBR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_SETBR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV6_SETBR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_SETBR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV6_SETBR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_SETBR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV6_SETBR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_SETBR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV6_SETBR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_SETBR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV6_SETBR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_SETBR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV6_SETBR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_SETBR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV6_SETBR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_SETBR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV6_SETBR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_SETBR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV6_SETBR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_SETBR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV6_SETBR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_SETBR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV6_SETBR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_SETBR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV6_SETBR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_SETBR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV6_SETBR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV6_SETBR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV6_SETBR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_SETBR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV6_SETBR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_SETBR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV6_SETBR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_SETBR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV6_SETBR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_SETBR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV6_SETBR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  CLRBR  ========================================================= */
#define HRPWM_SLV6_CLRBR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV6_CLRBR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV6_CLRBR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV6_CLRBR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_CLRBR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV6_CLRBR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CLRBR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV6_CLRBR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CLRBR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV6_CLRBR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CLRBR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV6_CLRBR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CLRBR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV6_CLRBR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CLRBR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV6_CLRBR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CLRBR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV6_CLRBR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CLRBR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV6_CLRBR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CLRBR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV6_CLRBR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CLRBR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV6_CLRBR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CLRBR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV6_CLRBR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_CLRBR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV6_CLRBR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CLRBR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV6_CLRBR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CLRBR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV6_CLRBR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CLRBR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV6_CLRBR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CLRBR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV6_CLRBR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV6_CLRBR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV6_CLRBR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_CLRBR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV6_CLRBR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_CLRBR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV6_CLRBR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_CLRBR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV6_CLRBR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_CLRBR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV6_CLRBR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  EEFR0  ========================================================= */
#define HRPWM_SLV6_EEFR0_EE4FLTR_Pos      (21UL)                    /*!< EE4FLTR (Bit 21)                                      */
#define HRPWM_SLV6_EEFR0_EE4FLTR_Msk      (0x1e00000UL)             /*!< EE4FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV6_EEFR0_EE4LTCH_Pos      (20UL)                    /*!< EE4LTCH (Bit 20)                                      */
#define HRPWM_SLV6_EEFR0_EE4LTCH_Msk      (0x100000UL)              /*!< EE4LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_EEFR0_EE3FLTR_Pos      (16UL)                    /*!< EE3FLTR (Bit 16)                                      */
#define HRPWM_SLV6_EEFR0_EE3FLTR_Msk      (0xf0000UL)               /*!< EE3FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV6_EEFR0_EE3LTCH_Pos      (15UL)                    /*!< EE3LTCH (Bit 15)                                      */
#define HRPWM_SLV6_EEFR0_EE3LTCH_Msk      (0x8000UL)                /*!< EE3LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_EEFR0_EE2FLTR_Pos      (11UL)                    /*!< EE2FLTR (Bit 11)                                      */
#define HRPWM_SLV6_EEFR0_EE2FLTR_Msk      (0x7800UL)                /*!< EE2FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV6_EEFR0_EE2LTCH_Pos      (10UL)                    /*!< EE2LTCH (Bit 10)                                      */
#define HRPWM_SLV6_EEFR0_EE2LTCH_Msk      (0x400UL)                 /*!< EE2LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_EEFR0_EE1FLTR_Pos      (6UL)                     /*!< EE1FLTR (Bit 6)                                       */
#define HRPWM_SLV6_EEFR0_EE1FLTR_Msk      (0x3c0UL)                 /*!< EE1FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV6_EEFR0_EE1LTCH_Pos      (5UL)                     /*!< EE1LTCH (Bit 5)                                       */
#define HRPWM_SLV6_EEFR0_EE1LTCH_Msk      (0x20UL)                  /*!< EE1LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_EEFR0_EE0FLTR_Pos      (1UL)                     /*!< EE0FLTR (Bit 1)                                       */
#define HRPWM_SLV6_EEFR0_EE0FLTR_Msk      (0x1eUL)                  /*!< EE0FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV6_EEFR0_EE0LTCH_Pos      (0UL)                     /*!< EE0LTCH (Bit 0)                                       */
#define HRPWM_SLV6_EEFR0_EE0LTCH_Msk      (0x1UL)                   /*!< EE0LTCH (Bitfield-Mask: 0x01)                         */
/* =========================================================  EEFR1  ========================================================= */
#define HRPWM_SLV6_EEFR1_EE9FLTR_Pos      (21UL)                    /*!< EE9FLTR (Bit 21)                                      */
#define HRPWM_SLV6_EEFR1_EE9FLTR_Msk      (0x1e00000UL)             /*!< EE9FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV6_EEFR1_EE9LTCH_Pos      (20UL)                    /*!< EE9LTCH (Bit 20)                                      */
#define HRPWM_SLV6_EEFR1_EE9LTCH_Msk      (0x100000UL)              /*!< EE9LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_EEFR1_EE8FLTR_Pos      (16UL)                    /*!< EE8FLTR (Bit 16)                                      */
#define HRPWM_SLV6_EEFR1_EE8FLTR_Msk      (0xf0000UL)               /*!< EE8FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV6_EEFR1_EE8LTCH_Pos      (15UL)                    /*!< EE8LTCH (Bit 15)                                      */
#define HRPWM_SLV6_EEFR1_EE8LTCH_Msk      (0x8000UL)                /*!< EE8LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_EEFR1_EE7FLTR_Pos      (11UL)                    /*!< EE7FLTR (Bit 11)                                      */
#define HRPWM_SLV6_EEFR1_EE7FLTR_Msk      (0x7800UL)                /*!< EE7FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV6_EEFR1_EE7LTCH_Pos      (10UL)                    /*!< EE7LTCH (Bit 10)                                      */
#define HRPWM_SLV6_EEFR1_EE7LTCH_Msk      (0x400UL)                 /*!< EE7LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_EEFR1_EE6FLTR_Pos      (6UL)                     /*!< EE6FLTR (Bit 6)                                       */
#define HRPWM_SLV6_EEFR1_EE6FLTR_Msk      (0x3c0UL)                 /*!< EE6FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV6_EEFR1_EE6LTCH_Pos      (5UL)                     /*!< EE6LTCH (Bit 5)                                       */
#define HRPWM_SLV6_EEFR1_EE6LTCH_Msk      (0x20UL)                  /*!< EE6LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_EEFR1_EE5FLTR_Pos      (1UL)                     /*!< EE5FLTR (Bit 1)                                       */
#define HRPWM_SLV6_EEFR1_EE5FLTR_Msk      (0x1eUL)                  /*!< EE5FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV6_EEFR1_EE5LTCH_Pos      (0UL)                     /*!< EE5LTCH (Bit 0)                                       */
#define HRPWM_SLV6_EEFR1_EE5LTCH_Msk      (0x1UL)                   /*!< EE5LTCH (Bitfield-Mask: 0x01)                         */
/* =========================================================  EEFR2  ========================================================= */
#define HRPWM_SLV6_EEFR2_EEVACNT_Pos      (8UL)                     /*!< EEVACNT (Bit 8)                                       */
#define HRPWM_SLV6_EEFR2_EEVACNT_Msk      (0x3f00UL)                /*!< EEVACNT (Bitfield-Mask: 0x3f)                         */
#define HRPWM_SLV6_EEFR2_EEVASEL_Pos      (4UL)                     /*!< EEVASEL (Bit 4)                                       */
#define HRPWM_SLV6_EEFR2_EEVASEL_Msk      (0xf0UL)                  /*!< EEVASEL (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV6_EEFR2_EEVARSTM_Pos     (2UL)                     /*!< EEVARSTM (Bit 2)                                      */
#define HRPWM_SLV6_EEFR2_EEVARSTM_Msk     (0x4UL)                   /*!< EEVARSTM (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_EEFR2_EEVACRES_Pos     (1UL)                     /*!< EEVACRES (Bit 1)                                      */
#define HRPWM_SLV6_EEFR2_EEVACRES_Msk     (0x2UL)                   /*!< EEVACRES (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_EEFR2_EEVACE_Pos       (0UL)                     /*!< EEVACE (Bit 0)                                        */
#define HRPWM_SLV6_EEFR2_EEVACE_Msk       (0x1UL)                   /*!< EEVACE (Bitfield-Mask: 0x01)                          */
/* =========================================================  RSTR  ========================================================== */
#define HRPWM_SLV6_RSTR_SLV4CMPB_Pos      (31UL)                    /*!< SLV4CMPB (Bit 31)                                     */
#define HRPWM_SLV6_RSTR_SLV4CMPB_Msk      (0x80000000UL)            /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_RSTR_SLV3CMPD_Pos      (30UL)                    /*!< SLV3CMPD (Bit 30)                                     */
#define HRPWM_SLV6_RSTR_SLV3CMPD_Msk      (0x40000000UL)            /*!< SLV3CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_RSTR_SLV3CMPB_Pos      (29UL)                    /*!< SLV3CMPB (Bit 29)                                     */
#define HRPWM_SLV6_RSTR_SLV3CMPB_Msk      (0x20000000UL)            /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_RSTR_SLV3CMPA_Pos      (28UL)                    /*!< SLV3CMPA (Bit 28)                                     */
#define HRPWM_SLV6_RSTR_SLV3CMPA_Msk      (0x10000000UL)            /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_RSTR_SLV2CMPD_Pos      (27UL)                    /*!< SLV2CMPD (Bit 27)                                     */
#define HRPWM_SLV6_RSTR_SLV2CMPD_Msk      (0x8000000UL)             /*!< SLV2CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_RSTR_SLV2CMPB_Pos      (26UL)                    /*!< SLV2CMPB (Bit 26)                                     */
#define HRPWM_SLV6_RSTR_SLV2CMPB_Msk      (0x4000000UL)             /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_RSTR_SLV2CMPA_Pos      (25UL)                    /*!< SLV2CMPA (Bit 25)                                     */
#define HRPWM_SLV6_RSTR_SLV2CMPA_Msk      (0x2000000UL)             /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_RSTR_SLV1CMPD_Pos      (24UL)                    /*!< SLV1CMPD (Bit 24)                                     */
#define HRPWM_SLV6_RSTR_SLV1CMPD_Msk      (0x1000000UL)             /*!< SLV1CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_RSTR_SLV1CMPB_Pos      (23UL)                    /*!< SLV1CMPB (Bit 23)                                     */
#define HRPWM_SLV6_RSTR_SLV1CMPB_Msk      (0x800000UL)              /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_RSTR_SLV1CMPA_Pos      (22UL)                    /*!< SLV1CMPA (Bit 22)                                     */
#define HRPWM_SLV6_RSTR_SLV1CMPA_Msk      (0x400000UL)              /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_RSTR_SLV0CMPD_Pos      (21UL)                    /*!< SLV0CMPD (Bit 21)                                     */
#define HRPWM_SLV6_RSTR_SLV0CMPD_Msk      (0x200000UL)              /*!< SLV0CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_RSTR_SLV0CMPB_Pos      (20UL)                    /*!< SLV0CMPB (Bit 20)                                     */
#define HRPWM_SLV6_RSTR_SLV0CMPB_Msk      (0x100000UL)              /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_RSTR_SLV0CMPA_Pos      (19UL)                    /*!< SLV0CMPA (Bit 19)                                     */
#define HRPWM_SLV6_RSTR_SLV0CMPA_Msk      (0x80000UL)               /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_RSTR_SLVCMPD_Pos       (18UL)                    /*!< SLVCMPD (Bit 18)                                      */
#define HRPWM_SLV6_RSTR_SLVCMPD_Msk       (0x40000UL)               /*!< SLVCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_RSTR_SLVCMPB_Pos       (17UL)                    /*!< SLVCMPB (Bit 17)                                      */
#define HRPWM_SLV6_RSTR_SLVCMPB_Msk       (0x20000UL)               /*!< SLVCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_RSTR_SLVUPD_Pos        (16UL)                    /*!< SLVUPD (Bit 16)                                       */
#define HRPWM_SLV6_RSTR_SLVUPD_Msk        (0x10000UL)               /*!< SLVUPD (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_RSTR_EXTEVT9_Pos       (15UL)                    /*!< EXTEVT9 (Bit 15)                                      */
#define HRPWM_SLV6_RSTR_EXTEVT9_Msk       (0x8000UL)                /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_RSTR_EXTEVT8_Pos       (14UL)                    /*!< EXTEVT8 (Bit 14)                                      */
#define HRPWM_SLV6_RSTR_EXTEVT8_Msk       (0x4000UL)                /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_RSTR_EXTEVT7_Pos       (13UL)                    /*!< EXTEVT7 (Bit 13)                                      */
#define HRPWM_SLV6_RSTR_EXTEVT7_Msk       (0x2000UL)                /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_RSTR_EXTEVT6_Pos       (12UL)                    /*!< EXTEVT6 (Bit 12)                                      */
#define HRPWM_SLV6_RSTR_EXTEVT6_Msk       (0x1000UL)                /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_RSTR_EXTEVT5_Pos       (11UL)                    /*!< EXTEVT5 (Bit 11)                                      */
#define HRPWM_SLV6_RSTR_EXTEVT5_Msk       (0x800UL)                 /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_RSTR_EXTEVT4_Pos       (10UL)                    /*!< EXTEVT4 (Bit 10)                                      */
#define HRPWM_SLV6_RSTR_EXTEVT4_Msk       (0x400UL)                 /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_RSTR_EXTEVT3_Pos       (9UL)                     /*!< EXTEVT3 (Bit 9)                                       */
#define HRPWM_SLV6_RSTR_EXTEVT3_Msk       (0x200UL)                 /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_RSTR_EXTEVT2_Pos       (8UL)                     /*!< EXTEVT2 (Bit 8)                                       */
#define HRPWM_SLV6_RSTR_EXTEVT2_Msk       (0x100UL)                 /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_RSTR_EXTEVT1_Pos       (7UL)                     /*!< EXTEVT1 (Bit 7)                                       */
#define HRPWM_SLV6_RSTR_EXTEVT1_Msk       (0x80UL)                  /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_RSTR_EXTEVT0_Pos       (6UL)                     /*!< EXTEVT0 (Bit 6)                                       */
#define HRPWM_SLV6_RSTR_EXTEVT0_Msk       (0x40UL)                  /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_RSTR_MSTPER_Pos        (5UL)                     /*!< MSTPER (Bit 5)                                        */
#define HRPWM_SLV6_RSTR_MSTPER_Msk        (0x20UL)                  /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_RSTR_MSTCMPD_Pos       (4UL)                     /*!< MSTCMPD (Bit 4)                                       */
#define HRPWM_SLV6_RSTR_MSTCMPD_Msk       (0x10UL)                  /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_RSTR_MSTCMPC_Pos       (3UL)                     /*!< MSTCMPC (Bit 3)                                       */
#define HRPWM_SLV6_RSTR_MSTCMPC_Msk       (0x8UL)                   /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_RSTR_MSTCMPB_Pos       (2UL)                     /*!< MSTCMPB (Bit 2)                                       */
#define HRPWM_SLV6_RSTR_MSTCMPB_Msk       (0x4UL)                   /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_RSTR_MSTCMPA_Pos       (1UL)                     /*!< MSTCMPA (Bit 1)                                       */
#define HRPWM_SLV6_RSTR_MSTCMPA_Msk       (0x2UL)                   /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_RSTR_SLV4CMPA_Pos      (0UL)                     /*!< SLV4CMPA (Bit 0)                                      */
#define HRPWM_SLV6_RSTR_SLV4CMPA_Msk      (0x1UL)                   /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
/* =========================================================  RSTER  ========================================================= */
#define HRPWM_SLV6_RSTER_SLV7CMPD_Pos     (5UL)                     /*!< SLV7CMPD (Bit 5)                                      */
#define HRPWM_SLV6_RSTER_SLV7CMPD_Msk     (0x20UL)                  /*!< SLV7CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_RSTER_SLV7CMPB_Pos     (4UL)                     /*!< SLV7CMPB (Bit 4)                                      */
#define HRPWM_SLV6_RSTER_SLV7CMPB_Msk     (0x10UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_RSTER_SLV7CMPA_Pos     (3UL)                     /*!< SLV7CMPA (Bit 3)                                      */
#define HRPWM_SLV6_RSTER_SLV7CMPA_Msk     (0x8UL)                   /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_RSTER_SLV5CMPD_Pos     (2UL)                     /*!< SLV5CMPD (Bit 2)                                      */
#define HRPWM_SLV6_RSTER_SLV5CMPD_Msk     (0x4UL)                   /*!< SLV5CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_RSTER_SLV5CMPB_Pos     (1UL)                     /*!< SLV5CMPB (Bit 1)                                      */
#define HRPWM_SLV6_RSTER_SLV5CMPB_Msk     (0x2UL)                   /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_RSTER_SLV5CMPA_Pos     (0UL)                     /*!< SLV5CMPA (Bit 0)                                      */
#define HRPWM_SLV6_RSTER_SLV5CMPA_Msk     (0x1UL)                   /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
/* =========================================================  CHPR  ========================================================== */
#define HRPWM_SLV6_CHPR_STRPW_Pos         (12UL)                    /*!< STRPW (Bit 12)                                        */
#define HRPWM_SLV6_CHPR_STRPW_Msk         (0xf000UL)                /*!< STRPW (Bitfield-Mask: 0x0f)                           */
#define HRPWM_SLV6_CHPR_CARDTY_Pos        (6UL)                     /*!< CARDTY (Bit 6)                                        */
#define HRPWM_SLV6_CHPR_CARDTY_Msk        (0x1c0UL)                 /*!< CARDTY (Bitfield-Mask: 0x07)                          */
#define HRPWM_SLV6_CHPR_CARFRQ_Pos        (0UL)                     /*!< CARFRQ (Bit 0)                                        */
#define HRPWM_SLV6_CHPR_CARFRQ_Msk        (0xfUL)                   /*!< CARFRQ (Bitfield-Mask: 0x0f)                          */
/* ========================================================  CAPACR  ========================================================= */
#define HRPWM_SLV6_CAPACR_SLV4CMPB_Pos    (31UL)                    /*!< SLV4CMPB (Bit 31)                                     */
#define HRPWM_SLV6_CAPACR_SLV4CMPB_Msk    (0x80000000UL)            /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACR_SLV4CMPA_Pos    (30UL)                    /*!< SLV4CMPA (Bit 30)                                     */
#define HRPWM_SLV6_CAPACR_SLV4CMPA_Msk    (0x40000000UL)            /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACR_SLV4CLRA_Pos    (29UL)                    /*!< SLV4CLRA (Bit 29)                                     */
#define HRPWM_SLV6_CAPACR_SLV4CLRA_Msk    (0x20000000UL)            /*!< SLV4CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACR_SLV4SETA_Pos    (28UL)                    /*!< SLV4SETA (Bit 28)                                     */
#define HRPWM_SLV6_CAPACR_SLV4SETA_Msk    (0x10000000UL)            /*!< SLV4SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACR_SLV3CMPB_Pos    (27UL)                    /*!< SLV3CMPB (Bit 27)                                     */
#define HRPWM_SLV6_CAPACR_SLV3CMPB_Msk    (0x8000000UL)             /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACR_SLV3CMPA_Pos    (26UL)                    /*!< SLV3CMPA (Bit 26)                                     */
#define HRPWM_SLV6_CAPACR_SLV3CMPA_Msk    (0x4000000UL)             /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACR_SLV3CLRA_Pos    (25UL)                    /*!< SLV3CLRA (Bit 25)                                     */
#define HRPWM_SLV6_CAPACR_SLV3CLRA_Msk    (0x2000000UL)             /*!< SLV3CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACR_SLV3SETA_Pos    (24UL)                    /*!< SLV3SETA (Bit 24)                                     */
#define HRPWM_SLV6_CAPACR_SLV3SETA_Msk    (0x1000000UL)             /*!< SLV3SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACR_SLV2CMPB_Pos    (23UL)                    /*!< SLV2CMPB (Bit 23)                                     */
#define HRPWM_SLV6_CAPACR_SLV2CMPB_Msk    (0x800000UL)              /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACR_SLV2CMPA_Pos    (22UL)                    /*!< SLV2CMPA (Bit 22)                                     */
#define HRPWM_SLV6_CAPACR_SLV2CMPA_Msk    (0x400000UL)              /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACR_SLV2CLRA_Pos    (21UL)                    /*!< SLV2CLRA (Bit 21)                                     */
#define HRPWM_SLV6_CAPACR_SLV2CLRA_Msk    (0x200000UL)              /*!< SLV2CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACR_SLV2SETA_Pos    (20UL)                    /*!< SLV2SETA (Bit 20)                                     */
#define HRPWM_SLV6_CAPACR_SLV2SETA_Msk    (0x100000UL)              /*!< SLV2SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACR_SLV1CMPB_Pos    (19UL)                    /*!< SLV1CMPB (Bit 19)                                     */
#define HRPWM_SLV6_CAPACR_SLV1CMPB_Msk    (0x80000UL)               /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACR_SLV1CMPA_Pos    (18UL)                    /*!< SLV1CMPA (Bit 18)                                     */
#define HRPWM_SLV6_CAPACR_SLV1CMPA_Msk    (0x40000UL)               /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACR_SLV1CLRA_Pos    (17UL)                    /*!< SLV1CLRA (Bit 17)                                     */
#define HRPWM_SLV6_CAPACR_SLV1CLRA_Msk    (0x20000UL)               /*!< SLV1CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACR_SLV1SETA_Pos    (16UL)                    /*!< SLV1SETA (Bit 16)                                     */
#define HRPWM_SLV6_CAPACR_SLV1SETA_Msk    (0x10000UL)               /*!< SLV1SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACR_SLV0CMPB_Pos    (15UL)                    /*!< SLV0CMPB (Bit 15)                                     */
#define HRPWM_SLV6_CAPACR_SLV0CMPB_Msk    (0x8000UL)                /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACR_SLV0CMPA_Pos    (14UL)                    /*!< SLV0CMPA (Bit 14)                                     */
#define HRPWM_SLV6_CAPACR_SLV0CMPA_Msk    (0x4000UL)                /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACR_SLV0CLRA_Pos    (13UL)                    /*!< SLV0CLRA (Bit 13)                                     */
#define HRPWM_SLV6_CAPACR_SLV0CLRA_Msk    (0x2000UL)                /*!< SLV0CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACR_SLV0SETA_Pos    (12UL)                    /*!< SLV0SETA (Bit 12)                                     */
#define HRPWM_SLV6_CAPACR_SLV0SETA_Msk    (0x1000UL)                /*!< SLV0SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACR_EXTEVT9_Pos     (11UL)                    /*!< EXTEVT9 (Bit 11)                                      */
#define HRPWM_SLV6_CAPACR_EXTEVT9_Msk     (0x800UL)                 /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CAPACR_EXTEVT8_Pos     (10UL)                    /*!< EXTEVT8 (Bit 10)                                      */
#define HRPWM_SLV6_CAPACR_EXTEVT8_Msk     (0x400UL)                 /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CAPACR_EXTEVT7_Pos     (9UL)                     /*!< EXTEVT7 (Bit 9)                                       */
#define HRPWM_SLV6_CAPACR_EXTEVT7_Msk     (0x200UL)                 /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CAPACR_EXTEVT6_Pos     (8UL)                     /*!< EXTEVT6 (Bit 8)                                       */
#define HRPWM_SLV6_CAPACR_EXTEVT6_Msk     (0x100UL)                 /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CAPACR_EXTEVT5_Pos     (7UL)                     /*!< EXTEVT5 (Bit 7)                                       */
#define HRPWM_SLV6_CAPACR_EXTEVT5_Msk     (0x80UL)                  /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CAPACR_EXTEVT4_Pos     (6UL)                     /*!< EXTEVT4 (Bit 6)                                       */
#define HRPWM_SLV6_CAPACR_EXTEVT4_Msk     (0x40UL)                  /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CAPACR_EXTEVT3_Pos     (5UL)                     /*!< EXTEVT3 (Bit 5)                                       */
#define HRPWM_SLV6_CAPACR_EXTEVT3_Msk     (0x20UL)                  /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CAPACR_EXTEVT2_Pos     (4UL)                     /*!< EXTEVT2 (Bit 4)                                       */
#define HRPWM_SLV6_CAPACR_EXTEVT2_Msk     (0x10UL)                  /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CAPACR_EXTEVT1_Pos     (3UL)                     /*!< EXTEVT1 (Bit 3)                                       */
#define HRPWM_SLV6_CAPACR_EXTEVT1_Msk     (0x8UL)                   /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CAPACR_EXTEVT0_Pos     (2UL)                     /*!< EXTEVT0 (Bit 2)                                       */
#define HRPWM_SLV6_CAPACR_EXTEVT0_Msk     (0x4UL)                   /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CAPACR_UPDCPT_Pos      (1UL)                     /*!< UPDCPT (Bit 1)                                        */
#define HRPWM_SLV6_CAPACR_UPDCPT_Msk      (0x2UL)                   /*!< UPDCPT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_CAPACR_SWCPT_Pos       (0UL)                     /*!< SWCPT (Bit 0)                                         */
#define HRPWM_SLV6_CAPACR_SWCPT_Msk       (0x1UL)                   /*!< SWCPT (Bitfield-Mask: 0x01)                           */
/* ========================================================  CAPACER  ======================================================== */
#define HRPWM_SLV6_CAPACER_SLV7CMPB_Pos   (7UL)                     /*!< SLV7CMPB (Bit 7)                                      */
#define HRPWM_SLV6_CAPACER_SLV7CMPB_Msk   (0x80UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACER_SLV7CMPA_Pos   (6UL)                     /*!< SLV7CMPA (Bit 6)                                      */
#define HRPWM_SLV6_CAPACER_SLV7CMPA_Msk   (0x40UL)                  /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACER_SLV7CLRA_Pos   (5UL)                     /*!< SLV7CLRA (Bit 5)                                      */
#define HRPWM_SLV6_CAPACER_SLV7CLRA_Msk   (0x20UL)                  /*!< SLV7CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACER_SLV7SETA_Pos   (4UL)                     /*!< SLV7SETA (Bit 4)                                      */
#define HRPWM_SLV6_CAPACER_SLV7SETA_Msk   (0x10UL)                  /*!< SLV7SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACER_SLV5CMPB_Pos   (3UL)                     /*!< SLV5CMPB (Bit 3)                                      */
#define HRPWM_SLV6_CAPACER_SLV5CMPB_Msk   (0x8UL)                   /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACER_SLV5CMPA_Pos   (2UL)                     /*!< SLV5CMPA (Bit 2)                                      */
#define HRPWM_SLV6_CAPACER_SLV5CMPA_Msk   (0x4UL)                   /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACER_SLV5CLRA_Pos   (1UL)                     /*!< SLV5CLRA (Bit 1)                                      */
#define HRPWM_SLV6_CAPACER_SLV5CLRA_Msk   (0x2UL)                   /*!< SLV5CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPACER_SLV5SETA_Pos   (0UL)                     /*!< SLV5SETA (Bit 0)                                      */
#define HRPWM_SLV6_CAPACER_SLV5SETA_Msk   (0x1UL)                   /*!< SLV5SETA (Bitfield-Mask: 0x01)                        */
/* ========================================================  CAPBCR  ========================================================= */
#define HRPWM_SLV6_CAPBCR_SLV4CMPB_Pos    (31UL)                    /*!< SLV4CMPB (Bit 31)                                     */
#define HRPWM_SLV6_CAPBCR_SLV4CMPB_Msk    (0x80000000UL)            /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCR_SLV4CMPA_Pos    (30UL)                    /*!< SLV4CMPA (Bit 30)                                     */
#define HRPWM_SLV6_CAPBCR_SLV4CMPA_Msk    (0x40000000UL)            /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCR_SLV4CLRA_Pos    (29UL)                    /*!< SLV4CLRA (Bit 29)                                     */
#define HRPWM_SLV6_CAPBCR_SLV4CLRA_Msk    (0x20000000UL)            /*!< SLV4CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCR_SLV4SETA_Pos    (28UL)                    /*!< SLV4SETA (Bit 28)                                     */
#define HRPWM_SLV6_CAPBCR_SLV4SETA_Msk    (0x10000000UL)            /*!< SLV4SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCR_SLV3CMPB_Pos    (27UL)                    /*!< SLV3CMPB (Bit 27)                                     */
#define HRPWM_SLV6_CAPBCR_SLV3CMPB_Msk    (0x8000000UL)             /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCR_SLV3CMPA_Pos    (26UL)                    /*!< SLV3CMPA (Bit 26)                                     */
#define HRPWM_SLV6_CAPBCR_SLV3CMPA_Msk    (0x4000000UL)             /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCR_SLV3CLRA_Pos    (25UL)                    /*!< SLV3CLRA (Bit 25)                                     */
#define HRPWM_SLV6_CAPBCR_SLV3CLRA_Msk    (0x2000000UL)             /*!< SLV3CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCR_SLV3SETA_Pos    (24UL)                    /*!< SLV3SETA (Bit 24)                                     */
#define HRPWM_SLV6_CAPBCR_SLV3SETA_Msk    (0x1000000UL)             /*!< SLV3SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCR_SLV2CMPB_Pos    (23UL)                    /*!< SLV2CMPB (Bit 23)                                     */
#define HRPWM_SLV6_CAPBCR_SLV2CMPB_Msk    (0x800000UL)              /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCR_SLV2CMPA_Pos    (22UL)                    /*!< SLV2CMPA (Bit 22)                                     */
#define HRPWM_SLV6_CAPBCR_SLV2CMPA_Msk    (0x400000UL)              /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCR_SLV2CLRA_Pos    (21UL)                    /*!< SLV2CLRA (Bit 21)                                     */
#define HRPWM_SLV6_CAPBCR_SLV2CLRA_Msk    (0x200000UL)              /*!< SLV2CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCR_SLV2SETA_Pos    (20UL)                    /*!< SLV2SETA (Bit 20)                                     */
#define HRPWM_SLV6_CAPBCR_SLV2SETA_Msk    (0x100000UL)              /*!< SLV2SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCR_SLV1CMPB_Pos    (19UL)                    /*!< SLV1CMPB (Bit 19)                                     */
#define HRPWM_SLV6_CAPBCR_SLV1CMPB_Msk    (0x80000UL)               /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCR_SLV1CMPA_Pos    (18UL)                    /*!< SLV1CMPA (Bit 18)                                     */
#define HRPWM_SLV6_CAPBCR_SLV1CMPA_Msk    (0x40000UL)               /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCR_SLV1CLRA_Pos    (17UL)                    /*!< SLV1CLRA (Bit 17)                                     */
#define HRPWM_SLV6_CAPBCR_SLV1CLRA_Msk    (0x20000UL)               /*!< SLV1CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCR_SLV1SETA_Pos    (16UL)                    /*!< SLV1SETA (Bit 16)                                     */
#define HRPWM_SLV6_CAPBCR_SLV1SETA_Msk    (0x10000UL)               /*!< SLV1SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCR_SLV0CMPB_Pos    (15UL)                    /*!< SLV0CMPB (Bit 15)                                     */
#define HRPWM_SLV6_CAPBCR_SLV0CMPB_Msk    (0x8000UL)                /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCR_SLV0CMPA_Pos    (14UL)                    /*!< SLV0CMPA (Bit 14)                                     */
#define HRPWM_SLV6_CAPBCR_SLV0CMPA_Msk    (0x4000UL)                /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCR_SLV0CLRA_Pos    (13UL)                    /*!< SLV0CLRA (Bit 13)                                     */
#define HRPWM_SLV6_CAPBCR_SLV0CLRA_Msk    (0x2000UL)                /*!< SLV0CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCR_SLV0SETA_Pos    (12UL)                    /*!< SLV0SETA (Bit 12)                                     */
#define HRPWM_SLV6_CAPBCR_SLV0SETA_Msk    (0x1000UL)                /*!< SLV0SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCR_EXTEVT9_Pos     (11UL)                    /*!< EXTEVT9 (Bit 11)                                      */
#define HRPWM_SLV6_CAPBCR_EXTEVT9_Msk     (0x800UL)                 /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CAPBCR_EXTEVT8_Pos     (10UL)                    /*!< EXTEVT8 (Bit 10)                                      */
#define HRPWM_SLV6_CAPBCR_EXTEVT8_Msk     (0x400UL)                 /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CAPBCR_EXTEVT7_Pos     (9UL)                     /*!< EXTEVT7 (Bit 9)                                       */
#define HRPWM_SLV6_CAPBCR_EXTEVT7_Msk     (0x200UL)                 /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CAPBCR_EXTEVT6_Pos     (8UL)                     /*!< EXTEVT6 (Bit 8)                                       */
#define HRPWM_SLV6_CAPBCR_EXTEVT6_Msk     (0x100UL)                 /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CAPBCR_EXTEVT5_Pos     (7UL)                     /*!< EXTEVT5 (Bit 7)                                       */
#define HRPWM_SLV6_CAPBCR_EXTEVT5_Msk     (0x80UL)                  /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CAPBCR_EXTEVT4_Pos     (6UL)                     /*!< EXTEVT4 (Bit 6)                                       */
#define HRPWM_SLV6_CAPBCR_EXTEVT4_Msk     (0x40UL)                  /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CAPBCR_EXTEVT3_Pos     (5UL)                     /*!< EXTEVT3 (Bit 5)                                       */
#define HRPWM_SLV6_CAPBCR_EXTEVT3_Msk     (0x20UL)                  /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CAPBCR_EXTEVT2_Pos     (4UL)                     /*!< EXTEVT2 (Bit 4)                                       */
#define HRPWM_SLV6_CAPBCR_EXTEVT2_Msk     (0x10UL)                  /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CAPBCR_EXTEVT1_Pos     (3UL)                     /*!< EXTEVT1 (Bit 3)                                       */
#define HRPWM_SLV6_CAPBCR_EXTEVT1_Msk     (0x8UL)                   /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CAPBCR_EXTEVT0_Pos     (2UL)                     /*!< EXTEVT0 (Bit 2)                                       */
#define HRPWM_SLV6_CAPBCR_EXTEVT0_Msk     (0x4UL)                   /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_CAPBCR_UPDCPT_Pos      (1UL)                     /*!< UPDCPT (Bit 1)                                        */
#define HRPWM_SLV6_CAPBCR_UPDCPT_Msk      (0x2UL)                   /*!< UPDCPT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_CAPBCR_SWCPT_Pos       (0UL)                     /*!< SWCPT (Bit 0)                                         */
#define HRPWM_SLV6_CAPBCR_SWCPT_Msk       (0x1UL)                   /*!< SWCPT (Bitfield-Mask: 0x01)                           */
/* ========================================================  CAPBCER  ======================================================== */
#define HRPWM_SLV6_CAPBCER_SLV7CMPB_Pos   (7UL)                     /*!< SLV7CMPB (Bit 7)                                      */
#define HRPWM_SLV6_CAPBCER_SLV7CMPB_Msk   (0x80UL)                  /*!< SLV7CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCER_SLV7CMPA_Pos   (6UL)                     /*!< SLV7CMPA (Bit 6)                                      */
#define HRPWM_SLV6_CAPBCER_SLV7CMPA_Msk   (0x40UL)                  /*!< SLV7CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCER_SLV7CLRA_Pos   (5UL)                     /*!< SLV7CLRA (Bit 5)                                      */
#define HRPWM_SLV6_CAPBCER_SLV7CLRA_Msk   (0x20UL)                  /*!< SLV7CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCER_SLV7SETA_Pos   (4UL)                     /*!< SLV7SETA (Bit 4)                                      */
#define HRPWM_SLV6_CAPBCER_SLV7SETA_Msk   (0x10UL)                  /*!< SLV7SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCER_SLV5CMPB_Pos   (3UL)                     /*!< SLV5CMPB (Bit 3)                                      */
#define HRPWM_SLV6_CAPBCER_SLV5CMPB_Msk   (0x8UL)                   /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCER_SLV5CMPA_Pos   (2UL)                     /*!< SLV5CMPA (Bit 2)                                      */
#define HRPWM_SLV6_CAPBCER_SLV5CMPA_Msk   (0x4UL)                   /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCER_SLV5CLRA_Pos   (1UL)                     /*!< SLV5CLRA (Bit 1)                                      */
#define HRPWM_SLV6_CAPBCER_SLV5CLRA_Msk   (0x2UL)                   /*!< SLV5CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_CAPBCER_SLV5SETA_Pos   (0UL)                     /*!< SLV5SETA (Bit 0)                                      */
#define HRPWM_SLV6_CAPBCER_SLV5SETA_Msk   (0x1UL)                   /*!< SLV5SETA (Bitfield-Mask: 0x01)                        */
/* =========================================================  OUTR  ========================================================== */
#define HRPWM_SLV6_OUTR_DTEN_Pos          (31UL)                    /*!< DTEN (Bit 31)                                         */
#define HRPWM_SLV6_OUTR_DTEN_Msk          (0x80000000UL)            /*!< DTEN (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_OUTR_DLYPRTEN_Pos      (30UL)                    /*!< DLYPRTEN (Bit 30)                                     */
#define HRPWM_SLV6_OUTR_DLYPRTEN_Msk      (0x40000000UL)            /*!< DLYPRTEN (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV6_OUTR_DLYPRT_Pos        (27UL)                    /*!< DLYPRT (Bit 27)                                       */
#define HRPWM_SLV6_OUTR_DLYPRT_Msk        (0x38000000UL)            /*!< DLYPRT (Bitfield-Mask: 0x07)                          */
#define HRPWM_SLV6_OUTR_BIAR_Pos          (25UL)                    /*!< BIAR (Bit 25)                                         */
#define HRPWM_SLV6_OUTR_BIAR_Msk          (0x2000000UL)             /*!< BIAR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_OUTR_DIDLB_Pos         (22UL)                    /*!< DIDLB (Bit 22)                                        */
#define HRPWM_SLV6_OUTR_DIDLB_Msk         (0x400000UL)              /*!< DIDLB (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_OUTR_IDLEMB_Pos        (21UL)                    /*!< IDLEMB (Bit 21)                                       */
#define HRPWM_SLV6_OUTR_IDLEMB_Msk        (0x200000UL)              /*!< IDLEMB (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_OUTR_CHPB_Pos          (20UL)                    /*!< CHPB (Bit 20)                                         */
#define HRPWM_SLV6_OUTR_CHPB_Msk          (0x100000UL)              /*!< CHPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_OUTR_IDLESB_Pos        (19UL)                    /*!< IDLESB (Bit 19)                                       */
#define HRPWM_SLV6_OUTR_IDLESB_Msk        (0x80000UL)               /*!< IDLESB (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_OUTR_FAULTB_Pos        (17UL)                    /*!< FAULTB (Bit 17)                                       */
#define HRPWM_SLV6_OUTR_FAULTB_Msk        (0x60000UL)               /*!< FAULTB (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV6_OUTR_POLB_Pos          (16UL)                    /*!< POLB (Bit 16)                                         */
#define HRPWM_SLV6_OUTR_POLB_Msk          (0x10000UL)               /*!< POLB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_OUTR_DIDLA_Pos         (6UL)                     /*!< DIDLA (Bit 6)                                         */
#define HRPWM_SLV6_OUTR_DIDLA_Msk         (0x40UL)                  /*!< DIDLA (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_OUTR_IDLEMA_Pos        (5UL)                     /*!< IDLEMA (Bit 5)                                        */
#define HRPWM_SLV6_OUTR_IDLEMA_Msk        (0x20UL)                  /*!< IDLEMA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_OUTR_CHPA_Pos          (4UL)                     /*!< CHPA (Bit 4)                                          */
#define HRPWM_SLV6_OUTR_CHPA_Msk          (0x10UL)                  /*!< CHPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_OUTR_IDLESA_Pos        (3UL)                     /*!< IDLESA (Bit 3)                                        */
#define HRPWM_SLV6_OUTR_IDLESA_Msk        (0x8UL)                   /*!< IDLESA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_OUTR_FAULTA_Pos        (1UL)                     /*!< FAULTA (Bit 1)                                        */
#define HRPWM_SLV6_OUTR_FAULTA_Msk        (0x6UL)                   /*!< FAULTA (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV6_OUTR_POLA_Pos          (0UL)                     /*!< POLA (Bit 0)                                          */
#define HRPWM_SLV6_OUTR_POLA_Msk          (0x1UL)                   /*!< POLA (Bitfield-Mask: 0x01)                            */
/* =========================================================  FLTR  ========================================================== */
#define HRPWM_SLV6_FLTR_FLT7EN_Pos        (7UL)                     /*!< FLT7EN (Bit 7)                                        */
#define HRPWM_SLV6_FLTR_FLT7EN_Msk        (0x80UL)                  /*!< FLT7EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_FLTR_FLT6EN_Pos        (6UL)                     /*!< FLT6EN (Bit 6)                                        */
#define HRPWM_SLV6_FLTR_FLT6EN_Msk        (0x40UL)                  /*!< FLT6EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_FLTR_FLT5EN_Pos        (5UL)                     /*!< FLT5EN (Bit 5)                                        */
#define HRPWM_SLV6_FLTR_FLT5EN_Msk        (0x20UL)                  /*!< FLT5EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_FLTR_FLT4EN_Pos        (4UL)                     /*!< FLT4EN (Bit 4)                                        */
#define HRPWM_SLV6_FLTR_FLT4EN_Msk        (0x10UL)                  /*!< FLT4EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_FLTR_FLT3EN_Pos        (3UL)                     /*!< FLT3EN (Bit 3)                                        */
#define HRPWM_SLV6_FLTR_FLT3EN_Msk        (0x8UL)                   /*!< FLT3EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_FLTR_FLT2EN_Pos        (2UL)                     /*!< FLT2EN (Bit 2)                                        */
#define HRPWM_SLV6_FLTR_FLT2EN_Msk        (0x4UL)                   /*!< FLT2EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_FLTR_FLT1EN_Pos        (1UL)                     /*!< FLT1EN (Bit 1)                                        */
#define HRPWM_SLV6_FLTR_FLT1EN_Msk        (0x2UL)                   /*!< FLT1EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_FLTR_FLT0EN_Pos        (0UL)                     /*!< FLT0EN (Bit 0)                                        */
#define HRPWM_SLV6_FLTR_FLT0EN_Msk        (0x1UL)                   /*!< FLT0EN (Bitfield-Mask: 0x01)                          */
/* =========================================================  DMAUR  ========================================================= */
#define HRPWM_SLV6_DMAUR_FLTR_Pos         (29UL)                    /*!< FLTR (Bit 29)                                         */
#define HRPWM_SLV6_DMAUR_FLTR_Msk         (0x20000000UL)            /*!< FLTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_DMAUR_OUTR_Pos         (28UL)                    /*!< OUTR (Bit 28)                                         */
#define HRPWM_SLV6_DMAUR_OUTR_Msk         (0x10000000UL)            /*!< OUTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_DMAUR_CAPBCER_Pos      (27UL)                    /*!< CAPBCER (Bit 27)                                      */
#define HRPWM_SLV6_DMAUR_CAPBCER_Msk      (0x8000000UL)             /*!< CAPBCER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_DMAUR_CAPBCR_Pos       (26UL)                    /*!< CAPBCR (Bit 26)                                       */
#define HRPWM_SLV6_DMAUR_CAPBCR_Msk       (0x4000000UL)             /*!< CAPBCR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_DMAUR_CAPACER_Pos      (25UL)                    /*!< CAPACER (Bit 25)                                      */
#define HRPWM_SLV6_DMAUR_CAPACER_Msk      (0x2000000UL)             /*!< CAPACER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_DMAUR_CAPACR_Pos       (24UL)                    /*!< CAPACR (Bit 24)                                       */
#define HRPWM_SLV6_DMAUR_CAPACR_Msk       (0x1000000UL)             /*!< CAPACR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_DMAUR_CHPR_Pos         (23UL)                    /*!< CHPR (Bit 23)                                         */
#define HRPWM_SLV6_DMAUR_CHPR_Msk         (0x800000UL)              /*!< CHPR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_DMAUR_RSTER_Pos        (22UL)                    /*!< RSTER (Bit 22)                                        */
#define HRPWM_SLV6_DMAUR_RSTER_Msk        (0x400000UL)              /*!< RSTER (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_DMAUR_RSTR_Pos         (21UL)                    /*!< RSTR (Bit 21)                                         */
#define HRPWM_SLV6_DMAUR_RSTR_Msk         (0x200000UL)              /*!< RSTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_DMAUR_EEFR2_Pos        (20UL)                    /*!< EEFR2 (Bit 20)                                        */
#define HRPWM_SLV6_DMAUR_EEFR2_Msk        (0x100000UL)              /*!< EEFR2 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_DMAUR_EEFR1_Pos        (19UL)                    /*!< EEFR1 (Bit 19)                                        */
#define HRPWM_SLV6_DMAUR_EEFR1_Msk        (0x80000UL)               /*!< EEFR1 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_DMAUR_EEFR0_Pos        (18UL)                    /*!< EEFR0 (Bit 18)                                        */
#define HRPWM_SLV6_DMAUR_EEFR0_Msk        (0x40000UL)               /*!< EEFR0 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_DMAUR_CLRBR_Pos        (17UL)                    /*!< CLRBR (Bit 17)                                        */
#define HRPWM_SLV6_DMAUR_CLRBR_Msk        (0x20000UL)               /*!< CLRBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_DMAUR_SETBR_Pos        (16UL)                    /*!< SETBR (Bit 16)                                        */
#define HRPWM_SLV6_DMAUR_SETBR_Msk        (0x10000UL)               /*!< SETBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_DMAUR_CLRAR_Pos        (15UL)                    /*!< CLRAR (Bit 15)                                        */
#define HRPWM_SLV6_DMAUR_CLRAR_Msk        (0x8000UL)                /*!< CLRAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_DMAUR_SETAR_Pos        (14UL)                    /*!< SETAR (Bit 14)                                        */
#define HRPWM_SLV6_DMAUR_SETAR_Msk        (0x4000UL)                /*!< SETAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_DMAUR_DTR_Pos          (13UL)                    /*!< DTR (Bit 13)                                          */
#define HRPWM_SLV6_DMAUR_DTR_Msk          (0x2000UL)                /*!< DTR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV6_DMAUR_CAPBR_Pos        (12UL)                    /*!< CAPBR (Bit 12)                                        */
#define HRPWM_SLV6_DMAUR_CAPBR_Msk        (0x1000UL)                /*!< CAPBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_DMAUR_CAPAR_Pos        (11UL)                    /*!< CAPAR (Bit 11)                                        */
#define HRPWM_SLV6_DMAUR_CAPAR_Msk        (0x800UL)                 /*!< CAPAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_DMAUR_CMPDR_Pos        (10UL)                    /*!< CMPDR (Bit 10)                                        */
#define HRPWM_SLV6_DMAUR_CMPDR_Msk        (0x400UL)                 /*!< CMPDR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_DMAUR_CMPCR_Pos        (9UL)                     /*!< CMPCR (Bit 9)                                         */
#define HRPWM_SLV6_DMAUR_CMPCR_Msk        (0x200UL)                 /*!< CMPCR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_DMAUR_CMPBR_Pos        (8UL)                     /*!< CMPBR (Bit 8)                                         */
#define HRPWM_SLV6_DMAUR_CMPBR_Msk        (0x100UL)                 /*!< CMPBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_DMAUR_CMPAR_Pos        (7UL)                     /*!< CMPAR (Bit 7)                                         */
#define HRPWM_SLV6_DMAUR_CMPAR_Msk        (0x80UL)                  /*!< CMPAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV6_DMAUR_REPR_Pos         (6UL)                     /*!< REPR (Bit 6)                                          */
#define HRPWM_SLV6_DMAUR_REPR_Msk         (0x40UL)                  /*!< REPR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_DMAUR_PERR_Pos         (5UL)                     /*!< PERR (Bit 5)                                          */
#define HRPWM_SLV6_DMAUR_PERR_Msk         (0x20UL)                  /*!< PERR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_DMAUR_CNTR_Pos         (4UL)                     /*!< CNTR (Bit 4)                                          */
#define HRPWM_SLV6_DMAUR_CNTR_Msk         (0x10UL)                  /*!< CNTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV6_DMAUR_PWMDIER_Pos      (3UL)                     /*!< PWMDIER (Bit 3)                                       */
#define HRPWM_SLV6_DMAUR_PWMDIER_Msk      (0x8UL)                   /*!< PWMDIER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV6_DMAUR_PWMISR_Pos       (2UL)                     /*!< PWMISR (Bit 2)                                        */
#define HRPWM_SLV6_DMAUR_PWMISR_Msk       (0x4UL)                   /*!< PWMISR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_DMAUR_PWMCR1_Pos       (1UL)                     /*!< PWMCR1 (Bit 1)                                        */
#define HRPWM_SLV6_DMAUR_PWMCR1_Msk       (0x2UL)                   /*!< PWMCR1 (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV6_DMAUR_PWMCR0_Pos       (0UL)                     /*!< PWMCR0 (Bit 0)                                        */
#define HRPWM_SLV6_DMAUR_PWMCR0_Msk       (0x1UL)                   /*!< PWMCR0 (Bitfield-Mask: 0x01)                          */
/* =========================================================  DMADR  ========================================================= */
#define HRPWM_SLV6_DMADR_DMADR_Pos        (0UL)                     /*!< DMADR (Bit 0)                                         */
#define HRPWM_SLV6_DMADR_DMADR_Msk        (0xffffffffUL)            /*!< DMADR (Bitfield-Mask: 0xffffffff)                     */


/* =========================================================================================================================== */
/* ================                                        HRPWM_SLV7                                         ================ */
/* =========================================================================================================================== */

/* ========================================================  PWMCR0  ========================================================= */
#define HRPWM_SLV7_PWMCR0_UPDGAT_Pos      (28UL)                    /*!< UPDGAT (Bit 28)                                       */
#define HRPWM_SLV7_PWMCR0_UPDGAT_Msk      (0xf0000000UL)            /*!< UPDGAT (Bitfield-Mask: 0x0f)                          */
#define HRPWM_SLV7_PWMCR0_UPDREP_Pos      (27UL)                    /*!< UPDREP (Bit 27)                                       */
#define HRPWM_SLV7_PWMCR0_UPDREP_Msk      (0x8000000UL)             /*!< UPDREP (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMCR0_UPDRST_Pos      (26UL)                    /*!< UPDRST (Bit 26)                                       */
#define HRPWM_SLV7_PWMCR0_UPDRST_Msk      (0x4000000UL)             /*!< UPDRST (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMCR0_PREEN_Pos       (25UL)                    /*!< PREEN (Bit 25)                                        */
#define HRPWM_SLV7_PWMCR0_PREEN_Msk       (0x2000000UL)             /*!< PREEN (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_PWMCR0_DACSYNC_Pos     (23UL)                    /*!< DACSYNC (Bit 23)                                      */
#define HRPWM_SLV7_PWMCR0_DACSYNC_Msk     (0x1800000UL)             /*!< DACSYNC (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV7_PWMCR0_GTCMPC_Pos      (22UL)                    /*!< GTCMPC (Bit 22)                                       */
#define HRPWM_SLV7_PWMCR0_GTCMPC_Msk      (0x400000UL)              /*!< GTCMPC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMCR0_GTCMPA_Pos      (21UL)                    /*!< GTCMPA (Bit 21)                                       */
#define HRPWM_SLV7_PWMCR0_GTCMPA_Msk      (0x200000UL)              /*!< GTCMPA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMCR0_TRGHLF_Pos      (20UL)                    /*!< TRGHLF (Bit 20)                                       */
#define HRPWM_SLV7_PWMCR0_TRGHLF_Msk      (0x100000UL)              /*!< TRGHLF (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMCR0_DELCMPD_Pos     (18UL)                    /*!< DELCMPD (Bit 18)                                      */
#define HRPWM_SLV7_PWMCR0_DELCMPD_Msk     (0xc0000UL)               /*!< DELCMPD (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV7_PWMCR0_DELCMPB_Pos     (16UL)                    /*!< DELCMPB (Bit 16)                                      */
#define HRPWM_SLV7_PWMCR0_DELCMPB_Msk     (0x30000UL)               /*!< DELCMPB (Bitfield-Mask: 0x03)                         */
#define HRPWM_SLV7_PWMCR0_SYNCSTRT_Pos    (11UL)                    /*!< SYNCSTRT (Bit 11)                                     */
#define HRPWM_SLV7_PWMCR0_SYNCSTRT_Msk    (0x800UL)                 /*!< SYNCSTRT (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_PWMCR0_SYNCRST_Pos     (10UL)                    /*!< SYNCRST (Bit 10)                                      */
#define HRPWM_SLV7_PWMCR0_SYNCRST_Msk     (0x400UL)                 /*!< SYNCRST (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_PWMCR0_RSYNCU_Pos      (9UL)                     /*!< RSYNCU (Bit 9)                                        */
#define HRPWM_SLV7_PWMCR0_RSYNCU_Msk      (0x200UL)                 /*!< RSYNCU (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMCR0_PSHPLL_Pos      (8UL)                     /*!< PSHPLL (Bit 8)                                        */
#define HRPWM_SLV7_PWMCR0_PSHPLL_Msk      (0x100UL)                 /*!< PSHPLL (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMCR0_INTLVD_Pos      (6UL)                     /*!< INTLVD (Bit 6)                                        */
#define HRPWM_SLV7_PWMCR0_INTLVD_Msk      (0xc0UL)                  /*!< INTLVD (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV7_PWMCR0_HALF_Pos        (5UL)                     /*!< HALF (Bit 5)                                          */
#define HRPWM_SLV7_PWMCR0_HALF_Msk        (0x20UL)                  /*!< HALF (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMCR0_RETRIG_Pos      (4UL)                     /*!< RETRIG (Bit 4)                                        */
#define HRPWM_SLV7_PWMCR0_RETRIG_Msk      (0x10UL)                  /*!< RETRIG (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMCR0_CONT_Pos        (3UL)                     /*!< CONT (Bit 3)                                          */
#define HRPWM_SLV7_PWMCR0_CONT_Msk        (0x8UL)                   /*!< CONT (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMCR0_CKPSC_Pos       (0UL)                     /*!< CKPSC (Bit 0)                                         */
#define HRPWM_SLV7_PWMCR0_CKPSC_Msk       (0x7UL)                   /*!< CKPSC (Bitfield-Mask: 0x07)                           */
/* ========================================================  PWMCR1  ========================================================= */
#define HRPWM_SLV7_PWMCR1_BDMADIS_Pos     (31UL)                    /*!< BDMADIS (Bit 31)                                      */
#define HRPWM_SLV7_PWMCR1_BDMADIS_Msk     (0x80000000UL)            /*!< BDMADIS (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_PWMCR1_UPD7_Pos        (24UL)                    /*!< UPD7 (Bit 24)                                         */
#define HRPWM_SLV7_PWMCR1_UPD7_Msk        (0x1000000UL)             /*!< UPD7 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMCR1_UPD6_Pos        (23UL)                    /*!< UPD6 (Bit 23)                                         */
#define HRPWM_SLV7_PWMCR1_UPD6_Msk        (0x800000UL)              /*!< UPD6 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMCR1_UPD5_Pos        (22UL)                    /*!< UPD5 (Bit 22)                                         */
#define HRPWM_SLV7_PWMCR1_UPD5_Msk        (0x400000UL)              /*!< UPD5 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMCR1_UPD4_Pos        (21UL)                    /*!< UPD4 (Bit 21)                                         */
#define HRPWM_SLV7_PWMCR1_UPD4_Msk        (0x200000UL)              /*!< UPD4 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMCR1_UPD3_Pos        (20UL)                    /*!< UPD3 (Bit 20)                                         */
#define HRPWM_SLV7_PWMCR1_UPD3_Msk        (0x100000UL)              /*!< UPD3 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMCR1_UPD2_Pos        (19UL)                    /*!< UPD2 (Bit 19)                                         */
#define HRPWM_SLV7_PWMCR1_UPD2_Msk        (0x80000UL)               /*!< UPD2 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMCR1_UPD1_Pos        (18UL)                    /*!< UPD1 (Bit 18)                                         */
#define HRPWM_SLV7_PWMCR1_UPD1_Msk        (0x40000UL)               /*!< UPD1 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMCR1_UPD0_Pos        (17UL)                    /*!< UPD0 (Bit 17)                                         */
#define HRPWM_SLV7_PWMCR1_UPD0_Msk        (0x20000UL)               /*!< UPD0 (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMCR1_MUPD_Pos        (16UL)                    /*!< MUPD (Bit 16)                                         */
#define HRPWM_SLV7_PWMCR1_MUPD_Msk        (0x10000UL)               /*!< MUPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMCR1_FLTROM_Pos      (14UL)                    /*!< FLTROM (Bit 14)                                       */
#define HRPWM_SLV7_PWMCR1_FLTROM_Msk      (0xc000UL)                /*!< FLTROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV7_PWMCR1_EEVROM_Pos      (12UL)                    /*!< EEVROM (Bit 12)                                       */
#define HRPWM_SLV7_PWMCR1_EEVROM_Msk      (0x3000UL)                /*!< EEVROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV7_PWMCR1_ADROM_Pos       (10UL)                    /*!< ADROM (Bit 10)                                        */
#define HRPWM_SLV7_PWMCR1_ADROM_Msk       (0xc00UL)                 /*!< ADROM (Bitfield-Mask: 0x03)                           */
#define HRPWM_SLV7_PWMCR1_OUTROM_Pos      (8UL)                     /*!< OUTROM (Bit 8)                                        */
#define HRPWM_SLV7_PWMCR1_OUTROM_Msk      (0x300UL)                 /*!< OUTROM (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV7_PWMCR1_ROM_Pos         (6UL)                     /*!< ROM (Bit 6)                                           */
#define HRPWM_SLV7_PWMCR1_ROM_Msk         (0xc0UL)                  /*!< ROM (Bitfield-Mask: 0x03)                             */
#define HRPWM_SLV7_PWMCR1_CAPBM_Pos       (5UL)                     /*!< CAPBM (Bit 5)                                         */
#define HRPWM_SLV7_PWMCR1_CAPBM_Msk       (0x20UL)                  /*!< CAPBM (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_PWMCR1_UDM_Pos         (4UL)                     /*!< UDM (Bit 4)                                           */
#define HRPWM_SLV7_PWMCR1_UDM_Msk         (0x10UL)                  /*!< UDM (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV7_PWMCR1_CAPAM_Pos       (3UL)                     /*!< CAPAM (Bit 3)                                         */
#define HRPWM_SLV7_PWMCR1_CAPAM_Msk       (0x8UL)                   /*!< CAPAM (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_PWMCR1_DCDR_Pos        (2UL)                     /*!< DCDR (Bit 2)                                          */
#define HRPWM_SLV7_PWMCR1_DCDR_Msk        (0x4UL)                   /*!< DCDR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMCR1_DCDS_Pos        (1UL)                     /*!< DCDS (Bit 1)                                          */
#define HRPWM_SLV7_PWMCR1_DCDS_Msk        (0x2UL)                   /*!< DCDS (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMCR1_DCDE_Pos        (0UL)                     /*!< DCDE (Bit 0)                                          */
#define HRPWM_SLV7_PWMCR1_DCDE_Msk        (0x1UL)                   /*!< DCDE (Bitfield-Mask: 0x01)                            */
/* ========================================================  PWMISR  ========================================================= */
#define HRPWM_SLV7_PWMISR_OUTB_Pos        (21UL)                    /*!< OUTB (Bit 21)                                         */
#define HRPWM_SLV7_PWMISR_OUTB_Msk        (0x200000UL)              /*!< OUTB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMISR_OUTA_Pos        (20UL)                    /*!< OUTA (Bit 20)                                         */
#define HRPWM_SLV7_PWMISR_OUTA_Msk        (0x100000UL)              /*!< OUTA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMISR_OUTBSTA_Pos     (19UL)                    /*!< OUTBSTA (Bit 19)                                      */
#define HRPWM_SLV7_PWMISR_OUTBSTA_Msk     (0x80000UL)               /*!< OUTBSTA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_PWMISR_OUTASTA_Pos     (18UL)                    /*!< OUTASTA (Bit 18)                                      */
#define HRPWM_SLV7_PWMISR_OUTASTA_Msk     (0x40000UL)               /*!< OUTASTA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_PWMISR_IPPSTA_Pos      (17UL)                    /*!< IPPSTA (Bit 17)                                       */
#define HRPWM_SLV7_PWMISR_IPPSTA_Msk      (0x20000UL)               /*!< IPPSTA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMISR_CPPSTA_Pos      (16UL)                    /*!< CPPSTA (Bit 16)                                       */
#define HRPWM_SLV7_PWMISR_CPPSTA_Msk      (0x10000UL)               /*!< CPPSTA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMISR_DLYPRT_Pos      (14UL)                    /*!< DLYPRT (Bit 14)                                       */
#define HRPWM_SLV7_PWMISR_DLYPRT_Msk      (0x4000UL)                /*!< DLYPRT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMISR_CAPB_Pos        (13UL)                    /*!< CAPB (Bit 13)                                         */
#define HRPWM_SLV7_PWMISR_CAPB_Msk        (0x2000UL)                /*!< CAPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMISR_CAPA_Pos        (12UL)                    /*!< CAPA (Bit 12)                                         */
#define HRPWM_SLV7_PWMISR_CAPA_Msk        (0x1000UL)                /*!< CAPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMISR_REP_Pos         (11UL)                    /*!< REP (Bit 11)                                          */
#define HRPWM_SLV7_PWMISR_REP_Msk         (0x800UL)                 /*!< REP (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV7_PWMISR_RST_Pos         (10UL)                    /*!< RST (Bit 10)                                          */
#define HRPWM_SLV7_PWMISR_RST_Msk         (0x400UL)                 /*!< RST (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV7_PWMISR_CLRB_Pos        (9UL)                     /*!< CLRB (Bit 9)                                          */
#define HRPWM_SLV7_PWMISR_CLRB_Msk        (0x200UL)                 /*!< CLRB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMISR_SETB_Pos        (8UL)                     /*!< SETB (Bit 8)                                          */
#define HRPWM_SLV7_PWMISR_SETB_Msk        (0x100UL)                 /*!< SETB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMISR_CLRA_Pos        (7UL)                     /*!< CLRA (Bit 7)                                          */
#define HRPWM_SLV7_PWMISR_CLRA_Msk        (0x80UL)                  /*!< CLRA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMISR_SETA_Pos        (6UL)                     /*!< SETA (Bit 6)                                          */
#define HRPWM_SLV7_PWMISR_SETA_Msk        (0x40UL)                  /*!< SETA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMISR_UPD_Pos         (5UL)                     /*!< UPD (Bit 5)                                           */
#define HRPWM_SLV7_PWMISR_UPD_Msk         (0x20UL)                  /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV7_PWMISR_PER_Pos         (4UL)                     /*!< PER (Bit 4)                                           */
#define HRPWM_SLV7_PWMISR_PER_Msk         (0x10UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV7_PWMISR_CMPD_Pos        (3UL)                     /*!< CMPD (Bit 3)                                          */
#define HRPWM_SLV7_PWMISR_CMPD_Msk        (0x8UL)                   /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMISR_CMPC_Pos        (2UL)                     /*!< CMPC (Bit 2)                                          */
#define HRPWM_SLV7_PWMISR_CMPC_Msk        (0x4UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMISR_CMPB_Pos        (1UL)                     /*!< CMPB (Bit 1)                                          */
#define HRPWM_SLV7_PWMISR_CMPB_Msk        (0x2UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_PWMISR_CMPA_Pos        (0UL)                     /*!< CMPA (Bit 0)                                          */
#define HRPWM_SLV7_PWMISR_CMPA_Msk        (0x1UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
/* ========================================================  PWMDIER  ======================================================== */
#define HRPWM_SLV7_PWMDIER_DLYPRTDE_Pos   (30UL)                    /*!< DLYPRTDE (Bit 30)                                     */
#define HRPWM_SLV7_PWMDIER_DLYPRTDE_Msk   (0x40000000UL)            /*!< DLYPRTDE (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_PWMDIER_CAPBDE_Pos     (29UL)                    /*!< CAPBDE (Bit 29)                                       */
#define HRPWM_SLV7_PWMDIER_CAPBDE_Msk     (0x20000000UL)            /*!< CAPBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMDIER_CAPADE_Pos     (28UL)                    /*!< CAPADE (Bit 28)                                       */
#define HRPWM_SLV7_PWMDIER_CAPADE_Msk     (0x10000000UL)            /*!< CAPADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMDIER_REPDE_Pos      (27UL)                    /*!< REPDE (Bit 27)                                        */
#define HRPWM_SLV7_PWMDIER_REPDE_Msk      (0x8000000UL)             /*!< REPDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_PWMDIER_RSTDE_Pos      (26UL)                    /*!< RSTDE (Bit 26)                                        */
#define HRPWM_SLV7_PWMDIER_RSTDE_Msk      (0x4000000UL)             /*!< RSTDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_PWMDIER_CLRBDE_Pos     (25UL)                    /*!< CLRBDE (Bit 25)                                       */
#define HRPWM_SLV7_PWMDIER_CLRBDE_Msk     (0x2000000UL)             /*!< CLRBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMDIER_SETBDE_Pos     (24UL)                    /*!< SETBDE (Bit 24)                                       */
#define HRPWM_SLV7_PWMDIER_SETBDE_Msk     (0x1000000UL)             /*!< SETBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMDIER_CLRADE_Pos     (23UL)                    /*!< CLRADE (Bit 23)                                       */
#define HRPWM_SLV7_PWMDIER_CLRADE_Msk     (0x800000UL)              /*!< CLRADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMDIER_SETADE_Pos     (22UL)                    /*!< SETADE (Bit 22)                                       */
#define HRPWM_SLV7_PWMDIER_SETADE_Msk     (0x400000UL)              /*!< SETADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMDIER_UPDDE_Pos      (21UL)                    /*!< UPDDE (Bit 21)                                        */
#define HRPWM_SLV7_PWMDIER_UPDDE_Msk      (0x200000UL)              /*!< UPDDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_PWMDIER_PERDE_Pos      (20UL)                    /*!< PERDE (Bit 20)                                        */
#define HRPWM_SLV7_PWMDIER_PERDE_Msk      (0x100000UL)              /*!< PERDE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_PWMDIER_CMPDDE_Pos     (19UL)                    /*!< CMPDDE (Bit 19)                                       */
#define HRPWM_SLV7_PWMDIER_CMPDDE_Msk     (0x80000UL)               /*!< CMPDDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMDIER_CMPCDE_Pos     (18UL)                    /*!< CMPCDE (Bit 18)                                       */
#define HRPWM_SLV7_PWMDIER_CMPCDE_Msk     (0x40000UL)               /*!< CMPCDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMDIER_CMPBDE_Pos     (17UL)                    /*!< CMPBDE (Bit 17)                                       */
#define HRPWM_SLV7_PWMDIER_CMPBDE_Msk     (0x20000UL)               /*!< CMPBDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMDIER_CMPADE_Pos     (16UL)                    /*!< CMPADE (Bit 16)                                       */
#define HRPWM_SLV7_PWMDIER_CMPADE_Msk     (0x10000UL)               /*!< CMPADE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMDIER_DLYPRTIE_Pos   (14UL)                    /*!< DLYPRTIE (Bit 14)                                     */
#define HRPWM_SLV7_PWMDIER_DLYPRTIE_Msk   (0x4000UL)                /*!< DLYPRTIE (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_PWMDIER_CAPBIE_Pos     (13UL)                    /*!< CAPBIE (Bit 13)                                       */
#define HRPWM_SLV7_PWMDIER_CAPBIE_Msk     (0x2000UL)                /*!< CAPBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMDIER_CAPAIE_Pos     (12UL)                    /*!< CAPAIE (Bit 12)                                       */
#define HRPWM_SLV7_PWMDIER_CAPAIE_Msk     (0x1000UL)                /*!< CAPAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMDIER_REPIE_Pos      (11UL)                    /*!< REPIE (Bit 11)                                        */
#define HRPWM_SLV7_PWMDIER_REPIE_Msk      (0x800UL)                 /*!< REPIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_PWMDIER_RSTIE_Pos      (10UL)                    /*!< RSTIE (Bit 10)                                        */
#define HRPWM_SLV7_PWMDIER_RSTIE_Msk      (0x400UL)                 /*!< RSTIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_PWMDIER_CLRBIE_Pos     (9UL)                     /*!< CLRBIE (Bit 9)                                        */
#define HRPWM_SLV7_PWMDIER_CLRBIE_Msk     (0x200UL)                 /*!< CLRBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMDIER_SETBIE_Pos     (8UL)                     /*!< SETBIE (Bit 8)                                        */
#define HRPWM_SLV7_PWMDIER_SETBIE_Msk     (0x100UL)                 /*!< SETBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMDIER_CLRAIE_Pos     (7UL)                     /*!< CLRAIE (Bit 7)                                        */
#define HRPWM_SLV7_PWMDIER_CLRAIE_Msk     (0x80UL)                  /*!< CLRAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMDIER_SETAIE_Pos     (6UL)                     /*!< SETAIE (Bit 6)                                        */
#define HRPWM_SLV7_PWMDIER_SETAIE_Msk     (0x40UL)                  /*!< SETAIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMDIER_UPDIE_Pos      (5UL)                     /*!< UPDIE (Bit 5)                                         */
#define HRPWM_SLV7_PWMDIER_UPDIE_Msk      (0x20UL)                  /*!< UPDIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_PWMDIER_PERIE_Pos      (4UL)                     /*!< PERIE (Bit 4)                                         */
#define HRPWM_SLV7_PWMDIER_PERIE_Msk      (0x10UL)                  /*!< PERIE (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_PWMDIER_CMPDIE_Pos     (3UL)                     /*!< CMPDIE (Bit 3)                                        */
#define HRPWM_SLV7_PWMDIER_CMPDIE_Msk     (0x8UL)                   /*!< CMPDIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMDIER_CMPCIE_Pos     (2UL)                     /*!< CMPCIE (Bit 2)                                        */
#define HRPWM_SLV7_PWMDIER_CMPCIE_Msk     (0x4UL)                   /*!< CMPCIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMDIER_CMPBIE_Pos     (1UL)                     /*!< CMPBIE (Bit 1)                                        */
#define HRPWM_SLV7_PWMDIER_CMPBIE_Msk     (0x2UL)                   /*!< CMPBIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_PWMDIER_CMPAIE_Pos     (0UL)                     /*!< CMPAIE (Bit 0)                                        */
#define HRPWM_SLV7_PWMDIER_CMPAIE_Msk     (0x1UL)                   /*!< CMPAIE (Bitfield-Mask: 0x01)                          */
/* =========================================================  CNTR  ========================================================== */
#define HRPWM_SLV7_CNTR_CNTWR_Pos         (19UL)                    /*!< CNTWR (Bit 19)                                        */
#define HRPWM_SLV7_CNTR_CNTWR_Msk         (0x80000UL)               /*!< CNTWR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_CNTR_CNTRD_Pos         (18UL)                    /*!< CNTRD (Bit 18)                                        */
#define HRPWM_SLV7_CNTR_CNTRD_Msk         (0x40000UL)               /*!< CNTRD (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_CNTR_CNT_Pos           (0UL)                     /*!< CNT (Bit 0)                                           */
#define HRPWM_SLV7_CNTR_CNT_Msk           (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* =========================================================  PERR  ========================================================== */
#define HRPWM_SLV7_PERR_PER_Pos           (0UL)                     /*!< PER (Bit 0)                                           */
#define HRPWM_SLV7_PERR_PER_Msk           (0xffffUL)                /*!< PER (Bitfield-Mask: 0xffff)                           */
/* =========================================================  REPR  ========================================================== */
#define HRPWM_SLV7_REPR_REP_Pos           (0UL)                     /*!< REP (Bit 0)                                           */
#define HRPWM_SLV7_REPR_REP_Msk           (0xffUL)                  /*!< REP (Bitfield-Mask: 0xff)                             */
/* =========================================================  CMPAR  ========================================================= */
#define HRPWM_SLV7_CMPAR_CMPA_Pos         (0UL)                     /*!< CMPA (Bit 0)                                          */
#define HRPWM_SLV7_CMPAR_CMPA_Msk         (0xffffUL)                /*!< CMPA (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPBR  ========================================================= */
#define HRPWM_SLV7_CMPBR_CMPB_Pos         (0UL)                     /*!< CMPB (Bit 0)                                          */
#define HRPWM_SLV7_CMPBR_CMPB_Msk         (0xffffUL)                /*!< CMPB (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPCR  ========================================================= */
#define HRPWM_SLV7_CMPCR_CMPC_Pos         (0UL)                     /*!< CMPC (Bit 0)                                          */
#define HRPWM_SLV7_CMPCR_CMPC_Msk         (0xffffUL)                /*!< CMPC (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CMPDR  ========================================================= */
#define HRPWM_SLV7_CMPDR_CMPD_Pos         (0UL)                     /*!< CMPD (Bit 0)                                          */
#define HRPWM_SLV7_CMPDR_CMPD_Msk         (0xffffUL)                /*!< CMPD (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CAPAR  ========================================================= */
#define HRPWM_SLV7_CAPAR_DIR_Pos          (16UL)                    /*!< DIR (Bit 16)                                          */
#define HRPWM_SLV7_CAPAR_DIR_Msk          (0x10000UL)               /*!< DIR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV7_CAPAR_CAPA_Pos         (0UL)                     /*!< CAPA (Bit 0)                                          */
#define HRPWM_SLV7_CAPAR_CAPA_Msk         (0xffffUL)                /*!< CAPA (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CAPBR  ========================================================= */
#define HRPWM_SLV7_CAPBR_DIR_Pos          (16UL)                    /*!< DIR (Bit 16)                                          */
#define HRPWM_SLV7_CAPBR_DIR_Msk          (0x10000UL)               /*!< DIR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV7_CAPBR_CAPB_Pos         (0UL)                     /*!< CAPB (Bit 0)                                          */
#define HRPWM_SLV7_CAPBR_CAPB_Msk         (0xffffUL)                /*!< CAPB (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  DTR  ========================================================== */
#define HRPWM_SLV7_DTR_SDTF_Pos           (28UL)                    /*!< SDTF (Bit 28)                                         */
#define HRPWM_SLV7_DTR_SDTF_Msk           (0x10000000UL)            /*!< SDTF (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_DTR_DTF_Pos            (16UL)                    /*!< DTF (Bit 16)                                          */
#define HRPWM_SLV7_DTR_DTF_Msk            (0xfff0000UL)             /*!< DTF (Bitfield-Mask: 0xfff)                            */
#define HRPWM_SLV7_DTR_SDTR_Pos           (12UL)                    /*!< SDTR (Bit 12)                                         */
#define HRPWM_SLV7_DTR_SDTR_Msk           (0x1000UL)                /*!< SDTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_DTR_DTR_Pos            (0UL)                     /*!< DTR (Bit 0)                                           */
#define HRPWM_SLV7_DTR_DTR_Msk            (0xfffUL)                 /*!< DTR (Bitfield-Mask: 0xfff)                            */
/* =========================================================  SETAR  ========================================================= */
#define HRPWM_SLV7_SETAR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV7_SETAR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV7_SETAR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV7_SETAR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_SETAR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV7_SETAR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_SETAR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV7_SETAR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_SETAR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV7_SETAR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_SETAR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV7_SETAR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_SETAR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV7_SETAR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_SETAR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV7_SETAR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_SETAR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV7_SETAR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_SETAR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV7_SETAR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_SETAR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV7_SETAR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_SETAR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV7_SETAR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_SETAR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV7_SETAR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_SETAR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV7_SETAR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_SETAR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV7_SETAR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_SETAR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV7_SETAR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_SETAR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV7_SETAR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_SETAR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV7_SETAR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV7_SETAR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV7_SETAR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_SETAR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV7_SETAR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_SETAR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV7_SETAR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_SETAR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV7_SETAR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_SETAR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV7_SETAR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  CLRAR  ========================================================= */
#define HRPWM_SLV7_CLRAR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV7_CLRAR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV7_CLRAR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV7_CLRAR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_CLRAR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV7_CLRAR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CLRAR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV7_CLRAR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CLRAR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV7_CLRAR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CLRAR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV7_CLRAR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CLRAR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV7_CLRAR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CLRAR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV7_CLRAR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CLRAR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV7_CLRAR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CLRAR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV7_CLRAR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CLRAR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV7_CLRAR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CLRAR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV7_CLRAR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CLRAR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV7_CLRAR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_CLRAR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV7_CLRAR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CLRAR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV7_CLRAR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CLRAR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV7_CLRAR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CLRAR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV7_CLRAR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CLRAR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV7_CLRAR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV7_CLRAR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV7_CLRAR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_CLRAR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV7_CLRAR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_CLRAR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV7_CLRAR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_CLRAR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV7_CLRAR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_CLRAR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV7_CLRAR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  SETBR  ========================================================= */
#define HRPWM_SLV7_SETBR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV7_SETBR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV7_SETBR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV7_SETBR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_SETBR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV7_SETBR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_SETBR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV7_SETBR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_SETBR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV7_SETBR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_SETBR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV7_SETBR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_SETBR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV7_SETBR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_SETBR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV7_SETBR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_SETBR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV7_SETBR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_SETBR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV7_SETBR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_SETBR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV7_SETBR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_SETBR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV7_SETBR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_SETBR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV7_SETBR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_SETBR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV7_SETBR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_SETBR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV7_SETBR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_SETBR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV7_SETBR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_SETBR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV7_SETBR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_SETBR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV7_SETBR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV7_SETBR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV7_SETBR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_SETBR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV7_SETBR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_SETBR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV7_SETBR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_SETBR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV7_SETBR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_SETBR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV7_SETBR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  CLRBR  ========================================================= */
#define HRPWM_SLV7_CLRBR_UPD_Pos          (22UL)                    /*!< UPD (Bit 22)                                          */
#define HRPWM_SLV7_CLRBR_UPD_Msk          (0x400000UL)              /*!< UPD (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV7_CLRBR_RESYNC_Pos       (21UL)                    /*!< RESYNC (Bit 21)                                       */
#define HRPWM_SLV7_CLRBR_RESYNC_Msk       (0x200000UL)              /*!< RESYNC (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_CLRBR_EXTEVNT9_Pos     (20UL)                    /*!< EXTEVNT9 (Bit 20)                                     */
#define HRPWM_SLV7_CLRBR_EXTEVNT9_Msk     (0x100000UL)              /*!< EXTEVNT9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CLRBR_EXTEVNT8_Pos     (19UL)                    /*!< EXTEVNT8 (Bit 19)                                     */
#define HRPWM_SLV7_CLRBR_EXTEVNT8_Msk     (0x80000UL)               /*!< EXTEVNT8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CLRBR_EXTEVNT7_Pos     (18UL)                    /*!< EXTEVNT7 (Bit 18)                                     */
#define HRPWM_SLV7_CLRBR_EXTEVNT7_Msk     (0x40000UL)               /*!< EXTEVNT7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CLRBR_EXTEVNT6_Pos     (17UL)                    /*!< EXTEVNT6 (Bit 17)                                     */
#define HRPWM_SLV7_CLRBR_EXTEVNT6_Msk     (0x20000UL)               /*!< EXTEVNT6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CLRBR_EXTEVNT5_Pos     (16UL)                    /*!< EXTEVNT5 (Bit 16)                                     */
#define HRPWM_SLV7_CLRBR_EXTEVNT5_Msk     (0x10000UL)               /*!< EXTEVNT5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CLRBR_EXTEVNT4_Pos     (15UL)                    /*!< EXTEVNT4 (Bit 15)                                     */
#define HRPWM_SLV7_CLRBR_EXTEVNT4_Msk     (0x8000UL)                /*!< EXTEVNT4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CLRBR_EXTEVNT3_Pos     (14UL)                    /*!< EXTEVNT3 (Bit 14)                                     */
#define HRPWM_SLV7_CLRBR_EXTEVNT3_Msk     (0x4000UL)                /*!< EXTEVNT3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CLRBR_EXTEVNT2_Pos     (13UL)                    /*!< EXTEVNT2 (Bit 13)                                     */
#define HRPWM_SLV7_CLRBR_EXTEVNT2_Msk     (0x2000UL)                /*!< EXTEVNT2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CLRBR_EXTEVNT1_Pos     (12UL)                    /*!< EXTEVNT1 (Bit 12)                                     */
#define HRPWM_SLV7_CLRBR_EXTEVNT1_Msk     (0x1000UL)                /*!< EXTEVNT1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CLRBR_EXTEVNT0_Pos     (11UL)                    /*!< EXTEVNT0 (Bit 11)                                     */
#define HRPWM_SLV7_CLRBR_EXTEVNT0_Msk     (0x800UL)                 /*!< EXTEVNT0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CLRBR_MSTPER_Pos       (10UL)                    /*!< MSTPER (Bit 10)                                       */
#define HRPWM_SLV7_CLRBR_MSTPER_Msk       (0x400UL)                 /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_CLRBR_MSTCMPD_Pos      (9UL)                     /*!< MSTCMPD (Bit 9)                                       */
#define HRPWM_SLV7_CLRBR_MSTCMPD_Msk      (0x200UL)                 /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CLRBR_MSTCMPC_Pos      (8UL)                     /*!< MSTCMPC (Bit 8)                                       */
#define HRPWM_SLV7_CLRBR_MSTCMPC_Msk      (0x100UL)                 /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CLRBR_MSTCMPB_Pos      (7UL)                     /*!< MSTCMPB (Bit 7)                                       */
#define HRPWM_SLV7_CLRBR_MSTCMPB_Msk      (0x80UL)                  /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CLRBR_MSTCMPA_Pos      (6UL)                     /*!< MSTCMPA (Bit 6)                                       */
#define HRPWM_SLV7_CLRBR_MSTCMPA_Msk      (0x40UL)                  /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CLRBR_PER_Pos          (5UL)                     /*!< PER (Bit 5)                                           */
#define HRPWM_SLV7_CLRBR_PER_Msk          (0x20UL)                  /*!< PER (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV7_CLRBR_CMPD_Pos         (4UL)                     /*!< CMPD (Bit 4)                                          */
#define HRPWM_SLV7_CLRBR_CMPD_Msk         (0x10UL)                  /*!< CMPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_CLRBR_CMPC_Pos         (3UL)                     /*!< CMPC (Bit 3)                                          */
#define HRPWM_SLV7_CLRBR_CMPC_Msk         (0x8UL)                   /*!< CMPC (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_CLRBR_CMPB_Pos         (2UL)                     /*!< CMPB (Bit 2)                                          */
#define HRPWM_SLV7_CLRBR_CMPB_Msk         (0x4UL)                   /*!< CMPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_CLRBR_CMPA_Pos         (1UL)                     /*!< CMPA (Bit 1)                                          */
#define HRPWM_SLV7_CLRBR_CMPA_Msk         (0x2UL)                   /*!< CMPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_CLRBR_SST_Pos          (0UL)                     /*!< SST (Bit 0)                                           */
#define HRPWM_SLV7_CLRBR_SST_Msk          (0x1UL)                   /*!< SST (Bitfield-Mask: 0x01)                             */
/* =========================================================  EEFR0  ========================================================= */
#define HRPWM_SLV7_EEFR0_EE4FLTR_Pos      (21UL)                    /*!< EE4FLTR (Bit 21)                                      */
#define HRPWM_SLV7_EEFR0_EE4FLTR_Msk      (0x1e00000UL)             /*!< EE4FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV7_EEFR0_EE4LTCH_Pos      (20UL)                    /*!< EE4LTCH (Bit 20)                                      */
#define HRPWM_SLV7_EEFR0_EE4LTCH_Msk      (0x100000UL)              /*!< EE4LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_EEFR0_EE3FLTR_Pos      (16UL)                    /*!< EE3FLTR (Bit 16)                                      */
#define HRPWM_SLV7_EEFR0_EE3FLTR_Msk      (0xf0000UL)               /*!< EE3FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV7_EEFR0_EE3LTCH_Pos      (15UL)                    /*!< EE3LTCH (Bit 15)                                      */
#define HRPWM_SLV7_EEFR0_EE3LTCH_Msk      (0x8000UL)                /*!< EE3LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_EEFR0_EE2FLTR_Pos      (11UL)                    /*!< EE2FLTR (Bit 11)                                      */
#define HRPWM_SLV7_EEFR0_EE2FLTR_Msk      (0x7800UL)                /*!< EE2FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV7_EEFR0_EE2LTCH_Pos      (10UL)                    /*!< EE2LTCH (Bit 10)                                      */
#define HRPWM_SLV7_EEFR0_EE2LTCH_Msk      (0x400UL)                 /*!< EE2LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_EEFR0_EE1FLTR_Pos      (6UL)                     /*!< EE1FLTR (Bit 6)                                       */
#define HRPWM_SLV7_EEFR0_EE1FLTR_Msk      (0x3c0UL)                 /*!< EE1FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV7_EEFR0_EE1LTCH_Pos      (5UL)                     /*!< EE1LTCH (Bit 5)                                       */
#define HRPWM_SLV7_EEFR0_EE1LTCH_Msk      (0x20UL)                  /*!< EE1LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_EEFR0_EE0FLTR_Pos      (1UL)                     /*!< EE0FLTR (Bit 1)                                       */
#define HRPWM_SLV7_EEFR0_EE0FLTR_Msk      (0x1eUL)                  /*!< EE0FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV7_EEFR0_EE0LTCH_Pos      (0UL)                     /*!< EE0LTCH (Bit 0)                                       */
#define HRPWM_SLV7_EEFR0_EE0LTCH_Msk      (0x1UL)                   /*!< EE0LTCH (Bitfield-Mask: 0x01)                         */
/* =========================================================  EEFR1  ========================================================= */
#define HRPWM_SLV7_EEFR1_EE9FLTR_Pos      (21UL)                    /*!< EE9FLTR (Bit 21)                                      */
#define HRPWM_SLV7_EEFR1_EE9FLTR_Msk      (0x1e00000UL)             /*!< EE9FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV7_EEFR1_EE9LTCH_Pos      (20UL)                    /*!< EE9LTCH (Bit 20)                                      */
#define HRPWM_SLV7_EEFR1_EE9LTCH_Msk      (0x100000UL)              /*!< EE9LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_EEFR1_EE8FLTR_Pos      (16UL)                    /*!< EE8FLTR (Bit 16)                                      */
#define HRPWM_SLV7_EEFR1_EE8FLTR_Msk      (0xf0000UL)               /*!< EE8FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV7_EEFR1_EE8LTCH_Pos      (15UL)                    /*!< EE8LTCH (Bit 15)                                      */
#define HRPWM_SLV7_EEFR1_EE8LTCH_Msk      (0x8000UL)                /*!< EE8LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_EEFR1_EE7FLTR_Pos      (11UL)                    /*!< EE7FLTR (Bit 11)                                      */
#define HRPWM_SLV7_EEFR1_EE7FLTR_Msk      (0x7800UL)                /*!< EE7FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV7_EEFR1_EE7LTCH_Pos      (10UL)                    /*!< EE7LTCH (Bit 10)                                      */
#define HRPWM_SLV7_EEFR1_EE7LTCH_Msk      (0x400UL)                 /*!< EE7LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_EEFR1_EE6FLTR_Pos      (6UL)                     /*!< EE6FLTR (Bit 6)                                       */
#define HRPWM_SLV7_EEFR1_EE6FLTR_Msk      (0x3c0UL)                 /*!< EE6FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV7_EEFR1_EE6LTCH_Pos      (5UL)                     /*!< EE6LTCH (Bit 5)                                       */
#define HRPWM_SLV7_EEFR1_EE6LTCH_Msk      (0x20UL)                  /*!< EE6LTCH (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_EEFR1_EE5FLTR_Pos      (1UL)                     /*!< EE5FLTR (Bit 1)                                       */
#define HRPWM_SLV7_EEFR1_EE5FLTR_Msk      (0x1eUL)                  /*!< EE5FLTR (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV7_EEFR1_EE5LTCH_Pos      (0UL)                     /*!< EE5LTCH (Bit 0)                                       */
#define HRPWM_SLV7_EEFR1_EE5LTCH_Msk      (0x1UL)                   /*!< EE5LTCH (Bitfield-Mask: 0x01)                         */
/* =========================================================  EEFR2  ========================================================= */
#define HRPWM_SLV7_EEFR2_EEVACNT_Pos      (8UL)                     /*!< EEVACNT (Bit 8)                                       */
#define HRPWM_SLV7_EEFR2_EEVACNT_Msk      (0x3f00UL)                /*!< EEVACNT (Bitfield-Mask: 0x3f)                         */
#define HRPWM_SLV7_EEFR2_EEVASEL_Pos      (4UL)                     /*!< EEVASEL (Bit 4)                                       */
#define HRPWM_SLV7_EEFR2_EEVASEL_Msk      (0xf0UL)                  /*!< EEVASEL (Bitfield-Mask: 0x0f)                         */
#define HRPWM_SLV7_EEFR2_EEVARSTM_Pos     (2UL)                     /*!< EEVARSTM (Bit 2)                                      */
#define HRPWM_SLV7_EEFR2_EEVARSTM_Msk     (0x4UL)                   /*!< EEVARSTM (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_EEFR2_EEVACRES_Pos     (1UL)                     /*!< EEVACRES (Bit 1)                                      */
#define HRPWM_SLV7_EEFR2_EEVACRES_Msk     (0x2UL)                   /*!< EEVACRES (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_EEFR2_EEVACE_Pos       (0UL)                     /*!< EEVACE (Bit 0)                                        */
#define HRPWM_SLV7_EEFR2_EEVACE_Msk       (0x1UL)                   /*!< EEVACE (Bitfield-Mask: 0x01)                          */
/* =========================================================  RSTR  ========================================================== */
#define HRPWM_SLV7_RSTR_SLV4CMPB_Pos      (31UL)                    /*!< SLV4CMPB (Bit 31)                                     */
#define HRPWM_SLV7_RSTR_SLV4CMPB_Msk      (0x80000000UL)            /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_RSTR_SLV3CMPD_Pos      (30UL)                    /*!< SLV3CMPD (Bit 30)                                     */
#define HRPWM_SLV7_RSTR_SLV3CMPD_Msk      (0x40000000UL)            /*!< SLV3CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_RSTR_SLV3CMPB_Pos      (29UL)                    /*!< SLV3CMPB (Bit 29)                                     */
#define HRPWM_SLV7_RSTR_SLV3CMPB_Msk      (0x20000000UL)            /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_RSTR_SLV3CMPA_Pos      (28UL)                    /*!< SLV3CMPA (Bit 28)                                     */
#define HRPWM_SLV7_RSTR_SLV3CMPA_Msk      (0x10000000UL)            /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_RSTR_SLV2CMPD_Pos      (27UL)                    /*!< SLV2CMPD (Bit 27)                                     */
#define HRPWM_SLV7_RSTR_SLV2CMPD_Msk      (0x8000000UL)             /*!< SLV2CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_RSTR_SLV2CMPB_Pos      (26UL)                    /*!< SLV2CMPB (Bit 26)                                     */
#define HRPWM_SLV7_RSTR_SLV2CMPB_Msk      (0x4000000UL)             /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_RSTR_SLV2CMPA_Pos      (25UL)                    /*!< SLV2CMPA (Bit 25)                                     */
#define HRPWM_SLV7_RSTR_SLV2CMPA_Msk      (0x2000000UL)             /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_RSTR_SLV1CMPD_Pos      (24UL)                    /*!< SLV1CMPD (Bit 24)                                     */
#define HRPWM_SLV7_RSTR_SLV1CMPD_Msk      (0x1000000UL)             /*!< SLV1CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_RSTR_SLV1CMPB_Pos      (23UL)                    /*!< SLV1CMPB (Bit 23)                                     */
#define HRPWM_SLV7_RSTR_SLV1CMPB_Msk      (0x800000UL)              /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_RSTR_SLV1CMPA_Pos      (22UL)                    /*!< SLV1CMPA (Bit 22)                                     */
#define HRPWM_SLV7_RSTR_SLV1CMPA_Msk      (0x400000UL)              /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_RSTR_SLV0CMPD_Pos      (21UL)                    /*!< SLV0CMPD (Bit 21)                                     */
#define HRPWM_SLV7_RSTR_SLV0CMPD_Msk      (0x200000UL)              /*!< SLV0CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_RSTR_SLV0CMPB_Pos      (20UL)                    /*!< SLV0CMPB (Bit 20)                                     */
#define HRPWM_SLV7_RSTR_SLV0CMPB_Msk      (0x100000UL)              /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_RSTR_SLV0CMPA_Pos      (19UL)                    /*!< SLV0CMPA (Bit 19)                                     */
#define HRPWM_SLV7_RSTR_SLV0CMPA_Msk      (0x80000UL)               /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_RSTR_SLVCMPD_Pos       (18UL)                    /*!< SLVCMPD (Bit 18)                                      */
#define HRPWM_SLV7_RSTR_SLVCMPD_Msk       (0x40000UL)               /*!< SLVCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_RSTR_SLVCMPB_Pos       (17UL)                    /*!< SLVCMPB (Bit 17)                                      */
#define HRPWM_SLV7_RSTR_SLVCMPB_Msk       (0x20000UL)               /*!< SLVCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_RSTR_SLVUPD_Pos        (16UL)                    /*!< SLVUPD (Bit 16)                                       */
#define HRPWM_SLV7_RSTR_SLVUPD_Msk        (0x10000UL)               /*!< SLVUPD (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_RSTR_EXTEVT9_Pos       (15UL)                    /*!< EXTEVT9 (Bit 15)                                      */
#define HRPWM_SLV7_RSTR_EXTEVT9_Msk       (0x8000UL)                /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_RSTR_EXTEVT8_Pos       (14UL)                    /*!< EXTEVT8 (Bit 14)                                      */
#define HRPWM_SLV7_RSTR_EXTEVT8_Msk       (0x4000UL)                /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_RSTR_EXTEVT7_Pos       (13UL)                    /*!< EXTEVT7 (Bit 13)                                      */
#define HRPWM_SLV7_RSTR_EXTEVT7_Msk       (0x2000UL)                /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_RSTR_EXTEVT6_Pos       (12UL)                    /*!< EXTEVT6 (Bit 12)                                      */
#define HRPWM_SLV7_RSTR_EXTEVT6_Msk       (0x1000UL)                /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_RSTR_EXTEVT5_Pos       (11UL)                    /*!< EXTEVT5 (Bit 11)                                      */
#define HRPWM_SLV7_RSTR_EXTEVT5_Msk       (0x800UL)                 /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_RSTR_EXTEVT4_Pos       (10UL)                    /*!< EXTEVT4 (Bit 10)                                      */
#define HRPWM_SLV7_RSTR_EXTEVT4_Msk       (0x400UL)                 /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_RSTR_EXTEVT3_Pos       (9UL)                     /*!< EXTEVT3 (Bit 9)                                       */
#define HRPWM_SLV7_RSTR_EXTEVT3_Msk       (0x200UL)                 /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_RSTR_EXTEVT2_Pos       (8UL)                     /*!< EXTEVT2 (Bit 8)                                       */
#define HRPWM_SLV7_RSTR_EXTEVT2_Msk       (0x100UL)                 /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_RSTR_EXTEVT1_Pos       (7UL)                     /*!< EXTEVT1 (Bit 7)                                       */
#define HRPWM_SLV7_RSTR_EXTEVT1_Msk       (0x80UL)                  /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_RSTR_EXTEVT0_Pos       (6UL)                     /*!< EXTEVT0 (Bit 6)                                       */
#define HRPWM_SLV7_RSTR_EXTEVT0_Msk       (0x40UL)                  /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_RSTR_MSTPER_Pos        (5UL)                     /*!< MSTPER (Bit 5)                                        */
#define HRPWM_SLV7_RSTR_MSTPER_Msk        (0x20UL)                  /*!< MSTPER (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_RSTR_MSTCMPD_Pos       (4UL)                     /*!< MSTCMPD (Bit 4)                                       */
#define HRPWM_SLV7_RSTR_MSTCMPD_Msk       (0x10UL)                  /*!< MSTCMPD (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_RSTR_MSTCMPC_Pos       (3UL)                     /*!< MSTCMPC (Bit 3)                                       */
#define HRPWM_SLV7_RSTR_MSTCMPC_Msk       (0x8UL)                   /*!< MSTCMPC (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_RSTR_MSTCMPB_Pos       (2UL)                     /*!< MSTCMPB (Bit 2)                                       */
#define HRPWM_SLV7_RSTR_MSTCMPB_Msk       (0x4UL)                   /*!< MSTCMPB (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_RSTR_MSTCMPA_Pos       (1UL)                     /*!< MSTCMPA (Bit 1)                                       */
#define HRPWM_SLV7_RSTR_MSTCMPA_Msk       (0x2UL)                   /*!< MSTCMPA (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_RSTR_SLV4CMPA_Pos      (0UL)                     /*!< SLV4CMPA (Bit 0)                                      */
#define HRPWM_SLV7_RSTR_SLV4CMPA_Msk      (0x1UL)                   /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
/* =========================================================  RSTER  ========================================================= */
#define HRPWM_SLV7_RSTER_SLV6CMPD_Pos     (5UL)                     /*!< SLV6CMPD (Bit 5)                                      */
#define HRPWM_SLV7_RSTER_SLV6CMPD_Msk     (0x20UL)                  /*!< SLV6CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_RSTER_SLV6CMPB_Pos     (4UL)                     /*!< SLV6CMPB (Bit 4)                                      */
#define HRPWM_SLV7_RSTER_SLV6CMPB_Msk     (0x10UL)                  /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_RSTER_SLV6CMPA_Pos     (3UL)                     /*!< SLV6CMPA (Bit 3)                                      */
#define HRPWM_SLV7_RSTER_SLV6CMPA_Msk     (0x8UL)                   /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_RSTER_SLV5CMPD_Pos     (2UL)                     /*!< SLV5CMPD (Bit 2)                                      */
#define HRPWM_SLV7_RSTER_SLV5CMPD_Msk     (0x4UL)                   /*!< SLV5CMPD (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_RSTER_SLV5CMPB_Pos     (1UL)                     /*!< SLV5CMPB (Bit 1)                                      */
#define HRPWM_SLV7_RSTER_SLV5CMPB_Msk     (0x2UL)                   /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_RSTER_SLV5CMPA_Pos     (0UL)                     /*!< SLV5CMPA (Bit 0)                                      */
#define HRPWM_SLV7_RSTER_SLV5CMPA_Msk     (0x1UL)                   /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
/* =========================================================  CHPR  ========================================================== */
#define HRPWM_SLV7_CHPR_STRPW_Pos         (12UL)                    /*!< STRPW (Bit 12)                                        */
#define HRPWM_SLV7_CHPR_STRPW_Msk         (0xf000UL)                /*!< STRPW (Bitfield-Mask: 0x0f)                           */
#define HRPWM_SLV7_CHPR_CARDTY_Pos        (6UL)                     /*!< CARDTY (Bit 6)                                        */
#define HRPWM_SLV7_CHPR_CARDTY_Msk        (0x1c0UL)                 /*!< CARDTY (Bitfield-Mask: 0x07)                          */
#define HRPWM_SLV7_CHPR_CARFRQ_Pos        (0UL)                     /*!< CARFRQ (Bit 0)                                        */
#define HRPWM_SLV7_CHPR_CARFRQ_Msk        (0xfUL)                   /*!< CARFRQ (Bitfield-Mask: 0x0f)                          */
/* ========================================================  CAPACR  ========================================================= */
#define HRPWM_SLV7_CAPACR_SLV4CMPB_Pos    (31UL)                    /*!< SLV4CMPB (Bit 31)                                     */
#define HRPWM_SLV7_CAPACR_SLV4CMPB_Msk    (0x80000000UL)            /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACR_SLV4CMPA_Pos    (30UL)                    /*!< SLV4CMPA (Bit 30)                                     */
#define HRPWM_SLV7_CAPACR_SLV4CMPA_Msk    (0x40000000UL)            /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACR_SLV4CLRA_Pos    (29UL)                    /*!< SLV4CLRA (Bit 29)                                     */
#define HRPWM_SLV7_CAPACR_SLV4CLRA_Msk    (0x20000000UL)            /*!< SLV4CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACR_SLV4SETA_Pos    (28UL)                    /*!< SLV4SETA (Bit 28)                                     */
#define HRPWM_SLV7_CAPACR_SLV4SETA_Msk    (0x10000000UL)            /*!< SLV4SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACR_SLV3CMPB_Pos    (27UL)                    /*!< SLV3CMPB (Bit 27)                                     */
#define HRPWM_SLV7_CAPACR_SLV3CMPB_Msk    (0x8000000UL)             /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACR_SLV3CMPA_Pos    (26UL)                    /*!< SLV3CMPA (Bit 26)                                     */
#define HRPWM_SLV7_CAPACR_SLV3CMPA_Msk    (0x4000000UL)             /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACR_SLV3CLRA_Pos    (25UL)                    /*!< SLV3CLRA (Bit 25)                                     */
#define HRPWM_SLV7_CAPACR_SLV3CLRA_Msk    (0x2000000UL)             /*!< SLV3CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACR_SLV3SETA_Pos    (24UL)                    /*!< SLV3SETA (Bit 24)                                     */
#define HRPWM_SLV7_CAPACR_SLV3SETA_Msk    (0x1000000UL)             /*!< SLV3SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACR_SLV2CMPB_Pos    (23UL)                    /*!< SLV2CMPB (Bit 23)                                     */
#define HRPWM_SLV7_CAPACR_SLV2CMPB_Msk    (0x800000UL)              /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACR_SLV2CMPA_Pos    (22UL)                    /*!< SLV2CMPA (Bit 22)                                     */
#define HRPWM_SLV7_CAPACR_SLV2CMPA_Msk    (0x400000UL)              /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACR_SLV2CLRA_Pos    (21UL)                    /*!< SLV2CLRA (Bit 21)                                     */
#define HRPWM_SLV7_CAPACR_SLV2CLRA_Msk    (0x200000UL)              /*!< SLV2CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACR_SLV2SETA_Pos    (20UL)                    /*!< SLV2SETA (Bit 20)                                     */
#define HRPWM_SLV7_CAPACR_SLV2SETA_Msk    (0x100000UL)              /*!< SLV2SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACR_SLV1CMPB_Pos    (19UL)                    /*!< SLV1CMPB (Bit 19)                                     */
#define HRPWM_SLV7_CAPACR_SLV1CMPB_Msk    (0x80000UL)               /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACR_SLV1CMPA_Pos    (18UL)                    /*!< SLV1CMPA (Bit 18)                                     */
#define HRPWM_SLV7_CAPACR_SLV1CMPA_Msk    (0x40000UL)               /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACR_SLV1CLRA_Pos    (17UL)                    /*!< SLV1CLRA (Bit 17)                                     */
#define HRPWM_SLV7_CAPACR_SLV1CLRA_Msk    (0x20000UL)               /*!< SLV1CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACR_SLV1SETA_Pos    (16UL)                    /*!< SLV1SETA (Bit 16)                                     */
#define HRPWM_SLV7_CAPACR_SLV1SETA_Msk    (0x10000UL)               /*!< SLV1SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACR_SLV0CMPB_Pos    (15UL)                    /*!< SLV0CMPB (Bit 15)                                     */
#define HRPWM_SLV7_CAPACR_SLV0CMPB_Msk    (0x8000UL)                /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACR_SLV0CMPA_Pos    (14UL)                    /*!< SLV0CMPA (Bit 14)                                     */
#define HRPWM_SLV7_CAPACR_SLV0CMPA_Msk    (0x4000UL)                /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACR_SLV0CLRA_Pos    (13UL)                    /*!< SLV0CLRA (Bit 13)                                     */
#define HRPWM_SLV7_CAPACR_SLV0CLRA_Msk    (0x2000UL)                /*!< SLV0CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACR_SLV0SETA_Pos    (12UL)                    /*!< SLV0SETA (Bit 12)                                     */
#define HRPWM_SLV7_CAPACR_SLV0SETA_Msk    (0x1000UL)                /*!< SLV0SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACR_EXTEVT9_Pos     (11UL)                    /*!< EXTEVT9 (Bit 11)                                      */
#define HRPWM_SLV7_CAPACR_EXTEVT9_Msk     (0x800UL)                 /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CAPACR_EXTEVT8_Pos     (10UL)                    /*!< EXTEVT8 (Bit 10)                                      */
#define HRPWM_SLV7_CAPACR_EXTEVT8_Msk     (0x400UL)                 /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CAPACR_EXTEVT7_Pos     (9UL)                     /*!< EXTEVT7 (Bit 9)                                       */
#define HRPWM_SLV7_CAPACR_EXTEVT7_Msk     (0x200UL)                 /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CAPACR_EXTEVT6_Pos     (8UL)                     /*!< EXTEVT6 (Bit 8)                                       */
#define HRPWM_SLV7_CAPACR_EXTEVT6_Msk     (0x100UL)                 /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CAPACR_EXTEVT5_Pos     (7UL)                     /*!< EXTEVT5 (Bit 7)                                       */
#define HRPWM_SLV7_CAPACR_EXTEVT5_Msk     (0x80UL)                  /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CAPACR_EXTEVT4_Pos     (6UL)                     /*!< EXTEVT4 (Bit 6)                                       */
#define HRPWM_SLV7_CAPACR_EXTEVT4_Msk     (0x40UL)                  /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CAPACR_EXTEVT3_Pos     (5UL)                     /*!< EXTEVT3 (Bit 5)                                       */
#define HRPWM_SLV7_CAPACR_EXTEVT3_Msk     (0x20UL)                  /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CAPACR_EXTEVT2_Pos     (4UL)                     /*!< EXTEVT2 (Bit 4)                                       */
#define HRPWM_SLV7_CAPACR_EXTEVT2_Msk     (0x10UL)                  /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CAPACR_EXTEVT1_Pos     (3UL)                     /*!< EXTEVT1 (Bit 3)                                       */
#define HRPWM_SLV7_CAPACR_EXTEVT1_Msk     (0x8UL)                   /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CAPACR_EXTEVT0_Pos     (2UL)                     /*!< EXTEVT0 (Bit 2)                                       */
#define HRPWM_SLV7_CAPACR_EXTEVT0_Msk     (0x4UL)                   /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CAPACR_UPDCPT_Pos      (1UL)                     /*!< UPDCPT (Bit 1)                                        */
#define HRPWM_SLV7_CAPACR_UPDCPT_Msk      (0x2UL)                   /*!< UPDCPT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_CAPACR_SWCPT_Pos       (0UL)                     /*!< SWCPT (Bit 0)                                         */
#define HRPWM_SLV7_CAPACR_SWCPT_Msk       (0x1UL)                   /*!< SWCPT (Bitfield-Mask: 0x01)                           */
/* ========================================================  CAPACER  ======================================================== */
#define HRPWM_SLV7_CAPACER_SLV6CMPB_Pos   (7UL)                     /*!< SLV6CMPB (Bit 7)                                      */
#define HRPWM_SLV7_CAPACER_SLV6CMPB_Msk   (0x80UL)                  /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACER_SLV6CMPA_Pos   (6UL)                     /*!< SLV6CMPA (Bit 6)                                      */
#define HRPWM_SLV7_CAPACER_SLV6CMPA_Msk   (0x40UL)                  /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACER_SLV6CLRA_Pos   (5UL)                     /*!< SLV6CLRA (Bit 5)                                      */
#define HRPWM_SLV7_CAPACER_SLV6CLRA_Msk   (0x20UL)                  /*!< SLV6CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACER_SLV6SETA_Pos   (4UL)                     /*!< SLV6SETA (Bit 4)                                      */
#define HRPWM_SLV7_CAPACER_SLV6SETA_Msk   (0x10UL)                  /*!< SLV6SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACER_SLV5CMPB_Pos   (3UL)                     /*!< SLV5CMPB (Bit 3)                                      */
#define HRPWM_SLV7_CAPACER_SLV5CMPB_Msk   (0x8UL)                   /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACER_SLV5CMPA_Pos   (2UL)                     /*!< SLV5CMPA (Bit 2)                                      */
#define HRPWM_SLV7_CAPACER_SLV5CMPA_Msk   (0x4UL)                   /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACER_SLV5CLRA_Pos   (1UL)                     /*!< SLV5CLRA (Bit 1)                                      */
#define HRPWM_SLV7_CAPACER_SLV5CLRA_Msk   (0x2UL)                   /*!< SLV5CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPACER_SLV5SETA_Pos   (0UL)                     /*!< SLV5SETA (Bit 0)                                      */
#define HRPWM_SLV7_CAPACER_SLV5SETA_Msk   (0x1UL)                   /*!< SLV5SETA (Bitfield-Mask: 0x01)                        */
/* ========================================================  CAPBCR  ========================================================= */
#define HRPWM_SLV7_CAPBCR_SLV4CMPB_Pos    (31UL)                    /*!< SLV4CMPB (Bit 31)                                     */
#define HRPWM_SLV7_CAPBCR_SLV4CMPB_Msk    (0x80000000UL)            /*!< SLV4CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCR_SLV4CMPA_Pos    (30UL)                    /*!< SLV4CMPA (Bit 30)                                     */
#define HRPWM_SLV7_CAPBCR_SLV4CMPA_Msk    (0x40000000UL)            /*!< SLV4CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCR_SLV4CLRA_Pos    (29UL)                    /*!< SLV4CLRA (Bit 29)                                     */
#define HRPWM_SLV7_CAPBCR_SLV4CLRA_Msk    (0x20000000UL)            /*!< SLV4CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCR_SLV4SETA_Pos    (28UL)                    /*!< SLV4SETA (Bit 28)                                     */
#define HRPWM_SLV7_CAPBCR_SLV4SETA_Msk    (0x10000000UL)            /*!< SLV4SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCR_SLV3CMPB_Pos    (27UL)                    /*!< SLV3CMPB (Bit 27)                                     */
#define HRPWM_SLV7_CAPBCR_SLV3CMPB_Msk    (0x8000000UL)             /*!< SLV3CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCR_SLV3CMPA_Pos    (26UL)                    /*!< SLV3CMPA (Bit 26)                                     */
#define HRPWM_SLV7_CAPBCR_SLV3CMPA_Msk    (0x4000000UL)             /*!< SLV3CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCR_SLV3CLRA_Pos    (25UL)                    /*!< SLV3CLRA (Bit 25)                                     */
#define HRPWM_SLV7_CAPBCR_SLV3CLRA_Msk    (0x2000000UL)             /*!< SLV3CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCR_SLV3SETA_Pos    (24UL)                    /*!< SLV3SETA (Bit 24)                                     */
#define HRPWM_SLV7_CAPBCR_SLV3SETA_Msk    (0x1000000UL)             /*!< SLV3SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCR_SLV2CMPB_Pos    (23UL)                    /*!< SLV2CMPB (Bit 23)                                     */
#define HRPWM_SLV7_CAPBCR_SLV2CMPB_Msk    (0x800000UL)              /*!< SLV2CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCR_SLV2CMPA_Pos    (22UL)                    /*!< SLV2CMPA (Bit 22)                                     */
#define HRPWM_SLV7_CAPBCR_SLV2CMPA_Msk    (0x400000UL)              /*!< SLV2CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCR_SLV2CLRA_Pos    (21UL)                    /*!< SLV2CLRA (Bit 21)                                     */
#define HRPWM_SLV7_CAPBCR_SLV2CLRA_Msk    (0x200000UL)              /*!< SLV2CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCR_SLV2SETA_Pos    (20UL)                    /*!< SLV2SETA (Bit 20)                                     */
#define HRPWM_SLV7_CAPBCR_SLV2SETA_Msk    (0x100000UL)              /*!< SLV2SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCR_SLV1CMPB_Pos    (19UL)                    /*!< SLV1CMPB (Bit 19)                                     */
#define HRPWM_SLV7_CAPBCR_SLV1CMPB_Msk    (0x80000UL)               /*!< SLV1CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCR_SLV1CMPA_Pos    (18UL)                    /*!< SLV1CMPA (Bit 18)                                     */
#define HRPWM_SLV7_CAPBCR_SLV1CMPA_Msk    (0x40000UL)               /*!< SLV1CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCR_SLV1CLRA_Pos    (17UL)                    /*!< SLV1CLRA (Bit 17)                                     */
#define HRPWM_SLV7_CAPBCR_SLV1CLRA_Msk    (0x20000UL)               /*!< SLV1CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCR_SLV1SETA_Pos    (16UL)                    /*!< SLV1SETA (Bit 16)                                     */
#define HRPWM_SLV7_CAPBCR_SLV1SETA_Msk    (0x10000UL)               /*!< SLV1SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCR_SLV0CMPB_Pos    (15UL)                    /*!< SLV0CMPB (Bit 15)                                     */
#define HRPWM_SLV7_CAPBCR_SLV0CMPB_Msk    (0x8000UL)                /*!< SLV0CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCR_SLV0CMPA_Pos    (14UL)                    /*!< SLV0CMPA (Bit 14)                                     */
#define HRPWM_SLV7_CAPBCR_SLV0CMPA_Msk    (0x4000UL)                /*!< SLV0CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCR_SLV0CLRA_Pos    (13UL)                    /*!< SLV0CLRA (Bit 13)                                     */
#define HRPWM_SLV7_CAPBCR_SLV0CLRA_Msk    (0x2000UL)                /*!< SLV0CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCR_SLV0SETA_Pos    (12UL)                    /*!< SLV0SETA (Bit 12)                                     */
#define HRPWM_SLV7_CAPBCR_SLV0SETA_Msk    (0x1000UL)                /*!< SLV0SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCR_EXTEVT9_Pos     (11UL)                    /*!< EXTEVT9 (Bit 11)                                      */
#define HRPWM_SLV7_CAPBCR_EXTEVT9_Msk     (0x800UL)                 /*!< EXTEVT9 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CAPBCR_EXTEVT8_Pos     (10UL)                    /*!< EXTEVT8 (Bit 10)                                      */
#define HRPWM_SLV7_CAPBCR_EXTEVT8_Msk     (0x400UL)                 /*!< EXTEVT8 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CAPBCR_EXTEVT7_Pos     (9UL)                     /*!< EXTEVT7 (Bit 9)                                       */
#define HRPWM_SLV7_CAPBCR_EXTEVT7_Msk     (0x200UL)                 /*!< EXTEVT7 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CAPBCR_EXTEVT6_Pos     (8UL)                     /*!< EXTEVT6 (Bit 8)                                       */
#define HRPWM_SLV7_CAPBCR_EXTEVT6_Msk     (0x100UL)                 /*!< EXTEVT6 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CAPBCR_EXTEVT5_Pos     (7UL)                     /*!< EXTEVT5 (Bit 7)                                       */
#define HRPWM_SLV7_CAPBCR_EXTEVT5_Msk     (0x80UL)                  /*!< EXTEVT5 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CAPBCR_EXTEVT4_Pos     (6UL)                     /*!< EXTEVT4 (Bit 6)                                       */
#define HRPWM_SLV7_CAPBCR_EXTEVT4_Msk     (0x40UL)                  /*!< EXTEVT4 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CAPBCR_EXTEVT3_Pos     (5UL)                     /*!< EXTEVT3 (Bit 5)                                       */
#define HRPWM_SLV7_CAPBCR_EXTEVT3_Msk     (0x20UL)                  /*!< EXTEVT3 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CAPBCR_EXTEVT2_Pos     (4UL)                     /*!< EXTEVT2 (Bit 4)                                       */
#define HRPWM_SLV7_CAPBCR_EXTEVT2_Msk     (0x10UL)                  /*!< EXTEVT2 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CAPBCR_EXTEVT1_Pos     (3UL)                     /*!< EXTEVT1 (Bit 3)                                       */
#define HRPWM_SLV7_CAPBCR_EXTEVT1_Msk     (0x8UL)                   /*!< EXTEVT1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CAPBCR_EXTEVT0_Pos     (2UL)                     /*!< EXTEVT0 (Bit 2)                                       */
#define HRPWM_SLV7_CAPBCR_EXTEVT0_Msk     (0x4UL)                   /*!< EXTEVT0 (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_CAPBCR_UPDCPT_Pos      (1UL)                     /*!< UPDCPT (Bit 1)                                        */
#define HRPWM_SLV7_CAPBCR_UPDCPT_Msk      (0x2UL)                   /*!< UPDCPT (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_CAPBCR_SWCPT_Pos       (0UL)                     /*!< SWCPT (Bit 0)                                         */
#define HRPWM_SLV7_CAPBCR_SWCPT_Msk       (0x1UL)                   /*!< SWCPT (Bitfield-Mask: 0x01)                           */
/* ========================================================  CAPBCER  ======================================================== */
#define HRPWM_SLV7_CAPBCER_SLV6CMPB_Pos   (7UL)                     /*!< SLV6CMPB (Bit 7)                                      */
#define HRPWM_SLV7_CAPBCER_SLV6CMPB_Msk   (0x80UL)                  /*!< SLV6CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCER_SLV6CMPA_Pos   (6UL)                     /*!< SLV6CMPA (Bit 6)                                      */
#define HRPWM_SLV7_CAPBCER_SLV6CMPA_Msk   (0x40UL)                  /*!< SLV6CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCER_SLV6CLRA_Pos   (5UL)                     /*!< SLV6CLRA (Bit 5)                                      */
#define HRPWM_SLV7_CAPBCER_SLV6CLRA_Msk   (0x20UL)                  /*!< SLV6CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCER_SLV6SETA_Pos   (4UL)                     /*!< SLV6SETA (Bit 4)                                      */
#define HRPWM_SLV7_CAPBCER_SLV6SETA_Msk   (0x10UL)                  /*!< SLV6SETA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCER_SLV5CMPB_Pos   (3UL)                     /*!< SLV5CMPB (Bit 3)                                      */
#define HRPWM_SLV7_CAPBCER_SLV5CMPB_Msk   (0x8UL)                   /*!< SLV5CMPB (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCER_SLV5CMPA_Pos   (2UL)                     /*!< SLV5CMPA (Bit 2)                                      */
#define HRPWM_SLV7_CAPBCER_SLV5CMPA_Msk   (0x4UL)                   /*!< SLV5CMPA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCER_SLV5CLRA_Pos   (1UL)                     /*!< SLV5CLRA (Bit 1)                                      */
#define HRPWM_SLV7_CAPBCER_SLV5CLRA_Msk   (0x2UL)                   /*!< SLV5CLRA (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_CAPBCER_SLV5SETA_Pos   (0UL)                     /*!< SLV5SETA (Bit 0)                                      */
#define HRPWM_SLV7_CAPBCER_SLV5SETA_Msk   (0x1UL)                   /*!< SLV5SETA (Bitfield-Mask: 0x01)                        */
/* =========================================================  OUTR  ========================================================== */
#define HRPWM_SLV7_OUTR_DTEN_Pos          (31UL)                    /*!< DTEN (Bit 31)                                         */
#define HRPWM_SLV7_OUTR_DTEN_Msk          (0x80000000UL)            /*!< DTEN (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_OUTR_DLYPRTEN_Pos      (30UL)                    /*!< DLYPRTEN (Bit 30)                                     */
#define HRPWM_SLV7_OUTR_DLYPRTEN_Msk      (0x40000000UL)            /*!< DLYPRTEN (Bitfield-Mask: 0x01)                        */
#define HRPWM_SLV7_OUTR_DLYPRT_Pos        (27UL)                    /*!< DLYPRT (Bit 27)                                       */
#define HRPWM_SLV7_OUTR_DLYPRT_Msk        (0x38000000UL)            /*!< DLYPRT (Bitfield-Mask: 0x07)                          */
#define HRPWM_SLV7_OUTR_BIAR_Pos          (25UL)                    /*!< BIAR (Bit 25)                                         */
#define HRPWM_SLV7_OUTR_BIAR_Msk          (0x2000000UL)             /*!< BIAR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_OUTR_DIDLB_Pos         (22UL)                    /*!< DIDLB (Bit 22)                                        */
#define HRPWM_SLV7_OUTR_DIDLB_Msk         (0x400000UL)              /*!< DIDLB (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_OUTR_IDLEMB_Pos        (21UL)                    /*!< IDLEMB (Bit 21)                                       */
#define HRPWM_SLV7_OUTR_IDLEMB_Msk        (0x200000UL)              /*!< IDLEMB (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_OUTR_CHPB_Pos          (20UL)                    /*!< CHPB (Bit 20)                                         */
#define HRPWM_SLV7_OUTR_CHPB_Msk          (0x100000UL)              /*!< CHPB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_OUTR_IDLESB_Pos        (19UL)                    /*!< IDLESB (Bit 19)                                       */
#define HRPWM_SLV7_OUTR_IDLESB_Msk        (0x80000UL)               /*!< IDLESB (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_OUTR_FAULTB_Pos        (17UL)                    /*!< FAULTB (Bit 17)                                       */
#define HRPWM_SLV7_OUTR_FAULTB_Msk        (0x60000UL)               /*!< FAULTB (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV7_OUTR_POLB_Pos          (16UL)                    /*!< POLB (Bit 16)                                         */
#define HRPWM_SLV7_OUTR_POLB_Msk          (0x10000UL)               /*!< POLB (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_OUTR_DIDLA_Pos         (6UL)                     /*!< DIDLA (Bit 6)                                         */
#define HRPWM_SLV7_OUTR_DIDLA_Msk         (0x40UL)                  /*!< DIDLA (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_OUTR_IDLEMA_Pos        (5UL)                     /*!< IDLEMA (Bit 5)                                        */
#define HRPWM_SLV7_OUTR_IDLEMA_Msk        (0x20UL)                  /*!< IDLEMA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_OUTR_CHPA_Pos          (4UL)                     /*!< CHPA (Bit 4)                                          */
#define HRPWM_SLV7_OUTR_CHPA_Msk          (0x10UL)                  /*!< CHPA (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_OUTR_IDLESA_Pos        (3UL)                     /*!< IDLESA (Bit 3)                                        */
#define HRPWM_SLV7_OUTR_IDLESA_Msk        (0x8UL)                   /*!< IDLESA (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_OUTR_FAULTA_Pos        (1UL)                     /*!< FAULTA (Bit 1)                                        */
#define HRPWM_SLV7_OUTR_FAULTA_Msk        (0x6UL)                   /*!< FAULTA (Bitfield-Mask: 0x03)                          */
#define HRPWM_SLV7_OUTR_POLA_Pos          (0UL)                     /*!< POLA (Bit 0)                                          */
#define HRPWM_SLV7_OUTR_POLA_Msk          (0x1UL)                   /*!< POLA (Bitfield-Mask: 0x01)                            */
/* =========================================================  FLTR  ========================================================== */
#define HRPWM_SLV7_FLTR_FLT7EN_Pos        (7UL)                     /*!< FLT7EN (Bit 7)                                        */
#define HRPWM_SLV7_FLTR_FLT7EN_Msk        (0x80UL)                  /*!< FLT7EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_FLTR_FLT6EN_Pos        (6UL)                     /*!< FLT6EN (Bit 6)                                        */
#define HRPWM_SLV7_FLTR_FLT6EN_Msk        (0x40UL)                  /*!< FLT6EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_FLTR_FLT5EN_Pos        (5UL)                     /*!< FLT5EN (Bit 5)                                        */
#define HRPWM_SLV7_FLTR_FLT5EN_Msk        (0x20UL)                  /*!< FLT5EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_FLTR_FLT4EN_Pos        (4UL)                     /*!< FLT4EN (Bit 4)                                        */
#define HRPWM_SLV7_FLTR_FLT4EN_Msk        (0x10UL)                  /*!< FLT4EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_FLTR_FLT3EN_Pos        (3UL)                     /*!< FLT3EN (Bit 3)                                        */
#define HRPWM_SLV7_FLTR_FLT3EN_Msk        (0x8UL)                   /*!< FLT3EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_FLTR_FLT2EN_Pos        (2UL)                     /*!< FLT2EN (Bit 2)                                        */
#define HRPWM_SLV7_FLTR_FLT2EN_Msk        (0x4UL)                   /*!< FLT2EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_FLTR_FLT1EN_Pos        (1UL)                     /*!< FLT1EN (Bit 1)                                        */
#define HRPWM_SLV7_FLTR_FLT1EN_Msk        (0x2UL)                   /*!< FLT1EN (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_FLTR_FLT0EN_Pos        (0UL)                     /*!< FLT0EN (Bit 0)                                        */
#define HRPWM_SLV7_FLTR_FLT0EN_Msk        (0x1UL)                   /*!< FLT0EN (Bitfield-Mask: 0x01)                          */
/* =========================================================  DMAUR  ========================================================= */
#define HRPWM_SLV7_DMAUR_FLTR_Pos         (29UL)                    /*!< FLTR (Bit 29)                                         */
#define HRPWM_SLV7_DMAUR_FLTR_Msk         (0x20000000UL)            /*!< FLTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_DMAUR_OUTR_Pos         (28UL)                    /*!< OUTR (Bit 28)                                         */
#define HRPWM_SLV7_DMAUR_OUTR_Msk         (0x10000000UL)            /*!< OUTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_DMAUR_CAPBCER_Pos      (27UL)                    /*!< CAPBCER (Bit 27)                                      */
#define HRPWM_SLV7_DMAUR_CAPBCER_Msk      (0x8000000UL)             /*!< CAPBCER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_DMAUR_CAPBCR_Pos       (26UL)                    /*!< CAPBCR (Bit 26)                                       */
#define HRPWM_SLV7_DMAUR_CAPBCR_Msk       (0x4000000UL)             /*!< CAPBCR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_DMAUR_CAPACER_Pos      (25UL)                    /*!< CAPACER (Bit 25)                                      */
#define HRPWM_SLV7_DMAUR_CAPACER_Msk      (0x2000000UL)             /*!< CAPACER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_DMAUR_CAPACR_Pos       (24UL)                    /*!< CAPACR (Bit 24)                                       */
#define HRPWM_SLV7_DMAUR_CAPACR_Msk       (0x1000000UL)             /*!< CAPACR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_DMAUR_CHPR_Pos         (23UL)                    /*!< CHPR (Bit 23)                                         */
#define HRPWM_SLV7_DMAUR_CHPR_Msk         (0x800000UL)              /*!< CHPR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_DMAUR_RSTER_Pos        (22UL)                    /*!< RSTER (Bit 22)                                        */
#define HRPWM_SLV7_DMAUR_RSTER_Msk        (0x400000UL)              /*!< RSTER (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_DMAUR_RSTR_Pos         (21UL)                    /*!< RSTR (Bit 21)                                         */
#define HRPWM_SLV7_DMAUR_RSTR_Msk         (0x200000UL)              /*!< RSTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_DMAUR_EEFR2_Pos        (20UL)                    /*!< EEFR2 (Bit 20)                                        */
#define HRPWM_SLV7_DMAUR_EEFR2_Msk        (0x100000UL)              /*!< EEFR2 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_DMAUR_EEFR1_Pos        (19UL)                    /*!< EEFR1 (Bit 19)                                        */
#define HRPWM_SLV7_DMAUR_EEFR1_Msk        (0x80000UL)               /*!< EEFR1 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_DMAUR_EEFR0_Pos        (18UL)                    /*!< EEFR0 (Bit 18)                                        */
#define HRPWM_SLV7_DMAUR_EEFR0_Msk        (0x40000UL)               /*!< EEFR0 (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_DMAUR_CLRBR_Pos        (17UL)                    /*!< CLRBR (Bit 17)                                        */
#define HRPWM_SLV7_DMAUR_CLRBR_Msk        (0x20000UL)               /*!< CLRBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_DMAUR_SETBR_Pos        (16UL)                    /*!< SETBR (Bit 16)                                        */
#define HRPWM_SLV7_DMAUR_SETBR_Msk        (0x10000UL)               /*!< SETBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_DMAUR_CLRAR_Pos        (15UL)                    /*!< CLRAR (Bit 15)                                        */
#define HRPWM_SLV7_DMAUR_CLRAR_Msk        (0x8000UL)                /*!< CLRAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_DMAUR_SETAR_Pos        (14UL)                    /*!< SETAR (Bit 14)                                        */
#define HRPWM_SLV7_DMAUR_SETAR_Msk        (0x4000UL)                /*!< SETAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_DMAUR_DTR_Pos          (13UL)                    /*!< DTR (Bit 13)                                          */
#define HRPWM_SLV7_DMAUR_DTR_Msk          (0x2000UL)                /*!< DTR (Bitfield-Mask: 0x01)                             */
#define HRPWM_SLV7_DMAUR_CAPBR_Pos        (12UL)                    /*!< CAPBR (Bit 12)                                        */
#define HRPWM_SLV7_DMAUR_CAPBR_Msk        (0x1000UL)                /*!< CAPBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_DMAUR_CAPAR_Pos        (11UL)                    /*!< CAPAR (Bit 11)                                        */
#define HRPWM_SLV7_DMAUR_CAPAR_Msk        (0x800UL)                 /*!< CAPAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_DMAUR_CMPDR_Pos        (10UL)                    /*!< CMPDR (Bit 10)                                        */
#define HRPWM_SLV7_DMAUR_CMPDR_Msk        (0x400UL)                 /*!< CMPDR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_DMAUR_CMPCR_Pos        (9UL)                     /*!< CMPCR (Bit 9)                                         */
#define HRPWM_SLV7_DMAUR_CMPCR_Msk        (0x200UL)                 /*!< CMPCR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_DMAUR_CMPBR_Pos        (8UL)                     /*!< CMPBR (Bit 8)                                         */
#define HRPWM_SLV7_DMAUR_CMPBR_Msk        (0x100UL)                 /*!< CMPBR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_DMAUR_CMPAR_Pos        (7UL)                     /*!< CMPAR (Bit 7)                                         */
#define HRPWM_SLV7_DMAUR_CMPAR_Msk        (0x80UL)                  /*!< CMPAR (Bitfield-Mask: 0x01)                           */
#define HRPWM_SLV7_DMAUR_REPR_Pos         (6UL)                     /*!< REPR (Bit 6)                                          */
#define HRPWM_SLV7_DMAUR_REPR_Msk         (0x40UL)                  /*!< REPR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_DMAUR_PERR_Pos         (5UL)                     /*!< PERR (Bit 5)                                          */
#define HRPWM_SLV7_DMAUR_PERR_Msk         (0x20UL)                  /*!< PERR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_DMAUR_CNTR_Pos         (4UL)                     /*!< CNTR (Bit 4)                                          */
#define HRPWM_SLV7_DMAUR_CNTR_Msk         (0x10UL)                  /*!< CNTR (Bitfield-Mask: 0x01)                            */
#define HRPWM_SLV7_DMAUR_PWMDIER_Pos      (3UL)                     /*!< PWMDIER (Bit 3)                                       */
#define HRPWM_SLV7_DMAUR_PWMDIER_Msk      (0x8UL)                   /*!< PWMDIER (Bitfield-Mask: 0x01)                         */
#define HRPWM_SLV7_DMAUR_PWMISR_Pos       (2UL)                     /*!< PWMISR (Bit 2)                                        */
#define HRPWM_SLV7_DMAUR_PWMISR_Msk       (0x4UL)                   /*!< PWMISR (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_DMAUR_PWMCR1_Pos       (1UL)                     /*!< PWMCR1 (Bit 1)                                        */
#define HRPWM_SLV7_DMAUR_PWMCR1_Msk       (0x2UL)                   /*!< PWMCR1 (Bitfield-Mask: 0x01)                          */
#define HRPWM_SLV7_DMAUR_PWMCR0_Pos       (0UL)                     /*!< PWMCR0 (Bit 0)                                        */
#define HRPWM_SLV7_DMAUR_PWMCR0_Msk       (0x1UL)                   /*!< PWMCR0 (Bitfield-Mask: 0x01)                          */
/* =========================================================  DMADR  ========================================================= */
#define HRPWM_SLV7_DMADR_DMADR_Pos        (0UL)                     /*!< DMADR (Bit 0)                                         */
#define HRPWM_SLV7_DMADR_DMADR_Msk        (0xffffffffUL)            /*!< DMADR (Bitfield-Mask: 0xffffffff)                     */


/* =========================================================================================================================== */
/* ================                                         HRPWM_COM                                         ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define HRPWM_COM_CR0_USRC3_Pos           (28UL)                    /*!< USRC3 (Bit 28)                                        */
#define HRPWM_COM_CR0_USRC3_Msk           (0xf0000000UL)            /*!< USRC3 (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_CR0_USRC2_Pos           (24UL)                    /*!< USRC2 (Bit 24)                                        */
#define HRPWM_COM_CR0_USRC2_Msk           (0xf000000UL)             /*!< USRC2 (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_CR0_USRC1_Pos           (20UL)                    /*!< USRC1 (Bit 20)                                        */
#define HRPWM_COM_CR0_USRC1_Msk           (0xf00000UL)              /*!< USRC1 (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_CR0_USRC0_Pos           (16UL)                    /*!< USRC0 (Bit 16)                                        */
#define HRPWM_COM_CR0_USRC0_Msk           (0xf0000UL)               /*!< USRC0 (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_CR0_BMUDIS_Pos          (15UL)                    /*!< BMUDIS (Bit 15)                                       */
#define HRPWM_COM_CR0_BMUDIS_Msk          (0x8000UL)                /*!< BMUDIS (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_CR0_UDIS7_Pos           (8UL)                     /*!< UDIS7 (Bit 8)                                         */
#define HRPWM_COM_CR0_UDIS7_Msk           (0x100UL)                 /*!< UDIS7 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_CR0_UDIS6_Pos           (7UL)                     /*!< UDIS6 (Bit 7)                                         */
#define HRPWM_COM_CR0_UDIS6_Msk           (0x80UL)                  /*!< UDIS6 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_CR0_UDIS5_Pos           (6UL)                     /*!< UDIS5 (Bit 6)                                         */
#define HRPWM_COM_CR0_UDIS5_Msk           (0x40UL)                  /*!< UDIS5 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_CR0_UDIS4_Pos           (5UL)                     /*!< UDIS4 (Bit 5)                                         */
#define HRPWM_COM_CR0_UDIS4_Msk           (0x20UL)                  /*!< UDIS4 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_CR0_UDIS3_Pos           (4UL)                     /*!< UDIS3 (Bit 4)                                         */
#define HRPWM_COM_CR0_UDIS3_Msk           (0x10UL)                  /*!< UDIS3 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_CR0_UDIS2_Pos           (3UL)                     /*!< UDIS2 (Bit 3)                                         */
#define HRPWM_COM_CR0_UDIS2_Msk           (0x8UL)                   /*!< UDIS2 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_CR0_UDIS1_Pos           (2UL)                     /*!< UDIS1 (Bit 2)                                         */
#define HRPWM_COM_CR0_UDIS1_Msk           (0x4UL)                   /*!< UDIS1 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_CR0_UDIS0_Pos           (1UL)                     /*!< UDIS0 (Bit 1)                                         */
#define HRPWM_COM_CR0_UDIS0_Msk           (0x2UL)                   /*!< UDIS0 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_CR0_MUDIS_Pos           (0UL)                     /*!< MUDIS (Bit 0)                                         */
#define HRPWM_COM_CR0_MUDIS_Msk           (0x1UL)                   /*!< MUDIS (Bitfield-Mask: 0x01)                           */
/* ==========================================================  CR1  ========================================================== */
#define HRPWM_COM_CR1_TLEN3_Pos           (28UL)                    /*!< TLEN3 (Bit 28)                                        */
#define HRPWM_COM_CR1_TLEN3_Msk           (0xf0000000UL)            /*!< TLEN3 (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_CR1_TLEN2_Pos           (24UL)                    /*!< TLEN2 (Bit 24)                                        */
#define HRPWM_COM_CR1_TLEN2_Msk           (0xf000000UL)             /*!< TLEN2 (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_CR1_TLEN1_Pos           (20UL)                    /*!< TLEN1 (Bit 20)                                        */
#define HRPWM_COM_CR1_TLEN1_Msk           (0xf00000UL)              /*!< TLEN1 (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_CR1_TLEN0_Pos           (16UL)                    /*!< TLEN0 (Bit 16)                                        */
#define HRPWM_COM_CR1_TLEN0_Msk           (0xf0000UL)               /*!< TLEN0 (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_CR1_SWP7_Pos            (7UL)                     /*!< SWP7 (Bit 7)                                          */
#define HRPWM_COM_CR1_SWP7_Msk            (0x80UL)                  /*!< SWP7 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR1_SWP6_Pos            (6UL)                     /*!< SWP6 (Bit 6)                                          */
#define HRPWM_COM_CR1_SWP6_Msk            (0x40UL)                  /*!< SWP6 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR1_SWP5_Pos            (5UL)                     /*!< SWP5 (Bit 5)                                          */
#define HRPWM_COM_CR1_SWP5_Msk            (0x20UL)                  /*!< SWP5 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR1_SWP4_Pos            (4UL)                     /*!< SWP4 (Bit 4)                                          */
#define HRPWM_COM_CR1_SWP4_Msk            (0x10UL)                  /*!< SWP4 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR1_SWP3_Pos            (3UL)                     /*!< SWP3 (Bit 3)                                          */
#define HRPWM_COM_CR1_SWP3_Msk            (0x8UL)                   /*!< SWP3 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR1_SWP2_Pos            (2UL)                     /*!< SWP2 (Bit 2)                                          */
#define HRPWM_COM_CR1_SWP2_Msk            (0x4UL)                   /*!< SWP2 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR1_SWP1_Pos            (1UL)                     /*!< SWP1 (Bit 1)                                          */
#define HRPWM_COM_CR1_SWP1_Msk            (0x2UL)                   /*!< SWP1 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR1_SWP0_Pos            (0UL)                     /*!< SWP0 (Bit 0)                                          */
#define HRPWM_COM_CR1_SWP0_Msk            (0x1UL)                   /*!< SWP0 (Bitfield-Mask: 0x01)                            */
/* ==========================================================  CR2  ========================================================== */
#define HRPWM_COM_CR2_RST7_Pos            (24UL)                    /*!< RST7 (Bit 24)                                         */
#define HRPWM_COM_CR2_RST7_Msk            (0x1000000UL)             /*!< RST7 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR2_RST6_Pos            (23UL)                    /*!< RST6 (Bit 23)                                         */
#define HRPWM_COM_CR2_RST6_Msk            (0x800000UL)              /*!< RST6 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR2_RST5_Pos            (22UL)                    /*!< RST5 (Bit 22)                                         */
#define HRPWM_COM_CR2_RST5_Msk            (0x400000UL)              /*!< RST5 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR2_RST4_Pos            (21UL)                    /*!< RST4 (Bit 21)                                         */
#define HRPWM_COM_CR2_RST4_Msk            (0x200000UL)              /*!< RST4 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR2_RST3_Pos            (20UL)                    /*!< RST3 (Bit 20)                                         */
#define HRPWM_COM_CR2_RST3_Msk            (0x100000UL)              /*!< RST3 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR2_RST2_Pos            (19UL)                    /*!< RST2 (Bit 19)                                         */
#define HRPWM_COM_CR2_RST2_Msk            (0x80000UL)               /*!< RST2 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR2_RST1_Pos            (18UL)                    /*!< RST1 (Bit 18)                                         */
#define HRPWM_COM_CR2_RST1_Msk            (0x40000UL)               /*!< RST1 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR2_RST0_Pos            (17UL)                    /*!< RST0 (Bit 17)                                         */
#define HRPWM_COM_CR2_RST0_Msk            (0x20000UL)               /*!< RST0 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR2_MRST_Pos            (16UL)                    /*!< MRST (Bit 16)                                         */
#define HRPWM_COM_CR2_MRST_Msk            (0x10000UL)               /*!< MRST (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR2_SWU7_Pos            (8UL)                     /*!< SWU7 (Bit 8)                                          */
#define HRPWM_COM_CR2_SWU7_Msk            (0x100UL)                 /*!< SWU7 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR2_SWU6_Pos            (7UL)                     /*!< SWU6 (Bit 7)                                          */
#define HRPWM_COM_CR2_SWU6_Msk            (0x80UL)                  /*!< SWU6 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR2_SWU5_Pos            (6UL)                     /*!< SWU5 (Bit 6)                                          */
#define HRPWM_COM_CR2_SWU5_Msk            (0x40UL)                  /*!< SWU5 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR2_SWU4_Pos            (5UL)                     /*!< SWU4 (Bit 5)                                          */
#define HRPWM_COM_CR2_SWU4_Msk            (0x20UL)                  /*!< SWU4 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR2_SWU3_Pos            (4UL)                     /*!< SWU3 (Bit 4)                                          */
#define HRPWM_COM_CR2_SWU3_Msk            (0x10UL)                  /*!< SWU3 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR2_SWU2_Pos            (3UL)                     /*!< SWU2 (Bit 3)                                          */
#define HRPWM_COM_CR2_SWU2_Msk            (0x8UL)                   /*!< SWU2 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR2_SWU1_Pos            (2UL)                     /*!< SWU1 (Bit 2)                                          */
#define HRPWM_COM_CR2_SWU1_Msk            (0x4UL)                   /*!< SWU1 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR2_SWU0_Pos            (1UL)                     /*!< SWU0 (Bit 1)                                          */
#define HRPWM_COM_CR2_SWU0_Msk            (0x2UL)                   /*!< SWU0 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_CR2_MSWU_Pos            (0UL)                     /*!< MSWU (Bit 0)                                          */
#define HRPWM_COM_CR2_MSWU_Msk            (0x1UL)                   /*!< MSWU (Bitfield-Mask: 0x01)                            */
/* ==========================================================  ISR  ========================================================== */
#define HRPWM_COM_ISR_BMPER_Pos           (15UL)                    /*!< BMPER (Bit 15)                                        */
#define HRPWM_COM_ISR_BMPER_Msk           (0x8000UL)                /*!< BMPER (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_ISR_FLT7_Pos            (8UL)                     /*!< FLT7 (Bit 8)                                          */
#define HRPWM_COM_ISR_FLT7_Msk            (0x100UL)                 /*!< FLT7 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_ISR_FLT6_Pos            (7UL)                     /*!< FLT6 (Bit 7)                                          */
#define HRPWM_COM_ISR_FLT6_Msk            (0x80UL)                  /*!< FLT6 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_ISR_FLT5_Pos            (6UL)                     /*!< FLT5 (Bit 6)                                          */
#define HRPWM_COM_ISR_FLT5_Msk            (0x40UL)                  /*!< FLT5 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_ISR_FLT4_Pos            (5UL)                     /*!< FLT4 (Bit 5)                                          */
#define HRPWM_COM_ISR_FLT4_Msk            (0x20UL)                  /*!< FLT4 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_ISR_FLT3_Pos            (4UL)                     /*!< FLT3 (Bit 4)                                          */
#define HRPWM_COM_ISR_FLT3_Msk            (0x10UL)                  /*!< FLT3 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_ISR_FLT2_Pos            (3UL)                     /*!< FLT2 (Bit 3)                                          */
#define HRPWM_COM_ISR_FLT2_Msk            (0x8UL)                   /*!< FLT2 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_ISR_FLT1_Pos            (2UL)                     /*!< FLT1 (Bit 2)                                          */
#define HRPWM_COM_ISR_FLT1_Msk            (0x4UL)                   /*!< FLT1 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_ISR_FLT0_Pos            (1UL)                     /*!< FLT0 (Bit 1)                                          */
#define HRPWM_COM_ISR_FLT0_Msk            (0x2UL)                   /*!< FLT0 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_ISR_SYSFLT_Pos          (0UL)                     /*!< SYSFLT (Bit 0)                                        */
#define HRPWM_COM_ISR_SYSFLT_Msk          (0x1UL)                   /*!< SYSFLT (Bitfield-Mask: 0x01)                          */
/* ==========================================================  IER  ========================================================== */
#define HRPWM_COM_IER_BMPERIE_Pos         (15UL)                    /*!< BMPERIE (Bit 15)                                      */
#define HRPWM_COM_IER_BMPERIE_Msk         (0x8000UL)                /*!< BMPERIE (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_IER_FLT7IE_Pos          (8UL)                     /*!< FLT7IE (Bit 8)                                        */
#define HRPWM_COM_IER_FLT7IE_Msk          (0x100UL)                 /*!< FLT7IE (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_IER_FLT6IE_Pos          (7UL)                     /*!< FLT6IE (Bit 7)                                        */
#define HRPWM_COM_IER_FLT6IE_Msk          (0x80UL)                  /*!< FLT6IE (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_IER_FLT5IE_Pos          (6UL)                     /*!< FLT5IE (Bit 6)                                        */
#define HRPWM_COM_IER_FLT5IE_Msk          (0x40UL)                  /*!< FLT5IE (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_IER_FLT4IE_Pos          (5UL)                     /*!< FLT4IE (Bit 5)                                        */
#define HRPWM_COM_IER_FLT4IE_Msk          (0x20UL)                  /*!< FLT4IE (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_IER_FLT3IE_Pos          (4UL)                     /*!< FLT3IE (Bit 4)                                        */
#define HRPWM_COM_IER_FLT3IE_Msk          (0x10UL)                  /*!< FLT3IE (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_IER_FLT2IE_Pos          (3UL)                     /*!< FLT2IE (Bit 3)                                        */
#define HRPWM_COM_IER_FLT2IE_Msk          (0x8UL)                   /*!< FLT2IE (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_IER_FLT1IE_Pos          (2UL)                     /*!< FLT1IE (Bit 2)                                        */
#define HRPWM_COM_IER_FLT1IE_Msk          (0x4UL)                   /*!< FLT1IE (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_IER_FLT0IE_Pos          (1UL)                     /*!< FLT0IE (Bit 1)                                        */
#define HRPWM_COM_IER_FLT0IE_Msk          (0x2UL)                   /*!< FLT0IE (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_IER_SYSFLTIE_Pos        (0UL)                     /*!< SYSFLTIE (Bit 0)                                      */
#define HRPWM_COM_IER_SYSFLTIE_Msk        (0x1UL)                   /*!< SYSFLTIE (Bitfield-Mask: 0x01)                        */
/* =========================================================  OENR  ========================================================== */
#define HRPWM_COM_OENR_OEN7B_Pos          (15UL)                    /*!< OEN7B (Bit 15)                                        */
#define HRPWM_COM_OENR_OEN7B_Msk          (0x8000UL)                /*!< OEN7B (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_OENR_OEN7A_Pos          (14UL)                    /*!< OEN7A (Bit 14)                                        */
#define HRPWM_COM_OENR_OEN7A_Msk          (0x4000UL)                /*!< OEN7A (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_OENR_OEN6B_Pos          (13UL)                    /*!< OEN6B (Bit 13)                                        */
#define HRPWM_COM_OENR_OEN6B_Msk          (0x2000UL)                /*!< OEN6B (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_OENR_OEN6A_Pos          (12UL)                    /*!< OEN6A (Bit 12)                                        */
#define HRPWM_COM_OENR_OEN6A_Msk          (0x1000UL)                /*!< OEN6A (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_OENR_OEN5B_Pos          (11UL)                    /*!< OEN5B (Bit 11)                                        */
#define HRPWM_COM_OENR_OEN5B_Msk          (0x800UL)                 /*!< OEN5B (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_OENR_OEN5A_Pos          (10UL)                    /*!< OEN5A (Bit 10)                                        */
#define HRPWM_COM_OENR_OEN5A_Msk          (0x400UL)                 /*!< OEN5A (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_OENR_OEN4B_Pos          (9UL)                     /*!< OEN4B (Bit 9)                                         */
#define HRPWM_COM_OENR_OEN4B_Msk          (0x200UL)                 /*!< OEN4B (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_OENR_OEN4A_Pos          (8UL)                     /*!< OEN4A (Bit 8)                                         */
#define HRPWM_COM_OENR_OEN4A_Msk          (0x100UL)                 /*!< OEN4A (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_OENR_OEN3B_Pos          (7UL)                     /*!< OEN3B (Bit 7)                                         */
#define HRPWM_COM_OENR_OEN3B_Msk          (0x80UL)                  /*!< OEN3B (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_OENR_OEN3A_Pos          (6UL)                     /*!< OEN3A (Bit 6)                                         */
#define HRPWM_COM_OENR_OEN3A_Msk          (0x40UL)                  /*!< OEN3A (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_OENR_OEN2B_Pos          (5UL)                     /*!< OEN2B (Bit 5)                                         */
#define HRPWM_COM_OENR_OEN2B_Msk          (0x20UL)                  /*!< OEN2B (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_OENR_OEN2A_Pos          (4UL)                     /*!< OEN2A (Bit 4)                                         */
#define HRPWM_COM_OENR_OEN2A_Msk          (0x10UL)                  /*!< OEN2A (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_OENR_OEN1B_Pos          (3UL)                     /*!< OEN1B (Bit 3)                                         */
#define HRPWM_COM_OENR_OEN1B_Msk          (0x8UL)                   /*!< OEN1B (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_OENR_OEN1A_Pos          (2UL)                     /*!< OEN1A (Bit 2)                                         */
#define HRPWM_COM_OENR_OEN1A_Msk          (0x4UL)                   /*!< OEN1A (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_OENR_OEN0B_Pos          (1UL)                     /*!< OEN0B (Bit 1)                                         */
#define HRPWM_COM_OENR_OEN0B_Msk          (0x2UL)                   /*!< OEN0B (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_OENR_OEN0A_Pos          (0UL)                     /*!< OEN0A (Bit 0)                                         */
#define HRPWM_COM_OENR_OEN0A_Msk          (0x1UL)                   /*!< OEN0A (Bitfield-Mask: 0x01)                           */
/* =========================================================  ODISR  ========================================================= */
#define HRPWM_COM_ODISR_ODIS7B_Pos        (15UL)                    /*!< ODIS7B (Bit 15)                                       */
#define HRPWM_COM_ODISR_ODIS7B_Msk        (0x8000UL)                /*!< ODIS7B (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_ODISR_ODIS7A_Pos        (14UL)                    /*!< ODIS7A (Bit 14)                                       */
#define HRPWM_COM_ODISR_ODIS7A_Msk        (0x4000UL)                /*!< ODIS7A (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_ODISR_ODIS6B_Pos        (13UL)                    /*!< ODIS6B (Bit 13)                                       */
#define HRPWM_COM_ODISR_ODIS6B_Msk        (0x2000UL)                /*!< ODIS6B (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_ODISR_ODIS6A_Pos        (12UL)                    /*!< ODIS6A (Bit 12)                                       */
#define HRPWM_COM_ODISR_ODIS6A_Msk        (0x1000UL)                /*!< ODIS6A (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_ODISR_ODIS5B_Pos        (11UL)                    /*!< ODIS5B (Bit 11)                                       */
#define HRPWM_COM_ODISR_ODIS5B_Msk        (0x800UL)                 /*!< ODIS5B (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_ODISR_ODIS5A_Pos        (10UL)                    /*!< ODIS5A (Bit 10)                                       */
#define HRPWM_COM_ODISR_ODIS5A_Msk        (0x400UL)                 /*!< ODIS5A (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_ODISR_ODIS4B_Pos        (9UL)                     /*!< ODIS4B (Bit 9)                                        */
#define HRPWM_COM_ODISR_ODIS4B_Msk        (0x200UL)                 /*!< ODIS4B (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_ODISR_ODIS4A_Pos        (8UL)                     /*!< ODIS4A (Bit 8)                                        */
#define HRPWM_COM_ODISR_ODIS4A_Msk        (0x100UL)                 /*!< ODIS4A (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_ODISR_ODIS3B_Pos        (7UL)                     /*!< ODIS3B (Bit 7)                                        */
#define HRPWM_COM_ODISR_ODIS3B_Msk        (0x80UL)                  /*!< ODIS3B (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_ODISR_ODIS3A_Pos        (6UL)                     /*!< ODIS3A (Bit 6)                                        */
#define HRPWM_COM_ODISR_ODIS3A_Msk        (0x40UL)                  /*!< ODIS3A (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_ODISR_ODIS2B_Pos        (5UL)                     /*!< ODIS2B (Bit 5)                                        */
#define HRPWM_COM_ODISR_ODIS2B_Msk        (0x20UL)                  /*!< ODIS2B (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_ODISR_ODIS2A_Pos        (4UL)                     /*!< ODIS2A (Bit 4)                                        */
#define HRPWM_COM_ODISR_ODIS2A_Msk        (0x10UL)                  /*!< ODIS2A (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_ODISR_ODIS1B_Pos        (3UL)                     /*!< ODIS1B (Bit 3)                                        */
#define HRPWM_COM_ODISR_ODIS1B_Msk        (0x8UL)                   /*!< ODIS1B (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_ODISR_ODIS1A_Pos        (2UL)                     /*!< ODIS1A (Bit 2)                                        */
#define HRPWM_COM_ODISR_ODIS1A_Msk        (0x4UL)                   /*!< ODIS1A (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_ODISR_ODIS0B_Pos        (1UL)                     /*!< ODIS0B (Bit 1)                                        */
#define HRPWM_COM_ODISR_ODIS0B_Msk        (0x2UL)                   /*!< ODIS0B (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_ODISR_ODIS0A_Pos        (0UL)                     /*!< ODIS0A (Bit 0)                                        */
#define HRPWM_COM_ODISR_ODIS0A_Msk        (0x1UL)                   /*!< ODIS0A (Bitfield-Mask: 0x01)                          */
/* =========================================================  EECR0  ========================================================= */
#define HRPWM_COM_EECR0_EE4FAST_Pos       (29UL)                    /*!< EE4FAST (Bit 29)                                      */
#define HRPWM_COM_EECR0_EE4FAST_Msk       (0x20000000UL)            /*!< EE4FAST (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_EECR0_EE4SNS_Pos        (27UL)                    /*!< EE4SNS (Bit 27)                                       */
#define HRPWM_COM_EECR0_EE4SNS_Msk        (0x18000000UL)            /*!< EE4SNS (Bitfield-Mask: 0x03)                          */
#define HRPWM_COM_EECR0_EE4POL_Pos        (26UL)                    /*!< EE4POL (Bit 26)                                       */
#define HRPWM_COM_EECR0_EE4POL_Msk        (0x4000000UL)             /*!< EE4POL (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_EECR0_EE4SRC_Pos        (24UL)                    /*!< EE4SRC (Bit 24)                                       */
#define HRPWM_COM_EECR0_EE4SRC_Msk        (0x3000000UL)             /*!< EE4SRC (Bitfield-Mask: 0x03)                          */
#define HRPWM_COM_EECR0_EE3FAST_Pos       (23UL)                    /*!< EE3FAST (Bit 23)                                      */
#define HRPWM_COM_EECR0_EE3FAST_Msk       (0x800000UL)              /*!< EE3FAST (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_EECR0_EE3SNS_Pos        (21UL)                    /*!< EE3SNS (Bit 21)                                       */
#define HRPWM_COM_EECR0_EE3SNS_Msk        (0x600000UL)              /*!< EE3SNS (Bitfield-Mask: 0x03)                          */
#define HRPWM_COM_EECR0_EE3POL_Pos        (20UL)                    /*!< EE3POL (Bit 20)                                       */
#define HRPWM_COM_EECR0_EE3POL_Msk        (0x100000UL)              /*!< EE3POL (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_EECR0_EE3SRC_Pos        (18UL)                    /*!< EE3SRC (Bit 18)                                       */
#define HRPWM_COM_EECR0_EE3SRC_Msk        (0xc0000UL)               /*!< EE3SRC (Bitfield-Mask: 0x03)                          */
#define HRPWM_COM_EECR0_EE2FAST_Pos       (17UL)                    /*!< EE2FAST (Bit 17)                                      */
#define HRPWM_COM_EECR0_EE2FAST_Msk       (0x20000UL)               /*!< EE2FAST (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_EECR0_EE2SNS_Pos        (15UL)                    /*!< EE2SNS (Bit 15)                                       */
#define HRPWM_COM_EECR0_EE2SNS_Msk        (0x18000UL)               /*!< EE2SNS (Bitfield-Mask: 0x03)                          */
#define HRPWM_COM_EECR0_EE2POL_Pos        (14UL)                    /*!< EE2POL (Bit 14)                                       */
#define HRPWM_COM_EECR0_EE2POL_Msk        (0x4000UL)                /*!< EE2POL (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_EECR0_EE2SRC_Pos        (12UL)                    /*!< EE2SRC (Bit 12)                                       */
#define HRPWM_COM_EECR0_EE2SRC_Msk        (0x3000UL)                /*!< EE2SRC (Bitfield-Mask: 0x03)                          */
#define HRPWM_COM_EECR0_EE1FAST_Pos       (11UL)                    /*!< EE1FAST (Bit 11)                                      */
#define HRPWM_COM_EECR0_EE1FAST_Msk       (0x800UL)                 /*!< EE1FAST (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_EECR0_EE1SNS_Pos        (9UL)                     /*!< EE1SNS (Bit 9)                                        */
#define HRPWM_COM_EECR0_EE1SNS_Msk        (0x600UL)                 /*!< EE1SNS (Bitfield-Mask: 0x03)                          */
#define HRPWM_COM_EECR0_EE1POL_Pos        (8UL)                     /*!< EE1POL (Bit 8)                                        */
#define HRPWM_COM_EECR0_EE1POL_Msk        (0x100UL)                 /*!< EE1POL (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_EECR0_EE1SRC_Pos        (6UL)                     /*!< EE1SRC (Bit 6)                                        */
#define HRPWM_COM_EECR0_EE1SRC_Msk        (0xc0UL)                  /*!< EE1SRC (Bitfield-Mask: 0x03)                          */
#define HRPWM_COM_EECR0_EE0FAST_Pos       (5UL)                     /*!< EE0FAST (Bit 5)                                       */
#define HRPWM_COM_EECR0_EE0FAST_Msk       (0x20UL)                  /*!< EE0FAST (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_EECR0_EE0SNS_Pos        (3UL)                     /*!< EE0SNS (Bit 3)                                        */
#define HRPWM_COM_EECR0_EE0SNS_Msk        (0x18UL)                  /*!< EE0SNS (Bitfield-Mask: 0x03)                          */
#define HRPWM_COM_EECR0_EE0POL_Pos        (2UL)                     /*!< EE0POL (Bit 2)                                        */
#define HRPWM_COM_EECR0_EE0POL_Msk        (0x4UL)                   /*!< EE0POL (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_EECR0_EE0SRC_Pos        (0UL)                     /*!< EE0SRC (Bit 0)                                        */
#define HRPWM_COM_EECR0_EE0SRC_Msk        (0x3UL)                   /*!< EE0SRC (Bitfield-Mask: 0x03)                          */
/* =========================================================  EECR1  ========================================================= */
#define HRPWM_COM_EECR1_EE9FAST_Pos       (29UL)                    /*!< EE9FAST (Bit 29)                                      */
#define HRPWM_COM_EECR1_EE9FAST_Msk       (0x20000000UL)            /*!< EE9FAST (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_EECR1_EE9SNS_Pos        (27UL)                    /*!< EE9SNS (Bit 27)                                       */
#define HRPWM_COM_EECR1_EE9SNS_Msk        (0x18000000UL)            /*!< EE9SNS (Bitfield-Mask: 0x03)                          */
#define HRPWM_COM_EECR1_EE9POL_Pos        (26UL)                    /*!< EE9POL (Bit 26)                                       */
#define HRPWM_COM_EECR1_EE9POL_Msk        (0x4000000UL)             /*!< EE9POL (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_EECR1_EE9SRC_Pos        (24UL)                    /*!< EE9SRC (Bit 24)                                       */
#define HRPWM_COM_EECR1_EE9SRC_Msk        (0x3000000UL)             /*!< EE9SRC (Bitfield-Mask: 0x03)                          */
#define HRPWM_COM_EECR1_EE8FAST_Pos       (23UL)                    /*!< EE8FAST (Bit 23)                                      */
#define HRPWM_COM_EECR1_EE8FAST_Msk       (0x800000UL)              /*!< EE8FAST (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_EECR1_EE8SNS_Pos        (21UL)                    /*!< EE8SNS (Bit 21)                                       */
#define HRPWM_COM_EECR1_EE8SNS_Msk        (0x600000UL)              /*!< EE8SNS (Bitfield-Mask: 0x03)                          */
#define HRPWM_COM_EECR1_EE8POL_Pos        (20UL)                    /*!< EE8POL (Bit 20)                                       */
#define HRPWM_COM_EECR1_EE8POL_Msk        (0x100000UL)              /*!< EE8POL (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_EECR1_EE8SRC_Pos        (18UL)                    /*!< EE8SRC (Bit 18)                                       */
#define HRPWM_COM_EECR1_EE8SRC_Msk        (0xc0000UL)               /*!< EE8SRC (Bitfield-Mask: 0x03)                          */
#define HRPWM_COM_EECR1_EE7FAST_Pos       (17UL)                    /*!< EE7FAST (Bit 17)                                      */
#define HRPWM_COM_EECR1_EE7FAST_Msk       (0x20000UL)               /*!< EE7FAST (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_EECR1_EE7SNS_Pos        (15UL)                    /*!< EE7SNS (Bit 15)                                       */
#define HRPWM_COM_EECR1_EE7SNS_Msk        (0x18000UL)               /*!< EE7SNS (Bitfield-Mask: 0x03)                          */
#define HRPWM_COM_EECR1_EE7POL_Pos        (14UL)                    /*!< EE7POL (Bit 14)                                       */
#define HRPWM_COM_EECR1_EE7POL_Msk        (0x4000UL)                /*!< EE7POL (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_EECR1_EE7SRC_Pos        (12UL)                    /*!< EE7SRC (Bit 12)                                       */
#define HRPWM_COM_EECR1_EE7SRC_Msk        (0x3000UL)                /*!< EE7SRC (Bitfield-Mask: 0x03)                          */
#define HRPWM_COM_EECR1_EE6FAST_Pos       (11UL)                    /*!< EE6FAST (Bit 11)                                      */
#define HRPWM_COM_EECR1_EE6FAST_Msk       (0x800UL)                 /*!< EE6FAST (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_EECR1_EE6SNS_Pos        (9UL)                     /*!< EE6SNS (Bit 9)                                        */
#define HRPWM_COM_EECR1_EE6SNS_Msk        (0x600UL)                 /*!< EE6SNS (Bitfield-Mask: 0x03)                          */
#define HRPWM_COM_EECR1_EE6POL_Pos        (8UL)                     /*!< EE6POL (Bit 8)                                        */
#define HRPWM_COM_EECR1_EE6POL_Msk        (0x100UL)                 /*!< EE6POL (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_EECR1_EE6SRC_Pos        (6UL)                     /*!< EE6SRC (Bit 6)                                        */
#define HRPWM_COM_EECR1_EE6SRC_Msk        (0xc0UL)                  /*!< EE6SRC (Bitfield-Mask: 0x03)                          */
#define HRPWM_COM_EECR1_EE5FAST_Pos       (5UL)                     /*!< EE5FAST (Bit 5)                                       */
#define HRPWM_COM_EECR1_EE5FAST_Msk       (0x20UL)                  /*!< EE5FAST (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_EECR1_EE5SNS_Pos        (3UL)                     /*!< EE5SNS (Bit 3)                                        */
#define HRPWM_COM_EECR1_EE5SNS_Msk        (0x18UL)                  /*!< EE5SNS (Bitfield-Mask: 0x03)                          */
#define HRPWM_COM_EECR1_EE5POL_Pos        (2UL)                     /*!< EE5POL (Bit 2)                                        */
#define HRPWM_COM_EECR1_EE5POL_Msk        (0x4UL)                   /*!< EE5POL (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_EECR1_EE5SRC_Pos        (0UL)                     /*!< EE5SRC (Bit 0)                                        */
#define HRPWM_COM_EECR1_EE5SRC_Msk        (0x3UL)                   /*!< EE5SRC (Bitfield-Mask: 0x03)                          */
/* =========================================================  EECR2  ========================================================= */
#define HRPWM_COM_EECR2_EEVSD_Pos         (30UL)                    /*!< EEVSD (Bit 30)                                        */
#define HRPWM_COM_EECR2_EEVSD_Msk         (0xc0000000UL)            /*!< EEVSD (Bitfield-Mask: 0x03)                           */
#define HRPWM_COM_EECR2_EE4F_Pos          (16UL)                    /*!< EE4F (Bit 16)                                         */
#define HRPWM_COM_EECR2_EE4F_Msk          (0xf0000UL)               /*!< EE4F (Bitfield-Mask: 0x0f)                            */
#define HRPWM_COM_EECR2_EE3F_Pos          (12UL)                    /*!< EE3F (Bit 12)                                         */
#define HRPWM_COM_EECR2_EE3F_Msk          (0xf000UL)                /*!< EE3F (Bitfield-Mask: 0x0f)                            */
#define HRPWM_COM_EECR2_EE2F_Pos          (8UL)                     /*!< EE2F (Bit 8)                                          */
#define HRPWM_COM_EECR2_EE2F_Msk          (0xf00UL)                 /*!< EE2F (Bitfield-Mask: 0x0f)                            */
#define HRPWM_COM_EECR2_EE1F_Pos          (4UL)                     /*!< EE1F (Bit 4)                                          */
#define HRPWM_COM_EECR2_EE1F_Msk          (0xf0UL)                  /*!< EE1F (Bitfield-Mask: 0x0f)                            */
#define HRPWM_COM_EECR2_EE0F_Pos          (0UL)                     /*!< EE0F (Bit 0)                                          */
#define HRPWM_COM_EECR2_EE0F_Msk          (0xfUL)                   /*!< EE0F (Bitfield-Mask: 0x0f)                            */
/* =========================================================  EECR3  ========================================================= */
#define HRPWM_COM_EECR3_EE9F_Pos          (16UL)                    /*!< EE9F (Bit 16)                                         */
#define HRPWM_COM_EECR3_EE9F_Msk          (0xf0000UL)               /*!< EE9F (Bitfield-Mask: 0x0f)                            */
#define HRPWM_COM_EECR3_EE8F_Pos          (12UL)                    /*!< EE8F (Bit 12)                                         */
#define HRPWM_COM_EECR3_EE8F_Msk          (0xf000UL)                /*!< EE8F (Bitfield-Mask: 0x0f)                            */
#define HRPWM_COM_EECR3_EE7F_Pos          (8UL)                     /*!< EE7F (Bit 8)                                          */
#define HRPWM_COM_EECR3_EE7F_Msk          (0xf00UL)                 /*!< EE7F (Bitfield-Mask: 0x0f)                            */
#define HRPWM_COM_EECR3_EE6F_Pos          (4UL)                     /*!< EE6F (Bit 4)                                          */
#define HRPWM_COM_EECR3_EE6F_Msk          (0xf0UL)                  /*!< EE6F (Bitfield-Mask: 0x0f)                            */
#define HRPWM_COM_EECR3_EE5F_Pos          (0UL)                     /*!< EE5F (Bit 0)                                          */
#define HRPWM_COM_EECR3_EE5F_Msk          (0xfUL)                   /*!< EE5F (Bitfield-Mask: 0x0f)                            */
/* =========================================================  ADC0R  ========================================================= */
#define HRPWM_COM_ADC0R_ADC0RST5_Pos      (31UL)                    /*!< ADC0RST5 (Bit 31)                                     */
#define HRPWM_COM_ADC0R_ADC0RST5_Msk      (0x80000000UL)            /*!< ADC0RST5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC0R_ADC0PER5_Pos      (30UL)                    /*!< ADC0PER5 (Bit 30)                                     */
#define HRPWM_COM_ADC0R_ADC0PER5_Msk      (0x40000000UL)            /*!< ADC0PER5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC0R_ADC0CMPD5_Pos     (29UL)                    /*!< ADC0CMPD5 (Bit 29)                                    */
#define HRPWM_COM_ADC0R_ADC0CMPD5_Msk     (0x20000000UL)            /*!< ADC0CMPD5 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC0R_ADC0CMPC5_Pos     (28UL)                    /*!< ADC0CMPC5 (Bit 28)                                    */
#define HRPWM_COM_ADC0R_ADC0CMPC5_Msk     (0x10000000UL)            /*!< ADC0CMPC5 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC0R_ADC0CMPB5_Pos     (27UL)                    /*!< ADC0CMPB5 (Bit 27)                                    */
#define HRPWM_COM_ADC0R_ADC0CMPB5_Msk     (0x8000000UL)             /*!< ADC0CMPB5 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC0R_ADC0PER4_Pos      (26UL)                    /*!< ADC0PER4 (Bit 26)                                     */
#define HRPWM_COM_ADC0R_ADC0PER4_Msk      (0x4000000UL)             /*!< ADC0PER4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC0R_ADC0CMPD4_Pos     (25UL)                    /*!< ADC0CMPD4 (Bit 25)                                    */
#define HRPWM_COM_ADC0R_ADC0CMPD4_Msk     (0x2000000UL)             /*!< ADC0CMPD4 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC0R_ADC0CMPC4_Pos     (24UL)                    /*!< ADC0CMPC4 (Bit 24)                                    */
#define HRPWM_COM_ADC0R_ADC0CMPC4_Msk     (0x1000000UL)             /*!< ADC0CMPC4 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC0R_ADC0PER3_Pos      (23UL)                    /*!< ADC0PER3 (Bit 23)                                     */
#define HRPWM_COM_ADC0R_ADC0PER3_Msk      (0x800000UL)              /*!< ADC0PER3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC0R_ADC0CMPD3_Pos     (22UL)                    /*!< ADC0CMPD3 (Bit 22)                                    */
#define HRPWM_COM_ADC0R_ADC0CMPD3_Msk     (0x400000UL)              /*!< ADC0CMPD3 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC0R_ADC0CMPC3_Pos     (21UL)                    /*!< ADC0CMPC3 (Bit 21)                                    */
#define HRPWM_COM_ADC0R_ADC0CMPC3_Msk     (0x200000UL)              /*!< ADC0CMPC3 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC0R_ADC0PER2_Pos      (20UL)                    /*!< ADC0PER2 (Bit 20)                                     */
#define HRPWM_COM_ADC0R_ADC0PER2_Msk      (0x100000UL)              /*!< ADC0PER2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC0R_ADC0CMPD2_Pos     (19UL)                    /*!< ADC0CMPD2 (Bit 19)                                    */
#define HRPWM_COM_ADC0R_ADC0CMPD2_Msk     (0x80000UL)               /*!< ADC0CMPD2 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC0R_ADC0CMPC2_Pos     (18UL)                    /*!< ADC0CMPC2 (Bit 18)                                    */
#define HRPWM_COM_ADC0R_ADC0CMPC2_Msk     (0x40000UL)               /*!< ADC0CMPC2 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC0R_ADC0RST1_Pos      (17UL)                    /*!< ADC0RST1 (Bit 17)                                     */
#define HRPWM_COM_ADC0R_ADC0RST1_Msk      (0x20000UL)               /*!< ADC0RST1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC0R_ADC0PER1_Pos      (16UL)                    /*!< ADC0PER1 (Bit 16)                                     */
#define HRPWM_COM_ADC0R_ADC0PER1_Msk      (0x10000UL)               /*!< ADC0PER1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC0R_ADC0CMPD1_Pos     (15UL)                    /*!< ADC0CMPD1 (Bit 15)                                    */
#define HRPWM_COM_ADC0R_ADC0CMPD1_Msk     (0x8000UL)                /*!< ADC0CMPD1 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC0R_ADC0CMPC1_Pos     (14UL)                    /*!< ADC0CMPC1 (Bit 14)                                    */
#define HRPWM_COM_ADC0R_ADC0CMPC1_Msk     (0x4000UL)                /*!< ADC0CMPC1 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC0R_ADC0RST0_Pos      (13UL)                    /*!< ADC0RST0 (Bit 13)                                     */
#define HRPWM_COM_ADC0R_ADC0RST0_Msk      (0x2000UL)                /*!< ADC0RST0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC0R_ADC0PER0_Pos      (12UL)                    /*!< ADC0PER0 (Bit 12)                                     */
#define HRPWM_COM_ADC0R_ADC0PER0_Msk      (0x1000UL)                /*!< ADC0PER0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC0R_ADC0CMPD0_Pos     (11UL)                    /*!< ADC0CMPD0 (Bit 11)                                    */
#define HRPWM_COM_ADC0R_ADC0CMPD0_Msk     (0x800UL)                 /*!< ADC0CMPD0 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC0R_ADC0CMPC0_Pos     (10UL)                    /*!< ADC0CMPC0 (Bit 10)                                    */
#define HRPWM_COM_ADC0R_ADC0CMPC0_Msk     (0x400UL)                 /*!< ADC0CMPC0 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC0R_ADC0EEV4_Pos      (9UL)                     /*!< ADC0EEV4 (Bit 9)                                      */
#define HRPWM_COM_ADC0R_ADC0EEV4_Msk      (0x200UL)                 /*!< ADC0EEV4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC0R_ADC0EEV3_Pos      (8UL)                     /*!< ADC0EEV3 (Bit 8)                                      */
#define HRPWM_COM_ADC0R_ADC0EEV3_Msk      (0x100UL)                 /*!< ADC0EEV3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC0R_ADC0EEV2_Pos      (7UL)                     /*!< ADC0EEV2 (Bit 7)                                      */
#define HRPWM_COM_ADC0R_ADC0EEV2_Msk      (0x80UL)                  /*!< ADC0EEV2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC0R_ADC0EEV1_Pos      (6UL)                     /*!< ADC0EEV1 (Bit 6)                                      */
#define HRPWM_COM_ADC0R_ADC0EEV1_Msk      (0x40UL)                  /*!< ADC0EEV1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC0R_ADC0EEV0_Pos      (5UL)                     /*!< ADC0EEV0 (Bit 5)                                      */
#define HRPWM_COM_ADC0R_ADC0EEV0_Msk      (0x20UL)                  /*!< ADC0EEV0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC0R_ADC0MPER_Pos      (4UL)                     /*!< ADC0MPER (Bit 4)                                      */
#define HRPWM_COM_ADC0R_ADC0MPER_Msk      (0x10UL)                  /*!< ADC0MPER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC0R_ADC0MCMPD_Pos     (3UL)                     /*!< ADC0MCMPD (Bit 3)                                     */
#define HRPWM_COM_ADC0R_ADC0MCMPD_Msk     (0x8UL)                   /*!< ADC0MCMPD (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC0R_ADC0MCMPC_Pos     (2UL)                     /*!< ADC0MCMPC (Bit 2)                                     */
#define HRPWM_COM_ADC0R_ADC0MCMPC_Msk     (0x4UL)                   /*!< ADC0MCMPC (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC0R_ADC0MCMPB_Pos     (1UL)                     /*!< ADC0MCMPB (Bit 1)                                     */
#define HRPWM_COM_ADC0R_ADC0MCMPB_Msk     (0x2UL)                   /*!< ADC0MCMPB (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC0R_ADC0MCMPA_Pos     (0UL)                     /*!< ADC0MCMPA (Bit 0)                                     */
#define HRPWM_COM_ADC0R_ADC0MCMPA_Msk     (0x1UL)                   /*!< ADC0MCMPA (Bitfield-Mask: 0x01)                       */
/* ========================================================  ADC0ER  ========================================================= */
#define HRPWM_COM_ADC0ER_ADC0RST7_Pos     (7UL)                     /*!< ADC0RST7 (Bit 7)                                      */
#define HRPWM_COM_ADC0ER_ADC0RST7_Msk     (0x80UL)                  /*!< ADC0RST7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC0ER_ADC0PER7_Pos     (6UL)                     /*!< ADC0PER7 (Bit 6)                                      */
#define HRPWM_COM_ADC0ER_ADC0PER7_Msk     (0x40UL)                  /*!< ADC0PER7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC0ER_ADC0CMPD7_Pos    (5UL)                     /*!< ADC0CMPD7 (Bit 5)                                     */
#define HRPWM_COM_ADC0ER_ADC0CMPD7_Msk    (0x20UL)                  /*!< ADC0CMPD7 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC0ER_ADC0CMPC7_Pos    (4UL)                     /*!< ADC0CMPC7 (Bit 4)                                     */
#define HRPWM_COM_ADC0ER_ADC0CMPC7_Msk    (0x10UL)                  /*!< ADC0CMPC7 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC0ER_ADC0RST6_Pos     (3UL)                     /*!< ADC0RST6 (Bit 3)                                      */
#define HRPWM_COM_ADC0ER_ADC0RST6_Msk     (0x8UL)                   /*!< ADC0RST6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC0ER_ADC0PER6_Pos     (2UL)                     /*!< ADC0PER6 (Bit 2)                                      */
#define HRPWM_COM_ADC0ER_ADC0PER6_Msk     (0x4UL)                   /*!< ADC0PER6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC0ER_ADC0CMPD6_Pos    (1UL)                     /*!< ADC0CMPD6 (Bit 1)                                     */
#define HRPWM_COM_ADC0ER_ADC0CMPD6_Msk    (0x2UL)                   /*!< ADC0CMPD6 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC0ER_ADC0CMPC6_Pos    (0UL)                     /*!< ADC0CMPC6 (Bit 0)                                     */
#define HRPWM_COM_ADC0ER_ADC0CMPC6_Msk    (0x1UL)                   /*!< ADC0CMPC6 (Bitfield-Mask: 0x01)                       */
/* =========================================================  ADC1R  ========================================================= */
#define HRPWM_COM_ADC1R_ADC1PER5_Pos      (31UL)                    /*!< ADC1PER5 (Bit 31)                                     */
#define HRPWM_COM_ADC1R_ADC1PER5_Msk      (0x80000000UL)            /*!< ADC1PER5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC1R_ADC1CMPD5_Pos     (30UL)                    /*!< ADC1CMPD5 (Bit 30)                                    */
#define HRPWM_COM_ADC1R_ADC1CMPD5_Msk     (0x40000000UL)            /*!< ADC1CMPD5 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC1R_ADC1CMPC5_Pos     (29UL)                    /*!< ADC1CMPC5 (Bit 29)                                    */
#define HRPWM_COM_ADC1R_ADC1CMPC5_Msk     (0x20000000UL)            /*!< ADC1CMPC5 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC1R_ADC1CMPB5_Pos     (28UL)                    /*!< ADC1CMPB5 (Bit 28)                                    */
#define HRPWM_COM_ADC1R_ADC1CMPB5_Msk     (0x10000000UL)            /*!< ADC1CMPB5 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC1R_ADC1RST4_Pos      (27UL)                    /*!< ADC1RST4 (Bit 27)                                     */
#define HRPWM_COM_ADC1R_ADC1RST4_Msk      (0x8000000UL)             /*!< ADC1RST4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC1R_ADC1CMPD4_Pos     (26UL)                    /*!< ADC1CMPD4 (Bit 26)                                    */
#define HRPWM_COM_ADC1R_ADC1CMPD4_Msk     (0x4000000UL)             /*!< ADC1CMPD4 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC1R_ADC1CMPC4_Pos     (25UL)                    /*!< ADC1CMPC4 (Bit 25)                                    */
#define HRPWM_COM_ADC1R_ADC1CMPC4_Msk     (0x2000000UL)             /*!< ADC1CMPC4 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC1R_ADC1CMPB4_Pos     (24UL)                    /*!< ADC1CMPB4 (Bit 24)                                    */
#define HRPWM_COM_ADC1R_ADC1CMPB4_Msk     (0x1000000UL)             /*!< ADC1CMPB4 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC1R_ADC1RST3_Pos      (23UL)                    /*!< ADC1RST3 (Bit 23)                                     */
#define HRPWM_COM_ADC1R_ADC1RST3_Msk      (0x800000UL)              /*!< ADC1RST3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC1R_ADC1PER3_Pos      (22UL)                    /*!< ADC1PER3 (Bit 22)                                     */
#define HRPWM_COM_ADC1R_ADC1PER3_Msk      (0x400000UL)              /*!< ADC1PER3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC1R_ADC1CMPD3_Pos     (21UL)                    /*!< ADC1CMPD3 (Bit 21)                                    */
#define HRPWM_COM_ADC1R_ADC1CMPD3_Msk     (0x200000UL)              /*!< ADC1CMPD3 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC1R_ADC1CMPB3_Pos     (20UL)                    /*!< ADC1CMPB3 (Bit 20)                                    */
#define HRPWM_COM_ADC1R_ADC1CMPB3_Msk     (0x100000UL)              /*!< ADC1CMPB3 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC1R_ADC1RST2_Pos      (19UL)                    /*!< ADC1RST2 (Bit 19)                                     */
#define HRPWM_COM_ADC1R_ADC1RST2_Msk      (0x80000UL)               /*!< ADC1RST2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC1R_ADC1PER2_Pos      (18UL)                    /*!< ADC1PER2 (Bit 18)                                     */
#define HRPWM_COM_ADC1R_ADC1PER2_Msk      (0x40000UL)               /*!< ADC1PER2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC1R_ADC1CMPD2_Pos     (17UL)                    /*!< ADC1CMPD2 (Bit 17)                                    */
#define HRPWM_COM_ADC1R_ADC1CMPD2_Msk     (0x20000UL)               /*!< ADC1CMPD2 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC1R_ADC1CMPB2_Pos     (16UL)                    /*!< ADC1CMPB2 (Bit 16)                                    */
#define HRPWM_COM_ADC1R_ADC1CMPB2_Msk     (0x10000UL)               /*!< ADC1CMPB2 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC1R_ADC1PER1_Pos      (15UL)                    /*!< ADC1PER1 (Bit 15)                                     */
#define HRPWM_COM_ADC1R_ADC1PER1_Msk      (0x8000UL)                /*!< ADC1PER1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC1R_ADC1CMPD1_Pos     (14UL)                    /*!< ADC1CMPD1 (Bit 14)                                    */
#define HRPWM_COM_ADC1R_ADC1CMPD1_Msk     (0x4000UL)                /*!< ADC1CMPD1 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC1R_ADC1CMPB1_Pos     (13UL)                    /*!< ADC1CMPB1 (Bit 13)                                    */
#define HRPWM_COM_ADC1R_ADC1CMPB1_Msk     (0x2000UL)                /*!< ADC1CMPB1 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC1R_ADC1PER0_Pos      (12UL)                    /*!< ADC1PER0 (Bit 12)                                     */
#define HRPWM_COM_ADC1R_ADC1PER0_Msk      (0x1000UL)                /*!< ADC1PER0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC1R_ADC1CMPD0_Pos     (11UL)                    /*!< ADC1CMPD0 (Bit 11)                                    */
#define HRPWM_COM_ADC1R_ADC1CMPD0_Msk     (0x800UL)                 /*!< ADC1CMPD0 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC1R_ADC1CMPB0_Pos     (10UL)                    /*!< ADC1CMPB0 (Bit 10)                                    */
#define HRPWM_COM_ADC1R_ADC1CMPB0_Msk     (0x400UL)                 /*!< ADC1CMPB0 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC1R_ADC1EEV9_Pos      (9UL)                     /*!< ADC1EEV9 (Bit 9)                                      */
#define HRPWM_COM_ADC1R_ADC1EEV9_Msk      (0x200UL)                 /*!< ADC1EEV9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC1R_ADC1EEV8_Pos      (8UL)                     /*!< ADC1EEV8 (Bit 8)                                      */
#define HRPWM_COM_ADC1R_ADC1EEV8_Msk      (0x100UL)                 /*!< ADC1EEV8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC1R_ADC1EEV7_Pos      (7UL)                     /*!< ADC1EEV7 (Bit 7)                                      */
#define HRPWM_COM_ADC1R_ADC1EEV7_Msk      (0x80UL)                  /*!< ADC1EEV7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC1R_ADC1EEV6_Pos      (6UL)                     /*!< ADC1EEV6 (Bit 6)                                      */
#define HRPWM_COM_ADC1R_ADC1EEV6_Msk      (0x40UL)                  /*!< ADC1EEV6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC1R_ADC1EEV5_Pos      (5UL)                     /*!< ADC1EEV5 (Bit 5)                                      */
#define HRPWM_COM_ADC1R_ADC1EEV5_Msk      (0x20UL)                  /*!< ADC1EEV5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC1R_ADC1MPER_Pos      (4UL)                     /*!< ADC1MPER (Bit 4)                                      */
#define HRPWM_COM_ADC1R_ADC1MPER_Msk      (0x10UL)                  /*!< ADC1MPER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC1R_ADC1MCMPD_Pos     (3UL)                     /*!< ADC1MCMPD (Bit 3)                                     */
#define HRPWM_COM_ADC1R_ADC1MCMPD_Msk     (0x8UL)                   /*!< ADC1MCMPD (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC1R_ADC1MCMPC_Pos     (2UL)                     /*!< ADC1MCMPC (Bit 2)                                     */
#define HRPWM_COM_ADC1R_ADC1MCMPC_Msk     (0x4UL)                   /*!< ADC1MCMPC (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC1R_ADC1MCMPB_Pos     (1UL)                     /*!< ADC1MCMPB (Bit 1)                                     */
#define HRPWM_COM_ADC1R_ADC1MCMPB_Msk     (0x2UL)                   /*!< ADC1MCMPB (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC1R_ADC1MCMPA_Pos     (0UL)                     /*!< ADC1MCMPA (Bit 0)                                     */
#define HRPWM_COM_ADC1R_ADC1MCMPA_Msk     (0x1UL)                   /*!< ADC1MCMPA (Bitfield-Mask: 0x01)                       */
/* ========================================================  ADC1ER  ========================================================= */
#define HRPWM_COM_ADC1ER_ADC1RST7_Pos     (7UL)                     /*!< ADC1RST7 (Bit 7)                                      */
#define HRPWM_COM_ADC1ER_ADC1RST7_Msk     (0x80UL)                  /*!< ADC1RST7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC1ER_ADC1PER7_Pos     (6UL)                     /*!< ADC1PER7 (Bit 6)                                      */
#define HRPWM_COM_ADC1ER_ADC1PER7_Msk     (0x40UL)                  /*!< ADC1PER7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC1ER_ADC1CMPD7_Pos    (5UL)                     /*!< ADC1CMPD7 (Bit 5)                                     */
#define HRPWM_COM_ADC1ER_ADC1CMPD7_Msk    (0x20UL)                  /*!< ADC1CMPD7 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC1ER_ADC1CMPB7_Pos    (4UL)                     /*!< ADC1CMPB7 (Bit 4)                                     */
#define HRPWM_COM_ADC1ER_ADC1CMPB7_Msk    (0x10UL)                  /*!< ADC1CMPB7 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC1ER_ADC1RST6_Pos     (3UL)                     /*!< ADC1RST6 (Bit 3)                                      */
#define HRPWM_COM_ADC1ER_ADC1RST6_Msk     (0x8UL)                   /*!< ADC1RST6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC1ER_ADC1PER6_Pos     (2UL)                     /*!< ADC1PER6 (Bit 2)                                      */
#define HRPWM_COM_ADC1ER_ADC1PER6_Msk     (0x4UL)                   /*!< ADC1PER6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC1ER_ADC1CMPD6_Pos    (1UL)                     /*!< ADC1CMPD6 (Bit 1)                                     */
#define HRPWM_COM_ADC1ER_ADC1CMPD6_Msk    (0x2UL)                   /*!< ADC1CMPD6 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC1ER_ADC1CMPB6_Pos    (0UL)                     /*!< ADC1CMPB6 (Bit 0)                                     */
#define HRPWM_COM_ADC1ER_ADC1CMPB6_Msk    (0x1UL)                   /*!< ADC1CMPB6 (Bitfield-Mask: 0x01)                       */
/* =========================================================  ADC2R  ========================================================= */
#define HRPWM_COM_ADC2R_ADC2RST5_Pos      (31UL)                    /*!< ADC2RST5 (Bit 31)                                     */
#define HRPWM_COM_ADC2R_ADC2RST5_Msk      (0x80000000UL)            /*!< ADC2RST5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC2R_ADC2PER5_Pos      (30UL)                    /*!< ADC2PER5 (Bit 30)                                     */
#define HRPWM_COM_ADC2R_ADC2PER5_Msk      (0x40000000UL)            /*!< ADC2PER5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC2R_ADC2CMPD5_Pos     (29UL)                    /*!< ADC2CMPD5 (Bit 29)                                    */
#define HRPWM_COM_ADC2R_ADC2CMPD5_Msk     (0x20000000UL)            /*!< ADC2CMPD5 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC2R_ADC2CMPC5_Pos     (28UL)                    /*!< ADC2CMPC5 (Bit 28)                                    */
#define HRPWM_COM_ADC2R_ADC2CMPC5_Msk     (0x10000000UL)            /*!< ADC2CMPC5 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC2R_ADC2CMPB5_Pos     (27UL)                    /*!< ADC2CMPB5 (Bit 27)                                    */
#define HRPWM_COM_ADC2R_ADC2CMPB5_Msk     (0x8000000UL)             /*!< ADC2CMPB5 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC2R_ADC2PER4_Pos      (26UL)                    /*!< ADC2PER4 (Bit 26)                                     */
#define HRPWM_COM_ADC2R_ADC2PER4_Msk      (0x4000000UL)             /*!< ADC2PER4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC2R_ADC2CMPD4_Pos     (25UL)                    /*!< ADC2CMPD4 (Bit 25)                                    */
#define HRPWM_COM_ADC2R_ADC2CMPD4_Msk     (0x2000000UL)             /*!< ADC2CMPD4 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC2R_ADC2CMPC4_Pos     (24UL)                    /*!< ADC2CMPC4 (Bit 24)                                    */
#define HRPWM_COM_ADC2R_ADC2CMPC4_Msk     (0x1000000UL)             /*!< ADC2CMPC4 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC2R_ADC2PER3_Pos      (23UL)                    /*!< ADC2PER3 (Bit 23)                                     */
#define HRPWM_COM_ADC2R_ADC2PER3_Msk      (0x800000UL)              /*!< ADC2PER3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC2R_ADC2CMPD3_Pos     (22UL)                    /*!< ADC2CMPD3 (Bit 22)                                    */
#define HRPWM_COM_ADC2R_ADC2CMPD3_Msk     (0x400000UL)              /*!< ADC2CMPD3 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC2R_ADC2CMPC3_Pos     (21UL)                    /*!< ADC2CMPC3 (Bit 21)                                    */
#define HRPWM_COM_ADC2R_ADC2CMPC3_Msk     (0x200000UL)              /*!< ADC2CMPC3 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC2R_ADC2PER2_Pos      (20UL)                    /*!< ADC2PER2 (Bit 20)                                     */
#define HRPWM_COM_ADC2R_ADC2PER2_Msk      (0x100000UL)              /*!< ADC2PER2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC2R_ADC2CMPD2_Pos     (19UL)                    /*!< ADC2CMPD2 (Bit 19)                                    */
#define HRPWM_COM_ADC2R_ADC2CMPD2_Msk     (0x80000UL)               /*!< ADC2CMPD2 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC2R_ADC2CMPC2_Pos     (18UL)                    /*!< ADC2CMPC2 (Bit 18)                                    */
#define HRPWM_COM_ADC2R_ADC2CMPC2_Msk     (0x40000UL)               /*!< ADC2CMPC2 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC2R_ADC2RST1_Pos      (17UL)                    /*!< ADC2RST1 (Bit 17)                                     */
#define HRPWM_COM_ADC2R_ADC2RST1_Msk      (0x20000UL)               /*!< ADC2RST1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC2R_ADC2PER1_Pos      (16UL)                    /*!< ADC2PER1 (Bit 16)                                     */
#define HRPWM_COM_ADC2R_ADC2PER1_Msk      (0x10000UL)               /*!< ADC2PER1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC2R_ADC2CMPD1_Pos     (15UL)                    /*!< ADC2CMPD1 (Bit 15)                                    */
#define HRPWM_COM_ADC2R_ADC2CMPD1_Msk     (0x8000UL)                /*!< ADC2CMPD1 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC2R_ADC2CMPC1_Pos     (14UL)                    /*!< ADC2CMPC1 (Bit 14)                                    */
#define HRPWM_COM_ADC2R_ADC2CMPC1_Msk     (0x4000UL)                /*!< ADC2CMPC1 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC2R_ADC2RST0_Pos      (13UL)                    /*!< ADC2RST0 (Bit 13)                                     */
#define HRPWM_COM_ADC2R_ADC2RST0_Msk      (0x2000UL)                /*!< ADC2RST0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC2R_ADC2PER0_Pos      (12UL)                    /*!< ADC2PER0 (Bit 12)                                     */
#define HRPWM_COM_ADC2R_ADC2PER0_Msk      (0x1000UL)                /*!< ADC2PER0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC2R_ADC2CMPD0_Pos     (11UL)                    /*!< ADC2CMPD0 (Bit 11)                                    */
#define HRPWM_COM_ADC2R_ADC2CMPD0_Msk     (0x800UL)                 /*!< ADC2CMPD0 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC2R_ADC2CMPC0_Pos     (10UL)                    /*!< ADC2CMPC0 (Bit 10)                                    */
#define HRPWM_COM_ADC2R_ADC2CMPC0_Msk     (0x400UL)                 /*!< ADC2CMPC0 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC2R_ADC2EEV4_Pos      (9UL)                     /*!< ADC2EEV4 (Bit 9)                                      */
#define HRPWM_COM_ADC2R_ADC2EEV4_Msk      (0x200UL)                 /*!< ADC2EEV4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC2R_ADC2EEV3_Pos      (8UL)                     /*!< ADC2EEV3 (Bit 8)                                      */
#define HRPWM_COM_ADC2R_ADC2EEV3_Msk      (0x100UL)                 /*!< ADC2EEV3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC2R_ADC2EEV2_Pos      (7UL)                     /*!< ADC2EEV2 (Bit 7)                                      */
#define HRPWM_COM_ADC2R_ADC2EEV2_Msk      (0x80UL)                  /*!< ADC2EEV2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC2R_ADC2EEV1_Pos      (6UL)                     /*!< ADC2EEV1 (Bit 6)                                      */
#define HRPWM_COM_ADC2R_ADC2EEV1_Msk      (0x40UL)                  /*!< ADC2EEV1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC2R_ADC2EEV0_Pos      (5UL)                     /*!< ADC2EEV0 (Bit 5)                                      */
#define HRPWM_COM_ADC2R_ADC2EEV0_Msk      (0x20UL)                  /*!< ADC2EEV0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC2R_ADC2MPER_Pos      (4UL)                     /*!< ADC2MPER (Bit 4)                                      */
#define HRPWM_COM_ADC2R_ADC2MPER_Msk      (0x10UL)                  /*!< ADC2MPER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC2R_ADC2MCMPD_Pos     (3UL)                     /*!< ADC2MCMPD (Bit 3)                                     */
#define HRPWM_COM_ADC2R_ADC2MCMPD_Msk     (0x8UL)                   /*!< ADC2MCMPD (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC2R_ADC2MCMPC_Pos     (2UL)                     /*!< ADC2MCMPC (Bit 2)                                     */
#define HRPWM_COM_ADC2R_ADC2MCMPC_Msk     (0x4UL)                   /*!< ADC2MCMPC (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC2R_ADC2MCMPB_Pos     (1UL)                     /*!< ADC2MCMPB (Bit 1)                                     */
#define HRPWM_COM_ADC2R_ADC2MCMPB_Msk     (0x2UL)                   /*!< ADC2MCMPB (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC2R_ADC2MCMPA_Pos     (0UL)                     /*!< ADC2MCMPA (Bit 0)                                     */
#define HRPWM_COM_ADC2R_ADC2MCMPA_Msk     (0x1UL)                   /*!< ADC2MCMPA (Bitfield-Mask: 0x01)                       */
/* ========================================================  ADC2ER  ========================================================= */
#define HRPWM_COM_ADC2ER_ADC2RST7_Pos     (7UL)                     /*!< ADC2RST7 (Bit 7)                                      */
#define HRPWM_COM_ADC2ER_ADC2RST7_Msk     (0x80UL)                  /*!< ADC2RST7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC2ER_ADC2PER7_Pos     (6UL)                     /*!< ADC2PER7 (Bit 6)                                      */
#define HRPWM_COM_ADC2ER_ADC2PER7_Msk     (0x40UL)                  /*!< ADC2PER7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC2ER_ADC2CMPD7_Pos    (5UL)                     /*!< ADC2CMPD7 (Bit 5)                                     */
#define HRPWM_COM_ADC2ER_ADC2CMPD7_Msk    (0x20UL)                  /*!< ADC2CMPD7 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC2ER_ADC2CMPC7_Pos    (4UL)                     /*!< ADC2CMPC7 (Bit 4)                                     */
#define HRPWM_COM_ADC2ER_ADC2CMPC7_Msk    (0x10UL)                  /*!< ADC2CMPC7 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC2ER_ADC2RST6_Pos     (3UL)                     /*!< ADC2RST6 (Bit 3)                                      */
#define HRPWM_COM_ADC2ER_ADC2RST6_Msk     (0x8UL)                   /*!< ADC2RST6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC2ER_ADC2PER6_Pos     (2UL)                     /*!< ADC2PER6 (Bit 2)                                      */
#define HRPWM_COM_ADC2ER_ADC2PER6_Msk     (0x4UL)                   /*!< ADC2PER6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC2ER_ADC2CMPD6_Pos    (1UL)                     /*!< ADC2CMPD6 (Bit 1)                                     */
#define HRPWM_COM_ADC2ER_ADC2CMPD6_Msk    (0x2UL)                   /*!< ADC2CMPD6 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC2ER_ADC2CMPC6_Pos    (0UL)                     /*!< ADC2CMPC6 (Bit 0)                                     */
#define HRPWM_COM_ADC2ER_ADC2CMPC6_Msk    (0x1UL)                   /*!< ADC2CMPC6 (Bitfield-Mask: 0x01)                       */
/* =========================================================  ADC3R  ========================================================= */
#define HRPWM_COM_ADC3R_ADC3PER5_Pos      (31UL)                    /*!< ADC3PER5 (Bit 31)                                     */
#define HRPWM_COM_ADC3R_ADC3PER5_Msk      (0x80000000UL)            /*!< ADC3PER5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC3R_ADC3CMPD5_Pos     (30UL)                    /*!< ADC3CMPD5 (Bit 30)                                    */
#define HRPWM_COM_ADC3R_ADC3CMPD5_Msk     (0x40000000UL)            /*!< ADC3CMPD5 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC3R_ADC3CMPC5_Pos     (29UL)                    /*!< ADC3CMPC5 (Bit 29)                                    */
#define HRPWM_COM_ADC3R_ADC3CMPC5_Msk     (0x20000000UL)            /*!< ADC3CMPC5 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC3R_ADC3CMPB5_Pos     (28UL)                    /*!< ADC3CMPB5 (Bit 28)                                    */
#define HRPWM_COM_ADC3R_ADC3CMPB5_Msk     (0x10000000UL)            /*!< ADC3CMPB5 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC3R_ADC3RST4_Pos      (27UL)                    /*!< ADC3RST4 (Bit 27)                                     */
#define HRPWM_COM_ADC3R_ADC3RST4_Msk      (0x8000000UL)             /*!< ADC3RST4 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC3R_ADC3CMPD4_Pos     (26UL)                    /*!< ADC3CMPD4 (Bit 26)                                    */
#define HRPWM_COM_ADC3R_ADC3CMPD4_Msk     (0x4000000UL)             /*!< ADC3CMPD4 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC3R_ADC3CMPC4_Pos     (25UL)                    /*!< ADC3CMPC4 (Bit 25)                                    */
#define HRPWM_COM_ADC3R_ADC3CMPC4_Msk     (0x2000000UL)             /*!< ADC3CMPC4 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC3R_ADC3CMPB4_Pos     (24UL)                    /*!< ADC3CMPB4 (Bit 24)                                    */
#define HRPWM_COM_ADC3R_ADC3CMPB4_Msk     (0x1000000UL)             /*!< ADC3CMPB4 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC3R_ADC3RST3_Pos      (23UL)                    /*!< ADC3RST3 (Bit 23)                                     */
#define HRPWM_COM_ADC3R_ADC3RST3_Msk      (0x800000UL)              /*!< ADC3RST3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC3R_ADC3PER3_Pos      (22UL)                    /*!< ADC3PER3 (Bit 22)                                     */
#define HRPWM_COM_ADC3R_ADC3PER3_Msk      (0x400000UL)              /*!< ADC3PER3 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC3R_ADC3CMPD3_Pos     (21UL)                    /*!< ADC3CMPD3 (Bit 21)                                    */
#define HRPWM_COM_ADC3R_ADC3CMPD3_Msk     (0x200000UL)              /*!< ADC3CMPD3 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC3R_ADC3CMPB3_Pos     (20UL)                    /*!< ADC3CMPB3 (Bit 20)                                    */
#define HRPWM_COM_ADC3R_ADC3CMPB3_Msk     (0x100000UL)              /*!< ADC3CMPB3 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC3R_ADC3RST2_Pos      (19UL)                    /*!< ADC3RST2 (Bit 19)                                     */
#define HRPWM_COM_ADC3R_ADC3RST2_Msk      (0x80000UL)               /*!< ADC3RST2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC3R_ADC3PER2_Pos      (18UL)                    /*!< ADC3PER2 (Bit 18)                                     */
#define HRPWM_COM_ADC3R_ADC3PER2_Msk      (0x40000UL)               /*!< ADC3PER2 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC3R_ADC3CMPD2_Pos     (17UL)                    /*!< ADC3CMPD2 (Bit 17)                                    */
#define HRPWM_COM_ADC3R_ADC3CMPD2_Msk     (0x20000UL)               /*!< ADC3CMPD2 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC3R_ADC3CMPB2_Pos     (16UL)                    /*!< ADC3CMPB2 (Bit 16)                                    */
#define HRPWM_COM_ADC3R_ADC3CMPB2_Msk     (0x10000UL)               /*!< ADC3CMPB2 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC3R_ADC3PER1_Pos      (15UL)                    /*!< ADC3PER1 (Bit 15)                                     */
#define HRPWM_COM_ADC3R_ADC3PER1_Msk      (0x8000UL)                /*!< ADC3PER1 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC3R_ADC3CMPD1_Pos     (14UL)                    /*!< ADC3CMPD1 (Bit 14)                                    */
#define HRPWM_COM_ADC3R_ADC3CMPD1_Msk     (0x4000UL)                /*!< ADC3CMPD1 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC3R_ADC3CMPB1_Pos     (13UL)                    /*!< ADC3CMPB1 (Bit 13)                                    */
#define HRPWM_COM_ADC3R_ADC3CMPB1_Msk     (0x2000UL)                /*!< ADC3CMPB1 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC3R_ADC3PER0_Pos      (12UL)                    /*!< ADC3PER0 (Bit 12)                                     */
#define HRPWM_COM_ADC3R_ADC3PER0_Msk      (0x1000UL)                /*!< ADC3PER0 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC3R_ADC3CMPD0_Pos     (11UL)                    /*!< ADC3CMPD0 (Bit 11)                                    */
#define HRPWM_COM_ADC3R_ADC3CMPD0_Msk     (0x800UL)                 /*!< ADC3CMPD0 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC3R_ADC3CMPB0_Pos     (10UL)                    /*!< ADC3CMPB0 (Bit 10)                                    */
#define HRPWM_COM_ADC3R_ADC3CMPB0_Msk     (0x400UL)                 /*!< ADC3CMPB0 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC3R_ADC3EEV9_Pos      (9UL)                     /*!< ADC3EEV9 (Bit 9)                                      */
#define HRPWM_COM_ADC3R_ADC3EEV9_Msk      (0x200UL)                 /*!< ADC3EEV9 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC3R_ADC3EEV8_Pos      (8UL)                     /*!< ADC3EEV8 (Bit 8)                                      */
#define HRPWM_COM_ADC3R_ADC3EEV8_Msk      (0x100UL)                 /*!< ADC3EEV8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC3R_ADC3EEV7_Pos      (7UL)                     /*!< ADC3EEV7 (Bit 7)                                      */
#define HRPWM_COM_ADC3R_ADC3EEV7_Msk      (0x80UL)                  /*!< ADC3EEV7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC3R_ADC3EEV6_Pos      (6UL)                     /*!< ADC3EEV6 (Bit 6)                                      */
#define HRPWM_COM_ADC3R_ADC3EEV6_Msk      (0x40UL)                  /*!< ADC3EEV6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC3R_ADC3EEV5_Pos      (5UL)                     /*!< ADC3EEV5 (Bit 5)                                      */
#define HRPWM_COM_ADC3R_ADC3EEV5_Msk      (0x20UL)                  /*!< ADC3EEV5 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC3R_ADC3MPER_Pos      (4UL)                     /*!< ADC3MPER (Bit 4)                                      */
#define HRPWM_COM_ADC3R_ADC3MPER_Msk      (0x10UL)                  /*!< ADC3MPER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC3R_ADC3MCMPD_Pos     (3UL)                     /*!< ADC3MCMPD (Bit 3)                                     */
#define HRPWM_COM_ADC3R_ADC3MCMPD_Msk     (0x8UL)                   /*!< ADC3MCMPD (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC3R_ADC3MCMPC_Pos     (2UL)                     /*!< ADC3MCMPC (Bit 2)                                     */
#define HRPWM_COM_ADC3R_ADC3MCMPC_Msk     (0x4UL)                   /*!< ADC3MCMPC (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC3R_ADC3MCMPB_Pos     (1UL)                     /*!< ADC3MCMPB (Bit 1)                                     */
#define HRPWM_COM_ADC3R_ADC3MCMPB_Msk     (0x2UL)                   /*!< ADC3MCMPB (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC3R_ADC3MCMPA_Pos     (0UL)                     /*!< ADC3MCMPA (Bit 0)                                     */
#define HRPWM_COM_ADC3R_ADC3MCMPA_Msk     (0x1UL)                   /*!< ADC3MCMPA (Bitfield-Mask: 0x01)                       */
/* ========================================================  ADC3ER  ========================================================= */
#define HRPWM_COM_ADC3ER_ADC3RST7_Pos     (7UL)                     /*!< ADC3RST7 (Bit 7)                                      */
#define HRPWM_COM_ADC3ER_ADC3RST7_Msk     (0x80UL)                  /*!< ADC3RST7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC3ER_ADC3PER7_Pos     (6UL)                     /*!< ADC3PER7 (Bit 6)                                      */
#define HRPWM_COM_ADC3ER_ADC3PER7_Msk     (0x40UL)                  /*!< ADC3PER7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC3ER_ADC3CMPD7_Pos    (5UL)                     /*!< ADC3CMPD7 (Bit 5)                                     */
#define HRPWM_COM_ADC3ER_ADC3CMPD7_Msk    (0x20UL)                  /*!< ADC3CMPD7 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC3ER_ADC3CMPB7_Pos    (4UL)                     /*!< ADC3CMPB7 (Bit 4)                                     */
#define HRPWM_COM_ADC3ER_ADC3CMPB7_Msk    (0x10UL)                  /*!< ADC3CMPB7 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC3ER_ADC3RST6_Pos     (3UL)                     /*!< ADC3RST6 (Bit 3)                                      */
#define HRPWM_COM_ADC3ER_ADC3RST6_Msk     (0x8UL)                   /*!< ADC3RST6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC3ER_ADC3PER6_Pos     (2UL)                     /*!< ADC3PER6 (Bit 2)                                      */
#define HRPWM_COM_ADC3ER_ADC3PER6_Msk     (0x4UL)                   /*!< ADC3PER6 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_ADC3ER_ADC3CMPD6_Pos    (1UL)                     /*!< ADC3CMPD6 (Bit 1)                                     */
#define HRPWM_COM_ADC3ER_ADC3CMPD6_Msk    (0x2UL)                   /*!< ADC3CMPD6 (Bitfield-Mask: 0x01)                       */
#define HRPWM_COM_ADC3ER_ADC3CMPB6_Pos    (0UL)                     /*!< ADC3CMPB6 (Bit 0)                                     */
#define HRPWM_COM_ADC3ER_ADC3CMPB6_Msk    (0x1UL)                   /*!< ADC3CMPB6 (Bitfield-Mask: 0x01)                       */
/* =========================================================  ADC4R  ========================================================= */
#define HRPWM_COM_ADC4R_ADC6TRG_Pos       (16UL)                    /*!< ADC6TRG (Bit 16)                                      */
#define HRPWM_COM_ADC4R_ADC6TRG_Msk       (0x3f0000UL)              /*!< ADC6TRG (Bitfield-Mask: 0x3f)                         */
#define HRPWM_COM_ADC4R_ADC5TRG_Pos       (8UL)                     /*!< ADC5TRG (Bit 8)                                       */
#define HRPWM_COM_ADC4R_ADC5TRG_Msk       (0x3f00UL)                /*!< ADC5TRG (Bitfield-Mask: 0x3f)                         */
#define HRPWM_COM_ADC4R_ADC4TRG_Pos       (0UL)                     /*!< ADC4TRG (Bit 0)                                       */
#define HRPWM_COM_ADC4R_ADC4TRG_Msk       (0x3fUL)                  /*!< ADC4TRG (Bitfield-Mask: 0x3f)                         */
/* =========================================================  ADC5R  ========================================================= */
#define HRPWM_COM_ADC5R_ADC9TRG_Pos       (16UL)                    /*!< ADC9TRG (Bit 16)                                      */
#define HRPWM_COM_ADC5R_ADC9TRG_Msk       (0x3f0000UL)              /*!< ADC9TRG (Bitfield-Mask: 0x3f)                         */
#define HRPWM_COM_ADC5R_ADC8TRG_Pos       (8UL)                     /*!< ADC8TRG (Bit 8)                                       */
#define HRPWM_COM_ADC5R_ADC8TRG_Msk       (0x3f00UL)                /*!< ADC8TRG (Bitfield-Mask: 0x3f)                         */
#define HRPWM_COM_ADC5R_ADC7TRG_Pos       (0UL)                     /*!< ADC7TRG (Bit 0)                                       */
#define HRPWM_COM_ADC5R_ADC7TRG_Msk       (0x3fUL)                  /*!< ADC7TRG (Bitfield-Mask: 0x3f)                         */
/* =========================================================  ADCUR  ========================================================= */
#define HRPWM_COM_ADCUR_USRC9_Pos         (20UL)                    /*!< USRC9 (Bit 20)                                        */
#define HRPWM_COM_ADCUR_USRC9_Msk         (0xf00000UL)              /*!< USRC9 (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_ADCUR_USRC8_Pos         (16UL)                    /*!< USRC8 (Bit 16)                                        */
#define HRPWM_COM_ADCUR_USRC8_Msk         (0xf0000UL)               /*!< USRC8 (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_ADCUR_USRC7_Pos         (12UL)                    /*!< USRC7 (Bit 12)                                        */
#define HRPWM_COM_ADCUR_USRC7_Msk         (0xf000UL)                /*!< USRC7 (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_ADCUR_USRC6_Pos         (8UL)                     /*!< USRC6 (Bit 8)                                         */
#define HRPWM_COM_ADCUR_USRC6_Msk         (0xf00UL)                 /*!< USRC6 (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_ADCUR_USRC5_Pos         (4UL)                     /*!< USRC5 (Bit 4)                                         */
#define HRPWM_COM_ADCUR_USRC5_Msk         (0xf0UL)                  /*!< USRC5 (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_ADCUR_USRC4_Pos         (0UL)                     /*!< USRC4 (Bit 0)                                         */
#define HRPWM_COM_ADCUR_USRC4_Msk         (0xfUL)                   /*!< USRC4 (Bitfield-Mask: 0x0f)                           */
/* =========================================================  ADCLR  ========================================================= */
#define HRPWM_COM_ADCLR_TLEN9_Pos         (20UL)                    /*!< TLEN9 (Bit 20)                                        */
#define HRPWM_COM_ADCLR_TLEN9_Msk         (0xf00000UL)              /*!< TLEN9 (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_ADCLR_TLEN8_Pos         (16UL)                    /*!< TLEN8 (Bit 16)                                        */
#define HRPWM_COM_ADCLR_TLEN8_Msk         (0xf0000UL)               /*!< TLEN8 (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_ADCLR_TLEN7_Pos         (12UL)                    /*!< TLEN7 (Bit 12)                                        */
#define HRPWM_COM_ADCLR_TLEN7_Msk         (0xf000UL)                /*!< TLEN7 (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_ADCLR_TLEN6_Pos         (8UL)                     /*!< TLEN6 (Bit 8)                                         */
#define HRPWM_COM_ADCLR_TLEN6_Msk         (0xf00UL)                 /*!< TLEN6 (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_ADCLR_TLEN5_Pos         (4UL)                     /*!< TLEN5 (Bit 4)                                         */
#define HRPWM_COM_ADCLR_TLEN5_Msk         (0xf0UL)                  /*!< TLEN5 (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_ADCLR_TLEN4_Pos         (0UL)                     /*!< TLEN4 (Bit 0)                                         */
#define HRPWM_COM_ADCLR_TLEN4_Msk         (0xfUL)                   /*!< TLEN4 (Bitfield-Mask: 0x0f)                           */
/* ========================================================  ADPSR0  ========================================================= */
#define HRPWM_COM_ADPSR0_PSC4_Pos         (24UL)                    /*!< PSC4 (Bit 24)                                         */
#define HRPWM_COM_ADPSR0_PSC4_Msk         (0x1f000000UL)            /*!< PSC4 (Bitfield-Mask: 0x1f)                            */
#define HRPWM_COM_ADPSR0_PSC3_Pos         (18UL)                    /*!< PSC3 (Bit 18)                                         */
#define HRPWM_COM_ADPSR0_PSC3_Msk         (0x7c0000UL)              /*!< PSC3 (Bitfield-Mask: 0x1f)                            */
#define HRPWM_COM_ADPSR0_PSC2_Pos         (12UL)                    /*!< PSC2 (Bit 12)                                         */
#define HRPWM_COM_ADPSR0_PSC2_Msk         (0x1f000UL)               /*!< PSC2 (Bitfield-Mask: 0x1f)                            */
#define HRPWM_COM_ADPSR0_PSC1_Pos         (6UL)                     /*!< PSC1 (Bit 6)                                          */
#define HRPWM_COM_ADPSR0_PSC1_Msk         (0x7c0UL)                 /*!< PSC1 (Bitfield-Mask: 0x1f)                            */
#define HRPWM_COM_ADPSR0_PSC0_Pos         (0UL)                     /*!< PSC0 (Bit 0)                                          */
#define HRPWM_COM_ADPSR0_PSC0_Msk         (0x1fUL)                  /*!< PSC0 (Bitfield-Mask: 0x1f)                            */
/* ========================================================  ADPSR1  ========================================================= */
#define HRPWM_COM_ADPSR1_PSC9_Pos         (24UL)                    /*!< PSC9 (Bit 24)                                         */
#define HRPWM_COM_ADPSR1_PSC9_Msk         (0x1f000000UL)            /*!< PSC9 (Bitfield-Mask: 0x1f)                            */
#define HRPWM_COM_ADPSR1_PSC8_Pos         (18UL)                    /*!< PSC8 (Bit 18)                                         */
#define HRPWM_COM_ADPSR1_PSC8_Msk         (0x7c0000UL)              /*!< PSC8 (Bitfield-Mask: 0x1f)                            */
#define HRPWM_COM_ADPSR1_PSC7_Pos         (12UL)                    /*!< PSC7 (Bit 12)                                         */
#define HRPWM_COM_ADPSR1_PSC7_Msk         (0x1f000UL)               /*!< PSC7 (Bitfield-Mask: 0x1f)                            */
#define HRPWM_COM_ADPSR1_PSC6_Pos         (6UL)                     /*!< PSC6 (Bit 6)                                          */
#define HRPWM_COM_ADPSR1_PSC6_Msk         (0x7c0UL)                 /*!< PSC6 (Bitfield-Mask: 0x1f)                            */
#define HRPWM_COM_ADPSR1_PSC5_Pos         (0UL)                     /*!< PSC5 (Bit 0)                                          */
#define HRPWM_COM_ADPSR1_PSC5_Msk         (0x1fUL)                  /*!< PSC5 (Bitfield-Mask: 0x1f)                            */
/* =========================================================  DLLCR  ========================================================= */
#define HRPWM_COM_DLLCR_DLLLCK_Pos        (31UL)                    /*!< DLLLCK (Bit 31)                                       */
#define HRPWM_COM_DLLCR_DLLLCK_Msk        (0x80000000UL)            /*!< DLLLCK (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_DLLCR_DLLTHRES0_Pos     (11UL)                    /*!< DLLTHRES0 (Bit 11)                                    */
#define HRPWM_COM_DLLCR_DLLTHRES0_Msk     (0xf800UL)                /*!< DLLTHRES0 (Bitfield-Mask: 0x1f)                       */
#define HRPWM_COM_DLLCR_DLLTHRES1_Pos     (6UL)                     /*!< DLLTHRES1 (Bit 6)                                     */
#define HRPWM_COM_DLLCR_DLLTHRES1_Msk     (0x7c0UL)                 /*!< DLLTHRES1 (Bitfield-Mask: 0x1f)                       */
#define HRPWM_COM_DLLCR_DLLSTART_Pos      (3UL)                     /*!< DLLSTART (Bit 3)                                      */
#define HRPWM_COM_DLLCR_DLLSTART_Msk      (0x8UL)                   /*!< DLLSTART (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_DLLCR_DLLGCP_Pos        (1UL)                     /*!< DLLGCP (Bit 1)                                        */
#define HRPWM_COM_DLLCR_DLLGCP_Msk        (0x6UL)                   /*!< DLLGCP (Bitfield-Mask: 0x03)                          */
#define HRPWM_COM_DLLCR_DLLEN_Pos         (0UL)                     /*!< DLLEN (Bit 0)                                         */
#define HRPWM_COM_DLLCR_DLLEN_Msk         (0x1UL)                   /*!< DLLEN (Bitfield-Mask: 0x01)                           */
/* =========================================================  EECER  ========================================================= */
#define HRPWM_COM_EECER_EE9SRCH_Pos       (18UL)                    /*!< EE9SRCH (Bit 18)                                      */
#define HRPWM_COM_EECER_EE9SRCH_Msk       (0xc0000UL)               /*!< EE9SRCH (Bitfield-Mask: 0x03)                         */
#define HRPWM_COM_EECER_EE8SRCH_Pos       (16UL)                    /*!< EE8SRCH (Bit 16)                                      */
#define HRPWM_COM_EECER_EE8SRCH_Msk       (0x30000UL)               /*!< EE8SRCH (Bitfield-Mask: 0x03)                         */
#define HRPWM_COM_EECER_EE7SRCH_Pos       (14UL)                    /*!< EE7SRCH (Bit 14)                                      */
#define HRPWM_COM_EECER_EE7SRCH_Msk       (0xc000UL)                /*!< EE7SRCH (Bitfield-Mask: 0x03)                         */
#define HRPWM_COM_EECER_EE6SRCH_Pos       (12UL)                    /*!< EE6SRCH (Bit 12)                                      */
#define HRPWM_COM_EECER_EE6SRCH_Msk       (0x3000UL)                /*!< EE6SRCH (Bitfield-Mask: 0x03)                         */
#define HRPWM_COM_EECER_EE5SRCH_Pos       (10UL)                    /*!< EE5SRCH (Bit 10)                                      */
#define HRPWM_COM_EECER_EE5SRCH_Msk       (0xc00UL)                 /*!< EE5SRCH (Bitfield-Mask: 0x03)                         */
#define HRPWM_COM_EECER_EE4SRCH_Pos       (8UL)                     /*!< EE4SRCH (Bit 8)                                       */
#define HRPWM_COM_EECER_EE4SRCH_Msk       (0x300UL)                 /*!< EE4SRCH (Bitfield-Mask: 0x03)                         */
#define HRPWM_COM_EECER_EE3SRCH_Pos       (6UL)                     /*!< EE3SRCH (Bit 6)                                       */
#define HRPWM_COM_EECER_EE3SRCH_Msk       (0xc0UL)                  /*!< EE3SRCH (Bitfield-Mask: 0x03)                         */
#define HRPWM_COM_EECER_EE2SRCH_Pos       (4UL)                     /*!< EE2SRCH (Bit 4)                                       */
#define HRPWM_COM_EECER_EE2SRCH_Msk       (0x30UL)                  /*!< EE2SRCH (Bitfield-Mask: 0x03)                         */
#define HRPWM_COM_EECER_EE1SRCH_Pos       (2UL)                     /*!< EE1SRCH (Bit 2)                                       */
#define HRPWM_COM_EECER_EE1SRCH_Msk       (0xcUL)                   /*!< EE1SRCH (Bitfield-Mask: 0x03)                         */
#define HRPWM_COM_EECER_EE0SRCH_Pos       (0UL)                     /*!< EE0SRCH (Bit 0)                                       */
#define HRPWM_COM_EECER_EE0SRCH_Msk       (0x3UL)                   /*!< EE0SRCH (Bitfield-Mask: 0x03)                         */
/* ========================================================  FLTINR0  ======================================================== */
#define HRPWM_COM_FLTINR0_FLT7SRC_Pos     (30UL)                    /*!< FLT7SRC (Bit 30)                                      */
#define HRPWM_COM_FLTINR0_FLT7SRC_Msk     (0xc0000000UL)            /*!< FLT7SRC (Bitfield-Mask: 0x03)                         */
#define HRPWM_COM_FLTINR0_FLT7P_Pos       (29UL)                    /*!< FLT7P (Bit 29)                                        */
#define HRPWM_COM_FLTINR0_FLT7P_Msk       (0x20000000UL)            /*!< FLT7P (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_FLTINR0_FLT7E_Pos       (28UL)                    /*!< FLT7E (Bit 28)                                        */
#define HRPWM_COM_FLTINR0_FLT7E_Msk       (0x10000000UL)            /*!< FLT7E (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_FLTINR0_FLT6SRC_Pos     (26UL)                    /*!< FLT6SRC (Bit 26)                                      */
#define HRPWM_COM_FLTINR0_FLT6SRC_Msk     (0xc000000UL)             /*!< FLT6SRC (Bitfield-Mask: 0x03)                         */
#define HRPWM_COM_FLTINR0_FLT6P_Pos       (25UL)                    /*!< FLT6P (Bit 25)                                        */
#define HRPWM_COM_FLTINR0_FLT6P_Msk       (0x2000000UL)             /*!< FLT6P (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_FLTINR0_FLT6E_Pos       (24UL)                    /*!< FLT6E (Bit 24)                                        */
#define HRPWM_COM_FLTINR0_FLT6E_Msk       (0x1000000UL)             /*!< FLT6E (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_FLTINR0_FLT5SRC_Pos     (22UL)                    /*!< FLT5SRC (Bit 22)                                      */
#define HRPWM_COM_FLTINR0_FLT5SRC_Msk     (0xc00000UL)              /*!< FLT5SRC (Bitfield-Mask: 0x03)                         */
#define HRPWM_COM_FLTINR0_FLT5P_Pos       (21UL)                    /*!< FLT5P (Bit 21)                                        */
#define HRPWM_COM_FLTINR0_FLT5P_Msk       (0x200000UL)              /*!< FLT5P (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_FLTINR0_FLT5E_Pos       (20UL)                    /*!< FLT5E (Bit 20)                                        */
#define HRPWM_COM_FLTINR0_FLT5E_Msk       (0x100000UL)              /*!< FLT5E (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_FLTINR0_FLT4SRC_Pos     (18UL)                    /*!< FLT4SRC (Bit 18)                                      */
#define HRPWM_COM_FLTINR0_FLT4SRC_Msk     (0xc0000UL)               /*!< FLT4SRC (Bitfield-Mask: 0x03)                         */
#define HRPWM_COM_FLTINR0_FLT4P_Pos       (17UL)                    /*!< FLT4P (Bit 17)                                        */
#define HRPWM_COM_FLTINR0_FLT4P_Msk       (0x20000UL)               /*!< FLT4P (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_FLTINR0_FLT4E_Pos       (16UL)                    /*!< FLT4E (Bit 16)                                        */
#define HRPWM_COM_FLTINR0_FLT4E_Msk       (0x10000UL)               /*!< FLT4E (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_FLTINR0_FLT3SRC_Pos     (14UL)                    /*!< FLT3SRC (Bit 14)                                      */
#define HRPWM_COM_FLTINR0_FLT3SRC_Msk     (0xc000UL)                /*!< FLT3SRC (Bitfield-Mask: 0x03)                         */
#define HRPWM_COM_FLTINR0_FLT3P_Pos       (13UL)                    /*!< FLT3P (Bit 13)                                        */
#define HRPWM_COM_FLTINR0_FLT3P_Msk       (0x2000UL)                /*!< FLT3P (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_FLTINR0_FLT3E_Pos       (12UL)                    /*!< FLT3E (Bit 12)                                        */
#define HRPWM_COM_FLTINR0_FLT3E_Msk       (0x1000UL)                /*!< FLT3E (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_FLTINR0_FLT2SRC_Pos     (10UL)                    /*!< FLT2SRC (Bit 10)                                      */
#define HRPWM_COM_FLTINR0_FLT2SRC_Msk     (0xc00UL)                 /*!< FLT2SRC (Bitfield-Mask: 0x03)                         */
#define HRPWM_COM_FLTINR0_FLT2P_Pos       (9UL)                     /*!< FLT2P (Bit 9)                                         */
#define HRPWM_COM_FLTINR0_FLT2P_Msk       (0x200UL)                 /*!< FLT2P (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_FLTINR0_FLT2E_Pos       (8UL)                     /*!< FLT2E (Bit 8)                                         */
#define HRPWM_COM_FLTINR0_FLT2E_Msk       (0x100UL)                 /*!< FLT2E (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_FLTINR0_FLT1SRC_Pos     (6UL)                     /*!< FLT1SRC (Bit 6)                                       */
#define HRPWM_COM_FLTINR0_FLT1SRC_Msk     (0xc0UL)                  /*!< FLT1SRC (Bitfield-Mask: 0x03)                         */
#define HRPWM_COM_FLTINR0_FLT1P_Pos       (5UL)                     /*!< FLT1P (Bit 5)                                         */
#define HRPWM_COM_FLTINR0_FLT1P_Msk       (0x20UL)                  /*!< FLT1P (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_FLTINR0_FLT1E_Pos       (4UL)                     /*!< FLT1E (Bit 4)                                         */
#define HRPWM_COM_FLTINR0_FLT1E_Msk       (0x10UL)                  /*!< FLT1E (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_FLTINR0_FLT0SRC_Pos     (2UL)                     /*!< FLT0SRC (Bit 2)                                       */
#define HRPWM_COM_FLTINR0_FLT0SRC_Msk     (0xcUL)                   /*!< FLT0SRC (Bitfield-Mask: 0x03)                         */
#define HRPWM_COM_FLTINR0_FLT0P_Pos       (1UL)                     /*!< FLT0P (Bit 1)                                         */
#define HRPWM_COM_FLTINR0_FLT0P_Msk       (0x2UL)                   /*!< FLT0P (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_FLTINR0_FLT0E_Pos       (0UL)                     /*!< FLT0E (Bit 0)                                         */
#define HRPWM_COM_FLTINR0_FLT0E_Msk       (0x1UL)                   /*!< FLT0E (Bitfield-Mask: 0x01)                           */
/* ========================================================  FLTINR1  ======================================================== */
#define HRPWM_COM_FLTINR1_FLTSD_Pos       (30UL)                    /*!< FLTSD (Bit 30)                                        */
#define HRPWM_COM_FLTINR1_FLTSD_Msk       (0xc0000000UL)            /*!< FLTSD (Bitfield-Mask: 0x03)                           */
#define HRPWM_COM_FLTINR1_FLT5F_Pos       (20UL)                    /*!< FLT5F (Bit 20)                                        */
#define HRPWM_COM_FLTINR1_FLT5F_Msk       (0xf00000UL)              /*!< FLT5F (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_FLTINR1_FLT4F_Pos       (16UL)                    /*!< FLT4F (Bit 16)                                        */
#define HRPWM_COM_FLTINR1_FLT4F_Msk       (0xf0000UL)               /*!< FLT4F (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_FLTINR1_FLT3F_Pos       (12UL)                    /*!< FLT3F (Bit 12)                                        */
#define HRPWM_COM_FLTINR1_FLT3F_Msk       (0xf000UL)                /*!< FLT3F (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_FLTINR1_FLT2F_Pos       (8UL)                     /*!< FLT2F (Bit 8)                                         */
#define HRPWM_COM_FLTINR1_FLT2F_Msk       (0xf00UL)                 /*!< FLT2F (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_FLTINR1_FLT1F_Pos       (4UL)                     /*!< FLT1F (Bit 4)                                         */
#define HRPWM_COM_FLTINR1_FLT1F_Msk       (0xf0UL)                  /*!< FLT1F (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_FLTINR1_FLT0F_Pos       (0UL)                     /*!< FLT0F (Bit 0)                                         */
#define HRPWM_COM_FLTINR1_FLT0F_Msk       (0xfUL)                   /*!< FLT0F (Bitfield-Mask: 0x0f)                           */
/* ========================================================  FLTINER  ======================================================== */
#define HRPWM_COM_FLTINER_FLT7F_Pos       (4UL)                     /*!< FLT7F (Bit 4)                                         */
#define HRPWM_COM_FLTINER_FLT7F_Msk       (0xf0UL)                  /*!< FLT7F (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_FLTINER_FLT6F_Pos       (0UL)                     /*!< FLT6F (Bit 0)                                         */
#define HRPWM_COM_FLTINER_FLT6F_Msk       (0xfUL)                   /*!< FLT6F (Bitfield-Mask: 0x0f)                           */
/* ========================================================  FLTINR2  ======================================================== */
#define HRPWM_COM_FLTINR2_FLT7RSTM_Pos    (31UL)                    /*!< FLT7RSTM (Bit 31)                                     */
#define HRPWM_COM_FLTINR2_FLT7RSTM_Msk    (0x80000000UL)            /*!< FLT7RSTM (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT7CRES_Pos    (30UL)                    /*!< FLT7CRES (Bit 30)                                     */
#define HRPWM_COM_FLTINR2_FLT7CRES_Msk    (0x40000000UL)            /*!< FLT7CRES (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT7BLKS_Pos    (29UL)                    /*!< FLT7BLKS (Bit 29)                                     */
#define HRPWM_COM_FLTINR2_FLT7BLKS_Msk    (0x20000000UL)            /*!< FLT7BLKS (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT7BLKE_Pos    (28UL)                    /*!< FLT7BLKE (Bit 28)                                     */
#define HRPWM_COM_FLTINR2_FLT7BLKE_Msk    (0x10000000UL)            /*!< FLT7BLKE (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT6RSTM_Pos    (27UL)                    /*!< FLT6RSTM (Bit 27)                                     */
#define HRPWM_COM_FLTINR2_FLT6RSTM_Msk    (0x8000000UL)             /*!< FLT6RSTM (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT6CRES_Pos    (26UL)                    /*!< FLT6CRES (Bit 26)                                     */
#define HRPWM_COM_FLTINR2_FLT6CRES_Msk    (0x4000000UL)             /*!< FLT6CRES (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT6BLKS_Pos    (25UL)                    /*!< FLT6BLKS (Bit 25)                                     */
#define HRPWM_COM_FLTINR2_FLT6BLKS_Msk    (0x2000000UL)             /*!< FLT6BLKS (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT6BLKE_Pos    (24UL)                    /*!< FLT6BLKE (Bit 24)                                     */
#define HRPWM_COM_FLTINR2_FLT6BLKE_Msk    (0x1000000UL)             /*!< FLT6BLKE (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT5RSTM_Pos    (23UL)                    /*!< FLT5RSTM (Bit 23)                                     */
#define HRPWM_COM_FLTINR2_FLT5RSTM_Msk    (0x800000UL)              /*!< FLT5RSTM (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT5CRES_Pos    (22UL)                    /*!< FLT5CRES (Bit 22)                                     */
#define HRPWM_COM_FLTINR2_FLT5CRES_Msk    (0x400000UL)              /*!< FLT5CRES (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT5BLKS_Pos    (21UL)                    /*!< FLT5BLKS (Bit 21)                                     */
#define HRPWM_COM_FLTINR2_FLT5BLKS_Msk    (0x200000UL)              /*!< FLT5BLKS (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT5BLKE_Pos    (20UL)                    /*!< FLT5BLKE (Bit 20)                                     */
#define HRPWM_COM_FLTINR2_FLT5BLKE_Msk    (0x100000UL)              /*!< FLT5BLKE (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT4RSTM_Pos    (19UL)                    /*!< FLT4RSTM (Bit 19)                                     */
#define HRPWM_COM_FLTINR2_FLT4RSTM_Msk    (0x80000UL)               /*!< FLT4RSTM (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT4CRES_Pos    (18UL)                    /*!< FLT4CRES (Bit 18)                                     */
#define HRPWM_COM_FLTINR2_FLT4CRES_Msk    (0x40000UL)               /*!< FLT4CRES (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT4BLKS_Pos    (17UL)                    /*!< FLT4BLKS (Bit 17)                                     */
#define HRPWM_COM_FLTINR2_FLT4BLKS_Msk    (0x20000UL)               /*!< FLT4BLKS (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT4BLKE_Pos    (16UL)                    /*!< FLT4BLKE (Bit 16)                                     */
#define HRPWM_COM_FLTINR2_FLT4BLKE_Msk    (0x10000UL)               /*!< FLT4BLKE (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT3RSTM_Pos    (15UL)                    /*!< FLT3RSTM (Bit 15)                                     */
#define HRPWM_COM_FLTINR2_FLT3RSTM_Msk    (0x8000UL)                /*!< FLT3RSTM (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT3CRES_Pos    (14UL)                    /*!< FLT3CRES (Bit 14)                                     */
#define HRPWM_COM_FLTINR2_FLT3CRES_Msk    (0x4000UL)                /*!< FLT3CRES (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT3BLKS_Pos    (13UL)                    /*!< FLT3BLKS (Bit 13)                                     */
#define HRPWM_COM_FLTINR2_FLT3BLKS_Msk    (0x2000UL)                /*!< FLT3BLKS (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT3BLKE_Pos    (12UL)                    /*!< FLT3BLKE (Bit 12)                                     */
#define HRPWM_COM_FLTINR2_FLT3BLKE_Msk    (0x1000UL)                /*!< FLT3BLKE (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT2RSTM_Pos    (11UL)                    /*!< FLT2RSTM (Bit 11)                                     */
#define HRPWM_COM_FLTINR2_FLT2RSTM_Msk    (0x800UL)                 /*!< FLT2RSTM (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT2CRES_Pos    (10UL)                    /*!< FLT2CRES (Bit 10)                                     */
#define HRPWM_COM_FLTINR2_FLT2CRES_Msk    (0x400UL)                 /*!< FLT2CRES (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT2BLKS_Pos    (9UL)                     /*!< FLT2BLKS (Bit 9)                                      */
#define HRPWM_COM_FLTINR2_FLT2BLKS_Msk    (0x200UL)                 /*!< FLT2BLKS (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT2BLKE_Pos    (8UL)                     /*!< FLT2BLKE (Bit 8)                                      */
#define HRPWM_COM_FLTINR2_FLT2BLKE_Msk    (0x100UL)                 /*!< FLT2BLKE (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT1RSTM_Pos    (7UL)                     /*!< FLT1RSTM (Bit 7)                                      */
#define HRPWM_COM_FLTINR2_FLT1RSTM_Msk    (0x80UL)                  /*!< FLT1RSTM (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT1CRES_Pos    (6UL)                     /*!< FLT1CRES (Bit 6)                                      */
#define HRPWM_COM_FLTINR2_FLT1CRES_Msk    (0x40UL)                  /*!< FLT1CRES (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT1BLKS_Pos    (5UL)                     /*!< FLT1BLKS (Bit 5)                                      */
#define HRPWM_COM_FLTINR2_FLT1BLKS_Msk    (0x20UL)                  /*!< FLT1BLKS (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT1BLKE_Pos    (4UL)                     /*!< FLT1BLKE (Bit 4)                                      */
#define HRPWM_COM_FLTINR2_FLT1BLKE_Msk    (0x10UL)                  /*!< FLT1BLKE (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT0RSTM_Pos    (3UL)                     /*!< FLT0RSTM (Bit 3)                                      */
#define HRPWM_COM_FLTINR2_FLT0RSTM_Msk    (0x8UL)                   /*!< FLT0RSTM (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT0CRES_Pos    (2UL)                     /*!< FLT0CRES (Bit 2)                                      */
#define HRPWM_COM_FLTINR2_FLT0CRES_Msk    (0x4UL)                   /*!< FLT0CRES (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT0BLKS_Pos    (1UL)                     /*!< FLT0BLKS (Bit 1)                                      */
#define HRPWM_COM_FLTINR2_FLT0BLKS_Msk    (0x2UL)                   /*!< FLT0BLKS (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_FLTINR2_FLT0BLKE_Pos    (0UL)                     /*!< FLT0BLKE (Bit 0)                                      */
#define HRPWM_COM_FLTINR2_FLT0BLKE_Msk    (0x1UL)                   /*!< FLT0BLKE (Bitfield-Mask: 0x01)                        */
/* ========================================================  FLTINR3  ======================================================== */
#define HRPWM_COM_FLTINR3_FLT7CNT_Pos     (28UL)                    /*!< FLT7CNT (Bit 28)                                      */
#define HRPWM_COM_FLTINR3_FLT7CNT_Msk     (0xf0000000UL)            /*!< FLT7CNT (Bitfield-Mask: 0x0f)                         */
#define HRPWM_COM_FLTINR3_FLT6CNT_Pos     (24UL)                    /*!< FLT6CNT (Bit 24)                                      */
#define HRPWM_COM_FLTINR3_FLT6CNT_Msk     (0xf000000UL)             /*!< FLT6CNT (Bitfield-Mask: 0x0f)                         */
#define HRPWM_COM_FLTINR3_FLT5CNT_Pos     (20UL)                    /*!< FLT5CNT (Bit 20)                                      */
#define HRPWM_COM_FLTINR3_FLT5CNT_Msk     (0xf00000UL)              /*!< FLT5CNT (Bitfield-Mask: 0x0f)                         */
#define HRPWM_COM_FLTINR3_FLT4CNT_Pos     (16UL)                    /*!< FLT4CNT (Bit 16)                                      */
#define HRPWM_COM_FLTINR3_FLT4CNT_Msk     (0xf0000UL)               /*!< FLT4CNT (Bitfield-Mask: 0x0f)                         */
#define HRPWM_COM_FLTINR3_FLT3CNT_Pos     (12UL)                    /*!< FLT3CNT (Bit 12)                                      */
#define HRPWM_COM_FLTINR3_FLT3CNT_Msk     (0xf000UL)                /*!< FLT3CNT (Bitfield-Mask: 0x0f)                         */
#define HRPWM_COM_FLTINR3_FLT2CNT_Pos     (8UL)                     /*!< FLT2CNT (Bit 8)                                       */
#define HRPWM_COM_FLTINR3_FLT2CNT_Msk     (0xf00UL)                 /*!< FLT2CNT (Bitfield-Mask: 0x0f)                         */
#define HRPWM_COM_FLTINR3_FLT1CNT_Pos     (4UL)                     /*!< FLT1CNT (Bit 4)                                       */
#define HRPWM_COM_FLTINR3_FLT1CNT_Msk     (0xf0UL)                  /*!< FLT1CNT (Bitfield-Mask: 0x0f)                         */
#define HRPWM_COM_FLTINR3_FLT0CNT_Pos     (0UL)                     /*!< FLT0CNT (Bit 0)                                       */
#define HRPWM_COM_FLTINR3_FLT0CNT_Msk     (0xfUL)                   /*!< FLT0CNT (Bitfield-Mask: 0x0f)                         */
/* =========================================================  BMCR  ========================================================== */
#define HRPWM_COM_BMCR_BMSTAT_Pos         (31UL)                    /*!< BMSTAT (Bit 31)                                       */
#define HRPWM_COM_BMCR_BMSTAT_Msk         (0x80000000UL)            /*!< BMSTAT (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BMCR_BMEXIT_Pos         (30UL)                    /*!< BMEXIT (Bit 30)                                       */
#define HRPWM_COM_BMCR_BMEXIT_Msk         (0x40000000UL)            /*!< BMEXIT (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BMCR_BMDIS7_Pos         (24UL)                    /*!< BMDIS7 (Bit 24)                                       */
#define HRPWM_COM_BMCR_BMDIS7_Msk         (0x1000000UL)             /*!< BMDIS7 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BMCR_BMDIS6_Pos         (23UL)                    /*!< BMDIS6 (Bit 23)                                       */
#define HRPWM_COM_BMCR_BMDIS6_Msk         (0x800000UL)              /*!< BMDIS6 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BMCR_BMDIS5_Pos         (22UL)                    /*!< BMDIS5 (Bit 22)                                       */
#define HRPWM_COM_BMCR_BMDIS5_Msk         (0x400000UL)              /*!< BMDIS5 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BMCR_BMDIS4_Pos         (21UL)                    /*!< BMDIS4 (Bit 21)                                       */
#define HRPWM_COM_BMCR_BMDIS4_Msk         (0x200000UL)              /*!< BMDIS4 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BMCR_BMDIS3_Pos         (20UL)                    /*!< BMDIS3 (Bit 20)                                       */
#define HRPWM_COM_BMCR_BMDIS3_Msk         (0x100000UL)              /*!< BMDIS3 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BMCR_BMDIS2_Pos         (19UL)                    /*!< BMDIS2 (Bit 19)                                       */
#define HRPWM_COM_BMCR_BMDIS2_Msk         (0x80000UL)               /*!< BMDIS2 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BMCR_BMDIS1_Pos         (18UL)                    /*!< BMDIS1 (Bit 18)                                       */
#define HRPWM_COM_BMCR_BMDIS1_Msk         (0x40000UL)               /*!< BMDIS1 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BMCR_BMDIS0_Pos         (17UL)                    /*!< BMDIS0 (Bit 17)                                       */
#define HRPWM_COM_BMCR_BMDIS0_Msk         (0x20000UL)               /*!< BMDIS0 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BMCR_MBMDIS_Pos         (16UL)                    /*!< MBMDIS (Bit 16)                                       */
#define HRPWM_COM_BMCR_MBMDIS_Msk         (0x10000UL)               /*!< MBMDIS (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BMCR_BMTM_Pos           (11UL)                    /*!< BMTM (Bit 11)                                         */
#define HRPWM_COM_BMCR_BMTM_Msk           (0x800UL)                 /*!< BMTM (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BMCR_BMPREN_Pos         (10UL)                    /*!< BMPREN (Bit 10)                                       */
#define HRPWM_COM_BMCR_BMPREN_Msk         (0x400UL)                 /*!< BMPREN (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BMCR_BMPRSC_Pos         (6UL)                     /*!< BMPRSC (Bit 6)                                        */
#define HRPWM_COM_BMCR_BMPRSC_Msk         (0x3c0UL)                 /*!< BMPRSC (Bitfield-Mask: 0x0f)                          */
#define HRPWM_COM_BMCR_BMCLK_Pos          (2UL)                     /*!< BMCLK (Bit 2)                                         */
#define HRPWM_COM_BMCR_BMCLK_Msk          (0x3cUL)                  /*!< BMCLK (Bitfield-Mask: 0x0f)                           */
#define HRPWM_COM_BMCR_BMOM_Pos           (1UL)                     /*!< BMOM (Bit 1)                                          */
#define HRPWM_COM_BMCR_BMOM_Msk           (0x2UL)                   /*!< BMOM (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BMCR_BME_Pos            (0UL)                     /*!< BME (Bit 0)                                           */
#define HRPWM_COM_BMCR_BME_Msk            (0x1UL)                   /*!< BME (Bitfield-Mask: 0x01)                             */
/* ========================================================  BMTRGR0  ======================================================== */
#define HRPWM_COM_BMTRGR0_OCHPEV_Pos      (31UL)                    /*!< OCHPEV (Bit 31)                                       */
#define HRPWM_COM_BMTRGR0_OCHPEV_Msk      (0x80000000UL)            /*!< OCHPEV (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BMTRGR0_EEV8_Pos        (30UL)                    /*!< EEV8 (Bit 30)                                         */
#define HRPWM_COM_BMTRGR0_EEV8_Msk        (0x40000000UL)            /*!< EEV8 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BMTRGR0_EEV7_Pos        (29UL)                    /*!< EEV7 (Bit 29)                                         */
#define HRPWM_COM_BMTRGR0_EEV7_Msk        (0x20000000UL)            /*!< EEV7 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BMTRGR0_PER4EEV8_Pos    (28UL)                    /*!< PER4EEV8 (Bit 28)                                     */
#define HRPWM_COM_BMTRGR0_PER4EEV8_Msk    (0x10000000UL)            /*!< PER4EEV8 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BMTRGR0_PER0EEV7_Pos    (27UL)                    /*!< PER0EEV7 (Bit 27)                                     */
#define HRPWM_COM_BMTRGR0_PER0EEV7_Msk    (0x8000000UL)             /*!< PER0EEV7 (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BMTRGR0_CMPA5_Pos       (26UL)                    /*!< CMPA5 (Bit 26)                                        */
#define HRPWM_COM_BMTRGR0_CMPA5_Msk       (0x4000000UL)             /*!< CMPA5 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BMTRGR0_REP5_Pos        (25UL)                    /*!< REP5 (Bit 25)                                         */
#define HRPWM_COM_BMTRGR0_REP5_Msk        (0x2000000UL)             /*!< REP5 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BMTRGR0_RST5_Pos        (24UL)                    /*!< RST5 (Bit 24)                                         */
#define HRPWM_COM_BMTRGR0_RST5_Msk        (0x1000000UL)             /*!< RST5 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BMTRGR0_CMPB4_Pos       (23UL)                    /*!< CMPB4 (Bit 23)                                        */
#define HRPWM_COM_BMTRGR0_CMPB4_Msk       (0x800000UL)              /*!< CMPB4 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BMTRGR0_CMPA4_Pos       (22UL)                    /*!< CMPA4 (Bit 22)                                        */
#define HRPWM_COM_BMTRGR0_CMPA4_Msk       (0x400000UL)              /*!< CMPA4 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BMTRGR0_REP4_Pos        (21UL)                    /*!< REP4 (Bit 21)                                         */
#define HRPWM_COM_BMTRGR0_REP4_Msk        (0x200000UL)              /*!< REP4 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BMTRGR0_CMPB3_Pos       (20UL)                    /*!< CMPB3 (Bit 20)                                        */
#define HRPWM_COM_BMTRGR0_CMPB3_Msk       (0x100000UL)              /*!< CMPB3 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BMTRGR0_REP3_Pos        (19UL)                    /*!< REP3 (Bit 19)                                         */
#define HRPWM_COM_BMTRGR0_REP3_Msk        (0x80000UL)               /*!< REP3 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BMTRGR0_RST3_Pos        (18UL)                    /*!< RST3 (Bit 18)                                         */
#define HRPWM_COM_BMTRGR0_RST3_Msk        (0x40000UL)               /*!< RST3 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BMTRGR0_CMPA2_Pos       (17UL)                    /*!< CMPA2 (Bit 17)                                        */
#define HRPWM_COM_BMTRGR0_CMPA2_Msk       (0x20000UL)               /*!< CMPA2 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BMTRGR0_REP2_Pos        (16UL)                    /*!< REP2 (Bit 16)                                         */
#define HRPWM_COM_BMTRGR0_REP2_Msk        (0x10000UL)               /*!< REP2 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BMTRGR0_RST2_Pos        (15UL)                    /*!< RST2 (Bit 15)                                         */
#define HRPWM_COM_BMTRGR0_RST2_Msk        (0x8000UL)                /*!< RST2 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BMTRGR0_CMPB1_Pos       (14UL)                    /*!< CMPB1 (Bit 14)                                        */
#define HRPWM_COM_BMTRGR0_CMPB1_Msk       (0x4000UL)                /*!< CMPB1 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BMTRGR0_CMPA1_Pos       (13UL)                    /*!< CMPA1 (Bit 13)                                        */
#define HRPWM_COM_BMTRGR0_CMPA1_Msk       (0x2000UL)                /*!< CMPA1 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BMTRGR0_REP1_Pos        (12UL)                    /*!< REP1 (Bit 12)                                         */
#define HRPWM_COM_BMTRGR0_REP1_Msk        (0x1000UL)                /*!< REP1 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BMTRGR0_RST1_Pos        (11UL)                    /*!< RST1 (Bit 11)                                         */
#define HRPWM_COM_BMTRGR0_RST1_Msk        (0x800UL)                 /*!< RST1 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BMTRGR0_CMPB0_Pos       (10UL)                    /*!< CMPB0 (Bit 10)                                        */
#define HRPWM_COM_BMTRGR0_CMPB0_Msk       (0x400UL)                 /*!< CMPB0 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BMTRGR0_CMPA0_Pos       (9UL)                     /*!< CMPA0 (Bit 9)                                         */
#define HRPWM_COM_BMTRGR0_CMPA0_Msk       (0x200UL)                 /*!< CMPA0 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BMTRGR0_REP0_Pos        (8UL)                     /*!< REP0 (Bit 8)                                          */
#define HRPWM_COM_BMTRGR0_REP0_Msk        (0x100UL)                 /*!< REP0 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BMTRGR0_RST0_Pos        (7UL)                     /*!< RST0 (Bit 7)                                          */
#define HRPWM_COM_BMTRGR0_RST0_Msk        (0x80UL)                  /*!< RST0 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BMTRGR0_MCMPD_Pos       (6UL)                     /*!< MCMPD (Bit 6)                                         */
#define HRPWM_COM_BMTRGR0_MCMPD_Msk       (0x40UL)                  /*!< MCMPD (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BMTRGR0_MCMPC_Pos       (5UL)                     /*!< MCMPC (Bit 5)                                         */
#define HRPWM_COM_BMTRGR0_MCMPC_Msk       (0x20UL)                  /*!< MCMPC (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BMTRGR0_MCMPB_Pos       (4UL)                     /*!< MCMPB (Bit 4)                                         */
#define HRPWM_COM_BMTRGR0_MCMPB_Msk       (0x10UL)                  /*!< MCMPB (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BMTRGR0_MCMPA_Pos       (3UL)                     /*!< MCMPA (Bit 3)                                         */
#define HRPWM_COM_BMTRGR0_MCMPA_Msk       (0x8UL)                   /*!< MCMPA (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BMTRGR0_MREP_Pos        (2UL)                     /*!< MREP (Bit 2)                                          */
#define HRPWM_COM_BMTRGR0_MREP_Msk        (0x4UL)                   /*!< MREP (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BMTRGR0_MRST_Pos        (1UL)                     /*!< MRST (Bit 1)                                          */
#define HRPWM_COM_BMTRGR0_MRST_Msk        (0x2UL)                   /*!< MRST (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BMTRGR0_SW_Pos          (0UL)                     /*!< SW (Bit 0)                                            */
#define HRPWM_COM_BMTRGR0_SW_Msk          (0x1UL)                   /*!< SW (Bitfield-Mask: 0x01)                              */
/* ========================================================  BMTRGR1  ======================================================== */
#define HRPWM_COM_BMTRGR1_CMPB7_Pos       (7UL)                     /*!< CMPB7 (Bit 7)                                         */
#define HRPWM_COM_BMTRGR1_CMPB7_Msk       (0x80UL)                  /*!< CMPB7 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BMTRGR1_CMPA7_Pos       (6UL)                     /*!< CMPA7 (Bit 6)                                         */
#define HRPWM_COM_BMTRGR1_CMPA7_Msk       (0x40UL)                  /*!< CMPA7 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BMTRGR1_REP7_Pos        (5UL)                     /*!< REP7 (Bit 5)                                          */
#define HRPWM_COM_BMTRGR1_REP7_Msk        (0x20UL)                  /*!< REP7 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BMTRGR1_RST7_Pos        (4UL)                     /*!< RST7 (Bit 4)                                          */
#define HRPWM_COM_BMTRGR1_RST7_Msk        (0x10UL)                  /*!< RST7 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BMTRGR1_CMPB6_Pos       (3UL)                     /*!< CMPB6 (Bit 3)                                         */
#define HRPWM_COM_BMTRGR1_CMPB6_Msk       (0x8UL)                   /*!< CMPB6 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BMTRGR1_CMPA6_Pos       (2UL)                     /*!< CMPA6 (Bit 2)                                         */
#define HRPWM_COM_BMTRGR1_CMPA6_Msk       (0x4UL)                   /*!< CMPA6 (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BMTRGR1_REP6_Pos        (1UL)                     /*!< REP6 (Bit 1)                                          */
#define HRPWM_COM_BMTRGR1_REP6_Msk        (0x2UL)                   /*!< REP6 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BMTRGR1_RST6_Pos        (0UL)                     /*!< RST6 (Bit 0)                                          */
#define HRPWM_COM_BMTRGR1_RST6_Msk        (0x1UL)                   /*!< RST6 (Bitfield-Mask: 0x01)                            */
/* =========================================================  BMPER  ========================================================= */
#define HRPWM_COM_BMPER_BMPER_Pos         (0UL)                     /*!< BMPER (Bit 0)                                         */
#define HRPWM_COM_BMPER_BMPER_Msk         (0xffffUL)                /*!< BMPER (Bitfield-Mask: 0xffff)                         */
/* ========================================================  BMCMPR  ========================================================= */
#define HRPWM_COM_BMCMPR_BMCMP_Pos        (0UL)                     /*!< BMCMP (Bit 0)                                         */
#define HRPWM_COM_BMCMPR_BMCMP_Msk        (0xffffUL)                /*!< BMCMP (Bitfield-Mask: 0xffff)                         */
/* ========================================================  BDMUPR  ========================================================= */
#define HRPWM_COM_BDMUPR_MCMPDR_Pos       (10UL)                    /*!< MCMPDR (Bit 10)                                       */
#define HRPWM_COM_BDMUPR_MCMPDR_Msk       (0x400UL)                 /*!< MCMPDR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDMUPR_MCMPCR_Pos       (9UL)                     /*!< MCMPCR (Bit 9)                                        */
#define HRPWM_COM_BDMUPR_MCMPCR_Msk       (0x200UL)                 /*!< MCMPCR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDMUPR_MCMPBR_Pos       (8UL)                     /*!< MCMPBR (Bit 8)                                        */
#define HRPWM_COM_BDMUPR_MCMPBR_Msk       (0x100UL)                 /*!< MCMPBR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDMUPR_MCMPAR_Pos       (7UL)                     /*!< MCMPAR (Bit 7)                                        */
#define HRPWM_COM_BDMUPR_MCMPAR_Msk       (0x80UL)                  /*!< MCMPAR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDMUPR_MREP_Pos         (6UL)                     /*!< MREP (Bit 6)                                          */
#define HRPWM_COM_BDMUPR_MREP_Msk         (0x40UL)                  /*!< MREP (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BDMUPR_MPER_Pos         (5UL)                     /*!< MPER (Bit 5)                                          */
#define HRPWM_COM_BDMUPR_MPER_Msk         (0x20UL)                  /*!< MPER (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BDMUPR_MCNTR_Pos        (4UL)                     /*!< MCNTR (Bit 4)                                         */
#define HRPWM_COM_BDMUPR_MCNTR_Msk        (0x10UL)                  /*!< MCNTR (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDMUPR_MDIER_Pos        (3UL)                     /*!< MDIER (Bit 3)                                         */
#define HRPWM_COM_BDMUPR_MDIER_Msk        (0x8UL)                   /*!< MDIER (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDMUPR_MISR_Pos         (2UL)                     /*!< MISR (Bit 2)                                          */
#define HRPWM_COM_BDMUPR_MISR_Msk         (0x4UL)                   /*!< MISR (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BDMUPR_MCR1_Pos         (1UL)                     /*!< MCR1 (Bit 1)                                          */
#define HRPWM_COM_BDMUPR_MCR1_Msk         (0x2UL)                   /*!< MCR1 (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BDMUPR_MCR0_Pos         (0UL)                     /*!< MCR0 (Bit 0)                                          */
#define HRPWM_COM_BDMUPR_MCR0_Msk         (0x1UL)                   /*!< MCR0 (Bitfield-Mask: 0x01)                            */
/* ========================================================  BDUPR0  ========================================================= */
#define HRPWM_COM_BDUPR0_FLT0R_Pos        (29UL)                    /*!< FLT0R (Bit 29)                                        */
#define HRPWM_COM_BDUPR0_FLT0R_Msk        (0x20000000UL)            /*!< FLT0R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR0_OUT0R_Pos        (28UL)                    /*!< OUT0R (Bit 28)                                        */
#define HRPWM_COM_BDUPR0_OUT0R_Msk        (0x10000000UL)            /*!< OUT0R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR0_CAPB0CER_Pos     (27UL)                    /*!< CAPB0CER (Bit 27)                                     */
#define HRPWM_COM_BDUPR0_CAPB0CER_Msk     (0x8000000UL)             /*!< CAPB0CER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR0_CAPB0CR_Pos      (26UL)                    /*!< CAPB0CR (Bit 26)                                      */
#define HRPWM_COM_BDUPR0_CAPB0CR_Msk      (0x4000000UL)             /*!< CAPB0CR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR0_CAPA0CER_Pos     (25UL)                    /*!< CAPA0CER (Bit 25)                                     */
#define HRPWM_COM_BDUPR0_CAPA0CER_Msk     (0x2000000UL)             /*!< CAPA0CER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR0_CAPA0CR_Pos      (24UL)                    /*!< CAPA0CR (Bit 24)                                      */
#define HRPWM_COM_BDUPR0_CAPA0CR_Msk      (0x1000000UL)             /*!< CAPA0CR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR0_CHP0R_Pos        (23UL)                    /*!< CHP0R (Bit 23)                                        */
#define HRPWM_COM_BDUPR0_CHP0R_Msk        (0x800000UL)              /*!< CHP0R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR0_RST0ER_Pos       (22UL)                    /*!< RST0ER (Bit 22)                                       */
#define HRPWM_COM_BDUPR0_RST0ER_Msk       (0x400000UL)              /*!< RST0ER (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR0_RST0R_Pos        (21UL)                    /*!< RST0R (Bit 21)                                        */
#define HRPWM_COM_BDUPR0_RST0R_Msk        (0x200000UL)              /*!< RST0R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR0_EEF0R2_Pos       (20UL)                    /*!< EEF0R2 (Bit 20)                                       */
#define HRPWM_COM_BDUPR0_EEF0R2_Msk       (0x100000UL)              /*!< EEF0R2 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR0_EEF0R1_Pos       (19UL)                    /*!< EEF0R1 (Bit 19)                                       */
#define HRPWM_COM_BDUPR0_EEF0R1_Msk       (0x80000UL)               /*!< EEF0R1 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR0_EEF0R0_Pos       (18UL)                    /*!< EEF0R0 (Bit 18)                                       */
#define HRPWM_COM_BDUPR0_EEF0R0_Msk       (0x40000UL)               /*!< EEF0R0 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR0_CLR0BR_Pos       (17UL)                    /*!< CLR0BR (Bit 17)                                       */
#define HRPWM_COM_BDUPR0_CLR0BR_Msk       (0x20000UL)               /*!< CLR0BR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR0_SET0BR_Pos       (16UL)                    /*!< SET0BR (Bit 16)                                       */
#define HRPWM_COM_BDUPR0_SET0BR_Msk       (0x10000UL)               /*!< SET0BR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR0_CLR0AR_Pos       (15UL)                    /*!< CLR0AR (Bit 15)                                       */
#define HRPWM_COM_BDUPR0_CLR0AR_Msk       (0x8000UL)                /*!< CLR0AR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR0_SET0AR_Pos       (14UL)                    /*!< SET0AR (Bit 14)                                       */
#define HRPWM_COM_BDUPR0_SET0AR_Msk       (0x4000UL)                /*!< SET0AR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR0_DT0R_Pos         (13UL)                    /*!< DT0R (Bit 13)                                         */
#define HRPWM_COM_BDUPR0_DT0R_Msk         (0x2000UL)                /*!< DT0R (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BDUPR0_CAPB0R_Pos       (12UL)                    /*!< CAPB0R (Bit 12)                                       */
#define HRPWM_COM_BDUPR0_CAPB0R_Msk       (0x1000UL)                /*!< CAPB0R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR0_CAPA0R_Pos       (11UL)                    /*!< CAPA0R (Bit 11)                                       */
#define HRPWM_COM_BDUPR0_CAPA0R_Msk       (0x800UL)                 /*!< CAPA0R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR0_CMPD0R_Pos       (10UL)                    /*!< CMPD0R (Bit 10)                                       */
#define HRPWM_COM_BDUPR0_CMPD0R_Msk       (0x400UL)                 /*!< CMPD0R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR0_CMPC0R_Pos       (9UL)                     /*!< CMPC0R (Bit 9)                                        */
#define HRPWM_COM_BDUPR0_CMPC0R_Msk       (0x200UL)                 /*!< CMPC0R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR0_CMPB0R_Pos       (8UL)                     /*!< CMPB0R (Bit 8)                                        */
#define HRPWM_COM_BDUPR0_CMPB0R_Msk       (0x100UL)                 /*!< CMPB0R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR0_CMPA0R_Pos       (7UL)                     /*!< CMPA0R (Bit 7)                                        */
#define HRPWM_COM_BDUPR0_CMPA0R_Msk       (0x80UL)                  /*!< CMPA0R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR0_REP0R_Pos        (6UL)                     /*!< REP0R (Bit 6)                                         */
#define HRPWM_COM_BDUPR0_REP0R_Msk        (0x40UL)                  /*!< REP0R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR0_PER0R_Pos        (5UL)                     /*!< PER0R (Bit 5)                                         */
#define HRPWM_COM_BDUPR0_PER0R_Msk        (0x20UL)                  /*!< PER0R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR0_CNT0R_Pos        (4UL)                     /*!< CNT0R (Bit 4)                                         */
#define HRPWM_COM_BDUPR0_CNT0R_Msk        (0x10UL)                  /*!< CNT0R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR0_PWM0DIER_Pos     (3UL)                     /*!< PWM0DIER (Bit 3)                                      */
#define HRPWM_COM_BDUPR0_PWM0DIER_Msk     (0x8UL)                   /*!< PWM0DIER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR0_PWM0ISR_Pos      (2UL)                     /*!< PWM0ISR (Bit 2)                                       */
#define HRPWM_COM_BDUPR0_PWM0ISR_Msk      (0x4UL)                   /*!< PWM0ISR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR0_PWM0CR1_Pos      (1UL)                     /*!< PWM0CR1 (Bit 1)                                       */
#define HRPWM_COM_BDUPR0_PWM0CR1_Msk      (0x2UL)                   /*!< PWM0CR1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR0_PWM0CR0_Pos      (0UL)                     /*!< PWM0CR0 (Bit 0)                                       */
#define HRPWM_COM_BDUPR0_PWM0CR0_Msk      (0x1UL)                   /*!< PWM0CR0 (Bitfield-Mask: 0x01)                         */
/* ========================================================  BDUPR1  ========================================================= */
#define HRPWM_COM_BDUPR1_FLT1R_Pos        (29UL)                    /*!< FLT1R (Bit 29)                                        */
#define HRPWM_COM_BDUPR1_FLT1R_Msk        (0x20000000UL)            /*!< FLT1R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR1_OUT1R_Pos        (28UL)                    /*!< OUT1R (Bit 28)                                        */
#define HRPWM_COM_BDUPR1_OUT1R_Msk        (0x10000000UL)            /*!< OUT1R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR1_CAPB1CER_Pos     (27UL)                    /*!< CAPB1CER (Bit 27)                                     */
#define HRPWM_COM_BDUPR1_CAPB1CER_Msk     (0x8000000UL)             /*!< CAPB1CER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR1_CAPB1CR_Pos      (26UL)                    /*!< CAPB1CR (Bit 26)                                      */
#define HRPWM_COM_BDUPR1_CAPB1CR_Msk      (0x4000000UL)             /*!< CAPB1CR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR1_CAPA1CER_Pos     (25UL)                    /*!< CAPA1CER (Bit 25)                                     */
#define HRPWM_COM_BDUPR1_CAPA1CER_Msk     (0x2000000UL)             /*!< CAPA1CER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR1_CAPA1CR_Pos      (24UL)                    /*!< CAPA1CR (Bit 24)                                      */
#define HRPWM_COM_BDUPR1_CAPA1CR_Msk      (0x1000000UL)             /*!< CAPA1CR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR1_CHP1R_Pos        (23UL)                    /*!< CHP1R (Bit 23)                                        */
#define HRPWM_COM_BDUPR1_CHP1R_Msk        (0x800000UL)              /*!< CHP1R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR1_RST1ER_Pos       (22UL)                    /*!< RST1ER (Bit 22)                                       */
#define HRPWM_COM_BDUPR1_RST1ER_Msk       (0x400000UL)              /*!< RST1ER (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR1_RST1R_Pos        (21UL)                    /*!< RST1R (Bit 21)                                        */
#define HRPWM_COM_BDUPR1_RST1R_Msk        (0x200000UL)              /*!< RST1R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR1_EEF1R2_Pos       (20UL)                    /*!< EEF1R2 (Bit 20)                                       */
#define HRPWM_COM_BDUPR1_EEF1R2_Msk       (0x100000UL)              /*!< EEF1R2 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR1_EEF1R1_Pos       (19UL)                    /*!< EEF1R1 (Bit 19)                                       */
#define HRPWM_COM_BDUPR1_EEF1R1_Msk       (0x80000UL)               /*!< EEF1R1 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR1_EEF1R0_Pos       (18UL)                    /*!< EEF1R0 (Bit 18)                                       */
#define HRPWM_COM_BDUPR1_EEF1R0_Msk       (0x40000UL)               /*!< EEF1R0 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR1_CLR1BR_Pos       (17UL)                    /*!< CLR1BR (Bit 17)                                       */
#define HRPWM_COM_BDUPR1_CLR1BR_Msk       (0x20000UL)               /*!< CLR1BR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR1_SET1BR_Pos       (16UL)                    /*!< SET1BR (Bit 16)                                       */
#define HRPWM_COM_BDUPR1_SET1BR_Msk       (0x10000UL)               /*!< SET1BR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR1_CLR1AR_Pos       (15UL)                    /*!< CLR1AR (Bit 15)                                       */
#define HRPWM_COM_BDUPR1_CLR1AR_Msk       (0x8000UL)                /*!< CLR1AR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR1_SET1AR_Pos       (14UL)                    /*!< SET1AR (Bit 14)                                       */
#define HRPWM_COM_BDUPR1_SET1AR_Msk       (0x4000UL)                /*!< SET1AR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR1_DT1R_Pos         (13UL)                    /*!< DT1R (Bit 13)                                         */
#define HRPWM_COM_BDUPR1_DT1R_Msk         (0x2000UL)                /*!< DT1R (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BDUPR1_CAPB1R_Pos       (12UL)                    /*!< CAPB1R (Bit 12)                                       */
#define HRPWM_COM_BDUPR1_CAPB1R_Msk       (0x1000UL)                /*!< CAPB1R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR1_CAPA1R_Pos       (11UL)                    /*!< CAPA1R (Bit 11)                                       */
#define HRPWM_COM_BDUPR1_CAPA1R_Msk       (0x800UL)                 /*!< CAPA1R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR1_CMPD1R_Pos       (10UL)                    /*!< CMPD1R (Bit 10)                                       */
#define HRPWM_COM_BDUPR1_CMPD1R_Msk       (0x400UL)                 /*!< CMPD1R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR1_CMPC1R_Pos       (9UL)                     /*!< CMPC1R (Bit 9)                                        */
#define HRPWM_COM_BDUPR1_CMPC1R_Msk       (0x200UL)                 /*!< CMPC1R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR1_CMPB1R_Pos       (8UL)                     /*!< CMPB1R (Bit 8)                                        */
#define HRPWM_COM_BDUPR1_CMPB1R_Msk       (0x100UL)                 /*!< CMPB1R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR1_CMPA1R_Pos       (7UL)                     /*!< CMPA1R (Bit 7)                                        */
#define HRPWM_COM_BDUPR1_CMPA1R_Msk       (0x80UL)                  /*!< CMPA1R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR1_REP1R_Pos        (6UL)                     /*!< REP1R (Bit 6)                                         */
#define HRPWM_COM_BDUPR1_REP1R_Msk        (0x40UL)                  /*!< REP1R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR1_PER1R_Pos        (5UL)                     /*!< PER1R (Bit 5)                                         */
#define HRPWM_COM_BDUPR1_PER1R_Msk        (0x20UL)                  /*!< PER1R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR1_CNT1R_Pos        (4UL)                     /*!< CNT1R (Bit 4)                                         */
#define HRPWM_COM_BDUPR1_CNT1R_Msk        (0x10UL)                  /*!< CNT1R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR1_PWM1DIER_Pos     (3UL)                     /*!< PWM1DIER (Bit 3)                                      */
#define HRPWM_COM_BDUPR1_PWM1DIER_Msk     (0x8UL)                   /*!< PWM1DIER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR1_PWM1ISR_Pos      (2UL)                     /*!< PWM1ISR (Bit 2)                                       */
#define HRPWM_COM_BDUPR1_PWM1ISR_Msk      (0x4UL)                   /*!< PWM1ISR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR1_PWM1CR1_Pos      (1UL)                     /*!< PWM1CR1 (Bit 1)                                       */
#define HRPWM_COM_BDUPR1_PWM1CR1_Msk      (0x2UL)                   /*!< PWM1CR1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR1_PWM1CR0_Pos      (0UL)                     /*!< PWM1CR0 (Bit 0)                                       */
#define HRPWM_COM_BDUPR1_PWM1CR0_Msk      (0x1UL)                   /*!< PWM1CR0 (Bitfield-Mask: 0x01)                         */
/* ========================================================  BDUPR2  ========================================================= */
#define HRPWM_COM_BDUPR2_FLT2R_Pos        (29UL)                    /*!< FLT2R (Bit 29)                                        */
#define HRPWM_COM_BDUPR2_FLT2R_Msk        (0x20000000UL)            /*!< FLT2R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR2_OUT2R_Pos        (28UL)                    /*!< OUT2R (Bit 28)                                        */
#define HRPWM_COM_BDUPR2_OUT2R_Msk        (0x10000000UL)            /*!< OUT2R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR2_CAPB2CER_Pos     (27UL)                    /*!< CAPB2CER (Bit 27)                                     */
#define HRPWM_COM_BDUPR2_CAPB2CER_Msk     (0x8000000UL)             /*!< CAPB2CER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR2_CAPB2CR_Pos      (26UL)                    /*!< CAPB2CR (Bit 26)                                      */
#define HRPWM_COM_BDUPR2_CAPB2CR_Msk      (0x4000000UL)             /*!< CAPB2CR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR2_CAPA2CER_Pos     (25UL)                    /*!< CAPA2CER (Bit 25)                                     */
#define HRPWM_COM_BDUPR2_CAPA2CER_Msk     (0x2000000UL)             /*!< CAPA2CER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR2_CAPA2CR_Pos      (24UL)                    /*!< CAPA2CR (Bit 24)                                      */
#define HRPWM_COM_BDUPR2_CAPA2CR_Msk      (0x1000000UL)             /*!< CAPA2CR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR2_CHP2R_Pos        (23UL)                    /*!< CHP2R (Bit 23)                                        */
#define HRPWM_COM_BDUPR2_CHP2R_Msk        (0x800000UL)              /*!< CHP2R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR2_RST2ER_Pos       (22UL)                    /*!< RST2ER (Bit 22)                                       */
#define HRPWM_COM_BDUPR2_RST2ER_Msk       (0x400000UL)              /*!< RST2ER (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR2_RST2R_Pos        (21UL)                    /*!< RST2R (Bit 21)                                        */
#define HRPWM_COM_BDUPR2_RST2R_Msk        (0x200000UL)              /*!< RST2R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR2_EEF2R2_Pos       (20UL)                    /*!< EEF2R2 (Bit 20)                                       */
#define HRPWM_COM_BDUPR2_EEF2R2_Msk       (0x100000UL)              /*!< EEF2R2 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR2_EEF2R1_Pos       (19UL)                    /*!< EEF2R1 (Bit 19)                                       */
#define HRPWM_COM_BDUPR2_EEF2R1_Msk       (0x80000UL)               /*!< EEF2R1 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR2_EEF2R0_Pos       (18UL)                    /*!< EEF2R0 (Bit 18)                                       */
#define HRPWM_COM_BDUPR2_EEF2R0_Msk       (0x40000UL)               /*!< EEF2R0 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR2_CLR2BR_Pos       (17UL)                    /*!< CLR2BR (Bit 17)                                       */
#define HRPWM_COM_BDUPR2_CLR2BR_Msk       (0x20000UL)               /*!< CLR2BR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR2_SET2BR_Pos       (16UL)                    /*!< SET2BR (Bit 16)                                       */
#define HRPWM_COM_BDUPR2_SET2BR_Msk       (0x10000UL)               /*!< SET2BR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR2_CLR2AR_Pos       (15UL)                    /*!< CLR2AR (Bit 15)                                       */
#define HRPWM_COM_BDUPR2_CLR2AR_Msk       (0x8000UL)                /*!< CLR2AR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR2_SET2AR_Pos       (14UL)                    /*!< SET2AR (Bit 14)                                       */
#define HRPWM_COM_BDUPR2_SET2AR_Msk       (0x4000UL)                /*!< SET2AR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR2_DT2R_Pos         (13UL)                    /*!< DT2R (Bit 13)                                         */
#define HRPWM_COM_BDUPR2_DT2R_Msk         (0x2000UL)                /*!< DT2R (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BDUPR2_CAPB2R_Pos       (12UL)                    /*!< CAPB2R (Bit 12)                                       */
#define HRPWM_COM_BDUPR2_CAPB2R_Msk       (0x1000UL)                /*!< CAPB2R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR2_CAPA2R_Pos       (11UL)                    /*!< CAPA2R (Bit 11)                                       */
#define HRPWM_COM_BDUPR2_CAPA2R_Msk       (0x800UL)                 /*!< CAPA2R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR2_CMPD2R_Pos       (10UL)                    /*!< CMPD2R (Bit 10)                                       */
#define HRPWM_COM_BDUPR2_CMPD2R_Msk       (0x400UL)                 /*!< CMPD2R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR2_CMPC2R_Pos       (9UL)                     /*!< CMPC2R (Bit 9)                                        */
#define HRPWM_COM_BDUPR2_CMPC2R_Msk       (0x200UL)                 /*!< CMPC2R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR2_CMPB2R_Pos       (8UL)                     /*!< CMPB2R (Bit 8)                                        */
#define HRPWM_COM_BDUPR2_CMPB2R_Msk       (0x100UL)                 /*!< CMPB2R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR2_CMPA2R_Pos       (7UL)                     /*!< CMPA2R (Bit 7)                                        */
#define HRPWM_COM_BDUPR2_CMPA2R_Msk       (0x80UL)                  /*!< CMPA2R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR2_REP2R_Pos        (6UL)                     /*!< REP2R (Bit 6)                                         */
#define HRPWM_COM_BDUPR2_REP2R_Msk        (0x40UL)                  /*!< REP2R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR2_PER2R_Pos        (5UL)                     /*!< PER2R (Bit 5)                                         */
#define HRPWM_COM_BDUPR2_PER2R_Msk        (0x20UL)                  /*!< PER2R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR2_CNT2R_Pos        (4UL)                     /*!< CNT2R (Bit 4)                                         */
#define HRPWM_COM_BDUPR2_CNT2R_Msk        (0x10UL)                  /*!< CNT2R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR2_PWM2DIER_Pos     (3UL)                     /*!< PWM2DIER (Bit 3)                                      */
#define HRPWM_COM_BDUPR2_PWM2DIER_Msk     (0x8UL)                   /*!< PWM2DIER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR2_PWM2ISR_Pos      (2UL)                     /*!< PWM2ISR (Bit 2)                                       */
#define HRPWM_COM_BDUPR2_PWM2ISR_Msk      (0x4UL)                   /*!< PWM2ISR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR2_PWM2CR1_Pos      (1UL)                     /*!< PWM2CR1 (Bit 1)                                       */
#define HRPWM_COM_BDUPR2_PWM2CR1_Msk      (0x2UL)                   /*!< PWM2CR1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR2_PWM2CR0_Pos      (0UL)                     /*!< PWM2CR0 (Bit 0)                                       */
#define HRPWM_COM_BDUPR2_PWM2CR0_Msk      (0x1UL)                   /*!< PWM2CR0 (Bitfield-Mask: 0x01)                         */
/* ========================================================  BDUPR3  ========================================================= */
#define HRPWM_COM_BDUPR3_FLT3R_Pos        (29UL)                    /*!< FLT3R (Bit 29)                                        */
#define HRPWM_COM_BDUPR3_FLT3R_Msk        (0x20000000UL)            /*!< FLT3R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR3_OUT3R_Pos        (28UL)                    /*!< OUT3R (Bit 28)                                        */
#define HRPWM_COM_BDUPR3_OUT3R_Msk        (0x10000000UL)            /*!< OUT3R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR3_CAPB3CER_Pos     (27UL)                    /*!< CAPB3CER (Bit 27)                                     */
#define HRPWM_COM_BDUPR3_CAPB3CER_Msk     (0x8000000UL)             /*!< CAPB3CER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR3_CAPB3CR_Pos      (26UL)                    /*!< CAPB3CR (Bit 26)                                      */
#define HRPWM_COM_BDUPR3_CAPB3CR_Msk      (0x4000000UL)             /*!< CAPB3CR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR3_CAPA3CER_Pos     (25UL)                    /*!< CAPA3CER (Bit 25)                                     */
#define HRPWM_COM_BDUPR3_CAPA3CER_Msk     (0x2000000UL)             /*!< CAPA3CER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR3_CAPA3CR_Pos      (24UL)                    /*!< CAPA3CR (Bit 24)                                      */
#define HRPWM_COM_BDUPR3_CAPA3CR_Msk      (0x1000000UL)             /*!< CAPA3CR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR3_CHP3R_Pos        (23UL)                    /*!< CHP3R (Bit 23)                                        */
#define HRPWM_COM_BDUPR3_CHP3R_Msk        (0x800000UL)              /*!< CHP3R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR3_RST3ER_Pos       (22UL)                    /*!< RST3ER (Bit 22)                                       */
#define HRPWM_COM_BDUPR3_RST3ER_Msk       (0x400000UL)              /*!< RST3ER (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR3_RST3R_Pos        (21UL)                    /*!< RST3R (Bit 21)                                        */
#define HRPWM_COM_BDUPR3_RST3R_Msk        (0x200000UL)              /*!< RST3R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR3_EEF3R2_Pos       (20UL)                    /*!< EEF3R2 (Bit 20)                                       */
#define HRPWM_COM_BDUPR3_EEF3R2_Msk       (0x100000UL)              /*!< EEF3R2 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR3_EEF3R1_Pos       (19UL)                    /*!< EEF3R1 (Bit 19)                                       */
#define HRPWM_COM_BDUPR3_EEF3R1_Msk       (0x80000UL)               /*!< EEF3R1 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR3_EEF3R0_Pos       (18UL)                    /*!< EEF3R0 (Bit 18)                                       */
#define HRPWM_COM_BDUPR3_EEF3R0_Msk       (0x40000UL)               /*!< EEF3R0 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR3_CLR3BR_Pos       (17UL)                    /*!< CLR3BR (Bit 17)                                       */
#define HRPWM_COM_BDUPR3_CLR3BR_Msk       (0x20000UL)               /*!< CLR3BR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR3_SET3BR_Pos       (16UL)                    /*!< SET3BR (Bit 16)                                       */
#define HRPWM_COM_BDUPR3_SET3BR_Msk       (0x10000UL)               /*!< SET3BR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR3_CLR3AR_Pos       (15UL)                    /*!< CLR3AR (Bit 15)                                       */
#define HRPWM_COM_BDUPR3_CLR3AR_Msk       (0x8000UL)                /*!< CLR3AR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR3_SET3AR_Pos       (14UL)                    /*!< SET3AR (Bit 14)                                       */
#define HRPWM_COM_BDUPR3_SET3AR_Msk       (0x4000UL)                /*!< SET3AR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR3_DT3R_Pos         (13UL)                    /*!< DT3R (Bit 13)                                         */
#define HRPWM_COM_BDUPR3_DT3R_Msk         (0x2000UL)                /*!< DT3R (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BDUPR3_CAPB3R_Pos       (12UL)                    /*!< CAPB3R (Bit 12)                                       */
#define HRPWM_COM_BDUPR3_CAPB3R_Msk       (0x1000UL)                /*!< CAPB3R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR3_CAPA3R_Pos       (11UL)                    /*!< CAPA3R (Bit 11)                                       */
#define HRPWM_COM_BDUPR3_CAPA3R_Msk       (0x800UL)                 /*!< CAPA3R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR3_CMPD3R_Pos       (10UL)                    /*!< CMPD3R (Bit 10)                                       */
#define HRPWM_COM_BDUPR3_CMPD3R_Msk       (0x400UL)                 /*!< CMPD3R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR3_CMPC3R_Pos       (9UL)                     /*!< CMPC3R (Bit 9)                                        */
#define HRPWM_COM_BDUPR3_CMPC3R_Msk       (0x200UL)                 /*!< CMPC3R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR3_CMPB3R_Pos       (8UL)                     /*!< CMPB3R (Bit 8)                                        */
#define HRPWM_COM_BDUPR3_CMPB3R_Msk       (0x100UL)                 /*!< CMPB3R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR3_CMPA3R_Pos       (7UL)                     /*!< CMPA3R (Bit 7)                                        */
#define HRPWM_COM_BDUPR3_CMPA3R_Msk       (0x80UL)                  /*!< CMPA3R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR3_REP3R_Pos        (6UL)                     /*!< REP3R (Bit 6)                                         */
#define HRPWM_COM_BDUPR3_REP3R_Msk        (0x40UL)                  /*!< REP3R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR3_PER3R_Pos        (5UL)                     /*!< PER3R (Bit 5)                                         */
#define HRPWM_COM_BDUPR3_PER3R_Msk        (0x20UL)                  /*!< PER3R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR3_CNT3R_Pos        (4UL)                     /*!< CNT3R (Bit 4)                                         */
#define HRPWM_COM_BDUPR3_CNT3R_Msk        (0x10UL)                  /*!< CNT3R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR3_PWM3DIER_Pos     (3UL)                     /*!< PWM3DIER (Bit 3)                                      */
#define HRPWM_COM_BDUPR3_PWM3DIER_Msk     (0x8UL)                   /*!< PWM3DIER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR3_PWM3ISR_Pos      (2UL)                     /*!< PWM3ISR (Bit 2)                                       */
#define HRPWM_COM_BDUPR3_PWM3ISR_Msk      (0x4UL)                   /*!< PWM3ISR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR3_PWM3CR1_Pos      (1UL)                     /*!< PWM3CR1 (Bit 1)                                       */
#define HRPWM_COM_BDUPR3_PWM3CR1_Msk      (0x2UL)                   /*!< PWM3CR1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR3_PWM3CR0_Pos      (0UL)                     /*!< PWM3CR0 (Bit 0)                                       */
#define HRPWM_COM_BDUPR3_PWM3CR0_Msk      (0x1UL)                   /*!< PWM3CR0 (Bitfield-Mask: 0x01)                         */
/* ========================================================  BDUPR4  ========================================================= */
#define HRPWM_COM_BDUPR4_FLT4R_Pos        (29UL)                    /*!< FLT4R (Bit 29)                                        */
#define HRPWM_COM_BDUPR4_FLT4R_Msk        (0x20000000UL)            /*!< FLT4R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR4_OUT4R_Pos        (28UL)                    /*!< OUT4R (Bit 28)                                        */
#define HRPWM_COM_BDUPR4_OUT4R_Msk        (0x10000000UL)            /*!< OUT4R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR4_CAPB4CER_Pos     (27UL)                    /*!< CAPB4CER (Bit 27)                                     */
#define HRPWM_COM_BDUPR4_CAPB4CER_Msk     (0x8000000UL)             /*!< CAPB4CER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR4_CAPB4CR_Pos      (26UL)                    /*!< CAPB4CR (Bit 26)                                      */
#define HRPWM_COM_BDUPR4_CAPB4CR_Msk      (0x4000000UL)             /*!< CAPB4CR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR4_CAPA4CER_Pos     (25UL)                    /*!< CAPA4CER (Bit 25)                                     */
#define HRPWM_COM_BDUPR4_CAPA4CER_Msk     (0x2000000UL)             /*!< CAPA4CER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR4_CAPA4CR_Pos      (24UL)                    /*!< CAPA4CR (Bit 24)                                      */
#define HRPWM_COM_BDUPR4_CAPA4CR_Msk      (0x1000000UL)             /*!< CAPA4CR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR4_CHP4R_Pos        (23UL)                    /*!< CHP4R (Bit 23)                                        */
#define HRPWM_COM_BDUPR4_CHP4R_Msk        (0x800000UL)              /*!< CHP4R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR4_RST4ER_Pos       (22UL)                    /*!< RST4ER (Bit 22)                                       */
#define HRPWM_COM_BDUPR4_RST4ER_Msk       (0x400000UL)              /*!< RST4ER (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR4_RST4R_Pos        (21UL)                    /*!< RST4R (Bit 21)                                        */
#define HRPWM_COM_BDUPR4_RST4R_Msk        (0x200000UL)              /*!< RST4R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR4_EEF4R2_Pos       (20UL)                    /*!< EEF4R2 (Bit 20)                                       */
#define HRPWM_COM_BDUPR4_EEF4R2_Msk       (0x100000UL)              /*!< EEF4R2 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR4_EEF4R1_Pos       (19UL)                    /*!< EEF4R1 (Bit 19)                                       */
#define HRPWM_COM_BDUPR4_EEF4R1_Msk       (0x80000UL)               /*!< EEF4R1 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR4_EEF4R0_Pos       (18UL)                    /*!< EEF4R0 (Bit 18)                                       */
#define HRPWM_COM_BDUPR4_EEF4R0_Msk       (0x40000UL)               /*!< EEF4R0 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR4_CLR4BR_Pos       (17UL)                    /*!< CLR4BR (Bit 17)                                       */
#define HRPWM_COM_BDUPR4_CLR4BR_Msk       (0x20000UL)               /*!< CLR4BR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR4_SET4BR_Pos       (16UL)                    /*!< SET4BR (Bit 16)                                       */
#define HRPWM_COM_BDUPR4_SET4BR_Msk       (0x10000UL)               /*!< SET4BR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR4_CLR4AR_Pos       (15UL)                    /*!< CLR4AR (Bit 15)                                       */
#define HRPWM_COM_BDUPR4_CLR4AR_Msk       (0x8000UL)                /*!< CLR4AR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR4_SET4AR_Pos       (14UL)                    /*!< SET4AR (Bit 14)                                       */
#define HRPWM_COM_BDUPR4_SET4AR_Msk       (0x4000UL)                /*!< SET4AR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR4_DT4R_Pos         (13UL)                    /*!< DT4R (Bit 13)                                         */
#define HRPWM_COM_BDUPR4_DT4R_Msk         (0x2000UL)                /*!< DT4R (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BDUPR4_CAPB4R_Pos       (12UL)                    /*!< CAPB4R (Bit 12)                                       */
#define HRPWM_COM_BDUPR4_CAPB4R_Msk       (0x1000UL)                /*!< CAPB4R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR4_CAPA4R_Pos       (11UL)                    /*!< CAPA4R (Bit 11)                                       */
#define HRPWM_COM_BDUPR4_CAPA4R_Msk       (0x800UL)                 /*!< CAPA4R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR4_CMPD4R_Pos       (10UL)                    /*!< CMPD4R (Bit 10)                                       */
#define HRPWM_COM_BDUPR4_CMPD4R_Msk       (0x400UL)                 /*!< CMPD4R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR4_CMPC4R_Pos       (9UL)                     /*!< CMPC4R (Bit 9)                                        */
#define HRPWM_COM_BDUPR4_CMPC4R_Msk       (0x200UL)                 /*!< CMPC4R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR4_CMPB4R_Pos       (8UL)                     /*!< CMPB4R (Bit 8)                                        */
#define HRPWM_COM_BDUPR4_CMPB4R_Msk       (0x100UL)                 /*!< CMPB4R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR4_CMPA4R_Pos       (7UL)                     /*!< CMPA4R (Bit 7)                                        */
#define HRPWM_COM_BDUPR4_CMPA4R_Msk       (0x80UL)                  /*!< CMPA4R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR4_REP4R_Pos        (6UL)                     /*!< REP4R (Bit 6)                                         */
#define HRPWM_COM_BDUPR4_REP4R_Msk        (0x40UL)                  /*!< REP4R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR4_PER4R_Pos        (5UL)                     /*!< PER4R (Bit 5)                                         */
#define HRPWM_COM_BDUPR4_PER4R_Msk        (0x20UL)                  /*!< PER4R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR4_CNT4R_Pos        (4UL)                     /*!< CNT4R (Bit 4)                                         */
#define HRPWM_COM_BDUPR4_CNT4R_Msk        (0x10UL)                  /*!< CNT4R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR4_PWM4DIER_Pos     (3UL)                     /*!< PWM4DIER (Bit 3)                                      */
#define HRPWM_COM_BDUPR4_PWM4DIER_Msk     (0x8UL)                   /*!< PWM4DIER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR4_PWM4ISR_Pos      (2UL)                     /*!< PWM4ISR (Bit 2)                                       */
#define HRPWM_COM_BDUPR4_PWM4ISR_Msk      (0x4UL)                   /*!< PWM4ISR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR4_PWM4CR1_Pos      (1UL)                     /*!< PWM4CR1 (Bit 1)                                       */
#define HRPWM_COM_BDUPR4_PWM4CR1_Msk      (0x2UL)                   /*!< PWM4CR1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR4_PWM4CR0_Pos      (0UL)                     /*!< PWM4CR0 (Bit 0)                                       */
#define HRPWM_COM_BDUPR4_PWM4CR0_Msk      (0x1UL)                   /*!< PWM4CR0 (Bitfield-Mask: 0x01)                         */
/* ========================================================  BDUPR5  ========================================================= */
#define HRPWM_COM_BDUPR5_FLT5R_Pos        (29UL)                    /*!< FLT5R (Bit 29)                                        */
#define HRPWM_COM_BDUPR5_FLT5R_Msk        (0x20000000UL)            /*!< FLT5R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR5_OUT5R_Pos        (28UL)                    /*!< OUT5R (Bit 28)                                        */
#define HRPWM_COM_BDUPR5_OUT5R_Msk        (0x10000000UL)            /*!< OUT5R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR5_CAPB5CER_Pos     (27UL)                    /*!< CAPB5CER (Bit 27)                                     */
#define HRPWM_COM_BDUPR5_CAPB5CER_Msk     (0x8000000UL)             /*!< CAPB5CER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR5_CAPB5CR_Pos      (26UL)                    /*!< CAPB5CR (Bit 26)                                      */
#define HRPWM_COM_BDUPR5_CAPB5CR_Msk      (0x4000000UL)             /*!< CAPB5CR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR5_CAPA5CER_Pos     (25UL)                    /*!< CAPA5CER (Bit 25)                                     */
#define HRPWM_COM_BDUPR5_CAPA5CER_Msk     (0x2000000UL)             /*!< CAPA5CER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR5_CAPA5CR_Pos      (24UL)                    /*!< CAPA5CR (Bit 24)                                      */
#define HRPWM_COM_BDUPR5_CAPA5CR_Msk      (0x1000000UL)             /*!< CAPA5CR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR5_CHP5R_Pos        (23UL)                    /*!< CHP5R (Bit 23)                                        */
#define HRPWM_COM_BDUPR5_CHP5R_Msk        (0x800000UL)              /*!< CHP5R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR5_RST5ER_Pos       (22UL)                    /*!< RST5ER (Bit 22)                                       */
#define HRPWM_COM_BDUPR5_RST5ER_Msk       (0x400000UL)              /*!< RST5ER (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR5_RST5R_Pos        (21UL)                    /*!< RST5R (Bit 21)                                        */
#define HRPWM_COM_BDUPR5_RST5R_Msk        (0x200000UL)              /*!< RST5R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR5_EEF5R2_Pos       (20UL)                    /*!< EEF5R2 (Bit 20)                                       */
#define HRPWM_COM_BDUPR5_EEF5R2_Msk       (0x100000UL)              /*!< EEF5R2 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR5_EEF5R1_Pos       (19UL)                    /*!< EEF5R1 (Bit 19)                                       */
#define HRPWM_COM_BDUPR5_EEF5R1_Msk       (0x80000UL)               /*!< EEF5R1 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR5_EEF5R0_Pos       (18UL)                    /*!< EEF5R0 (Bit 18)                                       */
#define HRPWM_COM_BDUPR5_EEF5R0_Msk       (0x40000UL)               /*!< EEF5R0 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR5_CLR5BR_Pos       (17UL)                    /*!< CLR5BR (Bit 17)                                       */
#define HRPWM_COM_BDUPR5_CLR5BR_Msk       (0x20000UL)               /*!< CLR5BR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR5_SET5BR_Pos       (16UL)                    /*!< SET5BR (Bit 16)                                       */
#define HRPWM_COM_BDUPR5_SET5BR_Msk       (0x10000UL)               /*!< SET5BR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR5_CLR5AR_Pos       (15UL)                    /*!< CLR5AR (Bit 15)                                       */
#define HRPWM_COM_BDUPR5_CLR5AR_Msk       (0x8000UL)                /*!< CLR5AR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR5_SET5AR_Pos       (14UL)                    /*!< SET5AR (Bit 14)                                       */
#define HRPWM_COM_BDUPR5_SET5AR_Msk       (0x4000UL)                /*!< SET5AR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR5_DT5R_Pos         (13UL)                    /*!< DT5R (Bit 13)                                         */
#define HRPWM_COM_BDUPR5_DT5R_Msk         (0x2000UL)                /*!< DT5R (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BDUPR5_CAPB5R_Pos       (12UL)                    /*!< CAPB5R (Bit 12)                                       */
#define HRPWM_COM_BDUPR5_CAPB5R_Msk       (0x1000UL)                /*!< CAPB5R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR5_CAPA5R_Pos       (11UL)                    /*!< CAPA5R (Bit 11)                                       */
#define HRPWM_COM_BDUPR5_CAPA5R_Msk       (0x800UL)                 /*!< CAPA5R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR5_CMPD5R_Pos       (10UL)                    /*!< CMPD5R (Bit 10)                                       */
#define HRPWM_COM_BDUPR5_CMPD5R_Msk       (0x400UL)                 /*!< CMPD5R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR5_CMPC5R_Pos       (9UL)                     /*!< CMPC5R (Bit 9)                                        */
#define HRPWM_COM_BDUPR5_CMPC5R_Msk       (0x200UL)                 /*!< CMPC5R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR5_CMPB5R_Pos       (8UL)                     /*!< CMPB5R (Bit 8)                                        */
#define HRPWM_COM_BDUPR5_CMPB5R_Msk       (0x100UL)                 /*!< CMPB5R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR5_CMPA5R_Pos       (7UL)                     /*!< CMPA5R (Bit 7)                                        */
#define HRPWM_COM_BDUPR5_CMPA5R_Msk       (0x80UL)                  /*!< CMPA5R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR5_REP5R_Pos        (6UL)                     /*!< REP5R (Bit 6)                                         */
#define HRPWM_COM_BDUPR5_REP5R_Msk        (0x40UL)                  /*!< REP5R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR5_PER5R_Pos        (5UL)                     /*!< PER5R (Bit 5)                                         */
#define HRPWM_COM_BDUPR5_PER5R_Msk        (0x20UL)                  /*!< PER5R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR5_CNT5R_Pos        (4UL)                     /*!< CNT5R (Bit 4)                                         */
#define HRPWM_COM_BDUPR5_CNT5R_Msk        (0x10UL)                  /*!< CNT5R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR5_PWM5DIER_Pos     (3UL)                     /*!< PWM5DIER (Bit 3)                                      */
#define HRPWM_COM_BDUPR5_PWM5DIER_Msk     (0x8UL)                   /*!< PWM5DIER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR5_PWM5ISR_Pos      (2UL)                     /*!< PWM5ISR (Bit 2)                                       */
#define HRPWM_COM_BDUPR5_PWM5ISR_Msk      (0x4UL)                   /*!< PWM5ISR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR5_PWM5CR1_Pos      (1UL)                     /*!< PWM5CR1 (Bit 1)                                       */
#define HRPWM_COM_BDUPR5_PWM5CR1_Msk      (0x2UL)                   /*!< PWM5CR1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR5_PWM5CR0_Pos      (0UL)                     /*!< PWM5CR0 (Bit 0)                                       */
#define HRPWM_COM_BDUPR5_PWM5CR0_Msk      (0x1UL)                   /*!< PWM5CR0 (Bitfield-Mask: 0x01)                         */
/* ========================================================  BDUPR6  ========================================================= */
#define HRPWM_COM_BDUPR6_FLT6R_Pos        (29UL)                    /*!< FLT6R (Bit 29)                                        */
#define HRPWM_COM_BDUPR6_FLT6R_Msk        (0x20000000UL)            /*!< FLT6R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR6_OUT6R_Pos        (28UL)                    /*!< OUT6R (Bit 28)                                        */
#define HRPWM_COM_BDUPR6_OUT6R_Msk        (0x10000000UL)            /*!< OUT6R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR6_CAPB6CER_Pos     (27UL)                    /*!< CAPB6CER (Bit 27)                                     */
#define HRPWM_COM_BDUPR6_CAPB6CER_Msk     (0x8000000UL)             /*!< CAPB6CER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR6_CAPB6CR_Pos      (26UL)                    /*!< CAPB6CR (Bit 26)                                      */
#define HRPWM_COM_BDUPR6_CAPB6CR_Msk      (0x4000000UL)             /*!< CAPB6CR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR6_CAPA6CER_Pos     (25UL)                    /*!< CAPA6CER (Bit 25)                                     */
#define HRPWM_COM_BDUPR6_CAPA6CER_Msk     (0x2000000UL)             /*!< CAPA6CER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR6_CAPA6CR_Pos      (24UL)                    /*!< CAPA6CR (Bit 24)                                      */
#define HRPWM_COM_BDUPR6_CAPA6CR_Msk      (0x1000000UL)             /*!< CAPA6CR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR6_CHP6R_Pos        (23UL)                    /*!< CHP6R (Bit 23)                                        */
#define HRPWM_COM_BDUPR6_CHP6R_Msk        (0x800000UL)              /*!< CHP6R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR6_RST6ER_Pos       (22UL)                    /*!< RST6ER (Bit 22)                                       */
#define HRPWM_COM_BDUPR6_RST6ER_Msk       (0x400000UL)              /*!< RST6ER (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR6_RST6R_Pos        (21UL)                    /*!< RST6R (Bit 21)                                        */
#define HRPWM_COM_BDUPR6_RST6R_Msk        (0x200000UL)              /*!< RST6R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR6_EEF6R2_Pos       (20UL)                    /*!< EEF6R2 (Bit 20)                                       */
#define HRPWM_COM_BDUPR6_EEF6R2_Msk       (0x100000UL)              /*!< EEF6R2 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR6_EEF6R1_Pos       (19UL)                    /*!< EEF6R1 (Bit 19)                                       */
#define HRPWM_COM_BDUPR6_EEF6R1_Msk       (0x80000UL)               /*!< EEF6R1 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR6_EEF6R0_Pos       (18UL)                    /*!< EEF6R0 (Bit 18)                                       */
#define HRPWM_COM_BDUPR6_EEF6R0_Msk       (0x40000UL)               /*!< EEF6R0 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR6_CLR6BR_Pos       (17UL)                    /*!< CLR6BR (Bit 17)                                       */
#define HRPWM_COM_BDUPR6_CLR6BR_Msk       (0x20000UL)               /*!< CLR6BR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR6_SET6BR_Pos       (16UL)                    /*!< SET6BR (Bit 16)                                       */
#define HRPWM_COM_BDUPR6_SET6BR_Msk       (0x10000UL)               /*!< SET6BR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR6_CLR6AR_Pos       (15UL)                    /*!< CLR6AR (Bit 15)                                       */
#define HRPWM_COM_BDUPR6_CLR6AR_Msk       (0x8000UL)                /*!< CLR6AR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR6_SET6AR_Pos       (14UL)                    /*!< SET6AR (Bit 14)                                       */
#define HRPWM_COM_BDUPR6_SET6AR_Msk       (0x4000UL)                /*!< SET6AR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR6_DT6R_Pos         (13UL)                    /*!< DT6R (Bit 13)                                         */
#define HRPWM_COM_BDUPR6_DT6R_Msk         (0x2000UL)                /*!< DT6R (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BDUPR6_CAPB6R_Pos       (12UL)                    /*!< CAPB6R (Bit 12)                                       */
#define HRPWM_COM_BDUPR6_CAPB6R_Msk       (0x1000UL)                /*!< CAPB6R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR6_CAPA6R_Pos       (11UL)                    /*!< CAPA6R (Bit 11)                                       */
#define HRPWM_COM_BDUPR6_CAPA6R_Msk       (0x800UL)                 /*!< CAPA6R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR6_CMPD6R_Pos       (10UL)                    /*!< CMPD6R (Bit 10)                                       */
#define HRPWM_COM_BDUPR6_CMPD6R_Msk       (0x400UL)                 /*!< CMPD6R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR6_CMPC6R_Pos       (9UL)                     /*!< CMPC6R (Bit 9)                                        */
#define HRPWM_COM_BDUPR6_CMPC6R_Msk       (0x200UL)                 /*!< CMPC6R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR6_CMPB6R_Pos       (8UL)                     /*!< CMPB6R (Bit 8)                                        */
#define HRPWM_COM_BDUPR6_CMPB6R_Msk       (0x100UL)                 /*!< CMPB6R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR6_CMPA6R_Pos       (7UL)                     /*!< CMPA6R (Bit 7)                                        */
#define HRPWM_COM_BDUPR6_CMPA6R_Msk       (0x80UL)                  /*!< CMPA6R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR6_REP6R_Pos        (6UL)                     /*!< REP6R (Bit 6)                                         */
#define HRPWM_COM_BDUPR6_REP6R_Msk        (0x40UL)                  /*!< REP6R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR6_PER6R_Pos        (5UL)                     /*!< PER6R (Bit 5)                                         */
#define HRPWM_COM_BDUPR6_PER6R_Msk        (0x20UL)                  /*!< PER6R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR6_CNT6R_Pos        (4UL)                     /*!< CNT6R (Bit 4)                                         */
#define HRPWM_COM_BDUPR6_CNT6R_Msk        (0x10UL)                  /*!< CNT6R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR6_PWM6DIER_Pos     (3UL)                     /*!< PWM6DIER (Bit 3)                                      */
#define HRPWM_COM_BDUPR6_PWM6DIER_Msk     (0x8UL)                   /*!< PWM6DIER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR6_PWM6ISR_Pos      (2UL)                     /*!< PWM6ISR (Bit 2)                                       */
#define HRPWM_COM_BDUPR6_PWM6ISR_Msk      (0x4UL)                   /*!< PWM6ISR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR6_PWM6CR1_Pos      (1UL)                     /*!< PWM6CR1 (Bit 1)                                       */
#define HRPWM_COM_BDUPR6_PWM6CR1_Msk      (0x2UL)                   /*!< PWM6CR1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR6_PWM6CR0_Pos      (0UL)                     /*!< PWM6CR0 (Bit 0)                                       */
#define HRPWM_COM_BDUPR6_PWM6CR0_Msk      (0x1UL)                   /*!< PWM6CR0 (Bitfield-Mask: 0x01)                         */
/* ========================================================  BDUPR7  ========================================================= */
#define HRPWM_COM_BDUPR7_FLT7R_Pos        (29UL)                    /*!< FLT7R (Bit 29)                                        */
#define HRPWM_COM_BDUPR7_FLT7R_Msk        (0x20000000UL)            /*!< FLT7R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR7_OUT7R_Pos        (28UL)                    /*!< OUT7R (Bit 28)                                        */
#define HRPWM_COM_BDUPR7_OUT7R_Msk        (0x10000000UL)            /*!< OUT7R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR7_CAPB7CER_Pos     (27UL)                    /*!< CAPB7CER (Bit 27)                                     */
#define HRPWM_COM_BDUPR7_CAPB7CER_Msk     (0x8000000UL)             /*!< CAPB7CER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR7_CAPB7CR_Pos      (26UL)                    /*!< CAPB7CR (Bit 26)                                      */
#define HRPWM_COM_BDUPR7_CAPB7CR_Msk      (0x4000000UL)             /*!< CAPB7CR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR7_CAPA7CER_Pos     (25UL)                    /*!< CAPA7CER (Bit 25)                                     */
#define HRPWM_COM_BDUPR7_CAPA7CER_Msk     (0x2000000UL)             /*!< CAPA7CER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR7_CAPA7CR_Pos      (24UL)                    /*!< CAPA7CR (Bit 24)                                      */
#define HRPWM_COM_BDUPR7_CAPA7CR_Msk      (0x1000000UL)             /*!< CAPA7CR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR7_CHP7R_Pos        (23UL)                    /*!< CHP7R (Bit 23)                                        */
#define HRPWM_COM_BDUPR7_CHP7R_Msk        (0x800000UL)              /*!< CHP7R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR7_RST7ER_Pos       (22UL)                    /*!< RST7ER (Bit 22)                                       */
#define HRPWM_COM_BDUPR7_RST7ER_Msk       (0x400000UL)              /*!< RST7ER (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR7_RST7R_Pos        (21UL)                    /*!< RST7R (Bit 21)                                        */
#define HRPWM_COM_BDUPR7_RST7R_Msk        (0x200000UL)              /*!< RST7R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR7_EEF7R2_Pos       (20UL)                    /*!< EEF7R2 (Bit 20)                                       */
#define HRPWM_COM_BDUPR7_EEF7R2_Msk       (0x100000UL)              /*!< EEF7R2 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR7_EEF7R1_Pos       (19UL)                    /*!< EEF7R1 (Bit 19)                                       */
#define HRPWM_COM_BDUPR7_EEF7R1_Msk       (0x80000UL)               /*!< EEF7R1 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR7_EEF7R0_Pos       (18UL)                    /*!< EEF7R0 (Bit 18)                                       */
#define HRPWM_COM_BDUPR7_EEF7R0_Msk       (0x40000UL)               /*!< EEF7R0 (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR7_CLR7BR_Pos       (17UL)                    /*!< CLR7BR (Bit 17)                                       */
#define HRPWM_COM_BDUPR7_CLR7BR_Msk       (0x20000UL)               /*!< CLR7BR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR7_SET7BR_Pos       (16UL)                    /*!< SET7BR (Bit 16)                                       */
#define HRPWM_COM_BDUPR7_SET7BR_Msk       (0x10000UL)               /*!< SET7BR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR7_CLR7AR_Pos       (15UL)                    /*!< CLR7AR (Bit 15)                                       */
#define HRPWM_COM_BDUPR7_CLR7AR_Msk       (0x8000UL)                /*!< CLR7AR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR7_SET7AR_Pos       (14UL)                    /*!< SET7AR (Bit 14)                                       */
#define HRPWM_COM_BDUPR7_SET7AR_Msk       (0x4000UL)                /*!< SET7AR (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR7_DT7R_Pos         (13UL)                    /*!< DT7R (Bit 13)                                         */
#define HRPWM_COM_BDUPR7_DT7R_Msk         (0x2000UL)                /*!< DT7R (Bitfield-Mask: 0x01)                            */
#define HRPWM_COM_BDUPR7_CAPB7R_Pos       (12UL)                    /*!< CAPB7R (Bit 12)                                       */
#define HRPWM_COM_BDUPR7_CAPB7R_Msk       (0x1000UL)                /*!< CAPB7R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR7_CAPA7R_Pos       (11UL)                    /*!< CAPA7R (Bit 11)                                       */
#define HRPWM_COM_BDUPR7_CAPA7R_Msk       (0x800UL)                 /*!< CAPA7R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR7_CMPD7R_Pos       (10UL)                    /*!< CMPD7R (Bit 10)                                       */
#define HRPWM_COM_BDUPR7_CMPD7R_Msk       (0x400UL)                 /*!< CMPD7R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR7_CMPC7R_Pos       (9UL)                     /*!< CMPC7R (Bit 9)                                        */
#define HRPWM_COM_BDUPR7_CMPC7R_Msk       (0x200UL)                 /*!< CMPC7R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR7_CMPB7R_Pos       (8UL)                     /*!< CMPB7R (Bit 8)                                        */
#define HRPWM_COM_BDUPR7_CMPB7R_Msk       (0x100UL)                 /*!< CMPB7R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR7_CMPA7R_Pos       (7UL)                     /*!< CMPA7R (Bit 7)                                        */
#define HRPWM_COM_BDUPR7_CMPA7R_Msk       (0x80UL)                  /*!< CMPA7R (Bitfield-Mask: 0x01)                          */
#define HRPWM_COM_BDUPR7_REP7R_Pos        (6UL)                     /*!< REP7R (Bit 6)                                         */
#define HRPWM_COM_BDUPR7_REP7R_Msk        (0x40UL)                  /*!< REP7R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR7_PER7R_Pos        (5UL)                     /*!< PER7R (Bit 5)                                         */
#define HRPWM_COM_BDUPR7_PER7R_Msk        (0x20UL)                  /*!< PER7R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR7_CNT7R_Pos        (4UL)                     /*!< CNT7R (Bit 4)                                         */
#define HRPWM_COM_BDUPR7_CNT7R_Msk        (0x10UL)                  /*!< CNT7R (Bitfield-Mask: 0x01)                           */
#define HRPWM_COM_BDUPR7_PWM7DIER_Pos     (3UL)                     /*!< PWM7DIER (Bit 3)                                      */
#define HRPWM_COM_BDUPR7_PWM7DIER_Msk     (0x8UL)                   /*!< PWM7DIER (Bitfield-Mask: 0x01)                        */
#define HRPWM_COM_BDUPR7_PWM7ISR_Pos      (2UL)                     /*!< PWM7ISR (Bit 2)                                       */
#define HRPWM_COM_BDUPR7_PWM7ISR_Msk      (0x4UL)                   /*!< PWM7ISR (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR7_PWM7CR1_Pos      (1UL)                     /*!< PWM7CR1 (Bit 1)                                       */
#define HRPWM_COM_BDUPR7_PWM7CR1_Msk      (0x2UL)                   /*!< PWM7CR1 (Bitfield-Mask: 0x01)                         */
#define HRPWM_COM_BDUPR7_PWM7CR0_Pos      (0UL)                     /*!< PWM7CR0 (Bit 0)                                       */
#define HRPWM_COM_BDUPR7_PWM7CR0_Msk      (0x1UL)                   /*!< PWM7CR0 (Bitfield-Mask: 0x01)                         */
/* ========================================================  BDMWADR  ======================================================== */
#define HRPWM_COM_BDMWADR_BDMADR_Pos      (0UL)                     /*!< BDMADR (Bit 0)                                        */
#define HRPWM_COM_BDMWADR_BDMADR_Msk      (0xffffffffUL)            /*!< BDMADR (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  BDMADR  ========================================================= */
#define HRPWM_COM_BDMADR_BDMADR_Pos       (0UL)                     /*!< BDMADR (Bit 0)                                        */
#define HRPWM_COM_BDMADR_BDMADR_Msk       (0xffffffffUL)            /*!< BDMADR (Bitfield-Mask: 0xffffffff)                    */


/* =========================================================================================================================== */
/* ================                                         HRPWM_MST                                         ================ */
/* =========================================================================================================================== */

/* =========================================================  MCR0  ========================================================== */
#define HRPWM_MST_MCR0_BRSTDMA_Pos        (30UL)                    /*!< BRSTDMA (Bit 30)                                      */
#define HRPWM_MST_MCR0_BRSTDMA_Msk        (0xc0000000UL)            /*!< BRSTDMA (Bitfield-Mask: 0x03)                         */
#define HRPWM_MST_MCR0_MREPU_Pos          (27UL)                    /*!< MREPU (Bit 27)                                        */
#define HRPWM_MST_MCR0_MREPU_Msk          (0x8000000UL)             /*!< MREPU (Bitfield-Mask: 0x01)                           */
#define HRPWM_MST_MCR0_MRSTU_Pos          (26UL)                    /*!< MRSTU (Bit 26)                                        */
#define HRPWM_MST_MCR0_MRSTU_Msk          (0x4000000UL)             /*!< MRSTU (Bitfield-Mask: 0x01)                           */
#define HRPWM_MST_MCR0_PREEN_Pos          (25UL)                    /*!< PREEN (Bit 25)                                        */
#define HRPWM_MST_MCR0_PREEN_Msk          (0x2000000UL)             /*!< PREEN (Bitfield-Mask: 0x01)                           */
#define HRPWM_MST_MCR0_DACSYNC_Pos        (23UL)                    /*!< DACSYNC (Bit 23)                                      */
#define HRPWM_MST_MCR0_DACSYNC_Msk        (0x1800000UL)             /*!< DACSYNC (Bitfield-Mask: 0x03)                         */
#define HRPWM_MST_MCR0_SYNCOUTSRC_Pos     (14UL)                    /*!< SYNCOUTSRC (Bit 14)                                   */
#define HRPWM_MST_MCR0_SYNCOUTSRC_Msk     (0xc000UL)                /*!< SYNCOUTSRC (Bitfield-Mask: 0x03)                      */
#define HRPWM_MST_MCR0_SYNCOUTEN_Pos      (13UL)                    /*!< SYNCOUTEN (Bit 13)                                    */
#define HRPWM_MST_MCR0_SYNCOUTEN_Msk      (0x2000UL)                /*!< SYNCOUTEN (Bitfield-Mask: 0x01)                       */
#define HRPWM_MST_MCR0_SYNCOUTPOL_Pos     (12UL)                    /*!< SYNCOUTPOL (Bit 12)                                   */
#define HRPWM_MST_MCR0_SYNCOUTPOL_Msk     (0x1000UL)                /*!< SYNCOUTPOL (Bitfield-Mask: 0x01)                      */
#define HRPWM_MST_MCR0_SYNCSTRTM_Pos      (11UL)                    /*!< SYNCSTRTM (Bit 11)                                    */
#define HRPWM_MST_MCR0_SYNCSTRTM_Msk      (0x800UL)                 /*!< SYNCSTRTM (Bitfield-Mask: 0x01)                       */
#define HRPWM_MST_MCR0_SYNCRSTM_Pos       (10UL)                    /*!< SYNCRSTM (Bit 10)                                     */
#define HRPWM_MST_MCR0_SYNCRSTM_Msk       (0x400UL)                 /*!< SYNCRSTM (Bitfield-Mask: 0x01)                        */
#define HRPWM_MST_MCR0_SYNCINEN_Pos       (9UL)                     /*!< SYNCINEN (Bit 9)                                      */
#define HRPWM_MST_MCR0_SYNCINEN_Msk       (0x200UL)                 /*!< SYNCINEN (Bitfield-Mask: 0x01)                        */
#define HRPWM_MST_MCR0_SYNCINSRC_Pos      (8UL)                     /*!< SYNCINSRC (Bit 8)                                     */
#define HRPWM_MST_MCR0_SYNCINSRC_Msk      (0x100UL)                 /*!< SYNCINSRC (Bitfield-Mask: 0x01)                       */
#define HRPWM_MST_MCR0_INTLVD_Pos         (6UL)                     /*!< INTLVD (Bit 6)                                        */
#define HRPWM_MST_MCR0_INTLVD_Msk         (0xc0UL)                  /*!< INTLVD (Bitfield-Mask: 0x03)                          */
#define HRPWM_MST_MCR0_HALF_Pos           (5UL)                     /*!< HALF (Bit 5)                                          */
#define HRPWM_MST_MCR0_HALF_Msk           (0x20UL)                  /*!< HALF (Bitfield-Mask: 0x01)                            */
#define HRPWM_MST_MCR0_RETRIG_Pos         (4UL)                     /*!< RETRIG (Bit 4)                                        */
#define HRPWM_MST_MCR0_RETRIG_Msk         (0x10UL)                  /*!< RETRIG (Bitfield-Mask: 0x01)                          */
#define HRPWM_MST_MCR0_CONT_Pos           (3UL)                     /*!< CONT (Bit 3)                                          */
#define HRPWM_MST_MCR0_CONT_Msk           (0x8UL)                   /*!< CONT (Bitfield-Mask: 0x01)                            */
#define HRPWM_MST_MCR0_CKPSC_Pos          (0UL)                     /*!< CKPSC (Bit 0)                                         */
#define HRPWM_MST_MCR0_CKPSC_Msk          (0x7UL)                   /*!< CKPSC (Bitfield-Mask: 0x07)                           */
/* =========================================================  MCR1  ========================================================== */
#define HRPWM_MST_MCR1_BDMADIS_Pos        (31UL)                    /*!< BDMADIS (Bit 31)                                      */
#define HRPWM_MST_MCR1_BDMADIS_Msk        (0x80000000UL)            /*!< BDMADIS (Bitfield-Mask: 0x01)                         */
#define HRPWM_MST_MCR1_CEN7_Pos           (24UL)                    /*!< CEN7 (Bit 24)                                         */
#define HRPWM_MST_MCR1_CEN7_Msk           (0x1000000UL)             /*!< CEN7 (Bitfield-Mask: 0x01)                            */
#define HRPWM_MST_MCR1_CEN6_Pos           (23UL)                    /*!< CEN6 (Bit 23)                                         */
#define HRPWM_MST_MCR1_CEN6_Msk           (0x800000UL)              /*!< CEN6 (Bitfield-Mask: 0x01)                            */
#define HRPWM_MST_MCR1_CEN5_Pos           (22UL)                    /*!< CEN5 (Bit 22)                                         */
#define HRPWM_MST_MCR1_CEN5_Msk           (0x400000UL)              /*!< CEN5 (Bitfield-Mask: 0x01)                            */
#define HRPWM_MST_MCR1_CEN4_Pos           (21UL)                    /*!< CEN4 (Bit 21)                                         */
#define HRPWM_MST_MCR1_CEN4_Msk           (0x200000UL)              /*!< CEN4 (Bitfield-Mask: 0x01)                            */
#define HRPWM_MST_MCR1_CEN3_Pos           (20UL)                    /*!< CEN3 (Bit 20)                                         */
#define HRPWM_MST_MCR1_CEN3_Msk           (0x100000UL)              /*!< CEN3 (Bitfield-Mask: 0x01)                            */
#define HRPWM_MST_MCR1_CEN2_Pos           (19UL)                    /*!< CEN2 (Bit 19)                                         */
#define HRPWM_MST_MCR1_CEN2_Msk           (0x80000UL)               /*!< CEN2 (Bitfield-Mask: 0x01)                            */
#define HRPWM_MST_MCR1_CEN1_Pos           (18UL)                    /*!< CEN1 (Bit 18)                                         */
#define HRPWM_MST_MCR1_CEN1_Msk           (0x40000UL)               /*!< CEN1 (Bitfield-Mask: 0x01)                            */
#define HRPWM_MST_MCR1_CEN0_Pos           (17UL)                    /*!< CEN0 (Bit 17)                                         */
#define HRPWM_MST_MCR1_CEN0_Msk           (0x20000UL)               /*!< CEN0 (Bitfield-Mask: 0x01)                            */
#define HRPWM_MST_MCR1_MCEN_Pos           (16UL)                    /*!< MCEN (Bit 16)                                         */
#define HRPWM_MST_MCR1_MCEN_Msk           (0x10000UL)               /*!< MCEN (Bitfield-Mask: 0x01)                            */
/* =========================================================  MISR  ========================================================== */
#define HRPWM_MST_MISR_MREP_Pos           (8UL)                     /*!< MREP (Bit 8)                                          */
#define HRPWM_MST_MISR_MREP_Msk           (0x100UL)                 /*!< MREP (Bitfield-Mask: 0x01)                            */
#define HRPWM_MST_MISR_MRST_Pos           (7UL)                     /*!< MRST (Bit 7)                                          */
#define HRPWM_MST_MISR_MRST_Msk           (0x80UL)                  /*!< MRST (Bitfield-Mask: 0x01)                            */
#define HRPWM_MST_MISR_MUPD_Pos           (6UL)                     /*!< MUPD (Bit 6)                                          */
#define HRPWM_MST_MISR_MUPD_Msk           (0x40UL)                  /*!< MUPD (Bitfield-Mask: 0x01)                            */
#define HRPWM_MST_MISR_SYNC_Pos           (5UL)                     /*!< SYNC (Bit 5)                                          */
#define HRPWM_MST_MISR_SYNC_Msk           (0x20UL)                  /*!< SYNC (Bitfield-Mask: 0x01)                            */
#define HRPWM_MST_MISR_MPER_Pos           (4UL)                     /*!< MPER (Bit 4)                                          */
#define HRPWM_MST_MISR_MPER_Msk           (0x10UL)                  /*!< MPER (Bitfield-Mask: 0x01)                            */
#define HRPWM_MST_MISR_MCMPD_Pos          (3UL)                     /*!< MCMPD (Bit 3)                                         */
#define HRPWM_MST_MISR_MCMPD_Msk          (0x8UL)                   /*!< MCMPD (Bitfield-Mask: 0x01)                           */
#define HRPWM_MST_MISR_MCMPC_Pos          (2UL)                     /*!< MCMPC (Bit 2)                                         */
#define HRPWM_MST_MISR_MCMPC_Msk          (0x4UL)                   /*!< MCMPC (Bitfield-Mask: 0x01)                           */
#define HRPWM_MST_MISR_MCMPB_Pos          (1UL)                     /*!< MCMPB (Bit 1)                                         */
#define HRPWM_MST_MISR_MCMPB_Msk          (0x2UL)                   /*!< MCMPB (Bitfield-Mask: 0x01)                           */
#define HRPWM_MST_MISR_MCMPA_Pos          (0UL)                     /*!< MCMPA (Bit 0)                                         */
#define HRPWM_MST_MISR_MCMPA_Msk          (0x1UL)                   /*!< MCMPA (Bitfield-Mask: 0x01)                           */
/* =========================================================  MDIER  ========================================================= */
#define HRPWM_MST_MDIER_MREPDE_Pos        (24UL)                    /*!< MREPDE (Bit 24)                                       */
#define HRPWM_MST_MDIER_MREPDE_Msk        (0x1000000UL)             /*!< MREPDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_MST_MDIER_MRSTDE_Pos        (23UL)                    /*!< MRSTDE (Bit 23)                                       */
#define HRPWM_MST_MDIER_MRSTDE_Msk        (0x800000UL)              /*!< MRSTDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_MST_MDIER_MUPDDE_Pos        (22UL)                    /*!< MUPDDE (Bit 22)                                       */
#define HRPWM_MST_MDIER_MUPDDE_Msk        (0x400000UL)              /*!< MUPDDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_MST_MDIER_SYNCDE_Pos        (21UL)                    /*!< SYNCDE (Bit 21)                                       */
#define HRPWM_MST_MDIER_SYNCDE_Msk        (0x200000UL)              /*!< SYNCDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_MST_MDIER_MPERDE_Pos        (20UL)                    /*!< MPERDE (Bit 20)                                       */
#define HRPWM_MST_MDIER_MPERDE_Msk        (0x100000UL)              /*!< MPERDE (Bitfield-Mask: 0x01)                          */
#define HRPWM_MST_MDIER_MCMPDDE_Pos       (19UL)                    /*!< MCMPDDE (Bit 19)                                      */
#define HRPWM_MST_MDIER_MCMPDDE_Msk       (0x80000UL)               /*!< MCMPDDE (Bitfield-Mask: 0x01)                         */
#define HRPWM_MST_MDIER_MCMPCDE_Pos       (18UL)                    /*!< MCMPCDE (Bit 18)                                      */
#define HRPWM_MST_MDIER_MCMPCDE_Msk       (0x40000UL)               /*!< MCMPCDE (Bitfield-Mask: 0x01)                         */
#define HRPWM_MST_MDIER_MCMPBDE_Pos       (17UL)                    /*!< MCMPBDE (Bit 17)                                      */
#define HRPWM_MST_MDIER_MCMPBDE_Msk       (0x20000UL)               /*!< MCMPBDE (Bitfield-Mask: 0x01)                         */
#define HRPWM_MST_MDIER_MCMPADE_Pos       (16UL)                    /*!< MCMPADE (Bit 16)                                      */
#define HRPWM_MST_MDIER_MCMPADE_Msk       (0x10000UL)               /*!< MCMPADE (Bitfield-Mask: 0x01)                         */
#define HRPWM_MST_MDIER_MREPIE_Pos        (8UL)                     /*!< MREPIE (Bit 8)                                        */
#define HRPWM_MST_MDIER_MREPIE_Msk        (0x100UL)                 /*!< MREPIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_MST_MDIER_MRSTIE_Pos        (7UL)                     /*!< MRSTIE (Bit 7)                                        */
#define HRPWM_MST_MDIER_MRSTIE_Msk        (0x80UL)                  /*!< MRSTIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_MST_MDIER_MUPDIE_Pos        (6UL)                     /*!< MUPDIE (Bit 6)                                        */
#define HRPWM_MST_MDIER_MUPDIE_Msk        (0x40UL)                  /*!< MUPDIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_MST_MDIER_SYNCIE_Pos        (5UL)                     /*!< SYNCIE (Bit 5)                                        */
#define HRPWM_MST_MDIER_SYNCIE_Msk        (0x20UL)                  /*!< SYNCIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_MST_MDIER_MPERIE_Pos        (4UL)                     /*!< MPERIE (Bit 4)                                        */
#define HRPWM_MST_MDIER_MPERIE_Msk        (0x10UL)                  /*!< MPERIE (Bitfield-Mask: 0x01)                          */
#define HRPWM_MST_MDIER_MCMPDIE_Pos       (3UL)                     /*!< MCMPDIE (Bit 3)                                       */
#define HRPWM_MST_MDIER_MCMPDIE_Msk       (0x8UL)                   /*!< MCMPDIE (Bitfield-Mask: 0x01)                         */
#define HRPWM_MST_MDIER_MCMPCIE_Pos       (2UL)                     /*!< MCMPCIE (Bit 2)                                       */
#define HRPWM_MST_MDIER_MCMPCIE_Msk       (0x4UL)                   /*!< MCMPCIE (Bitfield-Mask: 0x01)                         */
#define HRPWM_MST_MDIER_MCMPBIE_Pos       (1UL)                     /*!< MCMPBIE (Bit 1)                                       */
#define HRPWM_MST_MDIER_MCMPBIE_Msk       (0x2UL)                   /*!< MCMPBIE (Bitfield-Mask: 0x01)                         */
#define HRPWM_MST_MDIER_MCMPAIE_Pos       (0UL)                     /*!< MCMPAIE (Bit 0)                                       */
#define HRPWM_MST_MDIER_MCMPAIE_Msk       (0x1UL)                   /*!< MCMPAIE (Bitfield-Mask: 0x01)                         */
/* =========================================================  MCNTR  ========================================================= */
#define HRPWM_MST_MCNTR_CNTWR_Pos         (19UL)                    /*!< CNTWR (Bit 19)                                        */
#define HRPWM_MST_MCNTR_CNTWR_Msk         (0x80000UL)               /*!< CNTWR (Bitfield-Mask: 0x01)                           */
#define HRPWM_MST_MCNTR_CNTRD_Pos         (18UL)                    /*!< CNTRD (Bit 18)                                        */
#define HRPWM_MST_MCNTR_CNTRD_Msk         (0x40000UL)               /*!< CNTRD (Bitfield-Mask: 0x01)                           */
#define HRPWM_MST_MCNTR_MCNT_Pos          (0UL)                     /*!< MCNT (Bit 0)                                          */
#define HRPWM_MST_MCNTR_MCNT_Msk          (0xffffUL)                /*!< MCNT (Bitfield-Mask: 0xffff)                          */
/* =========================================================  MPER  ========================================================== */
#define HRPWM_MST_MPER_MPER_Pos           (0UL)                     /*!< MPER (Bit 0)                                          */
#define HRPWM_MST_MPER_MPER_Msk           (0xffffUL)                /*!< MPER (Bitfield-Mask: 0xffff)                          */
/* =========================================================  MREP  ========================================================== */
#define HRPWM_MST_MREP_MREP_Pos           (0UL)                     /*!< MREP (Bit 0)                                          */
#define HRPWM_MST_MREP_MREP_Msk           (0xffUL)                  /*!< MREP (Bitfield-Mask: 0xff)                            */
/* ========================================================  MCMPAR  ========================================================= */
#define HRPWM_MST_MCMPAR_MCMPA_Pos        (0UL)                     /*!< MCMPA (Bit 0)                                         */
#define HRPWM_MST_MCMPAR_MCMPA_Msk        (0xffffUL)                /*!< MCMPA (Bitfield-Mask: 0xffff)                         */
/* ========================================================  MCMPBR  ========================================================= */
#define HRPWM_MST_MCMPBR_MCMPB_Pos        (0UL)                     /*!< MCMPB (Bit 0)                                         */
#define HRPWM_MST_MCMPBR_MCMPB_Msk        (0xffffUL)                /*!< MCMPB (Bitfield-Mask: 0xffff)                         */
/* ========================================================  MCMPCR  ========================================================= */
#define HRPWM_MST_MCMPCR_MCMPC_Pos        (0UL)                     /*!< MCMPC (Bit 0)                                         */
#define HRPWM_MST_MCMPCR_MCMPC_Msk        (0xffffUL)                /*!< MCMPC (Bitfield-Mask: 0xffff)                         */
/* ========================================================  MCMPDR  ========================================================= */
#define HRPWM_MST_MCMPDR_MCMPD_Pos        (0UL)                     /*!< MCMPD (Bit 0)                                         */
#define HRPWM_MST_MCMPDR_MCMPD_Msk        (0xffffUL)                /*!< MCMPD (Bitfield-Mask: 0xffff)                         */
/* ========================================================  MDMAUR  ========================================================= */
#define HRPWM_MST_MDMAUR_MCMPDR_Pos       (10UL)                    /*!< MCMPDR (Bit 10)                                       */
#define HRPWM_MST_MDMAUR_MCMPDR_Msk       (0x400UL)                 /*!< MCMPDR (Bitfield-Mask: 0x01)                          */
#define HRPWM_MST_MDMAUR_MCMPCR_Pos       (9UL)                     /*!< MCMPCR (Bit 9)                                        */
#define HRPWM_MST_MDMAUR_MCMPCR_Msk       (0x200UL)                 /*!< MCMPCR (Bitfield-Mask: 0x01)                          */
#define HRPWM_MST_MDMAUR_MCMPBR_Pos       (8UL)                     /*!< MCMPBR (Bit 8)                                        */
#define HRPWM_MST_MDMAUR_MCMPBR_Msk       (0x100UL)                 /*!< MCMPBR (Bitfield-Mask: 0x01)                          */
#define HRPWM_MST_MDMAUR_MCMPAR_Pos       (7UL)                     /*!< MCMPAR (Bit 7)                                        */
#define HRPWM_MST_MDMAUR_MCMPAR_Msk       (0x80UL)                  /*!< MCMPAR (Bitfield-Mask: 0x01)                          */
#define HRPWM_MST_MDMAUR_MREP_Pos         (6UL)                     /*!< MREP (Bit 6)                                          */
#define HRPWM_MST_MDMAUR_MREP_Msk         (0x40UL)                  /*!< MREP (Bitfield-Mask: 0x01)                            */
#define HRPWM_MST_MDMAUR_MPER_Pos         (5UL)                     /*!< MPER (Bit 5)                                          */
#define HRPWM_MST_MDMAUR_MPER_Msk         (0x20UL)                  /*!< MPER (Bitfield-Mask: 0x01)                            */
#define HRPWM_MST_MDMAUR_MCNTR_Pos        (4UL)                     /*!< MCNTR (Bit 4)                                         */
#define HRPWM_MST_MDMAUR_MCNTR_Msk        (0x10UL)                  /*!< MCNTR (Bitfield-Mask: 0x01)                           */
#define HRPWM_MST_MDMAUR_MDIER_Pos        (3UL)                     /*!< MDIER (Bit 3)                                         */
#define HRPWM_MST_MDMAUR_MDIER_Msk        (0x8UL)                   /*!< MDIER (Bitfield-Mask: 0x01)                           */
#define HRPWM_MST_MDMAUR_MISR_Pos         (2UL)                     /*!< MISR (Bit 2)                                          */
#define HRPWM_MST_MDMAUR_MISR_Msk         (0x4UL)                   /*!< MISR (Bitfield-Mask: 0x01)                            */
#define HRPWM_MST_MDMAUR_MCR1_Pos         (1UL)                     /*!< MCR1 (Bit 1)                                          */
#define HRPWM_MST_MDMAUR_MCR1_Msk         (0x2UL)                   /*!< MCR1 (Bitfield-Mask: 0x01)                            */
#define HRPWM_MST_MDMAUR_MCR0_Pos         (0UL)                     /*!< MCR0 (Bit 0)                                          */
#define HRPWM_MST_MDMAUR_MCR0_Msk         (0x1UL)                   /*!< MCR0 (Bitfield-Mask: 0x01)                            */
/* ========================================================  MDMADR  ========================================================= */
#define HRPWM_MST_MDMADR_MDMADR_Pos       (0UL)                     /*!< MDMADR (Bit 0)                                        */
#define HRPWM_MST_MDMADR_MDMADR_Msk       (0xffffffffUL)            /*!< MDMADR (Bitfield-Mask: 0xffffffff)                    */


/* =========================================================================================================================== */
/* ================                                           TMR3                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define TMR3_CR0_TI0S_Pos                 (10UL)                    /*!< TI0S (Bit 10)                                         */
#define TMR3_CR0_TI0S_Msk                 (0x400UL)                 /*!< TI0S (Bitfield-Mask: 0x01)                            */
#define TMR3_CR0_DCD_Pos                  (8UL)                     /*!< DCD (Bit 8)                                           */
#define TMR3_CR0_DCD_Msk                  (0x300UL)                 /*!< DCD (Bitfield-Mask: 0x03)                             */
#define TMR3_CR0_ARE_Pos                  (7UL)                     /*!< ARE (Bit 7)                                           */
#define TMR3_CR0_ARE_Msk                  (0x80UL)                  /*!< ARE (Bitfield-Mask: 0x01)                             */
#define TMR3_CR0_CMS_Pos                  (5UL)                     /*!< CMS (Bit 5)                                           */
#define TMR3_CR0_CMS_Msk                  (0x60UL)                  /*!< CMS (Bitfield-Mask: 0x03)                             */
#define TMR3_CR0_DIR_Pos                  (4UL)                     /*!< DIR (Bit 4)                                           */
#define TMR3_CR0_DIR_Msk                  (0x10UL)                  /*!< DIR (Bitfield-Mask: 0x01)                             */
#define TMR3_CR0_OPM_Pos                  (3UL)                     /*!< OPM (Bit 3)                                           */
#define TMR3_CR0_OPM_Msk                  (0x8UL)                   /*!< OPM (Bitfield-Mask: 0x01)                             */
#define TMR3_CR0_URS_Pos                  (2UL)                     /*!< URS (Bit 2)                                           */
#define TMR3_CR0_URS_Msk                  (0x4UL)                   /*!< URS (Bitfield-Mask: 0x01)                             */
#define TMR3_CR0_UDIS_Pos                 (1UL)                     /*!< UDIS (Bit 1)                                          */
#define TMR3_CR0_UDIS_Msk                 (0x2UL)                   /*!< UDIS (Bitfield-Mask: 0x01)                            */
#define TMR3_CR0_CEN_Pos                  (0UL)                     /*!< CEN (Bit 0)                                           */
#define TMR3_CR0_CEN_Msk                  (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  CR1  ========================================================== */
#define TMR3_CR1_MMS_Pos                  (0UL)                     /*!< MMS (Bit 0)                                           */
#define TMR3_CR1_MMS_Msk                  (0x7UL)                   /*!< MMS (Bitfield-Mask: 0x07)                             */
/* ==========================================================  SCR  ========================================================== */
#define TMR3_SCR_EE_Pos                   (22UL)                    /*!< EE (Bit 22)                                           */
#define TMR3_SCR_EE_Msk                   (0x400000UL)              /*!< EE (Bitfield-Mask: 0x01)                              */
#define TMR3_SCR_EMS_Pos                  (20UL)                    /*!< EMS (Bit 20)                                          */
#define TMR3_SCR_EMS_Msk                  (0x300000UL)              /*!< EMS (Bitfield-Mask: 0x03)                             */
#define TMR3_SCR_EFS_Pos                  (16UL)                    /*!< EFS (Bit 16)                                          */
#define TMR3_SCR_EFS_Msk                  (0xf0000UL)               /*!< EFS (Bitfield-Mask: 0x0f)                             */
#define TMR3_SCR_TS_Pos                   (8UL)                     /*!< TS (Bit 8)                                            */
#define TMR3_SCR_TS_Msk                   (0x1f00UL)                /*!< TS (Bitfield-Mask: 0x1f)                              */
#define TMR3_SCR_SMS_Pos                  (0UL)                     /*!< SMS (Bit 0)                                           */
#define TMR3_SCR_SMS_Msk                  (0xfUL)                   /*!< SMS (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  IER  ========================================================== */
#define TMR3_IER_TIE_Pos                  (10UL)                    /*!< TIE (Bit 10)                                          */
#define TMR3_IER_TIE_Msk                  (0x400UL)                 /*!< TIE (Bitfield-Mask: 0x01)                             */
#define TMR3_IER_OVIE_Pos                 (9UL)                     /*!< OVIE (Bit 9)                                          */
#define TMR3_IER_OVIE_Msk                 (0x200UL)                 /*!< OVIE (Bitfield-Mask: 0x01)                            */
#define TMR3_IER_UIE_Pos                  (8UL)                     /*!< UIE (Bit 8)                                           */
#define TMR3_IER_UIE_Msk                  (0x100UL)                 /*!< UIE (Bitfield-Mask: 0x01)                             */
#define TMR3_IER_C3OIE_Pos                (7UL)                     /*!< C3OIE (Bit 7)                                         */
#define TMR3_IER_C3OIE_Msk                (0x80UL)                  /*!< C3OIE (Bitfield-Mask: 0x01)                           */
#define TMR3_IER_C3MIE_Pos                (6UL)                     /*!< C3MIE (Bit 6)                                         */
#define TMR3_IER_C3MIE_Msk                (0x40UL)                  /*!< C3MIE (Bitfield-Mask: 0x01)                           */
#define TMR3_IER_C2OIE_Pos                (5UL)                     /*!< C2OIE (Bit 5)                                         */
#define TMR3_IER_C2OIE_Msk                (0x20UL)                  /*!< C2OIE (Bitfield-Mask: 0x01)                           */
#define TMR3_IER_C2MIE_Pos                (4UL)                     /*!< C2MIE (Bit 4)                                         */
#define TMR3_IER_C2MIE_Msk                (0x10UL)                  /*!< C2MIE (Bitfield-Mask: 0x01)                           */
#define TMR3_IER_C1OIE_Pos                (3UL)                     /*!< C1OIE (Bit 3)                                         */
#define TMR3_IER_C1OIE_Msk                (0x8UL)                   /*!< C1OIE (Bitfield-Mask: 0x01)                           */
#define TMR3_IER_C1MIE_Pos                (2UL)                     /*!< C1MIE (Bit 2)                                         */
#define TMR3_IER_C1MIE_Msk                (0x4UL)                   /*!< C1MIE (Bitfield-Mask: 0x01)                           */
#define TMR3_IER_C0OIE_Pos                (1UL)                     /*!< C0OIE (Bit 1)                                         */
#define TMR3_IER_C0OIE_Msk                (0x2UL)                   /*!< C0OIE (Bitfield-Mask: 0x01)                           */
#define TMR3_IER_C0MIE_Pos                (0UL)                     /*!< C0MIE (Bit 0)                                         */
#define TMR3_IER_C0MIE_Msk                (0x1UL)                   /*!< C0MIE (Bitfield-Mask: 0x01)                           */
/* ==========================================================  SR  =========================================================== */
#define TMR3_SR_TIF_Pos                   (10UL)                    /*!< TIF (Bit 10)                                          */
#define TMR3_SR_TIF_Msk                   (0x400UL)                 /*!< TIF (Bitfield-Mask: 0x01)                             */
#define TMR3_SR_OVIF_Pos                  (9UL)                     /*!< OVIF (Bit 9)                                          */
#define TMR3_SR_OVIF_Msk                  (0x200UL)                 /*!< OVIF (Bitfield-Mask: 0x01)                            */
#define TMR3_SR_UIF_Pos                   (8UL)                     /*!< UIF (Bit 8)                                           */
#define TMR3_SR_UIF_Msk                   (0x100UL)                 /*!< UIF (Bitfield-Mask: 0x01)                             */
#define TMR3_SR_CC3OIF_Pos                (7UL)                     /*!< CC3OIF (Bit 7)                                        */
#define TMR3_SR_CC3OIF_Msk                (0x80UL)                  /*!< CC3OIF (Bitfield-Mask: 0x01)                          */
#define TMR3_SR_CC3MIF_Pos                (6UL)                     /*!< CC3MIF (Bit 6)                                        */
#define TMR3_SR_CC3MIF_Msk                (0x40UL)                  /*!< CC3MIF (Bitfield-Mask: 0x01)                          */
#define TMR3_SR_CC2OIF_Pos                (5UL)                     /*!< CC2OIF (Bit 5)                                        */
#define TMR3_SR_CC2OIF_Msk                (0x20UL)                  /*!< CC2OIF (Bitfield-Mask: 0x01)                          */
#define TMR3_SR_CC2MIF_Pos                (4UL)                     /*!< CC2MIF (Bit 4)                                        */
#define TMR3_SR_CC2MIF_Msk                (0x10UL)                  /*!< CC2MIF (Bitfield-Mask: 0x01)                          */
#define TMR3_SR_CC1OIF_Pos                (3UL)                     /*!< CC1OIF (Bit 3)                                        */
#define TMR3_SR_CC1OIF_Msk                (0x8UL)                   /*!< CC1OIF (Bitfield-Mask: 0x01)                          */
#define TMR3_SR_CC1MIF_Pos                (2UL)                     /*!< CC1MIF (Bit 2)                                        */
#define TMR3_SR_CC1MIF_Msk                (0x4UL)                   /*!< CC1MIF (Bitfield-Mask: 0x01)                          */
#define TMR3_SR_CC0OIF_Pos                (1UL)                     /*!< CC0OIF (Bit 1)                                        */
#define TMR3_SR_CC0OIF_Msk                (0x2UL)                   /*!< CC0OIF (Bitfield-Mask: 0x01)                          */
#define TMR3_SR_CC0MIF_Pos                (0UL)                     /*!< CC0MIF (Bit 0)                                        */
#define TMR3_SR_CC0MIF_Msk                (0x1UL)                   /*!< CC0MIF (Bitfield-Mask: 0x01)                          */
/* ==========================================================  UGR  ========================================================== */
#define TMR3_UGR_CC3UG_Pos                (7UL)                     /*!< CC3UG (Bit 7)                                         */
#define TMR3_UGR_CC3UG_Msk                (0x80UL)                  /*!< CC3UG (Bitfield-Mask: 0x01)                           */
#define TMR3_UGR_CC2UG_Pos                (6UL)                     /*!< CC2UG (Bit 6)                                         */
#define TMR3_UGR_CC2UG_Msk                (0x40UL)                  /*!< CC2UG (Bitfield-Mask: 0x01)                           */
#define TMR3_UGR_CC1UG_Pos                (5UL)                     /*!< CC1UG (Bit 5)                                         */
#define TMR3_UGR_CC1UG_Msk                (0x20UL)                  /*!< CC1UG (Bitfield-Mask: 0x01)                           */
#define TMR3_UGR_CC0UG_Pos                (4UL)                     /*!< CC0UG (Bit 4)                                         */
#define TMR3_UGR_CC0UG_Msk                (0x10UL)                  /*!< CC0UG (Bitfield-Mask: 0x01)                           */
#define TMR3_UGR_TG_Pos                   (1UL)                     /*!< TG (Bit 1)                                            */
#define TMR3_UGR_TG_Msk                   (0x2UL)                   /*!< TG (Bitfield-Mask: 0x01)                              */
#define TMR3_UGR_UG_Pos                   (0UL)                     /*!< UG (Bit 0)                                            */
#define TMR3_UGR_UG_Msk                   (0x1UL)                   /*!< UG (Bitfield-Mask: 0x01)                              */
/* =========================================================  CCMR  ========================================================== */
#define TMR3_CCMR_OC3M_Pos                (28UL)                    /*!< OC3M (Bit 28)                                         */
#define TMR3_CCMR_OC3M_Msk                (0xf0000000UL)            /*!< OC3M (Bitfield-Mask: 0x0f)                            */
#define TMR3_CCMR_CC3PE_Pos               (26UL)                    /*!< CC3PE (Bit 26)                                        */
#define TMR3_CCMR_CC3PE_Msk               (0xc000000UL)             /*!< CC3PE (Bitfield-Mask: 0x03)                           */
#define TMR3_CCMR_CC3S_Pos                (24UL)                    /*!< CC3S (Bit 24)                                         */
#define TMR3_CCMR_CC3S_Msk                (0x3000000UL)             /*!< CC3S (Bitfield-Mask: 0x03)                            */
#define TMR3_CCMR_OC2M_Pos                (20UL)                    /*!< OC2M (Bit 20)                                         */
#define TMR3_CCMR_OC2M_Msk                (0xf00000UL)              /*!< OC2M (Bitfield-Mask: 0x0f)                            */
#define TMR3_CCMR_CC2PE_Pos               (18UL)                    /*!< CC2PE (Bit 18)                                        */
#define TMR3_CCMR_CC2PE_Msk               (0xc0000UL)               /*!< CC2PE (Bitfield-Mask: 0x03)                           */
#define TMR3_CCMR_CC2S_Pos                (16UL)                    /*!< CC2S (Bit 16)                                         */
#define TMR3_CCMR_CC2S_Msk                (0x30000UL)               /*!< CC2S (Bitfield-Mask: 0x03)                            */
#define TMR3_CCMR_OC1M_Pos                (12UL)                    /*!< OC1M (Bit 12)                                         */
#define TMR3_CCMR_OC1M_Msk                (0xf000UL)                /*!< OC1M (Bitfield-Mask: 0x0f)                            */
#define TMR3_CCMR_CC1PE_Pos               (10UL)                    /*!< CC1PE (Bit 10)                                        */
#define TMR3_CCMR_CC1PE_Msk               (0xc00UL)                 /*!< CC1PE (Bitfield-Mask: 0x03)                           */
#define TMR3_CCMR_CC1S_Pos                (8UL)                     /*!< CC1S (Bit 8)                                          */
#define TMR3_CCMR_CC1S_Msk                (0x300UL)                 /*!< CC1S (Bitfield-Mask: 0x03)                            */
#define TMR3_CCMR_OC0M_Pos                (4UL)                     /*!< OC0M (Bit 4)                                          */
#define TMR3_CCMR_OC0M_Msk                (0xf0UL)                  /*!< OC0M (Bitfield-Mask: 0x0f)                            */
#define TMR3_CCMR_CC0PE_Pos               (2UL)                     /*!< CC0PE (Bit 2)                                         */
#define TMR3_CCMR_CC0PE_Msk               (0xcUL)                   /*!< CC0PE (Bitfield-Mask: 0x03)                           */
#define TMR3_CCMR_CC0S_Pos                (0UL)                     /*!< CC0S (Bit 0)                                          */
#define TMR3_CCMR_CC0S_Msk                (0x3UL)                   /*!< CC0S (Bitfield-Mask: 0x03)                            */
/* =========================================================  CCER  ========================================================== */
#define TMR3_CCER_CC3P_Pos                (14UL)                    /*!< CC3P (Bit 14)                                         */
#define TMR3_CCER_CC3P_Msk                (0xc000UL)                /*!< CC3P (Bitfield-Mask: 0x03)                            */
#define TMR3_CCER_CC3E_Pos                (12UL)                    /*!< CC3E (Bit 12)                                         */
#define TMR3_CCER_CC3E_Msk                (0x1000UL)                /*!< CC3E (Bitfield-Mask: 0x01)                            */
#define TMR3_CCER_CC2P_Pos                (10UL)                    /*!< CC2P (Bit 10)                                         */
#define TMR3_CCER_CC2P_Msk                (0xc00UL)                 /*!< CC2P (Bitfield-Mask: 0x03)                            */
#define TMR3_CCER_CC2E_Pos                (8UL)                     /*!< CC2E (Bit 8)                                          */
#define TMR3_CCER_CC2E_Msk                (0x100UL)                 /*!< CC2E (Bitfield-Mask: 0x01)                            */
#define TMR3_CCER_CC1P_Pos                (6UL)                     /*!< CC1P (Bit 6)                                          */
#define TMR3_CCER_CC1P_Msk                (0xc0UL)                  /*!< CC1P (Bitfield-Mask: 0x03)                            */
#define TMR3_CCER_CC1E_Pos                (4UL)                     /*!< CC1E (Bit 4)                                          */
#define TMR3_CCER_CC1E_Msk                (0x10UL)                  /*!< CC1E (Bitfield-Mask: 0x01)                            */
#define TMR3_CCER_CC0P_Pos                (2UL)                     /*!< CC0P (Bit 2)                                          */
#define TMR3_CCER_CC0P_Msk                (0xcUL)                   /*!< CC0P (Bitfield-Mask: 0x03)                            */
#define TMR3_CCER_CC0E_Pos                (0UL)                     /*!< CC0E (Bit 0)                                          */
#define TMR3_CCER_CC0E_Msk                (0x1UL)                   /*!< CC0E (Bitfield-Mask: 0x01)                            */
/* =========================================================  TTCR  ========================================================== */
#define TMR3_TTCR_TC3E_Pos                (11UL)                    /*!< TC3E (Bit 11)                                         */
#define TMR3_TTCR_TC3E_Msk                (0x800UL)                 /*!< TC3E (Bitfield-Mask: 0x01)                            */
#define TMR3_TTCR_TC2E_Pos                (10UL)                    /*!< TC2E (Bit 10)                                         */
#define TMR3_TTCR_TC2E_Msk                (0x400UL)                 /*!< TC2E (Bitfield-Mask: 0x01)                            */
#define TMR3_TTCR_TC1E_Pos                (9UL)                     /*!< TC1E (Bit 9)                                          */
#define TMR3_TTCR_TC1E_Msk                (0x200UL)                 /*!< TC1E (Bitfield-Mask: 0x01)                            */
#define TMR3_TTCR_TC0E_Pos                (8UL)                     /*!< TC0E (Bit 8)                                          */
#define TMR3_TTCR_TC0E_Msk                (0x100UL)                 /*!< TC0E (Bitfield-Mask: 0x01)                            */
#define TMR3_TTCR_TCW_Pos                 (4UL)                     /*!< TCW (Bit 4)                                           */
#define TMR3_TTCR_TCW_Msk                 (0xf0UL)                  /*!< TCW (Bitfield-Mask: 0x0f)                             */
#define TMR3_TTCR_TOW_Pos                 (0UL)                     /*!< TOW (Bit 0)                                           */
#define TMR3_TTCR_TOW_Msk                 (0xfUL)                   /*!< TOW (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  CPR  ========================================================== */
#define TMR3_CPR_CPV_Pos                  (0UL)                     /*!< CPV (Bit 0)                                           */
#define TMR3_CPR_CPV_Msk                  (0xffffffffUL)            /*!< CPV (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  PSCR  ========================================================== */
#define TMR3_PSCR_PSC_Pos                 (0UL)                     /*!< PSC (Bit 0)                                           */
#define TMR3_PSCR_PSC_Msk                 (0xffffUL)                /*!< PSC (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CNTR  ========================================================== */
#define TMR3_CNTR_CNT_Pos                 (0UL)                     /*!< CNT (Bit 0)                                           */
#define TMR3_CNTR_CNT_Msk                 (0xffffffffUL)            /*!< CNT (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  CC0R  ========================================================== */
#define TMR3_CC0R_CC0V_Pos                (0UL)                     /*!< CC0V (Bit 0)                                          */
#define TMR3_CC0R_CC0V_Msk                (0xffffffffUL)            /*!< CC0V (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  CC1R  ========================================================== */
#define TMR3_CC1R_CC1V_Pos                (0UL)                     /*!< CC1V (Bit 0)                                          */
#define TMR3_CC1R_CC1V_Msk                (0xffffffffUL)            /*!< CC1V (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  CC2R  ========================================================== */
#define TMR3_CC2R_CC2V_Pos                (0UL)                     /*!< CC2V (Bit 0)                                          */
#define TMR3_CC2R_CC2V_Msk                (0xffffffffUL)            /*!< CC2V (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  CC3R  ========================================================== */
#define TMR3_CC3R_CC3V_Pos                (0UL)                     /*!< CC3V (Bit 0)                                          */
#define TMR3_CC3R_CC3V_Msk                (0xffffffffUL)            /*!< CC3V (Bitfield-Mask: 0xffffffff)                      */
/* ==========================================================  CIR  ========================================================== */
#define TMR3_CIR_C3TIS_Pos                (24UL)                    /*!< C3TIS (Bit 24)                                        */
#define TMR3_CIR_C3TIS_Msk                (0xf000000UL)             /*!< C3TIS (Bitfield-Mask: 0x0f)                           */
#define TMR3_CIR_C2TIS_Pos                (16UL)                    /*!< C2TIS (Bit 16)                                        */
#define TMR3_CIR_C2TIS_Msk                (0xf0000UL)               /*!< C2TIS (Bitfield-Mask: 0x0f)                           */
#define TMR3_CIR_C1TIS_Pos                (8UL)                     /*!< C1TIS (Bit 8)                                         */
#define TMR3_CIR_C1TIS_Msk                (0xf00UL)                 /*!< C1TIS (Bitfield-Mask: 0x0f)                           */
#define TMR3_CIR_C0TIS_Pos                (0UL)                     /*!< C0TIS (Bit 0)                                         */
#define TMR3_CIR_C0TIS_Msk                (0xfUL)                   /*!< C0TIS (Bitfield-Mask: 0x0f)                           */


/* =========================================================================================================================== */
/* ================                                           TMR4                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define TMR4_CR0_TI0S_Pos                 (10UL)                    /*!< TI0S (Bit 10)                                         */
#define TMR4_CR0_TI0S_Msk                 (0x400UL)                 /*!< TI0S (Bitfield-Mask: 0x01)                            */
#define TMR4_CR0_DCD_Pos                  (8UL)                     /*!< DCD (Bit 8)                                           */
#define TMR4_CR0_DCD_Msk                  (0x300UL)                 /*!< DCD (Bitfield-Mask: 0x03)                             */
#define TMR4_CR0_ARE_Pos                  (7UL)                     /*!< ARE (Bit 7)                                           */
#define TMR4_CR0_ARE_Msk                  (0x80UL)                  /*!< ARE (Bitfield-Mask: 0x01)                             */
#define TMR4_CR0_CMS_Pos                  (5UL)                     /*!< CMS (Bit 5)                                           */
#define TMR4_CR0_CMS_Msk                  (0x60UL)                  /*!< CMS (Bitfield-Mask: 0x03)                             */
#define TMR4_CR0_DIR_Pos                  (4UL)                     /*!< DIR (Bit 4)                                           */
#define TMR4_CR0_DIR_Msk                  (0x10UL)                  /*!< DIR (Bitfield-Mask: 0x01)                             */
#define TMR4_CR0_OPM_Pos                  (3UL)                     /*!< OPM (Bit 3)                                           */
#define TMR4_CR0_OPM_Msk                  (0x8UL)                   /*!< OPM (Bitfield-Mask: 0x01)                             */
#define TMR4_CR0_URS_Pos                  (2UL)                     /*!< URS (Bit 2)                                           */
#define TMR4_CR0_URS_Msk                  (0x4UL)                   /*!< URS (Bitfield-Mask: 0x01)                             */
#define TMR4_CR0_UDIS_Pos                 (1UL)                     /*!< UDIS (Bit 1)                                          */
#define TMR4_CR0_UDIS_Msk                 (0x2UL)                   /*!< UDIS (Bitfield-Mask: 0x01)                            */
#define TMR4_CR0_CEN_Pos                  (0UL)                     /*!< CEN (Bit 0)                                           */
#define TMR4_CR0_CEN_Msk                  (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  CR1  ========================================================== */
#define TMR4_CR1_MMS_Pos                  (0UL)                     /*!< MMS (Bit 0)                                           */
#define TMR4_CR1_MMS_Msk                  (0x7UL)                   /*!< MMS (Bitfield-Mask: 0x07)                             */
/* ==========================================================  SCR  ========================================================== */
#define TMR4_SCR_EE_Pos                   (22UL)                    /*!< EE (Bit 22)                                           */
#define TMR4_SCR_EE_Msk                   (0x400000UL)              /*!< EE (Bitfield-Mask: 0x01)                              */
#define TMR4_SCR_EMS_Pos                  (20UL)                    /*!< EMS (Bit 20)                                          */
#define TMR4_SCR_EMS_Msk                  (0x300000UL)              /*!< EMS (Bitfield-Mask: 0x03)                             */
#define TMR4_SCR_EFS_Pos                  (16UL)                    /*!< EFS (Bit 16)                                          */
#define TMR4_SCR_EFS_Msk                  (0xf0000UL)               /*!< EFS (Bitfield-Mask: 0x0f)                             */
#define TMR4_SCR_TS_Pos                   (8UL)                     /*!< TS (Bit 8)                                            */
#define TMR4_SCR_TS_Msk                   (0x1f00UL)                /*!< TS (Bitfield-Mask: 0x1f)                              */
#define TMR4_SCR_SMS_Pos                  (0UL)                     /*!< SMS (Bit 0)                                           */
#define TMR4_SCR_SMS_Msk                  (0xfUL)                   /*!< SMS (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  IER  ========================================================== */
#define TMR4_IER_TIE_Pos                  (10UL)                    /*!< TIE (Bit 10)                                          */
#define TMR4_IER_TIE_Msk                  (0x400UL)                 /*!< TIE (Bitfield-Mask: 0x01)                             */
#define TMR4_IER_OVIE_Pos                 (9UL)                     /*!< OVIE (Bit 9)                                          */
#define TMR4_IER_OVIE_Msk                 (0x200UL)                 /*!< OVIE (Bitfield-Mask: 0x01)                            */
#define TMR4_IER_UIE_Pos                  (8UL)                     /*!< UIE (Bit 8)                                           */
#define TMR4_IER_UIE_Msk                  (0x100UL)                 /*!< UIE (Bitfield-Mask: 0x01)                             */
#define TMR4_IER_C3OIE_Pos                (7UL)                     /*!< C3OIE (Bit 7)                                         */
#define TMR4_IER_C3OIE_Msk                (0x80UL)                  /*!< C3OIE (Bitfield-Mask: 0x01)                           */
#define TMR4_IER_C3MIE_Pos                (6UL)                     /*!< C3MIE (Bit 6)                                         */
#define TMR4_IER_C3MIE_Msk                (0x40UL)                  /*!< C3MIE (Bitfield-Mask: 0x01)                           */
#define TMR4_IER_C2OIE_Pos                (5UL)                     /*!< C2OIE (Bit 5)                                         */
#define TMR4_IER_C2OIE_Msk                (0x20UL)                  /*!< C2OIE (Bitfield-Mask: 0x01)                           */
#define TMR4_IER_C2MIE_Pos                (4UL)                     /*!< C2MIE (Bit 4)                                         */
#define TMR4_IER_C2MIE_Msk                (0x10UL)                  /*!< C2MIE (Bitfield-Mask: 0x01)                           */
#define TMR4_IER_C1OIE_Pos                (3UL)                     /*!< C1OIE (Bit 3)                                         */
#define TMR4_IER_C1OIE_Msk                (0x8UL)                   /*!< C1OIE (Bitfield-Mask: 0x01)                           */
#define TMR4_IER_C1MIE_Pos                (2UL)                     /*!< C1MIE (Bit 2)                                         */
#define TMR4_IER_C1MIE_Msk                (0x4UL)                   /*!< C1MIE (Bitfield-Mask: 0x01)                           */
#define TMR4_IER_C0OIE_Pos                (1UL)                     /*!< C0OIE (Bit 1)                                         */
#define TMR4_IER_C0OIE_Msk                (0x2UL)                   /*!< C0OIE (Bitfield-Mask: 0x01)                           */
#define TMR4_IER_C0MIE_Pos                (0UL)                     /*!< C0MIE (Bit 0)                                         */
#define TMR4_IER_C0MIE_Msk                (0x1UL)                   /*!< C0MIE (Bitfield-Mask: 0x01)                           */
/* ==========================================================  SR  =========================================================== */
#define TMR4_SR_TIF_Pos                   (10UL)                    /*!< TIF (Bit 10)                                          */
#define TMR4_SR_TIF_Msk                   (0x400UL)                 /*!< TIF (Bitfield-Mask: 0x01)                             */
#define TMR4_SR_OVIF_Pos                  (9UL)                     /*!< OVIF (Bit 9)                                          */
#define TMR4_SR_OVIF_Msk                  (0x200UL)                 /*!< OVIF (Bitfield-Mask: 0x01)                            */
#define TMR4_SR_UIF_Pos                   (8UL)                     /*!< UIF (Bit 8)                                           */
#define TMR4_SR_UIF_Msk                   (0x100UL)                 /*!< UIF (Bitfield-Mask: 0x01)                             */
#define TMR4_SR_CC3OIF_Pos                (7UL)                     /*!< CC3OIF (Bit 7)                                        */
#define TMR4_SR_CC3OIF_Msk                (0x80UL)                  /*!< CC3OIF (Bitfield-Mask: 0x01)                          */
#define TMR4_SR_CC3MIF_Pos                (6UL)                     /*!< CC3MIF (Bit 6)                                        */
#define TMR4_SR_CC3MIF_Msk                (0x40UL)                  /*!< CC3MIF (Bitfield-Mask: 0x01)                          */
#define TMR4_SR_CC2OIF_Pos                (5UL)                     /*!< CC2OIF (Bit 5)                                        */
#define TMR4_SR_CC2OIF_Msk                (0x20UL)                  /*!< CC2OIF (Bitfield-Mask: 0x01)                          */
#define TMR4_SR_CC2MIF_Pos                (4UL)                     /*!< CC2MIF (Bit 4)                                        */
#define TMR4_SR_CC2MIF_Msk                (0x10UL)                  /*!< CC2MIF (Bitfield-Mask: 0x01)                          */
#define TMR4_SR_CC1OIF_Pos                (3UL)                     /*!< CC1OIF (Bit 3)                                        */
#define TMR4_SR_CC1OIF_Msk                (0x8UL)                   /*!< CC1OIF (Bitfield-Mask: 0x01)                          */
#define TMR4_SR_CC1MIF_Pos                (2UL)                     /*!< CC1MIF (Bit 2)                                        */
#define TMR4_SR_CC1MIF_Msk                (0x4UL)                   /*!< CC1MIF (Bitfield-Mask: 0x01)                          */
#define TMR4_SR_CC0OIF_Pos                (1UL)                     /*!< CC0OIF (Bit 1)                                        */
#define TMR4_SR_CC0OIF_Msk                (0x2UL)                   /*!< CC0OIF (Bitfield-Mask: 0x01)                          */
#define TMR4_SR_CC0MIF_Pos                (0UL)                     /*!< CC0MIF (Bit 0)                                        */
#define TMR4_SR_CC0MIF_Msk                (0x1UL)                   /*!< CC0MIF (Bitfield-Mask: 0x01)                          */
/* ==========================================================  UGR  ========================================================== */
#define TMR4_UGR_CC3UG_Pos                (7UL)                     /*!< CC3UG (Bit 7)                                         */
#define TMR4_UGR_CC3UG_Msk                (0x80UL)                  /*!< CC3UG (Bitfield-Mask: 0x01)                           */
#define TMR4_UGR_CC2UG_Pos                (6UL)                     /*!< CC2UG (Bit 6)                                         */
#define TMR4_UGR_CC2UG_Msk                (0x40UL)                  /*!< CC2UG (Bitfield-Mask: 0x01)                           */
#define TMR4_UGR_CC1UG_Pos                (5UL)                     /*!< CC1UG (Bit 5)                                         */
#define TMR4_UGR_CC1UG_Msk                (0x20UL)                  /*!< CC1UG (Bitfield-Mask: 0x01)                           */
#define TMR4_UGR_CC0UG_Pos                (4UL)                     /*!< CC0UG (Bit 4)                                         */
#define TMR4_UGR_CC0UG_Msk                (0x10UL)                  /*!< CC0UG (Bitfield-Mask: 0x01)                           */
#define TMR4_UGR_TG_Pos                   (1UL)                     /*!< TG (Bit 1)                                            */
#define TMR4_UGR_TG_Msk                   (0x2UL)                   /*!< TG (Bitfield-Mask: 0x01)                              */
#define TMR4_UGR_UG_Pos                   (0UL)                     /*!< UG (Bit 0)                                            */
#define TMR4_UGR_UG_Msk                   (0x1UL)                   /*!< UG (Bitfield-Mask: 0x01)                              */
/* =========================================================  CCMR  ========================================================== */
#define TMR4_CCMR_OC3M_Pos                (28UL)                    /*!< OC3M (Bit 28)                                         */
#define TMR4_CCMR_OC3M_Msk                (0xf0000000UL)            /*!< OC3M (Bitfield-Mask: 0x0f)                            */
#define TMR4_CCMR_CC3PE_Pos               (26UL)                    /*!< CC3PE (Bit 26)                                        */
#define TMR4_CCMR_CC3PE_Msk               (0xc000000UL)             /*!< CC3PE (Bitfield-Mask: 0x03)                           */
#define TMR4_CCMR_CC3S_Pos                (24UL)                    /*!< CC3S (Bit 24)                                         */
#define TMR4_CCMR_CC3S_Msk                (0x3000000UL)             /*!< CC3S (Bitfield-Mask: 0x03)                            */
#define TMR4_CCMR_OC2M_Pos                (20UL)                    /*!< OC2M (Bit 20)                                         */
#define TMR4_CCMR_OC2M_Msk                (0xf00000UL)              /*!< OC2M (Bitfield-Mask: 0x0f)                            */
#define TMR4_CCMR_CC2PE_Pos               (18UL)                    /*!< CC2PE (Bit 18)                                        */
#define TMR4_CCMR_CC2PE_Msk               (0xc0000UL)               /*!< CC2PE (Bitfield-Mask: 0x03)                           */
#define TMR4_CCMR_CC2S_Pos                (16UL)                    /*!< CC2S (Bit 16)                                         */
#define TMR4_CCMR_CC2S_Msk                (0x30000UL)               /*!< CC2S (Bitfield-Mask: 0x03)                            */
#define TMR4_CCMR_OC1M_Pos                (12UL)                    /*!< OC1M (Bit 12)                                         */
#define TMR4_CCMR_OC1M_Msk                (0xf000UL)                /*!< OC1M (Bitfield-Mask: 0x0f)                            */
#define TMR4_CCMR_CC1PE_Pos               (10UL)                    /*!< CC1PE (Bit 10)                                        */
#define TMR4_CCMR_CC1PE_Msk               (0xc00UL)                 /*!< CC1PE (Bitfield-Mask: 0x03)                           */
#define TMR4_CCMR_CC1S_Pos                (8UL)                     /*!< CC1S (Bit 8)                                          */
#define TMR4_CCMR_CC1S_Msk                (0x300UL)                 /*!< CC1S (Bitfield-Mask: 0x03)                            */
#define TMR4_CCMR_OC0M_Pos                (4UL)                     /*!< OC0M (Bit 4)                                          */
#define TMR4_CCMR_OC0M_Msk                (0xf0UL)                  /*!< OC0M (Bitfield-Mask: 0x0f)                            */
#define TMR4_CCMR_CC0PE_Pos               (2UL)                     /*!< CC0PE (Bit 2)                                         */
#define TMR4_CCMR_CC0PE_Msk               (0xcUL)                   /*!< CC0PE (Bitfield-Mask: 0x03)                           */
#define TMR4_CCMR_CC0S_Pos                (0UL)                     /*!< CC0S (Bit 0)                                          */
#define TMR4_CCMR_CC0S_Msk                (0x3UL)                   /*!< CC0S (Bitfield-Mask: 0x03)                            */
/* =========================================================  CCER  ========================================================== */
#define TMR4_CCER_CC3P_Pos                (14UL)                    /*!< CC3P (Bit 14)                                         */
#define TMR4_CCER_CC3P_Msk                (0xc000UL)                /*!< CC3P (Bitfield-Mask: 0x03)                            */
#define TMR4_CCER_CC3E_Pos                (12UL)                    /*!< CC3E (Bit 12)                                         */
#define TMR4_CCER_CC3E_Msk                (0x1000UL)                /*!< CC3E (Bitfield-Mask: 0x01)                            */
#define TMR4_CCER_CC2P_Pos                (10UL)                    /*!< CC2P (Bit 10)                                         */
#define TMR4_CCER_CC2P_Msk                (0xc00UL)                 /*!< CC2P (Bitfield-Mask: 0x03)                            */
#define TMR4_CCER_CC2E_Pos                (8UL)                     /*!< CC2E (Bit 8)                                          */
#define TMR4_CCER_CC2E_Msk                (0x100UL)                 /*!< CC2E (Bitfield-Mask: 0x01)                            */
#define TMR4_CCER_CC1P_Pos                (6UL)                     /*!< CC1P (Bit 6)                                          */
#define TMR4_CCER_CC1P_Msk                (0xc0UL)                  /*!< CC1P (Bitfield-Mask: 0x03)                            */
#define TMR4_CCER_CC1E_Pos                (4UL)                     /*!< CC1E (Bit 4)                                          */
#define TMR4_CCER_CC1E_Msk                (0x10UL)                  /*!< CC1E (Bitfield-Mask: 0x01)                            */
#define TMR4_CCER_CC0P_Pos                (2UL)                     /*!< CC0P (Bit 2)                                          */
#define TMR4_CCER_CC0P_Msk                (0xcUL)                   /*!< CC0P (Bitfield-Mask: 0x03)                            */
#define TMR4_CCER_CC0E_Pos                (0UL)                     /*!< CC0E (Bit 0)                                          */
#define TMR4_CCER_CC0E_Msk                (0x1UL)                   /*!< CC0E (Bitfield-Mask: 0x01)                            */
/* =========================================================  TTCR  ========================================================== */
#define TMR4_TTCR_TC3E_Pos                (11UL)                    /*!< TC3E (Bit 11)                                         */
#define TMR4_TTCR_TC3E_Msk                (0x800UL)                 /*!< TC3E (Bitfield-Mask: 0x01)                            */
#define TMR4_TTCR_TC2E_Pos                (10UL)                    /*!< TC2E (Bit 10)                                         */
#define TMR4_TTCR_TC2E_Msk                (0x400UL)                 /*!< TC2E (Bitfield-Mask: 0x01)                            */
#define TMR4_TTCR_TC1E_Pos                (9UL)                     /*!< TC1E (Bit 9)                                          */
#define TMR4_TTCR_TC1E_Msk                (0x200UL)                 /*!< TC1E (Bitfield-Mask: 0x01)                            */
#define TMR4_TTCR_TC0E_Pos                (8UL)                     /*!< TC0E (Bit 8)                                          */
#define TMR4_TTCR_TC0E_Msk                (0x100UL)                 /*!< TC0E (Bitfield-Mask: 0x01)                            */
#define TMR4_TTCR_TCW_Pos                 (4UL)                     /*!< TCW (Bit 4)                                           */
#define TMR4_TTCR_TCW_Msk                 (0xf0UL)                  /*!< TCW (Bitfield-Mask: 0x0f)                             */
#define TMR4_TTCR_TOW_Pos                 (0UL)                     /*!< TOW (Bit 0)                                           */
#define TMR4_TTCR_TOW_Msk                 (0xfUL)                   /*!< TOW (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  CPR  ========================================================== */
#define TMR4_CPR_CPV_Pos                  (0UL)                     /*!< CPV (Bit 0)                                           */
#define TMR4_CPR_CPV_Msk                  (0xffffffffUL)            /*!< CPV (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  PSCR  ========================================================== */
#define TMR4_PSCR_PSC_Pos                 (0UL)                     /*!< PSC (Bit 0)                                           */
#define TMR4_PSCR_PSC_Msk                 (0xffffUL)                /*!< PSC (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CNTR  ========================================================== */
#define TMR4_CNTR_CNT_Pos                 (0UL)                     /*!< CNT (Bit 0)                                           */
#define TMR4_CNTR_CNT_Msk                 (0xffffffffUL)            /*!< CNT (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  CC0R  ========================================================== */
#define TMR4_CC0R_CC0V_Pos                (0UL)                     /*!< CC0V (Bit 0)                                          */
#define TMR4_CC0R_CC0V_Msk                (0xffffffffUL)            /*!< CC0V (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  CC1R  ========================================================== */
#define TMR4_CC1R_CC1V_Pos                (0UL)                     /*!< CC1V (Bit 0)                                          */
#define TMR4_CC1R_CC1V_Msk                (0xffffffffUL)            /*!< CC1V (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  CC2R  ========================================================== */
#define TMR4_CC2R_CC2V_Pos                (0UL)                     /*!< CC2V (Bit 0)                                          */
#define TMR4_CC2R_CC2V_Msk                (0xffffffffUL)            /*!< CC2V (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  CC3R  ========================================================== */
#define TMR4_CC3R_CC3V_Pos                (0UL)                     /*!< CC3V (Bit 0)                                          */
#define TMR4_CC3R_CC3V_Msk                (0xffffffffUL)            /*!< CC3V (Bitfield-Mask: 0xffffffff)                      */
/* ==========================================================  CIR  ========================================================== */
#define TMR4_CIR_C3TIS_Pos                (24UL)                    /*!< C3TIS (Bit 24)                                        */
#define TMR4_CIR_C3TIS_Msk                (0xf000000UL)             /*!< C3TIS (Bitfield-Mask: 0x0f)                           */
#define TMR4_CIR_C2TIS_Pos                (16UL)                    /*!< C2TIS (Bit 16)                                        */
#define TMR4_CIR_C2TIS_Msk                (0xf0000UL)               /*!< C2TIS (Bitfield-Mask: 0x0f)                           */
#define TMR4_CIR_C1TIS_Pos                (8UL)                     /*!< C1TIS (Bit 8)                                         */
#define TMR4_CIR_C1TIS_Msk                (0xf00UL)                 /*!< C1TIS (Bitfield-Mask: 0x0f)                           */
#define TMR4_CIR_C0TIS_Pos                (0UL)                     /*!< C0TIS (Bit 0)                                         */
#define TMR4_CIR_C0TIS_Msk                (0xfUL)                   /*!< C0TIS (Bitfield-Mask: 0x0f)                           */


/* =========================================================================================================================== */
/* ================                                           TMR0                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define TMR0_CR0_TI0S_Pos                 (10UL)                    /*!< TI0S (Bit 10)                                         */
#define TMR0_CR0_TI0S_Msk                 (0x400UL)                 /*!< TI0S (Bitfield-Mask: 0x01)                            */
#define TMR0_CR0_DCD_Pos                  (8UL)                     /*!< DCD (Bit 8)                                           */
#define TMR0_CR0_DCD_Msk                  (0x300UL)                 /*!< DCD (Bitfield-Mask: 0x03)                             */
#define TMR0_CR0_ARE_Pos                  (7UL)                     /*!< ARE (Bit 7)                                           */
#define TMR0_CR0_ARE_Msk                  (0x80UL)                  /*!< ARE (Bitfield-Mask: 0x01)                             */
#define TMR0_CR0_OPM_Pos                  (3UL)                     /*!< OPM (Bit 3)                                           */
#define TMR0_CR0_OPM_Msk                  (0x8UL)                   /*!< OPM (Bitfield-Mask: 0x01)                             */
#define TMR0_CR0_URS_Pos                  (2UL)                     /*!< URS (Bit 2)                                           */
#define TMR0_CR0_URS_Msk                  (0x4UL)                   /*!< URS (Bitfield-Mask: 0x01)                             */
#define TMR0_CR0_UDIS_Pos                 (1UL)                     /*!< UDIS (Bit 1)                                          */
#define TMR0_CR0_UDIS_Msk                 (0x2UL)                   /*!< UDIS (Bitfield-Mask: 0x01)                            */
#define TMR0_CR0_CEN_Pos                  (0UL)                     /*!< CEN (Bit 0)                                           */
#define TMR0_CR0_CEN_Msk                  (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  CR1  ========================================================== */
#define TMR0_CR1_OIS1N_Pos                (11UL)                    /*!< OIS1N (Bit 11)                                        */
#define TMR0_CR1_OIS1N_Msk                (0x800UL)                 /*!< OIS1N (Bitfield-Mask: 0x01)                           */
#define TMR0_CR1_OIS1_Pos                 (10UL)                    /*!< OIS1 (Bit 10)                                         */
#define TMR0_CR1_OIS1_Msk                 (0x400UL)                 /*!< OIS1 (Bitfield-Mask: 0x01)                            */
#define TMR0_CR1_OIS0N_Pos                (9UL)                     /*!< OIS0N (Bit 9)                                         */
#define TMR0_CR1_OIS0N_Msk                (0x200UL)                 /*!< OIS0N (Bitfield-Mask: 0x01)                           */
#define TMR0_CR1_OIS0_Pos                 (8UL)                     /*!< OIS0 (Bit 8)                                          */
#define TMR0_CR1_OIS0_Msk                 (0x100UL)                 /*!< OIS0 (Bitfield-Mask: 0x01)                            */
#define TMR0_CR1_MMS_Pos                  (0UL)                     /*!< MMS (Bit 0)                                           */
#define TMR0_CR1_MMS_Msk                  (0x7UL)                   /*!< MMS (Bitfield-Mask: 0x07)                             */
/* ==========================================================  SCR  ========================================================== */
#define TMR0_SCR_TS_Pos                   (8UL)                     /*!< TS (Bit 8)                                            */
#define TMR0_SCR_TS_Msk                   (0x1f00UL)                /*!< TS (Bitfield-Mask: 0x1f)                              */
#define TMR0_SCR_FE_Pos                   (7UL)                     /*!< FE (Bit 7)                                            */
#define TMR0_SCR_FE_Msk                   (0x80UL)                  /*!< FE (Bitfield-Mask: 0x01)                              */
#define TMR0_SCR_SMS_Pos                  (0UL)                     /*!< SMS (Bit 0)                                           */
#define TMR0_SCR_SMS_Msk                  (0xfUL)                   /*!< SMS (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  IER  ========================================================== */
#define TMR0_IER_BIE_Pos                  (11UL)                    /*!< BIE (Bit 11)                                          */
#define TMR0_IER_BIE_Msk                  (0x800UL)                 /*!< BIE (Bitfield-Mask: 0x01)                             */
#define TMR0_IER_TIE_Pos                  (10UL)                    /*!< TIE (Bit 10)                                          */
#define TMR0_IER_TIE_Msk                  (0x400UL)                 /*!< TIE (Bitfield-Mask: 0x01)                             */
#define TMR0_IER_OVIE_Pos                 (9UL)                     /*!< OVIE (Bit 9)                                          */
#define TMR0_IER_OVIE_Msk                 (0x200UL)                 /*!< OVIE (Bitfield-Mask: 0x01)                            */
#define TMR0_IER_UIE_Pos                  (8UL)                     /*!< UIE (Bit 8)                                           */
#define TMR0_IER_UIE_Msk                  (0x100UL)                 /*!< UIE (Bitfield-Mask: 0x01)                             */
#define TMR0_IER_C1OIE_Pos                (3UL)                     /*!< C1OIE (Bit 3)                                         */
#define TMR0_IER_C1OIE_Msk                (0x8UL)                   /*!< C1OIE (Bitfield-Mask: 0x01)                           */
#define TMR0_IER_C1MIE_Pos                (2UL)                     /*!< C1MIE (Bit 2)                                         */
#define TMR0_IER_C1MIE_Msk                (0x4UL)                   /*!< C1MIE (Bitfield-Mask: 0x01)                           */
#define TMR0_IER_C0OIE_Pos                (1UL)                     /*!< C0OIE (Bit 1)                                         */
#define TMR0_IER_C0OIE_Msk                (0x2UL)                   /*!< C0OIE (Bitfield-Mask: 0x01)                           */
#define TMR0_IER_C0MIE_Pos                (0UL)                     /*!< C0MIE (Bit 0)                                         */
#define TMR0_IER_C0MIE_Msk                (0x1UL)                   /*!< C0MIE (Bitfield-Mask: 0x01)                           */
/* ==========================================================  SR  =========================================================== */
#define TMR0_SR_SBIF_Pos                  (12UL)                    /*!< SBIF (Bit 12)                                         */
#define TMR0_SR_SBIF_Msk                  (0x1000UL)                /*!< SBIF (Bitfield-Mask: 0x01)                            */
#define TMR0_SR_BIF_Pos                   (11UL)                    /*!< BIF (Bit 11)                                          */
#define TMR0_SR_BIF_Msk                   (0x800UL)                 /*!< BIF (Bitfield-Mask: 0x01)                             */
#define TMR0_SR_TIF_Pos                   (10UL)                    /*!< TIF (Bit 10)                                          */
#define TMR0_SR_TIF_Msk                   (0x400UL)                 /*!< TIF (Bitfield-Mask: 0x01)                             */
#define TMR0_SR_OVIF_Pos                  (9UL)                     /*!< OVIF (Bit 9)                                          */
#define TMR0_SR_OVIF_Msk                  (0x200UL)                 /*!< OVIF (Bitfield-Mask: 0x01)                            */
#define TMR0_SR_UIF_Pos                   (8UL)                     /*!< UIF (Bit 8)                                           */
#define TMR0_SR_UIF_Msk                   (0x100UL)                 /*!< UIF (Bitfield-Mask: 0x01)                             */
#define TMR0_SR_CC1OIF_Pos                (3UL)                     /*!< CC1OIF (Bit 3)                                        */
#define TMR0_SR_CC1OIF_Msk                (0x8UL)                   /*!< CC1OIF (Bitfield-Mask: 0x01)                          */
#define TMR0_SR_CC1MIF_Pos                (2UL)                     /*!< CC1MIF (Bit 2)                                        */
#define TMR0_SR_CC1MIF_Msk                (0x4UL)                   /*!< CC1MIF (Bitfield-Mask: 0x01)                          */
#define TMR0_SR_CC0OIF_Pos                (1UL)                     /*!< CC0OIF (Bit 1)                                        */
#define TMR0_SR_CC0OIF_Msk                (0x2UL)                   /*!< CC0OIF (Bitfield-Mask: 0x01)                          */
#define TMR0_SR_CC0MIF_Pos                (0UL)                     /*!< CC0MIF (Bit 0)                                        */
#define TMR0_SR_CC0MIF_Msk                (0x1UL)                   /*!< CC0MIF (Bitfield-Mask: 0x01)                          */
/* ==========================================================  UGR  ========================================================== */
#define TMR0_UGR_CC1UG_Pos                (5UL)                     /*!< CC1UG (Bit 5)                                         */
#define TMR0_UGR_CC1UG_Msk                (0x20UL)                  /*!< CC1UG (Bitfield-Mask: 0x01)                           */
#define TMR0_UGR_CC0UG_Pos                (4UL)                     /*!< CC0UG (Bit 4)                                         */
#define TMR0_UGR_CC0UG_Msk                (0x10UL)                  /*!< CC0UG (Bitfield-Mask: 0x01)                           */
#define TMR0_UGR_BG_Pos                   (2UL)                     /*!< BG (Bit 2)                                            */
#define TMR0_UGR_BG_Msk                   (0x4UL)                   /*!< BG (Bitfield-Mask: 0x01)                              */
#define TMR0_UGR_TG_Pos                   (1UL)                     /*!< TG (Bit 1)                                            */
#define TMR0_UGR_TG_Msk                   (0x2UL)                   /*!< TG (Bitfield-Mask: 0x01)                              */
#define TMR0_UGR_UG_Pos                   (0UL)                     /*!< UG (Bit 0)                                            */
#define TMR0_UGR_UG_Msk                   (0x1UL)                   /*!< UG (Bitfield-Mask: 0x01)                              */
/* =========================================================  CCMR  ========================================================== */
#define TMR0_CCMR_OC1M_Pos                (12UL)                    /*!< OC1M (Bit 12)                                         */
#define TMR0_CCMR_OC1M_Msk                (0xf000UL)                /*!< OC1M (Bitfield-Mask: 0x0f)                            */
#define TMR0_CCMR_CC1PE_Pos               (10UL)                    /*!< CC1PE (Bit 10)                                        */
#define TMR0_CCMR_CC1PE_Msk               (0xc00UL)                 /*!< CC1PE (Bitfield-Mask: 0x03)                           */
#define TMR0_CCMR_CC1S_Pos                (8UL)                     /*!< CC1S (Bit 8)                                          */
#define TMR0_CCMR_CC1S_Msk                (0x300UL)                 /*!< CC1S (Bitfield-Mask: 0x03)                            */
#define TMR0_CCMR_OC0M_Pos                (4UL)                     /*!< OC0M (Bit 4)                                          */
#define TMR0_CCMR_OC0M_Msk                (0xf0UL)                  /*!< OC0M (Bitfield-Mask: 0x0f)                            */
#define TMR0_CCMR_CC0PE_Pos               (2UL)                     /*!< CC0PE (Bit 2)                                         */
#define TMR0_CCMR_CC0PE_Msk               (0xcUL)                   /*!< CC0PE (Bitfield-Mask: 0x03)                           */
#define TMR0_CCMR_CC0S_Pos                (0UL)                     /*!< CC0S (Bit 0)                                          */
#define TMR0_CCMR_CC0S_Msk                (0x3UL)                   /*!< CC0S (Bitfield-Mask: 0x03)                            */
/* =========================================================  CCER  ========================================================== */
#define TMR0_CCER_CC1P_Pos                (6UL)                     /*!< CC1P (Bit 6)                                          */
#define TMR0_CCER_CC1P_Msk                (0xc0UL)                  /*!< CC1P (Bitfield-Mask: 0x03)                            */
#define TMR0_CCER_CC1NE_Pos               (5UL)                     /*!< CC1NE (Bit 5)                                         */
#define TMR0_CCER_CC1NE_Msk               (0x20UL)                  /*!< CC1NE (Bitfield-Mask: 0x01)                           */
#define TMR0_CCER_CC1E_Pos                (4UL)                     /*!< CC1E (Bit 4)                                          */
#define TMR0_CCER_CC1E_Msk                (0x10UL)                  /*!< CC1E (Bitfield-Mask: 0x01)                            */
#define TMR0_CCER_CC0P_Pos                (2UL)                     /*!< CC0P (Bit 2)                                          */
#define TMR0_CCER_CC0P_Msk                (0xcUL)                   /*!< CC0P (Bitfield-Mask: 0x03)                            */
#define TMR0_CCER_CC0NE_Pos               (1UL)                     /*!< CC0NE (Bit 1)                                         */
#define TMR0_CCER_CC0NE_Msk               (0x2UL)                   /*!< CC0NE (Bitfield-Mask: 0x01)                           */
#define TMR0_CCER_CC0E_Pos                (0UL)                     /*!< CC0E (Bit 0)                                          */
#define TMR0_CCER_CC0E_Msk                (0x1UL)                   /*!< CC0E (Bitfield-Mask: 0x01)                            */
/* ==========================================================  DCR  ========================================================== */
#define TMR0_DCR_BKF_Pos                  (14UL)                    /*!< BKF (Bit 14)                                          */
#define TMR0_DCR_BKF_Msk                  (0x3fc000UL)              /*!< BKF (Bitfield-Mask: 0xff)                             */
#define TMR0_DCR_BKP_Pos                  (13UL)                    /*!< BKP (Bit 13)                                          */
#define TMR0_DCR_BKP_Msk                  (0x2000UL)                /*!< BKP (Bitfield-Mask: 0x01)                             */
#define TMR0_DCR_BKE_Pos                  (12UL)                    /*!< BKE (Bit 12)                                          */
#define TMR0_DCR_BKE_Msk                  (0x1000UL)                /*!< BKE (Bitfield-Mask: 0x01)                             */
#define TMR0_DCR_MOE_Pos                  (11UL)                    /*!< MOE (Bit 11)                                          */
#define TMR0_DCR_MOE_Msk                  (0x800UL)                 /*!< MOE (Bitfield-Mask: 0x01)                             */
#define TMR0_DCR_AOE_Pos                  (10UL)                    /*!< AOE (Bit 10)                                          */
#define TMR0_DCR_AOE_Msk                  (0x400UL)                 /*!< AOE (Bitfield-Mask: 0x01)                             */
#define TMR0_DCR_OSSR_Pos                 (9UL)                     /*!< OSSR (Bit 9)                                          */
#define TMR0_DCR_OSSR_Msk                 (0x200UL)                 /*!< OSSR (Bitfield-Mask: 0x01)                            */
#define TMR0_DCR_OSSI_Pos                 (8UL)                     /*!< OSSI (Bit 8)                                          */
#define TMR0_DCR_OSSI_Msk                 (0x100UL)                 /*!< OSSI (Bitfield-Mask: 0x01)                            */
#define TMR0_DCR_DTG_Pos                  (0UL)                     /*!< DTG (Bit 0)                                           */
#define TMR0_DCR_DTG_Msk                  (0xffUL)                  /*!< DTG (Bitfield-Mask: 0xff)                             */
/* =========================================================  TTCR  ========================================================== */
#define TMR0_TTCR_TC1E_Pos                (9UL)                     /*!< TC1E (Bit 9)                                          */
#define TMR0_TTCR_TC1E_Msk                (0x200UL)                 /*!< TC1E (Bitfield-Mask: 0x01)                            */
#define TMR0_TTCR_TC0E_Pos                (8UL)                     /*!< TC0E (Bit 8)                                          */
#define TMR0_TTCR_TC0E_Msk                (0x100UL)                 /*!< TC0E (Bitfield-Mask: 0x01)                            */
#define TMR0_TTCR_TCW_Pos                 (4UL)                     /*!< TCW (Bit 4)                                           */
#define TMR0_TTCR_TCW_Msk                 (0xf0UL)                  /*!< TCW (Bitfield-Mask: 0x0f)                             */
#define TMR0_TTCR_TOW_Pos                 (0UL)                     /*!< TOW (Bit 0)                                           */
#define TMR0_TTCR_TOW_Msk                 (0xfUL)                   /*!< TOW (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  CPR  ========================================================== */
#define TMR0_CPR_CPV_Pos                  (0UL)                     /*!< CPV (Bit 0)                                           */
#define TMR0_CPR_CPV_Msk                  (0xffffUL)                /*!< CPV (Bitfield-Mask: 0xffff)                           */
/* =========================================================  PSCR  ========================================================== */
#define TMR0_PSCR_PSC_Pos                 (0UL)                     /*!< PSC (Bit 0)                                           */
#define TMR0_PSCR_PSC_Msk                 (0xffffUL)                /*!< PSC (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CNTR  ========================================================== */
#define TMR0_CNTR_CNT_Pos                 (0UL)                     /*!< CNT (Bit 0)                                           */
#define TMR0_CNTR_CNT_Msk                 (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  CRR  ========================================================== */
#define TMR0_CRR_REP_Pos                  (0UL)                     /*!< REP (Bit 0)                                           */
#define TMR0_CRR_REP_Msk                  (0xffUL)                  /*!< REP (Bitfield-Mask: 0xff)                             */
/* =========================================================  CC0R  ========================================================== */
#define TMR0_CC0R_CC0V_Pos                (0UL)                     /*!< CC0V (Bit 0)                                          */
#define TMR0_CC0R_CC0V_Msk                (0xffffUL)                /*!< CC0V (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CC1R  ========================================================== */
#define TMR0_CC1R_CC1V_Pos                (0UL)                     /*!< CC1V (Bit 0)                                          */
#define TMR0_CC1R_CC1V_Msk                (0xffffUL)                /*!< CC1V (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  CIR  ========================================================== */
#define TMR0_CIR_C1TIS_Pos                (8UL)                     /*!< C1TIS (Bit 8)                                         */
#define TMR0_CIR_C1TIS_Msk                (0xf00UL)                 /*!< C1TIS (Bitfield-Mask: 0x0f)                           */
#define TMR0_CIR_C0TIS_Pos                (0UL)                     /*!< C0TIS (Bit 0)                                         */
#define TMR0_CIR_C0TIS_Msk                (0xfUL)                   /*!< C0TIS (Bitfield-Mask: 0x0f)                           */
/* ==========================================================  BPR  ========================================================== */
#define TMR0_BPR_BPOL_Pos                 (0UL)                     /*!< BPOL (Bit 0)                                          */
#define TMR0_BPR_BPOL_Msk                 (0xffffUL)                /*!< BPOL (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  BER  ========================================================== */
#define TMR0_BER_BIEN_Pos                 (0UL)                     /*!< BIEN (Bit 0)                                          */
#define TMR0_BER_BIEN_Msk                 (0xffffUL)                /*!< BIEN (Bitfield-Mask: 0xffff)                          */


/* =========================================================================================================================== */
/* ================                                           TMR1                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define TMR1_CR0_TI0S_Pos                 (10UL)                    /*!< TI0S (Bit 10)                                         */
#define TMR1_CR0_TI0S_Msk                 (0x400UL)                 /*!< TI0S (Bitfield-Mask: 0x01)                            */
#define TMR1_CR0_DCD_Pos                  (8UL)                     /*!< DCD (Bit 8)                                           */
#define TMR1_CR0_DCD_Msk                  (0x300UL)                 /*!< DCD (Bitfield-Mask: 0x03)                             */
#define TMR1_CR0_ARE_Pos                  (7UL)                     /*!< ARE (Bit 7)                                           */
#define TMR1_CR0_ARE_Msk                  (0x80UL)                  /*!< ARE (Bitfield-Mask: 0x01)                             */
#define TMR1_CR0_OPM_Pos                  (3UL)                     /*!< OPM (Bit 3)                                           */
#define TMR1_CR0_OPM_Msk                  (0x8UL)                   /*!< OPM (Bitfield-Mask: 0x01)                             */
#define TMR1_CR0_URS_Pos                  (2UL)                     /*!< URS (Bit 2)                                           */
#define TMR1_CR0_URS_Msk                  (0x4UL)                   /*!< URS (Bitfield-Mask: 0x01)                             */
#define TMR1_CR0_UDIS_Pos                 (1UL)                     /*!< UDIS (Bit 1)                                          */
#define TMR1_CR0_UDIS_Msk                 (0x2UL)                   /*!< UDIS (Bitfield-Mask: 0x01)                            */
#define TMR1_CR0_CEN_Pos                  (0UL)                     /*!< CEN (Bit 0)                                           */
#define TMR1_CR0_CEN_Msk                  (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  CR1  ========================================================== */
#define TMR1_CR1_OIS1N_Pos                (11UL)                    /*!< OIS1N (Bit 11)                                        */
#define TMR1_CR1_OIS1N_Msk                (0x800UL)                 /*!< OIS1N (Bitfield-Mask: 0x01)                           */
#define TMR1_CR1_OIS1_Pos                 (10UL)                    /*!< OIS1 (Bit 10)                                         */
#define TMR1_CR1_OIS1_Msk                 (0x400UL)                 /*!< OIS1 (Bitfield-Mask: 0x01)                            */
#define TMR1_CR1_OIS0N_Pos                (9UL)                     /*!< OIS0N (Bit 9)                                         */
#define TMR1_CR1_OIS0N_Msk                (0x200UL)                 /*!< OIS0N (Bitfield-Mask: 0x01)                           */
#define TMR1_CR1_OIS0_Pos                 (8UL)                     /*!< OIS0 (Bit 8)                                          */
#define TMR1_CR1_OIS0_Msk                 (0x100UL)                 /*!< OIS0 (Bitfield-Mask: 0x01)                            */
#define TMR1_CR1_MMS_Pos                  (0UL)                     /*!< MMS (Bit 0)                                           */
#define TMR1_CR1_MMS_Msk                  (0x7UL)                   /*!< MMS (Bitfield-Mask: 0x07)                             */
/* ==========================================================  SCR  ========================================================== */
#define TMR1_SCR_TS_Pos                   (8UL)                     /*!< TS (Bit 8)                                            */
#define TMR1_SCR_TS_Msk                   (0x1f00UL)                /*!< TS (Bitfield-Mask: 0x1f)                              */
#define TMR1_SCR_FE_Pos                   (7UL)                     /*!< FE (Bit 7)                                            */
#define TMR1_SCR_FE_Msk                   (0x80UL)                  /*!< FE (Bitfield-Mask: 0x01)                              */
#define TMR1_SCR_SMS_Pos                  (0UL)                     /*!< SMS (Bit 0)                                           */
#define TMR1_SCR_SMS_Msk                  (0xfUL)                   /*!< SMS (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  IER  ========================================================== */
#define TMR1_IER_BIE_Pos                  (11UL)                    /*!< BIE (Bit 11)                                          */
#define TMR1_IER_BIE_Msk                  (0x800UL)                 /*!< BIE (Bitfield-Mask: 0x01)                             */
#define TMR1_IER_TIE_Pos                  (10UL)                    /*!< TIE (Bit 10)                                          */
#define TMR1_IER_TIE_Msk                  (0x400UL)                 /*!< TIE (Bitfield-Mask: 0x01)                             */
#define TMR1_IER_OVIE_Pos                 (9UL)                     /*!< OVIE (Bit 9)                                          */
#define TMR1_IER_OVIE_Msk                 (0x200UL)                 /*!< OVIE (Bitfield-Mask: 0x01)                            */
#define TMR1_IER_UIE_Pos                  (8UL)                     /*!< UIE (Bit 8)                                           */
#define TMR1_IER_UIE_Msk                  (0x100UL)                 /*!< UIE (Bitfield-Mask: 0x01)                             */
#define TMR1_IER_C1OIE_Pos                (3UL)                     /*!< C1OIE (Bit 3)                                         */
#define TMR1_IER_C1OIE_Msk                (0x8UL)                   /*!< C1OIE (Bitfield-Mask: 0x01)                           */
#define TMR1_IER_C1MIE_Pos                (2UL)                     /*!< C1MIE (Bit 2)                                         */
#define TMR1_IER_C1MIE_Msk                (0x4UL)                   /*!< C1MIE (Bitfield-Mask: 0x01)                           */
#define TMR1_IER_C0OIE_Pos                (1UL)                     /*!< C0OIE (Bit 1)                                         */
#define TMR1_IER_C0OIE_Msk                (0x2UL)                   /*!< C0OIE (Bitfield-Mask: 0x01)                           */
#define TMR1_IER_C0MIE_Pos                (0UL)                     /*!< C0MIE (Bit 0)                                         */
#define TMR1_IER_C0MIE_Msk                (0x1UL)                   /*!< C0MIE (Bitfield-Mask: 0x01)                           */
/* ==========================================================  SR  =========================================================== */
#define TMR1_SR_SBIF_Pos                  (12UL)                    /*!< SBIF (Bit 12)                                         */
#define TMR1_SR_SBIF_Msk                  (0x1000UL)                /*!< SBIF (Bitfield-Mask: 0x01)                            */
#define TMR1_SR_BIF_Pos                   (11UL)                    /*!< BIF (Bit 11)                                          */
#define TMR1_SR_BIF_Msk                   (0x800UL)                 /*!< BIF (Bitfield-Mask: 0x01)                             */
#define TMR1_SR_TIF_Pos                   (10UL)                    /*!< TIF (Bit 10)                                          */
#define TMR1_SR_TIF_Msk                   (0x400UL)                 /*!< TIF (Bitfield-Mask: 0x01)                             */
#define TMR1_SR_OVIF_Pos                  (9UL)                     /*!< OVIF (Bit 9)                                          */
#define TMR1_SR_OVIF_Msk                  (0x200UL)                 /*!< OVIF (Bitfield-Mask: 0x01)                            */
#define TMR1_SR_UIF_Pos                   (8UL)                     /*!< UIF (Bit 8)                                           */
#define TMR1_SR_UIF_Msk                   (0x100UL)                 /*!< UIF (Bitfield-Mask: 0x01)                             */
#define TMR1_SR_CC1OIF_Pos                (3UL)                     /*!< CC1OIF (Bit 3)                                        */
#define TMR1_SR_CC1OIF_Msk                (0x8UL)                   /*!< CC1OIF (Bitfield-Mask: 0x01)                          */
#define TMR1_SR_CC1MIF_Pos                (2UL)                     /*!< CC1MIF (Bit 2)                                        */
#define TMR1_SR_CC1MIF_Msk                (0x4UL)                   /*!< CC1MIF (Bitfield-Mask: 0x01)                          */
#define TMR1_SR_CC0OIF_Pos                (1UL)                     /*!< CC0OIF (Bit 1)                                        */
#define TMR1_SR_CC0OIF_Msk                (0x2UL)                   /*!< CC0OIF (Bitfield-Mask: 0x01)                          */
#define TMR1_SR_CC0MIF_Pos                (0UL)                     /*!< CC0MIF (Bit 0)                                        */
#define TMR1_SR_CC0MIF_Msk                (0x1UL)                   /*!< CC0MIF (Bitfield-Mask: 0x01)                          */
/* ==========================================================  UGR  ========================================================== */
#define TMR1_UGR_CC1UG_Pos                (5UL)                     /*!< CC1UG (Bit 5)                                         */
#define TMR1_UGR_CC1UG_Msk                (0x20UL)                  /*!< CC1UG (Bitfield-Mask: 0x01)                           */
#define TMR1_UGR_CC0UG_Pos                (4UL)                     /*!< CC0UG (Bit 4)                                         */
#define TMR1_UGR_CC0UG_Msk                (0x10UL)                  /*!< CC0UG (Bitfield-Mask: 0x01)                           */
#define TMR1_UGR_BG_Pos                   (2UL)                     /*!< BG (Bit 2)                                            */
#define TMR1_UGR_BG_Msk                   (0x4UL)                   /*!< BG (Bitfield-Mask: 0x01)                              */
#define TMR1_UGR_TG_Pos                   (1UL)                     /*!< TG (Bit 1)                                            */
#define TMR1_UGR_TG_Msk                   (0x2UL)                   /*!< TG (Bitfield-Mask: 0x01)                              */
#define TMR1_UGR_UG_Pos                   (0UL)                     /*!< UG (Bit 0)                                            */
#define TMR1_UGR_UG_Msk                   (0x1UL)                   /*!< UG (Bitfield-Mask: 0x01)                              */
/* =========================================================  CCMR  ========================================================== */
#define TMR1_CCMR_OC1M_Pos                (12UL)                    /*!< OC1M (Bit 12)                                         */
#define TMR1_CCMR_OC1M_Msk                (0xf000UL)                /*!< OC1M (Bitfield-Mask: 0x0f)                            */
#define TMR1_CCMR_CC1PE_Pos               (10UL)                    /*!< CC1PE (Bit 10)                                        */
#define TMR1_CCMR_CC1PE_Msk               (0xc00UL)                 /*!< CC1PE (Bitfield-Mask: 0x03)                           */
#define TMR1_CCMR_CC1S_Pos                (8UL)                     /*!< CC1S (Bit 8)                                          */
#define TMR1_CCMR_CC1S_Msk                (0x300UL)                 /*!< CC1S (Bitfield-Mask: 0x03)                            */
#define TMR1_CCMR_OC0M_Pos                (4UL)                     /*!< OC0M (Bit 4)                                          */
#define TMR1_CCMR_OC0M_Msk                (0xf0UL)                  /*!< OC0M (Bitfield-Mask: 0x0f)                            */
#define TMR1_CCMR_CC0PE_Pos               (2UL)                     /*!< CC0PE (Bit 2)                                         */
#define TMR1_CCMR_CC0PE_Msk               (0xcUL)                   /*!< CC0PE (Bitfield-Mask: 0x03)                           */
#define TMR1_CCMR_CC0S_Pos                (0UL)                     /*!< CC0S (Bit 0)                                          */
#define TMR1_CCMR_CC0S_Msk                (0x3UL)                   /*!< CC0S (Bitfield-Mask: 0x03)                            */
/* =========================================================  CCER  ========================================================== */
#define TMR1_CCER_CC1P_Pos                (6UL)                     /*!< CC1P (Bit 6)                                          */
#define TMR1_CCER_CC1P_Msk                (0xc0UL)                  /*!< CC1P (Bitfield-Mask: 0x03)                            */
#define TMR1_CCER_CC1NE_Pos               (5UL)                     /*!< CC1NE (Bit 5)                                         */
#define TMR1_CCER_CC1NE_Msk               (0x20UL)                  /*!< CC1NE (Bitfield-Mask: 0x01)                           */
#define TMR1_CCER_CC1E_Pos                (4UL)                     /*!< CC1E (Bit 4)                                          */
#define TMR1_CCER_CC1E_Msk                (0x10UL)                  /*!< CC1E (Bitfield-Mask: 0x01)                            */
#define TMR1_CCER_CC0P_Pos                (2UL)                     /*!< CC0P (Bit 2)                                          */
#define TMR1_CCER_CC0P_Msk                (0xcUL)                   /*!< CC0P (Bitfield-Mask: 0x03)                            */
#define TMR1_CCER_CC0NE_Pos               (1UL)                     /*!< CC0NE (Bit 1)                                         */
#define TMR1_CCER_CC0NE_Msk               (0x2UL)                   /*!< CC0NE (Bitfield-Mask: 0x01)                           */
#define TMR1_CCER_CC0E_Pos                (0UL)                     /*!< CC0E (Bit 0)                                          */
#define TMR1_CCER_CC0E_Msk                (0x1UL)                   /*!< CC0E (Bitfield-Mask: 0x01)                            */
/* ==========================================================  DCR  ========================================================== */
#define TMR1_DCR_BKF_Pos                  (14UL)                    /*!< BKF (Bit 14)                                          */
#define TMR1_DCR_BKF_Msk                  (0x3fc000UL)              /*!< BKF (Bitfield-Mask: 0xff)                             */
#define TMR1_DCR_BKP_Pos                  (13UL)                    /*!< BKP (Bit 13)                                          */
#define TMR1_DCR_BKP_Msk                  (0x2000UL)                /*!< BKP (Bitfield-Mask: 0x01)                             */
#define TMR1_DCR_BKE_Pos                  (12UL)                    /*!< BKE (Bit 12)                                          */
#define TMR1_DCR_BKE_Msk                  (0x1000UL)                /*!< BKE (Bitfield-Mask: 0x01)                             */
#define TMR1_DCR_MOE_Pos                  (11UL)                    /*!< MOE (Bit 11)                                          */
#define TMR1_DCR_MOE_Msk                  (0x800UL)                 /*!< MOE (Bitfield-Mask: 0x01)                             */
#define TMR1_DCR_AOE_Pos                  (10UL)                    /*!< AOE (Bit 10)                                          */
#define TMR1_DCR_AOE_Msk                  (0x400UL)                 /*!< AOE (Bitfield-Mask: 0x01)                             */
#define TMR1_DCR_OSSR_Pos                 (9UL)                     /*!< OSSR (Bit 9)                                          */
#define TMR1_DCR_OSSR_Msk                 (0x200UL)                 /*!< OSSR (Bitfield-Mask: 0x01)                            */
#define TMR1_DCR_OSSI_Pos                 (8UL)                     /*!< OSSI (Bit 8)                                          */
#define TMR1_DCR_OSSI_Msk                 (0x100UL)                 /*!< OSSI (Bitfield-Mask: 0x01)                            */
#define TMR1_DCR_DTG_Pos                  (0UL)                     /*!< DTG (Bit 0)                                           */
#define TMR1_DCR_DTG_Msk                  (0xffUL)                  /*!< DTG (Bitfield-Mask: 0xff)                             */
/* =========================================================  TTCR  ========================================================== */
#define TMR1_TTCR_TC1E_Pos                (9UL)                     /*!< TC1E (Bit 9)                                          */
#define TMR1_TTCR_TC1E_Msk                (0x200UL)                 /*!< TC1E (Bitfield-Mask: 0x01)                            */
#define TMR1_TTCR_TC0E_Pos                (8UL)                     /*!< TC0E (Bit 8)                                          */
#define TMR1_TTCR_TC0E_Msk                (0x100UL)                 /*!< TC0E (Bitfield-Mask: 0x01)                            */
#define TMR1_TTCR_TCW_Pos                 (4UL)                     /*!< TCW (Bit 4)                                           */
#define TMR1_TTCR_TCW_Msk                 (0xf0UL)                  /*!< TCW (Bitfield-Mask: 0x0f)                             */
#define TMR1_TTCR_TOW_Pos                 (0UL)                     /*!< TOW (Bit 0)                                           */
#define TMR1_TTCR_TOW_Msk                 (0xfUL)                   /*!< TOW (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  CPR  ========================================================== */
#define TMR1_CPR_CPV_Pos                  (0UL)                     /*!< CPV (Bit 0)                                           */
#define TMR1_CPR_CPV_Msk                  (0xffffUL)                /*!< CPV (Bitfield-Mask: 0xffff)                           */
/* =========================================================  PSCR  ========================================================== */
#define TMR1_PSCR_PSC_Pos                 (0UL)                     /*!< PSC (Bit 0)                                           */
#define TMR1_PSCR_PSC_Msk                 (0xffffUL)                /*!< PSC (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CNTR  ========================================================== */
#define TMR1_CNTR_CNT_Pos                 (0UL)                     /*!< CNT (Bit 0)                                           */
#define TMR1_CNTR_CNT_Msk                 (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  CRR  ========================================================== */
#define TMR1_CRR_REP_Pos                  (0UL)                     /*!< REP (Bit 0)                                           */
#define TMR1_CRR_REP_Msk                  (0xffUL)                  /*!< REP (Bitfield-Mask: 0xff)                             */
/* =========================================================  CC0R  ========================================================== */
#define TMR1_CC0R_CC0V_Pos                (0UL)                     /*!< CC0V (Bit 0)                                          */
#define TMR1_CC0R_CC0V_Msk                (0xffffUL)                /*!< CC0V (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CC1R  ========================================================== */
#define TMR1_CC1R_CC1V_Pos                (0UL)                     /*!< CC1V (Bit 0)                                          */
#define TMR1_CC1R_CC1V_Msk                (0xffffUL)                /*!< CC1V (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  CIR  ========================================================== */
#define TMR1_CIR_C1TIS_Pos                (8UL)                     /*!< C1TIS (Bit 8)                                         */
#define TMR1_CIR_C1TIS_Msk                (0xf00UL)                 /*!< C1TIS (Bitfield-Mask: 0x0f)                           */
#define TMR1_CIR_C0TIS_Pos                (0UL)                     /*!< C0TIS (Bit 0)                                         */
#define TMR1_CIR_C0TIS_Msk                (0xfUL)                   /*!< C0TIS (Bitfield-Mask: 0x0f)                           */
/* ==========================================================  BPR  ========================================================== */
#define TMR1_BPR_BPOL_Pos                 (0UL)                     /*!< BPOL (Bit 0)                                          */
#define TMR1_BPR_BPOL_Msk                 (0xffffUL)                /*!< BPOL (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  BER  ========================================================== */
#define TMR1_BER_BIEN_Pos                 (0UL)                     /*!< BIEN (Bit 0)                                          */
#define TMR1_BER_BIEN_Msk                 (0xffffUL)                /*!< BIEN (Bitfield-Mask: 0xffff)                          */


/* =========================================================================================================================== */
/* ================                                           TMR2                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define TMR2_CR0_TI0S_Pos                 (10UL)                    /*!< TI0S (Bit 10)                                         */
#define TMR2_CR0_TI0S_Msk                 (0x400UL)                 /*!< TI0S (Bitfield-Mask: 0x01)                            */
#define TMR2_CR0_DCD_Pos                  (8UL)                     /*!< DCD (Bit 8)                                           */
#define TMR2_CR0_DCD_Msk                  (0x300UL)                 /*!< DCD (Bitfield-Mask: 0x03)                             */
#define TMR2_CR0_ARE_Pos                  (7UL)                     /*!< ARE (Bit 7)                                           */
#define TMR2_CR0_ARE_Msk                  (0x80UL)                  /*!< ARE (Bitfield-Mask: 0x01)                             */
#define TMR2_CR0_OPM_Pos                  (3UL)                     /*!< OPM (Bit 3)                                           */
#define TMR2_CR0_OPM_Msk                  (0x8UL)                   /*!< OPM (Bitfield-Mask: 0x01)                             */
#define TMR2_CR0_URS_Pos                  (2UL)                     /*!< URS (Bit 2)                                           */
#define TMR2_CR0_URS_Msk                  (0x4UL)                   /*!< URS (Bitfield-Mask: 0x01)                             */
#define TMR2_CR0_UDIS_Pos                 (1UL)                     /*!< UDIS (Bit 1)                                          */
#define TMR2_CR0_UDIS_Msk                 (0x2UL)                   /*!< UDIS (Bitfield-Mask: 0x01)                            */
#define TMR2_CR0_CEN_Pos                  (0UL)                     /*!< CEN (Bit 0)                                           */
#define TMR2_CR0_CEN_Msk                  (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  CR1  ========================================================== */
#define TMR2_CR1_OIS1N_Pos                (11UL)                    /*!< OIS1N (Bit 11)                                        */
#define TMR2_CR1_OIS1N_Msk                (0x800UL)                 /*!< OIS1N (Bitfield-Mask: 0x01)                           */
#define TMR2_CR1_OIS1_Pos                 (10UL)                    /*!< OIS1 (Bit 10)                                         */
#define TMR2_CR1_OIS1_Msk                 (0x400UL)                 /*!< OIS1 (Bitfield-Mask: 0x01)                            */
#define TMR2_CR1_OIS0N_Pos                (9UL)                     /*!< OIS0N (Bit 9)                                         */
#define TMR2_CR1_OIS0N_Msk                (0x200UL)                 /*!< OIS0N (Bitfield-Mask: 0x01)                           */
#define TMR2_CR1_OIS0_Pos                 (8UL)                     /*!< OIS0 (Bit 8)                                          */
#define TMR2_CR1_OIS0_Msk                 (0x100UL)                 /*!< OIS0 (Bitfield-Mask: 0x01)                            */
#define TMR2_CR1_MMS_Pos                  (0UL)                     /*!< MMS (Bit 0)                                           */
#define TMR2_CR1_MMS_Msk                  (0x7UL)                   /*!< MMS (Bitfield-Mask: 0x07)                             */
/* ==========================================================  SCR  ========================================================== */
#define TMR2_SCR_TS_Pos                   (8UL)                     /*!< TS (Bit 8)                                            */
#define TMR2_SCR_TS_Msk                   (0x1f00UL)                /*!< TS (Bitfield-Mask: 0x1f)                              */
#define TMR2_SCR_FE_Pos                   (7UL)                     /*!< FE (Bit 7)                                            */
#define TMR2_SCR_FE_Msk                   (0x80UL)                  /*!< FE (Bitfield-Mask: 0x01)                              */
#define TMR2_SCR_SMS_Pos                  (0UL)                     /*!< SMS (Bit 0)                                           */
#define TMR2_SCR_SMS_Msk                  (0xfUL)                   /*!< SMS (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  IER  ========================================================== */
#define TMR2_IER_BIE_Pos                  (11UL)                    /*!< BIE (Bit 11)                                          */
#define TMR2_IER_BIE_Msk                  (0x800UL)                 /*!< BIE (Bitfield-Mask: 0x01)                             */
#define TMR2_IER_TIE_Pos                  (10UL)                    /*!< TIE (Bit 10)                                          */
#define TMR2_IER_TIE_Msk                  (0x400UL)                 /*!< TIE (Bitfield-Mask: 0x01)                             */
#define TMR2_IER_OVIE_Pos                 (9UL)                     /*!< OVIE (Bit 9)                                          */
#define TMR2_IER_OVIE_Msk                 (0x200UL)                 /*!< OVIE (Bitfield-Mask: 0x01)                            */
#define TMR2_IER_UIE_Pos                  (8UL)                     /*!< UIE (Bit 8)                                           */
#define TMR2_IER_UIE_Msk                  (0x100UL)                 /*!< UIE (Bitfield-Mask: 0x01)                             */
#define TMR2_IER_C1OIE_Pos                (3UL)                     /*!< C1OIE (Bit 3)                                         */
#define TMR2_IER_C1OIE_Msk                (0x8UL)                   /*!< C1OIE (Bitfield-Mask: 0x01)                           */
#define TMR2_IER_C1MIE_Pos                (2UL)                     /*!< C1MIE (Bit 2)                                         */
#define TMR2_IER_C1MIE_Msk                (0x4UL)                   /*!< C1MIE (Bitfield-Mask: 0x01)                           */
#define TMR2_IER_C0OIE_Pos                (1UL)                     /*!< C0OIE (Bit 1)                                         */
#define TMR2_IER_C0OIE_Msk                (0x2UL)                   /*!< C0OIE (Bitfield-Mask: 0x01)                           */
#define TMR2_IER_C0MIE_Pos                (0UL)                     /*!< C0MIE (Bit 0)                                         */
#define TMR2_IER_C0MIE_Msk                (0x1UL)                   /*!< C0MIE (Bitfield-Mask: 0x01)                           */
/* ==========================================================  SR  =========================================================== */
#define TMR2_SR_SBIF_Pos                  (12UL)                    /*!< SBIF (Bit 12)                                         */
#define TMR2_SR_SBIF_Msk                  (0x1000UL)                /*!< SBIF (Bitfield-Mask: 0x01)                            */
#define TMR2_SR_BIF_Pos                   (11UL)                    /*!< BIF (Bit 11)                                          */
#define TMR2_SR_BIF_Msk                   (0x800UL)                 /*!< BIF (Bitfield-Mask: 0x01)                             */
#define TMR2_SR_TIF_Pos                   (10UL)                    /*!< TIF (Bit 10)                                          */
#define TMR2_SR_TIF_Msk                   (0x400UL)                 /*!< TIF (Bitfield-Mask: 0x01)                             */
#define TMR2_SR_OVIF_Pos                  (9UL)                     /*!< OVIF (Bit 9)                                          */
#define TMR2_SR_OVIF_Msk                  (0x200UL)                 /*!< OVIF (Bitfield-Mask: 0x01)                            */
#define TMR2_SR_UIF_Pos                   (8UL)                     /*!< UIF (Bit 8)                                           */
#define TMR2_SR_UIF_Msk                   (0x100UL)                 /*!< UIF (Bitfield-Mask: 0x01)                             */
#define TMR2_SR_CC1OIF_Pos                (3UL)                     /*!< CC1OIF (Bit 3)                                        */
#define TMR2_SR_CC1OIF_Msk                (0x8UL)                   /*!< CC1OIF (Bitfield-Mask: 0x01)                          */
#define TMR2_SR_CC1MIF_Pos                (2UL)                     /*!< CC1MIF (Bit 2)                                        */
#define TMR2_SR_CC1MIF_Msk                (0x4UL)                   /*!< CC1MIF (Bitfield-Mask: 0x01)                          */
#define TMR2_SR_CC0OIF_Pos                (1UL)                     /*!< CC0OIF (Bit 1)                                        */
#define TMR2_SR_CC0OIF_Msk                (0x2UL)                   /*!< CC0OIF (Bitfield-Mask: 0x01)                          */
#define TMR2_SR_CC0MIF_Pos                (0UL)                     /*!< CC0MIF (Bit 0)                                        */
#define TMR2_SR_CC0MIF_Msk                (0x1UL)                   /*!< CC0MIF (Bitfield-Mask: 0x01)                          */
/* ==========================================================  UGR  ========================================================== */
#define TMR2_UGR_CC1UG_Pos                (5UL)                     /*!< CC1UG (Bit 5)                                         */
#define TMR2_UGR_CC1UG_Msk                (0x20UL)                  /*!< CC1UG (Bitfield-Mask: 0x01)                           */
#define TMR2_UGR_CC0UG_Pos                (4UL)                     /*!< CC0UG (Bit 4)                                         */
#define TMR2_UGR_CC0UG_Msk                (0x10UL)                  /*!< CC0UG (Bitfield-Mask: 0x01)                           */
#define TMR2_UGR_BG_Pos                   (2UL)                     /*!< BG (Bit 2)                                            */
#define TMR2_UGR_BG_Msk                   (0x4UL)                   /*!< BG (Bitfield-Mask: 0x01)                              */
#define TMR2_UGR_TG_Pos                   (1UL)                     /*!< TG (Bit 1)                                            */
#define TMR2_UGR_TG_Msk                   (0x2UL)                   /*!< TG (Bitfield-Mask: 0x01)                              */
#define TMR2_UGR_UG_Pos                   (0UL)                     /*!< UG (Bit 0)                                            */
#define TMR2_UGR_UG_Msk                   (0x1UL)                   /*!< UG (Bitfield-Mask: 0x01)                              */
/* =========================================================  CCMR  ========================================================== */
#define TMR2_CCMR_OC1M_Pos                (12UL)                    /*!< OC1M (Bit 12)                                         */
#define TMR2_CCMR_OC1M_Msk                (0xf000UL)                /*!< OC1M (Bitfield-Mask: 0x0f)                            */
#define TMR2_CCMR_CC1PE_Pos               (10UL)                    /*!< CC1PE (Bit 10)                                        */
#define TMR2_CCMR_CC1PE_Msk               (0xc00UL)                 /*!< CC1PE (Bitfield-Mask: 0x03)                           */
#define TMR2_CCMR_CC1S_Pos                (8UL)                     /*!< CC1S (Bit 8)                                          */
#define TMR2_CCMR_CC1S_Msk                (0x300UL)                 /*!< CC1S (Bitfield-Mask: 0x03)                            */
#define TMR2_CCMR_OC0M_Pos                (4UL)                     /*!< OC0M (Bit 4)                                          */
#define TMR2_CCMR_OC0M_Msk                (0xf0UL)                  /*!< OC0M (Bitfield-Mask: 0x0f)                            */
#define TMR2_CCMR_CC0PE_Pos               (2UL)                     /*!< CC0PE (Bit 2)                                         */
#define TMR2_CCMR_CC0PE_Msk               (0xcUL)                   /*!< CC0PE (Bitfield-Mask: 0x03)                           */
#define TMR2_CCMR_CC0S_Pos                (0UL)                     /*!< CC0S (Bit 0)                                          */
#define TMR2_CCMR_CC0S_Msk                (0x3UL)                   /*!< CC0S (Bitfield-Mask: 0x03)                            */
/* =========================================================  CCER  ========================================================== */
#define TMR2_CCER_CC1P_Pos                (6UL)                     /*!< CC1P (Bit 6)                                          */
#define TMR2_CCER_CC1P_Msk                (0xc0UL)                  /*!< CC1P (Bitfield-Mask: 0x03)                            */
#define TMR2_CCER_CC1NE_Pos               (5UL)                     /*!< CC1NE (Bit 5)                                         */
#define TMR2_CCER_CC1NE_Msk               (0x20UL)                  /*!< CC1NE (Bitfield-Mask: 0x01)                           */
#define TMR2_CCER_CC1E_Pos                (4UL)                     /*!< CC1E (Bit 4)                                          */
#define TMR2_CCER_CC1E_Msk                (0x10UL)                  /*!< CC1E (Bitfield-Mask: 0x01)                            */
#define TMR2_CCER_CC0P_Pos                (2UL)                     /*!< CC0P (Bit 2)                                          */
#define TMR2_CCER_CC0P_Msk                (0xcUL)                   /*!< CC0P (Bitfield-Mask: 0x03)                            */
#define TMR2_CCER_CC0NE_Pos               (1UL)                     /*!< CC0NE (Bit 1)                                         */
#define TMR2_CCER_CC0NE_Msk               (0x2UL)                   /*!< CC0NE (Bitfield-Mask: 0x01)                           */
#define TMR2_CCER_CC0E_Pos                (0UL)                     /*!< CC0E (Bit 0)                                          */
#define TMR2_CCER_CC0E_Msk                (0x1UL)                   /*!< CC0E (Bitfield-Mask: 0x01)                            */
/* ==========================================================  DCR  ========================================================== */
#define TMR2_DCR_BKF_Pos                  (14UL)                    /*!< BKF (Bit 14)                                          */
#define TMR2_DCR_BKF_Msk                  (0x3fc000UL)              /*!< BKF (Bitfield-Mask: 0xff)                             */
#define TMR2_DCR_BKP_Pos                  (13UL)                    /*!< BKP (Bit 13)                                          */
#define TMR2_DCR_BKP_Msk                  (0x2000UL)                /*!< BKP (Bitfield-Mask: 0x01)                             */
#define TMR2_DCR_BKE_Pos                  (12UL)                    /*!< BKE (Bit 12)                                          */
#define TMR2_DCR_BKE_Msk                  (0x1000UL)                /*!< BKE (Bitfield-Mask: 0x01)                             */
#define TMR2_DCR_MOE_Pos                  (11UL)                    /*!< MOE (Bit 11)                                          */
#define TMR2_DCR_MOE_Msk                  (0x800UL)                 /*!< MOE (Bitfield-Mask: 0x01)                             */
#define TMR2_DCR_AOE_Pos                  (10UL)                    /*!< AOE (Bit 10)                                          */
#define TMR2_DCR_AOE_Msk                  (0x400UL)                 /*!< AOE (Bitfield-Mask: 0x01)                             */
#define TMR2_DCR_OSSR_Pos                 (9UL)                     /*!< OSSR (Bit 9)                                          */
#define TMR2_DCR_OSSR_Msk                 (0x200UL)                 /*!< OSSR (Bitfield-Mask: 0x01)                            */
#define TMR2_DCR_OSSI_Pos                 (8UL)                     /*!< OSSI (Bit 8)                                          */
#define TMR2_DCR_OSSI_Msk                 (0x100UL)                 /*!< OSSI (Bitfield-Mask: 0x01)                            */
#define TMR2_DCR_DTG_Pos                  (0UL)                     /*!< DTG (Bit 0)                                           */
#define TMR2_DCR_DTG_Msk                  (0xffUL)                  /*!< DTG (Bitfield-Mask: 0xff)                             */
/* =========================================================  TTCR  ========================================================== */
#define TMR2_TTCR_TC1E_Pos                (9UL)                     /*!< TC1E (Bit 9)                                          */
#define TMR2_TTCR_TC1E_Msk                (0x200UL)                 /*!< TC1E (Bitfield-Mask: 0x01)                            */
#define TMR2_TTCR_TC0E_Pos                (8UL)                     /*!< TC0E (Bit 8)                                          */
#define TMR2_TTCR_TC0E_Msk                (0x100UL)                 /*!< TC0E (Bitfield-Mask: 0x01)                            */
#define TMR2_TTCR_TCW_Pos                 (4UL)                     /*!< TCW (Bit 4)                                           */
#define TMR2_TTCR_TCW_Msk                 (0xf0UL)                  /*!< TCW (Bitfield-Mask: 0x0f)                             */
#define TMR2_TTCR_TOW_Pos                 (0UL)                     /*!< TOW (Bit 0)                                           */
#define TMR2_TTCR_TOW_Msk                 (0xfUL)                   /*!< TOW (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  CPR  ========================================================== */
#define TMR2_CPR_CPV_Pos                  (0UL)                     /*!< CPV (Bit 0)                                           */
#define TMR2_CPR_CPV_Msk                  (0xffffUL)                /*!< CPV (Bitfield-Mask: 0xffff)                           */
/* =========================================================  PSCR  ========================================================== */
#define TMR2_PSCR_PSC_Pos                 (0UL)                     /*!< PSC (Bit 0)                                           */
#define TMR2_PSCR_PSC_Msk                 (0xffffUL)                /*!< PSC (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CNTR  ========================================================== */
#define TMR2_CNTR_CNT_Pos                 (0UL)                     /*!< CNT (Bit 0)                                           */
#define TMR2_CNTR_CNT_Msk                 (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  CRR  ========================================================== */
#define TMR2_CRR_REP_Pos                  (0UL)                     /*!< REP (Bit 0)                                           */
#define TMR2_CRR_REP_Msk                  (0xffUL)                  /*!< REP (Bitfield-Mask: 0xff)                             */
/* =========================================================  CC0R  ========================================================== */
#define TMR2_CC0R_CC0V_Pos                (0UL)                     /*!< CC0V (Bit 0)                                          */
#define TMR2_CC0R_CC0V_Msk                (0xffffUL)                /*!< CC0V (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CC1R  ========================================================== */
#define TMR2_CC1R_CC1V_Pos                (0UL)                     /*!< CC1V (Bit 0)                                          */
#define TMR2_CC1R_CC1V_Msk                (0xffffUL)                /*!< CC1V (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  CIR  ========================================================== */
#define TMR2_CIR_C1TIS_Pos                (8UL)                     /*!< C1TIS (Bit 8)                                         */
#define TMR2_CIR_C1TIS_Msk                (0xf00UL)                 /*!< C1TIS (Bitfield-Mask: 0x0f)                           */
#define TMR2_CIR_C0TIS_Pos                (0UL)                     /*!< C0TIS (Bit 0)                                         */
#define TMR2_CIR_C0TIS_Msk                (0xfUL)                   /*!< C0TIS (Bitfield-Mask: 0x0f)                           */
/* ==========================================================  BPR  ========================================================== */
#define TMR2_BPR_BPOL_Pos                 (0UL)                     /*!< BPOL (Bit 0)                                          */
#define TMR2_BPR_BPOL_Msk                 (0xffffUL)                /*!< BPOL (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  BER  ========================================================== */
#define TMR2_BER_BIEN_Pos                 (0UL)                     /*!< BIEN (Bit 0)                                          */
#define TMR2_BER_BIEN_Msk                 (0xffffUL)                /*!< BIEN (Bitfield-Mask: 0xffff)                          */


/* =========================================================================================================================== */
/* ================                                           GPIOA                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  BSR  ========================================================== */
#define GPIOA_BSR_BRn_Pos                 (16UL)                    /*!< BRn (Bit 16)                                          */
#define GPIOA_BSR_BRn_Msk                 (0x10000UL)               /*!< BRn (Bitfield-Mask: 0x01)                             */
#define GPIOA_BSR_BSn_Pos                 (0UL)                     /*!< BSn (Bit 0)                                           */
#define GPIOA_BSR_BSn_Msk                 (0x1UL)                   /*!< BSn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DIR  ========================================================== */
#define GPIOA_DIR_DIn_Pos                 (0UL)                     /*!< DIn (Bit 0)                                           */
#define GPIOA_DIR_DIn_Msk                 (0x1UL)                   /*!< DIn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DOR  ========================================================== */
#define GPIOA_DOR_DOn_Pos                 (0UL)                     /*!< DOn (Bit 0)                                           */
#define GPIOA_DOR_DOn_Msk                 (0x1UL)                   /*!< DOn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IER  ========================================================== */
#define GPIOA_IER_IEn_Pos                 (0UL)                     /*!< IEn (Bit 0)                                           */
#define GPIOA_IER_IEn_Msk                 (0x1UL)                   /*!< IEn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IMR  ========================================================== */
#define GPIOA_IMR_IMn_Pos                 (0UL)                     /*!< IMn (Bit 0)                                           */
#define GPIOA_IMR_IMn_Msk                 (0x3UL)                   /*!< IMn (Bitfield-Mask: 0x03)                             */
/* ==========================================================  ISR  ========================================================== */
#define GPIOA_ISR_ISn_Pos                 (0UL)                     /*!< ISn (Bit 0)                                           */
#define GPIOA_ISR_ISn_Msk                 (0x1UL)                   /*!< ISn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  MR0  ========================================================== */
#define GPIOA_MR0_PMn_Pos                 (0UL)                     /*!< PMn (Bit 0)                                           */
#define GPIOA_MR0_PMn_Msk                 (0xfUL)                   /*!< PMn (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  MR1  ========================================================== */
#define GPIOA_MR1_PMn_Pos                 (0UL)                     /*!< PMn (Bit 0)                                           */
#define GPIOA_MR1_PMn_Msk                 (0xfUL)                   /*!< PMn (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  SER  ========================================================== */
#define GPIOA_SER_SEn_Pos                 (0UL)                     /*!< SEn (Bit 0)                                           */
#define GPIOA_SER_SEn_Msk                 (0x1UL)                   /*!< SEn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DER  ========================================================== */
#define GPIOA_DER_DEn_Pos                 (0UL)                     /*!< DEn (Bit 0)                                           */
#define GPIOA_DER_DEn_Msk                 (0x1UL)                   /*!< DEn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  UDR  ========================================================== */
#define GPIOA_UDR_UDn_Pos                 (0UL)                     /*!< UDn (Bit 0)                                           */
#define GPIOA_UDR_UDn_Msk                 (0x3UL)                   /*!< UDn (Bitfield-Mask: 0x03)                             */
/* ==========================================================  ODR  ========================================================== */
#define GPIOA_ODR_ODn_Pos                 (0UL)                     /*!< ODn (Bit 0)                                           */
#define GPIOA_ODR_ODn_Msk                 (0x1UL)                   /*!< ODn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DHR  ========================================================== */
#define GPIOA_DHR_DRy_Pos                 (16UL)                    /*!< DRy (Bit 16)                                          */
#define GPIOA_DHR_DRy_Msk                 (0x10000UL)               /*!< DRy (Bitfield-Mask: 0x01)                             */
#define GPIOA_DHR_DRx_Pos                 (0UL)                     /*!< DRx (Bit 0)                                           */
#define GPIOA_DHR_DRx_Msk                 (0x1UL)                   /*!< DRx (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IHR  ========================================================== */
#define GPIOA_IHR_IDn_Pos                 (0UL)                     /*!< IDn (Bit 0)                                           */
#define GPIOA_IHR_IDn_Msk                 (0x1UL)                   /*!< IDn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  OSR  ========================================================== */
#define GPIOA_OSR_OSn_Pos                 (0UL)                     /*!< OSn (Bit 0)                                           */
#define GPIOA_OSR_OSn_Msk                 (0x1UL)                   /*!< OSn (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           GPIOB                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  BSR  ========================================================== */
#define GPIOB_BSR_BRn_Pos                 (16UL)                    /*!< BRn (Bit 16)                                          */
#define GPIOB_BSR_BRn_Msk                 (0x10000UL)               /*!< BRn (Bitfield-Mask: 0x01)                             */
#define GPIOB_BSR_BSn_Pos                 (0UL)                     /*!< BSn (Bit 0)                                           */
#define GPIOB_BSR_BSn_Msk                 (0x1UL)                   /*!< BSn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DIR  ========================================================== */
#define GPIOB_DIR_DIn_Pos                 (0UL)                     /*!< DIn (Bit 0)                                           */
#define GPIOB_DIR_DIn_Msk                 (0x1UL)                   /*!< DIn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DOR  ========================================================== */
#define GPIOB_DOR_DOn_Pos                 (0UL)                     /*!< DOn (Bit 0)                                           */
#define GPIOB_DOR_DOn_Msk                 (0x1UL)                   /*!< DOn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IER  ========================================================== */
#define GPIOB_IER_IEn_Pos                 (0UL)                     /*!< IEn (Bit 0)                                           */
#define GPIOB_IER_IEn_Msk                 (0x1UL)                   /*!< IEn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IMR  ========================================================== */
#define GPIOB_IMR_IMn_Pos                 (0UL)                     /*!< IMn (Bit 0)                                           */
#define GPIOB_IMR_IMn_Msk                 (0x3UL)                   /*!< IMn (Bitfield-Mask: 0x03)                             */
/* ==========================================================  ISR  ========================================================== */
#define GPIOB_ISR_ISn_Pos                 (0UL)                     /*!< ISn (Bit 0)                                           */
#define GPIOB_ISR_ISn_Msk                 (0x1UL)                   /*!< ISn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  MR0  ========================================================== */
#define GPIOB_MR0_PMn_Pos                 (0UL)                     /*!< PMn (Bit 0)                                           */
#define GPIOB_MR0_PMn_Msk                 (0xfUL)                   /*!< PMn (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  MR1  ========================================================== */
#define GPIOB_MR1_PMn_Pos                 (0UL)                     /*!< PMn (Bit 0)                                           */
#define GPIOB_MR1_PMn_Msk                 (0xfUL)                   /*!< PMn (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  SER  ========================================================== */
#define GPIOB_SER_SEn_Pos                 (0UL)                     /*!< SEn (Bit 0)                                           */
#define GPIOB_SER_SEn_Msk                 (0x1UL)                   /*!< SEn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DER  ========================================================== */
#define GPIOB_DER_DEn_Pos                 (0UL)                     /*!< DEn (Bit 0)                                           */
#define GPIOB_DER_DEn_Msk                 (0x1UL)                   /*!< DEn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  UDR  ========================================================== */
#define GPIOB_UDR_UDn_Pos                 (0UL)                     /*!< UDn (Bit 0)                                           */
#define GPIOB_UDR_UDn_Msk                 (0x3UL)                   /*!< UDn (Bitfield-Mask: 0x03)                             */
/* ==========================================================  ODR  ========================================================== */
#define GPIOB_ODR_ODn_Pos                 (0UL)                     /*!< ODn (Bit 0)                                           */
#define GPIOB_ODR_ODn_Msk                 (0x1UL)                   /*!< ODn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DHR  ========================================================== */
#define GPIOB_DHR_DRy_Pos                 (16UL)                    /*!< DRy (Bit 16)                                          */
#define GPIOB_DHR_DRy_Msk                 (0x10000UL)               /*!< DRy (Bitfield-Mask: 0x01)                             */
#define GPIOB_DHR_DRx_Pos                 (0UL)                     /*!< DRx (Bit 0)                                           */
#define GPIOB_DHR_DRx_Msk                 (0x1UL)                   /*!< DRx (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IHR  ========================================================== */
#define GPIOB_IHR_IDn_Pos                 (0UL)                     /*!< IDn (Bit 0)                                           */
#define GPIOB_IHR_IDn_Msk                 (0x1UL)                   /*!< IDn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  OSR  ========================================================== */
#define GPIOB_OSR_OSn_Pos                 (0UL)                     /*!< OSn (Bit 0)                                           */
#define GPIOB_OSR_OSn_Msk                 (0x1UL)                   /*!< OSn (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           GPIOC                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  BSR  ========================================================== */
#define GPIOC_BSR_BRn_Pos                 (16UL)                    /*!< BRn (Bit 16)                                          */
#define GPIOC_BSR_BRn_Msk                 (0x10000UL)               /*!< BRn (Bitfield-Mask: 0x01)                             */
#define GPIOC_BSR_BSn_Pos                 (0UL)                     /*!< BSn (Bit 0)                                           */
#define GPIOC_BSR_BSn_Msk                 (0x1UL)                   /*!< BSn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DIR  ========================================================== */
#define GPIOC_DIR_DIn_Pos                 (0UL)                     /*!< DIn (Bit 0)                                           */
#define GPIOC_DIR_DIn_Msk                 (0x1UL)                   /*!< DIn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DOR  ========================================================== */
#define GPIOC_DOR_DOn_Pos                 (0UL)                     /*!< DOn (Bit 0)                                           */
#define GPIOC_DOR_DOn_Msk                 (0x1UL)                   /*!< DOn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IER  ========================================================== */
#define GPIOC_IER_IEn_Pos                 (0UL)                     /*!< IEn (Bit 0)                                           */
#define GPIOC_IER_IEn_Msk                 (0x1UL)                   /*!< IEn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IMR  ========================================================== */
#define GPIOC_IMR_IMn_Pos                 (0UL)                     /*!< IMn (Bit 0)                                           */
#define GPIOC_IMR_IMn_Msk                 (0x3UL)                   /*!< IMn (Bitfield-Mask: 0x03)                             */
/* ==========================================================  ISR  ========================================================== */
#define GPIOC_ISR_ISn_Pos                 (0UL)                     /*!< ISn (Bit 0)                                           */
#define GPIOC_ISR_ISn_Msk                 (0x1UL)                   /*!< ISn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  MR0  ========================================================== */
#define GPIOC_MR0_PMn_Pos                 (0UL)                     /*!< PMn (Bit 0)                                           */
#define GPIOC_MR0_PMn_Msk                 (0xfUL)                   /*!< PMn (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  MR1  ========================================================== */
#define GPIOC_MR1_PMn_Pos                 (0UL)                     /*!< PMn (Bit 0)                                           */
#define GPIOC_MR1_PMn_Msk                 (0xfUL)                   /*!< PMn (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  SER  ========================================================== */
#define GPIOC_SER_SEn_Pos                 (0UL)                     /*!< SEn (Bit 0)                                           */
#define GPIOC_SER_SEn_Msk                 (0x1UL)                   /*!< SEn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DER  ========================================================== */
#define GPIOC_DER_DEn_Pos                 (0UL)                     /*!< DEn (Bit 0)                                           */
#define GPIOC_DER_DEn_Msk                 (0x1UL)                   /*!< DEn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  UDR  ========================================================== */
#define GPIOC_UDR_UDn_Pos                 (0UL)                     /*!< UDn (Bit 0)                                           */
#define GPIOC_UDR_UDn_Msk                 (0x3UL)                   /*!< UDn (Bitfield-Mask: 0x03)                             */
/* ==========================================================  ODR  ========================================================== */
#define GPIOC_ODR_ODn_Pos                 (0UL)                     /*!< ODn (Bit 0)                                           */
#define GPIOC_ODR_ODn_Msk                 (0x1UL)                   /*!< ODn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DHR  ========================================================== */
#define GPIOC_DHR_DRy_Pos                 (16UL)                    /*!< DRy (Bit 16)                                          */
#define GPIOC_DHR_DRy_Msk                 (0x10000UL)               /*!< DRy (Bitfield-Mask: 0x01)                             */
#define GPIOC_DHR_DRx_Pos                 (0UL)                     /*!< DRx (Bit 0)                                           */
#define GPIOC_DHR_DRx_Msk                 (0x1UL)                   /*!< DRx (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IHR  ========================================================== */
#define GPIOC_IHR_IDn_Pos                 (0UL)                     /*!< IDn (Bit 0)                                           */
#define GPIOC_IHR_IDn_Msk                 (0x1UL)                   /*!< IDn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  OSR  ========================================================== */
#define GPIOC_OSR_OSn_Pos                 (0UL)                     /*!< OSn (Bit 0)                                           */
#define GPIOC_OSR_OSn_Msk                 (0x1UL)                   /*!< OSn (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           GPIOD                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  BSR  ========================================================== */
#define GPIOD_BSR_BRn_Pos                 (16UL)                    /*!< BRn (Bit 16)                                          */
#define GPIOD_BSR_BRn_Msk                 (0x10000UL)               /*!< BRn (Bitfield-Mask: 0x01)                             */
#define GPIOD_BSR_BSn_Pos                 (0UL)                     /*!< BSn (Bit 0)                                           */
#define GPIOD_BSR_BSn_Msk                 (0x1UL)                   /*!< BSn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DIR  ========================================================== */
#define GPIOD_DIR_DIn_Pos                 (0UL)                     /*!< DIn (Bit 0)                                           */
#define GPIOD_DIR_DIn_Msk                 (0x1UL)                   /*!< DIn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DOR  ========================================================== */
#define GPIOD_DOR_DOn_Pos                 (0UL)                     /*!< DOn (Bit 0)                                           */
#define GPIOD_DOR_DOn_Msk                 (0x1UL)                   /*!< DOn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IER  ========================================================== */
#define GPIOD_IER_IEn_Pos                 (0UL)                     /*!< IEn (Bit 0)                                           */
#define GPIOD_IER_IEn_Msk                 (0x1UL)                   /*!< IEn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IMR  ========================================================== */
#define GPIOD_IMR_IMn_Pos                 (0UL)                     /*!< IMn (Bit 0)                                           */
#define GPIOD_IMR_IMn_Msk                 (0x3UL)                   /*!< IMn (Bitfield-Mask: 0x03)                             */
/* ==========================================================  ISR  ========================================================== */
#define GPIOD_ISR_ISn_Pos                 (0UL)                     /*!< ISn (Bit 0)                                           */
#define GPIOD_ISR_ISn_Msk                 (0x1UL)                   /*!< ISn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  MR0  ========================================================== */
#define GPIOD_MR0_PMn_Pos                 (0UL)                     /*!< PMn (Bit 0)                                           */
#define GPIOD_MR0_PMn_Msk                 (0xfUL)                   /*!< PMn (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  MR1  ========================================================== */
#define GPIOD_MR1_PMn_Pos                 (0UL)                     /*!< PMn (Bit 0)                                           */
#define GPIOD_MR1_PMn_Msk                 (0xfUL)                   /*!< PMn (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  SER  ========================================================== */
#define GPIOD_SER_SEn_Pos                 (0UL)                     /*!< SEn (Bit 0)                                           */
#define GPIOD_SER_SEn_Msk                 (0x1UL)                   /*!< SEn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DER  ========================================================== */
#define GPIOD_DER_DEn_Pos                 (0UL)                     /*!< DEn (Bit 0)                                           */
#define GPIOD_DER_DEn_Msk                 (0x1UL)                   /*!< DEn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  UDR  ========================================================== */
#define GPIOD_UDR_UDn_Pos                 (0UL)                     /*!< UDn (Bit 0)                                           */
#define GPIOD_UDR_UDn_Msk                 (0x3UL)                   /*!< UDn (Bitfield-Mask: 0x03)                             */
/* ==========================================================  ODR  ========================================================== */
#define GPIOD_ODR_ODn_Pos                 (0UL)                     /*!< ODn (Bit 0)                                           */
#define GPIOD_ODR_ODn_Msk                 (0x1UL)                   /*!< ODn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DHR  ========================================================== */
#define GPIOD_DHR_DRy_Pos                 (16UL)                    /*!< DRy (Bit 16)                                          */
#define GPIOD_DHR_DRy_Msk                 (0x10000UL)               /*!< DRy (Bitfield-Mask: 0x01)                             */
#define GPIOD_DHR_DRx_Pos                 (0UL)                     /*!< DRx (Bit 0)                                           */
#define GPIOD_DHR_DRx_Msk                 (0x1UL)                   /*!< DRx (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IHR  ========================================================== */
#define GPIOD_IHR_IDn_Pos                 (0UL)                     /*!< IDn (Bit 0)                                           */
#define GPIOD_IHR_IDn_Msk                 (0x1UL)                   /*!< IDn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  OSR  ========================================================== */
#define GPIOD_OSR_OSn_Pos                 (0UL)                     /*!< OSn (Bit 0)                                           */
#define GPIOD_OSR_OSn_Msk                 (0x1UL)                   /*!< OSn (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           GPIOE                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  BSR  ========================================================== */
#define GPIOE_BSR_BRn_Pos                 (16UL)                    /*!< BRn (Bit 16)                                          */
#define GPIOE_BSR_BRn_Msk                 (0x10000UL)               /*!< BRn (Bitfield-Mask: 0x01)                             */
#define GPIOE_BSR_BSn_Pos                 (0UL)                     /*!< BSn (Bit 0)                                           */
#define GPIOE_BSR_BSn_Msk                 (0x1UL)                   /*!< BSn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DIR  ========================================================== */
#define GPIOE_DIR_DIn_Pos                 (0UL)                     /*!< DIn (Bit 0)                                           */
#define GPIOE_DIR_DIn_Msk                 (0x1UL)                   /*!< DIn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DOR  ========================================================== */
#define GPIOE_DOR_DOn_Pos                 (0UL)                     /*!< DOn (Bit 0)                                           */
#define GPIOE_DOR_DOn_Msk                 (0x1UL)                   /*!< DOn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IER  ========================================================== */
#define GPIOE_IER_IEn_Pos                 (0UL)                     /*!< IEn (Bit 0)                                           */
#define GPIOE_IER_IEn_Msk                 (0x1UL)                   /*!< IEn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IMR  ========================================================== */
#define GPIOE_IMR_IMn_Pos                 (0UL)                     /*!< IMn (Bit 0)                                           */
#define GPIOE_IMR_IMn_Msk                 (0x3UL)                   /*!< IMn (Bitfield-Mask: 0x03)                             */
/* ==========================================================  ISR  ========================================================== */
#define GPIOE_ISR_ISn_Pos                 (0UL)                     /*!< ISn (Bit 0)                                           */
#define GPIOE_ISR_ISn_Msk                 (0x1UL)                   /*!< ISn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  MR0  ========================================================== */
#define GPIOE_MR0_PMn_Pos                 (0UL)                     /*!< PMn (Bit 0)                                           */
#define GPIOE_MR0_PMn_Msk                 (0xfUL)                   /*!< PMn (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  MR1  ========================================================== */
#define GPIOE_MR1_PMn_Pos                 (0UL)                     /*!< PMn (Bit 0)                                           */
#define GPIOE_MR1_PMn_Msk                 (0xfUL)                   /*!< PMn (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  SER  ========================================================== */
#define GPIOE_SER_SEn_Pos                 (0UL)                     /*!< SEn (Bit 0)                                           */
#define GPIOE_SER_SEn_Msk                 (0x1UL)                   /*!< SEn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DER  ========================================================== */
#define GPIOE_DER_DEn_Pos                 (0UL)                     /*!< DEn (Bit 0)                                           */
#define GPIOE_DER_DEn_Msk                 (0x1UL)                   /*!< DEn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  UDR  ========================================================== */
#define GPIOE_UDR_UDn_Pos                 (0UL)                     /*!< UDn (Bit 0)                                           */
#define GPIOE_UDR_UDn_Msk                 (0x3UL)                   /*!< UDn (Bitfield-Mask: 0x03)                             */
/* ==========================================================  ODR  ========================================================== */
#define GPIOE_ODR_ODn_Pos                 (0UL)                     /*!< ODn (Bit 0)                                           */
#define GPIOE_ODR_ODn_Msk                 (0x1UL)                   /*!< ODn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DHR  ========================================================== */
#define GPIOE_DHR_DRy_Pos                 (16UL)                    /*!< DRy (Bit 16)                                          */
#define GPIOE_DHR_DRy_Msk                 (0x10000UL)               /*!< DRy (Bitfield-Mask: 0x01)                             */
#define GPIOE_DHR_DRx_Pos                 (0UL)                     /*!< DRx (Bit 0)                                           */
#define GPIOE_DHR_DRx_Msk                 (0x1UL)                   /*!< DRx (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IHR  ========================================================== */
#define GPIOE_IHR_IDn_Pos                 (0UL)                     /*!< IDn (Bit 0)                                           */
#define GPIOE_IHR_IDn_Msk                 (0x1UL)                   /*!< IDn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  OSR  ========================================================== */
#define GPIOE_OSR_OSn_Pos                 (0UL)                     /*!< OSn (Bit 0)                                           */
#define GPIOE_OSR_OSn_Msk                 (0x1UL)                   /*!< OSn (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           GPIOF                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  BSR  ========================================================== */
#define GPIOF_BSR_BRn_Pos                 (16UL)                    /*!< BRn (Bit 16)                                          */
#define GPIOF_BSR_BRn_Msk                 (0x10000UL)               /*!< BRn (Bitfield-Mask: 0x01)                             */
#define GPIOF_BSR_BSn_Pos                 (0UL)                     /*!< BSn (Bit 0)                                           */
#define GPIOF_BSR_BSn_Msk                 (0x1UL)                   /*!< BSn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DIR  ========================================================== */
#define GPIOF_DIR_DIn_Pos                 (0UL)                     /*!< DIn (Bit 0)                                           */
#define GPIOF_DIR_DIn_Msk                 (0x1UL)                   /*!< DIn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DOR  ========================================================== */
#define GPIOF_DOR_DOn_Pos                 (0UL)                     /*!< DOn (Bit 0)                                           */
#define GPIOF_DOR_DOn_Msk                 (0x1UL)                   /*!< DOn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IER  ========================================================== */
#define GPIOF_IER_IEn_Pos                 (0UL)                     /*!< IEn (Bit 0)                                           */
#define GPIOF_IER_IEn_Msk                 (0x1UL)                   /*!< IEn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IMR  ========================================================== */
#define GPIOF_IMR_IMn_Pos                 (0UL)                     /*!< IMn (Bit 0)                                           */
#define GPIOF_IMR_IMn_Msk                 (0x3UL)                   /*!< IMn (Bitfield-Mask: 0x03)                             */
/* ==========================================================  ISR  ========================================================== */
#define GPIOF_ISR_ISn_Pos                 (0UL)                     /*!< ISn (Bit 0)                                           */
#define GPIOF_ISR_ISn_Msk                 (0x1UL)                   /*!< ISn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  MR0  ========================================================== */
#define GPIOF_MR0_PMn_Pos                 (0UL)                     /*!< PMn (Bit 0)                                           */
#define GPIOF_MR0_PMn_Msk                 (0xfUL)                   /*!< PMn (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  MR1  ========================================================== */
#define GPIOF_MR1_PMn_Pos                 (0UL)                     /*!< PMn (Bit 0)                                           */
#define GPIOF_MR1_PMn_Msk                 (0xfUL)                   /*!< PMn (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  SER  ========================================================== */
#define GPIOF_SER_SEn_Pos                 (0UL)                     /*!< SEn (Bit 0)                                           */
#define GPIOF_SER_SEn_Msk                 (0x1UL)                   /*!< SEn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DER  ========================================================== */
#define GPIOF_DER_DEn_Pos                 (0UL)                     /*!< DEn (Bit 0)                                           */
#define GPIOF_DER_DEn_Msk                 (0x1UL)                   /*!< DEn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  UDR  ========================================================== */
#define GPIOF_UDR_UDn_Pos                 (0UL)                     /*!< UDn (Bit 0)                                           */
#define GPIOF_UDR_UDn_Msk                 (0x3UL)                   /*!< UDn (Bitfield-Mask: 0x03)                             */
/* ==========================================================  ODR  ========================================================== */
#define GPIOF_ODR_ODn_Pos                 (0UL)                     /*!< ODn (Bit 0)                                           */
#define GPIOF_ODR_ODn_Msk                 (0x1UL)                   /*!< ODn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  DHR  ========================================================== */
#define GPIOF_DHR_DRy_Pos                 (16UL)                    /*!< DRy (Bit 16)                                          */
#define GPIOF_DHR_DRy_Msk                 (0x10000UL)               /*!< DRy (Bitfield-Mask: 0x01)                             */
#define GPIOF_DHR_DRx_Pos                 (0UL)                     /*!< DRx (Bit 0)                                           */
#define GPIOF_DHR_DRx_Msk                 (0x1UL)                   /*!< DRx (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IHR  ========================================================== */
#define GPIOF_IHR_IDn_Pos                 (0UL)                     /*!< IDn (Bit 0)                                           */
#define GPIOF_IHR_IDn_Msk                 (0x1UL)                   /*!< IDn (Bitfield-Mask: 0x01)                             */
/* ==========================================================  OSR  ========================================================== */
#define GPIOF_OSR_OSn_Pos                 (0UL)                     /*!< OSn (Bit 0)                                           */
#define GPIOF_OSR_OSn_Msk                 (0x1UL)                   /*!< OSn (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           FLASH                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define FLASH_CR_LCK_Pos                  (31UL)                    /*!< LCK (Bit 31)                                          */
#define FLASH_CR_LCK_Msk                  (0x80000000UL)            /*!< LCK (Bitfield-Mask: 0x01)                             */
#define FLASH_CR_NMIE_Pos                 (10UL)                    /*!< NMIE (Bit 10)                                         */
#define FLASH_CR_NMIE_Msk                 (0x400UL)                 /*!< NMIE (Bitfield-Mask: 0x01)                            */
#define FLASH_CR_EIE_Pos                  (7UL)                     /*!< EIE (Bit 7)                                           */
#define FLASH_CR_EIE_Msk                  (0x80UL)                  /*!< EIE (Bitfield-Mask: 0x01)                             */
#define FLASH_CR_FLE_Pos                  (6UL)                     /*!< FLE (Bit 6)                                           */
#define FLASH_CR_FLE_Msk                  (0x40UL)                  /*!< FLE (Bitfield-Mask: 0x01)                             */
#define FLASH_CR_DPE_Pos                  (5UL)                     /*!< DPE (Bit 5)                                           */
#define FLASH_CR_DPE_Msk                  (0x20UL)                  /*!< DPE (Bitfield-Mask: 0x01)                             */
#define FLASH_CR_IPE_Pos                  (4UL)                     /*!< IPE (Bit 4)                                           */
#define FLASH_CR_IPE_Msk                  (0x10UL)                  /*!< IPE (Bitfield-Mask: 0x01)                             */
#define FLASH_CR_CRS_Pos                  (3UL)                     /*!< CRS (Bit 3)                                           */
#define FLASH_CR_CRS_Msk                  (0x8UL)                   /*!< CRS (Bitfield-Mask: 0x01)                             */
#define FLASH_CR_ES_Pos                   (1UL)                     /*!< ES (Bit 1)                                            */
#define FLASH_CR_ES_Msk                   (0x2UL)                   /*!< ES (Bitfield-Mask: 0x01)                              */
#define FLASH_CR_PS_Pos                   (0UL)                     /*!< PS (Bit 0)                                            */
#define FLASH_CR_PS_Msk                   (0x1UL)                   /*!< PS (Bitfield-Mask: 0x01)                              */
/* ==========================================================  LPR  ========================================================== */
#define FLASH_LPR_LCK_Pos                 (31UL)                    /*!< LCK (Bit 31)                                          */
#define FLASH_LPR_LCK_Msk                 (0x80000000UL)            /*!< LCK (Bitfield-Mask: 0x01)                             */
#define FLASH_LPR_SEL_Pos                 (2UL)                     /*!< SEL (Bit 2)                                           */
#define FLASH_LPR_SEL_Msk                 (0xcUL)                   /*!< SEL (Bitfield-Mask: 0x03)                             */
#define FLASH_LPR_LW_Pos                  (1UL)                     /*!< LW (Bit 1)                                            */
#define FLASH_LPR_LW_Msk                  (0x2UL)                   /*!< LW (Bitfield-Mask: 0x01)                              */
#define FLASH_LPR_LS_Pos                  (0UL)                     /*!< LS (Bit 0)                                            */
#define FLASH_LPR_LS_Msk                  (0x1UL)                   /*!< LS (Bitfield-Mask: 0x01)                              */
/* ==========================================================  SR  =========================================================== */
#define FLASH_SR_BST_Pos                  (31UL)                    /*!< BST (Bit 31)                                          */
#define FLASH_SR_BST_Msk                  (0x80000000UL)            /*!< BST (Bitfield-Mask: 0x01)                             */
#define FLASH_SR_BMS_Pos                  (30UL)                    /*!< BMS (Bit 30)                                          */
#define FLASH_SR_BMS_Msk                  (0x40000000UL)            /*!< BMS (Bitfield-Mask: 0x01)                             */
#define FLASH_SR_OPE_Pos                  (10UL)                    /*!< OPE (Bit 10)                                          */
#define FLASH_SR_OPE_Msk                  (0x400UL)                 /*!< OPE (Bitfield-Mask: 0x01)                             */
#define FLASH_SR_PES_Pos                  (9UL)                     /*!< PES (Bit 9)                                           */
#define FLASH_SR_PES_Msk                  (0x200UL)                 /*!< PES (Bitfield-Mask: 0x01)                             */
#define FLASH_SR_PGE_Pos                  (8UL)                     /*!< PGE (Bit 8)                                           */
#define FLASH_SR_PGE_Msk                  (0x100UL)                 /*!< PGE (Bitfield-Mask: 0x01)                             */
#define FLASH_SR_BM_Pos                   (7UL)                     /*!< BM (Bit 7)                                            */
#define FLASH_SR_BM_Msk                   (0x80UL)                  /*!< BM (Bitfield-Mask: 0x01)                              */
#define FLASH_SR_WM_Pos                   (6UL)                     /*!< WM (Bit 6)                                            */
#define FLASH_SR_WM_Msk                   (0x40UL)                  /*!< WM (Bitfield-Mask: 0x01)                              */
#define FLASH_SR_DBC_Pos                  (5UL)                     /*!< DBC (Bit 5)                                           */
#define FLASH_SR_DBC_Msk                  (0x20UL)                  /*!< DBC (Bitfield-Mask: 0x01)                             */
#define FLASH_SR_SBC_Pos                  (4UL)                     /*!< SBC (Bit 4)                                           */
#define FLASH_SR_SBC_Msk                  (0x10UL)                  /*!< SBC (Bitfield-Mask: 0x01)                             */
#define FLASH_SR_BSY_Pos                  (3UL)                     /*!< BSY (Bit 3)                                           */
#define FLASH_SR_BSY_Msk                  (0x8UL)                   /*!< BSY (Bitfield-Mask: 0x01)                             */
#define FLASH_SR_IOS_Pos                  (2UL)                     /*!< IOS (Bit 2)                                           */
#define FLASH_SR_IOS_Msk                  (0x4UL)                   /*!< IOS (Bitfield-Mask: 0x01)                             */
#define FLASH_SR_WPS_Pos                  (1UL)                     /*!< WPS (Bit 1)                                           */
#define FLASH_SR_WPS_Msk                  (0x2UL)                   /*!< WPS (Bitfield-Mask: 0x01)                             */
#define FLASH_SR_OES_Pos                  (0UL)                     /*!< OES (Bit 0)                                           */
#define FLASH_SR_OES_Msk                  (0x1UL)                   /*!< OES (Bitfield-Mask: 0x01)                             */
/* =========================================================  PDR0  ========================================================== */
#define FLASH_PDR0_PD0_Pos                (0UL)                     /*!< PD0 (Bit 0)                                           */
#define FLASH_PDR0_PD0_Msk                (0xffffffffUL)            /*!< PD0 (Bitfield-Mask: 0xffffffff)                       */
/* =========================================================  PDR1  ========================================================== */
#define FLASH_PDR1_PD1_Pos                (0UL)                     /*!< PD1 (Bit 0)                                           */
#define FLASH_PDR1_PD1_Msk                (0xffffffffUL)            /*!< PD1 (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  PAR  ========================================================== */
#define FLASH_PAR_EM_Pos                  (20UL)                    /*!< EM (Bit 20)                                           */
#define FLASH_PAR_EM_Msk                  (0x300000UL)              /*!< EM (Bitfield-Mask: 0x03)                              */
#define FLASH_PAR_PA_Pos                  (0UL)                     /*!< PA (Bit 0)                                            */
#define FLASH_PAR_PA_Msk                  (0x7ffffUL)               /*!< PA (Bitfield-Mask: 0x7ffff)                           */
/* ==========================================================  KR  =========================================================== */
#define FLASH_KR_PLK_Pos                  (16UL)                    /*!< PLK (Bit 16)                                          */
#define FLASH_KR_PLK_Msk                  (0x10000UL)               /*!< PLK (Bitfield-Mask: 0x01)                             */
#define FLASH_KR_KEY_Pos                  (0UL)                     /*!< KEY (Bit 0)                                           */
#define FLASH_KR_KEY_Msk                  (0xffffUL)                /*!< KEY (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  RPR  ========================================================== */
#define FLASH_RPR_RPLV_Pos                (0UL)                     /*!< RPLV (Bit 0)                                          */
#define FLASH_RPR_RPLV_Msk                (0xffUL)                  /*!< RPLV (Bitfield-Mask: 0xff)                            */
/* ==========================================================  WPR  ========================================================== */
#define FLASH_WPR_WRPC_Pos                (0UL)                     /*!< WRPC (Bit 0)                                          */
#define FLASH_WPR_WRPC_Msk                (0xffffffffUL)            /*!< WRPC (Bitfield-Mask: 0xffffffff)                      */
/* ==========================================================  TR  =========================================================== */
#define FLASH_TR_APG_Pos                  (12UL)                    /*!< APG (Bit 12)                                          */
#define FLASH_TR_APG_Msk                  (0x3ff000UL)              /*!< APG (Bitfield-Mask: 0x3ff)                            */
#define FLASH_TR_UNIT_Pos                 (4UL)                     /*!< UNIT (Bit 4)                                          */
#define FLASH_TR_UNIT_Msk                 (0xff0UL)                 /*!< UNIT (Bitfield-Mask: 0xff)                            */
#define FLASH_TR_RC_Pos                   (0UL)                     /*!< RC (Bit 0)                                            */
#define FLASH_TR_RC_Msk                   (0xfUL)                   /*!< RC (Bitfield-Mask: 0x0f)                              */
/* =========================================================  OPDR  ========================================================== */
#define FLASH_OPDR_MAP_Pos                (28UL)                    /*!< MAP (Bit 28)                                          */
#define FLASH_OPDR_MAP_Msk                (0xf0000000UL)            /*!< MAP (Bitfield-Mask: 0x0f)                             */
#define FLASH_OPDR_BMD_Pos                (24UL)                    /*!< BMD (Bit 24)                                          */
#define FLASH_OPDR_BMD_Msk                (0xf000000UL)             /*!< BMD (Bitfield-Mask: 0x0f)                             */
#define FLASH_OPDR_WWEN_Pos               (20UL)                    /*!< WWEN (Bit 20)                                         */
#define FLASH_OPDR_WWEN_Msk               (0xf00000UL)              /*!< WWEN (Bitfield-Mask: 0x0f)                            */
#define FLASH_OPDR_IWEN_Pos               (16UL)                    /*!< IWEN (Bit 16)                                         */
#define FLASH_OPDR_IWEN_Msk               (0xf0000UL)               /*!< IWEN (Bitfield-Mask: 0x0f)                            */
#define FLASH_OPDR_EBP_Pos                (12UL)                    /*!< EBP (Bit 12)                                          */
#define FLASH_OPDR_EBP_Msk                (0xf000UL)                /*!< EBP (Bitfield-Mask: 0x0f)                             */
#define FLASH_OPDR_BORLV_Pos              (8UL)                     /*!< BORLV (Bit 8)                                         */
#define FLASH_OPDR_BORLV_Msk              (0x300UL)                 /*!< BORLV (Bitfield-Mask: 0x03)                           */
#define FLASH_OPDR_BSEL_Pos               (4UL)                     /*!< BSEL (Bit 4)                                          */
#define FLASH_OPDR_BSEL_Msk               (0x70UL)                  /*!< BSEL (Bitfield-Mask: 0x07)                            */
#define FLASH_OPDR_BLK_Pos                (0UL)                     /*!< BLK (Bit 0)                                           */
#define FLASH_OPDR_BLK_Msk                (0xfUL)                   /*!< BLK (Bitfield-Mask: 0x0f)                             */
/* =========================================================  EAR0  ========================================================== */
#define FLASH_EAR0_EAD1_Pos               (0UL)                     /*!< EAD1 (Bit 0)                                          */
#define FLASH_EAR0_EAD1_Msk               (0xffffffffUL)            /*!< EAD1 (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  EAR1  ========================================================== */
#define FLASH_EAR1_EADn_Pos               (0UL)                     /*!< EADn (Bit 0)                                          */
#define FLASH_EAR1_EADn_Msk               (0xffffffffUL)            /*!< EADn (Bitfield-Mask: 0xffffffff)                      */


/* =========================================================================================================================== */
/* ================                                           DMA0                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  SAR  ========================================================== */
#define DMA0_SAR_SAR_Pos                  (0UL)                     /*!< SAR (Bit 0)                                           */
#define DMA0_SAR_SAR_Msk                  (0xffffffffUL)            /*!< SAR (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DAR  ========================================================== */
#define DMA0_DAR_DAR_Pos                  (0UL)                     /*!< DAR (Bit 0)                                           */
#define DMA0_DAR_DAR_Msk                  (0xffffffffUL)            /*!< DAR (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DBL  ========================================================== */
#define DMA0_DBL_BL_Pos                   (0UL)                     /*!< BL (Bit 0)                                            */
#define DMA0_DBL_BL_Msk                   (0xfffUL)                 /*!< BL (Bitfield-Mask: 0xfff)                             */
/* ==========================================================  CTR  ========================================================== */
#define DMA0_CTR_DMS_Pos                  (31UL)                    /*!< DMS (Bit 31)                                          */
#define DMA0_CTR_DMS_Msk                  (0x80000000UL)            /*!< DMS (Bitfield-Mask: 0x01)                             */
#define DMA0_CTR_SMS_Pos                  (30UL)                    /*!< SMS (Bit 30)                                          */
#define DMA0_CTR_SMS_Msk                  (0x40000000UL)            /*!< SMS (Bitfield-Mask: 0x01)                             */
#define DMA0_CTR_DBL_Pos                  (28UL)                    /*!< DBL (Bit 28)                                          */
#define DMA0_CTR_DBL_Msk                  (0x30000000UL)            /*!< DBL (Bitfield-Mask: 0x03)                             */
#define DMA0_CTR_SBL_Pos                  (26UL)                    /*!< SBL (Bit 26)                                          */
#define DMA0_CTR_SBL_Msk                  (0xc000000UL)             /*!< SBL (Bitfield-Mask: 0x03)                             */
#define DMA0_CTR_DHF_Pos                  (21UL)                    /*!< DHF (Bit 21)                                          */
#define DMA0_CTR_DHF_Msk                  (0x3e00000UL)             /*!< DHF (Bitfield-Mask: 0x1f)                             */
#define DMA0_CTR_SHF_Pos                  (16UL)                    /*!< SHF (Bit 16)                                          */
#define DMA0_CTR_SHF_Msk                  (0x1f0000UL)              /*!< SHF (Bitfield-Mask: 0x1f)                             */
#define DMA0_CTR_DDS_Pos                  (14UL)                    /*!< DDS (Bit 14)                                          */
#define DMA0_CTR_DDS_Msk                  (0xc000UL)                /*!< DDS (Bitfield-Mask: 0x03)                             */
#define DMA0_CTR_SDS_Pos                  (12UL)                    /*!< SDS (Bit 12)                                          */
#define DMA0_CTR_SDS_Msk                  (0x3000UL)                /*!< SDS (Bitfield-Mask: 0x03)                             */
#define DMA0_CTR_CIE_Pos                  (10UL)                    /*!< CIE (Bit 10)                                          */
#define DMA0_CTR_CIE_Msk                  (0x400UL)                 /*!< CIE (Bitfield-Mask: 0x01)                             */
#define DMA0_CTR_HCIE_Pos                 (9UL)                     /*!< HCIE (Bit 9)                                          */
#define DMA0_CTR_HCIE_Msk                 (0x200UL)                 /*!< HCIE (Bitfield-Mask: 0x01)                            */
#define DMA0_CTR_EIE_Pos                  (8UL)                     /*!< EIE (Bit 8)                                           */
#define DMA0_CTR_EIE_Msk                  (0x100UL)                 /*!< EIE (Bitfield-Mask: 0x01)                             */
#define DMA0_CTR_DAI_Pos                  (7UL)                     /*!< DAI (Bit 7)                                           */
#define DMA0_CTR_DAI_Msk                  (0x80UL)                  /*!< DAI (Bitfield-Mask: 0x01)                             */
#define DMA0_CTR_SAI_Pos                  (6UL)                     /*!< SAI (Bit 6)                                           */
#define DMA0_CTR_SAI_Msk                  (0x40UL)                  /*!< SAI (Bitfield-Mask: 0x01)                             */
#define DMA0_CTR_TC_Pos                   (4UL)                     /*!< TC (Bit 4)                                            */
#define DMA0_CTR_TC_Msk                   (0x30UL)                  /*!< TC (Bitfield-Mask: 0x03)                              */
#define DMA0_CTR_TM_Pos                   (3UL)                     /*!< TM (Bit 3)                                            */
#define DMA0_CTR_TM_Msk                   (0x8UL)                   /*!< TM (Bitfield-Mask: 0x01)                              */
#define DMA0_CTR_PRI_Pos                  (0UL)                     /*!< PRI (Bit 0)                                           */
#define DMA0_CTR_PRI_Msk                  (0x7UL)                   /*!< PRI (Bitfield-Mask: 0x07)                             */
/* ==========================================================  CER  ========================================================== */
#define DMA0_CER_CEN_Pos                  (0UL)                     /*!< CEN (Bit 0)                                           */
#define DMA0_CER_CEN_Msk                  (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  STR  ========================================================== */
#define DMA0_STR_BUSY_Pos                 (3UL)                     /*!< BUSY (Bit 3)                                          */
#define DMA0_STR_BUSY_Msk                 (0x8UL)                   /*!< BUSY (Bitfield-Mask: 0x01)                            */
#define DMA0_STR_CS_Pos                   (2UL)                     /*!< CS (Bit 2)                                            */
#define DMA0_STR_CS_Msk                   (0x4UL)                   /*!< CS (Bitfield-Mask: 0x01)                              */
#define DMA0_STR_HS_Pos                   (1UL)                     /*!< HS (Bit 1)                                            */
#define DMA0_STR_HS_Msk                   (0x2UL)                   /*!< HS (Bitfield-Mask: 0x01)                              */
#define DMA0_STR_ES_Pos                   (0UL)                     /*!< ES (Bit 0)                                            */
#define DMA0_STR_ES_Msk                   (0x1UL)                   /*!< ES (Bitfield-Mask: 0x01)                              */
/* ==========================================================  DTL  ========================================================== */
#define DMA0_DTL_DTR_Pos                  (0UL)                     /*!< DTR (Bit 0)                                           */
#define DMA0_DTL_DTR_Msk                  (0xffffffffUL)            /*!< DTR (Bitfield-Mask: 0xffffffff)                       */


/* =========================================================================================================================== */
/* ================                                           DMA1                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  SAR  ========================================================== */
#define DMA1_SAR_SAR_Pos                  (0UL)                     /*!< SAR (Bit 0)                                           */
#define DMA1_SAR_SAR_Msk                  (0xffffffffUL)            /*!< SAR (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DAR  ========================================================== */
#define DMA1_DAR_DAR_Pos                  (0UL)                     /*!< DAR (Bit 0)                                           */
#define DMA1_DAR_DAR_Msk                  (0xffffffffUL)            /*!< DAR (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DBL  ========================================================== */
#define DMA1_DBL_BL_Pos                   (0UL)                     /*!< BL (Bit 0)                                            */
#define DMA1_DBL_BL_Msk                   (0xfffUL)                 /*!< BL (Bitfield-Mask: 0xfff)                             */
/* ==========================================================  CTR  ========================================================== */
#define DMA1_CTR_DMS_Pos                  (31UL)                    /*!< DMS (Bit 31)                                          */
#define DMA1_CTR_DMS_Msk                  (0x80000000UL)            /*!< DMS (Bitfield-Mask: 0x01)                             */
#define DMA1_CTR_SMS_Pos                  (30UL)                    /*!< SMS (Bit 30)                                          */
#define DMA1_CTR_SMS_Msk                  (0x40000000UL)            /*!< SMS (Bitfield-Mask: 0x01)                             */
#define DMA1_CTR_DBL_Pos                  (28UL)                    /*!< DBL (Bit 28)                                          */
#define DMA1_CTR_DBL_Msk                  (0x30000000UL)            /*!< DBL (Bitfield-Mask: 0x03)                             */
#define DMA1_CTR_SBL_Pos                  (26UL)                    /*!< SBL (Bit 26)                                          */
#define DMA1_CTR_SBL_Msk                  (0xc000000UL)             /*!< SBL (Bitfield-Mask: 0x03)                             */
#define DMA1_CTR_DHF_Pos                  (21UL)                    /*!< DHF (Bit 21)                                          */
#define DMA1_CTR_DHF_Msk                  (0x3e00000UL)             /*!< DHF (Bitfield-Mask: 0x1f)                             */
#define DMA1_CTR_SHF_Pos                  (16UL)                    /*!< SHF (Bit 16)                                          */
#define DMA1_CTR_SHF_Msk                  (0x1f0000UL)              /*!< SHF (Bitfield-Mask: 0x1f)                             */
#define DMA1_CTR_DDS_Pos                  (14UL)                    /*!< DDS (Bit 14)                                          */
#define DMA1_CTR_DDS_Msk                  (0xc000UL)                /*!< DDS (Bitfield-Mask: 0x03)                             */
#define DMA1_CTR_SDS_Pos                  (12UL)                    /*!< SDS (Bit 12)                                          */
#define DMA1_CTR_SDS_Msk                  (0x3000UL)                /*!< SDS (Bitfield-Mask: 0x03)                             */
#define DMA1_CTR_CIE_Pos                  (10UL)                    /*!< CIE (Bit 10)                                          */
#define DMA1_CTR_CIE_Msk                  (0x400UL)                 /*!< CIE (Bitfield-Mask: 0x01)                             */
#define DMA1_CTR_HCIE_Pos                 (9UL)                     /*!< HCIE (Bit 9)                                          */
#define DMA1_CTR_HCIE_Msk                 (0x200UL)                 /*!< HCIE (Bitfield-Mask: 0x01)                            */
#define DMA1_CTR_EIE_Pos                  (8UL)                     /*!< EIE (Bit 8)                                           */
#define DMA1_CTR_EIE_Msk                  (0x100UL)                 /*!< EIE (Bitfield-Mask: 0x01)                             */
#define DMA1_CTR_DAI_Pos                  (7UL)                     /*!< DAI (Bit 7)                                           */
#define DMA1_CTR_DAI_Msk                  (0x80UL)                  /*!< DAI (Bitfield-Mask: 0x01)                             */
#define DMA1_CTR_SAI_Pos                  (6UL)                     /*!< SAI (Bit 6)                                           */
#define DMA1_CTR_SAI_Msk                  (0x40UL)                  /*!< SAI (Bitfield-Mask: 0x01)                             */
#define DMA1_CTR_TC_Pos                   (4UL)                     /*!< TC (Bit 4)                                            */
#define DMA1_CTR_TC_Msk                   (0x30UL)                  /*!< TC (Bitfield-Mask: 0x03)                              */
#define DMA1_CTR_TM_Pos                   (3UL)                     /*!< TM (Bit 3)                                            */
#define DMA1_CTR_TM_Msk                   (0x8UL)                   /*!< TM (Bitfield-Mask: 0x01)                              */
#define DMA1_CTR_PRI_Pos                  (0UL)                     /*!< PRI (Bit 0)                                           */
#define DMA1_CTR_PRI_Msk                  (0x7UL)                   /*!< PRI (Bitfield-Mask: 0x07)                             */
/* ==========================================================  CER  ========================================================== */
#define DMA1_CER_CEN_Pos                  (0UL)                     /*!< CEN (Bit 0)                                           */
#define DMA1_CER_CEN_Msk                  (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  STR  ========================================================== */
#define DMA1_STR_BUSY_Pos                 (3UL)                     /*!< BUSY (Bit 3)                                          */
#define DMA1_STR_BUSY_Msk                 (0x8UL)                   /*!< BUSY (Bitfield-Mask: 0x01)                            */
#define DMA1_STR_CS_Pos                   (2UL)                     /*!< CS (Bit 2)                                            */
#define DMA1_STR_CS_Msk                   (0x4UL)                   /*!< CS (Bitfield-Mask: 0x01)                              */
#define DMA1_STR_HS_Pos                   (1UL)                     /*!< HS (Bit 1)                                            */
#define DMA1_STR_HS_Msk                   (0x2UL)                   /*!< HS (Bitfield-Mask: 0x01)                              */
#define DMA1_STR_ES_Pos                   (0UL)                     /*!< ES (Bit 0)                                            */
#define DMA1_STR_ES_Msk                   (0x1UL)                   /*!< ES (Bitfield-Mask: 0x01)                              */
/* ==========================================================  DTL  ========================================================== */
#define DMA1_DTL_DTR_Pos                  (0UL)                     /*!< DTR (Bit 0)                                           */
#define DMA1_DTL_DTR_Msk                  (0xffffffffUL)            /*!< DTR (Bitfield-Mask: 0xffffffff)                       */


/* =========================================================================================================================== */
/* ================                                           DMA2                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  SAR  ========================================================== */
#define DMA2_SAR_SAR_Pos                  (0UL)                     /*!< SAR (Bit 0)                                           */
#define DMA2_SAR_SAR_Msk                  (0xffffffffUL)            /*!< SAR (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DAR  ========================================================== */
#define DMA2_DAR_DAR_Pos                  (0UL)                     /*!< DAR (Bit 0)                                           */
#define DMA2_DAR_DAR_Msk                  (0xffffffffUL)            /*!< DAR (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DBL  ========================================================== */
#define DMA2_DBL_BL_Pos                   (0UL)                     /*!< BL (Bit 0)                                            */
#define DMA2_DBL_BL_Msk                   (0xfffUL)                 /*!< BL (Bitfield-Mask: 0xfff)                             */
/* ==========================================================  CTR  ========================================================== */
#define DMA2_CTR_DMS_Pos                  (31UL)                    /*!< DMS (Bit 31)                                          */
#define DMA2_CTR_DMS_Msk                  (0x80000000UL)            /*!< DMS (Bitfield-Mask: 0x01)                             */
#define DMA2_CTR_SMS_Pos                  (30UL)                    /*!< SMS (Bit 30)                                          */
#define DMA2_CTR_SMS_Msk                  (0x40000000UL)            /*!< SMS (Bitfield-Mask: 0x01)                             */
#define DMA2_CTR_DBL_Pos                  (28UL)                    /*!< DBL (Bit 28)                                          */
#define DMA2_CTR_DBL_Msk                  (0x30000000UL)            /*!< DBL (Bitfield-Mask: 0x03)                             */
#define DMA2_CTR_SBL_Pos                  (26UL)                    /*!< SBL (Bit 26)                                          */
#define DMA2_CTR_SBL_Msk                  (0xc000000UL)             /*!< SBL (Bitfield-Mask: 0x03)                             */
#define DMA2_CTR_DHF_Pos                  (21UL)                    /*!< DHF (Bit 21)                                          */
#define DMA2_CTR_DHF_Msk                  (0x3e00000UL)             /*!< DHF (Bitfield-Mask: 0x1f)                             */
#define DMA2_CTR_SHF_Pos                  (16UL)                    /*!< SHF (Bit 16)                                          */
#define DMA2_CTR_SHF_Msk                  (0x1f0000UL)              /*!< SHF (Bitfield-Mask: 0x1f)                             */
#define DMA2_CTR_DDS_Pos                  (14UL)                    /*!< DDS (Bit 14)                                          */
#define DMA2_CTR_DDS_Msk                  (0xc000UL)                /*!< DDS (Bitfield-Mask: 0x03)                             */
#define DMA2_CTR_SDS_Pos                  (12UL)                    /*!< SDS (Bit 12)                                          */
#define DMA2_CTR_SDS_Msk                  (0x3000UL)                /*!< SDS (Bitfield-Mask: 0x03)                             */
#define DMA2_CTR_CIE_Pos                  (10UL)                    /*!< CIE (Bit 10)                                          */
#define DMA2_CTR_CIE_Msk                  (0x400UL)                 /*!< CIE (Bitfield-Mask: 0x01)                             */
#define DMA2_CTR_HCIE_Pos                 (9UL)                     /*!< HCIE (Bit 9)                                          */
#define DMA2_CTR_HCIE_Msk                 (0x200UL)                 /*!< HCIE (Bitfield-Mask: 0x01)                            */
#define DMA2_CTR_EIE_Pos                  (8UL)                     /*!< EIE (Bit 8)                                           */
#define DMA2_CTR_EIE_Msk                  (0x100UL)                 /*!< EIE (Bitfield-Mask: 0x01)                             */
#define DMA2_CTR_DAI_Pos                  (7UL)                     /*!< DAI (Bit 7)                                           */
#define DMA2_CTR_DAI_Msk                  (0x80UL)                  /*!< DAI (Bitfield-Mask: 0x01)                             */
#define DMA2_CTR_SAI_Pos                  (6UL)                     /*!< SAI (Bit 6)                                           */
#define DMA2_CTR_SAI_Msk                  (0x40UL)                  /*!< SAI (Bitfield-Mask: 0x01)                             */
#define DMA2_CTR_TC_Pos                   (4UL)                     /*!< TC (Bit 4)                                            */
#define DMA2_CTR_TC_Msk                   (0x30UL)                  /*!< TC (Bitfield-Mask: 0x03)                              */
#define DMA2_CTR_TM_Pos                   (3UL)                     /*!< TM (Bit 3)                                            */
#define DMA2_CTR_TM_Msk                   (0x8UL)                   /*!< TM (Bitfield-Mask: 0x01)                              */
#define DMA2_CTR_PRI_Pos                  (0UL)                     /*!< PRI (Bit 0)                                           */
#define DMA2_CTR_PRI_Msk                  (0x7UL)                   /*!< PRI (Bitfield-Mask: 0x07)                             */
/* ==========================================================  CER  ========================================================== */
#define DMA2_CER_CEN_Pos                  (0UL)                     /*!< CEN (Bit 0)                                           */
#define DMA2_CER_CEN_Msk                  (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  STR  ========================================================== */
#define DMA2_STR_BUSY_Pos                 (3UL)                     /*!< BUSY (Bit 3)                                          */
#define DMA2_STR_BUSY_Msk                 (0x8UL)                   /*!< BUSY (Bitfield-Mask: 0x01)                            */
#define DMA2_STR_CS_Pos                   (2UL)                     /*!< CS (Bit 2)                                            */
#define DMA2_STR_CS_Msk                   (0x4UL)                   /*!< CS (Bitfield-Mask: 0x01)                              */
#define DMA2_STR_HS_Pos                   (1UL)                     /*!< HS (Bit 1)                                            */
#define DMA2_STR_HS_Msk                   (0x2UL)                   /*!< HS (Bitfield-Mask: 0x01)                              */
#define DMA2_STR_ES_Pos                   (0UL)                     /*!< ES (Bit 0)                                            */
#define DMA2_STR_ES_Msk                   (0x1UL)                   /*!< ES (Bitfield-Mask: 0x01)                              */
/* ==========================================================  DTL  ========================================================== */
#define DMA2_DTL_DTR_Pos                  (0UL)                     /*!< DTR (Bit 0)                                           */
#define DMA2_DTL_DTR_Msk                  (0xffffffffUL)            /*!< DTR (Bitfield-Mask: 0xffffffff)                       */


/* =========================================================================================================================== */
/* ================                                           DMA3                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  SAR  ========================================================== */
#define DMA3_SAR_SAR_Pos                  (0UL)                     /*!< SAR (Bit 0)                                           */
#define DMA3_SAR_SAR_Msk                  (0xffffffffUL)            /*!< SAR (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DAR  ========================================================== */
#define DMA3_DAR_DAR_Pos                  (0UL)                     /*!< DAR (Bit 0)                                           */
#define DMA3_DAR_DAR_Msk                  (0xffffffffUL)            /*!< DAR (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DBL  ========================================================== */
#define DMA3_DBL_BL_Pos                   (0UL)                     /*!< BL (Bit 0)                                            */
#define DMA3_DBL_BL_Msk                   (0xfffUL)                 /*!< BL (Bitfield-Mask: 0xfff)                             */
/* ==========================================================  CTR  ========================================================== */
#define DMA3_CTR_DMS_Pos                  (31UL)                    /*!< DMS (Bit 31)                                          */
#define DMA3_CTR_DMS_Msk                  (0x80000000UL)            /*!< DMS (Bitfield-Mask: 0x01)                             */
#define DMA3_CTR_SMS_Pos                  (30UL)                    /*!< SMS (Bit 30)                                          */
#define DMA3_CTR_SMS_Msk                  (0x40000000UL)            /*!< SMS (Bitfield-Mask: 0x01)                             */
#define DMA3_CTR_DBL_Pos                  (28UL)                    /*!< DBL (Bit 28)                                          */
#define DMA3_CTR_DBL_Msk                  (0x30000000UL)            /*!< DBL (Bitfield-Mask: 0x03)                             */
#define DMA3_CTR_SBL_Pos                  (26UL)                    /*!< SBL (Bit 26)                                          */
#define DMA3_CTR_SBL_Msk                  (0xc000000UL)             /*!< SBL (Bitfield-Mask: 0x03)                             */
#define DMA3_CTR_DHF_Pos                  (21UL)                    /*!< DHF (Bit 21)                                          */
#define DMA3_CTR_DHF_Msk                  (0x3e00000UL)             /*!< DHF (Bitfield-Mask: 0x1f)                             */
#define DMA3_CTR_SHF_Pos                  (16UL)                    /*!< SHF (Bit 16)                                          */
#define DMA3_CTR_SHF_Msk                  (0x1f0000UL)              /*!< SHF (Bitfield-Mask: 0x1f)                             */
#define DMA3_CTR_DDS_Pos                  (14UL)                    /*!< DDS (Bit 14)                                          */
#define DMA3_CTR_DDS_Msk                  (0xc000UL)                /*!< DDS (Bitfield-Mask: 0x03)                             */
#define DMA3_CTR_SDS_Pos                  (12UL)                    /*!< SDS (Bit 12)                                          */
#define DMA3_CTR_SDS_Msk                  (0x3000UL)                /*!< SDS (Bitfield-Mask: 0x03)                             */
#define DMA3_CTR_CIE_Pos                  (10UL)                    /*!< CIE (Bit 10)                                          */
#define DMA3_CTR_CIE_Msk                  (0x400UL)                 /*!< CIE (Bitfield-Mask: 0x01)                             */
#define DMA3_CTR_HCIE_Pos                 (9UL)                     /*!< HCIE (Bit 9)                                          */
#define DMA3_CTR_HCIE_Msk                 (0x200UL)                 /*!< HCIE (Bitfield-Mask: 0x01)                            */
#define DMA3_CTR_EIE_Pos                  (8UL)                     /*!< EIE (Bit 8)                                           */
#define DMA3_CTR_EIE_Msk                  (0x100UL)                 /*!< EIE (Bitfield-Mask: 0x01)                             */
#define DMA3_CTR_DAI_Pos                  (7UL)                     /*!< DAI (Bit 7)                                           */
#define DMA3_CTR_DAI_Msk                  (0x80UL)                  /*!< DAI (Bitfield-Mask: 0x01)                             */
#define DMA3_CTR_SAI_Pos                  (6UL)                     /*!< SAI (Bit 6)                                           */
#define DMA3_CTR_SAI_Msk                  (0x40UL)                  /*!< SAI (Bitfield-Mask: 0x01)                             */
#define DMA3_CTR_TC_Pos                   (4UL)                     /*!< TC (Bit 4)                                            */
#define DMA3_CTR_TC_Msk                   (0x30UL)                  /*!< TC (Bitfield-Mask: 0x03)                              */
#define DMA3_CTR_TM_Pos                   (3UL)                     /*!< TM (Bit 3)                                            */
#define DMA3_CTR_TM_Msk                   (0x8UL)                   /*!< TM (Bitfield-Mask: 0x01)                              */
#define DMA3_CTR_PRI_Pos                  (0UL)                     /*!< PRI (Bit 0)                                           */
#define DMA3_CTR_PRI_Msk                  (0x7UL)                   /*!< PRI (Bitfield-Mask: 0x07)                             */
/* ==========================================================  CER  ========================================================== */
#define DMA3_CER_CEN_Pos                  (0UL)                     /*!< CEN (Bit 0)                                           */
#define DMA3_CER_CEN_Msk                  (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  STR  ========================================================== */
#define DMA3_STR_BUSY_Pos                 (3UL)                     /*!< BUSY (Bit 3)                                          */
#define DMA3_STR_BUSY_Msk                 (0x8UL)                   /*!< BUSY (Bitfield-Mask: 0x01)                            */
#define DMA3_STR_CS_Pos                   (2UL)                     /*!< CS (Bit 2)                                            */
#define DMA3_STR_CS_Msk                   (0x4UL)                   /*!< CS (Bitfield-Mask: 0x01)                              */
#define DMA3_STR_HS_Pos                   (1UL)                     /*!< HS (Bit 1)                                            */
#define DMA3_STR_HS_Msk                   (0x2UL)                   /*!< HS (Bitfield-Mask: 0x01)                              */
#define DMA3_STR_ES_Pos                   (0UL)                     /*!< ES (Bit 0)                                            */
#define DMA3_STR_ES_Msk                   (0x1UL)                   /*!< ES (Bitfield-Mask: 0x01)                              */
/* ==========================================================  DTL  ========================================================== */
#define DMA3_DTL_DTR_Pos                  (0UL)                     /*!< DTR (Bit 0)                                           */
#define DMA3_DTL_DTR_Msk                  (0xffffffffUL)            /*!< DTR (Bitfield-Mask: 0xffffffff)                       */


/* =========================================================================================================================== */
/* ================                                           DMA4                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  SAR  ========================================================== */
#define DMA4_SAR_SAR_Pos                  (0UL)                     /*!< SAR (Bit 0)                                           */
#define DMA4_SAR_SAR_Msk                  (0xffffffffUL)            /*!< SAR (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DAR  ========================================================== */
#define DMA4_DAR_DAR_Pos                  (0UL)                     /*!< DAR (Bit 0)                                           */
#define DMA4_DAR_DAR_Msk                  (0xffffffffUL)            /*!< DAR (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DBL  ========================================================== */
#define DMA4_DBL_BL_Pos                   (0UL)                     /*!< BL (Bit 0)                                            */
#define DMA4_DBL_BL_Msk                   (0xfffUL)                 /*!< BL (Bitfield-Mask: 0xfff)                             */
/* ==========================================================  CTR  ========================================================== */
#define DMA4_CTR_DMS_Pos                  (31UL)                    /*!< DMS (Bit 31)                                          */
#define DMA4_CTR_DMS_Msk                  (0x80000000UL)            /*!< DMS (Bitfield-Mask: 0x01)                             */
#define DMA4_CTR_SMS_Pos                  (30UL)                    /*!< SMS (Bit 30)                                          */
#define DMA4_CTR_SMS_Msk                  (0x40000000UL)            /*!< SMS (Bitfield-Mask: 0x01)                             */
#define DMA4_CTR_DBL_Pos                  (28UL)                    /*!< DBL (Bit 28)                                          */
#define DMA4_CTR_DBL_Msk                  (0x30000000UL)            /*!< DBL (Bitfield-Mask: 0x03)                             */
#define DMA4_CTR_SBL_Pos                  (26UL)                    /*!< SBL (Bit 26)                                          */
#define DMA4_CTR_SBL_Msk                  (0xc000000UL)             /*!< SBL (Bitfield-Mask: 0x03)                             */
#define DMA4_CTR_DHF_Pos                  (21UL)                    /*!< DHF (Bit 21)                                          */
#define DMA4_CTR_DHF_Msk                  (0x3e00000UL)             /*!< DHF (Bitfield-Mask: 0x1f)                             */
#define DMA4_CTR_SHF_Pos                  (16UL)                    /*!< SHF (Bit 16)                                          */
#define DMA4_CTR_SHF_Msk                  (0x1f0000UL)              /*!< SHF (Bitfield-Mask: 0x1f)                             */
#define DMA4_CTR_DDS_Pos                  (14UL)                    /*!< DDS (Bit 14)                                          */
#define DMA4_CTR_DDS_Msk                  (0xc000UL)                /*!< DDS (Bitfield-Mask: 0x03)                             */
#define DMA4_CTR_SDS_Pos                  (12UL)                    /*!< SDS (Bit 12)                                          */
#define DMA4_CTR_SDS_Msk                  (0x3000UL)                /*!< SDS (Bitfield-Mask: 0x03)                             */
#define DMA4_CTR_CIE_Pos                  (10UL)                    /*!< CIE (Bit 10)                                          */
#define DMA4_CTR_CIE_Msk                  (0x400UL)                 /*!< CIE (Bitfield-Mask: 0x01)                             */
#define DMA4_CTR_HCIE_Pos                 (9UL)                     /*!< HCIE (Bit 9)                                          */
#define DMA4_CTR_HCIE_Msk                 (0x200UL)                 /*!< HCIE (Bitfield-Mask: 0x01)                            */
#define DMA4_CTR_EIE_Pos                  (8UL)                     /*!< EIE (Bit 8)                                           */
#define DMA4_CTR_EIE_Msk                  (0x100UL)                 /*!< EIE (Bitfield-Mask: 0x01)                             */
#define DMA4_CTR_DAI_Pos                  (7UL)                     /*!< DAI (Bit 7)                                           */
#define DMA4_CTR_DAI_Msk                  (0x80UL)                  /*!< DAI (Bitfield-Mask: 0x01)                             */
#define DMA4_CTR_SAI_Pos                  (6UL)                     /*!< SAI (Bit 6)                                           */
#define DMA4_CTR_SAI_Msk                  (0x40UL)                  /*!< SAI (Bitfield-Mask: 0x01)                             */
#define DMA4_CTR_TC_Pos                   (4UL)                     /*!< TC (Bit 4)                                            */
#define DMA4_CTR_TC_Msk                   (0x30UL)                  /*!< TC (Bitfield-Mask: 0x03)                              */
#define DMA4_CTR_TM_Pos                   (3UL)                     /*!< TM (Bit 3)                                            */
#define DMA4_CTR_TM_Msk                   (0x8UL)                   /*!< TM (Bitfield-Mask: 0x01)                              */
#define DMA4_CTR_PRI_Pos                  (0UL)                     /*!< PRI (Bit 0)                                           */
#define DMA4_CTR_PRI_Msk                  (0x7UL)                   /*!< PRI (Bitfield-Mask: 0x07)                             */
/* ==========================================================  CER  ========================================================== */
#define DMA4_CER_CEN_Pos                  (0UL)                     /*!< CEN (Bit 0)                                           */
#define DMA4_CER_CEN_Msk                  (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  STR  ========================================================== */
#define DMA4_STR_BUSY_Pos                 (3UL)                     /*!< BUSY (Bit 3)                                          */
#define DMA4_STR_BUSY_Msk                 (0x8UL)                   /*!< BUSY (Bitfield-Mask: 0x01)                            */
#define DMA4_STR_CS_Pos                   (2UL)                     /*!< CS (Bit 2)                                            */
#define DMA4_STR_CS_Msk                   (0x4UL)                   /*!< CS (Bitfield-Mask: 0x01)                              */
#define DMA4_STR_HS_Pos                   (1UL)                     /*!< HS (Bit 1)                                            */
#define DMA4_STR_HS_Msk                   (0x2UL)                   /*!< HS (Bitfield-Mask: 0x01)                              */
#define DMA4_STR_ES_Pos                   (0UL)                     /*!< ES (Bit 0)                                            */
#define DMA4_STR_ES_Msk                   (0x1UL)                   /*!< ES (Bitfield-Mask: 0x01)                              */
/* ==========================================================  DTL  ========================================================== */
#define DMA4_DTL_DTR_Pos                  (0UL)                     /*!< DTR (Bit 0)                                           */
#define DMA4_DTL_DTR_Msk                  (0xffffffffUL)            /*!< DTR (Bitfield-Mask: 0xffffffff)                       */


/* =========================================================================================================================== */
/* ================                                           DMA5                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  SAR  ========================================================== */
#define DMA5_SAR_SAR_Pos                  (0UL)                     /*!< SAR (Bit 0)                                           */
#define DMA5_SAR_SAR_Msk                  (0xffffffffUL)            /*!< SAR (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DAR  ========================================================== */
#define DMA5_DAR_DAR_Pos                  (0UL)                     /*!< DAR (Bit 0)                                           */
#define DMA5_DAR_DAR_Msk                  (0xffffffffUL)            /*!< DAR (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  DBL  ========================================================== */
#define DMA5_DBL_BL_Pos                   (0UL)                     /*!< BL (Bit 0)                                            */
#define DMA5_DBL_BL_Msk                   (0xfffUL)                 /*!< BL (Bitfield-Mask: 0xfff)                             */
/* ==========================================================  CTR  ========================================================== */
#define DMA5_CTR_DMS_Pos                  (31UL)                    /*!< DMS (Bit 31)                                          */
#define DMA5_CTR_DMS_Msk                  (0x80000000UL)            /*!< DMS (Bitfield-Mask: 0x01)                             */
#define DMA5_CTR_SMS_Pos                  (30UL)                    /*!< SMS (Bit 30)                                          */
#define DMA5_CTR_SMS_Msk                  (0x40000000UL)            /*!< SMS (Bitfield-Mask: 0x01)                             */
#define DMA5_CTR_DBL_Pos                  (28UL)                    /*!< DBL (Bit 28)                                          */
#define DMA5_CTR_DBL_Msk                  (0x30000000UL)            /*!< DBL (Bitfield-Mask: 0x03)                             */
#define DMA5_CTR_SBL_Pos                  (26UL)                    /*!< SBL (Bit 26)                                          */
#define DMA5_CTR_SBL_Msk                  (0xc000000UL)             /*!< SBL (Bitfield-Mask: 0x03)                             */
#define DMA5_CTR_DHF_Pos                  (21UL)                    /*!< DHF (Bit 21)                                          */
#define DMA5_CTR_DHF_Msk                  (0x3e00000UL)             /*!< DHF (Bitfield-Mask: 0x1f)                             */
#define DMA5_CTR_SHF_Pos                  (16UL)                    /*!< SHF (Bit 16)                                          */
#define DMA5_CTR_SHF_Msk                  (0x1f0000UL)              /*!< SHF (Bitfield-Mask: 0x1f)                             */
#define DMA5_CTR_DDS_Pos                  (14UL)                    /*!< DDS (Bit 14)                                          */
#define DMA5_CTR_DDS_Msk                  (0xc000UL)                /*!< DDS (Bitfield-Mask: 0x03)                             */
#define DMA5_CTR_SDS_Pos                  (12UL)                    /*!< SDS (Bit 12)                                          */
#define DMA5_CTR_SDS_Msk                  (0x3000UL)                /*!< SDS (Bitfield-Mask: 0x03)                             */
#define DMA5_CTR_CIE_Pos                  (10UL)                    /*!< CIE (Bit 10)                                          */
#define DMA5_CTR_CIE_Msk                  (0x400UL)                 /*!< CIE (Bitfield-Mask: 0x01)                             */
#define DMA5_CTR_HCIE_Pos                 (9UL)                     /*!< HCIE (Bit 9)                                          */
#define DMA5_CTR_HCIE_Msk                 (0x200UL)                 /*!< HCIE (Bitfield-Mask: 0x01)                            */
#define DMA5_CTR_EIE_Pos                  (8UL)                     /*!< EIE (Bit 8)                                           */
#define DMA5_CTR_EIE_Msk                  (0x100UL)                 /*!< EIE (Bitfield-Mask: 0x01)                             */
#define DMA5_CTR_DAI_Pos                  (7UL)                     /*!< DAI (Bit 7)                                           */
#define DMA5_CTR_DAI_Msk                  (0x80UL)                  /*!< DAI (Bitfield-Mask: 0x01)                             */
#define DMA5_CTR_SAI_Pos                  (6UL)                     /*!< SAI (Bit 6)                                           */
#define DMA5_CTR_SAI_Msk                  (0x40UL)                  /*!< SAI (Bitfield-Mask: 0x01)                             */
#define DMA5_CTR_TC_Pos                   (4UL)                     /*!< TC (Bit 4)                                            */
#define DMA5_CTR_TC_Msk                   (0x30UL)                  /*!< TC (Bitfield-Mask: 0x03)                              */
#define DMA5_CTR_TM_Pos                   (3UL)                     /*!< TM (Bit 3)                                            */
#define DMA5_CTR_TM_Msk                   (0x8UL)                   /*!< TM (Bitfield-Mask: 0x01)                              */
#define DMA5_CTR_PRI_Pos                  (0UL)                     /*!< PRI (Bit 0)                                           */
#define DMA5_CTR_PRI_Msk                  (0x7UL)                   /*!< PRI (Bitfield-Mask: 0x07)                             */
/* ==========================================================  CER  ========================================================== */
#define DMA5_CER_CEN_Pos                  (0UL)                     /*!< CEN (Bit 0)                                           */
#define DMA5_CER_CEN_Msk                  (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  STR  ========================================================== */
#define DMA5_STR_BUSY_Pos                 (3UL)                     /*!< BUSY (Bit 3)                                          */
#define DMA5_STR_BUSY_Msk                 (0x8UL)                   /*!< BUSY (Bitfield-Mask: 0x01)                            */
#define DMA5_STR_CS_Pos                   (2UL)                     /*!< CS (Bit 2)                                            */
#define DMA5_STR_CS_Msk                   (0x4UL)                   /*!< CS (Bitfield-Mask: 0x01)                              */
#define DMA5_STR_HS_Pos                   (1UL)                     /*!< HS (Bit 1)                                            */
#define DMA5_STR_HS_Msk                   (0x2UL)                   /*!< HS (Bitfield-Mask: 0x01)                              */
#define DMA5_STR_ES_Pos                   (0UL)                     /*!< ES (Bit 0)                                            */
#define DMA5_STR_ES_Msk                   (0x1UL)                   /*!< ES (Bitfield-Mask: 0x01)                              */
/* ==========================================================  DTL  ========================================================== */
#define DMA5_DTL_DTR_Pos                  (0UL)                     /*!< DTR (Bit 0)                                           */
#define DMA5_DTL_DTR_Msk                  (0xffffffffUL)            /*!< DTR (Bitfield-Mask: 0xffffffff)                       */


/* =========================================================================================================================== */
/* ================                                           DAC0                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define DAC0_CR_STM_Pos                   (31UL)                    /*!< STM (Bit 31)                                          */
#define DAC0_CR_STM_Msk                   (0x80000000UL)            /*!< STM (Bitfield-Mask: 0x01)                             */
#define DAC0_CR_STE_Pos                   (25UL)                    /*!< STE (Bit 25)                                          */
#define DAC0_CR_STE_Msk                   (0x2000000UL)             /*!< STE (Bitfield-Mask: 0x01)                             */
#define DAC0_CR_STDIR_Pos                 (24UL)                    /*!< STDIR (Bit 24)                                        */
#define DAC0_CR_STDIR_Msk                 (0x1000000UL)             /*!< STDIR (Bitfield-Mask: 0x01)                           */
#define DAC0_CR_STINCTRIG_Pos             (20UL)                    /*!< STINCTRIG (Bit 20)                                    */
#define DAC0_CR_STINCTRIG_Msk             (0xf00000UL)              /*!< STINCTRIG (Bitfield-Mask: 0x0f)                       */
#define DAC0_CR_STRSTTRIG_Pos             (16UL)                    /*!< STRSTTRIG (Bit 16)                                    */
#define DAC0_CR_STRSTTRIG_Msk             (0xf0000UL)               /*!< STRSTTRIG (Bitfield-Mask: 0x0f)                       */
#define DAC0_CR_TGE_Pos                   (13UL)                    /*!< TGE (Bit 13)                                          */
#define DAC0_CR_TGE_Msk                   (0x2000UL)                /*!< TGE (Bitfield-Mask: 0x01)                             */
#define DAC0_CR_TGDIR_Pos                 (12UL)                    /*!< TGDIR (Bit 12)                                        */
#define DAC0_CR_TGDIR_Msk                 (0x1000UL)                /*!< TGDIR (Bitfield-Mask: 0x01)                           */
#define DAC0_CR_TGAMP_Pos                 (8UL)                     /*!< TGAMP (Bit 8)                                         */
#define DAC0_CR_TGAMP_Msk                 (0xf00UL)                 /*!< TGAMP (Bitfield-Mask: 0x0f)                           */
#define DAC0_CR_TGTRIG_Pos                (4UL)                     /*!< TGTRIG (Bit 4)                                        */
#define DAC0_CR_TGTRIG_Msk                (0xf0UL)                  /*!< TGTRIG (Bitfield-Mask: 0x0f)                          */
#define DAC0_CR_TEN_Pos                   (3UL)                     /*!< TEN (Bit 3)                                           */
#define DAC0_CR_TEN_Msk                   (0x8UL)                   /*!< TEN (Bitfield-Mask: 0x01)                             */
#define DAC0_CR_OEN_Pos                   (2UL)                     /*!< OEN (Bit 2)                                           */
#define DAC0_CR_OEN_Msk                   (0x4UL)                   /*!< OEN (Bitfield-Mask: 0x01)                             */
#define DAC0_CR_BEN_Pos                   (1UL)                     /*!< BEN (Bit 1)                                           */
#define DAC0_CR_BEN_Msk                   (0x2UL)                   /*!< BEN (Bitfield-Mask: 0x01)                             */
#define DAC0_CR_PEN_Pos                   (0UL)                     /*!< PEN (Bit 0)                                           */
#define DAC0_CR_PEN_Msk                   (0x1UL)                   /*!< PEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  WDR  ========================================================== */
#define DAC0_WDR_WDAT_Pos                 (0UL)                     /*!< WDAT (Bit 0)                                          */
#define DAC0_WDR_WDAT_Msk                 (0xfffUL)                 /*!< WDAT (Bitfield-Mask: 0xfff)                           */
/* ==========================================================  RDR  ========================================================== */
#define DAC0_RDR_RDAT_Pos                 (0UL)                     /*!< RDAT (Bit 0)                                          */
#define DAC0_RDR_RDAT_Msk                 (0xfffUL)                 /*!< RDAT (Bitfield-Mask: 0xfff)                           */
/* =========================================================  SIDR  ========================================================== */
#define DAC0_SIDR_SID_Pos                 (0UL)                     /*!< SID (Bit 0)                                           */
#define DAC0_SIDR_SID_Msk                 (0xffffUL)                /*!< SID (Bitfield-Mask: 0xffff)                           */
/* =========================================================  SRDR  ========================================================== */
#define DAC0_SRDR_SRD_Pos                 (4UL)                     /*!< SRD (Bit 4)                                           */
#define DAC0_SRDR_SRD_Msk                 (0xfff0UL)                /*!< SRD (Bitfield-Mask: 0xfff)                            */
#define DAC0_SRDR_SRDL_Pos                (0UL)                     /*!< SRDL (Bit 0)                                          */
#define DAC0_SRDR_SRDL_Msk                (0xfUL)                   /*!< SRDL (Bitfield-Mask: 0x0f)                            */
/* =========================================================  SWTR  ========================================================== */
#define DAC0_SWTR_SWTB_Pos                (1UL)                     /*!< SWTB (Bit 1)                                          */
#define DAC0_SWTR_SWTB_Msk                (0x2UL)                   /*!< SWTB (Bitfield-Mask: 0x01)                            */
#define DAC0_SWTR_SWT_Pos                 (0UL)                     /*!< SWT (Bit 0)                                           */
#define DAC0_SWTR_SWT_Msk                 (0x1UL)                   /*!< SWT (Bitfield-Mask: 0x01)                             */
/* ==========================================================  SR  =========================================================== */
#define DAC0_SR_DONB_Pos                  (1UL)                     /*!< DONB (Bit 1)                                          */
#define DAC0_SR_DONB_Msk                  (0x2UL)                   /*!< DONB (Bitfield-Mask: 0x01)                            */
#define DAC0_SR_DON_Pos                   (0UL)                     /*!< DON (Bit 0)                                           */
#define DAC0_SR_DON_Msk                   (0x1UL)                   /*!< DON (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           DAC1                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define DAC1_CR_STM_Pos                   (31UL)                    /*!< STM (Bit 31)                                          */
#define DAC1_CR_STM_Msk                   (0x80000000UL)            /*!< STM (Bitfield-Mask: 0x01)                             */
#define DAC1_CR_STE_Pos                   (25UL)                    /*!< STE (Bit 25)                                          */
#define DAC1_CR_STE_Msk                   (0x2000000UL)             /*!< STE (Bitfield-Mask: 0x01)                             */
#define DAC1_CR_STDIR_Pos                 (24UL)                    /*!< STDIR (Bit 24)                                        */
#define DAC1_CR_STDIR_Msk                 (0x1000000UL)             /*!< STDIR (Bitfield-Mask: 0x01)                           */
#define DAC1_CR_STINCTRIG_Pos             (20UL)                    /*!< STINCTRIG (Bit 20)                                    */
#define DAC1_CR_STINCTRIG_Msk             (0xf00000UL)              /*!< STINCTRIG (Bitfield-Mask: 0x0f)                       */
#define DAC1_CR_STRSTTRIG_Pos             (16UL)                    /*!< STRSTTRIG (Bit 16)                                    */
#define DAC1_CR_STRSTTRIG_Msk             (0xf0000UL)               /*!< STRSTTRIG (Bitfield-Mask: 0x0f)                       */
#define DAC1_CR_TGE_Pos                   (13UL)                    /*!< TGE (Bit 13)                                          */
#define DAC1_CR_TGE_Msk                   (0x2000UL)                /*!< TGE (Bitfield-Mask: 0x01)                             */
#define DAC1_CR_TGDIR_Pos                 (12UL)                    /*!< TGDIR (Bit 12)                                        */
#define DAC1_CR_TGDIR_Msk                 (0x1000UL)                /*!< TGDIR (Bitfield-Mask: 0x01)                           */
#define DAC1_CR_TGAMP_Pos                 (8UL)                     /*!< TGAMP (Bit 8)                                         */
#define DAC1_CR_TGAMP_Msk                 (0xf00UL)                 /*!< TGAMP (Bitfield-Mask: 0x0f)                           */
#define DAC1_CR_TGTRIG_Pos                (4UL)                     /*!< TGTRIG (Bit 4)                                        */
#define DAC1_CR_TGTRIG_Msk                (0xf0UL)                  /*!< TGTRIG (Bitfield-Mask: 0x0f)                          */
#define DAC1_CR_TEN_Pos                   (3UL)                     /*!< TEN (Bit 3)                                           */
#define DAC1_CR_TEN_Msk                   (0x8UL)                   /*!< TEN (Bitfield-Mask: 0x01)                             */
#define DAC1_CR_OEN_Pos                   (2UL)                     /*!< OEN (Bit 2)                                           */
#define DAC1_CR_OEN_Msk                   (0x4UL)                   /*!< OEN (Bitfield-Mask: 0x01)                             */
#define DAC1_CR_BEN_Pos                   (1UL)                     /*!< BEN (Bit 1)                                           */
#define DAC1_CR_BEN_Msk                   (0x2UL)                   /*!< BEN (Bitfield-Mask: 0x01)                             */
#define DAC1_CR_PEN_Pos                   (0UL)                     /*!< PEN (Bit 0)                                           */
#define DAC1_CR_PEN_Msk                   (0x1UL)                   /*!< PEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  WDR  ========================================================== */
#define DAC1_WDR_WDAT_Pos                 (0UL)                     /*!< WDAT (Bit 0)                                          */
#define DAC1_WDR_WDAT_Msk                 (0xfffUL)                 /*!< WDAT (Bitfield-Mask: 0xfff)                           */
/* ==========================================================  RDR  ========================================================== */
#define DAC1_RDR_RDAT_Pos                 (0UL)                     /*!< RDAT (Bit 0)                                          */
#define DAC1_RDR_RDAT_Msk                 (0xfffUL)                 /*!< RDAT (Bitfield-Mask: 0xfff)                           */
/* =========================================================  SIDR  ========================================================== */
#define DAC1_SIDR_SID_Pos                 (0UL)                     /*!< SID (Bit 0)                                           */
#define DAC1_SIDR_SID_Msk                 (0xffffUL)                /*!< SID (Bitfield-Mask: 0xffff)                           */
/* =========================================================  SRDR  ========================================================== */
#define DAC1_SRDR_SRD_Pos                 (4UL)                     /*!< SRD (Bit 4)                                           */
#define DAC1_SRDR_SRD_Msk                 (0xfff0UL)                /*!< SRD (Bitfield-Mask: 0xfff)                            */
#define DAC1_SRDR_SRDL_Pos                (0UL)                     /*!< SRDL (Bit 0)                                          */
#define DAC1_SRDR_SRDL_Msk                (0xfUL)                   /*!< SRDL (Bitfield-Mask: 0x0f)                            */
/* =========================================================  SWTR  ========================================================== */
#define DAC1_SWTR_SWTB_Pos                (1UL)                     /*!< SWTB (Bit 1)                                          */
#define DAC1_SWTR_SWTB_Msk                (0x2UL)                   /*!< SWTB (Bitfield-Mask: 0x01)                            */
#define DAC1_SWTR_SWT_Pos                 (0UL)                     /*!< SWT (Bit 0)                                           */
#define DAC1_SWTR_SWT_Msk                 (0x1UL)                   /*!< SWT (Bitfield-Mask: 0x01)                             */
/* ==========================================================  SR  =========================================================== */
#define DAC1_SR_DONB_Pos                  (1UL)                     /*!< DONB (Bit 1)                                          */
#define DAC1_SR_DONB_Msk                  (0x2UL)                   /*!< DONB (Bitfield-Mask: 0x01)                            */
#define DAC1_SR_DON_Pos                   (0UL)                     /*!< DON (Bit 0)                                           */
#define DAC1_SR_DON_Msk                   (0x1UL)                   /*!< DON (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           DAC2                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define DAC2_CR_STM_Pos                   (31UL)                    /*!< STM (Bit 31)                                          */
#define DAC2_CR_STM_Msk                   (0x80000000UL)            /*!< STM (Bitfield-Mask: 0x01)                             */
#define DAC2_CR_STE_Pos                   (25UL)                    /*!< STE (Bit 25)                                          */
#define DAC2_CR_STE_Msk                   (0x2000000UL)             /*!< STE (Bitfield-Mask: 0x01)                             */
#define DAC2_CR_STDIR_Pos                 (24UL)                    /*!< STDIR (Bit 24)                                        */
#define DAC2_CR_STDIR_Msk                 (0x1000000UL)             /*!< STDIR (Bitfield-Mask: 0x01)                           */
#define DAC2_CR_STINCTRIG_Pos             (20UL)                    /*!< STINCTRIG (Bit 20)                                    */
#define DAC2_CR_STINCTRIG_Msk             (0xf00000UL)              /*!< STINCTRIG (Bitfield-Mask: 0x0f)                       */
#define DAC2_CR_STRSTTRIG_Pos             (16UL)                    /*!< STRSTTRIG (Bit 16)                                    */
#define DAC2_CR_STRSTTRIG_Msk             (0xf0000UL)               /*!< STRSTTRIG (Bitfield-Mask: 0x0f)                       */
#define DAC2_CR_TGE_Pos                   (13UL)                    /*!< TGE (Bit 13)                                          */
#define DAC2_CR_TGE_Msk                   (0x2000UL)                /*!< TGE (Bitfield-Mask: 0x01)                             */
#define DAC2_CR_TGDIR_Pos                 (12UL)                    /*!< TGDIR (Bit 12)                                        */
#define DAC2_CR_TGDIR_Msk                 (0x1000UL)                /*!< TGDIR (Bitfield-Mask: 0x01)                           */
#define DAC2_CR_TGAMP_Pos                 (8UL)                     /*!< TGAMP (Bit 8)                                         */
#define DAC2_CR_TGAMP_Msk                 (0xf00UL)                 /*!< TGAMP (Bitfield-Mask: 0x0f)                           */
#define DAC2_CR_TGTRIG_Pos                (4UL)                     /*!< TGTRIG (Bit 4)                                        */
#define DAC2_CR_TGTRIG_Msk                (0xf0UL)                  /*!< TGTRIG (Bitfield-Mask: 0x0f)                          */
#define DAC2_CR_TEN_Pos                   (3UL)                     /*!< TEN (Bit 3)                                           */
#define DAC2_CR_TEN_Msk                   (0x8UL)                   /*!< TEN (Bitfield-Mask: 0x01)                             */
#define DAC2_CR_OEN_Pos                   (2UL)                     /*!< OEN (Bit 2)                                           */
#define DAC2_CR_OEN_Msk                   (0x4UL)                   /*!< OEN (Bitfield-Mask: 0x01)                             */
#define DAC2_CR_BEN_Pos                   (1UL)                     /*!< BEN (Bit 1)                                           */
#define DAC2_CR_BEN_Msk                   (0x2UL)                   /*!< BEN (Bitfield-Mask: 0x01)                             */
#define DAC2_CR_PEN_Pos                   (0UL)                     /*!< PEN (Bit 0)                                           */
#define DAC2_CR_PEN_Msk                   (0x1UL)                   /*!< PEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  WDR  ========================================================== */
#define DAC2_WDR_WDAT_Pos                 (0UL)                     /*!< WDAT (Bit 0)                                          */
#define DAC2_WDR_WDAT_Msk                 (0xfffUL)                 /*!< WDAT (Bitfield-Mask: 0xfff)                           */
/* ==========================================================  RDR  ========================================================== */
#define DAC2_RDR_RDAT_Pos                 (0UL)                     /*!< RDAT (Bit 0)                                          */
#define DAC2_RDR_RDAT_Msk                 (0xfffUL)                 /*!< RDAT (Bitfield-Mask: 0xfff)                           */
/* =========================================================  SIDR  ========================================================== */
#define DAC2_SIDR_SID_Pos                 (0UL)                     /*!< SID (Bit 0)                                           */
#define DAC2_SIDR_SID_Msk                 (0xffffUL)                /*!< SID (Bitfield-Mask: 0xffff)                           */
/* =========================================================  SRDR  ========================================================== */
#define DAC2_SRDR_SRD_Pos                 (4UL)                     /*!< SRD (Bit 4)                                           */
#define DAC2_SRDR_SRD_Msk                 (0xfff0UL)                /*!< SRD (Bitfield-Mask: 0xfff)                            */
#define DAC2_SRDR_SRDL_Pos                (0UL)                     /*!< SRDL (Bit 0)                                          */
#define DAC2_SRDR_SRDL_Msk                (0xfUL)                   /*!< SRDL (Bitfield-Mask: 0x0f)                            */
/* =========================================================  SWTR  ========================================================== */
#define DAC2_SWTR_SWTB_Pos                (1UL)                     /*!< SWTB (Bit 1)                                          */
#define DAC2_SWTR_SWTB_Msk                (0x2UL)                   /*!< SWTB (Bitfield-Mask: 0x01)                            */
#define DAC2_SWTR_SWT_Pos                 (0UL)                     /*!< SWT (Bit 0)                                           */
#define DAC2_SWTR_SWT_Msk                 (0x1UL)                   /*!< SWT (Bitfield-Mask: 0x01)                             */
/* ==========================================================  SR  =========================================================== */
#define DAC2_SR_DONB_Pos                  (1UL)                     /*!< DONB (Bit 1)                                          */
#define DAC2_SR_DONB_Msk                  (0x2UL)                   /*!< DONB (Bitfield-Mask: 0x01)                            */
#define DAC2_SR_DON_Pos                   (0UL)                     /*!< DON (Bit 0)                                           */
#define DAC2_SR_DON_Msk                   (0x1UL)                   /*!< DON (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           DAC3                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define DAC3_CR_STM_Pos                   (31UL)                    /*!< STM (Bit 31)                                          */
#define DAC3_CR_STM_Msk                   (0x80000000UL)            /*!< STM (Bitfield-Mask: 0x01)                             */
#define DAC3_CR_STE_Pos                   (25UL)                    /*!< STE (Bit 25)                                          */
#define DAC3_CR_STE_Msk                   (0x2000000UL)             /*!< STE (Bitfield-Mask: 0x01)                             */
#define DAC3_CR_STDIR_Pos                 (24UL)                    /*!< STDIR (Bit 24)                                        */
#define DAC3_CR_STDIR_Msk                 (0x1000000UL)             /*!< STDIR (Bitfield-Mask: 0x01)                           */
#define DAC3_CR_STINCTRIG_Pos             (20UL)                    /*!< STINCTRIG (Bit 20)                                    */
#define DAC3_CR_STINCTRIG_Msk             (0xf00000UL)              /*!< STINCTRIG (Bitfield-Mask: 0x0f)                       */
#define DAC3_CR_STRSTTRIG_Pos             (16UL)                    /*!< STRSTTRIG (Bit 16)                                    */
#define DAC3_CR_STRSTTRIG_Msk             (0xf0000UL)               /*!< STRSTTRIG (Bitfield-Mask: 0x0f)                       */
#define DAC3_CR_TGE_Pos                   (13UL)                    /*!< TGE (Bit 13)                                          */
#define DAC3_CR_TGE_Msk                   (0x2000UL)                /*!< TGE (Bitfield-Mask: 0x01)                             */
#define DAC3_CR_TGDIR_Pos                 (12UL)                    /*!< TGDIR (Bit 12)                                        */
#define DAC3_CR_TGDIR_Msk                 (0x1000UL)                /*!< TGDIR (Bitfield-Mask: 0x01)                           */
#define DAC3_CR_TGAMP_Pos                 (8UL)                     /*!< TGAMP (Bit 8)                                         */
#define DAC3_CR_TGAMP_Msk                 (0xf00UL)                 /*!< TGAMP (Bitfield-Mask: 0x0f)                           */
#define DAC3_CR_TGTRIG_Pos                (4UL)                     /*!< TGTRIG (Bit 4)                                        */
#define DAC3_CR_TGTRIG_Msk                (0xf0UL)                  /*!< TGTRIG (Bitfield-Mask: 0x0f)                          */
#define DAC3_CR_TEN_Pos                   (3UL)                     /*!< TEN (Bit 3)                                           */
#define DAC3_CR_TEN_Msk                   (0x8UL)                   /*!< TEN (Bitfield-Mask: 0x01)                             */
#define DAC3_CR_OEN_Pos                   (2UL)                     /*!< OEN (Bit 2)                                           */
#define DAC3_CR_OEN_Msk                   (0x4UL)                   /*!< OEN (Bitfield-Mask: 0x01)                             */
#define DAC3_CR_BEN_Pos                   (1UL)                     /*!< BEN (Bit 1)                                           */
#define DAC3_CR_BEN_Msk                   (0x2UL)                   /*!< BEN (Bitfield-Mask: 0x01)                             */
#define DAC3_CR_PEN_Pos                   (0UL)                     /*!< PEN (Bit 0)                                           */
#define DAC3_CR_PEN_Msk                   (0x1UL)                   /*!< PEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  WDR  ========================================================== */
#define DAC3_WDR_WDAT_Pos                 (0UL)                     /*!< WDAT (Bit 0)                                          */
#define DAC3_WDR_WDAT_Msk                 (0xfffUL)                 /*!< WDAT (Bitfield-Mask: 0xfff)                           */
/* ==========================================================  RDR  ========================================================== */
#define DAC3_RDR_RDAT_Pos                 (0UL)                     /*!< RDAT (Bit 0)                                          */
#define DAC3_RDR_RDAT_Msk                 (0xfffUL)                 /*!< RDAT (Bitfield-Mask: 0xfff)                           */
/* =========================================================  SIDR  ========================================================== */
#define DAC3_SIDR_SID_Pos                 (0UL)                     /*!< SID (Bit 0)                                           */
#define DAC3_SIDR_SID_Msk                 (0xffffUL)                /*!< SID (Bitfield-Mask: 0xffff)                           */
/* =========================================================  SRDR  ========================================================== */
#define DAC3_SRDR_SRD_Pos                 (4UL)                     /*!< SRD (Bit 4)                                           */
#define DAC3_SRDR_SRD_Msk                 (0xfff0UL)                /*!< SRD (Bitfield-Mask: 0xfff)                            */
#define DAC3_SRDR_SRDL_Pos                (0UL)                     /*!< SRDL (Bit 0)                                          */
#define DAC3_SRDR_SRDL_Msk                (0xfUL)                   /*!< SRDL (Bitfield-Mask: 0x0f)                            */
/* =========================================================  SWTR  ========================================================== */
#define DAC3_SWTR_SWTB_Pos                (1UL)                     /*!< SWTB (Bit 1)                                          */
#define DAC3_SWTR_SWTB_Msk                (0x2UL)                   /*!< SWTB (Bitfield-Mask: 0x01)                            */
#define DAC3_SWTR_SWT_Pos                 (0UL)                     /*!< SWT (Bit 0)                                           */
#define DAC3_SWTR_SWT_Msk                 (0x1UL)                   /*!< SWT (Bitfield-Mask: 0x01)                             */
/* ==========================================================  SR  =========================================================== */
#define DAC3_SR_DONB_Pos                  (1UL)                     /*!< DONB (Bit 1)                                          */
#define DAC3_SR_DONB_Msk                  (0x2UL)                   /*!< DONB (Bitfield-Mask: 0x01)                            */
#define DAC3_SR_DON_Pos                   (0UL)                     /*!< DON (Bit 0)                                           */
#define DAC3_SR_DON_Msk                   (0x1UL)                   /*!< DON (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           DAC4                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define DAC4_CR_STM_Pos                   (31UL)                    /*!< STM (Bit 31)                                          */
#define DAC4_CR_STM_Msk                   (0x80000000UL)            /*!< STM (Bitfield-Mask: 0x01)                             */
#define DAC4_CR_STE_Pos                   (25UL)                    /*!< STE (Bit 25)                                          */
#define DAC4_CR_STE_Msk                   (0x2000000UL)             /*!< STE (Bitfield-Mask: 0x01)                             */
#define DAC4_CR_STDIR_Pos                 (24UL)                    /*!< STDIR (Bit 24)                                        */
#define DAC4_CR_STDIR_Msk                 (0x1000000UL)             /*!< STDIR (Bitfield-Mask: 0x01)                           */
#define DAC4_CR_STINCTRIG_Pos             (20UL)                    /*!< STINCTRIG (Bit 20)                                    */
#define DAC4_CR_STINCTRIG_Msk             (0xf00000UL)              /*!< STINCTRIG (Bitfield-Mask: 0x0f)                       */
#define DAC4_CR_STRSTTRIG_Pos             (16UL)                    /*!< STRSTTRIG (Bit 16)                                    */
#define DAC4_CR_STRSTTRIG_Msk             (0xf0000UL)               /*!< STRSTTRIG (Bitfield-Mask: 0x0f)                       */
#define DAC4_CR_TGE_Pos                   (13UL)                    /*!< TGE (Bit 13)                                          */
#define DAC4_CR_TGE_Msk                   (0x2000UL)                /*!< TGE (Bitfield-Mask: 0x01)                             */
#define DAC4_CR_TGDIR_Pos                 (12UL)                    /*!< TGDIR (Bit 12)                                        */
#define DAC4_CR_TGDIR_Msk                 (0x1000UL)                /*!< TGDIR (Bitfield-Mask: 0x01)                           */
#define DAC4_CR_TGAMP_Pos                 (8UL)                     /*!< TGAMP (Bit 8)                                         */
#define DAC4_CR_TGAMP_Msk                 (0xf00UL)                 /*!< TGAMP (Bitfield-Mask: 0x0f)                           */
#define DAC4_CR_TGTRIG_Pos                (4UL)                     /*!< TGTRIG (Bit 4)                                        */
#define DAC4_CR_TGTRIG_Msk                (0xf0UL)                  /*!< TGTRIG (Bitfield-Mask: 0x0f)                          */
#define DAC4_CR_TEN_Pos                   (3UL)                     /*!< TEN (Bit 3)                                           */
#define DAC4_CR_TEN_Msk                   (0x8UL)                   /*!< TEN (Bitfield-Mask: 0x01)                             */
#define DAC4_CR_OEN_Pos                   (2UL)                     /*!< OEN (Bit 2)                                           */
#define DAC4_CR_OEN_Msk                   (0x4UL)                   /*!< OEN (Bitfield-Mask: 0x01)                             */
#define DAC4_CR_BEN_Pos                   (1UL)                     /*!< BEN (Bit 1)                                           */
#define DAC4_CR_BEN_Msk                   (0x2UL)                   /*!< BEN (Bitfield-Mask: 0x01)                             */
#define DAC4_CR_PEN_Pos                   (0UL)                     /*!< PEN (Bit 0)                                           */
#define DAC4_CR_PEN_Msk                   (0x1UL)                   /*!< PEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  WDR  ========================================================== */
#define DAC4_WDR_WDAT_Pos                 (0UL)                     /*!< WDAT (Bit 0)                                          */
#define DAC4_WDR_WDAT_Msk                 (0xfffUL)                 /*!< WDAT (Bitfield-Mask: 0xfff)                           */
/* ==========================================================  RDR  ========================================================== */
#define DAC4_RDR_RDAT_Pos                 (0UL)                     /*!< RDAT (Bit 0)                                          */
#define DAC4_RDR_RDAT_Msk                 (0xfffUL)                 /*!< RDAT (Bitfield-Mask: 0xfff)                           */
/* =========================================================  SIDR  ========================================================== */
#define DAC4_SIDR_SID_Pos                 (0UL)                     /*!< SID (Bit 0)                                           */
#define DAC4_SIDR_SID_Msk                 (0xffffUL)                /*!< SID (Bitfield-Mask: 0xffff)                           */
/* =========================================================  SRDR  ========================================================== */
#define DAC4_SRDR_SRD_Pos                 (4UL)                     /*!< SRD (Bit 4)                                           */
#define DAC4_SRDR_SRD_Msk                 (0xfff0UL)                /*!< SRD (Bitfield-Mask: 0xfff)                            */
#define DAC4_SRDR_SRDL_Pos                (0UL)                     /*!< SRDL (Bit 0)                                          */
#define DAC4_SRDR_SRDL_Msk                (0xfUL)                   /*!< SRDL (Bitfield-Mask: 0x0f)                            */
/* =========================================================  SWTR  ========================================================== */
#define DAC4_SWTR_SWTB_Pos                (1UL)                     /*!< SWTB (Bit 1)                                          */
#define DAC4_SWTR_SWTB_Msk                (0x2UL)                   /*!< SWTB (Bitfield-Mask: 0x01)                            */
#define DAC4_SWTR_SWT_Pos                 (0UL)                     /*!< SWT (Bit 0)                                           */
#define DAC4_SWTR_SWT_Msk                 (0x1UL)                   /*!< SWT (Bitfield-Mask: 0x01)                             */
/* ==========================================================  SR  =========================================================== */
#define DAC4_SR_DONB_Pos                  (1UL)                     /*!< DONB (Bit 1)                                          */
#define DAC4_SR_DONB_Msk                  (0x2UL)                   /*!< DONB (Bitfield-Mask: 0x01)                            */
#define DAC4_SR_DON_Pos                   (0UL)                     /*!< DON (Bit 0)                                           */
#define DAC4_SR_DON_Msk                   (0x1UL)                   /*!< DON (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           DAC5                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define DAC5_CR_STM_Pos                   (31UL)                    /*!< STM (Bit 31)                                          */
#define DAC5_CR_STM_Msk                   (0x80000000UL)            /*!< STM (Bitfield-Mask: 0x01)                             */
#define DAC5_CR_STE_Pos                   (25UL)                    /*!< STE (Bit 25)                                          */
#define DAC5_CR_STE_Msk                   (0x2000000UL)             /*!< STE (Bitfield-Mask: 0x01)                             */
#define DAC5_CR_STDIR_Pos                 (24UL)                    /*!< STDIR (Bit 24)                                        */
#define DAC5_CR_STDIR_Msk                 (0x1000000UL)             /*!< STDIR (Bitfield-Mask: 0x01)                           */
#define DAC5_CR_STINCTRIG_Pos             (20UL)                    /*!< STINCTRIG (Bit 20)                                    */
#define DAC5_CR_STINCTRIG_Msk             (0xf00000UL)              /*!< STINCTRIG (Bitfield-Mask: 0x0f)                       */
#define DAC5_CR_STRSTTRIG_Pos             (16UL)                    /*!< STRSTTRIG (Bit 16)                                    */
#define DAC5_CR_STRSTTRIG_Msk             (0xf0000UL)               /*!< STRSTTRIG (Bitfield-Mask: 0x0f)                       */
#define DAC5_CR_TGE_Pos                   (13UL)                    /*!< TGE (Bit 13)                                          */
#define DAC5_CR_TGE_Msk                   (0x2000UL)                /*!< TGE (Bitfield-Mask: 0x01)                             */
#define DAC5_CR_TGDIR_Pos                 (12UL)                    /*!< TGDIR (Bit 12)                                        */
#define DAC5_CR_TGDIR_Msk                 (0x1000UL)                /*!< TGDIR (Bitfield-Mask: 0x01)                           */
#define DAC5_CR_TGAMP_Pos                 (8UL)                     /*!< TGAMP (Bit 8)                                         */
#define DAC5_CR_TGAMP_Msk                 (0xf00UL)                 /*!< TGAMP (Bitfield-Mask: 0x0f)                           */
#define DAC5_CR_TGTRIG_Pos                (4UL)                     /*!< TGTRIG (Bit 4)                                        */
#define DAC5_CR_TGTRIG_Msk                (0xf0UL)                  /*!< TGTRIG (Bitfield-Mask: 0x0f)                          */
#define DAC5_CR_TEN_Pos                   (3UL)                     /*!< TEN (Bit 3)                                           */
#define DAC5_CR_TEN_Msk                   (0x8UL)                   /*!< TEN (Bitfield-Mask: 0x01)                             */
#define DAC5_CR_OEN_Pos                   (2UL)                     /*!< OEN (Bit 2)                                           */
#define DAC5_CR_OEN_Msk                   (0x4UL)                   /*!< OEN (Bitfield-Mask: 0x01)                             */
#define DAC5_CR_BEN_Pos                   (1UL)                     /*!< BEN (Bit 1)                                           */
#define DAC5_CR_BEN_Msk                   (0x2UL)                   /*!< BEN (Bitfield-Mask: 0x01)                             */
#define DAC5_CR_PEN_Pos                   (0UL)                     /*!< PEN (Bit 0)                                           */
#define DAC5_CR_PEN_Msk                   (0x1UL)                   /*!< PEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  WDR  ========================================================== */
#define DAC5_WDR_WDAT_Pos                 (0UL)                     /*!< WDAT (Bit 0)                                          */
#define DAC5_WDR_WDAT_Msk                 (0xfffUL)                 /*!< WDAT (Bitfield-Mask: 0xfff)                           */
/* ==========================================================  RDR  ========================================================== */
#define DAC5_RDR_RDAT_Pos                 (0UL)                     /*!< RDAT (Bit 0)                                          */
#define DAC5_RDR_RDAT_Msk                 (0xfffUL)                 /*!< RDAT (Bitfield-Mask: 0xfff)                           */
/* =========================================================  SIDR  ========================================================== */
#define DAC5_SIDR_SID_Pos                 (0UL)                     /*!< SID (Bit 0)                                           */
#define DAC5_SIDR_SID_Msk                 (0xffffUL)                /*!< SID (Bitfield-Mask: 0xffff)                           */
/* =========================================================  SRDR  ========================================================== */
#define DAC5_SRDR_SRD_Pos                 (4UL)                     /*!< SRD (Bit 4)                                           */
#define DAC5_SRDR_SRD_Msk                 (0xfff0UL)                /*!< SRD (Bitfield-Mask: 0xfff)                            */
#define DAC5_SRDR_SRDL_Pos                (0UL)                     /*!< SRDL (Bit 0)                                          */
#define DAC5_SRDR_SRDL_Msk                (0xfUL)                   /*!< SRDL (Bitfield-Mask: 0x0f)                            */
/* =========================================================  SWTR  ========================================================== */
#define DAC5_SWTR_SWTB_Pos                (1UL)                     /*!< SWTB (Bit 1)                                          */
#define DAC5_SWTR_SWTB_Msk                (0x2UL)                   /*!< SWTB (Bitfield-Mask: 0x01)                            */
#define DAC5_SWTR_SWT_Pos                 (0UL)                     /*!< SWT (Bit 0)                                           */
#define DAC5_SWTR_SWT_Msk                 (0x1UL)                   /*!< SWT (Bitfield-Mask: 0x01)                             */
/* ==========================================================  SR  =========================================================== */
#define DAC5_SR_DONB_Pos                  (1UL)                     /*!< DONB (Bit 1)                                          */
#define DAC5_SR_DONB_Msk                  (0x2UL)                   /*!< DONB (Bitfield-Mask: 0x01)                            */
#define DAC5_SR_DON_Pos                   (0UL)                     /*!< DON (Bit 0)                                           */
#define DAC5_SR_DON_Msk                   (0x1UL)                   /*!< DON (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           DAC6                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define DAC6_CR_STM_Pos                   (31UL)                    /*!< STM (Bit 31)                                          */
#define DAC6_CR_STM_Msk                   (0x80000000UL)            /*!< STM (Bitfield-Mask: 0x01)                             */
#define DAC6_CR_STE_Pos                   (25UL)                    /*!< STE (Bit 25)                                          */
#define DAC6_CR_STE_Msk                   (0x2000000UL)             /*!< STE (Bitfield-Mask: 0x01)                             */
#define DAC6_CR_STDIR_Pos                 (24UL)                    /*!< STDIR (Bit 24)                                        */
#define DAC6_CR_STDIR_Msk                 (0x1000000UL)             /*!< STDIR (Bitfield-Mask: 0x01)                           */
#define DAC6_CR_STINCTRIG_Pos             (20UL)                    /*!< STINCTRIG (Bit 20)                                    */
#define DAC6_CR_STINCTRIG_Msk             (0xf00000UL)              /*!< STINCTRIG (Bitfield-Mask: 0x0f)                       */
#define DAC6_CR_STRSTTRIG_Pos             (16UL)                    /*!< STRSTTRIG (Bit 16)                                    */
#define DAC6_CR_STRSTTRIG_Msk             (0xf0000UL)               /*!< STRSTTRIG (Bitfield-Mask: 0x0f)                       */
#define DAC6_CR_TGE_Pos                   (13UL)                    /*!< TGE (Bit 13)                                          */
#define DAC6_CR_TGE_Msk                   (0x2000UL)                /*!< TGE (Bitfield-Mask: 0x01)                             */
#define DAC6_CR_TGDIR_Pos                 (12UL)                    /*!< TGDIR (Bit 12)                                        */
#define DAC6_CR_TGDIR_Msk                 (0x1000UL)                /*!< TGDIR (Bitfield-Mask: 0x01)                           */
#define DAC6_CR_TGAMP_Pos                 (8UL)                     /*!< TGAMP (Bit 8)                                         */
#define DAC6_CR_TGAMP_Msk                 (0xf00UL)                 /*!< TGAMP (Bitfield-Mask: 0x0f)                           */
#define DAC6_CR_TGTRIG_Pos                (4UL)                     /*!< TGTRIG (Bit 4)                                        */
#define DAC6_CR_TGTRIG_Msk                (0xf0UL)                  /*!< TGTRIG (Bitfield-Mask: 0x0f)                          */
#define DAC6_CR_TEN_Pos                   (3UL)                     /*!< TEN (Bit 3)                                           */
#define DAC6_CR_TEN_Msk                   (0x8UL)                   /*!< TEN (Bitfield-Mask: 0x01)                             */
#define DAC6_CR_OEN_Pos                   (2UL)                     /*!< OEN (Bit 2)                                           */
#define DAC6_CR_OEN_Msk                   (0x4UL)                   /*!< OEN (Bitfield-Mask: 0x01)                             */
#define DAC6_CR_BEN_Pos                   (1UL)                     /*!< BEN (Bit 1)                                           */
#define DAC6_CR_BEN_Msk                   (0x2UL)                   /*!< BEN (Bitfield-Mask: 0x01)                             */
#define DAC6_CR_PEN_Pos                   (0UL)                     /*!< PEN (Bit 0)                                           */
#define DAC6_CR_PEN_Msk                   (0x1UL)                   /*!< PEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  WDR  ========================================================== */
#define DAC6_WDR_WDAT_Pos                 (0UL)                     /*!< WDAT (Bit 0)                                          */
#define DAC6_WDR_WDAT_Msk                 (0xfffUL)                 /*!< WDAT (Bitfield-Mask: 0xfff)                           */
/* ==========================================================  RDR  ========================================================== */
#define DAC6_RDR_RDAT_Pos                 (0UL)                     /*!< RDAT (Bit 0)                                          */
#define DAC6_RDR_RDAT_Msk                 (0xfffUL)                 /*!< RDAT (Bitfield-Mask: 0xfff)                           */
/* =========================================================  SIDR  ========================================================== */
#define DAC6_SIDR_SID_Pos                 (0UL)                     /*!< SID (Bit 0)                                           */
#define DAC6_SIDR_SID_Msk                 (0xffffUL)                /*!< SID (Bitfield-Mask: 0xffff)                           */
/* =========================================================  SRDR  ========================================================== */
#define DAC6_SRDR_SRD_Pos                 (4UL)                     /*!< SRD (Bit 4)                                           */
#define DAC6_SRDR_SRD_Msk                 (0xfff0UL)                /*!< SRD (Bitfield-Mask: 0xfff)                            */
#define DAC6_SRDR_SRDL_Pos                (0UL)                     /*!< SRDL (Bit 0)                                          */
#define DAC6_SRDR_SRDL_Msk                (0xfUL)                   /*!< SRDL (Bitfield-Mask: 0x0f)                            */
/* =========================================================  SWTR  ========================================================== */
#define DAC6_SWTR_SWTB_Pos                (1UL)                     /*!< SWTB (Bit 1)                                          */
#define DAC6_SWTR_SWTB_Msk                (0x2UL)                   /*!< SWTB (Bitfield-Mask: 0x01)                            */
#define DAC6_SWTR_SWT_Pos                 (0UL)                     /*!< SWT (Bit 0)                                           */
#define DAC6_SWTR_SWT_Msk                 (0x1UL)                   /*!< SWT (Bitfield-Mask: 0x01)                             */
/* ==========================================================  SR  =========================================================== */
#define DAC6_SR_DONB_Pos                  (1UL)                     /*!< DONB (Bit 1)                                          */
#define DAC6_SR_DONB_Msk                  (0x2UL)                   /*!< DONB (Bitfield-Mask: 0x01)                            */
#define DAC6_SR_DON_Pos                   (0UL)                     /*!< DON (Bit 0)                                           */
#define DAC6_SR_DON_Msk                   (0x1UL)                   /*!< DON (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           DAC7                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define DAC7_CR_STM_Pos                   (31UL)                    /*!< STM (Bit 31)                                          */
#define DAC7_CR_STM_Msk                   (0x80000000UL)            /*!< STM (Bitfield-Mask: 0x01)                             */
#define DAC7_CR_STE_Pos                   (25UL)                    /*!< STE (Bit 25)                                          */
#define DAC7_CR_STE_Msk                   (0x2000000UL)             /*!< STE (Bitfield-Mask: 0x01)                             */
#define DAC7_CR_STDIR_Pos                 (24UL)                    /*!< STDIR (Bit 24)                                        */
#define DAC7_CR_STDIR_Msk                 (0x1000000UL)             /*!< STDIR (Bitfield-Mask: 0x01)                           */
#define DAC7_CR_STINCTRIG_Pos             (20UL)                    /*!< STINCTRIG (Bit 20)                                    */
#define DAC7_CR_STINCTRIG_Msk             (0xf00000UL)              /*!< STINCTRIG (Bitfield-Mask: 0x0f)                       */
#define DAC7_CR_STRSTTRIG_Pos             (16UL)                    /*!< STRSTTRIG (Bit 16)                                    */
#define DAC7_CR_STRSTTRIG_Msk             (0xf0000UL)               /*!< STRSTTRIG (Bitfield-Mask: 0x0f)                       */
#define DAC7_CR_TGE_Pos                   (13UL)                    /*!< TGE (Bit 13)                                          */
#define DAC7_CR_TGE_Msk                   (0x2000UL)                /*!< TGE (Bitfield-Mask: 0x01)                             */
#define DAC7_CR_TGDIR_Pos                 (12UL)                    /*!< TGDIR (Bit 12)                                        */
#define DAC7_CR_TGDIR_Msk                 (0x1000UL)                /*!< TGDIR (Bitfield-Mask: 0x01)                           */
#define DAC7_CR_TGAMP_Pos                 (8UL)                     /*!< TGAMP (Bit 8)                                         */
#define DAC7_CR_TGAMP_Msk                 (0xf00UL)                 /*!< TGAMP (Bitfield-Mask: 0x0f)                           */
#define DAC7_CR_TGTRIG_Pos                (4UL)                     /*!< TGTRIG (Bit 4)                                        */
#define DAC7_CR_TGTRIG_Msk                (0xf0UL)                  /*!< TGTRIG (Bitfield-Mask: 0x0f)                          */
#define DAC7_CR_TEN_Pos                   (3UL)                     /*!< TEN (Bit 3)                                           */
#define DAC7_CR_TEN_Msk                   (0x8UL)                   /*!< TEN (Bitfield-Mask: 0x01)                             */
#define DAC7_CR_OEN_Pos                   (2UL)                     /*!< OEN (Bit 2)                                           */
#define DAC7_CR_OEN_Msk                   (0x4UL)                   /*!< OEN (Bitfield-Mask: 0x01)                             */
#define DAC7_CR_BEN_Pos                   (1UL)                     /*!< BEN (Bit 1)                                           */
#define DAC7_CR_BEN_Msk                   (0x2UL)                   /*!< BEN (Bitfield-Mask: 0x01)                             */
#define DAC7_CR_PEN_Pos                   (0UL)                     /*!< PEN (Bit 0)                                           */
#define DAC7_CR_PEN_Msk                   (0x1UL)                   /*!< PEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  WDR  ========================================================== */
#define DAC7_WDR_WDAT_Pos                 (0UL)                     /*!< WDAT (Bit 0)                                          */
#define DAC7_WDR_WDAT_Msk                 (0xfffUL)                 /*!< WDAT (Bitfield-Mask: 0xfff)                           */
/* ==========================================================  RDR  ========================================================== */
#define DAC7_RDR_RDAT_Pos                 (0UL)                     /*!< RDAT (Bit 0)                                          */
#define DAC7_RDR_RDAT_Msk                 (0xfffUL)                 /*!< RDAT (Bitfield-Mask: 0xfff)                           */
/* =========================================================  SIDR  ========================================================== */
#define DAC7_SIDR_SID_Pos                 (0UL)                     /*!< SID (Bit 0)                                           */
#define DAC7_SIDR_SID_Msk                 (0xffffUL)                /*!< SID (Bitfield-Mask: 0xffff)                           */
/* =========================================================  SRDR  ========================================================== */
#define DAC7_SRDR_SRD_Pos                 (4UL)                     /*!< SRD (Bit 4)                                           */
#define DAC7_SRDR_SRD_Msk                 (0xfff0UL)                /*!< SRD (Bitfield-Mask: 0xfff)                            */
#define DAC7_SRDR_SRDL_Pos                (0UL)                     /*!< SRDL (Bit 0)                                          */
#define DAC7_SRDR_SRDL_Msk                (0xfUL)                   /*!< SRDL (Bitfield-Mask: 0x0f)                            */
/* =========================================================  SWTR  ========================================================== */
#define DAC7_SWTR_SWTB_Pos                (1UL)                     /*!< SWTB (Bit 1)                                          */
#define DAC7_SWTR_SWTB_Msk                (0x2UL)                   /*!< SWTB (Bitfield-Mask: 0x01)                            */
#define DAC7_SWTR_SWT_Pos                 (0UL)                     /*!< SWT (Bit 0)                                           */
#define DAC7_SWTR_SWT_Msk                 (0x1UL)                   /*!< SWT (Bitfield-Mask: 0x01)                             */
/* ==========================================================  SR  =========================================================== */
#define DAC7_SR_DONB_Pos                  (1UL)                     /*!< DONB (Bit 1)                                          */
#define DAC7_SR_DONB_Msk                  (0x2UL)                   /*!< DONB (Bitfield-Mask: 0x01)                            */
#define DAC7_SR_DON_Pos                   (0UL)                     /*!< DON (Bit 0)                                           */
#define DAC7_SR_DON_Msk                   (0x1UL)                   /*!< DON (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           DAC8                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define DAC8_CR_STM_Pos                   (31UL)                    /*!< STM (Bit 31)                                          */
#define DAC8_CR_STM_Msk                   (0x80000000UL)            /*!< STM (Bitfield-Mask: 0x01)                             */
#define DAC8_CR_STE_Pos                   (25UL)                    /*!< STE (Bit 25)                                          */
#define DAC8_CR_STE_Msk                   (0x2000000UL)             /*!< STE (Bitfield-Mask: 0x01)                             */
#define DAC8_CR_STDIR_Pos                 (24UL)                    /*!< STDIR (Bit 24)                                        */
#define DAC8_CR_STDIR_Msk                 (0x1000000UL)             /*!< STDIR (Bitfield-Mask: 0x01)                           */
#define DAC8_CR_STINCTRIG_Pos             (20UL)                    /*!< STINCTRIG (Bit 20)                                    */
#define DAC8_CR_STINCTRIG_Msk             (0xf00000UL)              /*!< STINCTRIG (Bitfield-Mask: 0x0f)                       */
#define DAC8_CR_STRSTTRIG_Pos             (16UL)                    /*!< STRSTTRIG (Bit 16)                                    */
#define DAC8_CR_STRSTTRIG_Msk             (0xf0000UL)               /*!< STRSTTRIG (Bitfield-Mask: 0x0f)                       */
#define DAC8_CR_TGE_Pos                   (13UL)                    /*!< TGE (Bit 13)                                          */
#define DAC8_CR_TGE_Msk                   (0x2000UL)                /*!< TGE (Bitfield-Mask: 0x01)                             */
#define DAC8_CR_TGDIR_Pos                 (12UL)                    /*!< TGDIR (Bit 12)                                        */
#define DAC8_CR_TGDIR_Msk                 (0x1000UL)                /*!< TGDIR (Bitfield-Mask: 0x01)                           */
#define DAC8_CR_TGAMP_Pos                 (8UL)                     /*!< TGAMP (Bit 8)                                         */
#define DAC8_CR_TGAMP_Msk                 (0xf00UL)                 /*!< TGAMP (Bitfield-Mask: 0x0f)                           */
#define DAC8_CR_TGTRIG_Pos                (4UL)                     /*!< TGTRIG (Bit 4)                                        */
#define DAC8_CR_TGTRIG_Msk                (0xf0UL)                  /*!< TGTRIG (Bitfield-Mask: 0x0f)                          */
#define DAC8_CR_TEN_Pos                   (3UL)                     /*!< TEN (Bit 3)                                           */
#define DAC8_CR_TEN_Msk                   (0x8UL)                   /*!< TEN (Bitfield-Mask: 0x01)                             */
#define DAC8_CR_OEN_Pos                   (2UL)                     /*!< OEN (Bit 2)                                           */
#define DAC8_CR_OEN_Msk                   (0x4UL)                   /*!< OEN (Bitfield-Mask: 0x01)                             */
#define DAC8_CR_BEN_Pos                   (1UL)                     /*!< BEN (Bit 1)                                           */
#define DAC8_CR_BEN_Msk                   (0x2UL)                   /*!< BEN (Bitfield-Mask: 0x01)                             */
#define DAC8_CR_PEN_Pos                   (0UL)                     /*!< PEN (Bit 0)                                           */
#define DAC8_CR_PEN_Msk                   (0x1UL)                   /*!< PEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  WDR  ========================================================== */
#define DAC8_WDR_WDAT_Pos                 (0UL)                     /*!< WDAT (Bit 0)                                          */
#define DAC8_WDR_WDAT_Msk                 (0xfffUL)                 /*!< WDAT (Bitfield-Mask: 0xfff)                           */
/* ==========================================================  RDR  ========================================================== */
#define DAC8_RDR_RDAT_Pos                 (0UL)                     /*!< RDAT (Bit 0)                                          */
#define DAC8_RDR_RDAT_Msk                 (0xfffUL)                 /*!< RDAT (Bitfield-Mask: 0xfff)                           */
/* =========================================================  SIDR  ========================================================== */
#define DAC8_SIDR_SID_Pos                 (0UL)                     /*!< SID (Bit 0)                                           */
#define DAC8_SIDR_SID_Msk                 (0xffffUL)                /*!< SID (Bitfield-Mask: 0xffff)                           */
/* =========================================================  SRDR  ========================================================== */
#define DAC8_SRDR_SRD_Pos                 (4UL)                     /*!< SRD (Bit 4)                                           */
#define DAC8_SRDR_SRD_Msk                 (0xfff0UL)                /*!< SRD (Bitfield-Mask: 0xfff)                            */
#define DAC8_SRDR_SRDL_Pos                (0UL)                     /*!< SRDL (Bit 0)                                          */
#define DAC8_SRDR_SRDL_Msk                (0xfUL)                   /*!< SRDL (Bitfield-Mask: 0x0f)                            */
/* =========================================================  SWTR  ========================================================== */
#define DAC8_SWTR_SWTB_Pos                (1UL)                     /*!< SWTB (Bit 1)                                          */
#define DAC8_SWTR_SWTB_Msk                (0x2UL)                   /*!< SWTB (Bitfield-Mask: 0x01)                            */
#define DAC8_SWTR_SWT_Pos                 (0UL)                     /*!< SWT (Bit 0)                                           */
#define DAC8_SWTR_SWT_Msk                 (0x1UL)                   /*!< SWT (Bitfield-Mask: 0x01)                             */
/* ==========================================================  SR  =========================================================== */
#define DAC8_SR_DONB_Pos                  (1UL)                     /*!< DONB (Bit 1)                                          */
#define DAC8_SR_DONB_Msk                  (0x2UL)                   /*!< DONB (Bitfield-Mask: 0x01)                            */
#define DAC8_SR_DON_Pos                   (0UL)                     /*!< DON (Bit 0)                                           */
#define DAC8_SR_DON_Msk                   (0x1UL)                   /*!< DON (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                          CORDIC                                           ================ */
/* =========================================================================================================================== */

/* =========================================================  CSR0  ========================================================== */
#define CORDIC_CSR0_RRDY_Pos              (31UL)                    /*!< RRDY (Bit 31)                                         */
#define CORDIC_CSR0_RRDY_Msk              (0x80000000UL)            /*!< RRDY (Bitfield-Mask: 0x01)                            */
#define CORDIC_CSR0_ERR_Pos               (30UL)                    /*!< ERR (Bit 30)                                          */
#define CORDIC_CSR0_ERR_Msk               (0x40000000UL)            /*!< ERR (Bitfield-Mask: 0x01)                             */
#define CORDIC_CSR0_RRDYCLR_Pos           (29UL)                    /*!< RRDYCLR (Bit 29)                                      */
#define CORDIC_CSR0_RRDYCLR_Msk           (0x20000000UL)            /*!< RRDYCLR (Bitfield-Mask: 0x01)                         */
#define CORDIC_CSR0_ERRCLR_Pos            (28UL)                    /*!< ERRCLR (Bit 28)                                       */
#define CORDIC_CSR0_ERRCLR_Msk            (0x10000000UL)            /*!< ERRCLR (Bitfield-Mask: 0x01)                          */
#define CORDIC_CSR0_ARGSIZE_Pos           (22UL)                    /*!< ARGSIZE (Bit 22)                                      */
#define CORDIC_CSR0_ARGSIZE_Msk           (0x400000UL)              /*!< ARGSIZE (Bitfield-Mask: 0x01)                         */
#define CORDIC_CSR0_RESSIZE_Pos           (21UL)                    /*!< RESSIZE (Bit 21)                                      */
#define CORDIC_CSR0_RESSIZE_Msk           (0x200000UL)              /*!< RESSIZE (Bitfield-Mask: 0x01)                         */
#define CORDIC_CSR0_NARGS_Pos             (20UL)                    /*!< NARGS (Bit 20)                                        */
#define CORDIC_CSR0_NARGS_Msk             (0x100000UL)              /*!< NARGS (Bitfield-Mask: 0x01)                           */
#define CORDIC_CSR0_NRES_Pos              (19UL)                    /*!< NRES (Bit 19)                                         */
#define CORDIC_CSR0_NRES_Msk              (0x80000UL)               /*!< NRES (Bitfield-Mask: 0x01)                            */
#define CORDIC_CSR0_ERRIEN_Pos            (17UL)                    /*!< ERRIEN (Bit 17)                                       */
#define CORDIC_CSR0_ERRIEN_Msk            (0x20000UL)               /*!< ERRIEN (Bitfield-Mask: 0x01)                          */
#define CORDIC_CSR0_RRDYIEN_Pos           (16UL)                    /*!< RRDYIEN (Bit 16)                                      */
#define CORDIC_CSR0_RRDYIEN_Msk           (0x10000UL)               /*!< RRDYIEN (Bitfield-Mask: 0x01)                         */
#define CORDIC_CSR0_SCALE_Pos             (8UL)                     /*!< SCALE (Bit 8)                                         */
#define CORDIC_CSR0_SCALE_Msk             (0x1f00UL)                /*!< SCALE (Bitfield-Mask: 0x1f)                           */
#define CORDIC_CSR0_FUNC_Pos              (0UL)                     /*!< FUNC (Bit 0)                                          */
#define CORDIC_CSR0_FUNC_Msk              (0xfUL)                   /*!< FUNC (Bitfield-Mask: 0x0f)                            */
/* =========================================================  ARX0  ========================================================== */
#define CORDIC_ARX0_ARGRESX_Pos           (0UL)                     /*!< ARGRESX (Bit 0)                                       */
#define CORDIC_ARX0_ARGRESX_Msk           (0xffffffffUL)            /*!< ARGRESX (Bitfield-Mask: 0xffffffff)                   */
/* =========================================================  ARY0  ========================================================== */
#define CORDIC_ARY0_ARGRESY_Pos           (0UL)                     /*!< ARGRESY (Bit 0)                                       */
#define CORDIC_ARY0_ARGRESY_Msk           (0xffffffffUL)            /*!< ARGRESY (Bitfield-Mask: 0xffffffff)                   */
/* =========================================================  CSR1  ========================================================== */
#define CORDIC_CSR1_RRDY_Pos              (31UL)                    /*!< RRDY (Bit 31)                                         */
#define CORDIC_CSR1_RRDY_Msk              (0x80000000UL)            /*!< RRDY (Bitfield-Mask: 0x01)                            */
#define CORDIC_CSR1_ERR_Pos               (30UL)                    /*!< ERR (Bit 30)                                          */
#define CORDIC_CSR1_ERR_Msk               (0x40000000UL)            /*!< ERR (Bitfield-Mask: 0x01)                             */
#define CORDIC_CSR1_RRDYCLR_Pos           (29UL)                    /*!< RRDYCLR (Bit 29)                                      */
#define CORDIC_CSR1_RRDYCLR_Msk           (0x20000000UL)            /*!< RRDYCLR (Bitfield-Mask: 0x01)                         */
#define CORDIC_CSR1_ERRCLR_Pos            (28UL)                    /*!< ERRCLR (Bit 28)                                       */
#define CORDIC_CSR1_ERRCLR_Msk            (0x10000000UL)            /*!< ERRCLR (Bitfield-Mask: 0x01)                          */
#define CORDIC_CSR1_ARGSIZE_Pos           (22UL)                    /*!< ARGSIZE (Bit 22)                                      */
#define CORDIC_CSR1_ARGSIZE_Msk           (0x400000UL)              /*!< ARGSIZE (Bitfield-Mask: 0x01)                         */
#define CORDIC_CSR1_RESSIZE_Pos           (21UL)                    /*!< RESSIZE (Bit 21)                                      */
#define CORDIC_CSR1_RESSIZE_Msk           (0x200000UL)              /*!< RESSIZE (Bitfield-Mask: 0x01)                         */
#define CORDIC_CSR1_NARGS_Pos             (20UL)                    /*!< NARGS (Bit 20)                                        */
#define CORDIC_CSR1_NARGS_Msk             (0x100000UL)              /*!< NARGS (Bitfield-Mask: 0x01)                           */
#define CORDIC_CSR1_NRES_Pos              (19UL)                    /*!< NRES (Bit 19)                                         */
#define CORDIC_CSR1_NRES_Msk              (0x80000UL)               /*!< NRES (Bitfield-Mask: 0x01)                            */
#define CORDIC_CSR1_ERRIEN_Pos            (17UL)                    /*!< ERRIEN (Bit 17)                                       */
#define CORDIC_CSR1_ERRIEN_Msk            (0x20000UL)               /*!< ERRIEN (Bitfield-Mask: 0x01)                          */
#define CORDIC_CSR1_RRDYIEN_Pos           (16UL)                    /*!< RRDYIEN (Bit 16)                                      */
#define CORDIC_CSR1_RRDYIEN_Msk           (0x10000UL)               /*!< RRDYIEN (Bitfield-Mask: 0x01)                         */
#define CORDIC_CSR1_SCALE_Pos             (8UL)                     /*!< SCALE (Bit 8)                                         */
#define CORDIC_CSR1_SCALE_Msk             (0x1f00UL)                /*!< SCALE (Bitfield-Mask: 0x1f)                           */
#define CORDIC_CSR1_FUNC_Pos              (0UL)                     /*!< FUNC (Bit 0)                                          */
#define CORDIC_CSR1_FUNC_Msk              (0xfUL)                   /*!< FUNC (Bitfield-Mask: 0x0f)                            */
/* =========================================================  ARX1  ========================================================== */
#define CORDIC_ARX1_ARGRESX_Pos           (0UL)                     /*!< ARGRESX (Bit 0)                                       */
#define CORDIC_ARX1_ARGRESX_Msk           (0xffffffffUL)            /*!< ARGRESX (Bitfield-Mask: 0xffffffff)                   */
/* =========================================================  ARY1  ========================================================== */
#define CORDIC_ARY1_ARGRESY_Pos           (0UL)                     /*!< ARGRESY (Bit 0)                                       */
#define CORDIC_ARY1_ARGRESY_Msk           (0xffffffffUL)            /*!< ARGRESY (Bitfield-Mask: 0xffffffff)                   */


/* =========================================================================================================================== */
/* ================                                           CMP0                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define CMP0_CR_OPOL_Pos                  (12UL)                    /*!< OPOL (Bit 12)                                         */
#define CMP0_CR_OPOL_Msk                  (0x1000UL)                /*!< OPOL (Bitfield-Mask: 0x01)                            */
#define CMP0_CR_ODEB_Pos                  (11UL)                    /*!< ODEB (Bit 11)                                         */
#define CMP0_CR_ODEB_Msk                  (0x800UL)                 /*!< ODEB (Bitfield-Mask: 0x01)                            */
#define CMP0_CR_BLANKING_Pos              (8UL)                     /*!< BLANKING (Bit 8)                                      */
#define CMP0_CR_BLANKING_Msk              (0x700UL)                 /*!< BLANKING (Bitfield-Mask: 0x07)                        */
#define CMP0_CR_INM_Pos                   (6UL)                     /*!< INM (Bit 6)                                           */
#define CMP0_CR_INM_Msk                   (0xc0UL)                  /*!< INM (Bitfield-Mask: 0x03)                             */
#define CMP0_CR_HYST_Pos                  (4UL)                     /*!< HYST (Bit 4)                                          */
#define CMP0_CR_HYST_Msk                  (0x30UL)                  /*!< HYST (Bitfield-Mask: 0x03)                            */
#define CMP0_CR_INP_Pos                   (3UL)                     /*!< INP (Bit 3)                                           */
#define CMP0_CR_INP_Msk                   (0x8UL)                   /*!< INP (Bitfield-Mask: 0x01)                             */
#define CMP0_CR_CBLK_Pos                  (2UL)                     /*!< CBLK (Bit 2)                                          */
#define CMP0_CR_CBLK_Msk                  (0x4UL)                   /*!< CBLK (Bitfield-Mask: 0x01)                            */
#define CMP0_CR_CEN_Pos                   (0UL)                     /*!< CEN (Bit 0)                                           */
#define CMP0_CR_CEN_Msk                   (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* =========================================================  DEBR  ========================================================== */
#define CMP0_DEBR_DEB_Pos                 (0UL)                     /*!< DEB (Bit 0)                                           */
#define CMP0_DEBR_DEB_Msk                 (0xffUL)                  /*!< DEB (Bitfield-Mask: 0xff)                             */
/* ==========================================================  IER  ========================================================== */
#define CMP0_IER_FALIE_Pos                (1UL)                     /*!< FALIE (Bit 1)                                         */
#define CMP0_IER_FALIE_Msk                (0x2UL)                   /*!< FALIE (Bitfield-Mask: 0x01)                           */
#define CMP0_IER_RISIE_Pos                (0UL)                     /*!< RISIE (Bit 0)                                         */
#define CMP0_IER_RISIE_Msk                (0x1UL)                   /*!< RISIE (Bitfield-Mask: 0x01)                           */
/* ==========================================================  ISR  ========================================================== */
#define CMP0_ISR_OVAL_Pos                 (2UL)                     /*!< OVAL (Bit 2)                                          */
#define CMP0_ISR_OVAL_Msk                 (0x4UL)                   /*!< OVAL (Bitfield-Mask: 0x01)                            */
#define CMP0_ISR_FAL_Pos                  (1UL)                     /*!< FAL (Bit 1)                                           */
#define CMP0_ISR_FAL_Msk                  (0x2UL)                   /*!< FAL (Bitfield-Mask: 0x01)                             */
#define CMP0_ISR_RIS_Pos                  (0UL)                     /*!< RIS (Bit 0)                                           */
#define CMP0_ISR_RIS_Msk                  (0x1UL)                   /*!< RIS (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           CMP1                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define CMP1_CR_OPOL_Pos                  (12UL)                    /*!< OPOL (Bit 12)                                         */
#define CMP1_CR_OPOL_Msk                  (0x1000UL)                /*!< OPOL (Bitfield-Mask: 0x01)                            */
#define CMP1_CR_ODEB_Pos                  (11UL)                    /*!< ODEB (Bit 11)                                         */
#define CMP1_CR_ODEB_Msk                  (0x800UL)                 /*!< ODEB (Bitfield-Mask: 0x01)                            */
#define CMP1_CR_BLANKING_Pos              (8UL)                     /*!< BLANKING (Bit 8)                                      */
#define CMP1_CR_BLANKING_Msk              (0x700UL)                 /*!< BLANKING (Bitfield-Mask: 0x07)                        */
#define CMP1_CR_INM_Pos                   (6UL)                     /*!< INM (Bit 6)                                           */
#define CMP1_CR_INM_Msk                   (0xc0UL)                  /*!< INM (Bitfield-Mask: 0x03)                             */
#define CMP1_CR_HYST_Pos                  (4UL)                     /*!< HYST (Bit 4)                                          */
#define CMP1_CR_HYST_Msk                  (0x30UL)                  /*!< HYST (Bitfield-Mask: 0x03)                            */
#define CMP1_CR_INP_Pos                   (3UL)                     /*!< INP (Bit 3)                                           */
#define CMP1_CR_INP_Msk                   (0x8UL)                   /*!< INP (Bitfield-Mask: 0x01)                             */
#define CMP1_CR_CBLK_Pos                  (2UL)                     /*!< CBLK (Bit 2)                                          */
#define CMP1_CR_CBLK_Msk                  (0x4UL)                   /*!< CBLK (Bitfield-Mask: 0x01)                            */
#define CMP1_CR_CEN_Pos                   (0UL)                     /*!< CEN (Bit 0)                                           */
#define CMP1_CR_CEN_Msk                   (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* =========================================================  DEBR  ========================================================== */
#define CMP1_DEBR_DEB_Pos                 (0UL)                     /*!< DEB (Bit 0)                                           */
#define CMP1_DEBR_DEB_Msk                 (0xffUL)                  /*!< DEB (Bitfield-Mask: 0xff)                             */
/* ==========================================================  IER  ========================================================== */
#define CMP1_IER_FALIE_Pos                (1UL)                     /*!< FALIE (Bit 1)                                         */
#define CMP1_IER_FALIE_Msk                (0x2UL)                   /*!< FALIE (Bitfield-Mask: 0x01)                           */
#define CMP1_IER_RISIE_Pos                (0UL)                     /*!< RISIE (Bit 0)                                         */
#define CMP1_IER_RISIE_Msk                (0x1UL)                   /*!< RISIE (Bitfield-Mask: 0x01)                           */
/* ==========================================================  ISR  ========================================================== */
#define CMP1_ISR_OVAL_Pos                 (2UL)                     /*!< OVAL (Bit 2)                                          */
#define CMP1_ISR_OVAL_Msk                 (0x4UL)                   /*!< OVAL (Bitfield-Mask: 0x01)                            */
#define CMP1_ISR_FAL_Pos                  (1UL)                     /*!< FAL (Bit 1)                                           */
#define CMP1_ISR_FAL_Msk                  (0x2UL)                   /*!< FAL (Bitfield-Mask: 0x01)                             */
#define CMP1_ISR_RIS_Pos                  (0UL)                     /*!< RIS (Bit 0)                                           */
#define CMP1_ISR_RIS_Msk                  (0x1UL)                   /*!< RIS (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           CMP2                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define CMP2_CR_OPOL_Pos                  (12UL)                    /*!< OPOL (Bit 12)                                         */
#define CMP2_CR_OPOL_Msk                  (0x1000UL)                /*!< OPOL (Bitfield-Mask: 0x01)                            */
#define CMP2_CR_ODEB_Pos                  (11UL)                    /*!< ODEB (Bit 11)                                         */
#define CMP2_CR_ODEB_Msk                  (0x800UL)                 /*!< ODEB (Bitfield-Mask: 0x01)                            */
#define CMP2_CR_BLANKING_Pos              (8UL)                     /*!< BLANKING (Bit 8)                                      */
#define CMP2_CR_BLANKING_Msk              (0x700UL)                 /*!< BLANKING (Bitfield-Mask: 0x07)                        */
#define CMP2_CR_INM_Pos                   (6UL)                     /*!< INM (Bit 6)                                           */
#define CMP2_CR_INM_Msk                   (0xc0UL)                  /*!< INM (Bitfield-Mask: 0x03)                             */
#define CMP2_CR_HYST_Pos                  (4UL)                     /*!< HYST (Bit 4)                                          */
#define CMP2_CR_HYST_Msk                  (0x30UL)                  /*!< HYST (Bitfield-Mask: 0x03)                            */
#define CMP2_CR_INP_Pos                   (3UL)                     /*!< INP (Bit 3)                                           */
#define CMP2_CR_INP_Msk                   (0x8UL)                   /*!< INP (Bitfield-Mask: 0x01)                             */
#define CMP2_CR_CBLK_Pos                  (2UL)                     /*!< CBLK (Bit 2)                                          */
#define CMP2_CR_CBLK_Msk                  (0x4UL)                   /*!< CBLK (Bitfield-Mask: 0x01)                            */
#define CMP2_CR_CEN_Pos                   (0UL)                     /*!< CEN (Bit 0)                                           */
#define CMP2_CR_CEN_Msk                   (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* =========================================================  DEBR  ========================================================== */
#define CMP2_DEBR_DEB_Pos                 (0UL)                     /*!< DEB (Bit 0)                                           */
#define CMP2_DEBR_DEB_Msk                 (0xffUL)                  /*!< DEB (Bitfield-Mask: 0xff)                             */
/* ==========================================================  IER  ========================================================== */
#define CMP2_IER_FALIE_Pos                (1UL)                     /*!< FALIE (Bit 1)                                         */
#define CMP2_IER_FALIE_Msk                (0x2UL)                   /*!< FALIE (Bitfield-Mask: 0x01)                           */
#define CMP2_IER_RISIE_Pos                (0UL)                     /*!< RISIE (Bit 0)                                         */
#define CMP2_IER_RISIE_Msk                (0x1UL)                   /*!< RISIE (Bitfield-Mask: 0x01)                           */
/* ==========================================================  ISR  ========================================================== */
#define CMP2_ISR_OVAL_Pos                 (2UL)                     /*!< OVAL (Bit 2)                                          */
#define CMP2_ISR_OVAL_Msk                 (0x4UL)                   /*!< OVAL (Bitfield-Mask: 0x01)                            */
#define CMP2_ISR_FAL_Pos                  (1UL)                     /*!< FAL (Bit 1)                                           */
#define CMP2_ISR_FAL_Msk                  (0x2UL)                   /*!< FAL (Bitfield-Mask: 0x01)                             */
#define CMP2_ISR_RIS_Pos                  (0UL)                     /*!< RIS (Bit 0)                                           */
#define CMP2_ISR_RIS_Msk                  (0x1UL)                   /*!< RIS (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           CMP3                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define CMP3_CR_OPOL_Pos                  (12UL)                    /*!< OPOL (Bit 12)                                         */
#define CMP3_CR_OPOL_Msk                  (0x1000UL)                /*!< OPOL (Bitfield-Mask: 0x01)                            */
#define CMP3_CR_ODEB_Pos                  (11UL)                    /*!< ODEB (Bit 11)                                         */
#define CMP3_CR_ODEB_Msk                  (0x800UL)                 /*!< ODEB (Bitfield-Mask: 0x01)                            */
#define CMP3_CR_BLANKING_Pos              (8UL)                     /*!< BLANKING (Bit 8)                                      */
#define CMP3_CR_BLANKING_Msk              (0x700UL)                 /*!< BLANKING (Bitfield-Mask: 0x07)                        */
#define CMP3_CR_INM_Pos                   (6UL)                     /*!< INM (Bit 6)                                           */
#define CMP3_CR_INM_Msk                   (0xc0UL)                  /*!< INM (Bitfield-Mask: 0x03)                             */
#define CMP3_CR_HYST_Pos                  (4UL)                     /*!< HYST (Bit 4)                                          */
#define CMP3_CR_HYST_Msk                  (0x30UL)                  /*!< HYST (Bitfield-Mask: 0x03)                            */
#define CMP3_CR_INP_Pos                   (3UL)                     /*!< INP (Bit 3)                                           */
#define CMP3_CR_INP_Msk                   (0x8UL)                   /*!< INP (Bitfield-Mask: 0x01)                             */
#define CMP3_CR_CBLK_Pos                  (2UL)                     /*!< CBLK (Bit 2)                                          */
#define CMP3_CR_CBLK_Msk                  (0x4UL)                   /*!< CBLK (Bitfield-Mask: 0x01)                            */
#define CMP3_CR_CEN_Pos                   (0UL)                     /*!< CEN (Bit 0)                                           */
#define CMP3_CR_CEN_Msk                   (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* =========================================================  DEBR  ========================================================== */
#define CMP3_DEBR_DEB_Pos                 (0UL)                     /*!< DEB (Bit 0)                                           */
#define CMP3_DEBR_DEB_Msk                 (0xffUL)                  /*!< DEB (Bitfield-Mask: 0xff)                             */
/* ==========================================================  IER  ========================================================== */
#define CMP3_IER_FALIE_Pos                (1UL)                     /*!< FALIE (Bit 1)                                         */
#define CMP3_IER_FALIE_Msk                (0x2UL)                   /*!< FALIE (Bitfield-Mask: 0x01)                           */
#define CMP3_IER_RISIE_Pos                (0UL)                     /*!< RISIE (Bit 0)                                         */
#define CMP3_IER_RISIE_Msk                (0x1UL)                   /*!< RISIE (Bitfield-Mask: 0x01)                           */
/* ==========================================================  ISR  ========================================================== */
#define CMP3_ISR_OVAL_Pos                 (2UL)                     /*!< OVAL (Bit 2)                                          */
#define CMP3_ISR_OVAL_Msk                 (0x4UL)                   /*!< OVAL (Bitfield-Mask: 0x01)                            */
#define CMP3_ISR_FAL_Pos                  (1UL)                     /*!< FAL (Bit 1)                                           */
#define CMP3_ISR_FAL_Msk                  (0x2UL)                   /*!< FAL (Bitfield-Mask: 0x01)                             */
#define CMP3_ISR_RIS_Pos                  (0UL)                     /*!< RIS (Bit 0)                                           */
#define CMP3_ISR_RIS_Msk                  (0x1UL)                   /*!< RIS (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           CMP4                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define CMP4_CR_OPOL_Pos                  (12UL)                    /*!< OPOL (Bit 12)                                         */
#define CMP4_CR_OPOL_Msk                  (0x1000UL)                /*!< OPOL (Bitfield-Mask: 0x01)                            */
#define CMP4_CR_ODEB_Pos                  (11UL)                    /*!< ODEB (Bit 11)                                         */
#define CMP4_CR_ODEB_Msk                  (0x800UL)                 /*!< ODEB (Bitfield-Mask: 0x01)                            */
#define CMP4_CR_BLANKING_Pos              (8UL)                     /*!< BLANKING (Bit 8)                                      */
#define CMP4_CR_BLANKING_Msk              (0x700UL)                 /*!< BLANKING (Bitfield-Mask: 0x07)                        */
#define CMP4_CR_INM_Pos                   (6UL)                     /*!< INM (Bit 6)                                           */
#define CMP4_CR_INM_Msk                   (0xc0UL)                  /*!< INM (Bitfield-Mask: 0x03)                             */
#define CMP4_CR_HYST_Pos                  (4UL)                     /*!< HYST (Bit 4)                                          */
#define CMP4_CR_HYST_Msk                  (0x30UL)                  /*!< HYST (Bitfield-Mask: 0x03)                            */
#define CMP4_CR_INP_Pos                   (3UL)                     /*!< INP (Bit 3)                                           */
#define CMP4_CR_INP_Msk                   (0x8UL)                   /*!< INP (Bitfield-Mask: 0x01)                             */
#define CMP4_CR_CBLK_Pos                  (2UL)                     /*!< CBLK (Bit 2)                                          */
#define CMP4_CR_CBLK_Msk                  (0x4UL)                   /*!< CBLK (Bitfield-Mask: 0x01)                            */
#define CMP4_CR_CEN_Pos                   (0UL)                     /*!< CEN (Bit 0)                                           */
#define CMP4_CR_CEN_Msk                   (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* =========================================================  DEBR  ========================================================== */
#define CMP4_DEBR_DEB_Pos                 (0UL)                     /*!< DEB (Bit 0)                                           */
#define CMP4_DEBR_DEB_Msk                 (0xffUL)                  /*!< DEB (Bitfield-Mask: 0xff)                             */
/* ==========================================================  IER  ========================================================== */
#define CMP4_IER_FALIE_Pos                (1UL)                     /*!< FALIE (Bit 1)                                         */
#define CMP4_IER_FALIE_Msk                (0x2UL)                   /*!< FALIE (Bitfield-Mask: 0x01)                           */
#define CMP4_IER_RISIE_Pos                (0UL)                     /*!< RISIE (Bit 0)                                         */
#define CMP4_IER_RISIE_Msk                (0x1UL)                   /*!< RISIE (Bitfield-Mask: 0x01)                           */
/* ==========================================================  ISR  ========================================================== */
#define CMP4_ISR_OVAL_Pos                 (2UL)                     /*!< OVAL (Bit 2)                                          */
#define CMP4_ISR_OVAL_Msk                 (0x4UL)                   /*!< OVAL (Bitfield-Mask: 0x01)                            */
#define CMP4_ISR_FAL_Pos                  (1UL)                     /*!< FAL (Bit 1)                                           */
#define CMP4_ISR_FAL_Msk                  (0x2UL)                   /*!< FAL (Bitfield-Mask: 0x01)                             */
#define CMP4_ISR_RIS_Pos                  (0UL)                     /*!< RIS (Bit 0)                                           */
#define CMP4_ISR_RIS_Msk                  (0x1UL)                   /*!< RIS (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           CMP5                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define CMP5_CR_OPOL_Pos                  (12UL)                    /*!< OPOL (Bit 12)                                         */
#define CMP5_CR_OPOL_Msk                  (0x1000UL)                /*!< OPOL (Bitfield-Mask: 0x01)                            */
#define CMP5_CR_ODEB_Pos                  (11UL)                    /*!< ODEB (Bit 11)                                         */
#define CMP5_CR_ODEB_Msk                  (0x800UL)                 /*!< ODEB (Bitfield-Mask: 0x01)                            */
#define CMP5_CR_BLANKING_Pos              (8UL)                     /*!< BLANKING (Bit 8)                                      */
#define CMP5_CR_BLANKING_Msk              (0x700UL)                 /*!< BLANKING (Bitfield-Mask: 0x07)                        */
#define CMP5_CR_INM_Pos                   (6UL)                     /*!< INM (Bit 6)                                           */
#define CMP5_CR_INM_Msk                   (0xc0UL)                  /*!< INM (Bitfield-Mask: 0x03)                             */
#define CMP5_CR_HYST_Pos                  (4UL)                     /*!< HYST (Bit 4)                                          */
#define CMP5_CR_HYST_Msk                  (0x30UL)                  /*!< HYST (Bitfield-Mask: 0x03)                            */
#define CMP5_CR_INP_Pos                   (3UL)                     /*!< INP (Bit 3)                                           */
#define CMP5_CR_INP_Msk                   (0x8UL)                   /*!< INP (Bitfield-Mask: 0x01)                             */
#define CMP5_CR_CBLK_Pos                  (2UL)                     /*!< CBLK (Bit 2)                                          */
#define CMP5_CR_CBLK_Msk                  (0x4UL)                   /*!< CBLK (Bitfield-Mask: 0x01)                            */
#define CMP5_CR_CEN_Pos                   (0UL)                     /*!< CEN (Bit 0)                                           */
#define CMP5_CR_CEN_Msk                   (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* =========================================================  DEBR  ========================================================== */
#define CMP5_DEBR_DEB_Pos                 (0UL)                     /*!< DEB (Bit 0)                                           */
#define CMP5_DEBR_DEB_Msk                 (0xffUL)                  /*!< DEB (Bitfield-Mask: 0xff)                             */
/* ==========================================================  IER  ========================================================== */
#define CMP5_IER_FALIE_Pos                (1UL)                     /*!< FALIE (Bit 1)                                         */
#define CMP5_IER_FALIE_Msk                (0x2UL)                   /*!< FALIE (Bitfield-Mask: 0x01)                           */
#define CMP5_IER_RISIE_Pos                (0UL)                     /*!< RISIE (Bit 0)                                         */
#define CMP5_IER_RISIE_Msk                (0x1UL)                   /*!< RISIE (Bitfield-Mask: 0x01)                           */
/* ==========================================================  ISR  ========================================================== */
#define CMP5_ISR_OVAL_Pos                 (2UL)                     /*!< OVAL (Bit 2)                                          */
#define CMP5_ISR_OVAL_Msk                 (0x4UL)                   /*!< OVAL (Bitfield-Mask: 0x01)                            */
#define CMP5_ISR_FAL_Pos                  (1UL)                     /*!< FAL (Bit 1)                                           */
#define CMP5_ISR_FAL_Msk                  (0x2UL)                   /*!< FAL (Bitfield-Mask: 0x01)                             */
#define CMP5_ISR_RIS_Pos                  (0UL)                     /*!< RIS (Bit 0)                                           */
#define CMP5_ISR_RIS_Msk                  (0x1UL)                   /*!< RIS (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           CMP6                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define CMP6_CR_OPOL_Pos                  (12UL)                    /*!< OPOL (Bit 12)                                         */
#define CMP6_CR_OPOL_Msk                  (0x1000UL)                /*!< OPOL (Bitfield-Mask: 0x01)                            */
#define CMP6_CR_ODEB_Pos                  (11UL)                    /*!< ODEB (Bit 11)                                         */
#define CMP6_CR_ODEB_Msk                  (0x800UL)                 /*!< ODEB (Bitfield-Mask: 0x01)                            */
#define CMP6_CR_BLANKING_Pos              (8UL)                     /*!< BLANKING (Bit 8)                                      */
#define CMP6_CR_BLANKING_Msk              (0x700UL)                 /*!< BLANKING (Bitfield-Mask: 0x07)                        */
#define CMP6_CR_INM_Pos                   (6UL)                     /*!< INM (Bit 6)                                           */
#define CMP6_CR_INM_Msk                   (0xc0UL)                  /*!< INM (Bitfield-Mask: 0x03)                             */
#define CMP6_CR_HYST_Pos                  (4UL)                     /*!< HYST (Bit 4)                                          */
#define CMP6_CR_HYST_Msk                  (0x30UL)                  /*!< HYST (Bitfield-Mask: 0x03)                            */
#define CMP6_CR_INP_Pos                   (3UL)                     /*!< INP (Bit 3)                                           */
#define CMP6_CR_INP_Msk                   (0x8UL)                   /*!< INP (Bitfield-Mask: 0x01)                             */
#define CMP6_CR_CBLK_Pos                  (2UL)                     /*!< CBLK (Bit 2)                                          */
#define CMP6_CR_CBLK_Msk                  (0x4UL)                   /*!< CBLK (Bitfield-Mask: 0x01)                            */
#define CMP6_CR_CEN_Pos                   (0UL)                     /*!< CEN (Bit 0)                                           */
#define CMP6_CR_CEN_Msk                   (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* =========================================================  DEBR  ========================================================== */
#define CMP6_DEBR_DEB_Pos                 (0UL)                     /*!< DEB (Bit 0)                                           */
#define CMP6_DEBR_DEB_Msk                 (0xffUL)                  /*!< DEB (Bitfield-Mask: 0xff)                             */
/* ==========================================================  IER  ========================================================== */
#define CMP6_IER_FALIE_Pos                (1UL)                     /*!< FALIE (Bit 1)                                         */
#define CMP6_IER_FALIE_Msk                (0x2UL)                   /*!< FALIE (Bitfield-Mask: 0x01)                           */
#define CMP6_IER_RISIE_Pos                (0UL)                     /*!< RISIE (Bit 0)                                         */
#define CMP6_IER_RISIE_Msk                (0x1UL)                   /*!< RISIE (Bitfield-Mask: 0x01)                           */
/* ==========================================================  ISR  ========================================================== */
#define CMP6_ISR_OVAL_Pos                 (2UL)                     /*!< OVAL (Bit 2)                                          */
#define CMP6_ISR_OVAL_Msk                 (0x4UL)                   /*!< OVAL (Bitfield-Mask: 0x01)                            */
#define CMP6_ISR_FAL_Pos                  (1UL)                     /*!< FAL (Bit 1)                                           */
#define CMP6_ISR_FAL_Msk                  (0x2UL)                   /*!< FAL (Bitfield-Mask: 0x01)                             */
#define CMP6_ISR_RIS_Pos                  (0UL)                     /*!< RIS (Bit 0)                                           */
#define CMP6_ISR_RIS_Msk                  (0x1UL)                   /*!< RIS (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           CMP7                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define CMP7_CR_OPOL_Pos                  (12UL)                    /*!< OPOL (Bit 12)                                         */
#define CMP7_CR_OPOL_Msk                  (0x1000UL)                /*!< OPOL (Bitfield-Mask: 0x01)                            */
#define CMP7_CR_ODEB_Pos                  (11UL)                    /*!< ODEB (Bit 11)                                         */
#define CMP7_CR_ODEB_Msk                  (0x800UL)                 /*!< ODEB (Bitfield-Mask: 0x01)                            */
#define CMP7_CR_BLANKING_Pos              (8UL)                     /*!< BLANKING (Bit 8)                                      */
#define CMP7_CR_BLANKING_Msk              (0x700UL)                 /*!< BLANKING (Bitfield-Mask: 0x07)                        */
#define CMP7_CR_INM_Pos                   (6UL)                     /*!< INM (Bit 6)                                           */
#define CMP7_CR_INM_Msk                   (0xc0UL)                  /*!< INM (Bitfield-Mask: 0x03)                             */
#define CMP7_CR_HYST_Pos                  (4UL)                     /*!< HYST (Bit 4)                                          */
#define CMP7_CR_HYST_Msk                  (0x30UL)                  /*!< HYST (Bitfield-Mask: 0x03)                            */
#define CMP7_CR_INP_Pos                   (3UL)                     /*!< INP (Bit 3)                                           */
#define CMP7_CR_INP_Msk                   (0x8UL)                   /*!< INP (Bitfield-Mask: 0x01)                             */
#define CMP7_CR_CBLK_Pos                  (2UL)                     /*!< CBLK (Bit 2)                                          */
#define CMP7_CR_CBLK_Msk                  (0x4UL)                   /*!< CBLK (Bitfield-Mask: 0x01)                            */
#define CMP7_CR_CEN_Pos                   (0UL)                     /*!< CEN (Bit 0)                                           */
#define CMP7_CR_CEN_Msk                   (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* =========================================================  DEBR  ========================================================== */
#define CMP7_DEBR_DEB_Pos                 (0UL)                     /*!< DEB (Bit 0)                                           */
#define CMP7_DEBR_DEB_Msk                 (0xffUL)                  /*!< DEB (Bitfield-Mask: 0xff)                             */
/* ==========================================================  IER  ========================================================== */
#define CMP7_IER_FALIE_Pos                (1UL)                     /*!< FALIE (Bit 1)                                         */
#define CMP7_IER_FALIE_Msk                (0x2UL)                   /*!< FALIE (Bitfield-Mask: 0x01)                           */
#define CMP7_IER_RISIE_Pos                (0UL)                     /*!< RISIE (Bit 0)                                         */
#define CMP7_IER_RISIE_Msk                (0x1UL)                   /*!< RISIE (Bitfield-Mask: 0x01)                           */
/* ==========================================================  ISR  ========================================================== */
#define CMP7_ISR_OVAL_Pos                 (2UL)                     /*!< OVAL (Bit 2)                                          */
#define CMP7_ISR_OVAL_Msk                 (0x4UL)                   /*!< OVAL (Bitfield-Mask: 0x01)                            */
#define CMP7_ISR_FAL_Pos                  (1UL)                     /*!< FAL (Bit 1)                                           */
#define CMP7_ISR_FAL_Msk                  (0x2UL)                   /*!< FAL (Bitfield-Mask: 0x01)                             */
#define CMP7_ISR_RIS_Pos                  (0UL)                     /*!< RIS (Bit 0)                                           */
#define CMP7_ISR_RIS_Msk                  (0x1UL)                   /*!< RIS (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           CMP8                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define CMP8_CR_OPOL_Pos                  (12UL)                    /*!< OPOL (Bit 12)                                         */
#define CMP8_CR_OPOL_Msk                  (0x1000UL)                /*!< OPOL (Bitfield-Mask: 0x01)                            */
#define CMP8_CR_ODEB_Pos                  (11UL)                    /*!< ODEB (Bit 11)                                         */
#define CMP8_CR_ODEB_Msk                  (0x800UL)                 /*!< ODEB (Bitfield-Mask: 0x01)                            */
#define CMP8_CR_BLANKING_Pos              (8UL)                     /*!< BLANKING (Bit 8)                                      */
#define CMP8_CR_BLANKING_Msk              (0x700UL)                 /*!< BLANKING (Bitfield-Mask: 0x07)                        */
#define CMP8_CR_INM_Pos                   (6UL)                     /*!< INM (Bit 6)                                           */
#define CMP8_CR_INM_Msk                   (0xc0UL)                  /*!< INM (Bitfield-Mask: 0x03)                             */
#define CMP8_CR_HYST_Pos                  (4UL)                     /*!< HYST (Bit 4)                                          */
#define CMP8_CR_HYST_Msk                  (0x30UL)                  /*!< HYST (Bitfield-Mask: 0x03)                            */
#define CMP8_CR_INP_Pos                   (3UL)                     /*!< INP (Bit 3)                                           */
#define CMP8_CR_INP_Msk                   (0x8UL)                   /*!< INP (Bitfield-Mask: 0x01)                             */
#define CMP8_CR_CBLK_Pos                  (2UL)                     /*!< CBLK (Bit 2)                                          */
#define CMP8_CR_CBLK_Msk                  (0x4UL)                   /*!< CBLK (Bitfield-Mask: 0x01)                            */
#define CMP8_CR_CEN_Pos                   (0UL)                     /*!< CEN (Bit 0)                                           */
#define CMP8_CR_CEN_Msk                   (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* =========================================================  DEBR  ========================================================== */
#define CMP8_DEBR_DEB_Pos                 (0UL)                     /*!< DEB (Bit 0)                                           */
#define CMP8_DEBR_DEB_Msk                 (0xffUL)                  /*!< DEB (Bitfield-Mask: 0xff)                             */
/* ==========================================================  IER  ========================================================== */
#define CMP8_IER_FALIE_Pos                (1UL)                     /*!< FALIE (Bit 1)                                         */
#define CMP8_IER_FALIE_Msk                (0x2UL)                   /*!< FALIE (Bitfield-Mask: 0x01)                           */
#define CMP8_IER_RISIE_Pos                (0UL)                     /*!< RISIE (Bit 0)                                         */
#define CMP8_IER_RISIE_Msk                (0x1UL)                   /*!< RISIE (Bitfield-Mask: 0x01)                           */
/* ==========================================================  ISR  ========================================================== */
#define CMP8_ISR_OVAL_Pos                 (2UL)                     /*!< OVAL (Bit 2)                                          */
#define CMP8_ISR_OVAL_Msk                 (0x4UL)                   /*!< OVAL (Bitfield-Mask: 0x01)                            */
#define CMP8_ISR_FAL_Pos                  (1UL)                     /*!< FAL (Bit 1)                                           */
#define CMP8_ISR_FAL_Msk                  (0x2UL)                   /*!< FAL (Bitfield-Mask: 0x01)                             */
#define CMP8_ISR_RIS_Pos                  (0UL)                     /*!< RIS (Bit 0)                                           */
#define CMP8_ISR_RIS_Msk                  (0x1UL)                   /*!< RIS (Bitfield-Mask: 0x01)                             */


/* =========================================================================================================================== */
/* ================                                           CAN0                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define CAN0_CTRL_AFWL_Pos                (28UL)                    /*!< AFWL (Bit 28)                                         */
#define CAN0_CTRL_AFWL_Msk                (0xf0000000UL)            /*!< AFWL (Bitfield-Mask: 0x0f)                            */
#define CAN0_CTRL_EWL_Pos                 (24UL)                    /*!< EWL (Bit 24)                                          */
#define CAN0_CTRL_EWL_Msk                 (0xf000000UL)             /*!< EWL (Bitfield-Mask: 0x0f)                             */
#define CAN0_CTRL_EREL_Pos                (22UL)                    /*!< EREL (Bit 22)                                         */
#define CAN0_CTRL_EREL_Msk                (0x400000UL)              /*!< EREL (Bitfield-Mask: 0x01)                            */
#define CAN0_CTRL_SREL_Pos                (21UL)                    /*!< SREL (Bit 21)                                         */
#define CAN0_CTRL_SREL_Msk                (0x200000UL)              /*!< SREL (Bitfield-Mask: 0x01)                            */
#define CAN0_CTRL_RREL_Pos                (20UL)                    /*!< RREL (Bit 20)                                         */
#define CAN0_CTRL_RREL_Msk                (0x100000UL)              /*!< RREL (Bitfield-Mask: 0x01)                            */
#define CAN0_CTRL_FD_EN_Pos               (18UL)                    /*!< FD_EN (Bit 18)                                        */
#define CAN0_CTRL_FD_EN_Msk               (0x40000UL)               /*!< FD_EN (Bitfield-Mask: 0x01)                           */
#define CAN0_CTRL_FD_ISO_Pos              (17UL)                    /*!< FD_ISO (Bit 17)                                       */
#define CAN0_CTRL_FD_ISO_Msk              (0x20000UL)               /*!< FD_ISO (Bitfield-Mask: 0x01)                          */
#define CAN0_CTRL_TSNEXT_Pos              (16UL)                    /*!< TSNEXT (Bit 16)                                       */
#define CAN0_CTRL_TSNEXT_Msk              (0x10000UL)               /*!< TSNEXT (Bitfield-Mask: 0x01)                          */
#define CAN0_CTRL_PEDT_Pos                (15UL)                    /*!< PEDT (Bit 15)                                         */
#define CAN0_CTRL_PEDT_Msk                (0x8000UL)                /*!< PEDT (Bitfield-Mask: 0x01)                            */
#define CAN0_CTRL_MUXSEL_Pos              (13UL)                    /*!< MUXSEL (Bit 13)                                       */
#define CAN0_CTRL_MUXSEL_Msk              (0x2000UL)                /*!< MUXSEL (Bitfield-Mask: 0x01)                          */
#define CAN0_CTRL_TBSEL_Pos               (12UL)                    /*!< TBSEL (Bit 12)                                        */
#define CAN0_CTRL_TBSEL_Msk               (0x1000UL)                /*!< TBSEL (Bitfield-Mask: 0x01)                           */
#define CAN0_CTRL_LOM_Pos                 (11UL)                    /*!< LOM (Bit 11)                                          */
#define CAN0_CTRL_LOM_Msk                 (0x800UL)                 /*!< LOM (Bitfield-Mask: 0x01)                             */
#define CAN0_CTRL_TPE_Pos                 (9UL)                     /*!< TPE (Bit 9)                                           */
#define CAN0_CTRL_TPE_Msk                 (0x200UL)                 /*!< TPE (Bitfield-Mask: 0x01)                             */
#define CAN0_CTRL_TPA_Pos                 (8UL)                     /*!< TPA (Bit 8)                                           */
#define CAN0_CTRL_TPA_Msk                 (0x100UL)                 /*!< TPA (Bitfield-Mask: 0x01)                             */
#define CAN0_CTRL_TSONE_Pos               (7UL)                     /*!< TSONE (Bit 7)                                         */
#define CAN0_CTRL_TSONE_Msk               (0x80UL)                  /*!< TSONE (Bitfield-Mask: 0x01)                           */
#define CAN0_CTRL_TSALL_Pos               (6UL)                     /*!< TSALL (Bit 6)                                         */
#define CAN0_CTRL_TSALL_Msk               (0x40UL)                  /*!< TSALL (Bitfield-Mask: 0x01)                           */
#define CAN0_CTRL_TSA_Pos                 (5UL)                     /*!< TSA (Bit 5)                                           */
#define CAN0_CTRL_TSA_Msk                 (0x20UL)                  /*!< TSA (Bitfield-Mask: 0x01)                             */
#define CAN0_CTRL_RESET_Pos               (4UL)                     /*!< RESET (Bit 4)                                         */
#define CAN0_CTRL_RESET_Msk               (0x10UL)                  /*!< RESET (Bitfield-Mask: 0x01)                           */
#define CAN0_CTRL_LBME_Pos                (3UL)                     /*!< LBME (Bit 3)                                          */
#define CAN0_CTRL_LBME_Msk                (0x8UL)                   /*!< LBME (Bitfield-Mask: 0x01)                            */
#define CAN0_CTRL_LBMI_Pos                (2UL)                     /*!< LBMI (Bit 2)                                          */
#define CAN0_CTRL_LBMI_Msk                (0x4UL)                   /*!< LBMI (Bitfield-Mask: 0x01)                            */
#define CAN0_CTRL_TPSS_Pos                (1UL)                     /*!< TPSS (Bit 1)                                          */
#define CAN0_CTRL_TPSS_Msk                (0x2UL)                   /*!< TPSS (Bitfield-Mask: 0x01)                            */
#define CAN0_CTRL_TSSS_Pos                (0UL)                     /*!< TSSS (Bit 0)                                          */
#define CAN0_CTRL_TSSS_Msk                (0x1UL)                   /*!< TSSS (Bitfield-Mask: 0x01)                            */
/* ========================================================  STATUS  ========================================================= */
#define CAN0_STATUS_SAFWL_Pos             (28UL)                    /*!< SAFWL (Bit 28)                                        */
#define CAN0_STATUS_SAFWL_Msk             (0xf0000000UL)            /*!< SAFWL (Bitfield-Mask: 0x0f)                           */
#define CAN0_STATUS_EAFWL_Pos             (24UL)                    /*!< EAFWL (Bit 24)                                        */
#define CAN0_STATUS_EAFWL_Msk             (0xf000000UL)             /*!< EAFWL (Bitfield-Mask: 0x0f)                           */
#define CAN0_STATUS_AEWL_Pos              (20UL)                    /*!< AEWL (Bit 20)                                         */
#define CAN0_STATUS_AEWL_Msk              (0xf00000UL)              /*!< AEWL (Bitfield-Mask: 0x0f)                            */
#define CAN0_STATUS_ROV_Pos               (18UL)                    /*!< ROV (Bit 18)                                          */
#define CAN0_STATUS_ROV_Msk               (0x40000UL)               /*!< ROV (Bitfield-Mask: 0x01)                             */
#define CAN0_STATUS_RSTAT_Pos             (16UL)                    /*!< RSTAT (Bit 16)                                        */
#define CAN0_STATUS_RSTAT_Msk             (0x30000UL)               /*!< RSTAT (Bitfield-Mask: 0x03)                           */
#define CAN0_STATUS_SOV_Pos               (15UL)                    /*!< SOV (Bit 15)                                          */
#define CAN0_STATUS_SOV_Msk               (0x8000UL)                /*!< SOV (Bitfield-Mask: 0x01)                             */
#define CAN0_STATUS_SSTAT_Pos             (13UL)                    /*!< SSTAT (Bit 13)                                        */
#define CAN0_STATUS_SSTAT_Msk             (0x6000UL)                /*!< SSTAT (Bitfield-Mask: 0x03)                           */
#define CAN0_STATUS_TSSTAT_Pos            (8UL)                     /*!< TSSTAT (Bit 8)                                        */
#define CAN0_STATUS_TSSTAT_Msk            (0x1f00UL)                /*!< TSSTAT (Bitfield-Mask: 0x1f)                          */
#define CAN0_STATUS_EOV_Pos               (7UL)                     /*!< EOV (Bit 7)                                           */
#define CAN0_STATUS_EOV_Msk               (0x80UL)                  /*!< EOV (Bitfield-Mask: 0x01)                             */
#define CAN0_STATUS_ESTAT_Pos             (5UL)                     /*!< ESTAT (Bit 5)                                         */
#define CAN0_STATUS_ESTAT_Msk             (0x60UL)                  /*!< ESTAT (Bitfield-Mask: 0x03)                           */
#define CAN0_STATUS_RACTIVE_Pos           (2UL)                     /*!< RACTIVE (Bit 2)                                       */
#define CAN0_STATUS_RACTIVE_Msk           (0x4UL)                   /*!< RACTIVE (Bitfield-Mask: 0x01)                         */
#define CAN0_STATUS_TACTIVE_Pos           (1UL)                     /*!< TACTIVE (Bit 1)                                       */
#define CAN0_STATUS_TACTIVE_Msk           (0x2UL)                   /*!< TACTIVE (Bitfield-Mask: 0x01)                         */
#define CAN0_STATUS_BUSOFF_Pos            (0UL)                     /*!< BUSOFF (Bit 0)                                        */
#define CAN0_STATUS_BUSOFF_Msk            (0x1UL)                   /*!< BUSOFF (Bitfield-Mask: 0x01)                          */
/* ========================================================  INTREN  ========================================================= */
#define CAN0_INTREN_TEIE_Pos              (31UL)                    /*!< TEIE (Bit 31)                                         */
#define CAN0_INTREN_TEIE_Msk              (0x80000000UL)            /*!< TEIE (Bitfield-Mask: 0x01)                            */
#define CAN0_INTREN_TAEIE_Pos             (30UL)                    /*!< TAEIE (Bit 30)                                        */
#define CAN0_INTREN_TAEIE_Msk             (0x40000000UL)            /*!< TAEIE (Bitfield-Mask: 0x01)                           */
#define CAN0_INTREN_PMIE_Pos              (29UL)                    /*!< PMIE (Bit 29)                                         */
#define CAN0_INTREN_PMIE_Msk              (0x20000000UL)            /*!< PMIE (Bitfield-Mask: 0x01)                            */
#define CAN0_INTREN_TSCIE_Pos             (28UL)                    /*!< TSCIE (Bit 28)                                        */
#define CAN0_INTREN_TSCIE_Msk             (0x10000000UL)            /*!< TSCIE (Bitfield-Mask: 0x01)                           */
#define CAN0_INTREN_RTOIE_Pos             (27UL)                    /*!< RTOIE (Bit 27)                                        */
#define CAN0_INTREN_RTOIE_Msk             (0x8000000UL)             /*!< RTOIE (Bitfield-Mask: 0x01)                           */
#define CAN0_INTREN_STOIE_Pos             (26UL)                    /*!< STOIE (Bit 26)                                        */
#define CAN0_INTREN_STOIE_Msk             (0x4000000UL)             /*!< STOIE (Bitfield-Mask: 0x01)                           */
#define CAN0_INTREN_ETOIE_Pos             (25UL)                    /*!< ETOIE (Bit 25)                                        */
#define CAN0_INTREN_ETOIE_Msk             (0x2000000UL)             /*!< ETOIE (Bitfield-Mask: 0x01)                           */
#define CAN0_INTREN_CTOIE_Pos             (24UL)                    /*!< CTOIE (Bit 24)                                        */
#define CAN0_INTREN_CTOIE_Msk             (0x1000000UL)             /*!< CTOIE (Bitfield-Mask: 0x01)                           */
#define CAN0_INTREN_SOIE_Pos              (23UL)                    /*!< SOIE (Bit 23)                                         */
#define CAN0_INTREN_SOIE_Msk              (0x800000UL)              /*!< SOIE (Bitfield-Mask: 0x01)                            */
#define CAN0_INTREN_SFIE_Pos              (22UL)                    /*!< SFIE (Bit 22)                                         */
#define CAN0_INTREN_SFIE_Msk              (0x400000UL)              /*!< SFIE (Bitfield-Mask: 0x01)                            */
#define CAN0_INTREN_SAFIE_Pos             (21UL)                    /*!< SAFIE (Bit 21)                                        */
#define CAN0_INTREN_SAFIE_Msk             (0x200000UL)              /*!< SAFIE (Bitfield-Mask: 0x01)                           */
#define CAN0_INTREN_EOIE_Pos              (20UL)                    /*!< EOIE (Bit 20)                                         */
#define CAN0_INTREN_EOIE_Msk              (0x100000UL)              /*!< EOIE (Bitfield-Mask: 0x01)                            */
#define CAN0_INTREN_EFIE_Pos              (19UL)                    /*!< EFIE (Bit 19)                                         */
#define CAN0_INTREN_EFIE_Msk              (0x80000UL)               /*!< EFIE (Bitfield-Mask: 0x01)                            */
#define CAN0_INTREN_EAFIE_Pos             (18UL)                    /*!< EAFIE (Bit 18)                                        */
#define CAN0_INTREN_EAFIE_Msk             (0x40000UL)               /*!< EAFIE (Bitfield-Mask: 0x01)                           */
#define CAN0_INTREN_AIE_Pos               (17UL)                    /*!< AIE (Bit 17)                                          */
#define CAN0_INTREN_AIE_Msk               (0x20000UL)               /*!< AIE (Bitfield-Mask: 0x01)                             */
#define CAN0_INTREN_SRIE_Pos              (13UL)                    /*!< SRIE (Bit 13)                                         */
#define CAN0_INTREN_SRIE_Msk              (0x2000UL)                /*!< SRIE (Bitfield-Mask: 0x01)                            */
#define CAN0_INTREN_ERIE_Pos              (12UL)                    /*!< ERIE (Bit 12)                                         */
#define CAN0_INTREN_ERIE_Msk              (0x1000UL)                /*!< ERIE (Bitfield-Mask: 0x01)                            */
#define CAN0_INTREN_ECIE_Pos              (11UL)                    /*!< ECIE (Bit 11)                                         */
#define CAN0_INTREN_ECIE_Msk              (0x800UL)                 /*!< ECIE (Bitfield-Mask: 0x01)                            */
#define CAN0_INTREN_EPIE_Pos              (10UL)                    /*!< EPIE (Bit 10)                                         */
#define CAN0_INTREN_EPIE_Msk              (0x400UL)                 /*!< EPIE (Bitfield-Mask: 0x01)                            */
#define CAN0_INTREN_ALIE_Pos              (9UL)                     /*!< ALIE (Bit 9)                                          */
#define CAN0_INTREN_ALIE_Msk              (0x200UL)                 /*!< ALIE (Bitfield-Mask: 0x01)                            */
#define CAN0_INTREN_BEIE_Pos              (8UL)                     /*!< BEIE (Bit 8)                                          */
#define CAN0_INTREN_BEIE_Msk              (0x100UL)                 /*!< BEIE (Bitfield-Mask: 0x01)                            */
#define CAN0_INTREN_RIE_Pos               (7UL)                     /*!< RIE (Bit 7)                                           */
#define CAN0_INTREN_RIE_Msk               (0x80UL)                  /*!< RIE (Bitfield-Mask: 0x01)                             */
#define CAN0_INTREN_ROIE_Pos              (6UL)                     /*!< ROIE (Bit 6)                                          */
#define CAN0_INTREN_ROIE_Msk              (0x40UL)                  /*!< ROIE (Bitfield-Mask: 0x01)                            */
#define CAN0_INTREN_RFIE_Pos              (5UL)                     /*!< RFIE (Bit 5)                                          */
#define CAN0_INTREN_RFIE_Msk              (0x20UL)                  /*!< RFIE (Bitfield-Mask: 0x01)                            */
#define CAN0_INTREN_RAFIE_Pos             (4UL)                     /*!< RAFIE (Bit 4)                                         */
#define CAN0_INTREN_RAFIE_Msk             (0x10UL)                  /*!< RAFIE (Bitfield-Mask: 0x01)                           */
#define CAN0_INTREN_TPIE_Pos              (3UL)                     /*!< TPIE (Bit 3)                                          */
#define CAN0_INTREN_TPIE_Msk              (0x8UL)                   /*!< TPIE (Bitfield-Mask: 0x01)                            */
#define CAN0_INTREN_TSIE_Pos              (2UL)                     /*!< TSIE (Bit 2)                                          */
#define CAN0_INTREN_TSIE_Msk              (0x4UL)                   /*!< TSIE (Bitfield-Mask: 0x01)                            */
#define CAN0_INTREN_EIE_Pos               (1UL)                     /*!< EIE (Bit 1)                                           */
#define CAN0_INTREN_EIE_Msk               (0x2UL)                   /*!< EIE (Bitfield-Mask: 0x01)                             */
#define CAN0_INTREN_TSFF_Pos              (0UL)                     /*!< TSFF (Bit 0)                                          */
#define CAN0_INTREN_TSFF_Msk              (0x1UL)                   /*!< TSFF (Bitfield-Mask: 0x01)                            */
/* ========================================================  INTRST  ========================================================= */
#define CAN0_INTRST_TEIF_Pos              (31UL)                    /*!< TEIF (Bit 31)                                         */
#define CAN0_INTRST_TEIF_Msk              (0x80000000UL)            /*!< TEIF (Bitfield-Mask: 0x01)                            */
#define CAN0_INTRST_TAEIF_Pos             (30UL)                    /*!< TAEIF (Bit 30)                                        */
#define CAN0_INTRST_TAEIF_Msk             (0x40000000UL)            /*!< TAEIF (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRST_PMIF_Pos              (29UL)                    /*!< PMIF (Bit 29)                                         */
#define CAN0_INTRST_PMIF_Msk              (0x20000000UL)            /*!< PMIF (Bitfield-Mask: 0x01)                            */
#define CAN0_INTRST_TSCIF_Pos             (28UL)                    /*!< TSCIF (Bit 28)                                        */
#define CAN0_INTRST_TSCIF_Msk             (0x10000000UL)            /*!< TSCIF (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRST_RTOIF_Pos             (27UL)                    /*!< RTOIF (Bit 27)                                        */
#define CAN0_INTRST_RTOIF_Msk             (0x8000000UL)             /*!< RTOIF (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRST_STOIF_Pos             (26UL)                    /*!< STOIF (Bit 26)                                        */
#define CAN0_INTRST_STOIF_Msk             (0x4000000UL)             /*!< STOIF (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRST_ETOIF_Pos             (25UL)                    /*!< ETOIF (Bit 25)                                        */
#define CAN0_INTRST_ETOIF_Msk             (0x2000000UL)             /*!< ETOIF (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRST_CTOIF_Pos             (24UL)                    /*!< CTOIF (Bit 24)                                        */
#define CAN0_INTRST_CTOIF_Msk             (0x1000000UL)             /*!< CTOIF (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRST_SOIF_Pos              (23UL)                    /*!< SOIF (Bit 23)                                         */
#define CAN0_INTRST_SOIF_Msk              (0x800000UL)              /*!< SOIF (Bitfield-Mask: 0x01)                            */
#define CAN0_INTRST_SFIF_Pos              (22UL)                    /*!< SFIF (Bit 22)                                         */
#define CAN0_INTRST_SFIF_Msk              (0x400000UL)              /*!< SFIF (Bitfield-Mask: 0x01)                            */
#define CAN0_INTRST_SAFIF_Pos             (21UL)                    /*!< SAFIF (Bit 21)                                        */
#define CAN0_INTRST_SAFIF_Msk             (0x200000UL)              /*!< SAFIF (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRST_EOIF_Pos              (20UL)                    /*!< EOIF (Bit 20)                                         */
#define CAN0_INTRST_EOIF_Msk              (0x100000UL)              /*!< EOIF (Bitfield-Mask: 0x01)                            */
#define CAN0_INTRST_EFIF_Pos              (19UL)                    /*!< EFIF (Bit 19)                                         */
#define CAN0_INTRST_EFIF_Msk              (0x80000UL)               /*!< EFIF (Bitfield-Mask: 0x01)                            */
#define CAN0_INTRST_EAFIF_Pos             (18UL)                    /*!< EAFIF (Bit 18)                                        */
#define CAN0_INTRST_EAFIF_Msk             (0x40000UL)               /*!< EAFIF (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRST_EWARN_Pos             (17UL)                    /*!< EWARN (Bit 17)                                        */
#define CAN0_INTRST_EWARN_Msk             (0x20000UL)               /*!< EWARN (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRST_EPASS_Pos             (16UL)                    /*!< EPASS (Bit 16)                                        */
#define CAN0_INTRST_EPASS_Msk             (0x10000UL)               /*!< EPASS (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRST_SRIF_Pos              (13UL)                    /*!< SRIF (Bit 13)                                         */
#define CAN0_INTRST_SRIF_Msk              (0x2000UL)                /*!< SRIF (Bitfield-Mask: 0x01)                            */
#define CAN0_INTRST_ERIF_Pos              (12UL)                    /*!< ERIF (Bit 12)                                         */
#define CAN0_INTRST_ERIF_Msk              (0x1000UL)                /*!< ERIF (Bitfield-Mask: 0x01)                            */
#define CAN0_INTRST_ECIF_Pos              (11UL)                    /*!< ECIF (Bit 11)                                         */
#define CAN0_INTRST_ECIF_Msk              (0x800UL)                 /*!< ECIF (Bitfield-Mask: 0x01)                            */
#define CAN0_INTRST_EPIF_Pos              (10UL)                    /*!< EPIF (Bit 10)                                         */
#define CAN0_INTRST_EPIF_Msk              (0x400UL)                 /*!< EPIF (Bitfield-Mask: 0x01)                            */
#define CAN0_INTRST_ALIF_Pos              (9UL)                     /*!< ALIF (Bit 9)                                          */
#define CAN0_INTRST_ALIF_Msk              (0x200UL)                 /*!< ALIF (Bitfield-Mask: 0x01)                            */
#define CAN0_INTRST_BEIF_Pos              (8UL)                     /*!< BEIF (Bit 8)                                          */
#define CAN0_INTRST_BEIF_Msk              (0x100UL)                 /*!< BEIF (Bitfield-Mask: 0x01)                            */
#define CAN0_INTRST_RIF_Pos               (7UL)                     /*!< RIF (Bit 7)                                           */
#define CAN0_INTRST_RIF_Msk               (0x80UL)                  /*!< RIF (Bitfield-Mask: 0x01)                             */
#define CAN0_INTRST_ROIF_Pos              (6UL)                     /*!< ROIF (Bit 6)                                          */
#define CAN0_INTRST_ROIF_Msk              (0x40UL)                  /*!< ROIF (Bitfield-Mask: 0x01)                            */
#define CAN0_INTRST_RFIF_Pos              (5UL)                     /*!< RFIF (Bit 5)                                          */
#define CAN0_INTRST_RFIF_Msk              (0x20UL)                  /*!< RFIF (Bitfield-Mask: 0x01)                            */
#define CAN0_INTRST_RAFIF_Pos             (4UL)                     /*!< RAFIF (Bit 4)                                         */
#define CAN0_INTRST_RAFIF_Msk             (0x10UL)                  /*!< RAFIF (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRST_TPIF_Pos              (3UL)                     /*!< TPIF (Bit 3)                                          */
#define CAN0_INTRST_TPIF_Msk              (0x8UL)                   /*!< TPIF (Bitfield-Mask: 0x01)                            */
#define CAN0_INTRST_TSIF_Pos              (2UL)                     /*!< TSIF (Bit 2)                                          */
#define CAN0_INTRST_TSIF_Msk              (0x4UL)                   /*!< TSIF (Bitfield-Mask: 0x01)                            */
#define CAN0_INTRST_EIF_Pos               (1UL)                     /*!< EIF (Bit 1)                                           */
#define CAN0_INTRST_EIF_Msk               (0x2UL)                   /*!< EIF (Bitfield-Mask: 0x01)                             */
#define CAN0_INTRST_AIF_Pos               (0UL)                     /*!< AIF (Bit 0)                                           */
#define CAN0_INTRST_AIF_Msk               (0x1UL)                   /*!< AIF (Bitfield-Mask: 0x01)                             */
/* ========================================================  BITTIME  ======================================================== */
#define CAN0_BITTIME_F_SEG1_Pos           (20UL)                    /*!< F_SEG1 (Bit 20)                                       */
#define CAN0_BITTIME_F_SEG1_Msk           (0xf00000UL)              /*!< F_SEG1 (Bitfield-Mask: 0x0f)                          */
#define CAN0_BITTIME_S_SJW_Pos            (16UL)                    /*!< S_SJW (Bit 16)                                        */
#define CAN0_BITTIME_S_SJW_Msk            (0xf0000UL)               /*!< S_SJW (Bitfield-Mask: 0x0f)                           */
#define CAN0_BITTIME_F_SEG2_Pos           (13UL)                    /*!< F_SEG2 (Bit 13)                                       */
#define CAN0_BITTIME_F_SEG2_Msk           (0xe000UL)                /*!< F_SEG2 (Bitfield-Mask: 0x07)                          */
#define CAN0_BITTIME_S_SEG2_Pos           (8UL)                     /*!< S_SEG2 (Bit 8)                                        */
#define CAN0_BITTIME_S_SEG2_Msk           (0x1f00UL)                /*!< S_SEG2 (Bitfield-Mask: 0x1f)                          */
#define CAN0_BITTIME_F_SJW_Pos            (6UL)                     /*!< F_SJW (Bit 6)                                         */
#define CAN0_BITTIME_F_SJW_Msk            (0xc0UL)                  /*!< F_SJW (Bitfield-Mask: 0x03)                           */
#define CAN0_BITTIME_S_SEG1_Pos           (0UL)                     /*!< S_SEG1 (Bit 0)                                        */
#define CAN0_BITTIME_S_SEG1_Msk           (0x3fUL)                  /*!< S_SEG1 (Bitfield-Mask: 0x3f)                          */
/* =========================================================  PRESC  ========================================================= */
#define CAN0_PRESC_TDCEN_Pos              (23UL)                    /*!< TDCEN (Bit 23)                                        */
#define CAN0_PRESC_TDCEN_Msk              (0x800000UL)              /*!< TDCEN (Bitfield-Mask: 0x01)                           */
#define CAN0_PRESC_SSPOFF_Pos             (16UL)                    /*!< SSPOFF (Bit 16)                                       */
#define CAN0_PRESC_SSPOFF_Msk             (0x1f0000UL)              /*!< SSPOFF (Bitfield-Mask: 0x1f)                          */
#define CAN0_PRESC_F_PRESC_Pos            (8UL)                     /*!< F_PRESC (Bit 8)                                       */
#define CAN0_PRESC_F_PRESC_Msk            (0xff00UL)                /*!< F_PRESC (Bitfield-Mask: 0xff)                         */
#define CAN0_PRESC_S_PRESC_Pos            (0UL)                     /*!< S_PRESC (Bit 0)                                       */
#define CAN0_PRESC_S_PRESC_Msk            (0xffUL)                  /*!< S_PRESC (Bitfield-Mask: 0xff)                         */
/* =========================================================  ERRST  ========================================================= */
#define CAN0_ERRST_RECNT_Pos              (24UL)                    /*!< RECNT (Bit 24)                                        */
#define CAN0_ERRST_RECNT_Msk              (0xff000000UL)            /*!< RECNT (Bitfield-Mask: 0xff)                           */
#define CAN0_ERRST_TECNT_Pos              (16UL)                    /*!< TECNT (Bit 16)                                        */
#define CAN0_ERRST_TECNT_Msk              (0xff0000UL)              /*!< TECNT (Bitfield-Mask: 0xff)                           */
#define CAN0_ERRST_ECNT_Pos               (8UL)                     /*!< ECNT (Bit 8)                                          */
#define CAN0_ERRST_ECNT_Msk               (0xff00UL)                /*!< ECNT (Bitfield-Mask: 0xff)                            */
#define CAN0_ERRST_KOER_Pos               (5UL)                     /*!< KOER (Bit 5)                                          */
#define CAN0_ERRST_KOER_Msk               (0xe0UL)                  /*!< KOER (Bitfield-Mask: 0x07)                            */
#define CAN0_ERRST_ALC_Pos                (0UL)                     /*!< ALC (Bit 0)                                           */
#define CAN0_ERRST_ALC_Msk                (0x1fUL)                  /*!< ALC (Bitfield-Mask: 0x1f)                             */
/* =========================================================  PRTST  ========================================================= */
#define CAN0_PRTST_DKOER_Pos              (8UL)                     /*!< DKOER (Bit 8)                                         */
#define CAN0_PRTST_DKOER_Msk              (0x700UL)                 /*!< DKOER (Bitfield-Mask: 0x07)                           */
#define CAN0_PRTST_FDSTS_Pos              (4UL)                     /*!< FDSTS (Bit 4)                                         */
#define CAN0_PRTST_FDSTS_Msk              (0xf0UL)                  /*!< FDSTS (Bitfield-Mask: 0x0f)                           */
#define CAN0_PRTST_NDSTS_Pos              (2UL)                     /*!< NDSTS (Bit 2)                                         */
#define CAN0_PRTST_NDSTS_Msk              (0xcUL)                   /*!< NDSTS (Bitfield-Mask: 0x03)                           */
#define CAN0_PRTST_RBSTS_Pos              (0UL)                     /*!< RBSTS (Bit 0)                                         */
#define CAN0_PRTST_RBSTS_Msk              (0x3UL)                   /*!< RBSTS (Bitfield-Mask: 0x03)                           */
/* ========================================================  INTRLS  ========================================================= */
#define CAN0_INTRLS_TEILS_Pos             (31UL)                    /*!< TEILS (Bit 31)                                        */
#define CAN0_INTRLS_TEILS_Msk             (0x80000000UL)            /*!< TEILS (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRLS_TAEILS_Pos            (30UL)                    /*!< TAEILS (Bit 30)                                       */
#define CAN0_INTRLS_TAEILS_Msk            (0x40000000UL)            /*!< TAEILS (Bitfield-Mask: 0x01)                          */
#define CAN0_INTRLS_PMILS_Pos             (29UL)                    /*!< PMILS (Bit 29)                                        */
#define CAN0_INTRLS_PMILS_Msk             (0x20000000UL)            /*!< PMILS (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRLS_TSCILS_Pos            (28UL)                    /*!< TSCILS (Bit 28)                                       */
#define CAN0_INTRLS_TSCILS_Msk            (0x10000000UL)            /*!< TSCILS (Bitfield-Mask: 0x01)                          */
#define CAN0_INTRLS_RTOILS_Pos            (27UL)                    /*!< RTOILS (Bit 27)                                       */
#define CAN0_INTRLS_RTOILS_Msk            (0x8000000UL)             /*!< RTOILS (Bitfield-Mask: 0x01)                          */
#define CAN0_INTRLS_STOILS_Pos            (26UL)                    /*!< STOILS (Bit 26)                                       */
#define CAN0_INTRLS_STOILS_Msk            (0x4000000UL)             /*!< STOILS (Bitfield-Mask: 0x01)                          */
#define CAN0_INTRLS_ETOILS_Pos            (25UL)                    /*!< ETOILS (Bit 25)                                       */
#define CAN0_INTRLS_ETOILS_Msk            (0x2000000UL)             /*!< ETOILS (Bitfield-Mask: 0x01)                          */
#define CAN0_INTRLS_CTOILS_Pos            (24UL)                    /*!< CTOILS (Bit 24)                                       */
#define CAN0_INTRLS_CTOILS_Msk            (0x1000000UL)             /*!< CTOILS (Bitfield-Mask: 0x01)                          */
#define CAN0_INTRLS_SOILS_Pos             (23UL)                    /*!< SOILS (Bit 23)                                        */
#define CAN0_INTRLS_SOILS_Msk             (0x800000UL)              /*!< SOILS (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRLS_SFILS_Pos             (22UL)                    /*!< SFILS (Bit 22)                                        */
#define CAN0_INTRLS_SFILS_Msk             (0x400000UL)              /*!< SFILS (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRLS_SAFILS_Pos            (21UL)                    /*!< SAFILS (Bit 21)                                       */
#define CAN0_INTRLS_SAFILS_Msk            (0x200000UL)              /*!< SAFILS (Bitfield-Mask: 0x01)                          */
#define CAN0_INTRLS_EOILS_Pos             (20UL)                    /*!< EOILS (Bit 20)                                        */
#define CAN0_INTRLS_EOILS_Msk             (0x100000UL)              /*!< EOILS (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRLS_EFILS_Pos             (19UL)                    /*!< EFILS (Bit 19)                                        */
#define CAN0_INTRLS_EFILS_Msk             (0x80000UL)               /*!< EFILS (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRLS_EAFILS_Pos            (18UL)                    /*!< EAFILS (Bit 18)                                       */
#define CAN0_INTRLS_EAFILS_Msk            (0x40000UL)               /*!< EAFILS (Bitfield-Mask: 0x01)                          */
#define CAN0_INTRLS_SRILS_Pos             (13UL)                    /*!< SRILS (Bit 13)                                        */
#define CAN0_INTRLS_SRILS_Msk             (0x2000UL)                /*!< SRILS (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRLS_ERILS_Pos             (12UL)                    /*!< ERILS (Bit 12)                                        */
#define CAN0_INTRLS_ERILS_Msk             (0x1000UL)                /*!< ERILS (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRLS_ECILS_Pos             (11UL)                    /*!< ECILS (Bit 11)                                        */
#define CAN0_INTRLS_ECILS_Msk             (0x800UL)                 /*!< ECILS (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRLS_EPILS_Pos             (10UL)                    /*!< EPILS (Bit 10)                                        */
#define CAN0_INTRLS_EPILS_Msk             (0x400UL)                 /*!< EPILS (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRLS_ALILS_Pos             (9UL)                     /*!< ALILS (Bit 9)                                         */
#define CAN0_INTRLS_ALILS_Msk             (0x200UL)                 /*!< ALILS (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRLS_BEILS_Pos             (8UL)                     /*!< BEILS (Bit 8)                                         */
#define CAN0_INTRLS_BEILS_Msk             (0x100UL)                 /*!< BEILS (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRLS_RILS_Pos              (7UL)                     /*!< RILS (Bit 7)                                          */
#define CAN0_INTRLS_RILS_Msk              (0x80UL)                  /*!< RILS (Bitfield-Mask: 0x01)                            */
#define CAN0_INTRLS_ROILS_Pos             (6UL)                     /*!< ROILS (Bit 6)                                         */
#define CAN0_INTRLS_ROILS_Msk             (0x40UL)                  /*!< ROILS (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRLS_RFILS_Pos             (5UL)                     /*!< RFILS (Bit 5)                                         */
#define CAN0_INTRLS_RFILS_Msk             (0x20UL)                  /*!< RFILS (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRLS_RAFILS_Pos            (4UL)                     /*!< RAFILS (Bit 4)                                        */
#define CAN0_INTRLS_RAFILS_Msk            (0x10UL)                  /*!< RAFILS (Bitfield-Mask: 0x01)                          */
#define CAN0_INTRLS_TPILS_Pos             (3UL)                     /*!< TPILS (Bit 3)                                         */
#define CAN0_INTRLS_TPILS_Msk             (0x8UL)                   /*!< TPILS (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRLS_TSILS_Pos             (2UL)                     /*!< TSILS (Bit 2)                                         */
#define CAN0_INTRLS_TSILS_Msk             (0x4UL)                   /*!< TSILS (Bitfield-Mask: 0x01)                           */
#define CAN0_INTRLS_EILS_Pos              (1UL)                     /*!< EILS (Bit 1)                                          */
#define CAN0_INTRLS_EILS_Msk              (0x2UL)                   /*!< EILS (Bitfield-Mask: 0x01)                            */
#define CAN0_INTRLS_AILS_Pos              (0UL)                     /*!< AILS (Bit 0)                                          */
#define CAN0_INTRLS_AILS_Msk              (0x1UL)                   /*!< AILS (Bitfield-Mask: 0x01)                            */
/* =========================================================  GFCR  ========================================================== */
#define CAN0_GFCR_SRFR_Pos                (7UL)                     /*!< SRFR (Bit 7)                                          */
#define CAN0_GFCR_SRFR_Msk                (0x80UL)                  /*!< SRFR (Bitfield-Mask: 0x01)                            */
#define CAN0_GFCR_ERFR_Pos                (6UL)                     /*!< ERFR (Bit 6)                                          */
#define CAN0_GFCR_ERFR_Msk                (0x40UL)                  /*!< ERFR (Bitfield-Mask: 0x01)                            */
#define CAN0_GFCR_PRBM_Pos                (1UL)                     /*!< PRBM (Bit 1)                                          */
#define CAN0_GFCR_PRBM_Msk                (0x2UL)                   /*!< PRBM (Bitfield-Mask: 0x01)                            */
#define CAN0_GFCR_SRBM_Pos                (0UL)                     /*!< SRBM (Bit 0)                                          */
#define CAN0_GFCR_SRBM_Msk                (0x1UL)                   /*!< SRBM (Bitfield-Mask: 0x01)                            */
/* =========================================================  EMCR  ========================================================== */
#define CAN0_EMCR_EIDM_Pos                (0UL)                     /*!< EIDM (Bit 0)                                          */
#define CAN0_EMCR_EIDM_Msk                (0x1fffffffUL)            /*!< EIDM (Bitfield-Mask: 0x1fffffff)                      */
/* =========================================================  PMST  ========================================================== */
#define CAN0_PMST_PMAS_Pos                (4UL)                     /*!< PMAS (Bit 4)                                          */
#define CAN0_PMST_PMAS_Msk                (0xf0UL)                  /*!< PMAS (Bitfield-Mask: 0x0f)                            */
#define CAN0_PMST_PMBS_Pos                (1UL)                     /*!< PMBS (Bit 1)                                          */
#define CAN0_PMST_PMBS_Msk                (0x6UL)                   /*!< PMBS (Bitfield-Mask: 0x03)                            */
#define CAN0_PMST_PMIS_Pos                (0UL)                     /*!< PMIS (Bit 0)                                          */
#define CAN0_PMST_PMIS_Msk                (0x1UL)                   /*!< PMIS (Bitfield-Mask: 0x01)                            */
/* =========================================================  ACFEN  ========================================================= */
#define CAN0_ACFEN_AE15_Pos               (15UL)                    /*!< AE15 (Bit 15)                                         */
#define CAN0_ACFEN_AE15_Msk               (0x8000UL)                /*!< AE15 (Bitfield-Mask: 0x01)                            */
#define CAN0_ACFEN_AE14_Pos               (14UL)                    /*!< AE14 (Bit 14)                                         */
#define CAN0_ACFEN_AE14_Msk               (0x4000UL)                /*!< AE14 (Bitfield-Mask: 0x01)                            */
#define CAN0_ACFEN_AE13_Pos               (13UL)                    /*!< AE13 (Bit 13)                                         */
#define CAN0_ACFEN_AE13_Msk               (0x2000UL)                /*!< AE13 (Bitfield-Mask: 0x01)                            */
#define CAN0_ACFEN_AE12_Pos               (12UL)                    /*!< AE12 (Bit 12)                                         */
#define CAN0_ACFEN_AE12_Msk               (0x1000UL)                /*!< AE12 (Bitfield-Mask: 0x01)                            */
#define CAN0_ACFEN_AE11_Pos               (11UL)                    /*!< AE11 (Bit 11)                                         */
#define CAN0_ACFEN_AE11_Msk               (0x800UL)                 /*!< AE11 (Bitfield-Mask: 0x01)                            */
#define CAN0_ACFEN_AE10_Pos               (10UL)                    /*!< AE10 (Bit 10)                                         */
#define CAN0_ACFEN_AE10_Msk               (0x400UL)                 /*!< AE10 (Bitfield-Mask: 0x01)                            */
#define CAN0_ACFEN_AE9_Pos                (9UL)                     /*!< AE9 (Bit 9)                                           */
#define CAN0_ACFEN_AE9_Msk                (0x200UL)                 /*!< AE9 (Bitfield-Mask: 0x01)                             */
#define CAN0_ACFEN_AE8_Pos                (8UL)                     /*!< AE8 (Bit 8)                                           */
#define CAN0_ACFEN_AE8_Msk                (0x100UL)                 /*!< AE8 (Bitfield-Mask: 0x01)                             */
#define CAN0_ACFEN_AE7_Pos                (7UL)                     /*!< AE7 (Bit 7)                                           */
#define CAN0_ACFEN_AE7_Msk                (0x80UL)                  /*!< AE7 (Bitfield-Mask: 0x01)                             */
#define CAN0_ACFEN_AE6_Pos                (6UL)                     /*!< AE6 (Bit 6)                                           */
#define CAN0_ACFEN_AE6_Msk                (0x40UL)                  /*!< AE6 (Bitfield-Mask: 0x01)                             */
#define CAN0_ACFEN_AE5_Pos                (5UL)                     /*!< AE5 (Bit 5)                                           */
#define CAN0_ACFEN_AE5_Msk                (0x20UL)                  /*!< AE5 (Bitfield-Mask: 0x01)                             */
#define CAN0_ACFEN_AE4_Pos                (4UL)                     /*!< AE4 (Bit 4)                                           */
#define CAN0_ACFEN_AE4_Msk                (0x10UL)                  /*!< AE4 (Bitfield-Mask: 0x01)                             */
#define CAN0_ACFEN_AE3_Pos                (3UL)                     /*!< AE3 (Bit 3)                                           */
#define CAN0_ACFEN_AE3_Msk                (0x8UL)                   /*!< AE3 (Bitfield-Mask: 0x01)                             */
#define CAN0_ACFEN_AE2_Pos                (2UL)                     /*!< AE2 (Bit 2)                                           */
#define CAN0_ACFEN_AE2_Msk                (0x4UL)                   /*!< AE2 (Bitfield-Mask: 0x01)                             */
#define CAN0_ACFEN_AE1_Pos                (1UL)                     /*!< AE1 (Bit 1)                                           */
#define CAN0_ACFEN_AE1_Msk                (0x2UL)                   /*!< AE1 (Bitfield-Mask: 0x01)                             */
#define CAN0_ACFEN_AE0_Pos                (0UL)                     /*!< AE0 (Bit 0)                                           */
#define CAN0_ACFEN_AE0_Msk                (0x1UL)                   /*!< AE0 (Bitfield-Mask: 0x01)                             */
/* ========================================================  ACFCTRL  ======================================================== */
#define CAN0_ACFCTRL_SELMASK_Pos          (5UL)                     /*!< SELMASK (Bit 5)                                       */
#define CAN0_ACFCTRL_SELMASK_Msk          (0x20UL)                  /*!< SELMASK (Bitfield-Mask: 0x01)                         */
#define CAN0_ACFCTRL_ACFADR_Pos           (0UL)                     /*!< ACFADR (Bit 0)                                        */
#define CAN0_ACFCTRL_ACFADR_Msk           (0xfUL)                   /*!< ACFADR (Bitfield-Mask: 0x0f)                          */
/* ==========================================================  ACF  ========================================================== */
#define CAN0_ACF_AIDEE_Pos                (30UL)                    /*!< AIDEE (Bit 30)                                        */
#define CAN0_ACF_AIDEE_Msk                (0x40000000UL)            /*!< AIDEE (Bitfield-Mask: 0x01)                           */
#define CAN0_ACF_AIDE_Pos                 (29UL)                    /*!< AIDE (Bit 29)                                         */
#define CAN0_ACF_AIDE_Msk                 (0x20000000UL)            /*!< AIDE (Bitfield-Mask: 0x01)                            */
#define CAN0_ACF_ACF_X_Pos                (0UL)                     /*!< ACF_X (Bit 0)                                         */
#define CAN0_ACF_ACF_X_Msk                (0x1fffffffUL)            /*!< ACF_X (Bitfield-Mask: 0x1fffffff)                     */
/* =========================================================  ACFE  ========================================================== */
#define CAN0_ACFE_ACF_M_Pos               (4UL)                     /*!< ACF_M (Bit 4)                                         */
#define CAN0_ACFE_ACF_M_Msk               (0xf0UL)                  /*!< ACF_M (Bitfield-Mask: 0x0f)                           */
#define CAN0_ACFE_ACF_C_Pos               (0UL)                     /*!< ACF_C (Bit 0)                                         */
#define CAN0_ACFE_ACF_C_Msk               (0xfUL)                   /*!< ACF_C (Bitfield-Mask: 0x0f)                           */
/* ========================================================  RBUFID  ========================================================= */
#define CAN0_RBUFID_RXD_ID_Pos            (0UL)                     /*!< RXD_ID (Bit 0)                                        */
#define CAN0_RBUFID_RXD_ID_Msk            (0xffffffffUL)            /*!< RXD_ID (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  RBUFCR  ========================================================= */
#define CAN0_RBUFCR_RXD_ACF_Pos           (24UL)                    /*!< RXD_ACF (Bit 24)                                      */
#define CAN0_RBUFCR_RXD_ACF_Msk           (0xf000000UL)             /*!< RXD_ACF (Bitfield-Mask: 0x0f)                         */
#define CAN0_RBUFCR_RXD_TS_Pos            (8UL)                     /*!< RXD_TS (Bit 8)                                        */
#define CAN0_RBUFCR_RXD_TS_Msk            (0xffff00UL)              /*!< RXD_TS (Bitfield-Mask: 0xffff)                        */
#define CAN0_RBUFCR_RXD_CR_Pos            (4UL)                     /*!< RXD_CR (Bit 4)                                        */
#define CAN0_RBUFCR_RXD_CR_Msk            (0xf0UL)                  /*!< RXD_CR (Bitfield-Mask: 0x0f)                          */
#define CAN0_RBUFCR_RXD_DLC_Pos           (0UL)                     /*!< RXD_DLC (Bit 0)                                       */
#define CAN0_RBUFCR_RXD_DLC_Msk           (0xfUL)                   /*!< RXD_DLC (Bitfield-Mask: 0x0f)                         */
/* ========================================================  RBUFDT  ========================================================= */
#define CAN0_RBUFDT_RXD_BYTE3_Pos         (24UL)                    /*!< RXD_BYTE3 (Bit 24)                                    */
#define CAN0_RBUFDT_RXD_BYTE3_Msk         (0xff000000UL)            /*!< RXD_BYTE3 (Bitfield-Mask: 0xff)                       */
#define CAN0_RBUFDT_RXD_BYTE2_Pos         (16UL)                    /*!< RXD_BYTE2 (Bit 16)                                    */
#define CAN0_RBUFDT_RXD_BYTE2_Msk         (0xff0000UL)              /*!< RXD_BYTE2 (Bitfield-Mask: 0xff)                       */
#define CAN0_RBUFDT_RXD_BYTE1_Pos         (8UL)                     /*!< RXD_BYTE1 (Bit 8)                                     */
#define CAN0_RBUFDT_RXD_BYTE1_Msk         (0xff00UL)                /*!< RXD_BYTE1 (Bitfield-Mask: 0xff)                       */
#define CAN0_RBUFDT_RXD_BYTE0_Pos         (0UL)                     /*!< RXD_BYTE0 (Bit 0)                                     */
#define CAN0_RBUFDT_RXD_BYTE0_Msk         (0xffUL)                  /*!< RXD_BYTE0 (Bitfield-Mask: 0xff)                       */
/* ========================================================  TBUFID  ========================================================= */
#define CAN0_TBUFID_TXD_ID_Pos            (0UL)                     /*!< TXD_ID (Bit 0)                                        */
#define CAN0_TBUFID_TXD_ID_Msk            (0xffffffffUL)            /*!< TXD_ID (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  TBUFCR  ========================================================= */
#define CAN0_TBUFCR_TXD_ETB_Pos           (31UL)                    /*!< TXD_ETB (Bit 31)                                      */
#define CAN0_TBUFCR_TXD_ETB_Msk           (0x80000000UL)            /*!< TXD_ETB (Bitfield-Mask: 0x01)                         */
#define CAN0_TBUFCR_TXD_MM_Pos            (8UL)                     /*!< TXD_MM (Bit 8)                                        */
#define CAN0_TBUFCR_TXD_MM_Msk            (0xff00UL)                /*!< TXD_MM (Bitfield-Mask: 0xff)                          */
#define CAN0_TBUFCR_TXD_CR_Pos            (4UL)                     /*!< TXD_CR (Bit 4)                                        */
#define CAN0_TBUFCR_TXD_CR_Msk            (0xf0UL)                  /*!< TXD_CR (Bitfield-Mask: 0x0f)                          */
#define CAN0_TBUFCR_TXD_DLC_Pos           (0UL)                     /*!< TXD_DLC (Bit 0)                                       */
#define CAN0_TBUFCR_TXD_DLC_Msk           (0xfUL)                   /*!< TXD_DLC (Bitfield-Mask: 0x0f)                         */
/* ========================================================  TBUFDT  ========================================================= */
#define CAN0_TBUFDT_TXD_BYTE3_Pos         (24UL)                    /*!< TXD_BYTE3 (Bit 24)                                    */
#define CAN0_TBUFDT_TXD_BYTE3_Msk         (0xff000000UL)            /*!< TXD_BYTE3 (Bitfield-Mask: 0xff)                       */
#define CAN0_TBUFDT_TXD_BYTE2_Pos         (16UL)                    /*!< TXD_BYTE2 (Bit 16)                                    */
#define CAN0_TBUFDT_TXD_BYTE2_Msk         (0xff0000UL)              /*!< TXD_BYTE2 (Bitfield-Mask: 0xff)                       */
#define CAN0_TBUFDT_TXD_BYTE1_Pos         (8UL)                     /*!< TXD_BYTE1 (Bit 8)                                     */
#define CAN0_TBUFDT_TXD_BYTE1_Msk         (0xff00UL)                /*!< TXD_BYTE1 (Bitfield-Mask: 0xff)                       */
#define CAN0_TBUFDT_TXD_BYTE0_Pos         (0UL)                     /*!< TXD_BYTE0 (Bit 0)                                     */
#define CAN0_TBUFDT_TXD_BYTE0_Msk         (0xffUL)                  /*!< TXD_BYTE0 (Bitfield-Mask: 0xff)                       */
/* ========================================================  EBUFID  ========================================================= */
#define CAN0_EBUFID_TXD_ID_Pos            (0UL)                     /*!< TXD_ID (Bit 0)                                        */
#define CAN0_EBUFID_TXD_ID_Msk            (0xffffffffUL)            /*!< TXD_ID (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  EBUFDT  ========================================================= */
#define CAN0_EBUFDT_TXD_MM_Pos            (24UL)                    /*!< TXD_MM (Bit 24)                                       */
#define CAN0_EBUFDT_TXD_MM_Msk            (0xff000000UL)            /*!< TXD_MM (Bitfield-Mask: 0xff)                          */
#define CAN0_EBUFDT_TXD_TS_Pos            (8UL)                     /*!< TXD_TS (Bit 8)                                        */
#define CAN0_EBUFDT_TXD_TS_Msk            (0xffff00UL)              /*!< TXD_TS (Bitfield-Mask: 0xffff)                        */
#define CAN0_EBUFDT_TXD_CR_Pos            (4UL)                     /*!< TXD_CR (Bit 4)                                        */
#define CAN0_EBUFDT_TXD_CR_Msk            (0xf0UL)                  /*!< TXD_CR (Bitfield-Mask: 0x0f)                          */
#define CAN0_EBUFDT_TXD_DLC_Pos           (0UL)                     /*!< TXD_DLC (Bit 0)                                       */
#define CAN0_EBUFDT_TXD_DLC_Msk           (0xfUL)                   /*!< TXD_DLC (Bitfield-Mask: 0x0f)                         */
/* ========================================================  SBUFID  ========================================================= */
#define CAN0_SBUFID_RXD_ID_Pos            (0UL)                     /*!< RXD_ID (Bit 0)                                        */
#define CAN0_SBUFID_RXD_ID_Msk            (0xffffffffUL)            /*!< RXD_ID (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  SBUFCR  ========================================================= */
#define CAN0_SBUFCR_RXD_ACF_Pos           (24UL)                    /*!< RXD_ACF (Bit 24)                                      */
#define CAN0_SBUFCR_RXD_ACF_Msk           (0xf000000UL)             /*!< RXD_ACF (Bitfield-Mask: 0x0f)                         */
#define CAN0_SBUFCR_RXD_TS_Pos            (8UL)                     /*!< RXD_TS (Bit 8)                                        */
#define CAN0_SBUFCR_RXD_TS_Msk            (0xffff00UL)              /*!< RXD_TS (Bitfield-Mask: 0xffff)                        */
#define CAN0_SBUFCR_RXD_CR_Pos            (4UL)                     /*!< RXD_CR (Bit 4)                                        */
#define CAN0_SBUFCR_RXD_CR_Msk            (0xf0UL)                  /*!< RXD_CR (Bitfield-Mask: 0x0f)                          */
#define CAN0_SBUFCR_RXD_DLC_Pos           (0UL)                     /*!< RXD_DLC (Bit 0)                                       */
#define CAN0_SBUFCR_RXD_DLC_Msk           (0xfUL)                   /*!< RXD_DLC (Bitfield-Mask: 0x0f)                         */
/* ========================================================  SBUFDT  ========================================================= */
#define CAN0_SBUFDT_RXD_BYTE3_Pos         (24UL)                    /*!< RXD_BYTE3 (Bit 24)                                    */
#define CAN0_SBUFDT_RXD_BYTE3_Msk         (0xff000000UL)            /*!< RXD_BYTE3 (Bitfield-Mask: 0xff)                       */
#define CAN0_SBUFDT_RXD_BYTE2_Pos         (16UL)                    /*!< RXD_BYTE2 (Bit 16)                                    */
#define CAN0_SBUFDT_RXD_BYTE2_Msk         (0xff0000UL)              /*!< RXD_BYTE2 (Bitfield-Mask: 0xff)                       */
#define CAN0_SBUFDT_RXD_BYTE1_Pos         (8UL)                     /*!< RXD_BYTE1 (Bit 8)                                     */
#define CAN0_SBUFDT_RXD_BYTE1_Msk         (0xff00UL)                /*!< RXD_BYTE1 (Bitfield-Mask: 0xff)                       */
#define CAN0_SBUFDT_RXD_BYTE0_Pos         (0UL)                     /*!< RXD_BYTE0 (Bit 0)                                     */
#define CAN0_SBUFDT_RXD_BYTE0_Msk         (0xffUL)                  /*!< RXD_BYTE0 (Bitfield-Mask: 0xff)                       */
/* =========================================================  TSCR  ========================================================== */
#define CAN0_TSCR_TSP_Pos                 (20UL)                    /*!< TSP (Bit 20)                                          */
#define CAN0_TSCR_TSP_Msk                 (0xf00000UL)              /*!< TSP (Bitfield-Mask: 0x0f)                             */
#define CAN0_TSCR_TSS_Pos                 (16UL)                    /*!< TSS (Bit 16)                                          */
#define CAN0_TSCR_TSS_Msk                 (0xf0000UL)               /*!< TSS (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  TSC  ========================================================== */
#define CAN0_TSC_TSC_Pos                  (0UL)                     /*!< TSC (Bit 0)                                           */
#define CAN0_TSC_TSC_Msk                  (0xffffUL)                /*!< TSC (Bitfield-Mask: 0xffff)                           */
/* =========================================================  RTOP  ========================================================== */
#define CAN0_RTOP_RTOE_Pos                (24UL)                    /*!< RTOE (Bit 24)                                         */
#define CAN0_RTOP_RTOE_Msk                (0x1000000UL)             /*!< RTOE (Bitfield-Mask: 0x01)                            */
#define CAN0_RTOP_RTOP_Pos                (0UL)                     /*!< RTOP (Bit 0)                                          */
#define CAN0_RTOP_RTOP_Msk                (0xffffUL)                /*!< RTOP (Bitfield-Mask: 0xffff)                          */
/* =========================================================  RTOC  ========================================================== */
#define CAN0_RTOC_RTOC_Pos                (0UL)                     /*!< RTOC (Bit 0)                                          */
#define CAN0_RTOC_RTOC_Msk                (0xffffUL)                /*!< RTOC (Bitfield-Mask: 0xffff)                          */
/* =========================================================  STOP  ========================================================== */
#define CAN0_STOP_STOE_Pos                (24UL)                    /*!< STOE (Bit 24)                                         */
#define CAN0_STOP_STOE_Msk                (0x1000000UL)             /*!< STOE (Bitfield-Mask: 0x01)                            */
#define CAN0_STOP_STOP_Pos                (0UL)                     /*!< STOP (Bit 0)                                          */
#define CAN0_STOP_STOP_Msk                (0xffffUL)                /*!< STOP (Bitfield-Mask: 0xffff)                          */
/* =========================================================  STOC  ========================================================== */
#define CAN0_STOC_STOC_Pos                (0UL)                     /*!< STOC (Bit 0)                                          */
#define CAN0_STOC_STOC_Msk                (0xffffUL)                /*!< STOC (Bitfield-Mask: 0xffff)                          */
/* =========================================================  ETOP  ========================================================== */
#define CAN0_ETOP_ETOE_Pos                (24UL)                    /*!< ETOE (Bit 24)                                         */
#define CAN0_ETOP_ETOE_Msk                (0x1000000UL)             /*!< ETOE (Bitfield-Mask: 0x01)                            */
#define CAN0_ETOP_ETOP_Pos                (0UL)                     /*!< ETOP (Bit 0)                                          */
#define CAN0_ETOP_ETOP_Msk                (0xffffUL)                /*!< ETOP (Bitfield-Mask: 0xffff)                          */
/* =========================================================  ETOC  ========================================================== */
#define CAN0_ETOC_ETOC_Pos                (0UL)                     /*!< ETOC (Bit 0)                                          */
#define CAN0_ETOC_ETOC_Msk                (0xffffUL)                /*!< ETOC (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CTOP  ========================================================== */
#define CAN0_CTOP_CTOE_Pos                (24UL)                    /*!< CTOE (Bit 24)                                         */
#define CAN0_CTOP_CTOE_Msk                (0x1000000UL)             /*!< CTOE (Bitfield-Mask: 0x01)                            */
#define CAN0_CTOP_CTOP_Pos                (0UL)                     /*!< CTOP (Bit 0)                                          */
#define CAN0_CTOP_CTOP_Msk                (0xffffUL)                /*!< CTOP (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CTOC  ========================================================== */
#define CAN0_CTOC_CTOC_Pos                (0UL)                     /*!< CTOC (Bit 0)                                          */
#define CAN0_CTOC_CTOC_Msk                (0xffffUL)                /*!< CTOC (Bitfield-Mask: 0xffff)                          */


/* =========================================================================================================================== */
/* ================                                           CAN1                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define CAN1_CTRL_AFWL_Pos                (28UL)                    /*!< AFWL (Bit 28)                                         */
#define CAN1_CTRL_AFWL_Msk                (0xf0000000UL)            /*!< AFWL (Bitfield-Mask: 0x0f)                            */
#define CAN1_CTRL_EWL_Pos                 (24UL)                    /*!< EWL (Bit 24)                                          */
#define CAN1_CTRL_EWL_Msk                 (0xf000000UL)             /*!< EWL (Bitfield-Mask: 0x0f)                             */
#define CAN1_CTRL_EREL_Pos                (22UL)                    /*!< EREL (Bit 22)                                         */
#define CAN1_CTRL_EREL_Msk                (0x400000UL)              /*!< EREL (Bitfield-Mask: 0x01)                            */
#define CAN1_CTRL_SREL_Pos                (21UL)                    /*!< SREL (Bit 21)                                         */
#define CAN1_CTRL_SREL_Msk                (0x200000UL)              /*!< SREL (Bitfield-Mask: 0x01)                            */
#define CAN1_CTRL_RREL_Pos                (20UL)                    /*!< RREL (Bit 20)                                         */
#define CAN1_CTRL_RREL_Msk                (0x100000UL)              /*!< RREL (Bitfield-Mask: 0x01)                            */
#define CAN1_CTRL_FD_EN_Pos               (18UL)                    /*!< FD_EN (Bit 18)                                        */
#define CAN1_CTRL_FD_EN_Msk               (0x40000UL)               /*!< FD_EN (Bitfield-Mask: 0x01)                           */
#define CAN1_CTRL_FD_ISO_Pos              (17UL)                    /*!< FD_ISO (Bit 17)                                       */
#define CAN1_CTRL_FD_ISO_Msk              (0x20000UL)               /*!< FD_ISO (Bitfield-Mask: 0x01)                          */
#define CAN1_CTRL_TSNEXT_Pos              (16UL)                    /*!< TSNEXT (Bit 16)                                       */
#define CAN1_CTRL_TSNEXT_Msk              (0x10000UL)               /*!< TSNEXT (Bitfield-Mask: 0x01)                          */
#define CAN1_CTRL_PEDT_Pos                (15UL)                    /*!< PEDT (Bit 15)                                         */
#define CAN1_CTRL_PEDT_Msk                (0x8000UL)                /*!< PEDT (Bitfield-Mask: 0x01)                            */
#define CAN1_CTRL_MUXSEL_Pos              (13UL)                    /*!< MUXSEL (Bit 13)                                       */
#define CAN1_CTRL_MUXSEL_Msk              (0x2000UL)                /*!< MUXSEL (Bitfield-Mask: 0x01)                          */
#define CAN1_CTRL_TBSEL_Pos               (12UL)                    /*!< TBSEL (Bit 12)                                        */
#define CAN1_CTRL_TBSEL_Msk               (0x1000UL)                /*!< TBSEL (Bitfield-Mask: 0x01)                           */
#define CAN1_CTRL_LOM_Pos                 (11UL)                    /*!< LOM (Bit 11)                                          */
#define CAN1_CTRL_LOM_Msk                 (0x800UL)                 /*!< LOM (Bitfield-Mask: 0x01)                             */
#define CAN1_CTRL_TPE_Pos                 (9UL)                     /*!< TPE (Bit 9)                                           */
#define CAN1_CTRL_TPE_Msk                 (0x200UL)                 /*!< TPE (Bitfield-Mask: 0x01)                             */
#define CAN1_CTRL_TPA_Pos                 (8UL)                     /*!< TPA (Bit 8)                                           */
#define CAN1_CTRL_TPA_Msk                 (0x100UL)                 /*!< TPA (Bitfield-Mask: 0x01)                             */
#define CAN1_CTRL_TSONE_Pos               (7UL)                     /*!< TSONE (Bit 7)                                         */
#define CAN1_CTRL_TSONE_Msk               (0x80UL)                  /*!< TSONE (Bitfield-Mask: 0x01)                           */
#define CAN1_CTRL_TSALL_Pos               (6UL)                     /*!< TSALL (Bit 6)                                         */
#define CAN1_CTRL_TSALL_Msk               (0x40UL)                  /*!< TSALL (Bitfield-Mask: 0x01)                           */
#define CAN1_CTRL_TSA_Pos                 (5UL)                     /*!< TSA (Bit 5)                                           */
#define CAN1_CTRL_TSA_Msk                 (0x20UL)                  /*!< TSA (Bitfield-Mask: 0x01)                             */
#define CAN1_CTRL_RESET_Pos               (4UL)                     /*!< RESET (Bit 4)                                         */
#define CAN1_CTRL_RESET_Msk               (0x10UL)                  /*!< RESET (Bitfield-Mask: 0x01)                           */
#define CAN1_CTRL_LBME_Pos                (3UL)                     /*!< LBME (Bit 3)                                          */
#define CAN1_CTRL_LBME_Msk                (0x8UL)                   /*!< LBME (Bitfield-Mask: 0x01)                            */
#define CAN1_CTRL_LBMI_Pos                (2UL)                     /*!< LBMI (Bit 2)                                          */
#define CAN1_CTRL_LBMI_Msk                (0x4UL)                   /*!< LBMI (Bitfield-Mask: 0x01)                            */
#define CAN1_CTRL_TPSS_Pos                (1UL)                     /*!< TPSS (Bit 1)                                          */
#define CAN1_CTRL_TPSS_Msk                (0x2UL)                   /*!< TPSS (Bitfield-Mask: 0x01)                            */
#define CAN1_CTRL_TSSS_Pos                (0UL)                     /*!< TSSS (Bit 0)                                          */
#define CAN1_CTRL_TSSS_Msk                (0x1UL)                   /*!< TSSS (Bitfield-Mask: 0x01)                            */
/* ========================================================  STATUS  ========================================================= */
#define CAN1_STATUS_SAFWL_Pos             (28UL)                    /*!< SAFWL (Bit 28)                                        */
#define CAN1_STATUS_SAFWL_Msk             (0xf0000000UL)            /*!< SAFWL (Bitfield-Mask: 0x0f)                           */
#define CAN1_STATUS_EAFWL_Pos             (24UL)                    /*!< EAFWL (Bit 24)                                        */
#define CAN1_STATUS_EAFWL_Msk             (0xf000000UL)             /*!< EAFWL (Bitfield-Mask: 0x0f)                           */
#define CAN1_STATUS_AEWL_Pos              (20UL)                    /*!< AEWL (Bit 20)                                         */
#define CAN1_STATUS_AEWL_Msk              (0xf00000UL)              /*!< AEWL (Bitfield-Mask: 0x0f)                            */
#define CAN1_STATUS_ROV_Pos               (18UL)                    /*!< ROV (Bit 18)                                          */
#define CAN1_STATUS_ROV_Msk               (0x40000UL)               /*!< ROV (Bitfield-Mask: 0x01)                             */
#define CAN1_STATUS_RSTAT_Pos             (16UL)                    /*!< RSTAT (Bit 16)                                        */
#define CAN1_STATUS_RSTAT_Msk             (0x30000UL)               /*!< RSTAT (Bitfield-Mask: 0x03)                           */
#define CAN1_STATUS_SOV_Pos               (15UL)                    /*!< SOV (Bit 15)                                          */
#define CAN1_STATUS_SOV_Msk               (0x8000UL)                /*!< SOV (Bitfield-Mask: 0x01)                             */
#define CAN1_STATUS_SSTAT_Pos             (13UL)                    /*!< SSTAT (Bit 13)                                        */
#define CAN1_STATUS_SSTAT_Msk             (0x6000UL)                /*!< SSTAT (Bitfield-Mask: 0x03)                           */
#define CAN1_STATUS_TSSTAT_Pos            (8UL)                     /*!< TSSTAT (Bit 8)                                        */
#define CAN1_STATUS_TSSTAT_Msk            (0x1f00UL)                /*!< TSSTAT (Bitfield-Mask: 0x1f)                          */
#define CAN1_STATUS_EOV_Pos               (7UL)                     /*!< EOV (Bit 7)                                           */
#define CAN1_STATUS_EOV_Msk               (0x80UL)                  /*!< EOV (Bitfield-Mask: 0x01)                             */
#define CAN1_STATUS_ESTAT_Pos             (5UL)                     /*!< ESTAT (Bit 5)                                         */
#define CAN1_STATUS_ESTAT_Msk             (0x60UL)                  /*!< ESTAT (Bitfield-Mask: 0x03)                           */
#define CAN1_STATUS_RACTIVE_Pos           (2UL)                     /*!< RACTIVE (Bit 2)                                       */
#define CAN1_STATUS_RACTIVE_Msk           (0x4UL)                   /*!< RACTIVE (Bitfield-Mask: 0x01)                         */
#define CAN1_STATUS_TACTIVE_Pos           (1UL)                     /*!< TACTIVE (Bit 1)                                       */
#define CAN1_STATUS_TACTIVE_Msk           (0x2UL)                   /*!< TACTIVE (Bitfield-Mask: 0x01)                         */
#define CAN1_STATUS_BUSOFF_Pos            (0UL)                     /*!< BUSOFF (Bit 0)                                        */
#define CAN1_STATUS_BUSOFF_Msk            (0x1UL)                   /*!< BUSOFF (Bitfield-Mask: 0x01)                          */
/* ========================================================  INTREN  ========================================================= */
#define CAN1_INTREN_TEIE_Pos              (31UL)                    /*!< TEIE (Bit 31)                                         */
#define CAN1_INTREN_TEIE_Msk              (0x80000000UL)            /*!< TEIE (Bitfield-Mask: 0x01)                            */
#define CAN1_INTREN_TAEIE_Pos             (30UL)                    /*!< TAEIE (Bit 30)                                        */
#define CAN1_INTREN_TAEIE_Msk             (0x40000000UL)            /*!< TAEIE (Bitfield-Mask: 0x01)                           */
#define CAN1_INTREN_PMIE_Pos              (29UL)                    /*!< PMIE (Bit 29)                                         */
#define CAN1_INTREN_PMIE_Msk              (0x20000000UL)            /*!< PMIE (Bitfield-Mask: 0x01)                            */
#define CAN1_INTREN_TSCIE_Pos             (28UL)                    /*!< TSCIE (Bit 28)                                        */
#define CAN1_INTREN_TSCIE_Msk             (0x10000000UL)            /*!< TSCIE (Bitfield-Mask: 0x01)                           */
#define CAN1_INTREN_RTOIE_Pos             (27UL)                    /*!< RTOIE (Bit 27)                                        */
#define CAN1_INTREN_RTOIE_Msk             (0x8000000UL)             /*!< RTOIE (Bitfield-Mask: 0x01)                           */
#define CAN1_INTREN_STOIE_Pos             (26UL)                    /*!< STOIE (Bit 26)                                        */
#define CAN1_INTREN_STOIE_Msk             (0x4000000UL)             /*!< STOIE (Bitfield-Mask: 0x01)                           */
#define CAN1_INTREN_ETOIE_Pos             (25UL)                    /*!< ETOIE (Bit 25)                                        */
#define CAN1_INTREN_ETOIE_Msk             (0x2000000UL)             /*!< ETOIE (Bitfield-Mask: 0x01)                           */
#define CAN1_INTREN_CTOIE_Pos             (24UL)                    /*!< CTOIE (Bit 24)                                        */
#define CAN1_INTREN_CTOIE_Msk             (0x1000000UL)             /*!< CTOIE (Bitfield-Mask: 0x01)                           */
#define CAN1_INTREN_SOIE_Pos              (23UL)                    /*!< SOIE (Bit 23)                                         */
#define CAN1_INTREN_SOIE_Msk              (0x800000UL)              /*!< SOIE (Bitfield-Mask: 0x01)                            */
#define CAN1_INTREN_SFIE_Pos              (22UL)                    /*!< SFIE (Bit 22)                                         */
#define CAN1_INTREN_SFIE_Msk              (0x400000UL)              /*!< SFIE (Bitfield-Mask: 0x01)                            */
#define CAN1_INTREN_SAFIE_Pos             (21UL)                    /*!< SAFIE (Bit 21)                                        */
#define CAN1_INTREN_SAFIE_Msk             (0x200000UL)              /*!< SAFIE (Bitfield-Mask: 0x01)                           */
#define CAN1_INTREN_EOIE_Pos              (20UL)                    /*!< EOIE (Bit 20)                                         */
#define CAN1_INTREN_EOIE_Msk              (0x100000UL)              /*!< EOIE (Bitfield-Mask: 0x01)                            */
#define CAN1_INTREN_EFIE_Pos              (19UL)                    /*!< EFIE (Bit 19)                                         */
#define CAN1_INTREN_EFIE_Msk              (0x80000UL)               /*!< EFIE (Bitfield-Mask: 0x01)                            */
#define CAN1_INTREN_EAFIE_Pos             (18UL)                    /*!< EAFIE (Bit 18)                                        */
#define CAN1_INTREN_EAFIE_Msk             (0x40000UL)               /*!< EAFIE (Bitfield-Mask: 0x01)                           */
#define CAN1_INTREN_AIE_Pos               (17UL)                    /*!< AIE (Bit 17)                                          */
#define CAN1_INTREN_AIE_Msk               (0x20000UL)               /*!< AIE (Bitfield-Mask: 0x01)                             */
#define CAN1_INTREN_SRIE_Pos              (13UL)                    /*!< SRIE (Bit 13)                                         */
#define CAN1_INTREN_SRIE_Msk              (0x2000UL)                /*!< SRIE (Bitfield-Mask: 0x01)                            */
#define CAN1_INTREN_ERIE_Pos              (12UL)                    /*!< ERIE (Bit 12)                                         */
#define CAN1_INTREN_ERIE_Msk              (0x1000UL)                /*!< ERIE (Bitfield-Mask: 0x01)                            */
#define CAN1_INTREN_ECIE_Pos              (11UL)                    /*!< ECIE (Bit 11)                                         */
#define CAN1_INTREN_ECIE_Msk              (0x800UL)                 /*!< ECIE (Bitfield-Mask: 0x01)                            */
#define CAN1_INTREN_EPIE_Pos              (10UL)                    /*!< EPIE (Bit 10)                                         */
#define CAN1_INTREN_EPIE_Msk              (0x400UL)                 /*!< EPIE (Bitfield-Mask: 0x01)                            */
#define CAN1_INTREN_ALIE_Pos              (9UL)                     /*!< ALIE (Bit 9)                                          */
#define CAN1_INTREN_ALIE_Msk              (0x200UL)                 /*!< ALIE (Bitfield-Mask: 0x01)                            */
#define CAN1_INTREN_BEIE_Pos              (8UL)                     /*!< BEIE (Bit 8)                                          */
#define CAN1_INTREN_BEIE_Msk              (0x100UL)                 /*!< BEIE (Bitfield-Mask: 0x01)                            */
#define CAN1_INTREN_RIE_Pos               (7UL)                     /*!< RIE (Bit 7)                                           */
#define CAN1_INTREN_RIE_Msk               (0x80UL)                  /*!< RIE (Bitfield-Mask: 0x01)                             */
#define CAN1_INTREN_ROIE_Pos              (6UL)                     /*!< ROIE (Bit 6)                                          */
#define CAN1_INTREN_ROIE_Msk              (0x40UL)                  /*!< ROIE (Bitfield-Mask: 0x01)                            */
#define CAN1_INTREN_RFIE_Pos              (5UL)                     /*!< RFIE (Bit 5)                                          */
#define CAN1_INTREN_RFIE_Msk              (0x20UL)                  /*!< RFIE (Bitfield-Mask: 0x01)                            */
#define CAN1_INTREN_RAFIE_Pos             (4UL)                     /*!< RAFIE (Bit 4)                                         */
#define CAN1_INTREN_RAFIE_Msk             (0x10UL)                  /*!< RAFIE (Bitfield-Mask: 0x01)                           */
#define CAN1_INTREN_TPIE_Pos              (3UL)                     /*!< TPIE (Bit 3)                                          */
#define CAN1_INTREN_TPIE_Msk              (0x8UL)                   /*!< TPIE (Bitfield-Mask: 0x01)                            */
#define CAN1_INTREN_TSIE_Pos              (2UL)                     /*!< TSIE (Bit 2)                                          */
#define CAN1_INTREN_TSIE_Msk              (0x4UL)                   /*!< TSIE (Bitfield-Mask: 0x01)                            */
#define CAN1_INTREN_EIE_Pos               (1UL)                     /*!< EIE (Bit 1)                                           */
#define CAN1_INTREN_EIE_Msk               (0x2UL)                   /*!< EIE (Bitfield-Mask: 0x01)                             */
#define CAN1_INTREN_TSFF_Pos              (0UL)                     /*!< TSFF (Bit 0)                                          */
#define CAN1_INTREN_TSFF_Msk              (0x1UL)                   /*!< TSFF (Bitfield-Mask: 0x01)                            */
/* ========================================================  INTRST  ========================================================= */
#define CAN1_INTRST_TEIF_Pos              (31UL)                    /*!< TEIF (Bit 31)                                         */
#define CAN1_INTRST_TEIF_Msk              (0x80000000UL)            /*!< TEIF (Bitfield-Mask: 0x01)                            */
#define CAN1_INTRST_TAEIF_Pos             (30UL)                    /*!< TAEIF (Bit 30)                                        */
#define CAN1_INTRST_TAEIF_Msk             (0x40000000UL)            /*!< TAEIF (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRST_PMIF_Pos              (29UL)                    /*!< PMIF (Bit 29)                                         */
#define CAN1_INTRST_PMIF_Msk              (0x20000000UL)            /*!< PMIF (Bitfield-Mask: 0x01)                            */
#define CAN1_INTRST_TSCIF_Pos             (28UL)                    /*!< TSCIF (Bit 28)                                        */
#define CAN1_INTRST_TSCIF_Msk             (0x10000000UL)            /*!< TSCIF (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRST_RTOIF_Pos             (27UL)                    /*!< RTOIF (Bit 27)                                        */
#define CAN1_INTRST_RTOIF_Msk             (0x8000000UL)             /*!< RTOIF (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRST_STOIF_Pos             (26UL)                    /*!< STOIF (Bit 26)                                        */
#define CAN1_INTRST_STOIF_Msk             (0x4000000UL)             /*!< STOIF (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRST_ETOIF_Pos             (25UL)                    /*!< ETOIF (Bit 25)                                        */
#define CAN1_INTRST_ETOIF_Msk             (0x2000000UL)             /*!< ETOIF (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRST_CTOIF_Pos             (24UL)                    /*!< CTOIF (Bit 24)                                        */
#define CAN1_INTRST_CTOIF_Msk             (0x1000000UL)             /*!< CTOIF (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRST_SOIF_Pos              (23UL)                    /*!< SOIF (Bit 23)                                         */
#define CAN1_INTRST_SOIF_Msk              (0x800000UL)              /*!< SOIF (Bitfield-Mask: 0x01)                            */
#define CAN1_INTRST_SFIF_Pos              (22UL)                    /*!< SFIF (Bit 22)                                         */
#define CAN1_INTRST_SFIF_Msk              (0x400000UL)              /*!< SFIF (Bitfield-Mask: 0x01)                            */
#define CAN1_INTRST_SAFIF_Pos             (21UL)                    /*!< SAFIF (Bit 21)                                        */
#define CAN1_INTRST_SAFIF_Msk             (0x200000UL)              /*!< SAFIF (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRST_EOIF_Pos              (20UL)                    /*!< EOIF (Bit 20)                                         */
#define CAN1_INTRST_EOIF_Msk              (0x100000UL)              /*!< EOIF (Bitfield-Mask: 0x01)                            */
#define CAN1_INTRST_EFIF_Pos              (19UL)                    /*!< EFIF (Bit 19)                                         */
#define CAN1_INTRST_EFIF_Msk              (0x80000UL)               /*!< EFIF (Bitfield-Mask: 0x01)                            */
#define CAN1_INTRST_EAFIF_Pos             (18UL)                    /*!< EAFIF (Bit 18)                                        */
#define CAN1_INTRST_EAFIF_Msk             (0x40000UL)               /*!< EAFIF (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRST_EWARN_Pos             (17UL)                    /*!< EWARN (Bit 17)                                        */
#define CAN1_INTRST_EWARN_Msk             (0x20000UL)               /*!< EWARN (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRST_EPASS_Pos             (16UL)                    /*!< EPASS (Bit 16)                                        */
#define CAN1_INTRST_EPASS_Msk             (0x10000UL)               /*!< EPASS (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRST_SRIF_Pos              (13UL)                    /*!< SRIF (Bit 13)                                         */
#define CAN1_INTRST_SRIF_Msk              (0x2000UL)                /*!< SRIF (Bitfield-Mask: 0x01)                            */
#define CAN1_INTRST_ERIF_Pos              (12UL)                    /*!< ERIF (Bit 12)                                         */
#define CAN1_INTRST_ERIF_Msk              (0x1000UL)                /*!< ERIF (Bitfield-Mask: 0x01)                            */
#define CAN1_INTRST_ECIF_Pos              (11UL)                    /*!< ECIF (Bit 11)                                         */
#define CAN1_INTRST_ECIF_Msk              (0x800UL)                 /*!< ECIF (Bitfield-Mask: 0x01)                            */
#define CAN1_INTRST_EPIF_Pos              (10UL)                    /*!< EPIF (Bit 10)                                         */
#define CAN1_INTRST_EPIF_Msk              (0x400UL)                 /*!< EPIF (Bitfield-Mask: 0x01)                            */
#define CAN1_INTRST_ALIF_Pos              (9UL)                     /*!< ALIF (Bit 9)                                          */
#define CAN1_INTRST_ALIF_Msk              (0x200UL)                 /*!< ALIF (Bitfield-Mask: 0x01)                            */
#define CAN1_INTRST_BEIF_Pos              (8UL)                     /*!< BEIF (Bit 8)                                          */
#define CAN1_INTRST_BEIF_Msk              (0x100UL)                 /*!< BEIF (Bitfield-Mask: 0x01)                            */
#define CAN1_INTRST_RIF_Pos               (7UL)                     /*!< RIF (Bit 7)                                           */
#define CAN1_INTRST_RIF_Msk               (0x80UL)                  /*!< RIF (Bitfield-Mask: 0x01)                             */
#define CAN1_INTRST_ROIF_Pos              (6UL)                     /*!< ROIF (Bit 6)                                          */
#define CAN1_INTRST_ROIF_Msk              (0x40UL)                  /*!< ROIF (Bitfield-Mask: 0x01)                            */
#define CAN1_INTRST_RFIF_Pos              (5UL)                     /*!< RFIF (Bit 5)                                          */
#define CAN1_INTRST_RFIF_Msk              (0x20UL)                  /*!< RFIF (Bitfield-Mask: 0x01)                            */
#define CAN1_INTRST_RAFIF_Pos             (4UL)                     /*!< RAFIF (Bit 4)                                         */
#define CAN1_INTRST_RAFIF_Msk             (0x10UL)                  /*!< RAFIF (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRST_TPIF_Pos              (3UL)                     /*!< TPIF (Bit 3)                                          */
#define CAN1_INTRST_TPIF_Msk              (0x8UL)                   /*!< TPIF (Bitfield-Mask: 0x01)                            */
#define CAN1_INTRST_TSIF_Pos              (2UL)                     /*!< TSIF (Bit 2)                                          */
#define CAN1_INTRST_TSIF_Msk              (0x4UL)                   /*!< TSIF (Bitfield-Mask: 0x01)                            */
#define CAN1_INTRST_EIF_Pos               (1UL)                     /*!< EIF (Bit 1)                                           */
#define CAN1_INTRST_EIF_Msk               (0x2UL)                   /*!< EIF (Bitfield-Mask: 0x01)                             */
#define CAN1_INTRST_AIF_Pos               (0UL)                     /*!< AIF (Bit 0)                                           */
#define CAN1_INTRST_AIF_Msk               (0x1UL)                   /*!< AIF (Bitfield-Mask: 0x01)                             */
/* ========================================================  BITTIME  ======================================================== */
#define CAN1_BITTIME_F_SEG1_Pos           (20UL)                    /*!< F_SEG1 (Bit 20)                                       */
#define CAN1_BITTIME_F_SEG1_Msk           (0xf00000UL)              /*!< F_SEG1 (Bitfield-Mask: 0x0f)                          */
#define CAN1_BITTIME_S_SJW_Pos            (16UL)                    /*!< S_SJW (Bit 16)                                        */
#define CAN1_BITTIME_S_SJW_Msk            (0xf0000UL)               /*!< S_SJW (Bitfield-Mask: 0x0f)                           */
#define CAN1_BITTIME_F_SEG2_Pos           (13UL)                    /*!< F_SEG2 (Bit 13)                                       */
#define CAN1_BITTIME_F_SEG2_Msk           (0xe000UL)                /*!< F_SEG2 (Bitfield-Mask: 0x07)                          */
#define CAN1_BITTIME_S_SEG2_Pos           (8UL)                     /*!< S_SEG2 (Bit 8)                                        */
#define CAN1_BITTIME_S_SEG2_Msk           (0x1f00UL)                /*!< S_SEG2 (Bitfield-Mask: 0x1f)                          */
#define CAN1_BITTIME_F_SJW_Pos            (6UL)                     /*!< F_SJW (Bit 6)                                         */
#define CAN1_BITTIME_F_SJW_Msk            (0xc0UL)                  /*!< F_SJW (Bitfield-Mask: 0x03)                           */
#define CAN1_BITTIME_S_SEG1_Pos           (0UL)                     /*!< S_SEG1 (Bit 0)                                        */
#define CAN1_BITTIME_S_SEG1_Msk           (0x3fUL)                  /*!< S_SEG1 (Bitfield-Mask: 0x3f)                          */
/* =========================================================  PRESC  ========================================================= */
#define CAN1_PRESC_TDCEN_Pos              (23UL)                    /*!< TDCEN (Bit 23)                                        */
#define CAN1_PRESC_TDCEN_Msk              (0x800000UL)              /*!< TDCEN (Bitfield-Mask: 0x01)                           */
#define CAN1_PRESC_SSPOFF_Pos             (16UL)                    /*!< SSPOFF (Bit 16)                                       */
#define CAN1_PRESC_SSPOFF_Msk             (0x1f0000UL)              /*!< SSPOFF (Bitfield-Mask: 0x1f)                          */
#define CAN1_PRESC_F_PRESC_Pos            (8UL)                     /*!< F_PRESC (Bit 8)                                       */
#define CAN1_PRESC_F_PRESC_Msk            (0xff00UL)                /*!< F_PRESC (Bitfield-Mask: 0xff)                         */
#define CAN1_PRESC_S_PRESC_Pos            (0UL)                     /*!< S_PRESC (Bit 0)                                       */
#define CAN1_PRESC_S_PRESC_Msk            (0xffUL)                  /*!< S_PRESC (Bitfield-Mask: 0xff)                         */
/* =========================================================  ERRST  ========================================================= */
#define CAN1_ERRST_RECNT_Pos              (24UL)                    /*!< RECNT (Bit 24)                                        */
#define CAN1_ERRST_RECNT_Msk              (0xff000000UL)            /*!< RECNT (Bitfield-Mask: 0xff)                           */
#define CAN1_ERRST_TECNT_Pos              (16UL)                    /*!< TECNT (Bit 16)                                        */
#define CAN1_ERRST_TECNT_Msk              (0xff0000UL)              /*!< TECNT (Bitfield-Mask: 0xff)                           */
#define CAN1_ERRST_ECNT_Pos               (8UL)                     /*!< ECNT (Bit 8)                                          */
#define CAN1_ERRST_ECNT_Msk               (0xff00UL)                /*!< ECNT (Bitfield-Mask: 0xff)                            */
#define CAN1_ERRST_KOER_Pos               (5UL)                     /*!< KOER (Bit 5)                                          */
#define CAN1_ERRST_KOER_Msk               (0xe0UL)                  /*!< KOER (Bitfield-Mask: 0x07)                            */
#define CAN1_ERRST_ALC_Pos                (0UL)                     /*!< ALC (Bit 0)                                           */
#define CAN1_ERRST_ALC_Msk                (0x1fUL)                  /*!< ALC (Bitfield-Mask: 0x1f)                             */
/* =========================================================  PRTST  ========================================================= */
#define CAN1_PRTST_DKOER_Pos              (8UL)                     /*!< DKOER (Bit 8)                                         */
#define CAN1_PRTST_DKOER_Msk              (0x700UL)                 /*!< DKOER (Bitfield-Mask: 0x07)                           */
#define CAN1_PRTST_FDSTS_Pos              (4UL)                     /*!< FDSTS (Bit 4)                                         */
#define CAN1_PRTST_FDSTS_Msk              (0xf0UL)                  /*!< FDSTS (Bitfield-Mask: 0x0f)                           */
#define CAN1_PRTST_NDSTS_Pos              (2UL)                     /*!< NDSTS (Bit 2)                                         */
#define CAN1_PRTST_NDSTS_Msk              (0xcUL)                   /*!< NDSTS (Bitfield-Mask: 0x03)                           */
#define CAN1_PRTST_RBSTS_Pos              (0UL)                     /*!< RBSTS (Bit 0)                                         */
#define CAN1_PRTST_RBSTS_Msk              (0x3UL)                   /*!< RBSTS (Bitfield-Mask: 0x03)                           */
/* ========================================================  INTRLS  ========================================================= */
#define CAN1_INTRLS_TEILS_Pos             (31UL)                    /*!< TEILS (Bit 31)                                        */
#define CAN1_INTRLS_TEILS_Msk             (0x80000000UL)            /*!< TEILS (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRLS_TAEILS_Pos            (30UL)                    /*!< TAEILS (Bit 30)                                       */
#define CAN1_INTRLS_TAEILS_Msk            (0x40000000UL)            /*!< TAEILS (Bitfield-Mask: 0x01)                          */
#define CAN1_INTRLS_PMILS_Pos             (29UL)                    /*!< PMILS (Bit 29)                                        */
#define CAN1_INTRLS_PMILS_Msk             (0x20000000UL)            /*!< PMILS (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRLS_TSCILS_Pos            (28UL)                    /*!< TSCILS (Bit 28)                                       */
#define CAN1_INTRLS_TSCILS_Msk            (0x10000000UL)            /*!< TSCILS (Bitfield-Mask: 0x01)                          */
#define CAN1_INTRLS_RTOILS_Pos            (27UL)                    /*!< RTOILS (Bit 27)                                       */
#define CAN1_INTRLS_RTOILS_Msk            (0x8000000UL)             /*!< RTOILS (Bitfield-Mask: 0x01)                          */
#define CAN1_INTRLS_STOILS_Pos            (26UL)                    /*!< STOILS (Bit 26)                                       */
#define CAN1_INTRLS_STOILS_Msk            (0x4000000UL)             /*!< STOILS (Bitfield-Mask: 0x01)                          */
#define CAN1_INTRLS_ETOILS_Pos            (25UL)                    /*!< ETOILS (Bit 25)                                       */
#define CAN1_INTRLS_ETOILS_Msk            (0x2000000UL)             /*!< ETOILS (Bitfield-Mask: 0x01)                          */
#define CAN1_INTRLS_CTOILS_Pos            (24UL)                    /*!< CTOILS (Bit 24)                                       */
#define CAN1_INTRLS_CTOILS_Msk            (0x1000000UL)             /*!< CTOILS (Bitfield-Mask: 0x01)                          */
#define CAN1_INTRLS_SOILS_Pos             (23UL)                    /*!< SOILS (Bit 23)                                        */
#define CAN1_INTRLS_SOILS_Msk             (0x800000UL)              /*!< SOILS (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRLS_SFILS_Pos             (22UL)                    /*!< SFILS (Bit 22)                                        */
#define CAN1_INTRLS_SFILS_Msk             (0x400000UL)              /*!< SFILS (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRLS_SAFILS_Pos            (21UL)                    /*!< SAFILS (Bit 21)                                       */
#define CAN1_INTRLS_SAFILS_Msk            (0x200000UL)              /*!< SAFILS (Bitfield-Mask: 0x01)                          */
#define CAN1_INTRLS_EOILS_Pos             (20UL)                    /*!< EOILS (Bit 20)                                        */
#define CAN1_INTRLS_EOILS_Msk             (0x100000UL)              /*!< EOILS (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRLS_EFILS_Pos             (19UL)                    /*!< EFILS (Bit 19)                                        */
#define CAN1_INTRLS_EFILS_Msk             (0x80000UL)               /*!< EFILS (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRLS_EAFILS_Pos            (18UL)                    /*!< EAFILS (Bit 18)                                       */
#define CAN1_INTRLS_EAFILS_Msk            (0x40000UL)               /*!< EAFILS (Bitfield-Mask: 0x01)                          */
#define CAN1_INTRLS_SRILS_Pos             (13UL)                    /*!< SRILS (Bit 13)                                        */
#define CAN1_INTRLS_SRILS_Msk             (0x2000UL)                /*!< SRILS (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRLS_ERILS_Pos             (12UL)                    /*!< ERILS (Bit 12)                                        */
#define CAN1_INTRLS_ERILS_Msk             (0x1000UL)                /*!< ERILS (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRLS_ECILS_Pos             (11UL)                    /*!< ECILS (Bit 11)                                        */
#define CAN1_INTRLS_ECILS_Msk             (0x800UL)                 /*!< ECILS (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRLS_EPILS_Pos             (10UL)                    /*!< EPILS (Bit 10)                                        */
#define CAN1_INTRLS_EPILS_Msk             (0x400UL)                 /*!< EPILS (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRLS_ALILS_Pos             (9UL)                     /*!< ALILS (Bit 9)                                         */
#define CAN1_INTRLS_ALILS_Msk             (0x200UL)                 /*!< ALILS (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRLS_BEILS_Pos             (8UL)                     /*!< BEILS (Bit 8)                                         */
#define CAN1_INTRLS_BEILS_Msk             (0x100UL)                 /*!< BEILS (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRLS_RILS_Pos              (7UL)                     /*!< RILS (Bit 7)                                          */
#define CAN1_INTRLS_RILS_Msk              (0x80UL)                  /*!< RILS (Bitfield-Mask: 0x01)                            */
#define CAN1_INTRLS_ROILS_Pos             (6UL)                     /*!< ROILS (Bit 6)                                         */
#define CAN1_INTRLS_ROILS_Msk             (0x40UL)                  /*!< ROILS (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRLS_RFILS_Pos             (5UL)                     /*!< RFILS (Bit 5)                                         */
#define CAN1_INTRLS_RFILS_Msk             (0x20UL)                  /*!< RFILS (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRLS_RAFILS_Pos            (4UL)                     /*!< RAFILS (Bit 4)                                        */
#define CAN1_INTRLS_RAFILS_Msk            (0x10UL)                  /*!< RAFILS (Bitfield-Mask: 0x01)                          */
#define CAN1_INTRLS_TPILS_Pos             (3UL)                     /*!< TPILS (Bit 3)                                         */
#define CAN1_INTRLS_TPILS_Msk             (0x8UL)                   /*!< TPILS (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRLS_TSILS_Pos             (2UL)                     /*!< TSILS (Bit 2)                                         */
#define CAN1_INTRLS_TSILS_Msk             (0x4UL)                   /*!< TSILS (Bitfield-Mask: 0x01)                           */
#define CAN1_INTRLS_EILS_Pos              (1UL)                     /*!< EILS (Bit 1)                                          */
#define CAN1_INTRLS_EILS_Msk              (0x2UL)                   /*!< EILS (Bitfield-Mask: 0x01)                            */
#define CAN1_INTRLS_AILS_Pos              (0UL)                     /*!< AILS (Bit 0)                                          */
#define CAN1_INTRLS_AILS_Msk              (0x1UL)                   /*!< AILS (Bitfield-Mask: 0x01)                            */
/* =========================================================  GFCR  ========================================================== */
#define CAN1_GFCR_SRFR_Pos                (7UL)                     /*!< SRFR (Bit 7)                                          */
#define CAN1_GFCR_SRFR_Msk                (0x80UL)                  /*!< SRFR (Bitfield-Mask: 0x01)                            */
#define CAN1_GFCR_ERFR_Pos                (6UL)                     /*!< ERFR (Bit 6)                                          */
#define CAN1_GFCR_ERFR_Msk                (0x40UL)                  /*!< ERFR (Bitfield-Mask: 0x01)                            */
#define CAN1_GFCR_PRBM_Pos                (1UL)                     /*!< PRBM (Bit 1)                                          */
#define CAN1_GFCR_PRBM_Msk                (0x2UL)                   /*!< PRBM (Bitfield-Mask: 0x01)                            */
#define CAN1_GFCR_SRBM_Pos                (0UL)                     /*!< SRBM (Bit 0)                                          */
#define CAN1_GFCR_SRBM_Msk                (0x1UL)                   /*!< SRBM (Bitfield-Mask: 0x01)                            */
/* =========================================================  EMCR  ========================================================== */
#define CAN1_EMCR_EIDM_Pos                (0UL)                     /*!< EIDM (Bit 0)                                          */
#define CAN1_EMCR_EIDM_Msk                (0x1fffffffUL)            /*!< EIDM (Bitfield-Mask: 0x1fffffff)                      */
/* =========================================================  PMST  ========================================================== */
#define CAN1_PMST_PMAS_Pos                (4UL)                     /*!< PMAS (Bit 4)                                          */
#define CAN1_PMST_PMAS_Msk                (0xf0UL)                  /*!< PMAS (Bitfield-Mask: 0x0f)                            */
#define CAN1_PMST_PMBS_Pos                (1UL)                     /*!< PMBS (Bit 1)                                          */
#define CAN1_PMST_PMBS_Msk                (0x6UL)                   /*!< PMBS (Bitfield-Mask: 0x03)                            */
#define CAN1_PMST_PMIS_Pos                (0UL)                     /*!< PMIS (Bit 0)                                          */
#define CAN1_PMST_PMIS_Msk                (0x1UL)                   /*!< PMIS (Bitfield-Mask: 0x01)                            */
/* =========================================================  ACFEN  ========================================================= */
#define CAN1_ACFEN_AE15_Pos               (15UL)                    /*!< AE15 (Bit 15)                                         */
#define CAN1_ACFEN_AE15_Msk               (0x8000UL)                /*!< AE15 (Bitfield-Mask: 0x01)                            */
#define CAN1_ACFEN_AE14_Pos               (14UL)                    /*!< AE14 (Bit 14)                                         */
#define CAN1_ACFEN_AE14_Msk               (0x4000UL)                /*!< AE14 (Bitfield-Mask: 0x01)                            */
#define CAN1_ACFEN_AE13_Pos               (13UL)                    /*!< AE13 (Bit 13)                                         */
#define CAN1_ACFEN_AE13_Msk               (0x2000UL)                /*!< AE13 (Bitfield-Mask: 0x01)                            */
#define CAN1_ACFEN_AE12_Pos               (12UL)                    /*!< AE12 (Bit 12)                                         */
#define CAN1_ACFEN_AE12_Msk               (0x1000UL)                /*!< AE12 (Bitfield-Mask: 0x01)                            */
#define CAN1_ACFEN_AE11_Pos               (11UL)                    /*!< AE11 (Bit 11)                                         */
#define CAN1_ACFEN_AE11_Msk               (0x800UL)                 /*!< AE11 (Bitfield-Mask: 0x01)                            */
#define CAN1_ACFEN_AE10_Pos               (10UL)                    /*!< AE10 (Bit 10)                                         */
#define CAN1_ACFEN_AE10_Msk               (0x400UL)                 /*!< AE10 (Bitfield-Mask: 0x01)                            */
#define CAN1_ACFEN_AE9_Pos                (9UL)                     /*!< AE9 (Bit 9)                                           */
#define CAN1_ACFEN_AE9_Msk                (0x200UL)                 /*!< AE9 (Bitfield-Mask: 0x01)                             */
#define CAN1_ACFEN_AE8_Pos                (8UL)                     /*!< AE8 (Bit 8)                                           */
#define CAN1_ACFEN_AE8_Msk                (0x100UL)                 /*!< AE8 (Bitfield-Mask: 0x01)                             */
#define CAN1_ACFEN_AE7_Pos                (7UL)                     /*!< AE7 (Bit 7)                                           */
#define CAN1_ACFEN_AE7_Msk                (0x80UL)                  /*!< AE7 (Bitfield-Mask: 0x01)                             */
#define CAN1_ACFEN_AE6_Pos                (6UL)                     /*!< AE6 (Bit 6)                                           */
#define CAN1_ACFEN_AE6_Msk                (0x40UL)                  /*!< AE6 (Bitfield-Mask: 0x01)                             */
#define CAN1_ACFEN_AE5_Pos                (5UL)                     /*!< AE5 (Bit 5)                                           */
#define CAN1_ACFEN_AE5_Msk                (0x20UL)                  /*!< AE5 (Bitfield-Mask: 0x01)                             */
#define CAN1_ACFEN_AE4_Pos                (4UL)                     /*!< AE4 (Bit 4)                                           */
#define CAN1_ACFEN_AE4_Msk                (0x10UL)                  /*!< AE4 (Bitfield-Mask: 0x01)                             */
#define CAN1_ACFEN_AE3_Pos                (3UL)                     /*!< AE3 (Bit 3)                                           */
#define CAN1_ACFEN_AE3_Msk                (0x8UL)                   /*!< AE3 (Bitfield-Mask: 0x01)                             */
#define CAN1_ACFEN_AE2_Pos                (2UL)                     /*!< AE2 (Bit 2)                                           */
#define CAN1_ACFEN_AE2_Msk                (0x4UL)                   /*!< AE2 (Bitfield-Mask: 0x01)                             */
#define CAN1_ACFEN_AE1_Pos                (1UL)                     /*!< AE1 (Bit 1)                                           */
#define CAN1_ACFEN_AE1_Msk                (0x2UL)                   /*!< AE1 (Bitfield-Mask: 0x01)                             */
#define CAN1_ACFEN_AE0_Pos                (0UL)                     /*!< AE0 (Bit 0)                                           */
#define CAN1_ACFEN_AE0_Msk                (0x1UL)                   /*!< AE0 (Bitfield-Mask: 0x01)                             */
/* ========================================================  ACFCTRL  ======================================================== */
#define CAN1_ACFCTRL_SELMASK_Pos          (5UL)                     /*!< SELMASK (Bit 5)                                       */
#define CAN1_ACFCTRL_SELMASK_Msk          (0x20UL)                  /*!< SELMASK (Bitfield-Mask: 0x01)                         */
#define CAN1_ACFCTRL_ACFADR_Pos           (0UL)                     /*!< ACFADR (Bit 0)                                        */
#define CAN1_ACFCTRL_ACFADR_Msk           (0xfUL)                   /*!< ACFADR (Bitfield-Mask: 0x0f)                          */
/* ==========================================================  ACF  ========================================================== */
#define CAN1_ACF_AIDEE_Pos                (30UL)                    /*!< AIDEE (Bit 30)                                        */
#define CAN1_ACF_AIDEE_Msk                (0x40000000UL)            /*!< AIDEE (Bitfield-Mask: 0x01)                           */
#define CAN1_ACF_AIDE_Pos                 (29UL)                    /*!< AIDE (Bit 29)                                         */
#define CAN1_ACF_AIDE_Msk                 (0x20000000UL)            /*!< AIDE (Bitfield-Mask: 0x01)                            */
#define CAN1_ACF_ACF_X_Pos                (0UL)                     /*!< ACF_X (Bit 0)                                         */
#define CAN1_ACF_ACF_X_Msk                (0x1fffffffUL)            /*!< ACF_X (Bitfield-Mask: 0x1fffffff)                     */
/* =========================================================  ACFE  ========================================================== */
#define CAN1_ACFE_ACF_M_Pos               (4UL)                     /*!< ACF_M (Bit 4)                                         */
#define CAN1_ACFE_ACF_M_Msk               (0xf0UL)                  /*!< ACF_M (Bitfield-Mask: 0x0f)                           */
#define CAN1_ACFE_ACF_C_Pos               (0UL)                     /*!< ACF_C (Bit 0)                                         */
#define CAN1_ACFE_ACF_C_Msk               (0xfUL)                   /*!< ACF_C (Bitfield-Mask: 0x0f)                           */
/* ========================================================  RBUFID  ========================================================= */
#define CAN1_RBUFID_RXD_ID_Pos            (0UL)                     /*!< RXD_ID (Bit 0)                                        */
#define CAN1_RBUFID_RXD_ID_Msk            (0xffffffffUL)            /*!< RXD_ID (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  RBUFCR  ========================================================= */
#define CAN1_RBUFCR_RXD_ACF_Pos           (24UL)                    /*!< RXD_ACF (Bit 24)                                      */
#define CAN1_RBUFCR_RXD_ACF_Msk           (0xf000000UL)             /*!< RXD_ACF (Bitfield-Mask: 0x0f)                         */
#define CAN1_RBUFCR_RXD_TS_Pos            (8UL)                     /*!< RXD_TS (Bit 8)                                        */
#define CAN1_RBUFCR_RXD_TS_Msk            (0xffff00UL)              /*!< RXD_TS (Bitfield-Mask: 0xffff)                        */
#define CAN1_RBUFCR_RXD_CR_Pos            (4UL)                     /*!< RXD_CR (Bit 4)                                        */
#define CAN1_RBUFCR_RXD_CR_Msk            (0xf0UL)                  /*!< RXD_CR (Bitfield-Mask: 0x0f)                          */
#define CAN1_RBUFCR_RXD_DLC_Pos           (0UL)                     /*!< RXD_DLC (Bit 0)                                       */
#define CAN1_RBUFCR_RXD_DLC_Msk           (0xfUL)                   /*!< RXD_DLC (Bitfield-Mask: 0x0f)                         */
/* ========================================================  RBUFDT  ========================================================= */
#define CAN1_RBUFDT_RXD_BYTE3_Pos         (24UL)                    /*!< RXD_BYTE3 (Bit 24)                                    */
#define CAN1_RBUFDT_RXD_BYTE3_Msk         (0xff000000UL)            /*!< RXD_BYTE3 (Bitfield-Mask: 0xff)                       */
#define CAN1_RBUFDT_RXD_BYTE2_Pos         (16UL)                    /*!< RXD_BYTE2 (Bit 16)                                    */
#define CAN1_RBUFDT_RXD_BYTE2_Msk         (0xff0000UL)              /*!< RXD_BYTE2 (Bitfield-Mask: 0xff)                       */
#define CAN1_RBUFDT_RXD_BYTE1_Pos         (8UL)                     /*!< RXD_BYTE1 (Bit 8)                                     */
#define CAN1_RBUFDT_RXD_BYTE1_Msk         (0xff00UL)                /*!< RXD_BYTE1 (Bitfield-Mask: 0xff)                       */
#define CAN1_RBUFDT_RXD_BYTE0_Pos         (0UL)                     /*!< RXD_BYTE0 (Bit 0)                                     */
#define CAN1_RBUFDT_RXD_BYTE0_Msk         (0xffUL)                  /*!< RXD_BYTE0 (Bitfield-Mask: 0xff)                       */
/* ========================================================  TBUFID  ========================================================= */
#define CAN1_TBUFID_TXD_ID_Pos            (0UL)                     /*!< TXD_ID (Bit 0)                                        */
#define CAN1_TBUFID_TXD_ID_Msk            (0xffffffffUL)            /*!< TXD_ID (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  TBUFCR  ========================================================= */
#define CAN1_TBUFCR_TXD_ETB_Pos           (31UL)                    /*!< TXD_ETB (Bit 31)                                      */
#define CAN1_TBUFCR_TXD_ETB_Msk           (0x80000000UL)            /*!< TXD_ETB (Bitfield-Mask: 0x01)                         */
#define CAN1_TBUFCR_TXD_MM_Pos            (8UL)                     /*!< TXD_MM (Bit 8)                                        */
#define CAN1_TBUFCR_TXD_MM_Msk            (0xff00UL)                /*!< TXD_MM (Bitfield-Mask: 0xff)                          */
#define CAN1_TBUFCR_TXD_CR_Pos            (4UL)                     /*!< TXD_CR (Bit 4)                                        */
#define CAN1_TBUFCR_TXD_CR_Msk            (0xf0UL)                  /*!< TXD_CR (Bitfield-Mask: 0x0f)                          */
#define CAN1_TBUFCR_TXD_DLC_Pos           (0UL)                     /*!< TXD_DLC (Bit 0)                                       */
#define CAN1_TBUFCR_TXD_DLC_Msk           (0xfUL)                   /*!< TXD_DLC (Bitfield-Mask: 0x0f)                         */
/* ========================================================  TBUFDT  ========================================================= */
#define CAN1_TBUFDT_TXD_BYTE3_Pos         (24UL)                    /*!< TXD_BYTE3 (Bit 24)                                    */
#define CAN1_TBUFDT_TXD_BYTE3_Msk         (0xff000000UL)            /*!< TXD_BYTE3 (Bitfield-Mask: 0xff)                       */
#define CAN1_TBUFDT_TXD_BYTE2_Pos         (16UL)                    /*!< TXD_BYTE2 (Bit 16)                                    */
#define CAN1_TBUFDT_TXD_BYTE2_Msk         (0xff0000UL)              /*!< TXD_BYTE2 (Bitfield-Mask: 0xff)                       */
#define CAN1_TBUFDT_TXD_BYTE1_Pos         (8UL)                     /*!< TXD_BYTE1 (Bit 8)                                     */
#define CAN1_TBUFDT_TXD_BYTE1_Msk         (0xff00UL)                /*!< TXD_BYTE1 (Bitfield-Mask: 0xff)                       */
#define CAN1_TBUFDT_TXD_BYTE0_Pos         (0UL)                     /*!< TXD_BYTE0 (Bit 0)                                     */
#define CAN1_TBUFDT_TXD_BYTE0_Msk         (0xffUL)                  /*!< TXD_BYTE0 (Bitfield-Mask: 0xff)                       */
/* ========================================================  EBUFID  ========================================================= */
#define CAN1_EBUFID_TXD_ID_Pos            (0UL)                     /*!< TXD_ID (Bit 0)                                        */
#define CAN1_EBUFID_TXD_ID_Msk            (0xffffffffUL)            /*!< TXD_ID (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  EBUFDT  ========================================================= */
#define CAN1_EBUFDT_TXD_MM_Pos            (24UL)                    /*!< TXD_MM (Bit 24)                                       */
#define CAN1_EBUFDT_TXD_MM_Msk            (0xff000000UL)            /*!< TXD_MM (Bitfield-Mask: 0xff)                          */
#define CAN1_EBUFDT_TXD_TS_Pos            (8UL)                     /*!< TXD_TS (Bit 8)                                        */
#define CAN1_EBUFDT_TXD_TS_Msk            (0xffff00UL)              /*!< TXD_TS (Bitfield-Mask: 0xffff)                        */
#define CAN1_EBUFDT_TXD_CR_Pos            (4UL)                     /*!< TXD_CR (Bit 4)                                        */
#define CAN1_EBUFDT_TXD_CR_Msk            (0xf0UL)                  /*!< TXD_CR (Bitfield-Mask: 0x0f)                          */
#define CAN1_EBUFDT_TXD_DLC_Pos           (0UL)                     /*!< TXD_DLC (Bit 0)                                       */
#define CAN1_EBUFDT_TXD_DLC_Msk           (0xfUL)                   /*!< TXD_DLC (Bitfield-Mask: 0x0f)                         */
/* ========================================================  SBUFID  ========================================================= */
#define CAN1_SBUFID_RXD_ID_Pos            (0UL)                     /*!< RXD_ID (Bit 0)                                        */
#define CAN1_SBUFID_RXD_ID_Msk            (0xffffffffUL)            /*!< RXD_ID (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  SBUFCR  ========================================================= */
#define CAN1_SBUFCR_RXD_ACF_Pos           (24UL)                    /*!< RXD_ACF (Bit 24)                                      */
#define CAN1_SBUFCR_RXD_ACF_Msk           (0xf000000UL)             /*!< RXD_ACF (Bitfield-Mask: 0x0f)                         */
#define CAN1_SBUFCR_RXD_TS_Pos            (8UL)                     /*!< RXD_TS (Bit 8)                                        */
#define CAN1_SBUFCR_RXD_TS_Msk            (0xffff00UL)              /*!< RXD_TS (Bitfield-Mask: 0xffff)                        */
#define CAN1_SBUFCR_RXD_CR_Pos            (4UL)                     /*!< RXD_CR (Bit 4)                                        */
#define CAN1_SBUFCR_RXD_CR_Msk            (0xf0UL)                  /*!< RXD_CR (Bitfield-Mask: 0x0f)                          */
#define CAN1_SBUFCR_RXD_DLC_Pos           (0UL)                     /*!< RXD_DLC (Bit 0)                                       */
#define CAN1_SBUFCR_RXD_DLC_Msk           (0xfUL)                   /*!< RXD_DLC (Bitfield-Mask: 0x0f)                         */
/* ========================================================  SBUFDT  ========================================================= */
#define CAN1_SBUFDT_RXD_BYTE3_Pos         (24UL)                    /*!< RXD_BYTE3 (Bit 24)                                    */
#define CAN1_SBUFDT_RXD_BYTE3_Msk         (0xff000000UL)            /*!< RXD_BYTE3 (Bitfield-Mask: 0xff)                       */
#define CAN1_SBUFDT_RXD_BYTE2_Pos         (16UL)                    /*!< RXD_BYTE2 (Bit 16)                                    */
#define CAN1_SBUFDT_RXD_BYTE2_Msk         (0xff0000UL)              /*!< RXD_BYTE2 (Bitfield-Mask: 0xff)                       */
#define CAN1_SBUFDT_RXD_BYTE1_Pos         (8UL)                     /*!< RXD_BYTE1 (Bit 8)                                     */
#define CAN1_SBUFDT_RXD_BYTE1_Msk         (0xff00UL)                /*!< RXD_BYTE1 (Bitfield-Mask: 0xff)                       */
#define CAN1_SBUFDT_RXD_BYTE0_Pos         (0UL)                     /*!< RXD_BYTE0 (Bit 0)                                     */
#define CAN1_SBUFDT_RXD_BYTE0_Msk         (0xffUL)                  /*!< RXD_BYTE0 (Bitfield-Mask: 0xff)                       */
/* =========================================================  TSCR  ========================================================== */
#define CAN1_TSCR_TSP_Pos                 (20UL)                    /*!< TSP (Bit 20)                                          */
#define CAN1_TSCR_TSP_Msk                 (0xf00000UL)              /*!< TSP (Bitfield-Mask: 0x0f)                             */
#define CAN1_TSCR_TSS_Pos                 (16UL)                    /*!< TSS (Bit 16)                                          */
#define CAN1_TSCR_TSS_Msk                 (0xf0000UL)               /*!< TSS (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  TSC  ========================================================== */
#define CAN1_TSC_TSC_Pos                  (0UL)                     /*!< TSC (Bit 0)                                           */
#define CAN1_TSC_TSC_Msk                  (0xffffUL)                /*!< TSC (Bitfield-Mask: 0xffff)                           */
/* =========================================================  RTOP  ========================================================== */
#define CAN1_RTOP_RTOE_Pos                (24UL)                    /*!< RTOE (Bit 24)                                         */
#define CAN1_RTOP_RTOE_Msk                (0x1000000UL)             /*!< RTOE (Bitfield-Mask: 0x01)                            */
#define CAN1_RTOP_RTOP_Pos                (0UL)                     /*!< RTOP (Bit 0)                                          */
#define CAN1_RTOP_RTOP_Msk                (0xffffUL)                /*!< RTOP (Bitfield-Mask: 0xffff)                          */
/* =========================================================  RTOC  ========================================================== */
#define CAN1_RTOC_RTOC_Pos                (0UL)                     /*!< RTOC (Bit 0)                                          */
#define CAN1_RTOC_RTOC_Msk                (0xffffUL)                /*!< RTOC (Bitfield-Mask: 0xffff)                          */
/* =========================================================  STOP  ========================================================== */
#define CAN1_STOP_STOE_Pos                (24UL)                    /*!< STOE (Bit 24)                                         */
#define CAN1_STOP_STOE_Msk                (0x1000000UL)             /*!< STOE (Bitfield-Mask: 0x01)                            */
#define CAN1_STOP_STOP_Pos                (0UL)                     /*!< STOP (Bit 0)                                          */
#define CAN1_STOP_STOP_Msk                (0xffffUL)                /*!< STOP (Bitfield-Mask: 0xffff)                          */
/* =========================================================  STOC  ========================================================== */
#define CAN1_STOC_STOC_Pos                (0UL)                     /*!< STOC (Bit 0)                                          */
#define CAN1_STOC_STOC_Msk                (0xffffUL)                /*!< STOC (Bitfield-Mask: 0xffff)                          */
/* =========================================================  ETOP  ========================================================== */
#define CAN1_ETOP_ETOE_Pos                (24UL)                    /*!< ETOE (Bit 24)                                         */
#define CAN1_ETOP_ETOE_Msk                (0x1000000UL)             /*!< ETOE (Bitfield-Mask: 0x01)                            */
#define CAN1_ETOP_ETOP_Pos                (0UL)                     /*!< ETOP (Bit 0)                                          */
#define CAN1_ETOP_ETOP_Msk                (0xffffUL)                /*!< ETOP (Bitfield-Mask: 0xffff)                          */
/* =========================================================  ETOC  ========================================================== */
#define CAN1_ETOC_ETOC_Pos                (0UL)                     /*!< ETOC (Bit 0)                                          */
#define CAN1_ETOC_ETOC_Msk                (0xffffUL)                /*!< ETOC (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CTOP  ========================================================== */
#define CAN1_CTOP_CTOE_Pos                (24UL)                    /*!< CTOE (Bit 24)                                         */
#define CAN1_CTOP_CTOE_Msk                (0x1000000UL)             /*!< CTOE (Bitfield-Mask: 0x01)                            */
#define CAN1_CTOP_CTOP_Pos                (0UL)                     /*!< CTOP (Bit 0)                                          */
#define CAN1_CTOP_CTOP_Msk                (0xffffUL)                /*!< CTOP (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CTOC  ========================================================== */
#define CAN1_CTOC_CTOC_Pos                (0UL)                     /*!< CTOC (Bit 0)                                          */
#define CAN1_CTOC_CTOC_Msk                (0xffffUL)                /*!< CTOC (Bitfield-Mask: 0xffff)                          */


/* =========================================================================================================================== */
/* ================                                           TMR7                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define TMR7_CR0_ARE_Pos                  (7UL)                     /*!< ARE (Bit 7)                                           */
#define TMR7_CR0_ARE_Msk                  (0x80UL)                  /*!< ARE (Bitfield-Mask: 0x01)                             */
#define TMR7_CR0_OPM_Pos                  (3UL)                     /*!< OPM (Bit 3)                                           */
#define TMR7_CR0_OPM_Msk                  (0x8UL)                   /*!< OPM (Bitfield-Mask: 0x01)                             */
#define TMR7_CR0_URS_Pos                  (2UL)                     /*!< URS (Bit 2)                                           */
#define TMR7_CR0_URS_Msk                  (0x4UL)                   /*!< URS (Bitfield-Mask: 0x01)                             */
#define TMR7_CR0_UDIS_Pos                 (1UL)                     /*!< UDIS (Bit 1)                                          */
#define TMR7_CR0_UDIS_Msk                 (0x2UL)                   /*!< UDIS (Bitfield-Mask: 0x01)                            */
#define TMR7_CR0_CEN_Pos                  (0UL)                     /*!< CEN (Bit 0)                                           */
#define TMR7_CR0_CEN_Msk                  (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  CR1  ========================================================== */
#define TMR7_CR1_MMS_Pos                  (0UL)                     /*!< MMS (Bit 0)                                           */
#define TMR7_CR1_MMS_Msk                  (0x3UL)                   /*!< MMS (Bitfield-Mask: 0x03)                             */
/* ==========================================================  IER  ========================================================== */
#define TMR7_IER_OVIE_Pos                 (9UL)                     /*!< OVIE (Bit 9)                                          */
#define TMR7_IER_OVIE_Msk                 (0x200UL)                 /*!< OVIE (Bitfield-Mask: 0x01)                            */
#define TMR7_IER_UIE_Pos                  (8UL)                     /*!< UIE (Bit 8)                                           */
#define TMR7_IER_UIE_Msk                  (0x100UL)                 /*!< UIE (Bitfield-Mask: 0x01)                             */
/* ==========================================================  SR  =========================================================== */
#define TMR7_SR_OVIF_Pos                  (9UL)                     /*!< OVIF (Bit 9)                                          */
#define TMR7_SR_OVIF_Msk                  (0x200UL)                 /*!< OVIF (Bitfield-Mask: 0x01)                            */
#define TMR7_SR_UIF_Pos                   (8UL)                     /*!< UIF (Bit 8)                                           */
#define TMR7_SR_UIF_Msk                   (0x100UL)                 /*!< UIF (Bitfield-Mask: 0x01)                             */
/* ==========================================================  UGR  ========================================================== */
#define TMR7_UGR_UG_Pos                   (0UL)                     /*!< UG (Bit 0)                                            */
#define TMR7_UGR_UG_Msk                   (0x1UL)                   /*!< UG (Bitfield-Mask: 0x01)                              */
/* ==========================================================  TCR  ========================================================== */
#define TMR7_TCR_TOW_Pos                  (0UL)                     /*!< TOW (Bit 0)                                           */
#define TMR7_TCR_TOW_Msk                  (0xfUL)                   /*!< TOW (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  CPR  ========================================================== */
#define TMR7_CPR_CPV_Pos                  (0UL)                     /*!< CPV (Bit 0)                                           */
#define TMR7_CPR_CPV_Msk                  (0xffffUL)                /*!< CPV (Bitfield-Mask: 0xffff)                           */
/* =========================================================  PSCR  ========================================================== */
#define TMR7_PSCR_PSC_Pos                 (0UL)                     /*!< PSC (Bit 0)                                           */
#define TMR7_PSCR_PSC_Msk                 (0xffffUL)                /*!< PSC (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CNTR  ========================================================== */
#define TMR7_CNTR_CNT_Pos                 (0UL)                     /*!< CNT (Bit 0)                                           */
#define TMR7_CNTR_CNT_Msk                 (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */


/* =========================================================================================================================== */
/* ================                                           TMR8                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define TMR8_CR0_ARE_Pos                  (7UL)                     /*!< ARE (Bit 7)                                           */
#define TMR8_CR0_ARE_Msk                  (0x80UL)                  /*!< ARE (Bitfield-Mask: 0x01)                             */
#define TMR8_CR0_OPM_Pos                  (3UL)                     /*!< OPM (Bit 3)                                           */
#define TMR8_CR0_OPM_Msk                  (0x8UL)                   /*!< OPM (Bitfield-Mask: 0x01)                             */
#define TMR8_CR0_URS_Pos                  (2UL)                     /*!< URS (Bit 2)                                           */
#define TMR8_CR0_URS_Msk                  (0x4UL)                   /*!< URS (Bitfield-Mask: 0x01)                             */
#define TMR8_CR0_UDIS_Pos                 (1UL)                     /*!< UDIS (Bit 1)                                          */
#define TMR8_CR0_UDIS_Msk                 (0x2UL)                   /*!< UDIS (Bitfield-Mask: 0x01)                            */
#define TMR8_CR0_CEN_Pos                  (0UL)                     /*!< CEN (Bit 0)                                           */
#define TMR8_CR0_CEN_Msk                  (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  CR1  ========================================================== */
#define TMR8_CR1_MMS_Pos                  (0UL)                     /*!< MMS (Bit 0)                                           */
#define TMR8_CR1_MMS_Msk                  (0x3UL)                   /*!< MMS (Bitfield-Mask: 0x03)                             */
/* ==========================================================  IER  ========================================================== */
#define TMR8_IER_OVIE_Pos                 (9UL)                     /*!< OVIE (Bit 9)                                          */
#define TMR8_IER_OVIE_Msk                 (0x200UL)                 /*!< OVIE (Bitfield-Mask: 0x01)                            */
#define TMR8_IER_UIE_Pos                  (8UL)                     /*!< UIE (Bit 8)                                           */
#define TMR8_IER_UIE_Msk                  (0x100UL)                 /*!< UIE (Bitfield-Mask: 0x01)                             */
/* ==========================================================  SR  =========================================================== */
#define TMR8_SR_OVIF_Pos                  (9UL)                     /*!< OVIF (Bit 9)                                          */
#define TMR8_SR_OVIF_Msk                  (0x200UL)                 /*!< OVIF (Bitfield-Mask: 0x01)                            */
#define TMR8_SR_UIF_Pos                   (8UL)                     /*!< UIF (Bit 8)                                           */
#define TMR8_SR_UIF_Msk                   (0x100UL)                 /*!< UIF (Bitfield-Mask: 0x01)                             */
/* ==========================================================  UGR  ========================================================== */
#define TMR8_UGR_UG_Pos                   (0UL)                     /*!< UG (Bit 0)                                            */
#define TMR8_UGR_UG_Msk                   (0x1UL)                   /*!< UG (Bitfield-Mask: 0x01)                              */
/* ==========================================================  TCR  ========================================================== */
#define TMR8_TCR_TOW_Pos                  (0UL)                     /*!< TOW (Bit 0)                                           */
#define TMR8_TCR_TOW_Msk                  (0xfUL)                   /*!< TOW (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  CPR  ========================================================== */
#define TMR8_CPR_CPV_Pos                  (0UL)                     /*!< CPV (Bit 0)                                           */
#define TMR8_CPR_CPV_Msk                  (0xffffUL)                /*!< CPV (Bitfield-Mask: 0xffff)                           */
/* =========================================================  PSCR  ========================================================== */
#define TMR8_PSCR_PSC_Pos                 (0UL)                     /*!< PSC (Bit 0)                                           */
#define TMR8_PSCR_PSC_Msk                 (0xffffUL)                /*!< PSC (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CNTR  ========================================================== */
#define TMR8_CNTR_CNT_Pos                 (0UL)                     /*!< CNT (Bit 0)                                           */
#define TMR8_CNTR_CNT_Msk                 (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */


/* =========================================================================================================================== */
/* ================                                           TMR9                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define TMR9_CR0_TI0S_Pos                 (10UL)                    /*!< TI0S (Bit 10)                                         */
#define TMR9_CR0_TI0S_Msk                 (0x400UL)                 /*!< TI0S (Bitfield-Mask: 0x01)                            */
#define TMR9_CR0_DCD_Pos                  (8UL)                     /*!< DCD (Bit 8)                                           */
#define TMR9_CR0_DCD_Msk                  (0x300UL)                 /*!< DCD (Bitfield-Mask: 0x03)                             */
#define TMR9_CR0_ARE_Pos                  (7UL)                     /*!< ARE (Bit 7)                                           */
#define TMR9_CR0_ARE_Msk                  (0x80UL)                  /*!< ARE (Bitfield-Mask: 0x01)                             */
#define TMR9_CR0_CMS_Pos                  (5UL)                     /*!< CMS (Bit 5)                                           */
#define TMR9_CR0_CMS_Msk                  (0x60UL)                  /*!< CMS (Bitfield-Mask: 0x03)                             */
#define TMR9_CR0_DIR_Pos                  (4UL)                     /*!< DIR (Bit 4)                                           */
#define TMR9_CR0_DIR_Msk                  (0x10UL)                  /*!< DIR (Bitfield-Mask: 0x01)                             */
#define TMR9_CR0_OPM_Pos                  (3UL)                     /*!< OPM (Bit 3)                                           */
#define TMR9_CR0_OPM_Msk                  (0x8UL)                   /*!< OPM (Bitfield-Mask: 0x01)                             */
#define TMR9_CR0_URS_Pos                  (2UL)                     /*!< URS (Bit 2)                                           */
#define TMR9_CR0_URS_Msk                  (0x4UL)                   /*!< URS (Bitfield-Mask: 0x01)                             */
#define TMR9_CR0_UDIS_Pos                 (1UL)                     /*!< UDIS (Bit 1)                                          */
#define TMR9_CR0_UDIS_Msk                 (0x2UL)                   /*!< UDIS (Bitfield-Mask: 0x01)                            */
#define TMR9_CR0_CEN_Pos                  (0UL)                     /*!< CEN (Bit 0)                                           */
#define TMR9_CR0_CEN_Msk                  (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  CR1  ========================================================== */
#define TMR9_CR1_OIS3N_Pos                (15UL)                    /*!< OIS3N (Bit 15)                                        */
#define TMR9_CR1_OIS3N_Msk                (0x8000UL)                /*!< OIS3N (Bitfield-Mask: 0x01)                           */
#define TMR9_CR1_OIS3_Pos                 (14UL)                    /*!< OIS3 (Bit 14)                                         */
#define TMR9_CR1_OIS3_Msk                 (0x4000UL)                /*!< OIS3 (Bitfield-Mask: 0x01)                            */
#define TMR9_CR1_OIS2N_Pos                (13UL)                    /*!< OIS2N (Bit 13)                                        */
#define TMR9_CR1_OIS2N_Msk                (0x2000UL)                /*!< OIS2N (Bitfield-Mask: 0x01)                           */
#define TMR9_CR1_OIS2_Pos                 (12UL)                    /*!< OIS2 (Bit 12)                                         */
#define TMR9_CR1_OIS2_Msk                 (0x1000UL)                /*!< OIS2 (Bitfield-Mask: 0x01)                            */
#define TMR9_CR1_OIS1N_Pos                (11UL)                    /*!< OIS1N (Bit 11)                                        */
#define TMR9_CR1_OIS1N_Msk                (0x800UL)                 /*!< OIS1N (Bitfield-Mask: 0x01)                           */
#define TMR9_CR1_OIS1_Pos                 (10UL)                    /*!< OIS1 (Bit 10)                                         */
#define TMR9_CR1_OIS1_Msk                 (0x400UL)                 /*!< OIS1 (Bitfield-Mask: 0x01)                            */
#define TMR9_CR1_OIS0N_Pos                (9UL)                     /*!< OIS0N (Bit 9)                                         */
#define TMR9_CR1_OIS0N_Msk                (0x200UL)                 /*!< OIS0N (Bitfield-Mask: 0x01)                           */
#define TMR9_CR1_OIS0_Pos                 (8UL)                     /*!< OIS0 (Bit 8)                                          */
#define TMR9_CR1_OIS0_Msk                 (0x100UL)                 /*!< OIS0 (Bitfield-Mask: 0x01)                            */
#define TMR9_CR1_MMS_Pos                  (0UL)                     /*!< MMS (Bit 0)                                           */
#define TMR9_CR1_MMS_Msk                  (0x7UL)                   /*!< MMS (Bitfield-Mask: 0x07)                             */
/* ==========================================================  SCR  ========================================================== */
#define TMR9_SCR_ETS_Pos                  (24UL)                    /*!< ETS (Bit 24)                                          */
#define TMR9_SCR_ETS_Msk                  (0xf000000UL)             /*!< ETS (Bitfield-Mask: 0x0f)                             */
#define TMR9_SCR_EE_Pos                   (22UL)                    /*!< EE (Bit 22)                                           */
#define TMR9_SCR_EE_Msk                   (0x400000UL)              /*!< EE (Bitfield-Mask: 0x01)                              */
#define TMR9_SCR_EMS_Pos                  (20UL)                    /*!< EMS (Bit 20)                                          */
#define TMR9_SCR_EMS_Msk                  (0x300000UL)              /*!< EMS (Bitfield-Mask: 0x03)                             */
#define TMR9_SCR_EFS_Pos                  (16UL)                    /*!< EFS (Bit 16)                                          */
#define TMR9_SCR_EFS_Msk                  (0xf0000UL)               /*!< EFS (Bitfield-Mask: 0x0f)                             */
#define TMR9_SCR_TS_Pos                   (8UL)                     /*!< TS (Bit 8)                                            */
#define TMR9_SCR_TS_Msk                   (0x1f00UL)                /*!< TS (Bitfield-Mask: 0x1f)                              */
#define TMR9_SCR_FE_Pos                   (7UL)                     /*!< FE (Bit 7)                                            */
#define TMR9_SCR_FE_Msk                   (0x80UL)                  /*!< FE (Bitfield-Mask: 0x01)                              */
#define TMR9_SCR_SMS_Pos                  (0UL)                     /*!< SMS (Bit 0)                                           */
#define TMR9_SCR_SMS_Msk                  (0xfUL)                   /*!< SMS (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  IER  ========================================================== */
#define TMR9_IER_BIE_Pos                  (11UL)                    /*!< BIE (Bit 11)                                          */
#define TMR9_IER_BIE_Msk                  (0x800UL)                 /*!< BIE (Bitfield-Mask: 0x01)                             */
#define TMR9_IER_TIE_Pos                  (10UL)                    /*!< TIE (Bit 10)                                          */
#define TMR9_IER_TIE_Msk                  (0x400UL)                 /*!< TIE (Bitfield-Mask: 0x01)                             */
#define TMR9_IER_OVIE_Pos                 (9UL)                     /*!< OVIE (Bit 9)                                          */
#define TMR9_IER_OVIE_Msk                 (0x200UL)                 /*!< OVIE (Bitfield-Mask: 0x01)                            */
#define TMR9_IER_UIE_Pos                  (8UL)                     /*!< UIE (Bit 8)                                           */
#define TMR9_IER_UIE_Msk                  (0x100UL)                 /*!< UIE (Bitfield-Mask: 0x01)                             */
#define TMR9_IER_C3OIE_Pos                (7UL)                     /*!< C3OIE (Bit 7)                                         */
#define TMR9_IER_C3OIE_Msk                (0x80UL)                  /*!< C3OIE (Bitfield-Mask: 0x01)                           */
#define TMR9_IER_C3MIE_Pos                (6UL)                     /*!< C3MIE (Bit 6)                                         */
#define TMR9_IER_C3MIE_Msk                (0x40UL)                  /*!< C3MIE (Bitfield-Mask: 0x01)                           */
#define TMR9_IER_C2OIE_Pos                (5UL)                     /*!< C2OIE (Bit 5)                                         */
#define TMR9_IER_C2OIE_Msk                (0x20UL)                  /*!< C2OIE (Bitfield-Mask: 0x01)                           */
#define TMR9_IER_C2MIE_Pos                (4UL)                     /*!< C2MIE (Bit 4)                                         */
#define TMR9_IER_C2MIE_Msk                (0x10UL)                  /*!< C2MIE (Bitfield-Mask: 0x01)                           */
#define TMR9_IER_C1OIE_Pos                (3UL)                     /*!< C1OIE (Bit 3)                                         */
#define TMR9_IER_C1OIE_Msk                (0x8UL)                   /*!< C1OIE (Bitfield-Mask: 0x01)                           */
#define TMR9_IER_C1MIE_Pos                (2UL)                     /*!< C1MIE (Bit 2)                                         */
#define TMR9_IER_C1MIE_Msk                (0x4UL)                   /*!< C1MIE (Bitfield-Mask: 0x01)                           */
#define TMR9_IER_C0OIE_Pos                (1UL)                     /*!< C0OIE (Bit 1)                                         */
#define TMR9_IER_C0OIE_Msk                (0x2UL)                   /*!< C0OIE (Bitfield-Mask: 0x01)                           */
#define TMR9_IER_C0MIE_Pos                (0UL)                     /*!< C0MIE (Bit 0)                                         */
#define TMR9_IER_C0MIE_Msk                (0x1UL)                   /*!< C0MIE (Bitfield-Mask: 0x01)                           */
/* ==========================================================  SR  =========================================================== */
#define TMR9_SR_B1IF_Pos                  (13UL)                    /*!< B1IF (Bit 13)                                         */
#define TMR9_SR_B1IF_Msk                  (0x2000UL)                /*!< B1IF (Bitfield-Mask: 0x01)                            */
#define TMR9_SR_SBIF_Pos                  (12UL)                    /*!< SBIF (Bit 12)                                         */
#define TMR9_SR_SBIF_Msk                  (0x1000UL)                /*!< SBIF (Bitfield-Mask: 0x01)                            */
#define TMR9_SR_B0IF_Pos                  (11UL)                    /*!< B0IF (Bit 11)                                         */
#define TMR9_SR_B0IF_Msk                  (0x800UL)                 /*!< B0IF (Bitfield-Mask: 0x01)                            */
#define TMR9_SR_TIF_Pos                   (10UL)                    /*!< TIF (Bit 10)                                          */
#define TMR9_SR_TIF_Msk                   (0x400UL)                 /*!< TIF (Bitfield-Mask: 0x01)                             */
#define TMR9_SR_OVIF_Pos                  (9UL)                     /*!< OVIF (Bit 9)                                          */
#define TMR9_SR_OVIF_Msk                  (0x200UL)                 /*!< OVIF (Bitfield-Mask: 0x01)                            */
#define TMR9_SR_UIF_Pos                   (8UL)                     /*!< UIF (Bit 8)                                           */
#define TMR9_SR_UIF_Msk                   (0x100UL)                 /*!< UIF (Bitfield-Mask: 0x01)                             */
#define TMR9_SR_CC3OIF_Pos                (7UL)                     /*!< CC3OIF (Bit 7)                                        */
#define TMR9_SR_CC3OIF_Msk                (0x80UL)                  /*!< CC3OIF (Bitfield-Mask: 0x01)                          */
#define TMR9_SR_CC3MIF_Pos                (6UL)                     /*!< CC3MIF (Bit 6)                                        */
#define TMR9_SR_CC3MIF_Msk                (0x40UL)                  /*!< CC3MIF (Bitfield-Mask: 0x01)                          */
#define TMR9_SR_CC2OIF_Pos                (5UL)                     /*!< CC2OIF (Bit 5)                                        */
#define TMR9_SR_CC2OIF_Msk                (0x20UL)                  /*!< CC2OIF (Bitfield-Mask: 0x01)                          */
#define TMR9_SR_CC2MIF_Pos                (4UL)                     /*!< CC2MIF (Bit 4)                                        */
#define TMR9_SR_CC2MIF_Msk                (0x10UL)                  /*!< CC2MIF (Bitfield-Mask: 0x01)                          */
#define TMR9_SR_CC1OIF_Pos                (3UL)                     /*!< CC1OIF (Bit 3)                                        */
#define TMR9_SR_CC1OIF_Msk                (0x8UL)                   /*!< CC1OIF (Bitfield-Mask: 0x01)                          */
#define TMR9_SR_CC1MIF_Pos                (2UL)                     /*!< CC1MIF (Bit 2)                                        */
#define TMR9_SR_CC1MIF_Msk                (0x4UL)                   /*!< CC1MIF (Bitfield-Mask: 0x01)                          */
#define TMR9_SR_CC0OIF_Pos                (1UL)                     /*!< CC0OIF (Bit 1)                                        */
#define TMR9_SR_CC0OIF_Msk                (0x2UL)                   /*!< CC0OIF (Bitfield-Mask: 0x01)                          */
#define TMR9_SR_CC0MIF_Pos                (0UL)                     /*!< CC0MIF (Bit 0)                                        */
#define TMR9_SR_CC0MIF_Msk                (0x1UL)                   /*!< CC0MIF (Bitfield-Mask: 0x01)                          */
/* ==========================================================  UGR  ========================================================== */
#define TMR9_UGR_CC3UG_Pos                (7UL)                     /*!< CC3UG (Bit 7)                                         */
#define TMR9_UGR_CC3UG_Msk                (0x80UL)                  /*!< CC3UG (Bitfield-Mask: 0x01)                           */
#define TMR9_UGR_CC2UG_Pos                (6UL)                     /*!< CC2UG (Bit 6)                                         */
#define TMR9_UGR_CC2UG_Msk                (0x40UL)                  /*!< CC2UG (Bitfield-Mask: 0x01)                           */
#define TMR9_UGR_CC1UG_Pos                (5UL)                     /*!< CC1UG (Bit 5)                                         */
#define TMR9_UGR_CC1UG_Msk                (0x20UL)                  /*!< CC1UG (Bitfield-Mask: 0x01)                           */
#define TMR9_UGR_CC0UG_Pos                (4UL)                     /*!< CC0UG (Bit 4)                                         */
#define TMR9_UGR_CC0UG_Msk                (0x10UL)                  /*!< CC0UG (Bitfield-Mask: 0x01)                           */
#define TMR9_UGR_B1G_Pos                  (3UL)                     /*!< B1G (Bit 3)                                           */
#define TMR9_UGR_B1G_Msk                  (0x8UL)                   /*!< B1G (Bitfield-Mask: 0x01)                             */
#define TMR9_UGR_B0G_Pos                  (2UL)                     /*!< B0G (Bit 2)                                           */
#define TMR9_UGR_B0G_Msk                  (0x4UL)                   /*!< B0G (Bitfield-Mask: 0x01)                             */
#define TMR9_UGR_TG_Pos                   (1UL)                     /*!< TG (Bit 1)                                            */
#define TMR9_UGR_TG_Msk                   (0x2UL)                   /*!< TG (Bitfield-Mask: 0x01)                              */
#define TMR9_UGR_UG_Pos                   (0UL)                     /*!< UG (Bit 0)                                            */
#define TMR9_UGR_UG_Msk                   (0x1UL)                   /*!< UG (Bitfield-Mask: 0x01)                              */
/* =========================================================  CCMR  ========================================================== */
#define TMR9_CCMR_OC3M_Pos                (28UL)                    /*!< OC3M (Bit 28)                                         */
#define TMR9_CCMR_OC3M_Msk                (0xf0000000UL)            /*!< OC3M (Bitfield-Mask: 0x0f)                            */
#define TMR9_CCMR_CC3PE_Pos               (26UL)                    /*!< CC3PE (Bit 26)                                        */
#define TMR9_CCMR_CC3PE_Msk               (0xc000000UL)             /*!< CC3PE (Bitfield-Mask: 0x03)                           */
#define TMR9_CCMR_CC3S_Pos                (24UL)                    /*!< CC3S (Bit 24)                                         */
#define TMR9_CCMR_CC3S_Msk                (0x3000000UL)             /*!< CC3S (Bitfield-Mask: 0x03)                            */
#define TMR9_CCMR_OC2M_Pos                (20UL)                    /*!< OC2M (Bit 20)                                         */
#define TMR9_CCMR_OC2M_Msk                (0xf00000UL)              /*!< OC2M (Bitfield-Mask: 0x0f)                            */
#define TMR9_CCMR_CC2PE_Pos               (18UL)                    /*!< CC2PE (Bit 18)                                        */
#define TMR9_CCMR_CC2PE_Msk               (0xc0000UL)               /*!< CC2PE (Bitfield-Mask: 0x03)                           */
#define TMR9_CCMR_CC2S_Pos                (16UL)                    /*!< CC2S (Bit 16)                                         */
#define TMR9_CCMR_CC2S_Msk                (0x30000UL)               /*!< CC2S (Bitfield-Mask: 0x03)                            */
#define TMR9_CCMR_OC1M_Pos                (12UL)                    /*!< OC1M (Bit 12)                                         */
#define TMR9_CCMR_OC1M_Msk                (0xf000UL)                /*!< OC1M (Bitfield-Mask: 0x0f)                            */
#define TMR9_CCMR_CC1PE_Pos               (10UL)                    /*!< CC1PE (Bit 10)                                        */
#define TMR9_CCMR_CC1PE_Msk               (0xc00UL)                 /*!< CC1PE (Bitfield-Mask: 0x03)                           */
#define TMR9_CCMR_CC1S_Pos                (8UL)                     /*!< CC1S (Bit 8)                                          */
#define TMR9_CCMR_CC1S_Msk                (0x300UL)                 /*!< CC1S (Bitfield-Mask: 0x03)                            */
#define TMR9_CCMR_OC0M_Pos                (4UL)                     /*!< OC0M (Bit 4)                                          */
#define TMR9_CCMR_OC0M_Msk                (0xf0UL)                  /*!< OC0M (Bitfield-Mask: 0x0f)                            */
#define TMR9_CCMR_CC0PE_Pos               (2UL)                     /*!< CC0PE (Bit 2)                                         */
#define TMR9_CCMR_CC0PE_Msk               (0xcUL)                   /*!< CC0PE (Bitfield-Mask: 0x03)                           */
#define TMR9_CCMR_CC0S_Pos                (0UL)                     /*!< CC0S (Bit 0)                                          */
#define TMR9_CCMR_CC0S_Msk                (0x3UL)                   /*!< CC0S (Bitfield-Mask: 0x03)                            */
/* =========================================================  CCER  ========================================================== */
#define TMR9_CCER_CC3P_Pos                (14UL)                    /*!< CC3P (Bit 14)                                         */
#define TMR9_CCER_CC3P_Msk                (0xc000UL)                /*!< CC3P (Bitfield-Mask: 0x03)                            */
#define TMR9_CCER_CC3NE_Pos               (13UL)                    /*!< CC3NE (Bit 13)                                        */
#define TMR9_CCER_CC3NE_Msk               (0x2000UL)                /*!< CC3NE (Bitfield-Mask: 0x01)                           */
#define TMR9_CCER_CC3E_Pos                (12UL)                    /*!< CC3E (Bit 12)                                         */
#define TMR9_CCER_CC3E_Msk                (0x1000UL)                /*!< CC3E (Bitfield-Mask: 0x01)                            */
#define TMR9_CCER_CC2P_Pos                (10UL)                    /*!< CC2P (Bit 10)                                         */
#define TMR9_CCER_CC2P_Msk                (0xc00UL)                 /*!< CC2P (Bitfield-Mask: 0x03)                            */
#define TMR9_CCER_CC2NE_Pos               (9UL)                     /*!< CC2NE (Bit 9)                                         */
#define TMR9_CCER_CC2NE_Msk               (0x200UL)                 /*!< CC2NE (Bitfield-Mask: 0x01)                           */
#define TMR9_CCER_CC2E_Pos                (8UL)                     /*!< CC2E (Bit 8)                                          */
#define TMR9_CCER_CC2E_Msk                (0x100UL)                 /*!< CC2E (Bitfield-Mask: 0x01)                            */
#define TMR9_CCER_CC1P_Pos                (6UL)                     /*!< CC1P (Bit 6)                                          */
#define TMR9_CCER_CC1P_Msk                (0xc0UL)                  /*!< CC1P (Bitfield-Mask: 0x03)                            */
#define TMR9_CCER_CC1NE_Pos               (5UL)                     /*!< CC1NE (Bit 5)                                         */
#define TMR9_CCER_CC1NE_Msk               (0x20UL)                  /*!< CC1NE (Bitfield-Mask: 0x01)                           */
#define TMR9_CCER_CC1E_Pos                (4UL)                     /*!< CC1E (Bit 4)                                          */
#define TMR9_CCER_CC1E_Msk                (0x10UL)                  /*!< CC1E (Bitfield-Mask: 0x01)                            */
#define TMR9_CCER_CC0P_Pos                (2UL)                     /*!< CC0P (Bit 2)                                          */
#define TMR9_CCER_CC0P_Msk                (0xcUL)                   /*!< CC0P (Bitfield-Mask: 0x03)                            */
#define TMR9_CCER_CC0NE_Pos               (1UL)                     /*!< CC0NE (Bit 1)                                         */
#define TMR9_CCER_CC0NE_Msk               (0x2UL)                   /*!< CC0NE (Bitfield-Mask: 0x01)                           */
#define TMR9_CCER_CC0E_Pos                (0UL)                     /*!< CC0E (Bit 0)                                          */
#define TMR9_CCER_CC0E_Msk                (0x1UL)                   /*!< CC0E (Bitfield-Mask: 0x01)                            */
/* ==========================================================  DCR  ========================================================== */
#define TMR9_DCR_BK1F_Pos                 (24UL)                    /*!< BK1F (Bit 24)                                         */
#define TMR9_DCR_BK1F_Msk                 (0xff000000UL)            /*!< BK1F (Bitfield-Mask: 0xff)                            */
#define TMR9_DCR_BK1P_Pos                 (23UL)                    /*!< BK1P (Bit 23)                                         */
#define TMR9_DCR_BK1P_Msk                 (0x800000UL)              /*!< BK1P (Bitfield-Mask: 0x01)                            */
#define TMR9_DCR_BK1E_Pos                 (22UL)                    /*!< BK1E (Bit 22)                                         */
#define TMR9_DCR_BK1E_Msk                 (0x400000UL)              /*!< BK1E (Bitfield-Mask: 0x01)                            */
#define TMR9_DCR_BK0F_Pos                 (14UL)                    /*!< BK0F (Bit 14)                                         */
#define TMR9_DCR_BK0F_Msk                 (0x3fc000UL)              /*!< BK0F (Bitfield-Mask: 0xff)                            */
#define TMR9_DCR_BK0P_Pos                 (13UL)                    /*!< BK0P (Bit 13)                                         */
#define TMR9_DCR_BK0P_Msk                 (0x2000UL)                /*!< BK0P (Bitfield-Mask: 0x01)                            */
#define TMR9_DCR_BK0E_Pos                 (12UL)                    /*!< BK0E (Bit 12)                                         */
#define TMR9_DCR_BK0E_Msk                 (0x1000UL)                /*!< BK0E (Bitfield-Mask: 0x01)                            */
#define TMR9_DCR_MOE_Pos                  (11UL)                    /*!< MOE (Bit 11)                                          */
#define TMR9_DCR_MOE_Msk                  (0x800UL)                 /*!< MOE (Bitfield-Mask: 0x01)                             */
#define TMR9_DCR_AOE_Pos                  (10UL)                    /*!< AOE (Bit 10)                                          */
#define TMR9_DCR_AOE_Msk                  (0x400UL)                 /*!< AOE (Bitfield-Mask: 0x01)                             */
#define TMR9_DCR_OSSR_Pos                 (9UL)                     /*!< OSSR (Bit 9)                                          */
#define TMR9_DCR_OSSR_Msk                 (0x200UL)                 /*!< OSSR (Bitfield-Mask: 0x01)                            */
#define TMR9_DCR_OSSI_Pos                 (8UL)                     /*!< OSSI (Bit 8)                                          */
#define TMR9_DCR_OSSI_Msk                 (0x100UL)                 /*!< OSSI (Bitfield-Mask: 0x01)                            */
#define TMR9_DCR_DTG_Pos                  (0UL)                     /*!< DTG (Bit 0)                                           */
#define TMR9_DCR_DTG_Msk                  (0xffUL)                  /*!< DTG (Bitfield-Mask: 0xff)                             */
/* =========================================================  TTCR  ========================================================== */
#define TMR9_TTCR_TC3E_Pos                (11UL)                    /*!< TC3E (Bit 11)                                         */
#define TMR9_TTCR_TC3E_Msk                (0x800UL)                 /*!< TC3E (Bitfield-Mask: 0x01)                            */
#define TMR9_TTCR_TC2E_Pos                (10UL)                    /*!< TC2E (Bit 10)                                         */
#define TMR9_TTCR_TC2E_Msk                (0x400UL)                 /*!< TC2E (Bitfield-Mask: 0x01)                            */
#define TMR9_TTCR_TC1E_Pos                (9UL)                     /*!< TC1E (Bit 9)                                          */
#define TMR9_TTCR_TC1E_Msk                (0x200UL)                 /*!< TC1E (Bitfield-Mask: 0x01)                            */
#define TMR9_TTCR_TC0E_Pos                (8UL)                     /*!< TC0E (Bit 8)                                          */
#define TMR9_TTCR_TC0E_Msk                (0x100UL)                 /*!< TC0E (Bitfield-Mask: 0x01)                            */
#define TMR9_TTCR_TCW_Pos                 (4UL)                     /*!< TCW (Bit 4)                                           */
#define TMR9_TTCR_TCW_Msk                 (0xf0UL)                  /*!< TCW (Bitfield-Mask: 0x0f)                             */
#define TMR9_TTCR_TOW_Pos                 (0UL)                     /*!< TOW (Bit 0)                                           */
#define TMR9_TTCR_TOW_Msk                 (0xfUL)                   /*!< TOW (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  CPR  ========================================================== */
#define TMR9_CPR_CPV_Pos                  (0UL)                     /*!< CPV (Bit 0)                                           */
#define TMR9_CPR_CPV_Msk                  (0xffffUL)                /*!< CPV (Bitfield-Mask: 0xffff)                           */
/* =========================================================  PSCR  ========================================================== */
#define TMR9_PSCR_PSC_Pos                 (0UL)                     /*!< PSC (Bit 0)                                           */
#define TMR9_PSCR_PSC_Msk                 (0xffffUL)                /*!< PSC (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CNTR  ========================================================== */
#define TMR9_CNTR_CNT_Pos                 (0UL)                     /*!< CNT (Bit 0)                                           */
#define TMR9_CNTR_CNT_Msk                 (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  CRR  ========================================================== */
#define TMR9_CRR_REP_Pos                  (0UL)                     /*!< REP (Bit 0)                                           */
#define TMR9_CRR_REP_Msk                  (0xffUL)                  /*!< REP (Bitfield-Mask: 0xff)                             */
/* =========================================================  CC0R  ========================================================== */
#define TMR9_CC0R_CC0V_Pos                (0UL)                     /*!< CC0V (Bit 0)                                          */
#define TMR9_CC0R_CC0V_Msk                (0xffffUL)                /*!< CC0V (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CC1R  ========================================================== */
#define TMR9_CC1R_CC1V_Pos                (0UL)                     /*!< CC1V (Bit 0)                                          */
#define TMR9_CC1R_CC1V_Msk                (0xffffUL)                /*!< CC1V (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CC2R  ========================================================== */
#define TMR9_CC2R_CC2V_Pos                (0UL)                     /*!< CC2V (Bit 0)                                          */
#define TMR9_CC2R_CC2V_Msk                (0xffffUL)                /*!< CC2V (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CC3R  ========================================================== */
#define TMR9_CC3R_CC3V_Pos                (0UL)                     /*!< CC3V (Bit 0)                                          */
#define TMR9_CC3R_CC3V_Msk                (0xffffUL)                /*!< CC3V (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  CIR  ========================================================== */
#define TMR9_CIR_C3TIS_Pos                (24UL)                    /*!< C3TIS (Bit 24)                                        */
#define TMR9_CIR_C3TIS_Msk                (0xf000000UL)             /*!< C3TIS (Bitfield-Mask: 0x0f)                           */
#define TMR9_CIR_C2TIS_Pos                (16UL)                    /*!< C2TIS (Bit 16)                                        */
#define TMR9_CIR_C2TIS_Msk                (0xf0000UL)               /*!< C2TIS (Bitfield-Mask: 0x0f)                           */
#define TMR9_CIR_C1TIS_Pos                (8UL)                     /*!< C1TIS (Bit 8)                                         */
#define TMR9_CIR_C1TIS_Msk                (0xf00UL)                 /*!< C1TIS (Bitfield-Mask: 0x0f)                           */
#define TMR9_CIR_C0TIS_Pos                (0UL)                     /*!< C0TIS (Bit 0)                                         */
#define TMR9_CIR_C0TIS_Msk                (0xfUL)                   /*!< C0TIS (Bitfield-Mask: 0x0f)                           */
/* ==========================================================  BPR  ========================================================== */
#define TMR9_BPR_B1POL_Pos                (16UL)                    /*!< B1POL (Bit 16)                                        */
#define TMR9_BPR_B1POL_Msk                (0xffff0000UL)            /*!< B1POL (Bitfield-Mask: 0xffff)                         */
#define TMR9_BPR_B0POL_Pos                (0UL)                     /*!< B0POL (Bit 0)                                         */
#define TMR9_BPR_B0POL_Msk                (0xffffUL)                /*!< B0POL (Bitfield-Mask: 0xffff)                         */
/* ==========================================================  BER  ========================================================== */
#define TMR9_BER_B1IEN_Pos                (16UL)                    /*!< B1IEN (Bit 16)                                        */
#define TMR9_BER_B1IEN_Msk                (0xffff0000UL)            /*!< B1IEN (Bitfield-Mask: 0xffff)                         */
#define TMR9_BER_B0IEN_Pos                (0UL)                     /*!< B0IEN (Bit 0)                                         */
#define TMR9_BER_B0IEN_Msk                (0xffffUL)                /*!< B0IEN (Bitfield-Mask: 0xffff)                         */


/* =========================================================================================================================== */
/* ================                                           TMR10                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define TMR10_CR0_TI0S_Pos                (10UL)                    /*!< TI0S (Bit 10)                                         */
#define TMR10_CR0_TI0S_Msk                (0x400UL)                 /*!< TI0S (Bitfield-Mask: 0x01)                            */
#define TMR10_CR0_DCD_Pos                 (8UL)                     /*!< DCD (Bit 8)                                           */
#define TMR10_CR0_DCD_Msk                 (0x300UL)                 /*!< DCD (Bitfield-Mask: 0x03)                             */
#define TMR10_CR0_ARE_Pos                 (7UL)                     /*!< ARE (Bit 7)                                           */
#define TMR10_CR0_ARE_Msk                 (0x80UL)                  /*!< ARE (Bitfield-Mask: 0x01)                             */
#define TMR10_CR0_CMS_Pos                 (5UL)                     /*!< CMS (Bit 5)                                           */
#define TMR10_CR0_CMS_Msk                 (0x60UL)                  /*!< CMS (Bitfield-Mask: 0x03)                             */
#define TMR10_CR0_DIR_Pos                 (4UL)                     /*!< DIR (Bit 4)                                           */
#define TMR10_CR0_DIR_Msk                 (0x10UL)                  /*!< DIR (Bitfield-Mask: 0x01)                             */
#define TMR10_CR0_OPM_Pos                 (3UL)                     /*!< OPM (Bit 3)                                           */
#define TMR10_CR0_OPM_Msk                 (0x8UL)                   /*!< OPM (Bitfield-Mask: 0x01)                             */
#define TMR10_CR0_URS_Pos                 (2UL)                     /*!< URS (Bit 2)                                           */
#define TMR10_CR0_URS_Msk                 (0x4UL)                   /*!< URS (Bitfield-Mask: 0x01)                             */
#define TMR10_CR0_UDIS_Pos                (1UL)                     /*!< UDIS (Bit 1)                                          */
#define TMR10_CR0_UDIS_Msk                (0x2UL)                   /*!< UDIS (Bitfield-Mask: 0x01)                            */
#define TMR10_CR0_CEN_Pos                 (0UL)                     /*!< CEN (Bit 0)                                           */
#define TMR10_CR0_CEN_Msk                 (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  CR1  ========================================================== */
#define TMR10_CR1_OIS3N_Pos               (15UL)                    /*!< OIS3N (Bit 15)                                        */
#define TMR10_CR1_OIS3N_Msk               (0x8000UL)                /*!< OIS3N (Bitfield-Mask: 0x01)                           */
#define TMR10_CR1_OIS3_Pos                (14UL)                    /*!< OIS3 (Bit 14)                                         */
#define TMR10_CR1_OIS3_Msk                (0x4000UL)                /*!< OIS3 (Bitfield-Mask: 0x01)                            */
#define TMR10_CR1_OIS2N_Pos               (13UL)                    /*!< OIS2N (Bit 13)                                        */
#define TMR10_CR1_OIS2N_Msk               (0x2000UL)                /*!< OIS2N (Bitfield-Mask: 0x01)                           */
#define TMR10_CR1_OIS2_Pos                (12UL)                    /*!< OIS2 (Bit 12)                                         */
#define TMR10_CR1_OIS2_Msk                (0x1000UL)                /*!< OIS2 (Bitfield-Mask: 0x01)                            */
#define TMR10_CR1_OIS1N_Pos               (11UL)                    /*!< OIS1N (Bit 11)                                        */
#define TMR10_CR1_OIS1N_Msk               (0x800UL)                 /*!< OIS1N (Bitfield-Mask: 0x01)                           */
#define TMR10_CR1_OIS1_Pos                (10UL)                    /*!< OIS1 (Bit 10)                                         */
#define TMR10_CR1_OIS1_Msk                (0x400UL)                 /*!< OIS1 (Bitfield-Mask: 0x01)                            */
#define TMR10_CR1_OIS0N_Pos               (9UL)                     /*!< OIS0N (Bit 9)                                         */
#define TMR10_CR1_OIS0N_Msk               (0x200UL)                 /*!< OIS0N (Bitfield-Mask: 0x01)                           */
#define TMR10_CR1_OIS0_Pos                (8UL)                     /*!< OIS0 (Bit 8)                                          */
#define TMR10_CR1_OIS0_Msk                (0x100UL)                 /*!< OIS0 (Bitfield-Mask: 0x01)                            */
#define TMR10_CR1_MMS_Pos                 (0UL)                     /*!< MMS (Bit 0)                                           */
#define TMR10_CR1_MMS_Msk                 (0x7UL)                   /*!< MMS (Bitfield-Mask: 0x07)                             */
/* ==========================================================  SCR  ========================================================== */
#define TMR10_SCR_ETS_Pos                 (24UL)                    /*!< ETS (Bit 24)                                          */
#define TMR10_SCR_ETS_Msk                 (0xf000000UL)             /*!< ETS (Bitfield-Mask: 0x0f)                             */
#define TMR10_SCR_EE_Pos                  (22UL)                    /*!< EE (Bit 22)                                           */
#define TMR10_SCR_EE_Msk                  (0x400000UL)              /*!< EE (Bitfield-Mask: 0x01)                              */
#define TMR10_SCR_EMS_Pos                 (20UL)                    /*!< EMS (Bit 20)                                          */
#define TMR10_SCR_EMS_Msk                 (0x300000UL)              /*!< EMS (Bitfield-Mask: 0x03)                             */
#define TMR10_SCR_EFS_Pos                 (16UL)                    /*!< EFS (Bit 16)                                          */
#define TMR10_SCR_EFS_Msk                 (0xf0000UL)               /*!< EFS (Bitfield-Mask: 0x0f)                             */
#define TMR10_SCR_TS_Pos                  (8UL)                     /*!< TS (Bit 8)                                            */
#define TMR10_SCR_TS_Msk                  (0x1f00UL)                /*!< TS (Bitfield-Mask: 0x1f)                              */
#define TMR10_SCR_FE_Pos                  (7UL)                     /*!< FE (Bit 7)                                            */
#define TMR10_SCR_FE_Msk                  (0x80UL)                  /*!< FE (Bitfield-Mask: 0x01)                              */
#define TMR10_SCR_SMS_Pos                 (0UL)                     /*!< SMS (Bit 0)                                           */
#define TMR10_SCR_SMS_Msk                 (0xfUL)                   /*!< SMS (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  IER  ========================================================== */
#define TMR10_IER_BIE_Pos                 (11UL)                    /*!< BIE (Bit 11)                                          */
#define TMR10_IER_BIE_Msk                 (0x800UL)                 /*!< BIE (Bitfield-Mask: 0x01)                             */
#define TMR10_IER_TIE_Pos                 (10UL)                    /*!< TIE (Bit 10)                                          */
#define TMR10_IER_TIE_Msk                 (0x400UL)                 /*!< TIE (Bitfield-Mask: 0x01)                             */
#define TMR10_IER_OVIE_Pos                (9UL)                     /*!< OVIE (Bit 9)                                          */
#define TMR10_IER_OVIE_Msk                (0x200UL)                 /*!< OVIE (Bitfield-Mask: 0x01)                            */
#define TMR10_IER_UIE_Pos                 (8UL)                     /*!< UIE (Bit 8)                                           */
#define TMR10_IER_UIE_Msk                 (0x100UL)                 /*!< UIE (Bitfield-Mask: 0x01)                             */
#define TMR10_IER_C3OIE_Pos               (7UL)                     /*!< C3OIE (Bit 7)                                         */
#define TMR10_IER_C3OIE_Msk               (0x80UL)                  /*!< C3OIE (Bitfield-Mask: 0x01)                           */
#define TMR10_IER_C3MIE_Pos               (6UL)                     /*!< C3MIE (Bit 6)                                         */
#define TMR10_IER_C3MIE_Msk               (0x40UL)                  /*!< C3MIE (Bitfield-Mask: 0x01)                           */
#define TMR10_IER_C2OIE_Pos               (5UL)                     /*!< C2OIE (Bit 5)                                         */
#define TMR10_IER_C2OIE_Msk               (0x20UL)                  /*!< C2OIE (Bitfield-Mask: 0x01)                           */
#define TMR10_IER_C2MIE_Pos               (4UL)                     /*!< C2MIE (Bit 4)                                         */
#define TMR10_IER_C2MIE_Msk               (0x10UL)                  /*!< C2MIE (Bitfield-Mask: 0x01)                           */
#define TMR10_IER_C1OIE_Pos               (3UL)                     /*!< C1OIE (Bit 3)                                         */
#define TMR10_IER_C1OIE_Msk               (0x8UL)                   /*!< C1OIE (Bitfield-Mask: 0x01)                           */
#define TMR10_IER_C1MIE_Pos               (2UL)                     /*!< C1MIE (Bit 2)                                         */
#define TMR10_IER_C1MIE_Msk               (0x4UL)                   /*!< C1MIE (Bitfield-Mask: 0x01)                           */
#define TMR10_IER_C0OIE_Pos               (1UL)                     /*!< C0OIE (Bit 1)                                         */
#define TMR10_IER_C0OIE_Msk               (0x2UL)                   /*!< C0OIE (Bitfield-Mask: 0x01)                           */
#define TMR10_IER_C0MIE_Pos               (0UL)                     /*!< C0MIE (Bit 0)                                         */
#define TMR10_IER_C0MIE_Msk               (0x1UL)                   /*!< C0MIE (Bitfield-Mask: 0x01)                           */
/* ==========================================================  SR  =========================================================== */
#define TMR10_SR_B1IF_Pos                 (13UL)                    /*!< B1IF (Bit 13)                                         */
#define TMR10_SR_B1IF_Msk                 (0x2000UL)                /*!< B1IF (Bitfield-Mask: 0x01)                            */
#define TMR10_SR_SBIF_Pos                 (12UL)                    /*!< SBIF (Bit 12)                                         */
#define TMR10_SR_SBIF_Msk                 (0x1000UL)                /*!< SBIF (Bitfield-Mask: 0x01)                            */
#define TMR10_SR_B0IF_Pos                 (11UL)                    /*!< B0IF (Bit 11)                                         */
#define TMR10_SR_B0IF_Msk                 (0x800UL)                 /*!< B0IF (Bitfield-Mask: 0x01)                            */
#define TMR10_SR_TIF_Pos                  (10UL)                    /*!< TIF (Bit 10)                                          */
#define TMR10_SR_TIF_Msk                  (0x400UL)                 /*!< TIF (Bitfield-Mask: 0x01)                             */
#define TMR10_SR_OVIF_Pos                 (9UL)                     /*!< OVIF (Bit 9)                                          */
#define TMR10_SR_OVIF_Msk                 (0x200UL)                 /*!< OVIF (Bitfield-Mask: 0x01)                            */
#define TMR10_SR_UIF_Pos                  (8UL)                     /*!< UIF (Bit 8)                                           */
#define TMR10_SR_UIF_Msk                  (0x100UL)                 /*!< UIF (Bitfield-Mask: 0x01)                             */
#define TMR10_SR_CC3OIF_Pos               (7UL)                     /*!< CC3OIF (Bit 7)                                        */
#define TMR10_SR_CC3OIF_Msk               (0x80UL)                  /*!< CC3OIF (Bitfield-Mask: 0x01)                          */
#define TMR10_SR_CC3MIF_Pos               (6UL)                     /*!< CC3MIF (Bit 6)                                        */
#define TMR10_SR_CC3MIF_Msk               (0x40UL)                  /*!< CC3MIF (Bitfield-Mask: 0x01)                          */
#define TMR10_SR_CC2OIF_Pos               (5UL)                     /*!< CC2OIF (Bit 5)                                        */
#define TMR10_SR_CC2OIF_Msk               (0x20UL)                  /*!< CC2OIF (Bitfield-Mask: 0x01)                          */
#define TMR10_SR_CC2MIF_Pos               (4UL)                     /*!< CC2MIF (Bit 4)                                        */
#define TMR10_SR_CC2MIF_Msk               (0x10UL)                  /*!< CC2MIF (Bitfield-Mask: 0x01)                          */
#define TMR10_SR_CC1OIF_Pos               (3UL)                     /*!< CC1OIF (Bit 3)                                        */
#define TMR10_SR_CC1OIF_Msk               (0x8UL)                   /*!< CC1OIF (Bitfield-Mask: 0x01)                          */
#define TMR10_SR_CC1MIF_Pos               (2UL)                     /*!< CC1MIF (Bit 2)                                        */
#define TMR10_SR_CC1MIF_Msk               (0x4UL)                   /*!< CC1MIF (Bitfield-Mask: 0x01)                          */
#define TMR10_SR_CC0OIF_Pos               (1UL)                     /*!< CC0OIF (Bit 1)                                        */
#define TMR10_SR_CC0OIF_Msk               (0x2UL)                   /*!< CC0OIF (Bitfield-Mask: 0x01)                          */
#define TMR10_SR_CC0MIF_Pos               (0UL)                     /*!< CC0MIF (Bit 0)                                        */
#define TMR10_SR_CC0MIF_Msk               (0x1UL)                   /*!< CC0MIF (Bitfield-Mask: 0x01)                          */
/* ==========================================================  UGR  ========================================================== */
#define TMR10_UGR_CC3UG_Pos               (7UL)                     /*!< CC3UG (Bit 7)                                         */
#define TMR10_UGR_CC3UG_Msk               (0x80UL)                  /*!< CC3UG (Bitfield-Mask: 0x01)                           */
#define TMR10_UGR_CC2UG_Pos               (6UL)                     /*!< CC2UG (Bit 6)                                         */
#define TMR10_UGR_CC2UG_Msk               (0x40UL)                  /*!< CC2UG (Bitfield-Mask: 0x01)                           */
#define TMR10_UGR_CC1UG_Pos               (5UL)                     /*!< CC1UG (Bit 5)                                         */
#define TMR10_UGR_CC1UG_Msk               (0x20UL)                  /*!< CC1UG (Bitfield-Mask: 0x01)                           */
#define TMR10_UGR_CC0UG_Pos               (4UL)                     /*!< CC0UG (Bit 4)                                         */
#define TMR10_UGR_CC0UG_Msk               (0x10UL)                  /*!< CC0UG (Bitfield-Mask: 0x01)                           */
#define TMR10_UGR_B1G_Pos                 (3UL)                     /*!< B1G (Bit 3)                                           */
#define TMR10_UGR_B1G_Msk                 (0x8UL)                   /*!< B1G (Bitfield-Mask: 0x01)                             */
#define TMR10_UGR_B0G_Pos                 (2UL)                     /*!< B0G (Bit 2)                                           */
#define TMR10_UGR_B0G_Msk                 (0x4UL)                   /*!< B0G (Bitfield-Mask: 0x01)                             */
#define TMR10_UGR_TG_Pos                  (1UL)                     /*!< TG (Bit 1)                                            */
#define TMR10_UGR_TG_Msk                  (0x2UL)                   /*!< TG (Bitfield-Mask: 0x01)                              */
#define TMR10_UGR_UG_Pos                  (0UL)                     /*!< UG (Bit 0)                                            */
#define TMR10_UGR_UG_Msk                  (0x1UL)                   /*!< UG (Bitfield-Mask: 0x01)                              */
/* =========================================================  CCMR  ========================================================== */
#define TMR10_CCMR_OC3M_Pos               (28UL)                    /*!< OC3M (Bit 28)                                         */
#define TMR10_CCMR_OC3M_Msk               (0xf0000000UL)            /*!< OC3M (Bitfield-Mask: 0x0f)                            */
#define TMR10_CCMR_CC3PE_Pos              (26UL)                    /*!< CC3PE (Bit 26)                                        */
#define TMR10_CCMR_CC3PE_Msk              (0xc000000UL)             /*!< CC3PE (Bitfield-Mask: 0x03)                           */
#define TMR10_CCMR_CC3S_Pos               (24UL)                    /*!< CC3S (Bit 24)                                         */
#define TMR10_CCMR_CC3S_Msk               (0x3000000UL)             /*!< CC3S (Bitfield-Mask: 0x03)                            */
#define TMR10_CCMR_OC2M_Pos               (20UL)                    /*!< OC2M (Bit 20)                                         */
#define TMR10_CCMR_OC2M_Msk               (0xf00000UL)              /*!< OC2M (Bitfield-Mask: 0x0f)                            */
#define TMR10_CCMR_CC2PE_Pos              (18UL)                    /*!< CC2PE (Bit 18)                                        */
#define TMR10_CCMR_CC2PE_Msk              (0xc0000UL)               /*!< CC2PE (Bitfield-Mask: 0x03)                           */
#define TMR10_CCMR_CC2S_Pos               (16UL)                    /*!< CC2S (Bit 16)                                         */
#define TMR10_CCMR_CC2S_Msk               (0x30000UL)               /*!< CC2S (Bitfield-Mask: 0x03)                            */
#define TMR10_CCMR_OC1M_Pos               (12UL)                    /*!< OC1M (Bit 12)                                         */
#define TMR10_CCMR_OC1M_Msk               (0xf000UL)                /*!< OC1M (Bitfield-Mask: 0x0f)                            */
#define TMR10_CCMR_CC1PE_Pos              (10UL)                    /*!< CC1PE (Bit 10)                                        */
#define TMR10_CCMR_CC1PE_Msk              (0xc00UL)                 /*!< CC1PE (Bitfield-Mask: 0x03)                           */
#define TMR10_CCMR_CC1S_Pos               (8UL)                     /*!< CC1S (Bit 8)                                          */
#define TMR10_CCMR_CC1S_Msk               (0x300UL)                 /*!< CC1S (Bitfield-Mask: 0x03)                            */
#define TMR10_CCMR_OC0M_Pos               (4UL)                     /*!< OC0M (Bit 4)                                          */
#define TMR10_CCMR_OC0M_Msk               (0xf0UL)                  /*!< OC0M (Bitfield-Mask: 0x0f)                            */
#define TMR10_CCMR_CC0PE_Pos              (2UL)                     /*!< CC0PE (Bit 2)                                         */
#define TMR10_CCMR_CC0PE_Msk              (0xcUL)                   /*!< CC0PE (Bitfield-Mask: 0x03)                           */
#define TMR10_CCMR_CC0S_Pos               (0UL)                     /*!< CC0S (Bit 0)                                          */
#define TMR10_CCMR_CC0S_Msk               (0x3UL)                   /*!< CC0S (Bitfield-Mask: 0x03)                            */
/* =========================================================  CCER  ========================================================== */
#define TMR10_CCER_CC3P_Pos               (14UL)                    /*!< CC3P (Bit 14)                                         */
#define TMR10_CCER_CC3P_Msk               (0xc000UL)                /*!< CC3P (Bitfield-Mask: 0x03)                            */
#define TMR10_CCER_CC3NE_Pos              (13UL)                    /*!< CC3NE (Bit 13)                                        */
#define TMR10_CCER_CC3NE_Msk              (0x2000UL)                /*!< CC3NE (Bitfield-Mask: 0x01)                           */
#define TMR10_CCER_CC3E_Pos               (12UL)                    /*!< CC3E (Bit 12)                                         */
#define TMR10_CCER_CC3E_Msk               (0x1000UL)                /*!< CC3E (Bitfield-Mask: 0x01)                            */
#define TMR10_CCER_CC2P_Pos               (10UL)                    /*!< CC2P (Bit 10)                                         */
#define TMR10_CCER_CC2P_Msk               (0xc00UL)                 /*!< CC2P (Bitfield-Mask: 0x03)                            */
#define TMR10_CCER_CC2NE_Pos              (9UL)                     /*!< CC2NE (Bit 9)                                         */
#define TMR10_CCER_CC2NE_Msk              (0x200UL)                 /*!< CC2NE (Bitfield-Mask: 0x01)                           */
#define TMR10_CCER_CC2E_Pos               (8UL)                     /*!< CC2E (Bit 8)                                          */
#define TMR10_CCER_CC2E_Msk               (0x100UL)                 /*!< CC2E (Bitfield-Mask: 0x01)                            */
#define TMR10_CCER_CC1P_Pos               (6UL)                     /*!< CC1P (Bit 6)                                          */
#define TMR10_CCER_CC1P_Msk               (0xc0UL)                  /*!< CC1P (Bitfield-Mask: 0x03)                            */
#define TMR10_CCER_CC1NE_Pos              (5UL)                     /*!< CC1NE (Bit 5)                                         */
#define TMR10_CCER_CC1NE_Msk              (0x20UL)                  /*!< CC1NE (Bitfield-Mask: 0x01)                           */
#define TMR10_CCER_CC1E_Pos               (4UL)                     /*!< CC1E (Bit 4)                                          */
#define TMR10_CCER_CC1E_Msk               (0x10UL)                  /*!< CC1E (Bitfield-Mask: 0x01)                            */
#define TMR10_CCER_CC0P_Pos               (2UL)                     /*!< CC0P (Bit 2)                                          */
#define TMR10_CCER_CC0P_Msk               (0xcUL)                   /*!< CC0P (Bitfield-Mask: 0x03)                            */
#define TMR10_CCER_CC0NE_Pos              (1UL)                     /*!< CC0NE (Bit 1)                                         */
#define TMR10_CCER_CC0NE_Msk              (0x2UL)                   /*!< CC0NE (Bitfield-Mask: 0x01)                           */
#define TMR10_CCER_CC0E_Pos               (0UL)                     /*!< CC0E (Bit 0)                                          */
#define TMR10_CCER_CC0E_Msk               (0x1UL)                   /*!< CC0E (Bitfield-Mask: 0x01)                            */
/* ==========================================================  DCR  ========================================================== */
#define TMR10_DCR_BK1F_Pos                (24UL)                    /*!< BK1F (Bit 24)                                         */
#define TMR10_DCR_BK1F_Msk                (0xff000000UL)            /*!< BK1F (Bitfield-Mask: 0xff)                            */
#define TMR10_DCR_BK1P_Pos                (23UL)                    /*!< BK1P (Bit 23)                                         */
#define TMR10_DCR_BK1P_Msk                (0x800000UL)              /*!< BK1P (Bitfield-Mask: 0x01)                            */
#define TMR10_DCR_BK1E_Pos                (22UL)                    /*!< BK1E (Bit 22)                                         */
#define TMR10_DCR_BK1E_Msk                (0x400000UL)              /*!< BK1E (Bitfield-Mask: 0x01)                            */
#define TMR10_DCR_BK0F_Pos                (14UL)                    /*!< BK0F (Bit 14)                                         */
#define TMR10_DCR_BK0F_Msk                (0x3fc000UL)              /*!< BK0F (Bitfield-Mask: 0xff)                            */
#define TMR10_DCR_BK0P_Pos                (13UL)                    /*!< BK0P (Bit 13)                                         */
#define TMR10_DCR_BK0P_Msk                (0x2000UL)                /*!< BK0P (Bitfield-Mask: 0x01)                            */
#define TMR10_DCR_BK0E_Pos                (12UL)                    /*!< BK0E (Bit 12)                                         */
#define TMR10_DCR_BK0E_Msk                (0x1000UL)                /*!< BK0E (Bitfield-Mask: 0x01)                            */
#define TMR10_DCR_MOE_Pos                 (11UL)                    /*!< MOE (Bit 11)                                          */
#define TMR10_DCR_MOE_Msk                 (0x800UL)                 /*!< MOE (Bitfield-Mask: 0x01)                             */
#define TMR10_DCR_AOE_Pos                 (10UL)                    /*!< AOE (Bit 10)                                          */
#define TMR10_DCR_AOE_Msk                 (0x400UL)                 /*!< AOE (Bitfield-Mask: 0x01)                             */
#define TMR10_DCR_OSSR_Pos                (9UL)                     /*!< OSSR (Bit 9)                                          */
#define TMR10_DCR_OSSR_Msk                (0x200UL)                 /*!< OSSR (Bitfield-Mask: 0x01)                            */
#define TMR10_DCR_OSSI_Pos                (8UL)                     /*!< OSSI (Bit 8)                                          */
#define TMR10_DCR_OSSI_Msk                (0x100UL)                 /*!< OSSI (Bitfield-Mask: 0x01)                            */
#define TMR10_DCR_DTG_Pos                 (0UL)                     /*!< DTG (Bit 0)                                           */
#define TMR10_DCR_DTG_Msk                 (0xffUL)                  /*!< DTG (Bitfield-Mask: 0xff)                             */
/* =========================================================  TTCR  ========================================================== */
#define TMR10_TTCR_TC3E_Pos               (11UL)                    /*!< TC3E (Bit 11)                                         */
#define TMR10_TTCR_TC3E_Msk               (0x800UL)                 /*!< TC3E (Bitfield-Mask: 0x01)                            */
#define TMR10_TTCR_TC2E_Pos               (10UL)                    /*!< TC2E (Bit 10)                                         */
#define TMR10_TTCR_TC2E_Msk               (0x400UL)                 /*!< TC2E (Bitfield-Mask: 0x01)                            */
#define TMR10_TTCR_TC1E_Pos               (9UL)                     /*!< TC1E (Bit 9)                                          */
#define TMR10_TTCR_TC1E_Msk               (0x200UL)                 /*!< TC1E (Bitfield-Mask: 0x01)                            */
#define TMR10_TTCR_TC0E_Pos               (8UL)                     /*!< TC0E (Bit 8)                                          */
#define TMR10_TTCR_TC0E_Msk               (0x100UL)                 /*!< TC0E (Bitfield-Mask: 0x01)                            */
#define TMR10_TTCR_TCW_Pos                (4UL)                     /*!< TCW (Bit 4)                                           */
#define TMR10_TTCR_TCW_Msk                (0xf0UL)                  /*!< TCW (Bitfield-Mask: 0x0f)                             */
#define TMR10_TTCR_TOW_Pos                (0UL)                     /*!< TOW (Bit 0)                                           */
#define TMR10_TTCR_TOW_Msk                (0xfUL)                   /*!< TOW (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  CPR  ========================================================== */
#define TMR10_CPR_CPV_Pos                 (0UL)                     /*!< CPV (Bit 0)                                           */
#define TMR10_CPR_CPV_Msk                 (0xffffUL)                /*!< CPV (Bitfield-Mask: 0xffff)                           */
/* =========================================================  PSCR  ========================================================== */
#define TMR10_PSCR_PSC_Pos                (0UL)                     /*!< PSC (Bit 0)                                           */
#define TMR10_PSCR_PSC_Msk                (0xffffUL)                /*!< PSC (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CNTR  ========================================================== */
#define TMR10_CNTR_CNT_Pos                (0UL)                     /*!< CNT (Bit 0)                                           */
#define TMR10_CNTR_CNT_Msk                (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  CRR  ========================================================== */
#define TMR10_CRR_REP_Pos                 (0UL)                     /*!< REP (Bit 0)                                           */
#define TMR10_CRR_REP_Msk                 (0xffUL)                  /*!< REP (Bitfield-Mask: 0xff)                             */
/* =========================================================  CC0R  ========================================================== */
#define TMR10_CC0R_CC0V_Pos               (0UL)                     /*!< CC0V (Bit 0)                                          */
#define TMR10_CC0R_CC0V_Msk               (0xffffUL)                /*!< CC0V (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CC1R  ========================================================== */
#define TMR10_CC1R_CC1V_Pos               (0UL)                     /*!< CC1V (Bit 0)                                          */
#define TMR10_CC1R_CC1V_Msk               (0xffffUL)                /*!< CC1V (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CC2R  ========================================================== */
#define TMR10_CC2R_CC2V_Pos               (0UL)                     /*!< CC2V (Bit 0)                                          */
#define TMR10_CC2R_CC2V_Msk               (0xffffUL)                /*!< CC2V (Bitfield-Mask: 0xffff)                          */
/* =========================================================  CC3R  ========================================================== */
#define TMR10_CC3R_CC3V_Pos               (0UL)                     /*!< CC3V (Bit 0)                                          */
#define TMR10_CC3R_CC3V_Msk               (0xffffUL)                /*!< CC3V (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  CIR  ========================================================== */
#define TMR10_CIR_C3TIS_Pos               (24UL)                    /*!< C3TIS (Bit 24)                                        */
#define TMR10_CIR_C3TIS_Msk               (0xf000000UL)             /*!< C3TIS (Bitfield-Mask: 0x0f)                           */
#define TMR10_CIR_C2TIS_Pos               (16UL)                    /*!< C2TIS (Bit 16)                                        */
#define TMR10_CIR_C2TIS_Msk               (0xf0000UL)               /*!< C2TIS (Bitfield-Mask: 0x0f)                           */
#define TMR10_CIR_C1TIS_Pos               (8UL)                     /*!< C1TIS (Bit 8)                                         */
#define TMR10_CIR_C1TIS_Msk               (0xf00UL)                 /*!< C1TIS (Bitfield-Mask: 0x0f)                           */
#define TMR10_CIR_C0TIS_Pos               (0UL)                     /*!< C0TIS (Bit 0)                                         */
#define TMR10_CIR_C0TIS_Msk               (0xfUL)                   /*!< C0TIS (Bitfield-Mask: 0x0f)                           */
/* ==========================================================  BPR  ========================================================== */
#define TMR10_BPR_B1POL_Pos               (16UL)                    /*!< B1POL (Bit 16)                                        */
#define TMR10_BPR_B1POL_Msk               (0xffff0000UL)            /*!< B1POL (Bitfield-Mask: 0xffff)                         */
#define TMR10_BPR_B0POL_Pos               (0UL)                     /*!< B0POL (Bit 0)                                         */
#define TMR10_BPR_B0POL_Msk               (0xffffUL)                /*!< B0POL (Bitfield-Mask: 0xffff)                         */
/* ==========================================================  BER  ========================================================== */
#define TMR10_BER_B1IEN_Pos               (16UL)                    /*!< B1IEN (Bit 16)                                        */
#define TMR10_BER_B1IEN_Msk               (0xffff0000UL)            /*!< B1IEN (Bitfield-Mask: 0xffff)                         */
#define TMR10_BER_B0IEN_Pos               (0UL)                     /*!< B0IEN (Bit 0)                                         */
#define TMR10_BER_B0IEN_Msk               (0xffffUL)                /*!< B0IEN (Bitfield-Mask: 0xffff)                         */


/* =========================================================================================================================== */
/* ================                                           ADC0                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define ADC0_CR_ADCALDIF_Pos              (7UL)                     /*!< ADCALDIF (Bit 7)                                      */
#define ADC0_CR_ADCALDIF_Msk              (0x80UL)                  /*!< ADCALDIF (Bitfield-Mask: 0x01)                        */
#define ADC0_CR_ADCAL_Pos                 (6UL)                     /*!< ADCAL (Bit 6)                                         */
#define ADC0_CR_ADCAL_Msk                 (0x40UL)                  /*!< ADCAL (Bitfield-Mask: 0x01)                           */
#define ADC0_CR_JADSTP_Pos                (5UL)                     /*!< JADSTP (Bit 5)                                        */
#define ADC0_CR_JADSTP_Msk                (0x20UL)                  /*!< JADSTP (Bitfield-Mask: 0x01)                          */
#define ADC0_CR_ADSTP_Pos                 (4UL)                     /*!< ADSTP (Bit 4)                                         */
#define ADC0_CR_ADSTP_Msk                 (0x10UL)                  /*!< ADSTP (Bitfield-Mask: 0x01)                           */
#define ADC0_CR_JADSTART_Pos              (3UL)                     /*!< JADSTART (Bit 3)                                      */
#define ADC0_CR_JADSTART_Msk              (0x8UL)                   /*!< JADSTART (Bitfield-Mask: 0x01)                        */
#define ADC0_CR_ADSTART_Pos               (2UL)                     /*!< ADSTART (Bit 2)                                       */
#define ADC0_CR_ADSTART_Msk               (0x4UL)                   /*!< ADSTART (Bitfield-Mask: 0x01)                         */
#define ADC0_CR_ADDIS_Pos                 (1UL)                     /*!< ADDIS (Bit 1)                                         */
#define ADC0_CR_ADDIS_Msk                 (0x2UL)                   /*!< ADDIS (Bitfield-Mask: 0x01)                           */
#define ADC0_CR_ADEN_Pos                  (0UL)                     /*!< ADEN (Bit 0)                                          */
#define ADC0_CR_ADEN_Msk                  (0x1UL)                   /*!< ADEN (Bitfield-Mask: 0x01)                            */
/* =========================================================  CFGR0  ========================================================= */
#define ADC0_CFGR0_OVSCAL_Pos             (28UL)                    /*!< OVSCAL (Bit 28)                                       */
#define ADC0_CFGR0_OVSCAL_Msk             (0x70000000UL)            /*!< OVSCAL (Bitfield-Mask: 0x07)                          */
#define ADC0_CFGR0_CONT_Pos               (23UL)                    /*!< CONT (Bit 23)                                         */
#define ADC0_CFGR0_CONT_Msk               (0x800000UL)              /*!< CONT (Bitfield-Mask: 0x01)                            */
#define ADC0_CFGR0_JAUTO_Pos              (22UL)                    /*!< JAUTO (Bit 22)                                        */
#define ADC0_CFGR0_JAUTO_Msk              (0x400000UL)              /*!< JAUTO (Bitfield-Mask: 0x01)                           */
#define ADC0_CFGR0_JDISCEN_Pos            (20UL)                    /*!< JDISCEN (Bit 20)                                      */
#define ADC0_CFGR0_JDISCEN_Msk            (0x100000UL)              /*!< JDISCEN (Bitfield-Mask: 0x01)                         */
#define ADC0_CFGR0_DISCNUM_Pos            (17UL)                    /*!< DISCNUM (Bit 17)                                      */
#define ADC0_CFGR0_DISCNUM_Msk            (0xe0000UL)               /*!< DISCNUM (Bitfield-Mask: 0x07)                         */
#define ADC0_CFGR0_DISCEN_Pos             (16UL)                    /*!< DISCEN (Bit 16)                                       */
#define ADC0_CFGR0_DISCEN_Msk             (0x10000UL)               /*!< DISCEN (Bitfield-Mask: 0x01)                          */
#define ADC0_CFGR0_OVRMOD_Pos             (15UL)                    /*!< OVRMOD (Bit 15)                                       */
#define ADC0_CFGR0_OVRMOD_Msk             (0x8000UL)                /*!< OVRMOD (Bitfield-Mask: 0x01)                          */
#define ADC0_CFGR0_SDMAEN_Pos             (14UL)                    /*!< SDMAEN (Bit 14)                                       */
#define ADC0_CFGR0_SDMAEN_Msk             (0x4000UL)                /*!< SDMAEN (Bitfield-Mask: 0x01)                          */
#define ADC0_CFGR0_TROVS_Pos              (12UL)                    /*!< TROVS (Bit 12)                                        */
#define ADC0_CFGR0_TROVS_Msk              (0x1000UL)                /*!< TROVS (Bitfield-Mask: 0x01)                           */
#define ADC0_CFGR0_OVSS_Pos               (8UL)                     /*!< OVSS (Bit 8)                                          */
#define ADC0_CFGR0_OVSS_Msk               (0xf00UL)                 /*!< OVSS (Bitfield-Mask: 0x0f)                            */
#define ADC0_CFGR0_ROVSM_Pos              (7UL)                     /*!< ROVSM (Bit 7)                                         */
#define ADC0_CFGR0_ROVSM_Msk              (0x80UL)                  /*!< ROVSM (Bitfield-Mask: 0x01)                           */
#define ADC0_CFGR0_OVSR_Pos               (4UL)                     /*!< OVSR (Bit 4)                                          */
#define ADC0_CFGR0_OVSR_Msk               (0x70UL)                  /*!< OVSR (Bitfield-Mask: 0x07)                            */
#define ADC0_CFGR0_JOVSE_Pos              (1UL)                     /*!< JOVSE (Bit 1)                                         */
#define ADC0_CFGR0_JOVSE_Msk              (0x2UL)                   /*!< JOVSE (Bitfield-Mask: 0x01)                           */
#define ADC0_CFGR0_ROVSE_Pos              (0UL)                     /*!< ROVSE (Bit 0)                                         */
#define ADC0_CFGR0_ROVSE_Msk              (0x1UL)                   /*!< ROVSE (Bitfield-Mask: 0x01)                           */
/* =========================================================  CFGR1  ========================================================= */
#define ADC0_CFGR1_JAWD2EN_Pos            (14UL)                    /*!< JAWD2EN (Bit 14)                                      */
#define ADC0_CFGR1_JAWD2EN_Msk            (0x4000UL)                /*!< JAWD2EN (Bitfield-Mask: 0x01)                         */
#define ADC0_CFGR1_JAWD1EN_Pos            (13UL)                    /*!< JAWD1EN (Bit 13)                                      */
#define ADC0_CFGR1_JAWD1EN_Msk            (0x2000UL)                /*!< JAWD1EN (Bitfield-Mask: 0x01)                         */
#define ADC0_CFGR1_JAWD0EN_Pos            (12UL)                    /*!< JAWD0EN (Bit 12)                                      */
#define ADC0_CFGR1_JAWD0EN_Msk            (0x1000UL)                /*!< JAWD0EN (Bitfield-Mask: 0x01)                         */
#define ADC0_CFGR1_AWD2EN_Pos             (10UL)                    /*!< AWD2EN (Bit 10)                                       */
#define ADC0_CFGR1_AWD2EN_Msk             (0x400UL)                 /*!< AWD2EN (Bitfield-Mask: 0x01)                          */
#define ADC0_CFGR1_AWD1EN_Pos             (9UL)                     /*!< AWD1EN (Bit 9)                                        */
#define ADC0_CFGR1_AWD1EN_Msk             (0x200UL)                 /*!< AWD1EN (Bitfield-Mask: 0x01)                          */
#define ADC0_CFGR1_AWD0EN_Pos             (8UL)                     /*!< AWD0EN (Bit 8)                                        */
#define ADC0_CFGR1_AWD0EN_Msk             (0x100UL)                 /*!< AWD0EN (Bitfield-Mask: 0x01)                          */
#define ADC0_CFGR1_ISEL_Pos               (4UL)                     /*!< ISEL (Bit 4)                                          */
#define ADC0_CFGR1_ISEL_Msk               (0x30UL)                  /*!< ISEL (Bitfield-Mask: 0x03)                            */
#define ADC0_CFGR1_CHEN_Pos               (3UL)                     /*!< CHEN (Bit 3)                                          */
#define ADC0_CFGR1_CHEN_Msk               (0x8UL)                   /*!< CHEN (Bitfield-Mask: 0x01)                            */
#define ADC0_CFGR1_REFEN_Pos              (1UL)                     /*!< REFEN (Bit 1)                                         */
#define ADC0_CFGR1_REFEN_Msk              (0x2UL)                   /*!< REFEN (Bitfield-Mask: 0x01)                           */
#define ADC0_CFGR1_BIASEN_Pos             (0UL)                     /*!< BIASEN (Bit 0)                                        */
#define ADC0_CFGR1_BIASEN_Msk             (0x1UL)                   /*!< BIASEN (Bitfield-Mask: 0x01)                          */
/* ==========================================================  ISR  ========================================================== */
#define ADC0_ISR_EOSMP_Pos                (9UL)                     /*!< EOSMP (Bit 9)                                         */
#define ADC0_ISR_EOSMP_Msk                (0x200UL)                 /*!< EOSMP (Bitfield-Mask: 0x01)                           */
#define ADC0_ISR_ADRDY_Pos                (8UL)                     /*!< ADRDY (Bit 8)                                         */
#define ADC0_ISR_ADRDY_Msk                (0x100UL)                 /*!< ADRDY (Bitfield-Mask: 0x01)                           */
#define ADC0_ISR_AWD2_Pos                 (7UL)                     /*!< AWD2 (Bit 7)                                          */
#define ADC0_ISR_AWD2_Msk                 (0x80UL)                  /*!< AWD2 (Bitfield-Mask: 0x01)                            */
#define ADC0_ISR_AWD1_Pos                 (6UL)                     /*!< AWD1 (Bit 6)                                          */
#define ADC0_ISR_AWD1_Msk                 (0x40UL)                  /*!< AWD1 (Bitfield-Mask: 0x01)                            */
#define ADC0_ISR_AWD0_Pos                 (5UL)                     /*!< AWD0 (Bit 5)                                          */
#define ADC0_ISR_AWD0_Msk                 (0x20UL)                  /*!< AWD0 (Bitfield-Mask: 0x01)                            */
#define ADC0_ISR_OVR_Pos                  (4UL)                     /*!< OVR (Bit 4)                                           */
#define ADC0_ISR_OVR_Msk                  (0x10UL)                  /*!< OVR (Bitfield-Mask: 0x01)                             */
#define ADC0_ISR_JEOS_Pos                 (3UL)                     /*!< JEOS (Bit 3)                                          */
#define ADC0_ISR_JEOS_Msk                 (0x8UL)                   /*!< JEOS (Bitfield-Mask: 0x01)                            */
#define ADC0_ISR_JEOC_Pos                 (2UL)                     /*!< JEOC (Bit 2)                                          */
#define ADC0_ISR_JEOC_Msk                 (0x4UL)                   /*!< JEOC (Bitfield-Mask: 0x01)                            */
#define ADC0_ISR_EOS_Pos                  (1UL)                     /*!< EOS (Bit 1)                                           */
#define ADC0_ISR_EOS_Msk                  (0x2UL)                   /*!< EOS (Bitfield-Mask: 0x01)                             */
#define ADC0_ISR_EOC_Pos                  (0UL)                     /*!< EOC (Bit 0)                                           */
#define ADC0_ISR_EOC_Msk                  (0x1UL)                   /*!< EOC (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IER  ========================================================== */
#define ADC0_IER_EOSMPIE_Pos              (9UL)                     /*!< EOSMPIE (Bit 9)                                       */
#define ADC0_IER_EOSMPIE_Msk              (0x200UL)                 /*!< EOSMPIE (Bitfield-Mask: 0x01)                         */
#define ADC0_IER_ADRDYIE_Pos              (8UL)                     /*!< ADRDYIE (Bit 8)                                       */
#define ADC0_IER_ADRDYIE_Msk              (0x100UL)                 /*!< ADRDYIE (Bitfield-Mask: 0x01)                         */
#define ADC0_IER_AWD2IE_Pos               (7UL)                     /*!< AWD2IE (Bit 7)                                        */
#define ADC0_IER_AWD2IE_Msk               (0x80UL)                  /*!< AWD2IE (Bitfield-Mask: 0x01)                          */
#define ADC0_IER_AWD1IE_Pos               (6UL)                     /*!< AWD1IE (Bit 6)                                        */
#define ADC0_IER_AWD1IE_Msk               (0x40UL)                  /*!< AWD1IE (Bitfield-Mask: 0x01)                          */
#define ADC0_IER_AWD0IE_Pos               (5UL)                     /*!< AWD0IE (Bit 5)                                        */
#define ADC0_IER_AWD0IE_Msk               (0x20UL)                  /*!< AWD0IE (Bitfield-Mask: 0x01)                          */
#define ADC0_IER_OVRIE_Pos                (4UL)                     /*!< OVRIE (Bit 4)                                         */
#define ADC0_IER_OVRIE_Msk                (0x10UL)                  /*!< OVRIE (Bitfield-Mask: 0x01)                           */
#define ADC0_IER_JEOSIE_Pos               (3UL)                     /*!< JEOSIE (Bit 3)                                        */
#define ADC0_IER_JEOSIE_Msk               (0x8UL)                   /*!< JEOSIE (Bitfield-Mask: 0x01)                          */
#define ADC0_IER_JEOCIE_Pos               (2UL)                     /*!< JEOCIE (Bit 2)                                        */
#define ADC0_IER_JEOCIE_Msk               (0x4UL)                   /*!< JEOCIE (Bitfield-Mask: 0x01)                          */
#define ADC0_IER_EOSIE_Pos                (1UL)                     /*!< EOSIE (Bit 1)                                         */
#define ADC0_IER_EOSIE_Msk                (0x2UL)                   /*!< EOSIE (Bitfield-Mask: 0x01)                           */
#define ADC0_IER_EOCIE_Pos                (0UL)                     /*!< EOCIE (Bit 0)                                         */
#define ADC0_IER_EOCIE_Msk                (0x1UL)                   /*!< EOCIE (Bitfield-Mask: 0x01)                           */
/* ========================================================  SIGSEL  ========================================================= */
#define ADC0_SIGSEL_SIGSEL_Pos            (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define ADC0_SIGSEL_SIGSEL_Msk            (0xfffffUL)               /*!< SIGSEL (Bitfield-Mask: 0xfffff)                       */
/* =========================================================  SMPR0  ========================================================= */
#define ADC0_SMPR0_SMP7_Pos               (28UL)                    /*!< SMP7 (Bit 28)                                         */
#define ADC0_SMPR0_SMP7_Msk               (0x70000000UL)            /*!< SMP7 (Bitfield-Mask: 0x07)                            */
#define ADC0_SMPR0_SMP6_Pos               (24UL)                    /*!< SMP6 (Bit 24)                                         */
#define ADC0_SMPR0_SMP6_Msk               (0x7000000UL)             /*!< SMP6 (Bitfield-Mask: 0x07)                            */
#define ADC0_SMPR0_SMP5_Pos               (20UL)                    /*!< SMP5 (Bit 20)                                         */
#define ADC0_SMPR0_SMP5_Msk               (0x700000UL)              /*!< SMP5 (Bitfield-Mask: 0x07)                            */
#define ADC0_SMPR0_SMP4_Pos               (16UL)                    /*!< SMP4 (Bit 16)                                         */
#define ADC0_SMPR0_SMP4_Msk               (0x70000UL)               /*!< SMP4 (Bitfield-Mask: 0x07)                            */
#define ADC0_SMPR0_SMP3_Pos               (12UL)                    /*!< SMP3 (Bit 12)                                         */
#define ADC0_SMPR0_SMP3_Msk               (0x7000UL)                /*!< SMP3 (Bitfield-Mask: 0x07)                            */
#define ADC0_SMPR0_SMP2_Pos               (8UL)                     /*!< SMP2 (Bit 8)                                          */
#define ADC0_SMPR0_SMP2_Msk               (0x700UL)                 /*!< SMP2 (Bitfield-Mask: 0x07)                            */
#define ADC0_SMPR0_SMP1_Pos               (4UL)                     /*!< SMP1 (Bit 4)                                          */
#define ADC0_SMPR0_SMP1_Msk               (0x70UL)                  /*!< SMP1 (Bitfield-Mask: 0x07)                            */
#define ADC0_SMPR0_SMP0_Pos               (0UL)                     /*!< SMP0 (Bit 0)                                          */
#define ADC0_SMPR0_SMP0_Msk               (0x7UL)                   /*!< SMP0 (Bitfield-Mask: 0x07)                            */
/* =========================================================  SMPR1  ========================================================= */
#define ADC0_SMPR1_SMP15_Pos              (28UL)                    /*!< SMP15 (Bit 28)                                        */
#define ADC0_SMPR1_SMP15_Msk              (0x70000000UL)            /*!< SMP15 (Bitfield-Mask: 0x07)                           */
#define ADC0_SMPR1_SMP14_Pos              (24UL)                    /*!< SMP14 (Bit 24)                                        */
#define ADC0_SMPR1_SMP14_Msk              (0x7000000UL)             /*!< SMP14 (Bitfield-Mask: 0x07)                           */
#define ADC0_SMPR1_SMP13_Pos              (20UL)                    /*!< SMP13 (Bit 20)                                        */
#define ADC0_SMPR1_SMP13_Msk              (0x700000UL)              /*!< SMP13 (Bitfield-Mask: 0x07)                           */
#define ADC0_SMPR1_SMP12_Pos              (16UL)                    /*!< SMP12 (Bit 16)                                        */
#define ADC0_SMPR1_SMP12_Msk              (0x70000UL)               /*!< SMP12 (Bitfield-Mask: 0x07)                           */
#define ADC0_SMPR1_SMP11_Pos              (12UL)                    /*!< SMP11 (Bit 12)                                        */
#define ADC0_SMPR1_SMP11_Msk              (0x7000UL)                /*!< SMP11 (Bitfield-Mask: 0x07)                           */
#define ADC0_SMPR1_SMP10_Pos              (8UL)                     /*!< SMP10 (Bit 8)                                         */
#define ADC0_SMPR1_SMP10_Msk              (0x700UL)                 /*!< SMP10 (Bitfield-Mask: 0x07)                           */
#define ADC0_SMPR1_SMP9_Pos               (4UL)                     /*!< SMP9 (Bit 4)                                          */
#define ADC0_SMPR1_SMP9_Msk               (0x70UL)                  /*!< SMP9 (Bitfield-Mask: 0x07)                            */
#define ADC0_SMPR1_SMP8_Pos               (0UL)                     /*!< SMP8 (Bit 0)                                          */
#define ADC0_SMPR1_SMP8_Msk               (0x7UL)                   /*!< SMP8 (Bitfield-Mask: 0x07)                            */
/* =========================================================  SMPR2  ========================================================= */
#define ADC0_SMPR2_SMP19_Pos              (12UL)                    /*!< SMP19 (Bit 12)                                        */
#define ADC0_SMPR2_SMP19_Msk              (0x7000UL)                /*!< SMP19 (Bitfield-Mask: 0x07)                           */
#define ADC0_SMPR2_SMP18_Pos              (8UL)                     /*!< SMP18 (Bit 8)                                         */
#define ADC0_SMPR2_SMP18_Msk              (0x700UL)                 /*!< SMP18 (Bitfield-Mask: 0x07)                           */
#define ADC0_SMPR2_SMP17_Pos              (4UL)                     /*!< SMP17 (Bit 4)                                         */
#define ADC0_SMPR2_SMP17_Msk              (0x70UL)                  /*!< SMP17 (Bitfield-Mask: 0x07)                           */
#define ADC0_SMPR2_SMP16_Pos              (0UL)                     /*!< SMP16 (Bit 0)                                         */
#define ADC0_SMPR2_SMP16_Msk              (0x7UL)                   /*!< SMP16 (Bitfield-Mask: 0x07)                           */
/* =========================================================  CALR0  ========================================================= */
#define ADC0_CALR0_SAT7_Pos               (31UL)                    /*!< SAT7 (Bit 31)                                         */
#define ADC0_CALR0_SAT7_Msk               (0x80000000UL)            /*!< SAT7 (Bitfield-Mask: 0x01)                            */
#define ADC0_CALR0_CAL7_Pos               (28UL)                    /*!< CAL7 (Bit 28)                                         */
#define ADC0_CALR0_CAL7_Msk               (0x30000000UL)            /*!< CAL7 (Bitfield-Mask: 0x03)                            */
#define ADC0_CALR0_SAT6_Pos               (27UL)                    /*!< SAT6 (Bit 27)                                         */
#define ADC0_CALR0_SAT6_Msk               (0x8000000UL)             /*!< SAT6 (Bitfield-Mask: 0x01)                            */
#define ADC0_CALR0_CAL6_Pos               (24UL)                    /*!< CAL6 (Bit 24)                                         */
#define ADC0_CALR0_CAL6_Msk               (0x3000000UL)             /*!< CAL6 (Bitfield-Mask: 0x03)                            */
#define ADC0_CALR0_SAT5_Pos               (23UL)                    /*!< SAT5 (Bit 23)                                         */
#define ADC0_CALR0_SAT5_Msk               (0x800000UL)              /*!< SAT5 (Bitfield-Mask: 0x01)                            */
#define ADC0_CALR0_CAL5_Pos               (20UL)                    /*!< CAL5 (Bit 20)                                         */
#define ADC0_CALR0_CAL5_Msk               (0x300000UL)              /*!< CAL5 (Bitfield-Mask: 0x03)                            */
#define ADC0_CALR0_SAT4_Pos               (19UL)                    /*!< SAT4 (Bit 19)                                         */
#define ADC0_CALR0_SAT4_Msk               (0x80000UL)               /*!< SAT4 (Bitfield-Mask: 0x01)                            */
#define ADC0_CALR0_CAL4_Pos               (16UL)                    /*!< CAL4 (Bit 16)                                         */
#define ADC0_CALR0_CAL4_Msk               (0x30000UL)               /*!< CAL4 (Bitfield-Mask: 0x03)                            */
#define ADC0_CALR0_SAT3_Pos               (15UL)                    /*!< SAT3 (Bit 15)                                         */
#define ADC0_CALR0_SAT3_Msk               (0x8000UL)                /*!< SAT3 (Bitfield-Mask: 0x01)                            */
#define ADC0_CALR0_CAL3_Pos               (12UL)                    /*!< CAL3 (Bit 12)                                         */
#define ADC0_CALR0_CAL3_Msk               (0x3000UL)                /*!< CAL3 (Bitfield-Mask: 0x03)                            */
#define ADC0_CALR0_SAT2_Pos               (11UL)                    /*!< SAT2 (Bit 11)                                         */
#define ADC0_CALR0_SAT2_Msk               (0x800UL)                 /*!< SAT2 (Bitfield-Mask: 0x01)                            */
#define ADC0_CALR0_CAL2_Pos               (8UL)                     /*!< CAL2 (Bit 8)                                          */
#define ADC0_CALR0_CAL2_Msk               (0x300UL)                 /*!< CAL2 (Bitfield-Mask: 0x03)                            */
#define ADC0_CALR0_SAT1_Pos               (7UL)                     /*!< SAT1 (Bit 7)                                          */
#define ADC0_CALR0_SAT1_Msk               (0x80UL)                  /*!< SAT1 (Bitfield-Mask: 0x01)                            */
#define ADC0_CALR0_CAL1_Pos               (4UL)                     /*!< CAL1 (Bit 4)                                          */
#define ADC0_CALR0_CAL1_Msk               (0x30UL)                  /*!< CAL1 (Bitfield-Mask: 0x03)                            */
#define ADC0_CALR0_SAT0_Pos               (3UL)                     /*!< SAT0 (Bit 3)                                          */
#define ADC0_CALR0_SAT0_Msk               (0x8UL)                   /*!< SAT0 (Bitfield-Mask: 0x01)                            */
#define ADC0_CALR0_CAL0_Pos               (0UL)                     /*!< CAL0 (Bit 0)                                          */
#define ADC0_CALR0_CAL0_Msk               (0x3UL)                   /*!< CAL0 (Bitfield-Mask: 0x03)                            */
/* =========================================================  CALR1  ========================================================= */
#define ADC0_CALR1_SAT15_Pos              (31UL)                    /*!< SAT15 (Bit 31)                                        */
#define ADC0_CALR1_SAT15_Msk              (0x80000000UL)            /*!< SAT15 (Bitfield-Mask: 0x01)                           */
#define ADC0_CALR1_CAL15_Pos              (28UL)                    /*!< CAL15 (Bit 28)                                        */
#define ADC0_CALR1_CAL15_Msk              (0x30000000UL)            /*!< CAL15 (Bitfield-Mask: 0x03)                           */
#define ADC0_CALR1_SAT14_Pos              (27UL)                    /*!< SAT14 (Bit 27)                                        */
#define ADC0_CALR1_SAT14_Msk              (0x8000000UL)             /*!< SAT14 (Bitfield-Mask: 0x01)                           */
#define ADC0_CALR1_CAL14_Pos              (24UL)                    /*!< CAL14 (Bit 24)                                        */
#define ADC0_CALR1_CAL14_Msk              (0x3000000UL)             /*!< CAL14 (Bitfield-Mask: 0x03)                           */
#define ADC0_CALR1_SAT13_Pos              (23UL)                    /*!< SAT13 (Bit 23)                                        */
#define ADC0_CALR1_SAT13_Msk              (0x800000UL)              /*!< SAT13 (Bitfield-Mask: 0x01)                           */
#define ADC0_CALR1_CAL13_Pos              (20UL)                    /*!< CAL13 (Bit 20)                                        */
#define ADC0_CALR1_CAL13_Msk              (0x300000UL)              /*!< CAL13 (Bitfield-Mask: 0x03)                           */
#define ADC0_CALR1_SAT12_Pos              (19UL)                    /*!< SAT12 (Bit 19)                                        */
#define ADC0_CALR1_SAT12_Msk              (0x80000UL)               /*!< SAT12 (Bitfield-Mask: 0x01)                           */
#define ADC0_CALR1_CAL12_Pos              (16UL)                    /*!< CAL12 (Bit 16)                                        */
#define ADC0_CALR1_CAL12_Msk              (0x30000UL)               /*!< CAL12 (Bitfield-Mask: 0x03)                           */
#define ADC0_CALR1_SAT11_Pos              (15UL)                    /*!< SAT11 (Bit 15)                                        */
#define ADC0_CALR1_SAT11_Msk              (0x8000UL)                /*!< SAT11 (Bitfield-Mask: 0x01)                           */
#define ADC0_CALR1_CAL11_Pos              (12UL)                    /*!< CAL11 (Bit 12)                                        */
#define ADC0_CALR1_CAL11_Msk              (0x3000UL)                /*!< CAL11 (Bitfield-Mask: 0x03)                           */
#define ADC0_CALR1_SAT10_Pos              (11UL)                    /*!< SAT10 (Bit 11)                                        */
#define ADC0_CALR1_SAT10_Msk              (0x800UL)                 /*!< SAT10 (Bitfield-Mask: 0x01)                           */
#define ADC0_CALR1_CAL10_Pos              (8UL)                     /*!< CAL10 (Bit 8)                                         */
#define ADC0_CALR1_CAL10_Msk              (0x300UL)                 /*!< CAL10 (Bitfield-Mask: 0x03)                           */
#define ADC0_CALR1_SAT9_Pos               (7UL)                     /*!< SAT9 (Bit 7)                                          */
#define ADC0_CALR1_SAT9_Msk               (0x80UL)                  /*!< SAT9 (Bitfield-Mask: 0x01)                            */
#define ADC0_CALR1_CAL9_Pos               (4UL)                     /*!< CAL9 (Bit 4)                                          */
#define ADC0_CALR1_CAL9_Msk               (0x30UL)                  /*!< CAL9 (Bitfield-Mask: 0x03)                            */
#define ADC0_CALR1_SAT8_Pos               (3UL)                     /*!< SAT8 (Bit 3)                                          */
#define ADC0_CALR1_SAT8_Msk               (0x8UL)                   /*!< SAT8 (Bitfield-Mask: 0x01)                            */
#define ADC0_CALR1_CAL8_Pos               (0UL)                     /*!< CAL8 (Bit 0)                                          */
#define ADC0_CALR1_CAL8_Msk               (0x3UL)                   /*!< CAL8 (Bitfield-Mask: 0x03)                            */
/* =========================================================  CALR2  ========================================================= */
#define ADC0_CALR2_SAT19_Pos              (15UL)                    /*!< SAT19 (Bit 15)                                        */
#define ADC0_CALR2_SAT19_Msk              (0x8000UL)                /*!< SAT19 (Bitfield-Mask: 0x01)                           */
#define ADC0_CALR2_CAL19_Pos              (12UL)                    /*!< CAL19 (Bit 12)                                        */
#define ADC0_CALR2_CAL19_Msk              (0x3000UL)                /*!< CAL19 (Bitfield-Mask: 0x03)                           */
#define ADC0_CALR2_SAT18_Pos              (11UL)                    /*!< SAT18 (Bit 11)                                        */
#define ADC0_CALR2_SAT18_Msk              (0x800UL)                 /*!< SAT18 (Bitfield-Mask: 0x01)                           */
#define ADC0_CALR2_CAL18_Pos              (8UL)                     /*!< CAL18 (Bit 8)                                         */
#define ADC0_CALR2_CAL18_Msk              (0x300UL)                 /*!< CAL18 (Bitfield-Mask: 0x03)                           */
#define ADC0_CALR2_SAT17_Pos              (7UL)                     /*!< SAT17 (Bit 7)                                         */
#define ADC0_CALR2_SAT17_Msk              (0x80UL)                  /*!< SAT17 (Bitfield-Mask: 0x01)                           */
#define ADC0_CALR2_CAL17_Pos              (4UL)                     /*!< CAL17 (Bit 4)                                         */
#define ADC0_CALR2_CAL17_Msk              (0x30UL)                  /*!< CAL17 (Bitfield-Mask: 0x03)                           */
#define ADC0_CALR2_SAT16_Pos              (3UL)                     /*!< SAT16 (Bit 3)                                         */
#define ADC0_CALR2_SAT16_Msk              (0x8UL)                   /*!< SAT16 (Bitfield-Mask: 0x01)                           */
#define ADC0_CALR2_CAL16_Pos              (0UL)                     /*!< CAL16 (Bit 0)                                         */
#define ADC0_CALR2_CAL16_Msk              (0x3UL)                   /*!< CAL16 (Bitfield-Mask: 0x03)                           */
/* =========================================================  SQR0  ========================================================== */
#define ADC0_SQR0_SQ5_Pos                 (24UL)                    /*!< SQ5 (Bit 24)                                          */
#define ADC0_SQR0_SQ5_Msk                 (0x1f000000UL)            /*!< SQ5 (Bitfield-Mask: 0x1f)                             */
#define ADC0_SQR0_SQ4_Pos                 (18UL)                    /*!< SQ4 (Bit 18)                                          */
#define ADC0_SQR0_SQ4_Msk                 (0x7c0000UL)              /*!< SQ4 (Bitfield-Mask: 0x1f)                             */
#define ADC0_SQR0_SQ3_Pos                 (12UL)                    /*!< SQ3 (Bit 12)                                          */
#define ADC0_SQR0_SQ3_Msk                 (0x1f000UL)               /*!< SQ3 (Bitfield-Mask: 0x1f)                             */
#define ADC0_SQR0_SQ2_Pos                 (6UL)                     /*!< SQ2 (Bit 6)                                           */
#define ADC0_SQR0_SQ2_Msk                 (0x7c0UL)                 /*!< SQ2 (Bitfield-Mask: 0x1f)                             */
#define ADC0_SQR0_SQ1_Pos                 (0UL)                     /*!< SQ1 (Bit 0)                                           */
#define ADC0_SQR0_SQ1_Msk                 (0x1fUL)                  /*!< SQ1 (Bitfield-Mask: 0x1f)                             */
/* =========================================================  SQR1  ========================================================== */
#define ADC0_SQR1_SQ10_Pos                (24UL)                    /*!< SQ10 (Bit 24)                                         */
#define ADC0_SQR1_SQ10_Msk                (0x1f000000UL)            /*!< SQ10 (Bitfield-Mask: 0x1f)                            */
#define ADC0_SQR1_SQ9_Pos                 (18UL)                    /*!< SQ9 (Bit 18)                                          */
#define ADC0_SQR1_SQ9_Msk                 (0x7c0000UL)              /*!< SQ9 (Bitfield-Mask: 0x1f)                             */
#define ADC0_SQR1_SQ8_Pos                 (12UL)                    /*!< SQ8 (Bit 12)                                          */
#define ADC0_SQR1_SQ8_Msk                 (0x1f000UL)               /*!< SQ8 (Bitfield-Mask: 0x1f)                             */
#define ADC0_SQR1_SQ7_Pos                 (6UL)                     /*!< SQ7 (Bit 6)                                           */
#define ADC0_SQR1_SQ7_Msk                 (0x7c0UL)                 /*!< SQ7 (Bitfield-Mask: 0x1f)                             */
#define ADC0_SQR1_SQ6_Pos                 (0UL)                     /*!< SQ6 (Bit 0)                                           */
#define ADC0_SQR1_SQ6_Msk                 (0x1fUL)                  /*!< SQ6 (Bitfield-Mask: 0x1f)                             */
/* =========================================================  SQR2  ========================================================== */
#define ADC0_SQR2_SQ15_Pos                (24UL)                    /*!< SQ15 (Bit 24)                                         */
#define ADC0_SQR2_SQ15_Msk                (0x1f000000UL)            /*!< SQ15 (Bitfield-Mask: 0x1f)                            */
#define ADC0_SQR2_SQ14_Pos                (18UL)                    /*!< SQ14 (Bit 18)                                         */
#define ADC0_SQR2_SQ14_Msk                (0x7c0000UL)              /*!< SQ14 (Bitfield-Mask: 0x1f)                            */
#define ADC0_SQR2_SQ13_Pos                (12UL)                    /*!< SQ13 (Bit 12)                                         */
#define ADC0_SQR2_SQ13_Msk                (0x1f000UL)               /*!< SQ13 (Bitfield-Mask: 0x1f)                            */
#define ADC0_SQR2_SQ12_Pos                (6UL)                     /*!< SQ12 (Bit 6)                                          */
#define ADC0_SQR2_SQ12_Msk                (0x7c0UL)                 /*!< SQ12 (Bitfield-Mask: 0x1f)                            */
#define ADC0_SQR2_SQ11_Pos                (0UL)                     /*!< SQ11 (Bit 0)                                          */
#define ADC0_SQR2_SQ11_Msk                (0x1fUL)                  /*!< SQ11 (Bitfield-Mask: 0x1f)                            */
/* =========================================================  SQR3  ========================================================== */
#define ADC0_SQR3_SQ16_Pos                (0UL)                     /*!< SQ16 (Bit 0)                                          */
#define ADC0_SQR3_SQ16_Msk                (0x1fUL)                  /*!< SQ16 (Bitfield-Mask: 0x1f)                            */
/* ==========================================================  LR  =========================================================== */
#define ADC0_LR_LEN_Pos                   (8UL)                     /*!< LEN (Bit 8)                                           */
#define ADC0_LR_LEN_Msk                   (0xf00UL)                 /*!< LEN (Bitfield-Mask: 0x0f)                             */
#define ADC0_LR_EXTEN_Pos                 (6UL)                     /*!< EXTEN (Bit 6)                                         */
#define ADC0_LR_EXTEN_Msk                 (0xc0UL)                  /*!< EXTEN (Bitfield-Mask: 0x03)                           */
#define ADC0_LR_EXTSEL_Pos                (0UL)                     /*!< EXTSEL (Bit 0)                                        */
#define ADC0_LR_EXTSEL_Msk                (0x1fUL)                  /*!< EXTSEL (Bitfield-Mask: 0x1f)                          */
/* ==========================================================  DR  =========================================================== */
#define ADC0_DR_RDATA_Pos                 (0UL)                     /*!< RDATA (Bit 0)                                         */
#define ADC0_DR_RDATA_Msk                 (0xffffUL)                /*!< RDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  MAXDR  ========================================================= */
#define ADC0_MAXDR_MAXDATA_Pos            (0UL)                     /*!< MAXDATA (Bit 0)                                       */
#define ADC0_MAXDR_MAXDATA_Msk            (0xffffUL)                /*!< MAXDATA (Bitfield-Mask: 0xffff)                       */
/* =========================================================  MINDR  ========================================================= */
#define ADC0_MINDR_MINDATA_Pos            (0UL)                     /*!< MINDATA (Bit 0)                                       */
#define ADC0_MINDR_MINDATA_Msk            (0xffffUL)                /*!< MINDATA (Bitfield-Mask: 0xffff)                       */
/* =========================================================  JSQR  ========================================================== */
#define ADC0_JSQR_JSQ4_Pos                (18UL)                    /*!< JSQ4 (Bit 18)                                         */
#define ADC0_JSQR_JSQ4_Msk                (0x7c0000UL)              /*!< JSQ4 (Bitfield-Mask: 0x1f)                            */
#define ADC0_JSQR_JSQ3_Pos                (12UL)                    /*!< JSQ3 (Bit 12)                                         */
#define ADC0_JSQR_JSQ3_Msk                (0x1f000UL)               /*!< JSQ3 (Bitfield-Mask: 0x1f)                            */
#define ADC0_JSQR_JSQ2_Pos                (6UL)                     /*!< JSQ2 (Bit 6)                                          */
#define ADC0_JSQR_JSQ2_Msk                (0x7c0UL)                 /*!< JSQ2 (Bitfield-Mask: 0x1f)                            */
#define ADC0_JSQR_JSQ1_Pos                (0UL)                     /*!< JSQ1 (Bit 0)                                          */
#define ADC0_JSQR_JSQ1_Msk                (0x1fUL)                  /*!< JSQ1 (Bitfield-Mask: 0x1f)                            */
/* ==========================================================  JLR  ========================================================== */
#define ADC0_JLR_JLEN_Pos                 (8UL)                     /*!< JLEN (Bit 8)                                          */
#define ADC0_JLR_JLEN_Msk                 (0x300UL)                 /*!< JLEN (Bitfield-Mask: 0x03)                            */
#define ADC0_JLR_JEXTEN_Pos               (6UL)                     /*!< JEXTEN (Bit 6)                                        */
#define ADC0_JLR_JEXTEN_Msk               (0xc0UL)                  /*!< JEXTEN (Bitfield-Mask: 0x03)                          */
#define ADC0_JLR_JEXTSEL_Pos              (0UL)                     /*!< JEXTSEL (Bit 0)                                       */
#define ADC0_JLR_JEXTSEL_Msk              (0x1fUL)                  /*!< JEXTSEL (Bitfield-Mask: 0x1f)                         */
/* ========================================================  MAXJDR  ========================================================= */
#define ADC0_MAXJDR_MAXDATA_Pos           (0UL)                     /*!< MAXDATA (Bit 0)                                       */
#define ADC0_MAXJDR_MAXDATA_Msk           (0xffffUL)                /*!< MAXDATA (Bitfield-Mask: 0xffff)                       */
/* ========================================================  MINJDR  ========================================================= */
#define ADC0_MINJDR_MINDATA_Pos           (0UL)                     /*!< MINDATA (Bit 0)                                       */
#define ADC0_MINJDR_MINDATA_Msk           (0xffffUL)                /*!< MINDATA (Bitfield-Mask: 0xffff)                       */
/* =========================================================  JDR0  ========================================================== */
#define ADC0_JDR0_JDATA_Pos               (0UL)                     /*!< JDATA (Bit 0)                                         */
#define ADC0_JDR0_JDATA_Msk               (0xffffUL)                /*!< JDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  JDR1  ========================================================== */
#define ADC0_JDR1_JDATA_Pos               (0UL)                     /*!< JDATA (Bit 0)                                         */
#define ADC0_JDR1_JDATA_Msk               (0xffffUL)                /*!< JDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  JDR2  ========================================================== */
#define ADC0_JDR2_JDATA_Pos               (0UL)                     /*!< JDATA (Bit 0)                                         */
#define ADC0_JDR2_JDATA_Msk               (0xffffUL)                /*!< JDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  JDR3  ========================================================== */
#define ADC0_JDR3_JDATA_Pos               (0UL)                     /*!< JDATA (Bit 0)                                         */
#define ADC0_JDR3_JDATA_Msk               (0xffffUL)                /*!< JDATA (Bitfield-Mask: 0xffff)                         */
/* ==========================================================  TR0  ========================================================== */
#define ADC0_TR0_HT0_Pos                  (16UL)                    /*!< HT0 (Bit 16)                                          */
#define ADC0_TR0_HT0_Msk                  (0xffff0000UL)            /*!< HT0 (Bitfield-Mask: 0xffff)                           */
#define ADC0_TR0_LT0_Pos                  (0UL)                     /*!< LT0 (Bit 0)                                           */
#define ADC0_TR0_LT0_Msk                  (0xffffUL)                /*!< LT0 (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  TR1  ========================================================== */
#define ADC0_TR1_HT1_Pos                  (16UL)                    /*!< HT1 (Bit 16)                                          */
#define ADC0_TR1_HT1_Msk                  (0xffff0000UL)            /*!< HT1 (Bitfield-Mask: 0xffff)                           */
#define ADC0_TR1_LT1_Pos                  (0UL)                     /*!< LT1 (Bit 0)                                           */
#define ADC0_TR1_LT1_Msk                  (0xffffUL)                /*!< LT1 (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  TR2  ========================================================== */
#define ADC0_TR2_HT2_Pos                  (16UL)                    /*!< HT2 (Bit 16)                                          */
#define ADC0_TR2_HT2_Msk                  (0xffff0000UL)            /*!< HT2 (Bitfield-Mask: 0xffff)                           */
#define ADC0_TR2_LT2_Pos                  (0UL)                     /*!< LT2 (Bit 0)                                           */
#define ADC0_TR2_LT2_Msk                  (0xffffUL)                /*!< LT2 (Bitfield-Mask: 0xffff)                           */
/* ========================================================  AWD0CR  ========================================================= */
#define ADC0_AWD0CR_AWDFILT_Pos           (24UL)                    /*!< AWDFILT (Bit 24)                                      */
#define ADC0_AWD0CR_AWDFILT_Msk           (0xf000000UL)             /*!< AWDFILT (Bitfield-Mask: 0x0f)                         */
#define ADC0_AWD0CR_AW0CH_Pos             (0UL)                     /*!< AW0CH (Bit 0)                                         */
#define ADC0_AWD0CR_AW0CH_Msk             (0xfffffUL)               /*!< AW0CH (Bitfield-Mask: 0xfffff)                        */
/* ========================================================  AWD1CR  ========================================================= */
#define ADC0_AWD1CR_AWDFILT_Pos           (24UL)                    /*!< AWDFILT (Bit 24)                                      */
#define ADC0_AWD1CR_AWDFILT_Msk           (0xf000000UL)             /*!< AWDFILT (Bitfield-Mask: 0x0f)                         */
#define ADC0_AWD1CR_AW1CH_Pos             (0UL)                     /*!< AW1CH (Bit 0)                                         */
#define ADC0_AWD1CR_AW1CH_Msk             (0xfffffUL)               /*!< AW1CH (Bitfield-Mask: 0xfffff)                        */
/* ========================================================  AWD2CR  ========================================================= */
#define ADC0_AWD2CR_AWDFILT_Pos           (24UL)                    /*!< AWDFILT (Bit 24)                                      */
#define ADC0_AWD2CR_AWDFILT_Msk           (0xf000000UL)             /*!< AWDFILT (Bitfield-Mask: 0x0f)                         */
#define ADC0_AWD2CR_AW2CH_Pos             (0UL)                     /*!< AW2CH (Bit 0)                                         */
#define ADC0_AWD2CR_AW2CH_Msk             (0xfffffUL)               /*!< AW2CH (Bitfield-Mask: 0xfffff)                        */
/* =========================================================  OFR0  ========================================================== */
#define ADC0_OFR0_OFFSET_Pos              (0UL)                     /*!< OFFSET (Bit 0)                                        */
#define ADC0_OFR0_OFFSET_Msk              (0xffffUL)                /*!< OFFSET (Bitfield-Mask: 0xffff)                        */
/* =========================================================  OFR1  ========================================================== */
#define ADC0_OFR1_OFFSET_Pos              (0UL)                     /*!< OFFSET (Bit 0)                                        */
#define ADC0_OFR1_OFFSET_Msk              (0xffffUL)                /*!< OFFSET (Bitfield-Mask: 0xffff)                        */
/* =========================================================  OFR2  ========================================================== */
#define ADC0_OFR2_OFFSET_Pos              (0UL)                     /*!< OFFSET (Bit 0)                                        */
#define ADC0_OFR2_OFFSET_Msk              (0xffffUL)                /*!< OFFSET (Bitfield-Mask: 0xffff)                        */
/* =========================================================  OFR3  ========================================================== */
#define ADC0_OFR3_OFFSET_Pos              (0UL)                     /*!< OFFSET (Bit 0)                                        */
#define ADC0_OFR3_OFFSET_Msk              (0xffffUL)                /*!< OFFSET (Bitfield-Mask: 0xffff)                        */
/* =========================================================  GCR0  ========================================================== */
#define ADC0_GCR0_COEFF_Pos               (0UL)                     /*!< COEFF (Bit 0)                                         */
#define ADC0_GCR0_COEFF_Msk               (0x7fffUL)                /*!< COEFF (Bitfield-Mask: 0x7fff)                         */
/* =========================================================  GCR1  ========================================================== */
#define ADC0_GCR1_COEFF_Pos               (0UL)                     /*!< COEFF (Bit 0)                                         */
#define ADC0_GCR1_COEFF_Msk               (0x7fffUL)                /*!< COEFF (Bitfield-Mask: 0x7fff)                         */
/* =========================================================  GCR2  ========================================================== */
#define ADC0_GCR2_COEFF_Pos               (0UL)                     /*!< COEFF (Bit 0)                                         */
#define ADC0_GCR2_COEFF_Msk               (0x7fffUL)                /*!< COEFF (Bitfield-Mask: 0x7fff)                         */
/* =========================================================  GCR3  ========================================================== */
#define ADC0_GCR3_COEFF_Pos               (0UL)                     /*!< COEFF (Bit 0)                                         */
#define ADC0_GCR3_COEFF_Msk               (0x7fffUL)                /*!< COEFF (Bitfield-Mask: 0x7fff)                         */
/* =========================================================  DISR  ========================================================== */
#define ADC0_DISR_DON19_Pos               (19UL)                    /*!< DON19 (Bit 19)                                        */
#define ADC0_DISR_DON19_Msk               (0x80000UL)               /*!< DON19 (Bitfield-Mask: 0x01)                           */
#define ADC0_DISR_DON18_Pos               (18UL)                    /*!< DON18 (Bit 18)                                        */
#define ADC0_DISR_DON18_Msk               (0x40000UL)               /*!< DON18 (Bitfield-Mask: 0x01)                           */
#define ADC0_DISR_DON17_Pos               (17UL)                    /*!< DON17 (Bit 17)                                        */
#define ADC0_DISR_DON17_Msk               (0x20000UL)               /*!< DON17 (Bitfield-Mask: 0x01)                           */
#define ADC0_DISR_DON16_Pos               (16UL)                    /*!< DON16 (Bit 16)                                        */
#define ADC0_DISR_DON16_Msk               (0x10000UL)               /*!< DON16 (Bitfield-Mask: 0x01)                           */
#define ADC0_DISR_DON15_Pos               (15UL)                    /*!< DON15 (Bit 15)                                        */
#define ADC0_DISR_DON15_Msk               (0x8000UL)                /*!< DON15 (Bitfield-Mask: 0x01)                           */
#define ADC0_DISR_DON14_Pos               (14UL)                    /*!< DON14 (Bit 14)                                        */
#define ADC0_DISR_DON14_Msk               (0x4000UL)                /*!< DON14 (Bitfield-Mask: 0x01)                           */
#define ADC0_DISR_DON13_Pos               (13UL)                    /*!< DON13 (Bit 13)                                        */
#define ADC0_DISR_DON13_Msk               (0x2000UL)                /*!< DON13 (Bitfield-Mask: 0x01)                           */
#define ADC0_DISR_DON12_Pos               (12UL)                    /*!< DON12 (Bit 12)                                        */
#define ADC0_DISR_DON12_Msk               (0x1000UL)                /*!< DON12 (Bitfield-Mask: 0x01)                           */
#define ADC0_DISR_DON11_Pos               (11UL)                    /*!< DON11 (Bit 11)                                        */
#define ADC0_DISR_DON11_Msk               (0x800UL)                 /*!< DON11 (Bitfield-Mask: 0x01)                           */
#define ADC0_DISR_DON10_Pos               (10UL)                    /*!< DON10 (Bit 10)                                        */
#define ADC0_DISR_DON10_Msk               (0x400UL)                 /*!< DON10 (Bitfield-Mask: 0x01)                           */
#define ADC0_DISR_DON9_Pos                (9UL)                     /*!< DON9 (Bit 9)                                          */
#define ADC0_DISR_DON9_Msk                (0x200UL)                 /*!< DON9 (Bitfield-Mask: 0x01)                            */
#define ADC0_DISR_DON8_Pos                (8UL)                     /*!< DON8 (Bit 8)                                          */
#define ADC0_DISR_DON8_Msk                (0x100UL)                 /*!< DON8 (Bitfield-Mask: 0x01)                            */
#define ADC0_DISR_DON7_Pos                (7UL)                     /*!< DON7 (Bit 7)                                          */
#define ADC0_DISR_DON7_Msk                (0x80UL)                  /*!< DON7 (Bitfield-Mask: 0x01)                            */
#define ADC0_DISR_DON6_Pos                (6UL)                     /*!< DON6 (Bit 6)                                          */
#define ADC0_DISR_DON6_Msk                (0x40UL)                  /*!< DON6 (Bitfield-Mask: 0x01)                            */
#define ADC0_DISR_DON5_Pos                (5UL)                     /*!< DON5 (Bit 5)                                          */
#define ADC0_DISR_DON5_Msk                (0x20UL)                  /*!< DON5 (Bitfield-Mask: 0x01)                            */
#define ADC0_DISR_DON4_Pos                (4UL)                     /*!< DON4 (Bit 4)                                          */
#define ADC0_DISR_DON4_Msk                (0x10UL)                  /*!< DON4 (Bitfield-Mask: 0x01)                            */
#define ADC0_DISR_DON3_Pos                (3UL)                     /*!< DON3 (Bit 3)                                          */
#define ADC0_DISR_DON3_Msk                (0x8UL)                   /*!< DON3 (Bitfield-Mask: 0x01)                            */
#define ADC0_DISR_DON2_Pos                (2UL)                     /*!< DON2 (Bit 2)                                          */
#define ADC0_DISR_DON2_Msk                (0x4UL)                   /*!< DON2 (Bitfield-Mask: 0x01)                            */
#define ADC0_DISR_DON1_Pos                (1UL)                     /*!< DON1 (Bit 1)                                          */
#define ADC0_DISR_DON1_Msk                (0x2UL)                   /*!< DON1 (Bitfield-Mask: 0x01)                            */
#define ADC0_DISR_DON0_Pos                (0UL)                     /*!< DON0 (Bit 0)                                          */
#define ADC0_DISR_DON0_Msk                (0x1UL)                   /*!< DON0 (Bitfield-Mask: 0x01)                            */
/* =========================================================  DIER  ========================================================== */
#define ADC0_DIER_DONIE19_Pos             (19UL)                    /*!< DONIE19 (Bit 19)                                      */
#define ADC0_DIER_DONIE19_Msk             (0x80000UL)               /*!< DONIE19 (Bitfield-Mask: 0x01)                         */
#define ADC0_DIER_DONIE18_Pos             (18UL)                    /*!< DONIE18 (Bit 18)                                      */
#define ADC0_DIER_DONIE18_Msk             (0x40000UL)               /*!< DONIE18 (Bitfield-Mask: 0x01)                         */
#define ADC0_DIER_DONIE17_Pos             (17UL)                    /*!< DONIE17 (Bit 17)                                      */
#define ADC0_DIER_DONIE17_Msk             (0x20000UL)               /*!< DONIE17 (Bitfield-Mask: 0x01)                         */
#define ADC0_DIER_DONIE16_Pos             (16UL)                    /*!< DONIE16 (Bit 16)                                      */
#define ADC0_DIER_DONIE16_Msk             (0x10000UL)               /*!< DONIE16 (Bitfield-Mask: 0x01)                         */
#define ADC0_DIER_DONIE15_Pos             (15UL)                    /*!< DONIE15 (Bit 15)                                      */
#define ADC0_DIER_DONIE15_Msk             (0x8000UL)                /*!< DONIE15 (Bitfield-Mask: 0x01)                         */
#define ADC0_DIER_DONIE14_Pos             (14UL)                    /*!< DONIE14 (Bit 14)                                      */
#define ADC0_DIER_DONIE14_Msk             (0x4000UL)                /*!< DONIE14 (Bitfield-Mask: 0x01)                         */
#define ADC0_DIER_DONIE13_Pos             (13UL)                    /*!< DONIE13 (Bit 13)                                      */
#define ADC0_DIER_DONIE13_Msk             (0x2000UL)                /*!< DONIE13 (Bitfield-Mask: 0x01)                         */
#define ADC0_DIER_DONIE12_Pos             (12UL)                    /*!< DONIE12 (Bit 12)                                      */
#define ADC0_DIER_DONIE12_Msk             (0x1000UL)                /*!< DONIE12 (Bitfield-Mask: 0x01)                         */
#define ADC0_DIER_DONIE11_Pos             (11UL)                    /*!< DONIE11 (Bit 11)                                      */
#define ADC0_DIER_DONIE11_Msk             (0x800UL)                 /*!< DONIE11 (Bitfield-Mask: 0x01)                         */
#define ADC0_DIER_DONIE10_Pos             (10UL)                    /*!< DONIE10 (Bit 10)                                      */
#define ADC0_DIER_DONIE10_Msk             (0x400UL)                 /*!< DONIE10 (Bitfield-Mask: 0x01)                         */
#define ADC0_DIER_DONIE9_Pos              (9UL)                     /*!< DONIE9 (Bit 9)                                        */
#define ADC0_DIER_DONIE9_Msk              (0x200UL)                 /*!< DONIE9 (Bitfield-Mask: 0x01)                          */
#define ADC0_DIER_DONIE8_Pos              (8UL)                     /*!< DONIE8 (Bit 8)                                        */
#define ADC0_DIER_DONIE8_Msk              (0x100UL)                 /*!< DONIE8 (Bitfield-Mask: 0x01)                          */
#define ADC0_DIER_DONIE7_Pos              (7UL)                     /*!< DONIE7 (Bit 7)                                        */
#define ADC0_DIER_DONIE7_Msk              (0x80UL)                  /*!< DONIE7 (Bitfield-Mask: 0x01)                          */
#define ADC0_DIER_DONIE6_Pos              (6UL)                     /*!< DONIE6 (Bit 6)                                        */
#define ADC0_DIER_DONIE6_Msk              (0x40UL)                  /*!< DONIE6 (Bitfield-Mask: 0x01)                          */
#define ADC0_DIER_DONIE5_Pos              (5UL)                     /*!< DONIE5 (Bit 5)                                        */
#define ADC0_DIER_DONIE5_Msk              (0x20UL)                  /*!< DONIE5 (Bitfield-Mask: 0x01)                          */
#define ADC0_DIER_DONIE4_Pos              (4UL)                     /*!< DONIE4 (Bit 4)                                        */
#define ADC0_DIER_DONIE4_Msk              (0x10UL)                  /*!< DONIE4 (Bitfield-Mask: 0x01)                          */
#define ADC0_DIER_DONIE3_Pos              (3UL)                     /*!< DONIE3 (Bit 3)                                        */
#define ADC0_DIER_DONIE3_Msk              (0x8UL)                   /*!< DONIE3 (Bitfield-Mask: 0x01)                          */
#define ADC0_DIER_DONIE2_Pos              (2UL)                     /*!< DONIE2 (Bit 2)                                        */
#define ADC0_DIER_DONIE2_Msk              (0x4UL)                   /*!< DONIE2 (Bitfield-Mask: 0x01)                          */
#define ADC0_DIER_DONIE1_Pos              (1UL)                     /*!< DONIE1 (Bit 1)                                        */
#define ADC0_DIER_DONIE1_Msk              (0x2UL)                   /*!< DONIE1 (Bitfield-Mask: 0x01)                          */
#define ADC0_DIER_DONIE0_Pos              (0UL)                     /*!< DONIE0 (Bit 0)                                        */
#define ADC0_DIER_DONIE0_Msk              (0x1UL)                   /*!< DONIE0 (Bitfield-Mask: 0x01)                          */
/* =========================================================  CDR0  ========================================================== */
#define ADC0_CDR0_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC0_CDR0_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR1  ========================================================== */
#define ADC0_CDR1_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC0_CDR1_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR2  ========================================================== */
#define ADC0_CDR2_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC0_CDR2_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR3  ========================================================== */
#define ADC0_CDR3_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC0_CDR3_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR4  ========================================================== */
#define ADC0_CDR4_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC0_CDR4_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR5  ========================================================== */
#define ADC0_CDR5_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC0_CDR5_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR6  ========================================================== */
#define ADC0_CDR6_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC0_CDR6_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR7  ========================================================== */
#define ADC0_CDR7_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC0_CDR7_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR8  ========================================================== */
#define ADC0_CDR8_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC0_CDR8_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR9  ========================================================== */
#define ADC0_CDR9_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC0_CDR9_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR10  ========================================================= */
#define ADC0_CDR10_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC0_CDR10_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR11  ========================================================= */
#define ADC0_CDR11_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC0_CDR11_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR12  ========================================================= */
#define ADC0_CDR12_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC0_CDR12_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR13  ========================================================= */
#define ADC0_CDR13_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC0_CDR13_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR14  ========================================================= */
#define ADC0_CDR14_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC0_CDR14_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR15  ========================================================= */
#define ADC0_CDR15_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC0_CDR15_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR16  ========================================================= */
#define ADC0_CDR16_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC0_CDR16_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR17  ========================================================= */
#define ADC0_CDR17_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC0_CDR17_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR18  ========================================================= */
#define ADC0_CDR18_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC0_CDR18_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR19  ========================================================= */
#define ADC0_CDR19_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC0_CDR19_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  HISR  ========================================================== */
#define ADC0_HISR_HLF19_Pos               (19UL)                    /*!< HLF19 (Bit 19)                                        */
#define ADC0_HISR_HLF19_Msk               (0x80000UL)               /*!< HLF19 (Bitfield-Mask: 0x01)                           */
#define ADC0_HISR_HLF18_Pos               (18UL)                    /*!< HLF18 (Bit 18)                                        */
#define ADC0_HISR_HLF18_Msk               (0x40000UL)               /*!< HLF18 (Bitfield-Mask: 0x01)                           */
#define ADC0_HISR_HLF17_Pos               (17UL)                    /*!< HLF17 (Bit 17)                                        */
#define ADC0_HISR_HLF17_Msk               (0x20000UL)               /*!< HLF17 (Bitfield-Mask: 0x01)                           */
#define ADC0_HISR_HLF16_Pos               (16UL)                    /*!< HLF16 (Bit 16)                                        */
#define ADC0_HISR_HLF16_Msk               (0x10000UL)               /*!< HLF16 (Bitfield-Mask: 0x01)                           */
#define ADC0_HISR_HLF15_Pos               (15UL)                    /*!< HLF15 (Bit 15)                                        */
#define ADC0_HISR_HLF15_Msk               (0x8000UL)                /*!< HLF15 (Bitfield-Mask: 0x01)                           */
#define ADC0_HISR_HLF14_Pos               (14UL)                    /*!< HLF14 (Bit 14)                                        */
#define ADC0_HISR_HLF14_Msk               (0x4000UL)                /*!< HLF14 (Bitfield-Mask: 0x01)                           */
#define ADC0_HISR_HLF13_Pos               (13UL)                    /*!< HLF13 (Bit 13)                                        */
#define ADC0_HISR_HLF13_Msk               (0x2000UL)                /*!< HLF13 (Bitfield-Mask: 0x01)                           */
#define ADC0_HISR_HLF12_Pos               (12UL)                    /*!< HLF12 (Bit 12)                                        */
#define ADC0_HISR_HLF12_Msk               (0x1000UL)                /*!< HLF12 (Bitfield-Mask: 0x01)                           */
#define ADC0_HISR_HLF11_Pos               (11UL)                    /*!< HLF11 (Bit 11)                                        */
#define ADC0_HISR_HLF11_Msk               (0x800UL)                 /*!< HLF11 (Bitfield-Mask: 0x01)                           */
#define ADC0_HISR_HLF10_Pos               (10UL)                    /*!< HLF10 (Bit 10)                                        */
#define ADC0_HISR_HLF10_Msk               (0x400UL)                 /*!< HLF10 (Bitfield-Mask: 0x01)                           */
#define ADC0_HISR_HLF9_Pos                (9UL)                     /*!< HLF9 (Bit 9)                                          */
#define ADC0_HISR_HLF9_Msk                (0x200UL)                 /*!< HLF9 (Bitfield-Mask: 0x01)                            */
#define ADC0_HISR_HLF8_Pos                (8UL)                     /*!< HLF8 (Bit 8)                                          */
#define ADC0_HISR_HLF8_Msk                (0x100UL)                 /*!< HLF8 (Bitfield-Mask: 0x01)                            */
#define ADC0_HISR_HLF7_Pos                (7UL)                     /*!< HLF7 (Bit 7)                                          */
#define ADC0_HISR_HLF7_Msk                (0x80UL)                  /*!< HLF7 (Bitfield-Mask: 0x01)                            */
#define ADC0_HISR_HLF6_Pos                (6UL)                     /*!< HLF6 (Bit 6)                                          */
#define ADC0_HISR_HLF6_Msk                (0x40UL)                  /*!< HLF6 (Bitfield-Mask: 0x01)                            */
#define ADC0_HISR_HLF5_Pos                (5UL)                     /*!< HLF5 (Bit 5)                                          */
#define ADC0_HISR_HLF5_Msk                (0x20UL)                  /*!< HLF5 (Bitfield-Mask: 0x01)                            */
#define ADC0_HISR_HLF4_Pos                (4UL)                     /*!< HLF4 (Bit 4)                                          */
#define ADC0_HISR_HLF4_Msk                (0x10UL)                  /*!< HLF4 (Bitfield-Mask: 0x01)                            */
#define ADC0_HISR_HLF3_Pos                (3UL)                     /*!< HLF3 (Bit 3)                                          */
#define ADC0_HISR_HLF3_Msk                (0x8UL)                   /*!< HLF3 (Bitfield-Mask: 0x01)                            */
#define ADC0_HISR_HLF2_Pos                (2UL)                     /*!< HLF2 (Bit 2)                                          */
#define ADC0_HISR_HLF2_Msk                (0x4UL)                   /*!< HLF2 (Bitfield-Mask: 0x01)                            */
#define ADC0_HISR_HLF1_Pos                (1UL)                     /*!< HLF1 (Bit 1)                                          */
#define ADC0_HISR_HLF1_Msk                (0x2UL)                   /*!< HLF1 (Bitfield-Mask: 0x01)                            */
#define ADC0_HISR_HLF0_Pos                (0UL)                     /*!< HLF0 (Bit 0)                                          */
#define ADC0_HISR_HLF0_Msk                (0x1UL)                   /*!< HLF0 (Bitfield-Mask: 0x01)                            */
/* =========================================================  HIER  ========================================================== */
#define ADC0_HIER_HLFIE19_Pos             (19UL)                    /*!< HLFIE19 (Bit 19)                                      */
#define ADC0_HIER_HLFIE19_Msk             (0x80000UL)               /*!< HLFIE19 (Bitfield-Mask: 0x01)                         */
#define ADC0_HIER_HLFIE18_Pos             (18UL)                    /*!< HLFIE18 (Bit 18)                                      */
#define ADC0_HIER_HLFIE18_Msk             (0x40000UL)               /*!< HLFIE18 (Bitfield-Mask: 0x01)                         */
#define ADC0_HIER_HLFIE17_Pos             (17UL)                    /*!< HLFIE17 (Bit 17)                                      */
#define ADC0_HIER_HLFIE17_Msk             (0x20000UL)               /*!< HLFIE17 (Bitfield-Mask: 0x01)                         */
#define ADC0_HIER_HLFIE16_Pos             (16UL)                    /*!< HLFIE16 (Bit 16)                                      */
#define ADC0_HIER_HLFIE16_Msk             (0x10000UL)               /*!< HLFIE16 (Bitfield-Mask: 0x01)                         */
#define ADC0_HIER_HLFIE15_Pos             (15UL)                    /*!< HLFIE15 (Bit 15)                                      */
#define ADC0_HIER_HLFIE15_Msk             (0x8000UL)                /*!< HLFIE15 (Bitfield-Mask: 0x01)                         */
#define ADC0_HIER_HLFIE14_Pos             (14UL)                    /*!< HLFIE14 (Bit 14)                                      */
#define ADC0_HIER_HLFIE14_Msk             (0x4000UL)                /*!< HLFIE14 (Bitfield-Mask: 0x01)                         */
#define ADC0_HIER_HLFIE13_Pos             (13UL)                    /*!< HLFIE13 (Bit 13)                                      */
#define ADC0_HIER_HLFIE13_Msk             (0x2000UL)                /*!< HLFIE13 (Bitfield-Mask: 0x01)                         */
#define ADC0_HIER_HLFIE12_Pos             (12UL)                    /*!< HLFIE12 (Bit 12)                                      */
#define ADC0_HIER_HLFIE12_Msk             (0x1000UL)                /*!< HLFIE12 (Bitfield-Mask: 0x01)                         */
#define ADC0_HIER_HLFIE11_Pos             (11UL)                    /*!< HLFIE11 (Bit 11)                                      */
#define ADC0_HIER_HLFIE11_Msk             (0x800UL)                 /*!< HLFIE11 (Bitfield-Mask: 0x01)                         */
#define ADC0_HIER_HLFIE10_Pos             (10UL)                    /*!< HLFIE10 (Bit 10)                                      */
#define ADC0_HIER_HLFIE10_Msk             (0x400UL)                 /*!< HLFIE10 (Bitfield-Mask: 0x01)                         */
#define ADC0_HIER_HLFIE9_Pos              (9UL)                     /*!< HLFIE9 (Bit 9)                                        */
#define ADC0_HIER_HLFIE9_Msk              (0x200UL)                 /*!< HLFIE9 (Bitfield-Mask: 0x01)                          */
#define ADC0_HIER_HLFIE8_Pos              (8UL)                     /*!< HLFIE8 (Bit 8)                                        */
#define ADC0_HIER_HLFIE8_Msk              (0x100UL)                 /*!< HLFIE8 (Bitfield-Mask: 0x01)                          */
#define ADC0_HIER_HLFIE7_Pos              (7UL)                     /*!< HLFIE7 (Bit 7)                                        */
#define ADC0_HIER_HLFIE7_Msk              (0x80UL)                  /*!< HLFIE7 (Bitfield-Mask: 0x01)                          */
#define ADC0_HIER_HLFIE6_Pos              (6UL)                     /*!< HLFIE6 (Bit 6)                                        */
#define ADC0_HIER_HLFIE6_Msk              (0x40UL)                  /*!< HLFIE6 (Bitfield-Mask: 0x01)                          */
#define ADC0_HIER_HLFIE5_Pos              (5UL)                     /*!< HLFIE5 (Bit 5)                                        */
#define ADC0_HIER_HLFIE5_Msk              (0x20UL)                  /*!< HLFIE5 (Bitfield-Mask: 0x01)                          */
#define ADC0_HIER_HLFIE4_Pos              (4UL)                     /*!< HLFIE4 (Bit 4)                                        */
#define ADC0_HIER_HLFIE4_Msk              (0x10UL)                  /*!< HLFIE4 (Bitfield-Mask: 0x01)                          */
#define ADC0_HIER_HLFIE3_Pos              (3UL)                     /*!< HLFIE3 (Bit 3)                                        */
#define ADC0_HIER_HLFIE3_Msk              (0x8UL)                   /*!< HLFIE3 (Bitfield-Mask: 0x01)                          */
#define ADC0_HIER_HLFIE2_Pos              (2UL)                     /*!< HLFIE2 (Bit 2)                                        */
#define ADC0_HIER_HLFIE2_Msk              (0x4UL)                   /*!< HLFIE2 (Bitfield-Mask: 0x01)                          */
#define ADC0_HIER_HLFIE1_Pos              (1UL)                     /*!< HLFIE1 (Bit 1)                                        */
#define ADC0_HIER_HLFIE1_Msk              (0x2UL)                   /*!< HLFIE1 (Bitfield-Mask: 0x01)                          */
#define ADC0_HIER_HLFIE0_Pos              (0UL)                     /*!< HLFIE0 (Bit 0)                                        */
#define ADC0_HIER_HLFIE0_Msk              (0x1UL)                   /*!< HLFIE0 (Bitfield-Mask: 0x01)                          */
/* =========================================================  FISR  ========================================================== */
#define ADC0_FISR_FUL19_Pos               (19UL)                    /*!< FUL19 (Bit 19)                                        */
#define ADC0_FISR_FUL19_Msk               (0x80000UL)               /*!< FUL19 (Bitfield-Mask: 0x01)                           */
#define ADC0_FISR_FUL18_Pos               (18UL)                    /*!< FUL18 (Bit 18)                                        */
#define ADC0_FISR_FUL18_Msk               (0x40000UL)               /*!< FUL18 (Bitfield-Mask: 0x01)                           */
#define ADC0_FISR_FUL17_Pos               (17UL)                    /*!< FUL17 (Bit 17)                                        */
#define ADC0_FISR_FUL17_Msk               (0x20000UL)               /*!< FUL17 (Bitfield-Mask: 0x01)                           */
#define ADC0_FISR_FUL16_Pos               (16UL)                    /*!< FUL16 (Bit 16)                                        */
#define ADC0_FISR_FUL16_Msk               (0x10000UL)               /*!< FUL16 (Bitfield-Mask: 0x01)                           */
#define ADC0_FISR_FUL15_Pos               (15UL)                    /*!< FUL15 (Bit 15)                                        */
#define ADC0_FISR_FUL15_Msk               (0x8000UL)                /*!< FUL15 (Bitfield-Mask: 0x01)                           */
#define ADC0_FISR_FUL14_Pos               (14UL)                    /*!< FUL14 (Bit 14)                                        */
#define ADC0_FISR_FUL14_Msk               (0x4000UL)                /*!< FUL14 (Bitfield-Mask: 0x01)                           */
#define ADC0_FISR_FUL13_Pos               (13UL)                    /*!< FUL13 (Bit 13)                                        */
#define ADC0_FISR_FUL13_Msk               (0x2000UL)                /*!< FUL13 (Bitfield-Mask: 0x01)                           */
#define ADC0_FISR_FUL12_Pos               (12UL)                    /*!< FUL12 (Bit 12)                                        */
#define ADC0_FISR_FUL12_Msk               (0x1000UL)                /*!< FUL12 (Bitfield-Mask: 0x01)                           */
#define ADC0_FISR_FUL11_Pos               (11UL)                    /*!< FUL11 (Bit 11)                                        */
#define ADC0_FISR_FUL11_Msk               (0x800UL)                 /*!< FUL11 (Bitfield-Mask: 0x01)                           */
#define ADC0_FISR_FUL10_Pos               (10UL)                    /*!< FUL10 (Bit 10)                                        */
#define ADC0_FISR_FUL10_Msk               (0x400UL)                 /*!< FUL10 (Bitfield-Mask: 0x01)                           */
#define ADC0_FISR_FUL9_Pos                (9UL)                     /*!< FUL9 (Bit 9)                                          */
#define ADC0_FISR_FUL9_Msk                (0x200UL)                 /*!< FUL9 (Bitfield-Mask: 0x01)                            */
#define ADC0_FISR_FUL8_Pos                (8UL)                     /*!< FUL8 (Bit 8)                                          */
#define ADC0_FISR_FUL8_Msk                (0x100UL)                 /*!< FUL8 (Bitfield-Mask: 0x01)                            */
#define ADC0_FISR_FUL7_Pos                (7UL)                     /*!< FUL7 (Bit 7)                                          */
#define ADC0_FISR_FUL7_Msk                (0x80UL)                  /*!< FUL7 (Bitfield-Mask: 0x01)                            */
#define ADC0_FISR_FUL6_Pos                (6UL)                     /*!< FUL6 (Bit 6)                                          */
#define ADC0_FISR_FUL6_Msk                (0x40UL)                  /*!< FUL6 (Bitfield-Mask: 0x01)                            */
#define ADC0_FISR_FUL5_Pos                (5UL)                     /*!< FUL5 (Bit 5)                                          */
#define ADC0_FISR_FUL5_Msk                (0x20UL)                  /*!< FUL5 (Bitfield-Mask: 0x01)                            */
#define ADC0_FISR_FUL4_Pos                (4UL)                     /*!< FUL4 (Bit 4)                                          */
#define ADC0_FISR_FUL4_Msk                (0x10UL)                  /*!< FUL4 (Bitfield-Mask: 0x01)                            */
#define ADC0_FISR_FUL3_Pos                (3UL)                     /*!< FUL3 (Bit 3)                                          */
#define ADC0_FISR_FUL3_Msk                (0x8UL)                   /*!< FUL3 (Bitfield-Mask: 0x01)                            */
#define ADC0_FISR_FUL2_Pos                (2UL)                     /*!< FUL2 (Bit 2)                                          */
#define ADC0_FISR_FUL2_Msk                (0x4UL)                   /*!< FUL2 (Bitfield-Mask: 0x01)                            */
#define ADC0_FISR_FUL1_Pos                (1UL)                     /*!< FUL1 (Bit 1)                                          */
#define ADC0_FISR_FUL1_Msk                (0x2UL)                   /*!< FUL1 (Bitfield-Mask: 0x01)                            */
#define ADC0_FISR_FUL0_Pos                (0UL)                     /*!< FUL0 (Bit 0)                                          */
#define ADC0_FISR_FUL0_Msk                (0x1UL)                   /*!< FUL0 (Bitfield-Mask: 0x01)                            */
/* =========================================================  FIER  ========================================================== */
#define ADC0_FIER_FULIE19_Pos             (19UL)                    /*!< FULIE19 (Bit 19)                                      */
#define ADC0_FIER_FULIE19_Msk             (0x80000UL)               /*!< FULIE19 (Bitfield-Mask: 0x01)                         */
#define ADC0_FIER_FULIE18_Pos             (18UL)                    /*!< FULIE18 (Bit 18)                                      */
#define ADC0_FIER_FULIE18_Msk             (0x40000UL)               /*!< FULIE18 (Bitfield-Mask: 0x01)                         */
#define ADC0_FIER_FULIE17_Pos             (17UL)                    /*!< FULIE17 (Bit 17)                                      */
#define ADC0_FIER_FULIE17_Msk             (0x20000UL)               /*!< FULIE17 (Bitfield-Mask: 0x01)                         */
#define ADC0_FIER_FULIE16_Pos             (16UL)                    /*!< FULIE16 (Bit 16)                                      */
#define ADC0_FIER_FULIE16_Msk             (0x10000UL)               /*!< FULIE16 (Bitfield-Mask: 0x01)                         */
#define ADC0_FIER_FULIE15_Pos             (15UL)                    /*!< FULIE15 (Bit 15)                                      */
#define ADC0_FIER_FULIE15_Msk             (0x8000UL)                /*!< FULIE15 (Bitfield-Mask: 0x01)                         */
#define ADC0_FIER_FULIE14_Pos             (14UL)                    /*!< FULIE14 (Bit 14)                                      */
#define ADC0_FIER_FULIE14_Msk             (0x4000UL)                /*!< FULIE14 (Bitfield-Mask: 0x01)                         */
#define ADC0_FIER_FULIE13_Pos             (13UL)                    /*!< FULIE13 (Bit 13)                                      */
#define ADC0_FIER_FULIE13_Msk             (0x2000UL)                /*!< FULIE13 (Bitfield-Mask: 0x01)                         */
#define ADC0_FIER_FULIE12_Pos             (12UL)                    /*!< FULIE12 (Bit 12)                                      */
#define ADC0_FIER_FULIE12_Msk             (0x1000UL)                /*!< FULIE12 (Bitfield-Mask: 0x01)                         */
#define ADC0_FIER_FULIE11_Pos             (11UL)                    /*!< FULIE11 (Bit 11)                                      */
#define ADC0_FIER_FULIE11_Msk             (0x800UL)                 /*!< FULIE11 (Bitfield-Mask: 0x01)                         */
#define ADC0_FIER_FULIE10_Pos             (10UL)                    /*!< FULIE10 (Bit 10)                                      */
#define ADC0_FIER_FULIE10_Msk             (0x400UL)                 /*!< FULIE10 (Bitfield-Mask: 0x01)                         */
#define ADC0_FIER_FULIE9_Pos              (9UL)                     /*!< FULIE9 (Bit 9)                                        */
#define ADC0_FIER_FULIE9_Msk              (0x200UL)                 /*!< FULIE9 (Bitfield-Mask: 0x01)                          */
#define ADC0_FIER_FULIE8_Pos              (8UL)                     /*!< FULIE8 (Bit 8)                                        */
#define ADC0_FIER_FULIE8_Msk              (0x100UL)                 /*!< FULIE8 (Bitfield-Mask: 0x01)                          */
#define ADC0_FIER_FULIE7_Pos              (7UL)                     /*!< FULIE7 (Bit 7)                                        */
#define ADC0_FIER_FULIE7_Msk              (0x80UL)                  /*!< FULIE7 (Bitfield-Mask: 0x01)                          */
#define ADC0_FIER_FULIE6_Pos              (6UL)                     /*!< FULIE6 (Bit 6)                                        */
#define ADC0_FIER_FULIE6_Msk              (0x40UL)                  /*!< FULIE6 (Bitfield-Mask: 0x01)                          */
#define ADC0_FIER_FULIE5_Pos              (5UL)                     /*!< FULIE5 (Bit 5)                                        */
#define ADC0_FIER_FULIE5_Msk              (0x20UL)                  /*!< FULIE5 (Bitfield-Mask: 0x01)                          */
#define ADC0_FIER_FULIE4_Pos              (4UL)                     /*!< FULIE4 (Bit 4)                                        */
#define ADC0_FIER_FULIE4_Msk              (0x10UL)                  /*!< FULIE4 (Bitfield-Mask: 0x01)                          */
#define ADC0_FIER_FULIE3_Pos              (3UL)                     /*!< FULIE3 (Bit 3)                                        */
#define ADC0_FIER_FULIE3_Msk              (0x8UL)                   /*!< FULIE3 (Bitfield-Mask: 0x01)                          */
#define ADC0_FIER_FULIE2_Pos              (2UL)                     /*!< FULIE2 (Bit 2)                                        */
#define ADC0_FIER_FULIE2_Msk              (0x4UL)                   /*!< FULIE2 (Bitfield-Mask: 0x01)                          */
#define ADC0_FIER_FULIE1_Pos              (1UL)                     /*!< FULIE1 (Bit 1)                                        */
#define ADC0_FIER_FULIE1_Msk              (0x2UL)                   /*!< FULIE1 (Bitfield-Mask: 0x01)                          */
#define ADC0_FIER_FULIE0_Pos              (0UL)                     /*!< FULIE0 (Bit 0)                                        */
#define ADC0_FIER_FULIE0_Msk              (0x1UL)                   /*!< FULIE0 (Bitfield-Mask: 0x01)                          */
/* =========================================================  TCR0  ========================================================== */
#define ADC0_TCR0_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC0_TCR0_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR0_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC0_TCR0_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC0_TCR0_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC0_TCR0_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR0_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC0_TCR0_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR0  ========================================================== */
#define ADC0_TAR0_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC0_TAR0_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR0  ========================================================== */
#define ADC0_TLR0_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC0_TLR0_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR1  ========================================================== */
#define ADC0_TCR1_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC0_TCR1_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR1_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC0_TCR1_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC0_TCR1_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC0_TCR1_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR1_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC0_TCR1_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR1  ========================================================== */
#define ADC0_TAR1_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC0_TAR1_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR1  ========================================================== */
#define ADC0_TLR1_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC0_TLR1_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR2  ========================================================== */
#define ADC0_TCR2_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC0_TCR2_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR2_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC0_TCR2_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC0_TCR2_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC0_TCR2_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR2_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC0_TCR2_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR2  ========================================================== */
#define ADC0_TAR2_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC0_TAR2_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR2  ========================================================== */
#define ADC0_TLR2_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC0_TLR2_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR3  ========================================================== */
#define ADC0_TCR3_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC0_TCR3_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR3_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC0_TCR3_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC0_TCR3_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC0_TCR3_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR3_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC0_TCR3_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR3  ========================================================== */
#define ADC0_TAR3_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC0_TAR3_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR3  ========================================================== */
#define ADC0_TLR3_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC0_TLR3_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR4  ========================================================== */
#define ADC0_TCR4_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC0_TCR4_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR4_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC0_TCR4_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC0_TCR4_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC0_TCR4_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR4_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC0_TCR4_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR4  ========================================================== */
#define ADC0_TAR4_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC0_TAR4_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR4  ========================================================== */
#define ADC0_TLR4_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC0_TLR4_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR5  ========================================================== */
#define ADC0_TCR5_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC0_TCR5_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR5_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC0_TCR5_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC0_TCR5_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC0_TCR5_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR5_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC0_TCR5_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR5  ========================================================== */
#define ADC0_TAR5_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC0_TAR5_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR5  ========================================================== */
#define ADC0_TLR5_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC0_TLR5_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR6  ========================================================== */
#define ADC0_TCR6_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC0_TCR6_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR6_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC0_TCR6_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC0_TCR6_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC0_TCR6_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR6_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC0_TCR6_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR6  ========================================================== */
#define ADC0_TAR6_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC0_TAR6_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR6  ========================================================== */
#define ADC0_TLR6_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC0_TLR6_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR7  ========================================================== */
#define ADC0_TCR7_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC0_TCR7_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR7_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC0_TCR7_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC0_TCR7_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC0_TCR7_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR7_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC0_TCR7_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR7  ========================================================== */
#define ADC0_TAR7_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC0_TAR7_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR7  ========================================================== */
#define ADC0_TLR7_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC0_TLR7_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR8  ========================================================== */
#define ADC0_TCR8_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC0_TCR8_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR8_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC0_TCR8_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC0_TCR8_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC0_TCR8_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR8_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC0_TCR8_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR8  ========================================================== */
#define ADC0_TAR8_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC0_TAR8_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR8  ========================================================== */
#define ADC0_TLR8_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC0_TLR8_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR9  ========================================================== */
#define ADC0_TCR9_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC0_TCR9_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR9_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC0_TCR9_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC0_TCR9_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC0_TCR9_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR9_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC0_TCR9_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR9  ========================================================== */
#define ADC0_TAR9_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC0_TAR9_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR9  ========================================================== */
#define ADC0_TLR9_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC0_TLR9_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR10  ========================================================= */
#define ADC0_TCR10_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC0_TCR10_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR10_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC0_TCR10_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC0_TCR10_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC0_TCR10_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR10_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC0_TCR10_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR10  ========================================================= */
#define ADC0_TAR10_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC0_TAR10_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR10  ========================================================= */
#define ADC0_TLR10_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC0_TLR10_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR11  ========================================================= */
#define ADC0_TCR11_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC0_TCR11_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR11_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC0_TCR11_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC0_TCR11_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC0_TCR11_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR11_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC0_TCR11_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR11  ========================================================= */
#define ADC0_TAR11_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC0_TAR11_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR11  ========================================================= */
#define ADC0_TLR11_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC0_TLR11_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR12  ========================================================= */
#define ADC0_TCR12_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC0_TCR12_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR12_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC0_TCR12_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC0_TCR12_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC0_TCR12_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR12_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC0_TCR12_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR12  ========================================================= */
#define ADC0_TAR12_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC0_TAR12_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR12  ========================================================= */
#define ADC0_TLR12_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC0_TLR12_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR13  ========================================================= */
#define ADC0_TCR13_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC0_TCR13_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR13_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC0_TCR13_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC0_TCR13_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC0_TCR13_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR13_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC0_TCR13_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR13  ========================================================= */
#define ADC0_TAR13_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC0_TAR13_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR13  ========================================================= */
#define ADC0_TLR13_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC0_TLR13_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR14  ========================================================= */
#define ADC0_TCR14_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC0_TCR14_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR14_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC0_TCR14_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC0_TCR14_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC0_TCR14_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR14_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC0_TCR14_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR14  ========================================================= */
#define ADC0_TAR14_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC0_TAR14_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR14  ========================================================= */
#define ADC0_TLR14_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC0_TLR14_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR15  ========================================================= */
#define ADC0_TCR15_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC0_TCR15_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR15_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC0_TCR15_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC0_TCR15_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC0_TCR15_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR15_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC0_TCR15_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR15  ========================================================= */
#define ADC0_TAR15_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC0_TAR15_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR15  ========================================================= */
#define ADC0_TLR15_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC0_TLR15_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR16  ========================================================= */
#define ADC0_TCR16_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC0_TCR16_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR16_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC0_TCR16_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC0_TCR16_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC0_TCR16_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR16_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC0_TCR16_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR16  ========================================================= */
#define ADC0_TAR16_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC0_TAR16_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR16  ========================================================= */
#define ADC0_TLR16_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC0_TLR16_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR17  ========================================================= */
#define ADC0_TCR17_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC0_TCR17_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR17_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC0_TCR17_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC0_TCR17_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC0_TCR17_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR17_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC0_TCR17_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR17  ========================================================= */
#define ADC0_TAR17_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC0_TAR17_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR17  ========================================================= */
#define ADC0_TLR17_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC0_TLR17_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR18  ========================================================= */
#define ADC0_TCR18_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC0_TCR18_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR18_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC0_TCR18_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC0_TCR18_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC0_TCR18_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR18_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC0_TCR18_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR18  ========================================================= */
#define ADC0_TAR18_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC0_TAR18_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR18  ========================================================= */
#define ADC0_TLR18_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC0_TLR18_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR19  ========================================================= */
#define ADC0_TCR19_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC0_TCR19_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR19_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC0_TCR19_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC0_TCR19_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC0_TCR19_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC0_TCR19_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC0_TCR19_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR19  ========================================================= */
#define ADC0_TAR19_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC0_TAR19_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR19  ========================================================= */
#define ADC0_TLR19_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC0_TLR19_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  CCR  ========================================================== */
#define ADC0_CCR_DELAY_Pos                (8UL)                     /*!< DELAY (Bit 8)                                         */
#define ADC0_CCR_DELAY_Msk                (0x3ff00UL)               /*!< DELAY (Bitfield-Mask: 0x3ff)                          */
#define ADC0_CCR_DUAL_Pos                 (0UL)                     /*!< DUAL (Bit 0)                                          */
#define ADC0_CCR_DUAL_Msk                 (0xfUL)                   /*!< DUAL (Bitfield-Mask: 0x0f)                            */
/* ==========================================================  CSR  ========================================================== */
#define ADC0_CSR_EOSMP_SLV_Pos            (25UL)                    /*!< EOSMP_SLV (Bit 25)                                    */
#define ADC0_CSR_EOSMP_SLV_Msk            (0x2000000UL)             /*!< EOSMP_SLV (Bitfield-Mask: 0x01)                       */
#define ADC0_CSR_ADRDY_SLV_Pos            (24UL)                    /*!< ADRDY_SLV (Bit 24)                                    */
#define ADC0_CSR_ADRDY_SLV_Msk            (0x1000000UL)             /*!< ADRDY_SLV (Bitfield-Mask: 0x01)                       */
#define ADC0_CSR_AWD2_SLV_Pos             (23UL)                    /*!< AWD2_SLV (Bit 23)                                     */
#define ADC0_CSR_AWD2_SLV_Msk             (0x800000UL)              /*!< AWD2_SLV (Bitfield-Mask: 0x01)                        */
#define ADC0_CSR_AWD1_SLV_Pos             (22UL)                    /*!< AWD1_SLV (Bit 22)                                     */
#define ADC0_CSR_AWD1_SLV_Msk             (0x400000UL)              /*!< AWD1_SLV (Bitfield-Mask: 0x01)                        */
#define ADC0_CSR_AWD0_SLV_Pos             (21UL)                    /*!< AWD0_SLV (Bit 21)                                     */
#define ADC0_CSR_AWD0_SLV_Msk             (0x200000UL)              /*!< AWD0_SLV (Bitfield-Mask: 0x01)                        */
#define ADC0_CSR_OVR_SLV_Pos              (20UL)                    /*!< OVR_SLV (Bit 20)                                      */
#define ADC0_CSR_OVR_SLV_Msk              (0x100000UL)              /*!< OVR_SLV (Bitfield-Mask: 0x01)                         */
#define ADC0_CSR_JEOS_SLV_Pos             (19UL)                    /*!< JEOS_SLV (Bit 19)                                     */
#define ADC0_CSR_JEOS_SLV_Msk             (0x80000UL)               /*!< JEOS_SLV (Bitfield-Mask: 0x01)                        */
#define ADC0_CSR_JEOC_SLV_Pos             (18UL)                    /*!< JEOC_SLV (Bit 18)                                     */
#define ADC0_CSR_JEOC_SLV_Msk             (0x40000UL)               /*!< JEOC_SLV (Bitfield-Mask: 0x01)                        */
#define ADC0_CSR_EOS_SLV_Pos              (17UL)                    /*!< EOS_SLV (Bit 17)                                      */
#define ADC0_CSR_EOS_SLV_Msk              (0x20000UL)               /*!< EOS_SLV (Bitfield-Mask: 0x01)                         */
#define ADC0_CSR_EOC_SLV_Pos              (16UL)                    /*!< EOC_SLV (Bit 16)                                      */
#define ADC0_CSR_EOC_SLV_Msk              (0x10000UL)               /*!< EOC_SLV (Bitfield-Mask: 0x01)                         */
#define ADC0_CSR_EOSMP_MST_Pos            (9UL)                     /*!< EOSMP_MST (Bit 9)                                     */
#define ADC0_CSR_EOSMP_MST_Msk            (0x200UL)                 /*!< EOSMP_MST (Bitfield-Mask: 0x01)                       */
#define ADC0_CSR_ADRDY_MST_Pos            (8UL)                     /*!< ADRDY_MST (Bit 8)                                     */
#define ADC0_CSR_ADRDY_MST_Msk            (0x100UL)                 /*!< ADRDY_MST (Bitfield-Mask: 0x01)                       */
#define ADC0_CSR_AWD2_MST_Pos             (7UL)                     /*!< AWD2_MST (Bit 7)                                      */
#define ADC0_CSR_AWD2_MST_Msk             (0x80UL)                  /*!< AWD2_MST (Bitfield-Mask: 0x01)                        */
#define ADC0_CSR_AWD1_MST_Pos             (6UL)                     /*!< AWD1_MST (Bit 6)                                      */
#define ADC0_CSR_AWD1_MST_Msk             (0x40UL)                  /*!< AWD1_MST (Bitfield-Mask: 0x01)                        */
#define ADC0_CSR_AWD0_MST_Pos             (5UL)                     /*!< AWD0_MST (Bit 5)                                      */
#define ADC0_CSR_AWD0_MST_Msk             (0x20UL)                  /*!< AWD0_MST (Bitfield-Mask: 0x01)                        */
#define ADC0_CSR_OVR_MST_Pos              (4UL)                     /*!< OVR_MST (Bit 4)                                       */
#define ADC0_CSR_OVR_MST_Msk              (0x10UL)                  /*!< OVR_MST (Bitfield-Mask: 0x01)                         */
#define ADC0_CSR_JEOS_MST_Pos             (3UL)                     /*!< JEOS_MST (Bit 3)                                      */
#define ADC0_CSR_JEOS_MST_Msk             (0x8UL)                   /*!< JEOS_MST (Bitfield-Mask: 0x01)                        */
#define ADC0_CSR_JEOC_MST_Pos             (2UL)                     /*!< JEOC_MST (Bit 2)                                      */
#define ADC0_CSR_JEOC_MST_Msk             (0x4UL)                   /*!< JEOC_MST (Bitfield-Mask: 0x01)                        */
#define ADC0_CSR_EOS_MST_Pos              (1UL)                     /*!< EOS_MST (Bit 1)                                       */
#define ADC0_CSR_EOS_MST_Msk              (0x2UL)                   /*!< EOS_MST (Bitfield-Mask: 0x01)                         */
#define ADC0_CSR_EOC_MST_Pos              (0UL)                     /*!< EOC_MST (Bit 0)                                       */
#define ADC0_CSR_EOC_MST_Msk              (0x1UL)                   /*!< EOC_MST (Bitfield-Mask: 0x01)                         */
/* ==========================================================  CDR  ========================================================== */
#define ADC0_CDR_RDATA_SLV_Pos            (16UL)                    /*!< RDATA_SLV (Bit 16)                                    */
#define ADC0_CDR_RDATA_SLV_Msk            (0xffff0000UL)            /*!< RDATA_SLV (Bitfield-Mask: 0xffff)                     */
#define ADC0_CDR_RDATA_MST_Pos            (0UL)                     /*!< RDATA_MST (Bit 0)                                     */
#define ADC0_CDR_RDATA_MST_Msk            (0xffffUL)                /*!< RDATA_MST (Bitfield-Mask: 0xffff)                     */


/* =========================================================================================================================== */
/* ================                                           ADC1                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define ADC1_CR_ADCALDIF_Pos              (7UL)                     /*!< ADCALDIF (Bit 7)                                      */
#define ADC1_CR_ADCALDIF_Msk              (0x80UL)                  /*!< ADCALDIF (Bitfield-Mask: 0x01)                        */
#define ADC1_CR_ADCAL_Pos                 (6UL)                     /*!< ADCAL (Bit 6)                                         */
#define ADC1_CR_ADCAL_Msk                 (0x40UL)                  /*!< ADCAL (Bitfield-Mask: 0x01)                           */
#define ADC1_CR_JADSTP_Pos                (5UL)                     /*!< JADSTP (Bit 5)                                        */
#define ADC1_CR_JADSTP_Msk                (0x20UL)                  /*!< JADSTP (Bitfield-Mask: 0x01)                          */
#define ADC1_CR_ADSTP_Pos                 (4UL)                     /*!< ADSTP (Bit 4)                                         */
#define ADC1_CR_ADSTP_Msk                 (0x10UL)                  /*!< ADSTP (Bitfield-Mask: 0x01)                           */
#define ADC1_CR_JADSTART_Pos              (3UL)                     /*!< JADSTART (Bit 3)                                      */
#define ADC1_CR_JADSTART_Msk              (0x8UL)                   /*!< JADSTART (Bitfield-Mask: 0x01)                        */
#define ADC1_CR_ADSTART_Pos               (2UL)                     /*!< ADSTART (Bit 2)                                       */
#define ADC1_CR_ADSTART_Msk               (0x4UL)                   /*!< ADSTART (Bitfield-Mask: 0x01)                         */
#define ADC1_CR_ADDIS_Pos                 (1UL)                     /*!< ADDIS (Bit 1)                                         */
#define ADC1_CR_ADDIS_Msk                 (0x2UL)                   /*!< ADDIS (Bitfield-Mask: 0x01)                           */
#define ADC1_CR_ADEN_Pos                  (0UL)                     /*!< ADEN (Bit 0)                                          */
#define ADC1_CR_ADEN_Msk                  (0x1UL)                   /*!< ADEN (Bitfield-Mask: 0x01)                            */
/* =========================================================  CFGR0  ========================================================= */
#define ADC1_CFGR0_OVSCAL_Pos             (28UL)                    /*!< OVSCAL (Bit 28)                                       */
#define ADC1_CFGR0_OVSCAL_Msk             (0x70000000UL)            /*!< OVSCAL (Bitfield-Mask: 0x07)                          */
#define ADC1_CFGR0_CONT_Pos               (23UL)                    /*!< CONT (Bit 23)                                         */
#define ADC1_CFGR0_CONT_Msk               (0x800000UL)              /*!< CONT (Bitfield-Mask: 0x01)                            */
#define ADC1_CFGR0_JAUTO_Pos              (22UL)                    /*!< JAUTO (Bit 22)                                        */
#define ADC1_CFGR0_JAUTO_Msk              (0x400000UL)              /*!< JAUTO (Bitfield-Mask: 0x01)                           */
#define ADC1_CFGR0_JDISCEN_Pos            (20UL)                    /*!< JDISCEN (Bit 20)                                      */
#define ADC1_CFGR0_JDISCEN_Msk            (0x100000UL)              /*!< JDISCEN (Bitfield-Mask: 0x01)                         */
#define ADC1_CFGR0_DISCNUM_Pos            (17UL)                    /*!< DISCNUM (Bit 17)                                      */
#define ADC1_CFGR0_DISCNUM_Msk            (0xe0000UL)               /*!< DISCNUM (Bitfield-Mask: 0x07)                         */
#define ADC1_CFGR0_DISCEN_Pos             (16UL)                    /*!< DISCEN (Bit 16)                                       */
#define ADC1_CFGR0_DISCEN_Msk             (0x10000UL)               /*!< DISCEN (Bitfield-Mask: 0x01)                          */
#define ADC1_CFGR0_OVRMOD_Pos             (15UL)                    /*!< OVRMOD (Bit 15)                                       */
#define ADC1_CFGR0_OVRMOD_Msk             (0x8000UL)                /*!< OVRMOD (Bitfield-Mask: 0x01)                          */
#define ADC1_CFGR0_SDMAEN_Pos             (14UL)                    /*!< SDMAEN (Bit 14)                                       */
#define ADC1_CFGR0_SDMAEN_Msk             (0x4000UL)                /*!< SDMAEN (Bitfield-Mask: 0x01)                          */
#define ADC1_CFGR0_TROVS_Pos              (12UL)                    /*!< TROVS (Bit 12)                                        */
#define ADC1_CFGR0_TROVS_Msk              (0x1000UL)                /*!< TROVS (Bitfield-Mask: 0x01)                           */
#define ADC1_CFGR0_OVSS_Pos               (8UL)                     /*!< OVSS (Bit 8)                                          */
#define ADC1_CFGR0_OVSS_Msk               (0xf00UL)                 /*!< OVSS (Bitfield-Mask: 0x0f)                            */
#define ADC1_CFGR0_ROVSM_Pos              (7UL)                     /*!< ROVSM (Bit 7)                                         */
#define ADC1_CFGR0_ROVSM_Msk              (0x80UL)                  /*!< ROVSM (Bitfield-Mask: 0x01)                           */
#define ADC1_CFGR0_OVSR_Pos               (4UL)                     /*!< OVSR (Bit 4)                                          */
#define ADC1_CFGR0_OVSR_Msk               (0x70UL)                  /*!< OVSR (Bitfield-Mask: 0x07)                            */
#define ADC1_CFGR0_JOVSE_Pos              (1UL)                     /*!< JOVSE (Bit 1)                                         */
#define ADC1_CFGR0_JOVSE_Msk              (0x2UL)                   /*!< JOVSE (Bitfield-Mask: 0x01)                           */
#define ADC1_CFGR0_ROVSE_Pos              (0UL)                     /*!< ROVSE (Bit 0)                                         */
#define ADC1_CFGR0_ROVSE_Msk              (0x1UL)                   /*!< ROVSE (Bitfield-Mask: 0x01)                           */
/* =========================================================  CFGR1  ========================================================= */
#define ADC1_CFGR1_JAWD2EN_Pos            (14UL)                    /*!< JAWD2EN (Bit 14)                                      */
#define ADC1_CFGR1_JAWD2EN_Msk            (0x4000UL)                /*!< JAWD2EN (Bitfield-Mask: 0x01)                         */
#define ADC1_CFGR1_JAWD1EN_Pos            (13UL)                    /*!< JAWD1EN (Bit 13)                                      */
#define ADC1_CFGR1_JAWD1EN_Msk            (0x2000UL)                /*!< JAWD1EN (Bitfield-Mask: 0x01)                         */
#define ADC1_CFGR1_JAWD0EN_Pos            (12UL)                    /*!< JAWD0EN (Bit 12)                                      */
#define ADC1_CFGR1_JAWD0EN_Msk            (0x1000UL)                /*!< JAWD0EN (Bitfield-Mask: 0x01)                         */
#define ADC1_CFGR1_AWD2EN_Pos             (10UL)                    /*!< AWD2EN (Bit 10)                                       */
#define ADC1_CFGR1_AWD2EN_Msk             (0x400UL)                 /*!< AWD2EN (Bitfield-Mask: 0x01)                          */
#define ADC1_CFGR1_AWD1EN_Pos             (9UL)                     /*!< AWD1EN (Bit 9)                                        */
#define ADC1_CFGR1_AWD1EN_Msk             (0x200UL)                 /*!< AWD1EN (Bitfield-Mask: 0x01)                          */
#define ADC1_CFGR1_AWD0EN_Pos             (8UL)                     /*!< AWD0EN (Bit 8)                                        */
#define ADC1_CFGR1_AWD0EN_Msk             (0x100UL)                 /*!< AWD0EN (Bitfield-Mask: 0x01)                          */
#define ADC1_CFGR1_ISEL_Pos               (4UL)                     /*!< ISEL (Bit 4)                                          */
#define ADC1_CFGR1_ISEL_Msk               (0x30UL)                  /*!< ISEL (Bitfield-Mask: 0x03)                            */
#define ADC1_CFGR1_CHEN_Pos               (3UL)                     /*!< CHEN (Bit 3)                                          */
#define ADC1_CFGR1_CHEN_Msk               (0x8UL)                   /*!< CHEN (Bitfield-Mask: 0x01)                            */
#define ADC1_CFGR1_REFEN_Pos              (1UL)                     /*!< REFEN (Bit 1)                                         */
#define ADC1_CFGR1_REFEN_Msk              (0x2UL)                   /*!< REFEN (Bitfield-Mask: 0x01)                           */
#define ADC1_CFGR1_BIASEN_Pos             (0UL)                     /*!< BIASEN (Bit 0)                                        */
#define ADC1_CFGR1_BIASEN_Msk             (0x1UL)                   /*!< BIASEN (Bitfield-Mask: 0x01)                          */
/* ==========================================================  ISR  ========================================================== */
#define ADC1_ISR_EOSMP_Pos                (9UL)                     /*!< EOSMP (Bit 9)                                         */
#define ADC1_ISR_EOSMP_Msk                (0x200UL)                 /*!< EOSMP (Bitfield-Mask: 0x01)                           */
#define ADC1_ISR_ADRDY_Pos                (8UL)                     /*!< ADRDY (Bit 8)                                         */
#define ADC1_ISR_ADRDY_Msk                (0x100UL)                 /*!< ADRDY (Bitfield-Mask: 0x01)                           */
#define ADC1_ISR_AWD2_Pos                 (7UL)                     /*!< AWD2 (Bit 7)                                          */
#define ADC1_ISR_AWD2_Msk                 (0x80UL)                  /*!< AWD2 (Bitfield-Mask: 0x01)                            */
#define ADC1_ISR_AWD1_Pos                 (6UL)                     /*!< AWD1 (Bit 6)                                          */
#define ADC1_ISR_AWD1_Msk                 (0x40UL)                  /*!< AWD1 (Bitfield-Mask: 0x01)                            */
#define ADC1_ISR_AWD0_Pos                 (5UL)                     /*!< AWD0 (Bit 5)                                          */
#define ADC1_ISR_AWD0_Msk                 (0x20UL)                  /*!< AWD0 (Bitfield-Mask: 0x01)                            */
#define ADC1_ISR_OVR_Pos                  (4UL)                     /*!< OVR (Bit 4)                                           */
#define ADC1_ISR_OVR_Msk                  (0x10UL)                  /*!< OVR (Bitfield-Mask: 0x01)                             */
#define ADC1_ISR_JEOS_Pos                 (3UL)                     /*!< JEOS (Bit 3)                                          */
#define ADC1_ISR_JEOS_Msk                 (0x8UL)                   /*!< JEOS (Bitfield-Mask: 0x01)                            */
#define ADC1_ISR_JEOC_Pos                 (2UL)                     /*!< JEOC (Bit 2)                                          */
#define ADC1_ISR_JEOC_Msk                 (0x4UL)                   /*!< JEOC (Bitfield-Mask: 0x01)                            */
#define ADC1_ISR_EOS_Pos                  (1UL)                     /*!< EOS (Bit 1)                                           */
#define ADC1_ISR_EOS_Msk                  (0x2UL)                   /*!< EOS (Bitfield-Mask: 0x01)                             */
#define ADC1_ISR_EOC_Pos                  (0UL)                     /*!< EOC (Bit 0)                                           */
#define ADC1_ISR_EOC_Msk                  (0x1UL)                   /*!< EOC (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IER  ========================================================== */
#define ADC1_IER_EOSMPIE_Pos              (9UL)                     /*!< EOSMPIE (Bit 9)                                       */
#define ADC1_IER_EOSMPIE_Msk              (0x200UL)                 /*!< EOSMPIE (Bitfield-Mask: 0x01)                         */
#define ADC1_IER_ADRDYIE_Pos              (8UL)                     /*!< ADRDYIE (Bit 8)                                       */
#define ADC1_IER_ADRDYIE_Msk              (0x100UL)                 /*!< ADRDYIE (Bitfield-Mask: 0x01)                         */
#define ADC1_IER_AWD2IE_Pos               (7UL)                     /*!< AWD2IE (Bit 7)                                        */
#define ADC1_IER_AWD2IE_Msk               (0x80UL)                  /*!< AWD2IE (Bitfield-Mask: 0x01)                          */
#define ADC1_IER_AWD1IE_Pos               (6UL)                     /*!< AWD1IE (Bit 6)                                        */
#define ADC1_IER_AWD1IE_Msk               (0x40UL)                  /*!< AWD1IE (Bitfield-Mask: 0x01)                          */
#define ADC1_IER_AWD0IE_Pos               (5UL)                     /*!< AWD0IE (Bit 5)                                        */
#define ADC1_IER_AWD0IE_Msk               (0x20UL)                  /*!< AWD0IE (Bitfield-Mask: 0x01)                          */
#define ADC1_IER_OVRIE_Pos                (4UL)                     /*!< OVRIE (Bit 4)                                         */
#define ADC1_IER_OVRIE_Msk                (0x10UL)                  /*!< OVRIE (Bitfield-Mask: 0x01)                           */
#define ADC1_IER_JEOSIE_Pos               (3UL)                     /*!< JEOSIE (Bit 3)                                        */
#define ADC1_IER_JEOSIE_Msk               (0x8UL)                   /*!< JEOSIE (Bitfield-Mask: 0x01)                          */
#define ADC1_IER_JEOCIE_Pos               (2UL)                     /*!< JEOCIE (Bit 2)                                        */
#define ADC1_IER_JEOCIE_Msk               (0x4UL)                   /*!< JEOCIE (Bitfield-Mask: 0x01)                          */
#define ADC1_IER_EOSIE_Pos                (1UL)                     /*!< EOSIE (Bit 1)                                         */
#define ADC1_IER_EOSIE_Msk                (0x2UL)                   /*!< EOSIE (Bitfield-Mask: 0x01)                           */
#define ADC1_IER_EOCIE_Pos                (0UL)                     /*!< EOCIE (Bit 0)                                         */
#define ADC1_IER_EOCIE_Msk                (0x1UL)                   /*!< EOCIE (Bitfield-Mask: 0x01)                           */
/* ========================================================  SIGSEL  ========================================================= */
#define ADC1_SIGSEL_SIGSEL_Pos            (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define ADC1_SIGSEL_SIGSEL_Msk            (0xfffffUL)               /*!< SIGSEL (Bitfield-Mask: 0xfffff)                       */
/* =========================================================  SMPR0  ========================================================= */
#define ADC1_SMPR0_SMP7_Pos               (28UL)                    /*!< SMP7 (Bit 28)                                         */
#define ADC1_SMPR0_SMP7_Msk               (0x70000000UL)            /*!< SMP7 (Bitfield-Mask: 0x07)                            */
#define ADC1_SMPR0_SMP6_Pos               (24UL)                    /*!< SMP6 (Bit 24)                                         */
#define ADC1_SMPR0_SMP6_Msk               (0x7000000UL)             /*!< SMP6 (Bitfield-Mask: 0x07)                            */
#define ADC1_SMPR0_SMP5_Pos               (20UL)                    /*!< SMP5 (Bit 20)                                         */
#define ADC1_SMPR0_SMP5_Msk               (0x700000UL)              /*!< SMP5 (Bitfield-Mask: 0x07)                            */
#define ADC1_SMPR0_SMP4_Pos               (16UL)                    /*!< SMP4 (Bit 16)                                         */
#define ADC1_SMPR0_SMP4_Msk               (0x70000UL)               /*!< SMP4 (Bitfield-Mask: 0x07)                            */
#define ADC1_SMPR0_SMP3_Pos               (12UL)                    /*!< SMP3 (Bit 12)                                         */
#define ADC1_SMPR0_SMP3_Msk               (0x7000UL)                /*!< SMP3 (Bitfield-Mask: 0x07)                            */
#define ADC1_SMPR0_SMP2_Pos               (8UL)                     /*!< SMP2 (Bit 8)                                          */
#define ADC1_SMPR0_SMP2_Msk               (0x700UL)                 /*!< SMP2 (Bitfield-Mask: 0x07)                            */
#define ADC1_SMPR0_SMP1_Pos               (4UL)                     /*!< SMP1 (Bit 4)                                          */
#define ADC1_SMPR0_SMP1_Msk               (0x70UL)                  /*!< SMP1 (Bitfield-Mask: 0x07)                            */
#define ADC1_SMPR0_SMP0_Pos               (0UL)                     /*!< SMP0 (Bit 0)                                          */
#define ADC1_SMPR0_SMP0_Msk               (0x7UL)                   /*!< SMP0 (Bitfield-Mask: 0x07)                            */
/* =========================================================  SMPR1  ========================================================= */
#define ADC1_SMPR1_SMP15_Pos              (28UL)                    /*!< SMP15 (Bit 28)                                        */
#define ADC1_SMPR1_SMP15_Msk              (0x70000000UL)            /*!< SMP15 (Bitfield-Mask: 0x07)                           */
#define ADC1_SMPR1_SMP14_Pos              (24UL)                    /*!< SMP14 (Bit 24)                                        */
#define ADC1_SMPR1_SMP14_Msk              (0x7000000UL)             /*!< SMP14 (Bitfield-Mask: 0x07)                           */
#define ADC1_SMPR1_SMP13_Pos              (20UL)                    /*!< SMP13 (Bit 20)                                        */
#define ADC1_SMPR1_SMP13_Msk              (0x700000UL)              /*!< SMP13 (Bitfield-Mask: 0x07)                           */
#define ADC1_SMPR1_SMP12_Pos              (16UL)                    /*!< SMP12 (Bit 16)                                        */
#define ADC1_SMPR1_SMP12_Msk              (0x70000UL)               /*!< SMP12 (Bitfield-Mask: 0x07)                           */
#define ADC1_SMPR1_SMP11_Pos              (12UL)                    /*!< SMP11 (Bit 12)                                        */
#define ADC1_SMPR1_SMP11_Msk              (0x7000UL)                /*!< SMP11 (Bitfield-Mask: 0x07)                           */
#define ADC1_SMPR1_SMP10_Pos              (8UL)                     /*!< SMP10 (Bit 8)                                         */
#define ADC1_SMPR1_SMP10_Msk              (0x700UL)                 /*!< SMP10 (Bitfield-Mask: 0x07)                           */
#define ADC1_SMPR1_SMP9_Pos               (4UL)                     /*!< SMP9 (Bit 4)                                          */
#define ADC1_SMPR1_SMP9_Msk               (0x70UL)                  /*!< SMP9 (Bitfield-Mask: 0x07)                            */
#define ADC1_SMPR1_SMP8_Pos               (0UL)                     /*!< SMP8 (Bit 0)                                          */
#define ADC1_SMPR1_SMP8_Msk               (0x7UL)                   /*!< SMP8 (Bitfield-Mask: 0x07)                            */
/* =========================================================  SMPR2  ========================================================= */
#define ADC1_SMPR2_SMP19_Pos              (12UL)                    /*!< SMP19 (Bit 12)                                        */
#define ADC1_SMPR2_SMP19_Msk              (0x7000UL)                /*!< SMP19 (Bitfield-Mask: 0x07)                           */
#define ADC1_SMPR2_SMP18_Pos              (8UL)                     /*!< SMP18 (Bit 8)                                         */
#define ADC1_SMPR2_SMP18_Msk              (0x700UL)                 /*!< SMP18 (Bitfield-Mask: 0x07)                           */
#define ADC1_SMPR2_SMP17_Pos              (4UL)                     /*!< SMP17 (Bit 4)                                         */
#define ADC1_SMPR2_SMP17_Msk              (0x70UL)                  /*!< SMP17 (Bitfield-Mask: 0x07)                           */
#define ADC1_SMPR2_SMP16_Pos              (0UL)                     /*!< SMP16 (Bit 0)                                         */
#define ADC1_SMPR2_SMP16_Msk              (0x7UL)                   /*!< SMP16 (Bitfield-Mask: 0x07)                           */
/* =========================================================  CALR0  ========================================================= */
#define ADC1_CALR0_SAT7_Pos               (31UL)                    /*!< SAT7 (Bit 31)                                         */
#define ADC1_CALR0_SAT7_Msk               (0x80000000UL)            /*!< SAT7 (Bitfield-Mask: 0x01)                            */
#define ADC1_CALR0_CAL7_Pos               (28UL)                    /*!< CAL7 (Bit 28)                                         */
#define ADC1_CALR0_CAL7_Msk               (0x30000000UL)            /*!< CAL7 (Bitfield-Mask: 0x03)                            */
#define ADC1_CALR0_SAT6_Pos               (27UL)                    /*!< SAT6 (Bit 27)                                         */
#define ADC1_CALR0_SAT6_Msk               (0x8000000UL)             /*!< SAT6 (Bitfield-Mask: 0x01)                            */
#define ADC1_CALR0_CAL6_Pos               (24UL)                    /*!< CAL6 (Bit 24)                                         */
#define ADC1_CALR0_CAL6_Msk               (0x3000000UL)             /*!< CAL6 (Bitfield-Mask: 0x03)                            */
#define ADC1_CALR0_SAT5_Pos               (23UL)                    /*!< SAT5 (Bit 23)                                         */
#define ADC1_CALR0_SAT5_Msk               (0x800000UL)              /*!< SAT5 (Bitfield-Mask: 0x01)                            */
#define ADC1_CALR0_CAL5_Pos               (20UL)                    /*!< CAL5 (Bit 20)                                         */
#define ADC1_CALR0_CAL5_Msk               (0x300000UL)              /*!< CAL5 (Bitfield-Mask: 0x03)                            */
#define ADC1_CALR0_SAT4_Pos               (19UL)                    /*!< SAT4 (Bit 19)                                         */
#define ADC1_CALR0_SAT4_Msk               (0x80000UL)               /*!< SAT4 (Bitfield-Mask: 0x01)                            */
#define ADC1_CALR0_CAL4_Pos               (16UL)                    /*!< CAL4 (Bit 16)                                         */
#define ADC1_CALR0_CAL4_Msk               (0x30000UL)               /*!< CAL4 (Bitfield-Mask: 0x03)                            */
#define ADC1_CALR0_SAT3_Pos               (15UL)                    /*!< SAT3 (Bit 15)                                         */
#define ADC1_CALR0_SAT3_Msk               (0x8000UL)                /*!< SAT3 (Bitfield-Mask: 0x01)                            */
#define ADC1_CALR0_CAL3_Pos               (12UL)                    /*!< CAL3 (Bit 12)                                         */
#define ADC1_CALR0_CAL3_Msk               (0x3000UL)                /*!< CAL3 (Bitfield-Mask: 0x03)                            */
#define ADC1_CALR0_SAT2_Pos               (11UL)                    /*!< SAT2 (Bit 11)                                         */
#define ADC1_CALR0_SAT2_Msk               (0x800UL)                 /*!< SAT2 (Bitfield-Mask: 0x01)                            */
#define ADC1_CALR0_CAL2_Pos               (8UL)                     /*!< CAL2 (Bit 8)                                          */
#define ADC1_CALR0_CAL2_Msk               (0x300UL)                 /*!< CAL2 (Bitfield-Mask: 0x03)                            */
#define ADC1_CALR0_SAT1_Pos               (7UL)                     /*!< SAT1 (Bit 7)                                          */
#define ADC1_CALR0_SAT1_Msk               (0x80UL)                  /*!< SAT1 (Bitfield-Mask: 0x01)                            */
#define ADC1_CALR0_CAL1_Pos               (4UL)                     /*!< CAL1 (Bit 4)                                          */
#define ADC1_CALR0_CAL1_Msk               (0x30UL)                  /*!< CAL1 (Bitfield-Mask: 0x03)                            */
#define ADC1_CALR0_SAT0_Pos               (3UL)                     /*!< SAT0 (Bit 3)                                          */
#define ADC1_CALR0_SAT0_Msk               (0x8UL)                   /*!< SAT0 (Bitfield-Mask: 0x01)                            */
#define ADC1_CALR0_CAL0_Pos               (0UL)                     /*!< CAL0 (Bit 0)                                          */
#define ADC1_CALR0_CAL0_Msk               (0x3UL)                   /*!< CAL0 (Bitfield-Mask: 0x03)                            */
/* =========================================================  CALR1  ========================================================= */
#define ADC1_CALR1_SAT15_Pos              (31UL)                    /*!< SAT15 (Bit 31)                                        */
#define ADC1_CALR1_SAT15_Msk              (0x80000000UL)            /*!< SAT15 (Bitfield-Mask: 0x01)                           */
#define ADC1_CALR1_CAL15_Pos              (28UL)                    /*!< CAL15 (Bit 28)                                        */
#define ADC1_CALR1_CAL15_Msk              (0x30000000UL)            /*!< CAL15 (Bitfield-Mask: 0x03)                           */
#define ADC1_CALR1_SAT14_Pos              (27UL)                    /*!< SAT14 (Bit 27)                                        */
#define ADC1_CALR1_SAT14_Msk              (0x8000000UL)             /*!< SAT14 (Bitfield-Mask: 0x01)                           */
#define ADC1_CALR1_CAL14_Pos              (24UL)                    /*!< CAL14 (Bit 24)                                        */
#define ADC1_CALR1_CAL14_Msk              (0x3000000UL)             /*!< CAL14 (Bitfield-Mask: 0x03)                           */
#define ADC1_CALR1_SAT13_Pos              (23UL)                    /*!< SAT13 (Bit 23)                                        */
#define ADC1_CALR1_SAT13_Msk              (0x800000UL)              /*!< SAT13 (Bitfield-Mask: 0x01)                           */
#define ADC1_CALR1_CAL13_Pos              (20UL)                    /*!< CAL13 (Bit 20)                                        */
#define ADC1_CALR1_CAL13_Msk              (0x300000UL)              /*!< CAL13 (Bitfield-Mask: 0x03)                           */
#define ADC1_CALR1_SAT12_Pos              (19UL)                    /*!< SAT12 (Bit 19)                                        */
#define ADC1_CALR1_SAT12_Msk              (0x80000UL)               /*!< SAT12 (Bitfield-Mask: 0x01)                           */
#define ADC1_CALR1_CAL12_Pos              (16UL)                    /*!< CAL12 (Bit 16)                                        */
#define ADC1_CALR1_CAL12_Msk              (0x30000UL)               /*!< CAL12 (Bitfield-Mask: 0x03)                           */
#define ADC1_CALR1_SAT11_Pos              (15UL)                    /*!< SAT11 (Bit 15)                                        */
#define ADC1_CALR1_SAT11_Msk              (0x8000UL)                /*!< SAT11 (Bitfield-Mask: 0x01)                           */
#define ADC1_CALR1_CAL11_Pos              (12UL)                    /*!< CAL11 (Bit 12)                                        */
#define ADC1_CALR1_CAL11_Msk              (0x3000UL)                /*!< CAL11 (Bitfield-Mask: 0x03)                           */
#define ADC1_CALR1_SAT10_Pos              (11UL)                    /*!< SAT10 (Bit 11)                                        */
#define ADC1_CALR1_SAT10_Msk              (0x800UL)                 /*!< SAT10 (Bitfield-Mask: 0x01)                           */
#define ADC1_CALR1_CAL10_Pos              (8UL)                     /*!< CAL10 (Bit 8)                                         */
#define ADC1_CALR1_CAL10_Msk              (0x300UL)                 /*!< CAL10 (Bitfield-Mask: 0x03)                           */
#define ADC1_CALR1_SAT9_Pos               (7UL)                     /*!< SAT9 (Bit 7)                                          */
#define ADC1_CALR1_SAT9_Msk               (0x80UL)                  /*!< SAT9 (Bitfield-Mask: 0x01)                            */
#define ADC1_CALR1_CAL9_Pos               (4UL)                     /*!< CAL9 (Bit 4)                                          */
#define ADC1_CALR1_CAL9_Msk               (0x30UL)                  /*!< CAL9 (Bitfield-Mask: 0x03)                            */
#define ADC1_CALR1_SAT8_Pos               (3UL)                     /*!< SAT8 (Bit 3)                                          */
#define ADC1_CALR1_SAT8_Msk               (0x8UL)                   /*!< SAT8 (Bitfield-Mask: 0x01)                            */
#define ADC1_CALR1_CAL8_Pos               (0UL)                     /*!< CAL8 (Bit 0)                                          */
#define ADC1_CALR1_CAL8_Msk               (0x3UL)                   /*!< CAL8 (Bitfield-Mask: 0x03)                            */
/* =========================================================  CALR2  ========================================================= */
#define ADC1_CALR2_SAT19_Pos              (15UL)                    /*!< SAT19 (Bit 15)                                        */
#define ADC1_CALR2_SAT19_Msk              (0x8000UL)                /*!< SAT19 (Bitfield-Mask: 0x01)                           */
#define ADC1_CALR2_CAL19_Pos              (12UL)                    /*!< CAL19 (Bit 12)                                        */
#define ADC1_CALR2_CAL19_Msk              (0x3000UL)                /*!< CAL19 (Bitfield-Mask: 0x03)                           */
#define ADC1_CALR2_SAT18_Pos              (11UL)                    /*!< SAT18 (Bit 11)                                        */
#define ADC1_CALR2_SAT18_Msk              (0x800UL)                 /*!< SAT18 (Bitfield-Mask: 0x01)                           */
#define ADC1_CALR2_CAL18_Pos              (8UL)                     /*!< CAL18 (Bit 8)                                         */
#define ADC1_CALR2_CAL18_Msk              (0x300UL)                 /*!< CAL18 (Bitfield-Mask: 0x03)                           */
#define ADC1_CALR2_SAT17_Pos              (7UL)                     /*!< SAT17 (Bit 7)                                         */
#define ADC1_CALR2_SAT17_Msk              (0x80UL)                  /*!< SAT17 (Bitfield-Mask: 0x01)                           */
#define ADC1_CALR2_CAL17_Pos              (4UL)                     /*!< CAL17 (Bit 4)                                         */
#define ADC1_CALR2_CAL17_Msk              (0x30UL)                  /*!< CAL17 (Bitfield-Mask: 0x03)                           */
#define ADC1_CALR2_SAT16_Pos              (3UL)                     /*!< SAT16 (Bit 3)                                         */
#define ADC1_CALR2_SAT16_Msk              (0x8UL)                   /*!< SAT16 (Bitfield-Mask: 0x01)                           */
#define ADC1_CALR2_CAL16_Pos              (0UL)                     /*!< CAL16 (Bit 0)                                         */
#define ADC1_CALR2_CAL16_Msk              (0x3UL)                   /*!< CAL16 (Bitfield-Mask: 0x03)                           */
/* =========================================================  SQR0  ========================================================== */
#define ADC1_SQR0_SQ5_Pos                 (24UL)                    /*!< SQ5 (Bit 24)                                          */
#define ADC1_SQR0_SQ5_Msk                 (0x1f000000UL)            /*!< SQ5 (Bitfield-Mask: 0x1f)                             */
#define ADC1_SQR0_SQ4_Pos                 (18UL)                    /*!< SQ4 (Bit 18)                                          */
#define ADC1_SQR0_SQ4_Msk                 (0x7c0000UL)              /*!< SQ4 (Bitfield-Mask: 0x1f)                             */
#define ADC1_SQR0_SQ3_Pos                 (12UL)                    /*!< SQ3 (Bit 12)                                          */
#define ADC1_SQR0_SQ3_Msk                 (0x1f000UL)               /*!< SQ3 (Bitfield-Mask: 0x1f)                             */
#define ADC1_SQR0_SQ2_Pos                 (6UL)                     /*!< SQ2 (Bit 6)                                           */
#define ADC1_SQR0_SQ2_Msk                 (0x7c0UL)                 /*!< SQ2 (Bitfield-Mask: 0x1f)                             */
#define ADC1_SQR0_SQ1_Pos                 (0UL)                     /*!< SQ1 (Bit 0)                                           */
#define ADC1_SQR0_SQ1_Msk                 (0x1fUL)                  /*!< SQ1 (Bitfield-Mask: 0x1f)                             */
/* =========================================================  SQR1  ========================================================== */
#define ADC1_SQR1_SQ10_Pos                (24UL)                    /*!< SQ10 (Bit 24)                                         */
#define ADC1_SQR1_SQ10_Msk                (0x1f000000UL)            /*!< SQ10 (Bitfield-Mask: 0x1f)                            */
#define ADC1_SQR1_SQ9_Pos                 (18UL)                    /*!< SQ9 (Bit 18)                                          */
#define ADC1_SQR1_SQ9_Msk                 (0x7c0000UL)              /*!< SQ9 (Bitfield-Mask: 0x1f)                             */
#define ADC1_SQR1_SQ8_Pos                 (12UL)                    /*!< SQ8 (Bit 12)                                          */
#define ADC1_SQR1_SQ8_Msk                 (0x1f000UL)               /*!< SQ8 (Bitfield-Mask: 0x1f)                             */
#define ADC1_SQR1_SQ7_Pos                 (6UL)                     /*!< SQ7 (Bit 6)                                           */
#define ADC1_SQR1_SQ7_Msk                 (0x7c0UL)                 /*!< SQ7 (Bitfield-Mask: 0x1f)                             */
#define ADC1_SQR1_SQ6_Pos                 (0UL)                     /*!< SQ6 (Bit 0)                                           */
#define ADC1_SQR1_SQ6_Msk                 (0x1fUL)                  /*!< SQ6 (Bitfield-Mask: 0x1f)                             */
/* =========================================================  SQR2  ========================================================== */
#define ADC1_SQR2_SQ15_Pos                (24UL)                    /*!< SQ15 (Bit 24)                                         */
#define ADC1_SQR2_SQ15_Msk                (0x1f000000UL)            /*!< SQ15 (Bitfield-Mask: 0x1f)                            */
#define ADC1_SQR2_SQ14_Pos                (18UL)                    /*!< SQ14 (Bit 18)                                         */
#define ADC1_SQR2_SQ14_Msk                (0x7c0000UL)              /*!< SQ14 (Bitfield-Mask: 0x1f)                            */
#define ADC1_SQR2_SQ13_Pos                (12UL)                    /*!< SQ13 (Bit 12)                                         */
#define ADC1_SQR2_SQ13_Msk                (0x1f000UL)               /*!< SQ13 (Bitfield-Mask: 0x1f)                            */
#define ADC1_SQR2_SQ12_Pos                (6UL)                     /*!< SQ12 (Bit 6)                                          */
#define ADC1_SQR2_SQ12_Msk                (0x7c0UL)                 /*!< SQ12 (Bitfield-Mask: 0x1f)                            */
#define ADC1_SQR2_SQ11_Pos                (0UL)                     /*!< SQ11 (Bit 0)                                          */
#define ADC1_SQR2_SQ11_Msk                (0x1fUL)                  /*!< SQ11 (Bitfield-Mask: 0x1f)                            */
/* =========================================================  SQR3  ========================================================== */
#define ADC1_SQR3_SQ16_Pos                (0UL)                     /*!< SQ16 (Bit 0)                                          */
#define ADC1_SQR3_SQ16_Msk                (0x1fUL)                  /*!< SQ16 (Bitfield-Mask: 0x1f)                            */
/* ==========================================================  LR  =========================================================== */
#define ADC1_LR_LEN_Pos                   (8UL)                     /*!< LEN (Bit 8)                                           */
#define ADC1_LR_LEN_Msk                   (0xf00UL)                 /*!< LEN (Bitfield-Mask: 0x0f)                             */
#define ADC1_LR_EXTEN_Pos                 (6UL)                     /*!< EXTEN (Bit 6)                                         */
#define ADC1_LR_EXTEN_Msk                 (0xc0UL)                  /*!< EXTEN (Bitfield-Mask: 0x03)                           */
#define ADC1_LR_EXTSEL_Pos                (0UL)                     /*!< EXTSEL (Bit 0)                                        */
#define ADC1_LR_EXTSEL_Msk                (0x1fUL)                  /*!< EXTSEL (Bitfield-Mask: 0x1f)                          */
/* ==========================================================  DR  =========================================================== */
#define ADC1_DR_RDATA_Pos                 (0UL)                     /*!< RDATA (Bit 0)                                         */
#define ADC1_DR_RDATA_Msk                 (0xffffUL)                /*!< RDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  MAXDR  ========================================================= */
#define ADC1_MAXDR_MAXDATA_Pos            (0UL)                     /*!< MAXDATA (Bit 0)                                       */
#define ADC1_MAXDR_MAXDATA_Msk            (0xffffUL)                /*!< MAXDATA (Bitfield-Mask: 0xffff)                       */
/* =========================================================  MINDR  ========================================================= */
#define ADC1_MINDR_MINDATA_Pos            (0UL)                     /*!< MINDATA (Bit 0)                                       */
#define ADC1_MINDR_MINDATA_Msk            (0xffffUL)                /*!< MINDATA (Bitfield-Mask: 0xffff)                       */
/* =========================================================  JSQR  ========================================================== */
#define ADC1_JSQR_JSQ4_Pos                (18UL)                    /*!< JSQ4 (Bit 18)                                         */
#define ADC1_JSQR_JSQ4_Msk                (0x7c0000UL)              /*!< JSQ4 (Bitfield-Mask: 0x1f)                            */
#define ADC1_JSQR_JSQ3_Pos                (12UL)                    /*!< JSQ3 (Bit 12)                                         */
#define ADC1_JSQR_JSQ3_Msk                (0x1f000UL)               /*!< JSQ3 (Bitfield-Mask: 0x1f)                            */
#define ADC1_JSQR_JSQ2_Pos                (6UL)                     /*!< JSQ2 (Bit 6)                                          */
#define ADC1_JSQR_JSQ2_Msk                (0x7c0UL)                 /*!< JSQ2 (Bitfield-Mask: 0x1f)                            */
#define ADC1_JSQR_JSQ1_Pos                (0UL)                     /*!< JSQ1 (Bit 0)                                          */
#define ADC1_JSQR_JSQ1_Msk                (0x1fUL)                  /*!< JSQ1 (Bitfield-Mask: 0x1f)                            */
/* ==========================================================  JLR  ========================================================== */
#define ADC1_JLR_JLEN_Pos                 (8UL)                     /*!< JLEN (Bit 8)                                          */
#define ADC1_JLR_JLEN_Msk                 (0x300UL)                 /*!< JLEN (Bitfield-Mask: 0x03)                            */
#define ADC1_JLR_JEXTEN_Pos               (6UL)                     /*!< JEXTEN (Bit 6)                                        */
#define ADC1_JLR_JEXTEN_Msk               (0xc0UL)                  /*!< JEXTEN (Bitfield-Mask: 0x03)                          */
#define ADC1_JLR_JEXTSEL_Pos              (0UL)                     /*!< JEXTSEL (Bit 0)                                       */
#define ADC1_JLR_JEXTSEL_Msk              (0x1fUL)                  /*!< JEXTSEL (Bitfield-Mask: 0x1f)                         */
/* ========================================================  MAXJDR  ========================================================= */
#define ADC1_MAXJDR_MAXDATA_Pos           (0UL)                     /*!< MAXDATA (Bit 0)                                       */
#define ADC1_MAXJDR_MAXDATA_Msk           (0xffffUL)                /*!< MAXDATA (Bitfield-Mask: 0xffff)                       */
/* ========================================================  MINJDR  ========================================================= */
#define ADC1_MINJDR_MINDATA_Pos           (0UL)                     /*!< MINDATA (Bit 0)                                       */
#define ADC1_MINJDR_MINDATA_Msk           (0xffffUL)                /*!< MINDATA (Bitfield-Mask: 0xffff)                       */
/* =========================================================  JDR0  ========================================================== */
#define ADC1_JDR0_JDATA_Pos               (0UL)                     /*!< JDATA (Bit 0)                                         */
#define ADC1_JDR0_JDATA_Msk               (0xffffUL)                /*!< JDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  JDR1  ========================================================== */
#define ADC1_JDR1_JDATA_Pos               (0UL)                     /*!< JDATA (Bit 0)                                         */
#define ADC1_JDR1_JDATA_Msk               (0xffffUL)                /*!< JDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  JDR2  ========================================================== */
#define ADC1_JDR2_JDATA_Pos               (0UL)                     /*!< JDATA (Bit 0)                                         */
#define ADC1_JDR2_JDATA_Msk               (0xffffUL)                /*!< JDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  JDR3  ========================================================== */
#define ADC1_JDR3_JDATA_Pos               (0UL)                     /*!< JDATA (Bit 0)                                         */
#define ADC1_JDR3_JDATA_Msk               (0xffffUL)                /*!< JDATA (Bitfield-Mask: 0xffff)                         */
/* ==========================================================  TR0  ========================================================== */
#define ADC1_TR0_HT0_Pos                  (16UL)                    /*!< HT0 (Bit 16)                                          */
#define ADC1_TR0_HT0_Msk                  (0xffff0000UL)            /*!< HT0 (Bitfield-Mask: 0xffff)                           */
#define ADC1_TR0_LT0_Pos                  (0UL)                     /*!< LT0 (Bit 0)                                           */
#define ADC1_TR0_LT0_Msk                  (0xffffUL)                /*!< LT0 (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  TR1  ========================================================== */
#define ADC1_TR1_HT1_Pos                  (16UL)                    /*!< HT1 (Bit 16)                                          */
#define ADC1_TR1_HT1_Msk                  (0xffff0000UL)            /*!< HT1 (Bitfield-Mask: 0xffff)                           */
#define ADC1_TR1_LT1_Pos                  (0UL)                     /*!< LT1 (Bit 0)                                           */
#define ADC1_TR1_LT1_Msk                  (0xffffUL)                /*!< LT1 (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  TR2  ========================================================== */
#define ADC1_TR2_HT2_Pos                  (16UL)                    /*!< HT2 (Bit 16)                                          */
#define ADC1_TR2_HT2_Msk                  (0xffff0000UL)            /*!< HT2 (Bitfield-Mask: 0xffff)                           */
#define ADC1_TR2_LT2_Pos                  (0UL)                     /*!< LT2 (Bit 0)                                           */
#define ADC1_TR2_LT2_Msk                  (0xffffUL)                /*!< LT2 (Bitfield-Mask: 0xffff)                           */
/* ========================================================  AWD0CR  ========================================================= */
#define ADC1_AWD0CR_AWDFILT_Pos           (24UL)                    /*!< AWDFILT (Bit 24)                                      */
#define ADC1_AWD0CR_AWDFILT_Msk           (0xf000000UL)             /*!< AWDFILT (Bitfield-Mask: 0x0f)                         */
#define ADC1_AWD0CR_AW0CH_Pos             (0UL)                     /*!< AW0CH (Bit 0)                                         */
#define ADC1_AWD0CR_AW0CH_Msk             (0xfffffUL)               /*!< AW0CH (Bitfield-Mask: 0xfffff)                        */
/* ========================================================  AWD1CR  ========================================================= */
#define ADC1_AWD1CR_AWDFILT_Pos           (24UL)                    /*!< AWDFILT (Bit 24)                                      */
#define ADC1_AWD1CR_AWDFILT_Msk           (0xf000000UL)             /*!< AWDFILT (Bitfield-Mask: 0x0f)                         */
#define ADC1_AWD1CR_AW1CH_Pos             (0UL)                     /*!< AW1CH (Bit 0)                                         */
#define ADC1_AWD1CR_AW1CH_Msk             (0xfffffUL)               /*!< AW1CH (Bitfield-Mask: 0xfffff)                        */
/* ========================================================  AWD2CR  ========================================================= */
#define ADC1_AWD2CR_AWDFILT_Pos           (24UL)                    /*!< AWDFILT (Bit 24)                                      */
#define ADC1_AWD2CR_AWDFILT_Msk           (0xf000000UL)             /*!< AWDFILT (Bitfield-Mask: 0x0f)                         */
#define ADC1_AWD2CR_AW2CH_Pos             (0UL)                     /*!< AW2CH (Bit 0)                                         */
#define ADC1_AWD2CR_AW2CH_Msk             (0xfffffUL)               /*!< AW2CH (Bitfield-Mask: 0xfffff)                        */
/* =========================================================  OFR0  ========================================================== */
#define ADC1_OFR0_OFFSET_Pos              (0UL)                     /*!< OFFSET (Bit 0)                                        */
#define ADC1_OFR0_OFFSET_Msk              (0xffffUL)                /*!< OFFSET (Bitfield-Mask: 0xffff)                        */
/* =========================================================  OFR1  ========================================================== */
#define ADC1_OFR1_OFFSET_Pos              (0UL)                     /*!< OFFSET (Bit 0)                                        */
#define ADC1_OFR1_OFFSET_Msk              (0xffffUL)                /*!< OFFSET (Bitfield-Mask: 0xffff)                        */
/* =========================================================  OFR2  ========================================================== */
#define ADC1_OFR2_OFFSET_Pos              (0UL)                     /*!< OFFSET (Bit 0)                                        */
#define ADC1_OFR2_OFFSET_Msk              (0xffffUL)                /*!< OFFSET (Bitfield-Mask: 0xffff)                        */
/* =========================================================  OFR3  ========================================================== */
#define ADC1_OFR3_OFFSET_Pos              (0UL)                     /*!< OFFSET (Bit 0)                                        */
#define ADC1_OFR3_OFFSET_Msk              (0xffffUL)                /*!< OFFSET (Bitfield-Mask: 0xffff)                        */
/* =========================================================  GCR0  ========================================================== */
#define ADC1_GCR0_COEFF_Pos               (0UL)                     /*!< COEFF (Bit 0)                                         */
#define ADC1_GCR0_COEFF_Msk               (0x7fffUL)                /*!< COEFF (Bitfield-Mask: 0x7fff)                         */
/* =========================================================  GCR1  ========================================================== */
#define ADC1_GCR1_COEFF_Pos               (0UL)                     /*!< COEFF (Bit 0)                                         */
#define ADC1_GCR1_COEFF_Msk               (0x7fffUL)                /*!< COEFF (Bitfield-Mask: 0x7fff)                         */
/* =========================================================  GCR2  ========================================================== */
#define ADC1_GCR2_COEFF_Pos               (0UL)                     /*!< COEFF (Bit 0)                                         */
#define ADC1_GCR2_COEFF_Msk               (0x7fffUL)                /*!< COEFF (Bitfield-Mask: 0x7fff)                         */
/* =========================================================  GCR3  ========================================================== */
#define ADC1_GCR3_COEFF_Pos               (0UL)                     /*!< COEFF (Bit 0)                                         */
#define ADC1_GCR3_COEFF_Msk               (0x7fffUL)                /*!< COEFF (Bitfield-Mask: 0x7fff)                         */
/* =========================================================  DISR  ========================================================== */
#define ADC1_DISR_DON19_Pos               (19UL)                    /*!< DON19 (Bit 19)                                        */
#define ADC1_DISR_DON19_Msk               (0x80000UL)               /*!< DON19 (Bitfield-Mask: 0x01)                           */
#define ADC1_DISR_DON18_Pos               (18UL)                    /*!< DON18 (Bit 18)                                        */
#define ADC1_DISR_DON18_Msk               (0x40000UL)               /*!< DON18 (Bitfield-Mask: 0x01)                           */
#define ADC1_DISR_DON17_Pos               (17UL)                    /*!< DON17 (Bit 17)                                        */
#define ADC1_DISR_DON17_Msk               (0x20000UL)               /*!< DON17 (Bitfield-Mask: 0x01)                           */
#define ADC1_DISR_DON16_Pos               (16UL)                    /*!< DON16 (Bit 16)                                        */
#define ADC1_DISR_DON16_Msk               (0x10000UL)               /*!< DON16 (Bitfield-Mask: 0x01)                           */
#define ADC1_DISR_DON15_Pos               (15UL)                    /*!< DON15 (Bit 15)                                        */
#define ADC1_DISR_DON15_Msk               (0x8000UL)                /*!< DON15 (Bitfield-Mask: 0x01)                           */
#define ADC1_DISR_DON14_Pos               (14UL)                    /*!< DON14 (Bit 14)                                        */
#define ADC1_DISR_DON14_Msk               (0x4000UL)                /*!< DON14 (Bitfield-Mask: 0x01)                           */
#define ADC1_DISR_DON13_Pos               (13UL)                    /*!< DON13 (Bit 13)                                        */
#define ADC1_DISR_DON13_Msk               (0x2000UL)                /*!< DON13 (Bitfield-Mask: 0x01)                           */
#define ADC1_DISR_DON12_Pos               (12UL)                    /*!< DON12 (Bit 12)                                        */
#define ADC1_DISR_DON12_Msk               (0x1000UL)                /*!< DON12 (Bitfield-Mask: 0x01)                           */
#define ADC1_DISR_DON11_Pos               (11UL)                    /*!< DON11 (Bit 11)                                        */
#define ADC1_DISR_DON11_Msk               (0x800UL)                 /*!< DON11 (Bitfield-Mask: 0x01)                           */
#define ADC1_DISR_DON10_Pos               (10UL)                    /*!< DON10 (Bit 10)                                        */
#define ADC1_DISR_DON10_Msk               (0x400UL)                 /*!< DON10 (Bitfield-Mask: 0x01)                           */
#define ADC1_DISR_DON9_Pos                (9UL)                     /*!< DON9 (Bit 9)                                          */
#define ADC1_DISR_DON9_Msk                (0x200UL)                 /*!< DON9 (Bitfield-Mask: 0x01)                            */
#define ADC1_DISR_DON8_Pos                (8UL)                     /*!< DON8 (Bit 8)                                          */
#define ADC1_DISR_DON8_Msk                (0x100UL)                 /*!< DON8 (Bitfield-Mask: 0x01)                            */
#define ADC1_DISR_DON7_Pos                (7UL)                     /*!< DON7 (Bit 7)                                          */
#define ADC1_DISR_DON7_Msk                (0x80UL)                  /*!< DON7 (Bitfield-Mask: 0x01)                            */
#define ADC1_DISR_DON6_Pos                (6UL)                     /*!< DON6 (Bit 6)                                          */
#define ADC1_DISR_DON6_Msk                (0x40UL)                  /*!< DON6 (Bitfield-Mask: 0x01)                            */
#define ADC1_DISR_DON5_Pos                (5UL)                     /*!< DON5 (Bit 5)                                          */
#define ADC1_DISR_DON5_Msk                (0x20UL)                  /*!< DON5 (Bitfield-Mask: 0x01)                            */
#define ADC1_DISR_DON4_Pos                (4UL)                     /*!< DON4 (Bit 4)                                          */
#define ADC1_DISR_DON4_Msk                (0x10UL)                  /*!< DON4 (Bitfield-Mask: 0x01)                            */
#define ADC1_DISR_DON3_Pos                (3UL)                     /*!< DON3 (Bit 3)                                          */
#define ADC1_DISR_DON3_Msk                (0x8UL)                   /*!< DON3 (Bitfield-Mask: 0x01)                            */
#define ADC1_DISR_DON2_Pos                (2UL)                     /*!< DON2 (Bit 2)                                          */
#define ADC1_DISR_DON2_Msk                (0x4UL)                   /*!< DON2 (Bitfield-Mask: 0x01)                            */
#define ADC1_DISR_DON1_Pos                (1UL)                     /*!< DON1 (Bit 1)                                          */
#define ADC1_DISR_DON1_Msk                (0x2UL)                   /*!< DON1 (Bitfield-Mask: 0x01)                            */
#define ADC1_DISR_DON0_Pos                (0UL)                     /*!< DON0 (Bit 0)                                          */
#define ADC1_DISR_DON0_Msk                (0x1UL)                   /*!< DON0 (Bitfield-Mask: 0x01)                            */
/* =========================================================  DIER  ========================================================== */
#define ADC1_DIER_DONIE19_Pos             (19UL)                    /*!< DONIE19 (Bit 19)                                      */
#define ADC1_DIER_DONIE19_Msk             (0x80000UL)               /*!< DONIE19 (Bitfield-Mask: 0x01)                         */
#define ADC1_DIER_DONIE18_Pos             (18UL)                    /*!< DONIE18 (Bit 18)                                      */
#define ADC1_DIER_DONIE18_Msk             (0x40000UL)               /*!< DONIE18 (Bitfield-Mask: 0x01)                         */
#define ADC1_DIER_DONIE17_Pos             (17UL)                    /*!< DONIE17 (Bit 17)                                      */
#define ADC1_DIER_DONIE17_Msk             (0x20000UL)               /*!< DONIE17 (Bitfield-Mask: 0x01)                         */
#define ADC1_DIER_DONIE16_Pos             (16UL)                    /*!< DONIE16 (Bit 16)                                      */
#define ADC1_DIER_DONIE16_Msk             (0x10000UL)               /*!< DONIE16 (Bitfield-Mask: 0x01)                         */
#define ADC1_DIER_DONIE15_Pos             (15UL)                    /*!< DONIE15 (Bit 15)                                      */
#define ADC1_DIER_DONIE15_Msk             (0x8000UL)                /*!< DONIE15 (Bitfield-Mask: 0x01)                         */
#define ADC1_DIER_DONIE14_Pos             (14UL)                    /*!< DONIE14 (Bit 14)                                      */
#define ADC1_DIER_DONIE14_Msk             (0x4000UL)                /*!< DONIE14 (Bitfield-Mask: 0x01)                         */
#define ADC1_DIER_DONIE13_Pos             (13UL)                    /*!< DONIE13 (Bit 13)                                      */
#define ADC1_DIER_DONIE13_Msk             (0x2000UL)                /*!< DONIE13 (Bitfield-Mask: 0x01)                         */
#define ADC1_DIER_DONIE12_Pos             (12UL)                    /*!< DONIE12 (Bit 12)                                      */
#define ADC1_DIER_DONIE12_Msk             (0x1000UL)                /*!< DONIE12 (Bitfield-Mask: 0x01)                         */
#define ADC1_DIER_DONIE11_Pos             (11UL)                    /*!< DONIE11 (Bit 11)                                      */
#define ADC1_DIER_DONIE11_Msk             (0x800UL)                 /*!< DONIE11 (Bitfield-Mask: 0x01)                         */
#define ADC1_DIER_DONIE10_Pos             (10UL)                    /*!< DONIE10 (Bit 10)                                      */
#define ADC1_DIER_DONIE10_Msk             (0x400UL)                 /*!< DONIE10 (Bitfield-Mask: 0x01)                         */
#define ADC1_DIER_DONIE9_Pos              (9UL)                     /*!< DONIE9 (Bit 9)                                        */
#define ADC1_DIER_DONIE9_Msk              (0x200UL)                 /*!< DONIE9 (Bitfield-Mask: 0x01)                          */
#define ADC1_DIER_DONIE8_Pos              (8UL)                     /*!< DONIE8 (Bit 8)                                        */
#define ADC1_DIER_DONIE8_Msk              (0x100UL)                 /*!< DONIE8 (Bitfield-Mask: 0x01)                          */
#define ADC1_DIER_DONIE7_Pos              (7UL)                     /*!< DONIE7 (Bit 7)                                        */
#define ADC1_DIER_DONIE7_Msk              (0x80UL)                  /*!< DONIE7 (Bitfield-Mask: 0x01)                          */
#define ADC1_DIER_DONIE6_Pos              (6UL)                     /*!< DONIE6 (Bit 6)                                        */
#define ADC1_DIER_DONIE6_Msk              (0x40UL)                  /*!< DONIE6 (Bitfield-Mask: 0x01)                          */
#define ADC1_DIER_DONIE5_Pos              (5UL)                     /*!< DONIE5 (Bit 5)                                        */
#define ADC1_DIER_DONIE5_Msk              (0x20UL)                  /*!< DONIE5 (Bitfield-Mask: 0x01)                          */
#define ADC1_DIER_DONIE4_Pos              (4UL)                     /*!< DONIE4 (Bit 4)                                        */
#define ADC1_DIER_DONIE4_Msk              (0x10UL)                  /*!< DONIE4 (Bitfield-Mask: 0x01)                          */
#define ADC1_DIER_DONIE3_Pos              (3UL)                     /*!< DONIE3 (Bit 3)                                        */
#define ADC1_DIER_DONIE3_Msk              (0x8UL)                   /*!< DONIE3 (Bitfield-Mask: 0x01)                          */
#define ADC1_DIER_DONIE2_Pos              (2UL)                     /*!< DONIE2 (Bit 2)                                        */
#define ADC1_DIER_DONIE2_Msk              (0x4UL)                   /*!< DONIE2 (Bitfield-Mask: 0x01)                          */
#define ADC1_DIER_DONIE1_Pos              (1UL)                     /*!< DONIE1 (Bit 1)                                        */
#define ADC1_DIER_DONIE1_Msk              (0x2UL)                   /*!< DONIE1 (Bitfield-Mask: 0x01)                          */
#define ADC1_DIER_DONIE0_Pos              (0UL)                     /*!< DONIE0 (Bit 0)                                        */
#define ADC1_DIER_DONIE0_Msk              (0x1UL)                   /*!< DONIE0 (Bitfield-Mask: 0x01)                          */
/* =========================================================  CDR0  ========================================================== */
#define ADC1_CDR0_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC1_CDR0_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR1  ========================================================== */
#define ADC1_CDR1_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC1_CDR1_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR2  ========================================================== */
#define ADC1_CDR2_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC1_CDR2_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR3  ========================================================== */
#define ADC1_CDR3_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC1_CDR3_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR4  ========================================================== */
#define ADC1_CDR4_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC1_CDR4_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR5  ========================================================== */
#define ADC1_CDR5_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC1_CDR5_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR6  ========================================================== */
#define ADC1_CDR6_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC1_CDR6_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR7  ========================================================== */
#define ADC1_CDR7_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC1_CDR7_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR8  ========================================================== */
#define ADC1_CDR8_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC1_CDR8_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR9  ========================================================== */
#define ADC1_CDR9_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC1_CDR9_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR10  ========================================================= */
#define ADC1_CDR10_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC1_CDR10_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR11  ========================================================= */
#define ADC1_CDR11_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC1_CDR11_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR12  ========================================================= */
#define ADC1_CDR12_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC1_CDR12_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR13  ========================================================= */
#define ADC1_CDR13_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC1_CDR13_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR14  ========================================================= */
#define ADC1_CDR14_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC1_CDR14_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR15  ========================================================= */
#define ADC1_CDR15_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC1_CDR15_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR16  ========================================================= */
#define ADC1_CDR16_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC1_CDR16_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR17  ========================================================= */
#define ADC1_CDR17_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC1_CDR17_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR18  ========================================================= */
#define ADC1_CDR18_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC1_CDR18_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR19  ========================================================= */
#define ADC1_CDR19_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC1_CDR19_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  HISR  ========================================================== */
#define ADC1_HISR_HLF19_Pos               (19UL)                    /*!< HLF19 (Bit 19)                                        */
#define ADC1_HISR_HLF19_Msk               (0x80000UL)               /*!< HLF19 (Bitfield-Mask: 0x01)                           */
#define ADC1_HISR_HLF18_Pos               (18UL)                    /*!< HLF18 (Bit 18)                                        */
#define ADC1_HISR_HLF18_Msk               (0x40000UL)               /*!< HLF18 (Bitfield-Mask: 0x01)                           */
#define ADC1_HISR_HLF17_Pos               (17UL)                    /*!< HLF17 (Bit 17)                                        */
#define ADC1_HISR_HLF17_Msk               (0x20000UL)               /*!< HLF17 (Bitfield-Mask: 0x01)                           */
#define ADC1_HISR_HLF16_Pos               (16UL)                    /*!< HLF16 (Bit 16)                                        */
#define ADC1_HISR_HLF16_Msk               (0x10000UL)               /*!< HLF16 (Bitfield-Mask: 0x01)                           */
#define ADC1_HISR_HLF15_Pos               (15UL)                    /*!< HLF15 (Bit 15)                                        */
#define ADC1_HISR_HLF15_Msk               (0x8000UL)                /*!< HLF15 (Bitfield-Mask: 0x01)                           */
#define ADC1_HISR_HLF14_Pos               (14UL)                    /*!< HLF14 (Bit 14)                                        */
#define ADC1_HISR_HLF14_Msk               (0x4000UL)                /*!< HLF14 (Bitfield-Mask: 0x01)                           */
#define ADC1_HISR_HLF13_Pos               (13UL)                    /*!< HLF13 (Bit 13)                                        */
#define ADC1_HISR_HLF13_Msk               (0x2000UL)                /*!< HLF13 (Bitfield-Mask: 0x01)                           */
#define ADC1_HISR_HLF12_Pos               (12UL)                    /*!< HLF12 (Bit 12)                                        */
#define ADC1_HISR_HLF12_Msk               (0x1000UL)                /*!< HLF12 (Bitfield-Mask: 0x01)                           */
#define ADC1_HISR_HLF11_Pos               (11UL)                    /*!< HLF11 (Bit 11)                                        */
#define ADC1_HISR_HLF11_Msk               (0x800UL)                 /*!< HLF11 (Bitfield-Mask: 0x01)                           */
#define ADC1_HISR_HLF10_Pos               (10UL)                    /*!< HLF10 (Bit 10)                                        */
#define ADC1_HISR_HLF10_Msk               (0x400UL)                 /*!< HLF10 (Bitfield-Mask: 0x01)                           */
#define ADC1_HISR_HLF9_Pos                (9UL)                     /*!< HLF9 (Bit 9)                                          */
#define ADC1_HISR_HLF9_Msk                (0x200UL)                 /*!< HLF9 (Bitfield-Mask: 0x01)                            */
#define ADC1_HISR_HLF8_Pos                (8UL)                     /*!< HLF8 (Bit 8)                                          */
#define ADC1_HISR_HLF8_Msk                (0x100UL)                 /*!< HLF8 (Bitfield-Mask: 0x01)                            */
#define ADC1_HISR_HLF7_Pos                (7UL)                     /*!< HLF7 (Bit 7)                                          */
#define ADC1_HISR_HLF7_Msk                (0x80UL)                  /*!< HLF7 (Bitfield-Mask: 0x01)                            */
#define ADC1_HISR_HLF6_Pos                (6UL)                     /*!< HLF6 (Bit 6)                                          */
#define ADC1_HISR_HLF6_Msk                (0x40UL)                  /*!< HLF6 (Bitfield-Mask: 0x01)                            */
#define ADC1_HISR_HLF5_Pos                (5UL)                     /*!< HLF5 (Bit 5)                                          */
#define ADC1_HISR_HLF5_Msk                (0x20UL)                  /*!< HLF5 (Bitfield-Mask: 0x01)                            */
#define ADC1_HISR_HLF4_Pos                (4UL)                     /*!< HLF4 (Bit 4)                                          */
#define ADC1_HISR_HLF4_Msk                (0x10UL)                  /*!< HLF4 (Bitfield-Mask: 0x01)                            */
#define ADC1_HISR_HLF3_Pos                (3UL)                     /*!< HLF3 (Bit 3)                                          */
#define ADC1_HISR_HLF3_Msk                (0x8UL)                   /*!< HLF3 (Bitfield-Mask: 0x01)                            */
#define ADC1_HISR_HLF2_Pos                (2UL)                     /*!< HLF2 (Bit 2)                                          */
#define ADC1_HISR_HLF2_Msk                (0x4UL)                   /*!< HLF2 (Bitfield-Mask: 0x01)                            */
#define ADC1_HISR_HLF1_Pos                (1UL)                     /*!< HLF1 (Bit 1)                                          */
#define ADC1_HISR_HLF1_Msk                (0x2UL)                   /*!< HLF1 (Bitfield-Mask: 0x01)                            */
#define ADC1_HISR_HLF0_Pos                (0UL)                     /*!< HLF0 (Bit 0)                                          */
#define ADC1_HISR_HLF0_Msk                (0x1UL)                   /*!< HLF0 (Bitfield-Mask: 0x01)                            */
/* =========================================================  HIER  ========================================================== */
#define ADC1_HIER_HLFIE19_Pos             (19UL)                    /*!< HLFIE19 (Bit 19)                                      */
#define ADC1_HIER_HLFIE19_Msk             (0x80000UL)               /*!< HLFIE19 (Bitfield-Mask: 0x01)                         */
#define ADC1_HIER_HLFIE18_Pos             (18UL)                    /*!< HLFIE18 (Bit 18)                                      */
#define ADC1_HIER_HLFIE18_Msk             (0x40000UL)               /*!< HLFIE18 (Bitfield-Mask: 0x01)                         */
#define ADC1_HIER_HLFIE17_Pos             (17UL)                    /*!< HLFIE17 (Bit 17)                                      */
#define ADC1_HIER_HLFIE17_Msk             (0x20000UL)               /*!< HLFIE17 (Bitfield-Mask: 0x01)                         */
#define ADC1_HIER_HLFIE16_Pos             (16UL)                    /*!< HLFIE16 (Bit 16)                                      */
#define ADC1_HIER_HLFIE16_Msk             (0x10000UL)               /*!< HLFIE16 (Bitfield-Mask: 0x01)                         */
#define ADC1_HIER_HLFIE15_Pos             (15UL)                    /*!< HLFIE15 (Bit 15)                                      */
#define ADC1_HIER_HLFIE15_Msk             (0x8000UL)                /*!< HLFIE15 (Bitfield-Mask: 0x01)                         */
#define ADC1_HIER_HLFIE14_Pos             (14UL)                    /*!< HLFIE14 (Bit 14)                                      */
#define ADC1_HIER_HLFIE14_Msk             (0x4000UL)                /*!< HLFIE14 (Bitfield-Mask: 0x01)                         */
#define ADC1_HIER_HLFIE13_Pos             (13UL)                    /*!< HLFIE13 (Bit 13)                                      */
#define ADC1_HIER_HLFIE13_Msk             (0x2000UL)                /*!< HLFIE13 (Bitfield-Mask: 0x01)                         */
#define ADC1_HIER_HLFIE12_Pos             (12UL)                    /*!< HLFIE12 (Bit 12)                                      */
#define ADC1_HIER_HLFIE12_Msk             (0x1000UL)                /*!< HLFIE12 (Bitfield-Mask: 0x01)                         */
#define ADC1_HIER_HLFIE11_Pos             (11UL)                    /*!< HLFIE11 (Bit 11)                                      */
#define ADC1_HIER_HLFIE11_Msk             (0x800UL)                 /*!< HLFIE11 (Bitfield-Mask: 0x01)                         */
#define ADC1_HIER_HLFIE10_Pos             (10UL)                    /*!< HLFIE10 (Bit 10)                                      */
#define ADC1_HIER_HLFIE10_Msk             (0x400UL)                 /*!< HLFIE10 (Bitfield-Mask: 0x01)                         */
#define ADC1_HIER_HLFIE9_Pos              (9UL)                     /*!< HLFIE9 (Bit 9)                                        */
#define ADC1_HIER_HLFIE9_Msk              (0x200UL)                 /*!< HLFIE9 (Bitfield-Mask: 0x01)                          */
#define ADC1_HIER_HLFIE8_Pos              (8UL)                     /*!< HLFIE8 (Bit 8)                                        */
#define ADC1_HIER_HLFIE8_Msk              (0x100UL)                 /*!< HLFIE8 (Bitfield-Mask: 0x01)                          */
#define ADC1_HIER_HLFIE7_Pos              (7UL)                     /*!< HLFIE7 (Bit 7)                                        */
#define ADC1_HIER_HLFIE7_Msk              (0x80UL)                  /*!< HLFIE7 (Bitfield-Mask: 0x01)                          */
#define ADC1_HIER_HLFIE6_Pos              (6UL)                     /*!< HLFIE6 (Bit 6)                                        */
#define ADC1_HIER_HLFIE6_Msk              (0x40UL)                  /*!< HLFIE6 (Bitfield-Mask: 0x01)                          */
#define ADC1_HIER_HLFIE5_Pos              (5UL)                     /*!< HLFIE5 (Bit 5)                                        */
#define ADC1_HIER_HLFIE5_Msk              (0x20UL)                  /*!< HLFIE5 (Bitfield-Mask: 0x01)                          */
#define ADC1_HIER_HLFIE4_Pos              (4UL)                     /*!< HLFIE4 (Bit 4)                                        */
#define ADC1_HIER_HLFIE4_Msk              (0x10UL)                  /*!< HLFIE4 (Bitfield-Mask: 0x01)                          */
#define ADC1_HIER_HLFIE3_Pos              (3UL)                     /*!< HLFIE3 (Bit 3)                                        */
#define ADC1_HIER_HLFIE3_Msk              (0x8UL)                   /*!< HLFIE3 (Bitfield-Mask: 0x01)                          */
#define ADC1_HIER_HLFIE2_Pos              (2UL)                     /*!< HLFIE2 (Bit 2)                                        */
#define ADC1_HIER_HLFIE2_Msk              (0x4UL)                   /*!< HLFIE2 (Bitfield-Mask: 0x01)                          */
#define ADC1_HIER_HLFIE1_Pos              (1UL)                     /*!< HLFIE1 (Bit 1)                                        */
#define ADC1_HIER_HLFIE1_Msk              (0x2UL)                   /*!< HLFIE1 (Bitfield-Mask: 0x01)                          */
#define ADC1_HIER_HLFIE0_Pos              (0UL)                     /*!< HLFIE0 (Bit 0)                                        */
#define ADC1_HIER_HLFIE0_Msk              (0x1UL)                   /*!< HLFIE0 (Bitfield-Mask: 0x01)                          */
/* =========================================================  FISR  ========================================================== */
#define ADC1_FISR_FUL19_Pos               (19UL)                    /*!< FUL19 (Bit 19)                                        */
#define ADC1_FISR_FUL19_Msk               (0x80000UL)               /*!< FUL19 (Bitfield-Mask: 0x01)                           */
#define ADC1_FISR_FUL18_Pos               (18UL)                    /*!< FUL18 (Bit 18)                                        */
#define ADC1_FISR_FUL18_Msk               (0x40000UL)               /*!< FUL18 (Bitfield-Mask: 0x01)                           */
#define ADC1_FISR_FUL17_Pos               (17UL)                    /*!< FUL17 (Bit 17)                                        */
#define ADC1_FISR_FUL17_Msk               (0x20000UL)               /*!< FUL17 (Bitfield-Mask: 0x01)                           */
#define ADC1_FISR_FUL16_Pos               (16UL)                    /*!< FUL16 (Bit 16)                                        */
#define ADC1_FISR_FUL16_Msk               (0x10000UL)               /*!< FUL16 (Bitfield-Mask: 0x01)                           */
#define ADC1_FISR_FUL15_Pos               (15UL)                    /*!< FUL15 (Bit 15)                                        */
#define ADC1_FISR_FUL15_Msk               (0x8000UL)                /*!< FUL15 (Bitfield-Mask: 0x01)                           */
#define ADC1_FISR_FUL14_Pos               (14UL)                    /*!< FUL14 (Bit 14)                                        */
#define ADC1_FISR_FUL14_Msk               (0x4000UL)                /*!< FUL14 (Bitfield-Mask: 0x01)                           */
#define ADC1_FISR_FUL13_Pos               (13UL)                    /*!< FUL13 (Bit 13)                                        */
#define ADC1_FISR_FUL13_Msk               (0x2000UL)                /*!< FUL13 (Bitfield-Mask: 0x01)                           */
#define ADC1_FISR_FUL12_Pos               (12UL)                    /*!< FUL12 (Bit 12)                                        */
#define ADC1_FISR_FUL12_Msk               (0x1000UL)                /*!< FUL12 (Bitfield-Mask: 0x01)                           */
#define ADC1_FISR_FUL11_Pos               (11UL)                    /*!< FUL11 (Bit 11)                                        */
#define ADC1_FISR_FUL11_Msk               (0x800UL)                 /*!< FUL11 (Bitfield-Mask: 0x01)                           */
#define ADC1_FISR_FUL10_Pos               (10UL)                    /*!< FUL10 (Bit 10)                                        */
#define ADC1_FISR_FUL10_Msk               (0x400UL)                 /*!< FUL10 (Bitfield-Mask: 0x01)                           */
#define ADC1_FISR_FUL9_Pos                (9UL)                     /*!< FUL9 (Bit 9)                                          */
#define ADC1_FISR_FUL9_Msk                (0x200UL)                 /*!< FUL9 (Bitfield-Mask: 0x01)                            */
#define ADC1_FISR_FUL8_Pos                (8UL)                     /*!< FUL8 (Bit 8)                                          */
#define ADC1_FISR_FUL8_Msk                (0x100UL)                 /*!< FUL8 (Bitfield-Mask: 0x01)                            */
#define ADC1_FISR_FUL7_Pos                (7UL)                     /*!< FUL7 (Bit 7)                                          */
#define ADC1_FISR_FUL7_Msk                (0x80UL)                  /*!< FUL7 (Bitfield-Mask: 0x01)                            */
#define ADC1_FISR_FUL6_Pos                (6UL)                     /*!< FUL6 (Bit 6)                                          */
#define ADC1_FISR_FUL6_Msk                (0x40UL)                  /*!< FUL6 (Bitfield-Mask: 0x01)                            */
#define ADC1_FISR_FUL5_Pos                (5UL)                     /*!< FUL5 (Bit 5)                                          */
#define ADC1_FISR_FUL5_Msk                (0x20UL)                  /*!< FUL5 (Bitfield-Mask: 0x01)                            */
#define ADC1_FISR_FUL4_Pos                (4UL)                     /*!< FUL4 (Bit 4)                                          */
#define ADC1_FISR_FUL4_Msk                (0x10UL)                  /*!< FUL4 (Bitfield-Mask: 0x01)                            */
#define ADC1_FISR_FUL3_Pos                (3UL)                     /*!< FUL3 (Bit 3)                                          */
#define ADC1_FISR_FUL3_Msk                (0x8UL)                   /*!< FUL3 (Bitfield-Mask: 0x01)                            */
#define ADC1_FISR_FUL2_Pos                (2UL)                     /*!< FUL2 (Bit 2)                                          */
#define ADC1_FISR_FUL2_Msk                (0x4UL)                   /*!< FUL2 (Bitfield-Mask: 0x01)                            */
#define ADC1_FISR_FUL1_Pos                (1UL)                     /*!< FUL1 (Bit 1)                                          */
#define ADC1_FISR_FUL1_Msk                (0x2UL)                   /*!< FUL1 (Bitfield-Mask: 0x01)                            */
#define ADC1_FISR_FUL0_Pos                (0UL)                     /*!< FUL0 (Bit 0)                                          */
#define ADC1_FISR_FUL0_Msk                (0x1UL)                   /*!< FUL0 (Bitfield-Mask: 0x01)                            */
/* =========================================================  FIER  ========================================================== */
#define ADC1_FIER_FULIE19_Pos             (19UL)                    /*!< FULIE19 (Bit 19)                                      */
#define ADC1_FIER_FULIE19_Msk             (0x80000UL)               /*!< FULIE19 (Bitfield-Mask: 0x01)                         */
#define ADC1_FIER_FULIE18_Pos             (18UL)                    /*!< FULIE18 (Bit 18)                                      */
#define ADC1_FIER_FULIE18_Msk             (0x40000UL)               /*!< FULIE18 (Bitfield-Mask: 0x01)                         */
#define ADC1_FIER_FULIE17_Pos             (17UL)                    /*!< FULIE17 (Bit 17)                                      */
#define ADC1_FIER_FULIE17_Msk             (0x20000UL)               /*!< FULIE17 (Bitfield-Mask: 0x01)                         */
#define ADC1_FIER_FULIE16_Pos             (16UL)                    /*!< FULIE16 (Bit 16)                                      */
#define ADC1_FIER_FULIE16_Msk             (0x10000UL)               /*!< FULIE16 (Bitfield-Mask: 0x01)                         */
#define ADC1_FIER_FULIE15_Pos             (15UL)                    /*!< FULIE15 (Bit 15)                                      */
#define ADC1_FIER_FULIE15_Msk             (0x8000UL)                /*!< FULIE15 (Bitfield-Mask: 0x01)                         */
#define ADC1_FIER_FULIE14_Pos             (14UL)                    /*!< FULIE14 (Bit 14)                                      */
#define ADC1_FIER_FULIE14_Msk             (0x4000UL)                /*!< FULIE14 (Bitfield-Mask: 0x01)                         */
#define ADC1_FIER_FULIE13_Pos             (13UL)                    /*!< FULIE13 (Bit 13)                                      */
#define ADC1_FIER_FULIE13_Msk             (0x2000UL)                /*!< FULIE13 (Bitfield-Mask: 0x01)                         */
#define ADC1_FIER_FULIE12_Pos             (12UL)                    /*!< FULIE12 (Bit 12)                                      */
#define ADC1_FIER_FULIE12_Msk             (0x1000UL)                /*!< FULIE12 (Bitfield-Mask: 0x01)                         */
#define ADC1_FIER_FULIE11_Pos             (11UL)                    /*!< FULIE11 (Bit 11)                                      */
#define ADC1_FIER_FULIE11_Msk             (0x800UL)                 /*!< FULIE11 (Bitfield-Mask: 0x01)                         */
#define ADC1_FIER_FULIE10_Pos             (10UL)                    /*!< FULIE10 (Bit 10)                                      */
#define ADC1_FIER_FULIE10_Msk             (0x400UL)                 /*!< FULIE10 (Bitfield-Mask: 0x01)                         */
#define ADC1_FIER_FULIE9_Pos              (9UL)                     /*!< FULIE9 (Bit 9)                                        */
#define ADC1_FIER_FULIE9_Msk              (0x200UL)                 /*!< FULIE9 (Bitfield-Mask: 0x01)                          */
#define ADC1_FIER_FULIE8_Pos              (8UL)                     /*!< FULIE8 (Bit 8)                                        */
#define ADC1_FIER_FULIE8_Msk              (0x100UL)                 /*!< FULIE8 (Bitfield-Mask: 0x01)                          */
#define ADC1_FIER_FULIE7_Pos              (7UL)                     /*!< FULIE7 (Bit 7)                                        */
#define ADC1_FIER_FULIE7_Msk              (0x80UL)                  /*!< FULIE7 (Bitfield-Mask: 0x01)                          */
#define ADC1_FIER_FULIE6_Pos              (6UL)                     /*!< FULIE6 (Bit 6)                                        */
#define ADC1_FIER_FULIE6_Msk              (0x40UL)                  /*!< FULIE6 (Bitfield-Mask: 0x01)                          */
#define ADC1_FIER_FULIE5_Pos              (5UL)                     /*!< FULIE5 (Bit 5)                                        */
#define ADC1_FIER_FULIE5_Msk              (0x20UL)                  /*!< FULIE5 (Bitfield-Mask: 0x01)                          */
#define ADC1_FIER_FULIE4_Pos              (4UL)                     /*!< FULIE4 (Bit 4)                                        */
#define ADC1_FIER_FULIE4_Msk              (0x10UL)                  /*!< FULIE4 (Bitfield-Mask: 0x01)                          */
#define ADC1_FIER_FULIE3_Pos              (3UL)                     /*!< FULIE3 (Bit 3)                                        */
#define ADC1_FIER_FULIE3_Msk              (0x8UL)                   /*!< FULIE3 (Bitfield-Mask: 0x01)                          */
#define ADC1_FIER_FULIE2_Pos              (2UL)                     /*!< FULIE2 (Bit 2)                                        */
#define ADC1_FIER_FULIE2_Msk              (0x4UL)                   /*!< FULIE2 (Bitfield-Mask: 0x01)                          */
#define ADC1_FIER_FULIE1_Pos              (1UL)                     /*!< FULIE1 (Bit 1)                                        */
#define ADC1_FIER_FULIE1_Msk              (0x2UL)                   /*!< FULIE1 (Bitfield-Mask: 0x01)                          */
#define ADC1_FIER_FULIE0_Pos              (0UL)                     /*!< FULIE0 (Bit 0)                                        */
#define ADC1_FIER_FULIE0_Msk              (0x1UL)                   /*!< FULIE0 (Bitfield-Mask: 0x01)                          */
/* =========================================================  TCR0  ========================================================== */
#define ADC1_TCR0_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC1_TCR0_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR0_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC1_TCR0_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC1_TCR0_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC1_TCR0_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR0_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC1_TCR0_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR0  ========================================================== */
#define ADC1_TAR0_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC1_TAR0_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR0  ========================================================== */
#define ADC1_TLR0_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC1_TLR0_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR1  ========================================================== */
#define ADC1_TCR1_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC1_TCR1_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR1_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC1_TCR1_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC1_TCR1_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC1_TCR1_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR1_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC1_TCR1_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR1  ========================================================== */
#define ADC1_TAR1_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC1_TAR1_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR1  ========================================================== */
#define ADC1_TLR1_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC1_TLR1_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR2  ========================================================== */
#define ADC1_TCR2_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC1_TCR2_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR2_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC1_TCR2_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC1_TCR2_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC1_TCR2_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR2_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC1_TCR2_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR2  ========================================================== */
#define ADC1_TAR2_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC1_TAR2_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR2  ========================================================== */
#define ADC1_TLR2_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC1_TLR2_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR3  ========================================================== */
#define ADC1_TCR3_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC1_TCR3_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR3_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC1_TCR3_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC1_TCR3_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC1_TCR3_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR3_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC1_TCR3_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR3  ========================================================== */
#define ADC1_TAR3_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC1_TAR3_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR3  ========================================================== */
#define ADC1_TLR3_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC1_TLR3_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR4  ========================================================== */
#define ADC1_TCR4_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC1_TCR4_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR4_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC1_TCR4_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC1_TCR4_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC1_TCR4_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR4_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC1_TCR4_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR4  ========================================================== */
#define ADC1_TAR4_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC1_TAR4_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR4  ========================================================== */
#define ADC1_TLR4_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC1_TLR4_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR5  ========================================================== */
#define ADC1_TCR5_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC1_TCR5_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR5_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC1_TCR5_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC1_TCR5_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC1_TCR5_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR5_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC1_TCR5_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR5  ========================================================== */
#define ADC1_TAR5_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC1_TAR5_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR5  ========================================================== */
#define ADC1_TLR5_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC1_TLR5_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR6  ========================================================== */
#define ADC1_TCR6_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC1_TCR6_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR6_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC1_TCR6_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC1_TCR6_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC1_TCR6_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR6_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC1_TCR6_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR6  ========================================================== */
#define ADC1_TAR6_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC1_TAR6_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR6  ========================================================== */
#define ADC1_TLR6_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC1_TLR6_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR7  ========================================================== */
#define ADC1_TCR7_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC1_TCR7_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR7_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC1_TCR7_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC1_TCR7_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC1_TCR7_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR7_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC1_TCR7_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR7  ========================================================== */
#define ADC1_TAR7_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC1_TAR7_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR7  ========================================================== */
#define ADC1_TLR7_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC1_TLR7_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR8  ========================================================== */
#define ADC1_TCR8_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC1_TCR8_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR8_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC1_TCR8_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC1_TCR8_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC1_TCR8_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR8_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC1_TCR8_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR8  ========================================================== */
#define ADC1_TAR8_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC1_TAR8_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR8  ========================================================== */
#define ADC1_TLR8_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC1_TLR8_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR9  ========================================================== */
#define ADC1_TCR9_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC1_TCR9_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR9_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC1_TCR9_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC1_TCR9_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC1_TCR9_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR9_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC1_TCR9_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR9  ========================================================== */
#define ADC1_TAR9_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC1_TAR9_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR9  ========================================================== */
#define ADC1_TLR9_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC1_TLR9_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR10  ========================================================= */
#define ADC1_TCR10_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC1_TCR10_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR10_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC1_TCR10_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC1_TCR10_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC1_TCR10_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR10_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC1_TCR10_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR10  ========================================================= */
#define ADC1_TAR10_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC1_TAR10_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR10  ========================================================= */
#define ADC1_TLR10_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC1_TLR10_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR11  ========================================================= */
#define ADC1_TCR11_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC1_TCR11_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR11_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC1_TCR11_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC1_TCR11_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC1_TCR11_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR11_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC1_TCR11_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR11  ========================================================= */
#define ADC1_TAR11_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC1_TAR11_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR11  ========================================================= */
#define ADC1_TLR11_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC1_TLR11_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR12  ========================================================= */
#define ADC1_TCR12_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC1_TCR12_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR12_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC1_TCR12_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC1_TCR12_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC1_TCR12_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR12_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC1_TCR12_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR12  ========================================================= */
#define ADC1_TAR12_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC1_TAR12_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR12  ========================================================= */
#define ADC1_TLR12_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC1_TLR12_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR13  ========================================================= */
#define ADC1_TCR13_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC1_TCR13_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR13_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC1_TCR13_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC1_TCR13_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC1_TCR13_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR13_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC1_TCR13_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR13  ========================================================= */
#define ADC1_TAR13_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC1_TAR13_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR13  ========================================================= */
#define ADC1_TLR13_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC1_TLR13_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR14  ========================================================= */
#define ADC1_TCR14_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC1_TCR14_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR14_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC1_TCR14_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC1_TCR14_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC1_TCR14_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR14_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC1_TCR14_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR14  ========================================================= */
#define ADC1_TAR14_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC1_TAR14_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR14  ========================================================= */
#define ADC1_TLR14_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC1_TLR14_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR15  ========================================================= */
#define ADC1_TCR15_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC1_TCR15_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR15_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC1_TCR15_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC1_TCR15_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC1_TCR15_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR15_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC1_TCR15_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR15  ========================================================= */
#define ADC1_TAR15_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC1_TAR15_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR15  ========================================================= */
#define ADC1_TLR15_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC1_TLR15_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR16  ========================================================= */
#define ADC1_TCR16_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC1_TCR16_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR16_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC1_TCR16_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC1_TCR16_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC1_TCR16_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR16_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC1_TCR16_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR16  ========================================================= */
#define ADC1_TAR16_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC1_TAR16_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR16  ========================================================= */
#define ADC1_TLR16_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC1_TLR16_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR17  ========================================================= */
#define ADC1_TCR17_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC1_TCR17_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR17_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC1_TCR17_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC1_TCR17_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC1_TCR17_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR17_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC1_TCR17_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR17  ========================================================= */
#define ADC1_TAR17_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC1_TAR17_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR17  ========================================================= */
#define ADC1_TLR17_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC1_TLR17_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR18  ========================================================= */
#define ADC1_TCR18_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC1_TCR18_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR18_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC1_TCR18_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC1_TCR18_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC1_TCR18_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR18_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC1_TCR18_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR18  ========================================================= */
#define ADC1_TAR18_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC1_TAR18_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR18  ========================================================= */
#define ADC1_TLR18_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC1_TLR18_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR19  ========================================================= */
#define ADC1_TCR19_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC1_TCR19_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR19_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC1_TCR19_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC1_TCR19_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC1_TCR19_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC1_TCR19_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC1_TCR19_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR19  ========================================================= */
#define ADC1_TAR19_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC1_TAR19_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR19  ========================================================= */
#define ADC1_TLR19_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC1_TLR19_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  CCR  ========================================================== */
#define ADC1_CCR_DELAY_Pos                (8UL)                     /*!< DELAY (Bit 8)                                         */
#define ADC1_CCR_DELAY_Msk                (0x3ff00UL)               /*!< DELAY (Bitfield-Mask: 0x3ff)                          */
#define ADC1_CCR_DUAL_Pos                 (0UL)                     /*!< DUAL (Bit 0)                                          */
#define ADC1_CCR_DUAL_Msk                 (0xfUL)                   /*!< DUAL (Bitfield-Mask: 0x0f)                            */
/* ==========================================================  CSR  ========================================================== */
#define ADC1_CSR_EOSMP_SLV_Pos            (25UL)                    /*!< EOSMP_SLV (Bit 25)                                    */
#define ADC1_CSR_EOSMP_SLV_Msk            (0x2000000UL)             /*!< EOSMP_SLV (Bitfield-Mask: 0x01)                       */
#define ADC1_CSR_ADRDY_SLV_Pos            (24UL)                    /*!< ADRDY_SLV (Bit 24)                                    */
#define ADC1_CSR_ADRDY_SLV_Msk            (0x1000000UL)             /*!< ADRDY_SLV (Bitfield-Mask: 0x01)                       */
#define ADC1_CSR_AWD2_SLV_Pos             (23UL)                    /*!< AWD2_SLV (Bit 23)                                     */
#define ADC1_CSR_AWD2_SLV_Msk             (0x800000UL)              /*!< AWD2_SLV (Bitfield-Mask: 0x01)                        */
#define ADC1_CSR_AWD1_SLV_Pos             (22UL)                    /*!< AWD1_SLV (Bit 22)                                     */
#define ADC1_CSR_AWD1_SLV_Msk             (0x400000UL)              /*!< AWD1_SLV (Bitfield-Mask: 0x01)                        */
#define ADC1_CSR_AWD0_SLV_Pos             (21UL)                    /*!< AWD0_SLV (Bit 21)                                     */
#define ADC1_CSR_AWD0_SLV_Msk             (0x200000UL)              /*!< AWD0_SLV (Bitfield-Mask: 0x01)                        */
#define ADC1_CSR_OVR_SLV_Pos              (20UL)                    /*!< OVR_SLV (Bit 20)                                      */
#define ADC1_CSR_OVR_SLV_Msk              (0x100000UL)              /*!< OVR_SLV (Bitfield-Mask: 0x01)                         */
#define ADC1_CSR_JEOS_SLV_Pos             (19UL)                    /*!< JEOS_SLV (Bit 19)                                     */
#define ADC1_CSR_JEOS_SLV_Msk             (0x80000UL)               /*!< JEOS_SLV (Bitfield-Mask: 0x01)                        */
#define ADC1_CSR_JEOC_SLV_Pos             (18UL)                    /*!< JEOC_SLV (Bit 18)                                     */
#define ADC1_CSR_JEOC_SLV_Msk             (0x40000UL)               /*!< JEOC_SLV (Bitfield-Mask: 0x01)                        */
#define ADC1_CSR_EOS_SLV_Pos              (17UL)                    /*!< EOS_SLV (Bit 17)                                      */
#define ADC1_CSR_EOS_SLV_Msk              (0x20000UL)               /*!< EOS_SLV (Bitfield-Mask: 0x01)                         */
#define ADC1_CSR_EOC_SLV_Pos              (16UL)                    /*!< EOC_SLV (Bit 16)                                      */
#define ADC1_CSR_EOC_SLV_Msk              (0x10000UL)               /*!< EOC_SLV (Bitfield-Mask: 0x01)                         */
#define ADC1_CSR_EOSMP_MST_Pos            (9UL)                     /*!< EOSMP_MST (Bit 9)                                     */
#define ADC1_CSR_EOSMP_MST_Msk            (0x200UL)                 /*!< EOSMP_MST (Bitfield-Mask: 0x01)                       */
#define ADC1_CSR_ADRDY_MST_Pos            (8UL)                     /*!< ADRDY_MST (Bit 8)                                     */
#define ADC1_CSR_ADRDY_MST_Msk            (0x100UL)                 /*!< ADRDY_MST (Bitfield-Mask: 0x01)                       */
#define ADC1_CSR_AWD2_MST_Pos             (7UL)                     /*!< AWD2_MST (Bit 7)                                      */
#define ADC1_CSR_AWD2_MST_Msk             (0x80UL)                  /*!< AWD2_MST (Bitfield-Mask: 0x01)                        */
#define ADC1_CSR_AWD1_MST_Pos             (6UL)                     /*!< AWD1_MST (Bit 6)                                      */
#define ADC1_CSR_AWD1_MST_Msk             (0x40UL)                  /*!< AWD1_MST (Bitfield-Mask: 0x01)                        */
#define ADC1_CSR_AWD0_MST_Pos             (5UL)                     /*!< AWD0_MST (Bit 5)                                      */
#define ADC1_CSR_AWD0_MST_Msk             (0x20UL)                  /*!< AWD0_MST (Bitfield-Mask: 0x01)                        */
#define ADC1_CSR_OVR_MST_Pos              (4UL)                     /*!< OVR_MST (Bit 4)                                       */
#define ADC1_CSR_OVR_MST_Msk              (0x10UL)                  /*!< OVR_MST (Bitfield-Mask: 0x01)                         */
#define ADC1_CSR_JEOS_MST_Pos             (3UL)                     /*!< JEOS_MST (Bit 3)                                      */
#define ADC1_CSR_JEOS_MST_Msk             (0x8UL)                   /*!< JEOS_MST (Bitfield-Mask: 0x01)                        */
#define ADC1_CSR_JEOC_MST_Pos             (2UL)                     /*!< JEOC_MST (Bit 2)                                      */
#define ADC1_CSR_JEOC_MST_Msk             (0x4UL)                   /*!< JEOC_MST (Bitfield-Mask: 0x01)                        */
#define ADC1_CSR_EOS_MST_Pos              (1UL)                     /*!< EOS_MST (Bit 1)                                       */
#define ADC1_CSR_EOS_MST_Msk              (0x2UL)                   /*!< EOS_MST (Bitfield-Mask: 0x01)                         */
#define ADC1_CSR_EOC_MST_Pos              (0UL)                     /*!< EOC_MST (Bit 0)                                       */
#define ADC1_CSR_EOC_MST_Msk              (0x1UL)                   /*!< EOC_MST (Bitfield-Mask: 0x01)                         */
/* ==========================================================  CDR  ========================================================== */
#define ADC1_CDR_RDATA_SLV_Pos            (16UL)                    /*!< RDATA_SLV (Bit 16)                                    */
#define ADC1_CDR_RDATA_SLV_Msk            (0xffff0000UL)            /*!< RDATA_SLV (Bitfield-Mask: 0xffff)                     */
#define ADC1_CDR_RDATA_MST_Pos            (0UL)                     /*!< RDATA_MST (Bit 0)                                     */
#define ADC1_CDR_RDATA_MST_Msk            (0xffffUL)                /*!< RDATA_MST (Bitfield-Mask: 0xffff)                     */


/* =========================================================================================================================== */
/* ================                                           ADC2                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define ADC2_CR_ADCALDIF_Pos              (7UL)                     /*!< ADCALDIF (Bit 7)                                      */
#define ADC2_CR_ADCALDIF_Msk              (0x80UL)                  /*!< ADCALDIF (Bitfield-Mask: 0x01)                        */
#define ADC2_CR_ADCAL_Pos                 (6UL)                     /*!< ADCAL (Bit 6)                                         */
#define ADC2_CR_ADCAL_Msk                 (0x40UL)                  /*!< ADCAL (Bitfield-Mask: 0x01)                           */
#define ADC2_CR_JADSTP_Pos                (5UL)                     /*!< JADSTP (Bit 5)                                        */
#define ADC2_CR_JADSTP_Msk                (0x20UL)                  /*!< JADSTP (Bitfield-Mask: 0x01)                          */
#define ADC2_CR_ADSTP_Pos                 (4UL)                     /*!< ADSTP (Bit 4)                                         */
#define ADC2_CR_ADSTP_Msk                 (0x10UL)                  /*!< ADSTP (Bitfield-Mask: 0x01)                           */
#define ADC2_CR_JADSTART_Pos              (3UL)                     /*!< JADSTART (Bit 3)                                      */
#define ADC2_CR_JADSTART_Msk              (0x8UL)                   /*!< JADSTART (Bitfield-Mask: 0x01)                        */
#define ADC2_CR_ADSTART_Pos               (2UL)                     /*!< ADSTART (Bit 2)                                       */
#define ADC2_CR_ADSTART_Msk               (0x4UL)                   /*!< ADSTART (Bitfield-Mask: 0x01)                         */
#define ADC2_CR_ADDIS_Pos                 (1UL)                     /*!< ADDIS (Bit 1)                                         */
#define ADC2_CR_ADDIS_Msk                 (0x2UL)                   /*!< ADDIS (Bitfield-Mask: 0x01)                           */
#define ADC2_CR_ADEN_Pos                  (0UL)                     /*!< ADEN (Bit 0)                                          */
#define ADC2_CR_ADEN_Msk                  (0x1UL)                   /*!< ADEN (Bitfield-Mask: 0x01)                            */
/* =========================================================  CFGR0  ========================================================= */
#define ADC2_CFGR0_OVSCAL_Pos             (28UL)                    /*!< OVSCAL (Bit 28)                                       */
#define ADC2_CFGR0_OVSCAL_Msk             (0x70000000UL)            /*!< OVSCAL (Bitfield-Mask: 0x07)                          */
#define ADC2_CFGR0_CONT_Pos               (23UL)                    /*!< CONT (Bit 23)                                         */
#define ADC2_CFGR0_CONT_Msk               (0x800000UL)              /*!< CONT (Bitfield-Mask: 0x01)                            */
#define ADC2_CFGR0_JAUTO_Pos              (22UL)                    /*!< JAUTO (Bit 22)                                        */
#define ADC2_CFGR0_JAUTO_Msk              (0x400000UL)              /*!< JAUTO (Bitfield-Mask: 0x01)                           */
#define ADC2_CFGR0_JDISCEN_Pos            (20UL)                    /*!< JDISCEN (Bit 20)                                      */
#define ADC2_CFGR0_JDISCEN_Msk            (0x100000UL)              /*!< JDISCEN (Bitfield-Mask: 0x01)                         */
#define ADC2_CFGR0_DISCNUM_Pos            (17UL)                    /*!< DISCNUM (Bit 17)                                      */
#define ADC2_CFGR0_DISCNUM_Msk            (0xe0000UL)               /*!< DISCNUM (Bitfield-Mask: 0x07)                         */
#define ADC2_CFGR0_DISCEN_Pos             (16UL)                    /*!< DISCEN (Bit 16)                                       */
#define ADC2_CFGR0_DISCEN_Msk             (0x10000UL)               /*!< DISCEN (Bitfield-Mask: 0x01)                          */
#define ADC2_CFGR0_OVRMOD_Pos             (15UL)                    /*!< OVRMOD (Bit 15)                                       */
#define ADC2_CFGR0_OVRMOD_Msk             (0x8000UL)                /*!< OVRMOD (Bitfield-Mask: 0x01)                          */
#define ADC2_CFGR0_SDMAEN_Pos             (14UL)                    /*!< SDMAEN (Bit 14)                                       */
#define ADC2_CFGR0_SDMAEN_Msk             (0x4000UL)                /*!< SDMAEN (Bitfield-Mask: 0x01)                          */
#define ADC2_CFGR0_TROVS_Pos              (12UL)                    /*!< TROVS (Bit 12)                                        */
#define ADC2_CFGR0_TROVS_Msk              (0x1000UL)                /*!< TROVS (Bitfield-Mask: 0x01)                           */
#define ADC2_CFGR0_OVSS_Pos               (8UL)                     /*!< OVSS (Bit 8)                                          */
#define ADC2_CFGR0_OVSS_Msk               (0xf00UL)                 /*!< OVSS (Bitfield-Mask: 0x0f)                            */
#define ADC2_CFGR0_ROVSM_Pos              (7UL)                     /*!< ROVSM (Bit 7)                                         */
#define ADC2_CFGR0_ROVSM_Msk              (0x80UL)                  /*!< ROVSM (Bitfield-Mask: 0x01)                           */
#define ADC2_CFGR0_OVSR_Pos               (4UL)                     /*!< OVSR (Bit 4)                                          */
#define ADC2_CFGR0_OVSR_Msk               (0x70UL)                  /*!< OVSR (Bitfield-Mask: 0x07)                            */
#define ADC2_CFGR0_JOVSE_Pos              (1UL)                     /*!< JOVSE (Bit 1)                                         */
#define ADC2_CFGR0_JOVSE_Msk              (0x2UL)                   /*!< JOVSE (Bitfield-Mask: 0x01)                           */
#define ADC2_CFGR0_ROVSE_Pos              (0UL)                     /*!< ROVSE (Bit 0)                                         */
#define ADC2_CFGR0_ROVSE_Msk              (0x1UL)                   /*!< ROVSE (Bitfield-Mask: 0x01)                           */
/* =========================================================  CFGR1  ========================================================= */
#define ADC2_CFGR1_JAWD2EN_Pos            (14UL)                    /*!< JAWD2EN (Bit 14)                                      */
#define ADC2_CFGR1_JAWD2EN_Msk            (0x4000UL)                /*!< JAWD2EN (Bitfield-Mask: 0x01)                         */
#define ADC2_CFGR1_JAWD1EN_Pos            (13UL)                    /*!< JAWD1EN (Bit 13)                                      */
#define ADC2_CFGR1_JAWD1EN_Msk            (0x2000UL)                /*!< JAWD1EN (Bitfield-Mask: 0x01)                         */
#define ADC2_CFGR1_JAWD0EN_Pos            (12UL)                    /*!< JAWD0EN (Bit 12)                                      */
#define ADC2_CFGR1_JAWD0EN_Msk            (0x1000UL)                /*!< JAWD0EN (Bitfield-Mask: 0x01)                         */
#define ADC2_CFGR1_AWD2EN_Pos             (10UL)                    /*!< AWD2EN (Bit 10)                                       */
#define ADC2_CFGR1_AWD2EN_Msk             (0x400UL)                 /*!< AWD2EN (Bitfield-Mask: 0x01)                          */
#define ADC2_CFGR1_AWD1EN_Pos             (9UL)                     /*!< AWD1EN (Bit 9)                                        */
#define ADC2_CFGR1_AWD1EN_Msk             (0x200UL)                 /*!< AWD1EN (Bitfield-Mask: 0x01)                          */
#define ADC2_CFGR1_AWD0EN_Pos             (8UL)                     /*!< AWD0EN (Bit 8)                                        */
#define ADC2_CFGR1_AWD0EN_Msk             (0x100UL)                 /*!< AWD0EN (Bitfield-Mask: 0x01)                          */
#define ADC2_CFGR1_ISEL_Pos               (4UL)                     /*!< ISEL (Bit 4)                                          */
#define ADC2_CFGR1_ISEL_Msk               (0x30UL)                  /*!< ISEL (Bitfield-Mask: 0x03)                            */
#define ADC2_CFGR1_CHEN_Pos               (3UL)                     /*!< CHEN (Bit 3)                                          */
#define ADC2_CFGR1_CHEN_Msk               (0x8UL)                   /*!< CHEN (Bitfield-Mask: 0x01)                            */
#define ADC2_CFGR1_REFEN_Pos              (1UL)                     /*!< REFEN (Bit 1)                                         */
#define ADC2_CFGR1_REFEN_Msk              (0x2UL)                   /*!< REFEN (Bitfield-Mask: 0x01)                           */
#define ADC2_CFGR1_BIASEN_Pos             (0UL)                     /*!< BIASEN (Bit 0)                                        */
#define ADC2_CFGR1_BIASEN_Msk             (0x1UL)                   /*!< BIASEN (Bitfield-Mask: 0x01)                          */
/* ==========================================================  ISR  ========================================================== */
#define ADC2_ISR_EOSMP_Pos                (9UL)                     /*!< EOSMP (Bit 9)                                         */
#define ADC2_ISR_EOSMP_Msk                (0x200UL)                 /*!< EOSMP (Bitfield-Mask: 0x01)                           */
#define ADC2_ISR_ADRDY_Pos                (8UL)                     /*!< ADRDY (Bit 8)                                         */
#define ADC2_ISR_ADRDY_Msk                (0x100UL)                 /*!< ADRDY (Bitfield-Mask: 0x01)                           */
#define ADC2_ISR_AWD2_Pos                 (7UL)                     /*!< AWD2 (Bit 7)                                          */
#define ADC2_ISR_AWD2_Msk                 (0x80UL)                  /*!< AWD2 (Bitfield-Mask: 0x01)                            */
#define ADC2_ISR_AWD1_Pos                 (6UL)                     /*!< AWD1 (Bit 6)                                          */
#define ADC2_ISR_AWD1_Msk                 (0x40UL)                  /*!< AWD1 (Bitfield-Mask: 0x01)                            */
#define ADC2_ISR_AWD0_Pos                 (5UL)                     /*!< AWD0 (Bit 5)                                          */
#define ADC2_ISR_AWD0_Msk                 (0x20UL)                  /*!< AWD0 (Bitfield-Mask: 0x01)                            */
#define ADC2_ISR_OVR_Pos                  (4UL)                     /*!< OVR (Bit 4)                                           */
#define ADC2_ISR_OVR_Msk                  (0x10UL)                  /*!< OVR (Bitfield-Mask: 0x01)                             */
#define ADC2_ISR_JEOS_Pos                 (3UL)                     /*!< JEOS (Bit 3)                                          */
#define ADC2_ISR_JEOS_Msk                 (0x8UL)                   /*!< JEOS (Bitfield-Mask: 0x01)                            */
#define ADC2_ISR_JEOC_Pos                 (2UL)                     /*!< JEOC (Bit 2)                                          */
#define ADC2_ISR_JEOC_Msk                 (0x4UL)                   /*!< JEOC (Bitfield-Mask: 0x01)                            */
#define ADC2_ISR_EOS_Pos                  (1UL)                     /*!< EOS (Bit 1)                                           */
#define ADC2_ISR_EOS_Msk                  (0x2UL)                   /*!< EOS (Bitfield-Mask: 0x01)                             */
#define ADC2_ISR_EOC_Pos                  (0UL)                     /*!< EOC (Bit 0)                                           */
#define ADC2_ISR_EOC_Msk                  (0x1UL)                   /*!< EOC (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IER  ========================================================== */
#define ADC2_IER_EOSMPIE_Pos              (9UL)                     /*!< EOSMPIE (Bit 9)                                       */
#define ADC2_IER_EOSMPIE_Msk              (0x200UL)                 /*!< EOSMPIE (Bitfield-Mask: 0x01)                         */
#define ADC2_IER_ADRDYIE_Pos              (8UL)                     /*!< ADRDYIE (Bit 8)                                       */
#define ADC2_IER_ADRDYIE_Msk              (0x100UL)                 /*!< ADRDYIE (Bitfield-Mask: 0x01)                         */
#define ADC2_IER_AWD2IE_Pos               (7UL)                     /*!< AWD2IE (Bit 7)                                        */
#define ADC2_IER_AWD2IE_Msk               (0x80UL)                  /*!< AWD2IE (Bitfield-Mask: 0x01)                          */
#define ADC2_IER_AWD1IE_Pos               (6UL)                     /*!< AWD1IE (Bit 6)                                        */
#define ADC2_IER_AWD1IE_Msk               (0x40UL)                  /*!< AWD1IE (Bitfield-Mask: 0x01)                          */
#define ADC2_IER_AWD0IE_Pos               (5UL)                     /*!< AWD0IE (Bit 5)                                        */
#define ADC2_IER_AWD0IE_Msk               (0x20UL)                  /*!< AWD0IE (Bitfield-Mask: 0x01)                          */
#define ADC2_IER_OVRIE_Pos                (4UL)                     /*!< OVRIE (Bit 4)                                         */
#define ADC2_IER_OVRIE_Msk                (0x10UL)                  /*!< OVRIE (Bitfield-Mask: 0x01)                           */
#define ADC2_IER_JEOSIE_Pos               (3UL)                     /*!< JEOSIE (Bit 3)                                        */
#define ADC2_IER_JEOSIE_Msk               (0x8UL)                   /*!< JEOSIE (Bitfield-Mask: 0x01)                          */
#define ADC2_IER_JEOCIE_Pos               (2UL)                     /*!< JEOCIE (Bit 2)                                        */
#define ADC2_IER_JEOCIE_Msk               (0x4UL)                   /*!< JEOCIE (Bitfield-Mask: 0x01)                          */
#define ADC2_IER_EOSIE_Pos                (1UL)                     /*!< EOSIE (Bit 1)                                         */
#define ADC2_IER_EOSIE_Msk                (0x2UL)                   /*!< EOSIE (Bitfield-Mask: 0x01)                           */
#define ADC2_IER_EOCIE_Pos                (0UL)                     /*!< EOCIE (Bit 0)                                         */
#define ADC2_IER_EOCIE_Msk                (0x1UL)                   /*!< EOCIE (Bitfield-Mask: 0x01)                           */
/* ========================================================  SIGSEL  ========================================================= */
#define ADC2_SIGSEL_SIGSEL_Pos            (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define ADC2_SIGSEL_SIGSEL_Msk            (0xfffffUL)               /*!< SIGSEL (Bitfield-Mask: 0xfffff)                       */
/* =========================================================  SMPR0  ========================================================= */
#define ADC2_SMPR0_SMP7_Pos               (28UL)                    /*!< SMP7 (Bit 28)                                         */
#define ADC2_SMPR0_SMP7_Msk               (0x70000000UL)            /*!< SMP7 (Bitfield-Mask: 0x07)                            */
#define ADC2_SMPR0_SMP6_Pos               (24UL)                    /*!< SMP6 (Bit 24)                                         */
#define ADC2_SMPR0_SMP6_Msk               (0x7000000UL)             /*!< SMP6 (Bitfield-Mask: 0x07)                            */
#define ADC2_SMPR0_SMP5_Pos               (20UL)                    /*!< SMP5 (Bit 20)                                         */
#define ADC2_SMPR0_SMP5_Msk               (0x700000UL)              /*!< SMP5 (Bitfield-Mask: 0x07)                            */
#define ADC2_SMPR0_SMP4_Pos               (16UL)                    /*!< SMP4 (Bit 16)                                         */
#define ADC2_SMPR0_SMP4_Msk               (0x70000UL)               /*!< SMP4 (Bitfield-Mask: 0x07)                            */
#define ADC2_SMPR0_SMP3_Pos               (12UL)                    /*!< SMP3 (Bit 12)                                         */
#define ADC2_SMPR0_SMP3_Msk               (0x7000UL)                /*!< SMP3 (Bitfield-Mask: 0x07)                            */
#define ADC2_SMPR0_SMP2_Pos               (8UL)                     /*!< SMP2 (Bit 8)                                          */
#define ADC2_SMPR0_SMP2_Msk               (0x700UL)                 /*!< SMP2 (Bitfield-Mask: 0x07)                            */
#define ADC2_SMPR0_SMP1_Pos               (4UL)                     /*!< SMP1 (Bit 4)                                          */
#define ADC2_SMPR0_SMP1_Msk               (0x70UL)                  /*!< SMP1 (Bitfield-Mask: 0x07)                            */
#define ADC2_SMPR0_SMP0_Pos               (0UL)                     /*!< SMP0 (Bit 0)                                          */
#define ADC2_SMPR0_SMP0_Msk               (0x7UL)                   /*!< SMP0 (Bitfield-Mask: 0x07)                            */
/* =========================================================  SMPR1  ========================================================= */
#define ADC2_SMPR1_SMP15_Pos              (28UL)                    /*!< SMP15 (Bit 28)                                        */
#define ADC2_SMPR1_SMP15_Msk              (0x70000000UL)            /*!< SMP15 (Bitfield-Mask: 0x07)                           */
#define ADC2_SMPR1_SMP14_Pos              (24UL)                    /*!< SMP14 (Bit 24)                                        */
#define ADC2_SMPR1_SMP14_Msk              (0x7000000UL)             /*!< SMP14 (Bitfield-Mask: 0x07)                           */
#define ADC2_SMPR1_SMP13_Pos              (20UL)                    /*!< SMP13 (Bit 20)                                        */
#define ADC2_SMPR1_SMP13_Msk              (0x700000UL)              /*!< SMP13 (Bitfield-Mask: 0x07)                           */
#define ADC2_SMPR1_SMP12_Pos              (16UL)                    /*!< SMP12 (Bit 16)                                        */
#define ADC2_SMPR1_SMP12_Msk              (0x70000UL)               /*!< SMP12 (Bitfield-Mask: 0x07)                           */
#define ADC2_SMPR1_SMP11_Pos              (12UL)                    /*!< SMP11 (Bit 12)                                        */
#define ADC2_SMPR1_SMP11_Msk              (0x7000UL)                /*!< SMP11 (Bitfield-Mask: 0x07)                           */
#define ADC2_SMPR1_SMP10_Pos              (8UL)                     /*!< SMP10 (Bit 8)                                         */
#define ADC2_SMPR1_SMP10_Msk              (0x700UL)                 /*!< SMP10 (Bitfield-Mask: 0x07)                           */
#define ADC2_SMPR1_SMP9_Pos               (4UL)                     /*!< SMP9 (Bit 4)                                          */
#define ADC2_SMPR1_SMP9_Msk               (0x70UL)                  /*!< SMP9 (Bitfield-Mask: 0x07)                            */
#define ADC2_SMPR1_SMP8_Pos               (0UL)                     /*!< SMP8 (Bit 0)                                          */
#define ADC2_SMPR1_SMP8_Msk               (0x7UL)                   /*!< SMP8 (Bitfield-Mask: 0x07)                            */
/* =========================================================  SMPR2  ========================================================= */
#define ADC2_SMPR2_SMP19_Pos              (12UL)                    /*!< SMP19 (Bit 12)                                        */
#define ADC2_SMPR2_SMP19_Msk              (0x7000UL)                /*!< SMP19 (Bitfield-Mask: 0x07)                           */
#define ADC2_SMPR2_SMP18_Pos              (8UL)                     /*!< SMP18 (Bit 8)                                         */
#define ADC2_SMPR2_SMP18_Msk              (0x700UL)                 /*!< SMP18 (Bitfield-Mask: 0x07)                           */
#define ADC2_SMPR2_SMP17_Pos              (4UL)                     /*!< SMP17 (Bit 4)                                         */
#define ADC2_SMPR2_SMP17_Msk              (0x70UL)                  /*!< SMP17 (Bitfield-Mask: 0x07)                           */
#define ADC2_SMPR2_SMP16_Pos              (0UL)                     /*!< SMP16 (Bit 0)                                         */
#define ADC2_SMPR2_SMP16_Msk              (0x7UL)                   /*!< SMP16 (Bitfield-Mask: 0x07)                           */
/* =========================================================  CALR0  ========================================================= */
#define ADC2_CALR0_SAT7_Pos               (31UL)                    /*!< SAT7 (Bit 31)                                         */
#define ADC2_CALR0_SAT7_Msk               (0x80000000UL)            /*!< SAT7 (Bitfield-Mask: 0x01)                            */
#define ADC2_CALR0_CAL7_Pos               (28UL)                    /*!< CAL7 (Bit 28)                                         */
#define ADC2_CALR0_CAL7_Msk               (0x30000000UL)            /*!< CAL7 (Bitfield-Mask: 0x03)                            */
#define ADC2_CALR0_SAT6_Pos               (27UL)                    /*!< SAT6 (Bit 27)                                         */
#define ADC2_CALR0_SAT6_Msk               (0x8000000UL)             /*!< SAT6 (Bitfield-Mask: 0x01)                            */
#define ADC2_CALR0_CAL6_Pos               (24UL)                    /*!< CAL6 (Bit 24)                                         */
#define ADC2_CALR0_CAL6_Msk               (0x3000000UL)             /*!< CAL6 (Bitfield-Mask: 0x03)                            */
#define ADC2_CALR0_SAT5_Pos               (23UL)                    /*!< SAT5 (Bit 23)                                         */
#define ADC2_CALR0_SAT5_Msk               (0x800000UL)              /*!< SAT5 (Bitfield-Mask: 0x01)                            */
#define ADC2_CALR0_CAL5_Pos               (20UL)                    /*!< CAL5 (Bit 20)                                         */
#define ADC2_CALR0_CAL5_Msk               (0x300000UL)              /*!< CAL5 (Bitfield-Mask: 0x03)                            */
#define ADC2_CALR0_SAT4_Pos               (19UL)                    /*!< SAT4 (Bit 19)                                         */
#define ADC2_CALR0_SAT4_Msk               (0x80000UL)               /*!< SAT4 (Bitfield-Mask: 0x01)                            */
#define ADC2_CALR0_CAL4_Pos               (16UL)                    /*!< CAL4 (Bit 16)                                         */
#define ADC2_CALR0_CAL4_Msk               (0x30000UL)               /*!< CAL4 (Bitfield-Mask: 0x03)                            */
#define ADC2_CALR0_SAT3_Pos               (15UL)                    /*!< SAT3 (Bit 15)                                         */
#define ADC2_CALR0_SAT3_Msk               (0x8000UL)                /*!< SAT3 (Bitfield-Mask: 0x01)                            */
#define ADC2_CALR0_CAL3_Pos               (12UL)                    /*!< CAL3 (Bit 12)                                         */
#define ADC2_CALR0_CAL3_Msk               (0x3000UL)                /*!< CAL3 (Bitfield-Mask: 0x03)                            */
#define ADC2_CALR0_SAT2_Pos               (11UL)                    /*!< SAT2 (Bit 11)                                         */
#define ADC2_CALR0_SAT2_Msk               (0x800UL)                 /*!< SAT2 (Bitfield-Mask: 0x01)                            */
#define ADC2_CALR0_CAL2_Pos               (8UL)                     /*!< CAL2 (Bit 8)                                          */
#define ADC2_CALR0_CAL2_Msk               (0x300UL)                 /*!< CAL2 (Bitfield-Mask: 0x03)                            */
#define ADC2_CALR0_SAT1_Pos               (7UL)                     /*!< SAT1 (Bit 7)                                          */
#define ADC2_CALR0_SAT1_Msk               (0x80UL)                  /*!< SAT1 (Bitfield-Mask: 0x01)                            */
#define ADC2_CALR0_CAL1_Pos               (4UL)                     /*!< CAL1 (Bit 4)                                          */
#define ADC2_CALR0_CAL1_Msk               (0x30UL)                  /*!< CAL1 (Bitfield-Mask: 0x03)                            */
#define ADC2_CALR0_SAT0_Pos               (3UL)                     /*!< SAT0 (Bit 3)                                          */
#define ADC2_CALR0_SAT0_Msk               (0x8UL)                   /*!< SAT0 (Bitfield-Mask: 0x01)                            */
#define ADC2_CALR0_CAL0_Pos               (0UL)                     /*!< CAL0 (Bit 0)                                          */
#define ADC2_CALR0_CAL0_Msk               (0x3UL)                   /*!< CAL0 (Bitfield-Mask: 0x03)                            */
/* =========================================================  CALR1  ========================================================= */
#define ADC2_CALR1_SAT15_Pos              (31UL)                    /*!< SAT15 (Bit 31)                                        */
#define ADC2_CALR1_SAT15_Msk              (0x80000000UL)            /*!< SAT15 (Bitfield-Mask: 0x01)                           */
#define ADC2_CALR1_CAL15_Pos              (28UL)                    /*!< CAL15 (Bit 28)                                        */
#define ADC2_CALR1_CAL15_Msk              (0x30000000UL)            /*!< CAL15 (Bitfield-Mask: 0x03)                           */
#define ADC2_CALR1_SAT14_Pos              (27UL)                    /*!< SAT14 (Bit 27)                                        */
#define ADC2_CALR1_SAT14_Msk              (0x8000000UL)             /*!< SAT14 (Bitfield-Mask: 0x01)                           */
#define ADC2_CALR1_CAL14_Pos              (24UL)                    /*!< CAL14 (Bit 24)                                        */
#define ADC2_CALR1_CAL14_Msk              (0x3000000UL)             /*!< CAL14 (Bitfield-Mask: 0x03)                           */
#define ADC2_CALR1_SAT13_Pos              (23UL)                    /*!< SAT13 (Bit 23)                                        */
#define ADC2_CALR1_SAT13_Msk              (0x800000UL)              /*!< SAT13 (Bitfield-Mask: 0x01)                           */
#define ADC2_CALR1_CAL13_Pos              (20UL)                    /*!< CAL13 (Bit 20)                                        */
#define ADC2_CALR1_CAL13_Msk              (0x300000UL)              /*!< CAL13 (Bitfield-Mask: 0x03)                           */
#define ADC2_CALR1_SAT12_Pos              (19UL)                    /*!< SAT12 (Bit 19)                                        */
#define ADC2_CALR1_SAT12_Msk              (0x80000UL)               /*!< SAT12 (Bitfield-Mask: 0x01)                           */
#define ADC2_CALR1_CAL12_Pos              (16UL)                    /*!< CAL12 (Bit 16)                                        */
#define ADC2_CALR1_CAL12_Msk              (0x30000UL)               /*!< CAL12 (Bitfield-Mask: 0x03)                           */
#define ADC2_CALR1_SAT11_Pos              (15UL)                    /*!< SAT11 (Bit 15)                                        */
#define ADC2_CALR1_SAT11_Msk              (0x8000UL)                /*!< SAT11 (Bitfield-Mask: 0x01)                           */
#define ADC2_CALR1_CAL11_Pos              (12UL)                    /*!< CAL11 (Bit 12)                                        */
#define ADC2_CALR1_CAL11_Msk              (0x3000UL)                /*!< CAL11 (Bitfield-Mask: 0x03)                           */
#define ADC2_CALR1_SAT10_Pos              (11UL)                    /*!< SAT10 (Bit 11)                                        */
#define ADC2_CALR1_SAT10_Msk              (0x800UL)                 /*!< SAT10 (Bitfield-Mask: 0x01)                           */
#define ADC2_CALR1_CAL10_Pos              (8UL)                     /*!< CAL10 (Bit 8)                                         */
#define ADC2_CALR1_CAL10_Msk              (0x300UL)                 /*!< CAL10 (Bitfield-Mask: 0x03)                           */
#define ADC2_CALR1_SAT9_Pos               (7UL)                     /*!< SAT9 (Bit 7)                                          */
#define ADC2_CALR1_SAT9_Msk               (0x80UL)                  /*!< SAT9 (Bitfield-Mask: 0x01)                            */
#define ADC2_CALR1_CAL9_Pos               (4UL)                     /*!< CAL9 (Bit 4)                                          */
#define ADC2_CALR1_CAL9_Msk               (0x30UL)                  /*!< CAL9 (Bitfield-Mask: 0x03)                            */
#define ADC2_CALR1_SAT8_Pos               (3UL)                     /*!< SAT8 (Bit 3)                                          */
#define ADC2_CALR1_SAT8_Msk               (0x8UL)                   /*!< SAT8 (Bitfield-Mask: 0x01)                            */
#define ADC2_CALR1_CAL8_Pos               (0UL)                     /*!< CAL8 (Bit 0)                                          */
#define ADC2_CALR1_CAL8_Msk               (0x3UL)                   /*!< CAL8 (Bitfield-Mask: 0x03)                            */
/* =========================================================  CALR2  ========================================================= */
#define ADC2_CALR2_SAT19_Pos              (15UL)                    /*!< SAT19 (Bit 15)                                        */
#define ADC2_CALR2_SAT19_Msk              (0x8000UL)                /*!< SAT19 (Bitfield-Mask: 0x01)                           */
#define ADC2_CALR2_CAL19_Pos              (12UL)                    /*!< CAL19 (Bit 12)                                        */
#define ADC2_CALR2_CAL19_Msk              (0x3000UL)                /*!< CAL19 (Bitfield-Mask: 0x03)                           */
#define ADC2_CALR2_SAT18_Pos              (11UL)                    /*!< SAT18 (Bit 11)                                        */
#define ADC2_CALR2_SAT18_Msk              (0x800UL)                 /*!< SAT18 (Bitfield-Mask: 0x01)                           */
#define ADC2_CALR2_CAL18_Pos              (8UL)                     /*!< CAL18 (Bit 8)                                         */
#define ADC2_CALR2_CAL18_Msk              (0x300UL)                 /*!< CAL18 (Bitfield-Mask: 0x03)                           */
#define ADC2_CALR2_SAT17_Pos              (7UL)                     /*!< SAT17 (Bit 7)                                         */
#define ADC2_CALR2_SAT17_Msk              (0x80UL)                  /*!< SAT17 (Bitfield-Mask: 0x01)                           */
#define ADC2_CALR2_CAL17_Pos              (4UL)                     /*!< CAL17 (Bit 4)                                         */
#define ADC2_CALR2_CAL17_Msk              (0x30UL)                  /*!< CAL17 (Bitfield-Mask: 0x03)                           */
#define ADC2_CALR2_SAT16_Pos              (3UL)                     /*!< SAT16 (Bit 3)                                         */
#define ADC2_CALR2_SAT16_Msk              (0x8UL)                   /*!< SAT16 (Bitfield-Mask: 0x01)                           */
#define ADC2_CALR2_CAL16_Pos              (0UL)                     /*!< CAL16 (Bit 0)                                         */
#define ADC2_CALR2_CAL16_Msk              (0x3UL)                   /*!< CAL16 (Bitfield-Mask: 0x03)                           */
/* =========================================================  SQR0  ========================================================== */
#define ADC2_SQR0_SQ5_Pos                 (24UL)                    /*!< SQ5 (Bit 24)                                          */
#define ADC2_SQR0_SQ5_Msk                 (0x1f000000UL)            /*!< SQ5 (Bitfield-Mask: 0x1f)                             */
#define ADC2_SQR0_SQ4_Pos                 (18UL)                    /*!< SQ4 (Bit 18)                                          */
#define ADC2_SQR0_SQ4_Msk                 (0x7c0000UL)              /*!< SQ4 (Bitfield-Mask: 0x1f)                             */
#define ADC2_SQR0_SQ3_Pos                 (12UL)                    /*!< SQ3 (Bit 12)                                          */
#define ADC2_SQR0_SQ3_Msk                 (0x1f000UL)               /*!< SQ3 (Bitfield-Mask: 0x1f)                             */
#define ADC2_SQR0_SQ2_Pos                 (6UL)                     /*!< SQ2 (Bit 6)                                           */
#define ADC2_SQR0_SQ2_Msk                 (0x7c0UL)                 /*!< SQ2 (Bitfield-Mask: 0x1f)                             */
#define ADC2_SQR0_SQ1_Pos                 (0UL)                     /*!< SQ1 (Bit 0)                                           */
#define ADC2_SQR0_SQ1_Msk                 (0x1fUL)                  /*!< SQ1 (Bitfield-Mask: 0x1f)                             */
/* =========================================================  SQR1  ========================================================== */
#define ADC2_SQR1_SQ10_Pos                (24UL)                    /*!< SQ10 (Bit 24)                                         */
#define ADC2_SQR1_SQ10_Msk                (0x1f000000UL)            /*!< SQ10 (Bitfield-Mask: 0x1f)                            */
#define ADC2_SQR1_SQ9_Pos                 (18UL)                    /*!< SQ9 (Bit 18)                                          */
#define ADC2_SQR1_SQ9_Msk                 (0x7c0000UL)              /*!< SQ9 (Bitfield-Mask: 0x1f)                             */
#define ADC2_SQR1_SQ8_Pos                 (12UL)                    /*!< SQ8 (Bit 12)                                          */
#define ADC2_SQR1_SQ8_Msk                 (0x1f000UL)               /*!< SQ8 (Bitfield-Mask: 0x1f)                             */
#define ADC2_SQR1_SQ7_Pos                 (6UL)                     /*!< SQ7 (Bit 6)                                           */
#define ADC2_SQR1_SQ7_Msk                 (0x7c0UL)                 /*!< SQ7 (Bitfield-Mask: 0x1f)                             */
#define ADC2_SQR1_SQ6_Pos                 (0UL)                     /*!< SQ6 (Bit 0)                                           */
#define ADC2_SQR1_SQ6_Msk                 (0x1fUL)                  /*!< SQ6 (Bitfield-Mask: 0x1f)                             */
/* =========================================================  SQR2  ========================================================== */
#define ADC2_SQR2_SQ15_Pos                (24UL)                    /*!< SQ15 (Bit 24)                                         */
#define ADC2_SQR2_SQ15_Msk                (0x1f000000UL)            /*!< SQ15 (Bitfield-Mask: 0x1f)                            */
#define ADC2_SQR2_SQ14_Pos                (18UL)                    /*!< SQ14 (Bit 18)                                         */
#define ADC2_SQR2_SQ14_Msk                (0x7c0000UL)              /*!< SQ14 (Bitfield-Mask: 0x1f)                            */
#define ADC2_SQR2_SQ13_Pos                (12UL)                    /*!< SQ13 (Bit 12)                                         */
#define ADC2_SQR2_SQ13_Msk                (0x1f000UL)               /*!< SQ13 (Bitfield-Mask: 0x1f)                            */
#define ADC2_SQR2_SQ12_Pos                (6UL)                     /*!< SQ12 (Bit 6)                                          */
#define ADC2_SQR2_SQ12_Msk                (0x7c0UL)                 /*!< SQ12 (Bitfield-Mask: 0x1f)                            */
#define ADC2_SQR2_SQ11_Pos                (0UL)                     /*!< SQ11 (Bit 0)                                          */
#define ADC2_SQR2_SQ11_Msk                (0x1fUL)                  /*!< SQ11 (Bitfield-Mask: 0x1f)                            */
/* =========================================================  SQR3  ========================================================== */
#define ADC2_SQR3_SQ16_Pos                (0UL)                     /*!< SQ16 (Bit 0)                                          */
#define ADC2_SQR3_SQ16_Msk                (0x1fUL)                  /*!< SQ16 (Bitfield-Mask: 0x1f)                            */
/* ==========================================================  LR  =========================================================== */
#define ADC2_LR_LEN_Pos                   (8UL)                     /*!< LEN (Bit 8)                                           */
#define ADC2_LR_LEN_Msk                   (0xf00UL)                 /*!< LEN (Bitfield-Mask: 0x0f)                             */
#define ADC2_LR_EXTEN_Pos                 (6UL)                     /*!< EXTEN (Bit 6)                                         */
#define ADC2_LR_EXTEN_Msk                 (0xc0UL)                  /*!< EXTEN (Bitfield-Mask: 0x03)                           */
#define ADC2_LR_EXTSEL_Pos                (0UL)                     /*!< EXTSEL (Bit 0)                                        */
#define ADC2_LR_EXTSEL_Msk                (0x1fUL)                  /*!< EXTSEL (Bitfield-Mask: 0x1f)                          */
/* ==========================================================  DR  =========================================================== */
#define ADC2_DR_RDATA_Pos                 (0UL)                     /*!< RDATA (Bit 0)                                         */
#define ADC2_DR_RDATA_Msk                 (0xffffUL)                /*!< RDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  MAXDR  ========================================================= */
#define ADC2_MAXDR_MAXDATA_Pos            (0UL)                     /*!< MAXDATA (Bit 0)                                       */
#define ADC2_MAXDR_MAXDATA_Msk            (0xffffUL)                /*!< MAXDATA (Bitfield-Mask: 0xffff)                       */
/* =========================================================  MINDR  ========================================================= */
#define ADC2_MINDR_MINDATA_Pos            (0UL)                     /*!< MINDATA (Bit 0)                                       */
#define ADC2_MINDR_MINDATA_Msk            (0xffffUL)                /*!< MINDATA (Bitfield-Mask: 0xffff)                       */
/* =========================================================  JSQR  ========================================================== */
#define ADC2_JSQR_JSQ4_Pos                (18UL)                    /*!< JSQ4 (Bit 18)                                         */
#define ADC2_JSQR_JSQ4_Msk                (0x7c0000UL)              /*!< JSQ4 (Bitfield-Mask: 0x1f)                            */
#define ADC2_JSQR_JSQ3_Pos                (12UL)                    /*!< JSQ3 (Bit 12)                                         */
#define ADC2_JSQR_JSQ3_Msk                (0x1f000UL)               /*!< JSQ3 (Bitfield-Mask: 0x1f)                            */
#define ADC2_JSQR_JSQ2_Pos                (6UL)                     /*!< JSQ2 (Bit 6)                                          */
#define ADC2_JSQR_JSQ2_Msk                (0x7c0UL)                 /*!< JSQ2 (Bitfield-Mask: 0x1f)                            */
#define ADC2_JSQR_JSQ1_Pos                (0UL)                     /*!< JSQ1 (Bit 0)                                          */
#define ADC2_JSQR_JSQ1_Msk                (0x1fUL)                  /*!< JSQ1 (Bitfield-Mask: 0x1f)                            */
/* ==========================================================  JLR  ========================================================== */
#define ADC2_JLR_JLEN_Pos                 (8UL)                     /*!< JLEN (Bit 8)                                          */
#define ADC2_JLR_JLEN_Msk                 (0x300UL)                 /*!< JLEN (Bitfield-Mask: 0x03)                            */
#define ADC2_JLR_JEXTEN_Pos               (6UL)                     /*!< JEXTEN (Bit 6)                                        */
#define ADC2_JLR_JEXTEN_Msk               (0xc0UL)                  /*!< JEXTEN (Bitfield-Mask: 0x03)                          */
#define ADC2_JLR_JEXTSEL_Pos              (0UL)                     /*!< JEXTSEL (Bit 0)                                       */
#define ADC2_JLR_JEXTSEL_Msk              (0x1fUL)                  /*!< JEXTSEL (Bitfield-Mask: 0x1f)                         */
/* ========================================================  MAXJDR  ========================================================= */
#define ADC2_MAXJDR_MAXDATA_Pos           (0UL)                     /*!< MAXDATA (Bit 0)                                       */
#define ADC2_MAXJDR_MAXDATA_Msk           (0xffffUL)                /*!< MAXDATA (Bitfield-Mask: 0xffff)                       */
/* ========================================================  MINJDR  ========================================================= */
#define ADC2_MINJDR_MINDATA_Pos           (0UL)                     /*!< MINDATA (Bit 0)                                       */
#define ADC2_MINJDR_MINDATA_Msk           (0xffffUL)                /*!< MINDATA (Bitfield-Mask: 0xffff)                       */
/* =========================================================  JDR0  ========================================================== */
#define ADC2_JDR0_JDATA_Pos               (0UL)                     /*!< JDATA (Bit 0)                                         */
#define ADC2_JDR0_JDATA_Msk               (0xffffUL)                /*!< JDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  JDR1  ========================================================== */
#define ADC2_JDR1_JDATA_Pos               (0UL)                     /*!< JDATA (Bit 0)                                         */
#define ADC2_JDR1_JDATA_Msk               (0xffffUL)                /*!< JDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  JDR2  ========================================================== */
#define ADC2_JDR2_JDATA_Pos               (0UL)                     /*!< JDATA (Bit 0)                                         */
#define ADC2_JDR2_JDATA_Msk               (0xffffUL)                /*!< JDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  JDR3  ========================================================== */
#define ADC2_JDR3_JDATA_Pos               (0UL)                     /*!< JDATA (Bit 0)                                         */
#define ADC2_JDR3_JDATA_Msk               (0xffffUL)                /*!< JDATA (Bitfield-Mask: 0xffff)                         */
/* ==========================================================  TR0  ========================================================== */
#define ADC2_TR0_HT0_Pos                  (16UL)                    /*!< HT0 (Bit 16)                                          */
#define ADC2_TR0_HT0_Msk                  (0xffff0000UL)            /*!< HT0 (Bitfield-Mask: 0xffff)                           */
#define ADC2_TR0_LT0_Pos                  (0UL)                     /*!< LT0 (Bit 0)                                           */
#define ADC2_TR0_LT0_Msk                  (0xffffUL)                /*!< LT0 (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  TR1  ========================================================== */
#define ADC2_TR1_HT1_Pos                  (16UL)                    /*!< HT1 (Bit 16)                                          */
#define ADC2_TR1_HT1_Msk                  (0xffff0000UL)            /*!< HT1 (Bitfield-Mask: 0xffff)                           */
#define ADC2_TR1_LT1_Pos                  (0UL)                     /*!< LT1 (Bit 0)                                           */
#define ADC2_TR1_LT1_Msk                  (0xffffUL)                /*!< LT1 (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  TR2  ========================================================== */
#define ADC2_TR2_HT2_Pos                  (16UL)                    /*!< HT2 (Bit 16)                                          */
#define ADC2_TR2_HT2_Msk                  (0xffff0000UL)            /*!< HT2 (Bitfield-Mask: 0xffff)                           */
#define ADC2_TR2_LT2_Pos                  (0UL)                     /*!< LT2 (Bit 0)                                           */
#define ADC2_TR2_LT2_Msk                  (0xffffUL)                /*!< LT2 (Bitfield-Mask: 0xffff)                           */
/* ========================================================  AWD0CR  ========================================================= */
#define ADC2_AWD0CR_AWDFILT_Pos           (24UL)                    /*!< AWDFILT (Bit 24)                                      */
#define ADC2_AWD0CR_AWDFILT_Msk           (0xf000000UL)             /*!< AWDFILT (Bitfield-Mask: 0x0f)                         */
#define ADC2_AWD0CR_AW0CH_Pos             (0UL)                     /*!< AW0CH (Bit 0)                                         */
#define ADC2_AWD0CR_AW0CH_Msk             (0xfffffUL)               /*!< AW0CH (Bitfield-Mask: 0xfffff)                        */
/* ========================================================  AWD1CR  ========================================================= */
#define ADC2_AWD1CR_AWDFILT_Pos           (24UL)                    /*!< AWDFILT (Bit 24)                                      */
#define ADC2_AWD1CR_AWDFILT_Msk           (0xf000000UL)             /*!< AWDFILT (Bitfield-Mask: 0x0f)                         */
#define ADC2_AWD1CR_AW1CH_Pos             (0UL)                     /*!< AW1CH (Bit 0)                                         */
#define ADC2_AWD1CR_AW1CH_Msk             (0xfffffUL)               /*!< AW1CH (Bitfield-Mask: 0xfffff)                        */
/* ========================================================  AWD2CR  ========================================================= */
#define ADC2_AWD2CR_AWDFILT_Pos           (24UL)                    /*!< AWDFILT (Bit 24)                                      */
#define ADC2_AWD2CR_AWDFILT_Msk           (0xf000000UL)             /*!< AWDFILT (Bitfield-Mask: 0x0f)                         */
#define ADC2_AWD2CR_AW2CH_Pos             (0UL)                     /*!< AW2CH (Bit 0)                                         */
#define ADC2_AWD2CR_AW2CH_Msk             (0xfffffUL)               /*!< AW2CH (Bitfield-Mask: 0xfffff)                        */
/* =========================================================  OFR0  ========================================================== */
#define ADC2_OFR0_OFFSET_Pos              (0UL)                     /*!< OFFSET (Bit 0)                                        */
#define ADC2_OFR0_OFFSET_Msk              (0xffffUL)                /*!< OFFSET (Bitfield-Mask: 0xffff)                        */
/* =========================================================  OFR1  ========================================================== */
#define ADC2_OFR1_OFFSET_Pos              (0UL)                     /*!< OFFSET (Bit 0)                                        */
#define ADC2_OFR1_OFFSET_Msk              (0xffffUL)                /*!< OFFSET (Bitfield-Mask: 0xffff)                        */
/* =========================================================  OFR2  ========================================================== */
#define ADC2_OFR2_OFFSET_Pos              (0UL)                     /*!< OFFSET (Bit 0)                                        */
#define ADC2_OFR2_OFFSET_Msk              (0xffffUL)                /*!< OFFSET (Bitfield-Mask: 0xffff)                        */
/* =========================================================  OFR3  ========================================================== */
#define ADC2_OFR3_OFFSET_Pos              (0UL)                     /*!< OFFSET (Bit 0)                                        */
#define ADC2_OFR3_OFFSET_Msk              (0xffffUL)                /*!< OFFSET (Bitfield-Mask: 0xffff)                        */
/* =========================================================  GCR0  ========================================================== */
#define ADC2_GCR0_COEFF_Pos               (0UL)                     /*!< COEFF (Bit 0)                                         */
#define ADC2_GCR0_COEFF_Msk               (0x7fffUL)                /*!< COEFF (Bitfield-Mask: 0x7fff)                         */
/* =========================================================  GCR1  ========================================================== */
#define ADC2_GCR1_COEFF_Pos               (0UL)                     /*!< COEFF (Bit 0)                                         */
#define ADC2_GCR1_COEFF_Msk               (0x7fffUL)                /*!< COEFF (Bitfield-Mask: 0x7fff)                         */
/* =========================================================  GCR2  ========================================================== */
#define ADC2_GCR2_COEFF_Pos               (0UL)                     /*!< COEFF (Bit 0)                                         */
#define ADC2_GCR2_COEFF_Msk               (0x7fffUL)                /*!< COEFF (Bitfield-Mask: 0x7fff)                         */
/* =========================================================  GCR3  ========================================================== */
#define ADC2_GCR3_COEFF_Pos               (0UL)                     /*!< COEFF (Bit 0)                                         */
#define ADC2_GCR3_COEFF_Msk               (0x7fffUL)                /*!< COEFF (Bitfield-Mask: 0x7fff)                         */
/* =========================================================  DISR  ========================================================== */
#define ADC2_DISR_DON19_Pos               (19UL)                    /*!< DON19 (Bit 19)                                        */
#define ADC2_DISR_DON19_Msk               (0x80000UL)               /*!< DON19 (Bitfield-Mask: 0x01)                           */
#define ADC2_DISR_DON18_Pos               (18UL)                    /*!< DON18 (Bit 18)                                        */
#define ADC2_DISR_DON18_Msk               (0x40000UL)               /*!< DON18 (Bitfield-Mask: 0x01)                           */
#define ADC2_DISR_DON17_Pos               (17UL)                    /*!< DON17 (Bit 17)                                        */
#define ADC2_DISR_DON17_Msk               (0x20000UL)               /*!< DON17 (Bitfield-Mask: 0x01)                           */
#define ADC2_DISR_DON16_Pos               (16UL)                    /*!< DON16 (Bit 16)                                        */
#define ADC2_DISR_DON16_Msk               (0x10000UL)               /*!< DON16 (Bitfield-Mask: 0x01)                           */
#define ADC2_DISR_DON15_Pos               (15UL)                    /*!< DON15 (Bit 15)                                        */
#define ADC2_DISR_DON15_Msk               (0x8000UL)                /*!< DON15 (Bitfield-Mask: 0x01)                           */
#define ADC2_DISR_DON14_Pos               (14UL)                    /*!< DON14 (Bit 14)                                        */
#define ADC2_DISR_DON14_Msk               (0x4000UL)                /*!< DON14 (Bitfield-Mask: 0x01)                           */
#define ADC2_DISR_DON13_Pos               (13UL)                    /*!< DON13 (Bit 13)                                        */
#define ADC2_DISR_DON13_Msk               (0x2000UL)                /*!< DON13 (Bitfield-Mask: 0x01)                           */
#define ADC2_DISR_DON12_Pos               (12UL)                    /*!< DON12 (Bit 12)                                        */
#define ADC2_DISR_DON12_Msk               (0x1000UL)                /*!< DON12 (Bitfield-Mask: 0x01)                           */
#define ADC2_DISR_DON11_Pos               (11UL)                    /*!< DON11 (Bit 11)                                        */
#define ADC2_DISR_DON11_Msk               (0x800UL)                 /*!< DON11 (Bitfield-Mask: 0x01)                           */
#define ADC2_DISR_DON10_Pos               (10UL)                    /*!< DON10 (Bit 10)                                        */
#define ADC2_DISR_DON10_Msk               (0x400UL)                 /*!< DON10 (Bitfield-Mask: 0x01)                           */
#define ADC2_DISR_DON9_Pos                (9UL)                     /*!< DON9 (Bit 9)                                          */
#define ADC2_DISR_DON9_Msk                (0x200UL)                 /*!< DON9 (Bitfield-Mask: 0x01)                            */
#define ADC2_DISR_DON8_Pos                (8UL)                     /*!< DON8 (Bit 8)                                          */
#define ADC2_DISR_DON8_Msk                (0x100UL)                 /*!< DON8 (Bitfield-Mask: 0x01)                            */
#define ADC2_DISR_DON7_Pos                (7UL)                     /*!< DON7 (Bit 7)                                          */
#define ADC2_DISR_DON7_Msk                (0x80UL)                  /*!< DON7 (Bitfield-Mask: 0x01)                            */
#define ADC2_DISR_DON6_Pos                (6UL)                     /*!< DON6 (Bit 6)                                          */
#define ADC2_DISR_DON6_Msk                (0x40UL)                  /*!< DON6 (Bitfield-Mask: 0x01)                            */
#define ADC2_DISR_DON5_Pos                (5UL)                     /*!< DON5 (Bit 5)                                          */
#define ADC2_DISR_DON5_Msk                (0x20UL)                  /*!< DON5 (Bitfield-Mask: 0x01)                            */
#define ADC2_DISR_DON4_Pos                (4UL)                     /*!< DON4 (Bit 4)                                          */
#define ADC2_DISR_DON4_Msk                (0x10UL)                  /*!< DON4 (Bitfield-Mask: 0x01)                            */
#define ADC2_DISR_DON3_Pos                (3UL)                     /*!< DON3 (Bit 3)                                          */
#define ADC2_DISR_DON3_Msk                (0x8UL)                   /*!< DON3 (Bitfield-Mask: 0x01)                            */
#define ADC2_DISR_DON2_Pos                (2UL)                     /*!< DON2 (Bit 2)                                          */
#define ADC2_DISR_DON2_Msk                (0x4UL)                   /*!< DON2 (Bitfield-Mask: 0x01)                            */
#define ADC2_DISR_DON1_Pos                (1UL)                     /*!< DON1 (Bit 1)                                          */
#define ADC2_DISR_DON1_Msk                (0x2UL)                   /*!< DON1 (Bitfield-Mask: 0x01)                            */
#define ADC2_DISR_DON0_Pos                (0UL)                     /*!< DON0 (Bit 0)                                          */
#define ADC2_DISR_DON0_Msk                (0x1UL)                   /*!< DON0 (Bitfield-Mask: 0x01)                            */
/* =========================================================  DIER  ========================================================== */
#define ADC2_DIER_DONIE19_Pos             (19UL)                    /*!< DONIE19 (Bit 19)                                      */
#define ADC2_DIER_DONIE19_Msk             (0x80000UL)               /*!< DONIE19 (Bitfield-Mask: 0x01)                         */
#define ADC2_DIER_DONIE18_Pos             (18UL)                    /*!< DONIE18 (Bit 18)                                      */
#define ADC2_DIER_DONIE18_Msk             (0x40000UL)               /*!< DONIE18 (Bitfield-Mask: 0x01)                         */
#define ADC2_DIER_DONIE17_Pos             (17UL)                    /*!< DONIE17 (Bit 17)                                      */
#define ADC2_DIER_DONIE17_Msk             (0x20000UL)               /*!< DONIE17 (Bitfield-Mask: 0x01)                         */
#define ADC2_DIER_DONIE16_Pos             (16UL)                    /*!< DONIE16 (Bit 16)                                      */
#define ADC2_DIER_DONIE16_Msk             (0x10000UL)               /*!< DONIE16 (Bitfield-Mask: 0x01)                         */
#define ADC2_DIER_DONIE15_Pos             (15UL)                    /*!< DONIE15 (Bit 15)                                      */
#define ADC2_DIER_DONIE15_Msk             (0x8000UL)                /*!< DONIE15 (Bitfield-Mask: 0x01)                         */
#define ADC2_DIER_DONIE14_Pos             (14UL)                    /*!< DONIE14 (Bit 14)                                      */
#define ADC2_DIER_DONIE14_Msk             (0x4000UL)                /*!< DONIE14 (Bitfield-Mask: 0x01)                         */
#define ADC2_DIER_DONIE13_Pos             (13UL)                    /*!< DONIE13 (Bit 13)                                      */
#define ADC2_DIER_DONIE13_Msk             (0x2000UL)                /*!< DONIE13 (Bitfield-Mask: 0x01)                         */
#define ADC2_DIER_DONIE12_Pos             (12UL)                    /*!< DONIE12 (Bit 12)                                      */
#define ADC2_DIER_DONIE12_Msk             (0x1000UL)                /*!< DONIE12 (Bitfield-Mask: 0x01)                         */
#define ADC2_DIER_DONIE11_Pos             (11UL)                    /*!< DONIE11 (Bit 11)                                      */
#define ADC2_DIER_DONIE11_Msk             (0x800UL)                 /*!< DONIE11 (Bitfield-Mask: 0x01)                         */
#define ADC2_DIER_DONIE10_Pos             (10UL)                    /*!< DONIE10 (Bit 10)                                      */
#define ADC2_DIER_DONIE10_Msk             (0x400UL)                 /*!< DONIE10 (Bitfield-Mask: 0x01)                         */
#define ADC2_DIER_DONIE9_Pos              (9UL)                     /*!< DONIE9 (Bit 9)                                        */
#define ADC2_DIER_DONIE9_Msk              (0x200UL)                 /*!< DONIE9 (Bitfield-Mask: 0x01)                          */
#define ADC2_DIER_DONIE8_Pos              (8UL)                     /*!< DONIE8 (Bit 8)                                        */
#define ADC2_DIER_DONIE8_Msk              (0x100UL)                 /*!< DONIE8 (Bitfield-Mask: 0x01)                          */
#define ADC2_DIER_DONIE7_Pos              (7UL)                     /*!< DONIE7 (Bit 7)                                        */
#define ADC2_DIER_DONIE7_Msk              (0x80UL)                  /*!< DONIE7 (Bitfield-Mask: 0x01)                          */
#define ADC2_DIER_DONIE6_Pos              (6UL)                     /*!< DONIE6 (Bit 6)                                        */
#define ADC2_DIER_DONIE6_Msk              (0x40UL)                  /*!< DONIE6 (Bitfield-Mask: 0x01)                          */
#define ADC2_DIER_DONIE5_Pos              (5UL)                     /*!< DONIE5 (Bit 5)                                        */
#define ADC2_DIER_DONIE5_Msk              (0x20UL)                  /*!< DONIE5 (Bitfield-Mask: 0x01)                          */
#define ADC2_DIER_DONIE4_Pos              (4UL)                     /*!< DONIE4 (Bit 4)                                        */
#define ADC2_DIER_DONIE4_Msk              (0x10UL)                  /*!< DONIE4 (Bitfield-Mask: 0x01)                          */
#define ADC2_DIER_DONIE3_Pos              (3UL)                     /*!< DONIE3 (Bit 3)                                        */
#define ADC2_DIER_DONIE3_Msk              (0x8UL)                   /*!< DONIE3 (Bitfield-Mask: 0x01)                          */
#define ADC2_DIER_DONIE2_Pos              (2UL)                     /*!< DONIE2 (Bit 2)                                        */
#define ADC2_DIER_DONIE2_Msk              (0x4UL)                   /*!< DONIE2 (Bitfield-Mask: 0x01)                          */
#define ADC2_DIER_DONIE1_Pos              (1UL)                     /*!< DONIE1 (Bit 1)                                        */
#define ADC2_DIER_DONIE1_Msk              (0x2UL)                   /*!< DONIE1 (Bitfield-Mask: 0x01)                          */
#define ADC2_DIER_DONIE0_Pos              (0UL)                     /*!< DONIE0 (Bit 0)                                        */
#define ADC2_DIER_DONIE0_Msk              (0x1UL)                   /*!< DONIE0 (Bitfield-Mask: 0x01)                          */
/* =========================================================  CDR0  ========================================================== */
#define ADC2_CDR0_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC2_CDR0_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR1  ========================================================== */
#define ADC2_CDR1_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC2_CDR1_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR2  ========================================================== */
#define ADC2_CDR2_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC2_CDR2_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR3  ========================================================== */
#define ADC2_CDR3_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC2_CDR3_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR4  ========================================================== */
#define ADC2_CDR4_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC2_CDR4_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR5  ========================================================== */
#define ADC2_CDR5_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC2_CDR5_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR6  ========================================================== */
#define ADC2_CDR6_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC2_CDR6_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR7  ========================================================== */
#define ADC2_CDR7_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC2_CDR7_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR8  ========================================================== */
#define ADC2_CDR8_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC2_CDR8_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR9  ========================================================== */
#define ADC2_CDR9_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC2_CDR9_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR10  ========================================================= */
#define ADC2_CDR10_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC2_CDR10_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR11  ========================================================= */
#define ADC2_CDR11_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC2_CDR11_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR12  ========================================================= */
#define ADC2_CDR12_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC2_CDR12_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR13  ========================================================= */
#define ADC2_CDR13_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC2_CDR13_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR14  ========================================================= */
#define ADC2_CDR14_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC2_CDR14_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR15  ========================================================= */
#define ADC2_CDR15_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC2_CDR15_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR16  ========================================================= */
#define ADC2_CDR16_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC2_CDR16_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR17  ========================================================= */
#define ADC2_CDR17_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC2_CDR17_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR18  ========================================================= */
#define ADC2_CDR18_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC2_CDR18_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR19  ========================================================= */
#define ADC2_CDR19_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC2_CDR19_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  HISR  ========================================================== */
#define ADC2_HISR_HLF19_Pos               (19UL)                    /*!< HLF19 (Bit 19)                                        */
#define ADC2_HISR_HLF19_Msk               (0x80000UL)               /*!< HLF19 (Bitfield-Mask: 0x01)                           */
#define ADC2_HISR_HLF18_Pos               (18UL)                    /*!< HLF18 (Bit 18)                                        */
#define ADC2_HISR_HLF18_Msk               (0x40000UL)               /*!< HLF18 (Bitfield-Mask: 0x01)                           */
#define ADC2_HISR_HLF17_Pos               (17UL)                    /*!< HLF17 (Bit 17)                                        */
#define ADC2_HISR_HLF17_Msk               (0x20000UL)               /*!< HLF17 (Bitfield-Mask: 0x01)                           */
#define ADC2_HISR_HLF16_Pos               (16UL)                    /*!< HLF16 (Bit 16)                                        */
#define ADC2_HISR_HLF16_Msk               (0x10000UL)               /*!< HLF16 (Bitfield-Mask: 0x01)                           */
#define ADC2_HISR_HLF15_Pos               (15UL)                    /*!< HLF15 (Bit 15)                                        */
#define ADC2_HISR_HLF15_Msk               (0x8000UL)                /*!< HLF15 (Bitfield-Mask: 0x01)                           */
#define ADC2_HISR_HLF14_Pos               (14UL)                    /*!< HLF14 (Bit 14)                                        */
#define ADC2_HISR_HLF14_Msk               (0x4000UL)                /*!< HLF14 (Bitfield-Mask: 0x01)                           */
#define ADC2_HISR_HLF13_Pos               (13UL)                    /*!< HLF13 (Bit 13)                                        */
#define ADC2_HISR_HLF13_Msk               (0x2000UL)                /*!< HLF13 (Bitfield-Mask: 0x01)                           */
#define ADC2_HISR_HLF12_Pos               (12UL)                    /*!< HLF12 (Bit 12)                                        */
#define ADC2_HISR_HLF12_Msk               (0x1000UL)                /*!< HLF12 (Bitfield-Mask: 0x01)                           */
#define ADC2_HISR_HLF11_Pos               (11UL)                    /*!< HLF11 (Bit 11)                                        */
#define ADC2_HISR_HLF11_Msk               (0x800UL)                 /*!< HLF11 (Bitfield-Mask: 0x01)                           */
#define ADC2_HISR_HLF10_Pos               (10UL)                    /*!< HLF10 (Bit 10)                                        */
#define ADC2_HISR_HLF10_Msk               (0x400UL)                 /*!< HLF10 (Bitfield-Mask: 0x01)                           */
#define ADC2_HISR_HLF9_Pos                (9UL)                     /*!< HLF9 (Bit 9)                                          */
#define ADC2_HISR_HLF9_Msk                (0x200UL)                 /*!< HLF9 (Bitfield-Mask: 0x01)                            */
#define ADC2_HISR_HLF8_Pos                (8UL)                     /*!< HLF8 (Bit 8)                                          */
#define ADC2_HISR_HLF8_Msk                (0x100UL)                 /*!< HLF8 (Bitfield-Mask: 0x01)                            */
#define ADC2_HISR_HLF7_Pos                (7UL)                     /*!< HLF7 (Bit 7)                                          */
#define ADC2_HISR_HLF7_Msk                (0x80UL)                  /*!< HLF7 (Bitfield-Mask: 0x01)                            */
#define ADC2_HISR_HLF6_Pos                (6UL)                     /*!< HLF6 (Bit 6)                                          */
#define ADC2_HISR_HLF6_Msk                (0x40UL)                  /*!< HLF6 (Bitfield-Mask: 0x01)                            */
#define ADC2_HISR_HLF5_Pos                (5UL)                     /*!< HLF5 (Bit 5)                                          */
#define ADC2_HISR_HLF5_Msk                (0x20UL)                  /*!< HLF5 (Bitfield-Mask: 0x01)                            */
#define ADC2_HISR_HLF4_Pos                (4UL)                     /*!< HLF4 (Bit 4)                                          */
#define ADC2_HISR_HLF4_Msk                (0x10UL)                  /*!< HLF4 (Bitfield-Mask: 0x01)                            */
#define ADC2_HISR_HLF3_Pos                (3UL)                     /*!< HLF3 (Bit 3)                                          */
#define ADC2_HISR_HLF3_Msk                (0x8UL)                   /*!< HLF3 (Bitfield-Mask: 0x01)                            */
#define ADC2_HISR_HLF2_Pos                (2UL)                     /*!< HLF2 (Bit 2)                                          */
#define ADC2_HISR_HLF2_Msk                (0x4UL)                   /*!< HLF2 (Bitfield-Mask: 0x01)                            */
#define ADC2_HISR_HLF1_Pos                (1UL)                     /*!< HLF1 (Bit 1)                                          */
#define ADC2_HISR_HLF1_Msk                (0x2UL)                   /*!< HLF1 (Bitfield-Mask: 0x01)                            */
#define ADC2_HISR_HLF0_Pos                (0UL)                     /*!< HLF0 (Bit 0)                                          */
#define ADC2_HISR_HLF0_Msk                (0x1UL)                   /*!< HLF0 (Bitfield-Mask: 0x01)                            */
/* =========================================================  HIER  ========================================================== */
#define ADC2_HIER_HLFIE19_Pos             (19UL)                    /*!< HLFIE19 (Bit 19)                                      */
#define ADC2_HIER_HLFIE19_Msk             (0x80000UL)               /*!< HLFIE19 (Bitfield-Mask: 0x01)                         */
#define ADC2_HIER_HLFIE18_Pos             (18UL)                    /*!< HLFIE18 (Bit 18)                                      */
#define ADC2_HIER_HLFIE18_Msk             (0x40000UL)               /*!< HLFIE18 (Bitfield-Mask: 0x01)                         */
#define ADC2_HIER_HLFIE17_Pos             (17UL)                    /*!< HLFIE17 (Bit 17)                                      */
#define ADC2_HIER_HLFIE17_Msk             (0x20000UL)               /*!< HLFIE17 (Bitfield-Mask: 0x01)                         */
#define ADC2_HIER_HLFIE16_Pos             (16UL)                    /*!< HLFIE16 (Bit 16)                                      */
#define ADC2_HIER_HLFIE16_Msk             (0x10000UL)               /*!< HLFIE16 (Bitfield-Mask: 0x01)                         */
#define ADC2_HIER_HLFIE15_Pos             (15UL)                    /*!< HLFIE15 (Bit 15)                                      */
#define ADC2_HIER_HLFIE15_Msk             (0x8000UL)                /*!< HLFIE15 (Bitfield-Mask: 0x01)                         */
#define ADC2_HIER_HLFIE14_Pos             (14UL)                    /*!< HLFIE14 (Bit 14)                                      */
#define ADC2_HIER_HLFIE14_Msk             (0x4000UL)                /*!< HLFIE14 (Bitfield-Mask: 0x01)                         */
#define ADC2_HIER_HLFIE13_Pos             (13UL)                    /*!< HLFIE13 (Bit 13)                                      */
#define ADC2_HIER_HLFIE13_Msk             (0x2000UL)                /*!< HLFIE13 (Bitfield-Mask: 0x01)                         */
#define ADC2_HIER_HLFIE12_Pos             (12UL)                    /*!< HLFIE12 (Bit 12)                                      */
#define ADC2_HIER_HLFIE12_Msk             (0x1000UL)                /*!< HLFIE12 (Bitfield-Mask: 0x01)                         */
#define ADC2_HIER_HLFIE11_Pos             (11UL)                    /*!< HLFIE11 (Bit 11)                                      */
#define ADC2_HIER_HLFIE11_Msk             (0x800UL)                 /*!< HLFIE11 (Bitfield-Mask: 0x01)                         */
#define ADC2_HIER_HLFIE10_Pos             (10UL)                    /*!< HLFIE10 (Bit 10)                                      */
#define ADC2_HIER_HLFIE10_Msk             (0x400UL)                 /*!< HLFIE10 (Bitfield-Mask: 0x01)                         */
#define ADC2_HIER_HLFIE9_Pos              (9UL)                     /*!< HLFIE9 (Bit 9)                                        */
#define ADC2_HIER_HLFIE9_Msk              (0x200UL)                 /*!< HLFIE9 (Bitfield-Mask: 0x01)                          */
#define ADC2_HIER_HLFIE8_Pos              (8UL)                     /*!< HLFIE8 (Bit 8)                                        */
#define ADC2_HIER_HLFIE8_Msk              (0x100UL)                 /*!< HLFIE8 (Bitfield-Mask: 0x01)                          */
#define ADC2_HIER_HLFIE7_Pos              (7UL)                     /*!< HLFIE7 (Bit 7)                                        */
#define ADC2_HIER_HLFIE7_Msk              (0x80UL)                  /*!< HLFIE7 (Bitfield-Mask: 0x01)                          */
#define ADC2_HIER_HLFIE6_Pos              (6UL)                     /*!< HLFIE6 (Bit 6)                                        */
#define ADC2_HIER_HLFIE6_Msk              (0x40UL)                  /*!< HLFIE6 (Bitfield-Mask: 0x01)                          */
#define ADC2_HIER_HLFIE5_Pos              (5UL)                     /*!< HLFIE5 (Bit 5)                                        */
#define ADC2_HIER_HLFIE5_Msk              (0x20UL)                  /*!< HLFIE5 (Bitfield-Mask: 0x01)                          */
#define ADC2_HIER_HLFIE4_Pos              (4UL)                     /*!< HLFIE4 (Bit 4)                                        */
#define ADC2_HIER_HLFIE4_Msk              (0x10UL)                  /*!< HLFIE4 (Bitfield-Mask: 0x01)                          */
#define ADC2_HIER_HLFIE3_Pos              (3UL)                     /*!< HLFIE3 (Bit 3)                                        */
#define ADC2_HIER_HLFIE3_Msk              (0x8UL)                   /*!< HLFIE3 (Bitfield-Mask: 0x01)                          */
#define ADC2_HIER_HLFIE2_Pos              (2UL)                     /*!< HLFIE2 (Bit 2)                                        */
#define ADC2_HIER_HLFIE2_Msk              (0x4UL)                   /*!< HLFIE2 (Bitfield-Mask: 0x01)                          */
#define ADC2_HIER_HLFIE1_Pos              (1UL)                     /*!< HLFIE1 (Bit 1)                                        */
#define ADC2_HIER_HLFIE1_Msk              (0x2UL)                   /*!< HLFIE1 (Bitfield-Mask: 0x01)                          */
#define ADC2_HIER_HLFIE0_Pos              (0UL)                     /*!< HLFIE0 (Bit 0)                                        */
#define ADC2_HIER_HLFIE0_Msk              (0x1UL)                   /*!< HLFIE0 (Bitfield-Mask: 0x01)                          */
/* =========================================================  FISR  ========================================================== */
#define ADC2_FISR_FUL19_Pos               (19UL)                    /*!< FUL19 (Bit 19)                                        */
#define ADC2_FISR_FUL19_Msk               (0x80000UL)               /*!< FUL19 (Bitfield-Mask: 0x01)                           */
#define ADC2_FISR_FUL18_Pos               (18UL)                    /*!< FUL18 (Bit 18)                                        */
#define ADC2_FISR_FUL18_Msk               (0x40000UL)               /*!< FUL18 (Bitfield-Mask: 0x01)                           */
#define ADC2_FISR_FUL17_Pos               (17UL)                    /*!< FUL17 (Bit 17)                                        */
#define ADC2_FISR_FUL17_Msk               (0x20000UL)               /*!< FUL17 (Bitfield-Mask: 0x01)                           */
#define ADC2_FISR_FUL16_Pos               (16UL)                    /*!< FUL16 (Bit 16)                                        */
#define ADC2_FISR_FUL16_Msk               (0x10000UL)               /*!< FUL16 (Bitfield-Mask: 0x01)                           */
#define ADC2_FISR_FUL15_Pos               (15UL)                    /*!< FUL15 (Bit 15)                                        */
#define ADC2_FISR_FUL15_Msk               (0x8000UL)                /*!< FUL15 (Bitfield-Mask: 0x01)                           */
#define ADC2_FISR_FUL14_Pos               (14UL)                    /*!< FUL14 (Bit 14)                                        */
#define ADC2_FISR_FUL14_Msk               (0x4000UL)                /*!< FUL14 (Bitfield-Mask: 0x01)                           */
#define ADC2_FISR_FUL13_Pos               (13UL)                    /*!< FUL13 (Bit 13)                                        */
#define ADC2_FISR_FUL13_Msk               (0x2000UL)                /*!< FUL13 (Bitfield-Mask: 0x01)                           */
#define ADC2_FISR_FUL12_Pos               (12UL)                    /*!< FUL12 (Bit 12)                                        */
#define ADC2_FISR_FUL12_Msk               (0x1000UL)                /*!< FUL12 (Bitfield-Mask: 0x01)                           */
#define ADC2_FISR_FUL11_Pos               (11UL)                    /*!< FUL11 (Bit 11)                                        */
#define ADC2_FISR_FUL11_Msk               (0x800UL)                 /*!< FUL11 (Bitfield-Mask: 0x01)                           */
#define ADC2_FISR_FUL10_Pos               (10UL)                    /*!< FUL10 (Bit 10)                                        */
#define ADC2_FISR_FUL10_Msk               (0x400UL)                 /*!< FUL10 (Bitfield-Mask: 0x01)                           */
#define ADC2_FISR_FUL9_Pos                (9UL)                     /*!< FUL9 (Bit 9)                                          */
#define ADC2_FISR_FUL9_Msk                (0x200UL)                 /*!< FUL9 (Bitfield-Mask: 0x01)                            */
#define ADC2_FISR_FUL8_Pos                (8UL)                     /*!< FUL8 (Bit 8)                                          */
#define ADC2_FISR_FUL8_Msk                (0x100UL)                 /*!< FUL8 (Bitfield-Mask: 0x01)                            */
#define ADC2_FISR_FUL7_Pos                (7UL)                     /*!< FUL7 (Bit 7)                                          */
#define ADC2_FISR_FUL7_Msk                (0x80UL)                  /*!< FUL7 (Bitfield-Mask: 0x01)                            */
#define ADC2_FISR_FUL6_Pos                (6UL)                     /*!< FUL6 (Bit 6)                                          */
#define ADC2_FISR_FUL6_Msk                (0x40UL)                  /*!< FUL6 (Bitfield-Mask: 0x01)                            */
#define ADC2_FISR_FUL5_Pos                (5UL)                     /*!< FUL5 (Bit 5)                                          */
#define ADC2_FISR_FUL5_Msk                (0x20UL)                  /*!< FUL5 (Bitfield-Mask: 0x01)                            */
#define ADC2_FISR_FUL4_Pos                (4UL)                     /*!< FUL4 (Bit 4)                                          */
#define ADC2_FISR_FUL4_Msk                (0x10UL)                  /*!< FUL4 (Bitfield-Mask: 0x01)                            */
#define ADC2_FISR_FUL3_Pos                (3UL)                     /*!< FUL3 (Bit 3)                                          */
#define ADC2_FISR_FUL3_Msk                (0x8UL)                   /*!< FUL3 (Bitfield-Mask: 0x01)                            */
#define ADC2_FISR_FUL2_Pos                (2UL)                     /*!< FUL2 (Bit 2)                                          */
#define ADC2_FISR_FUL2_Msk                (0x4UL)                   /*!< FUL2 (Bitfield-Mask: 0x01)                            */
#define ADC2_FISR_FUL1_Pos                (1UL)                     /*!< FUL1 (Bit 1)                                          */
#define ADC2_FISR_FUL1_Msk                (0x2UL)                   /*!< FUL1 (Bitfield-Mask: 0x01)                            */
#define ADC2_FISR_FUL0_Pos                (0UL)                     /*!< FUL0 (Bit 0)                                          */
#define ADC2_FISR_FUL0_Msk                (0x1UL)                   /*!< FUL0 (Bitfield-Mask: 0x01)                            */
/* =========================================================  FIER  ========================================================== */
#define ADC2_FIER_FULIE19_Pos             (19UL)                    /*!< FULIE19 (Bit 19)                                      */
#define ADC2_FIER_FULIE19_Msk             (0x80000UL)               /*!< FULIE19 (Bitfield-Mask: 0x01)                         */
#define ADC2_FIER_FULIE18_Pos             (18UL)                    /*!< FULIE18 (Bit 18)                                      */
#define ADC2_FIER_FULIE18_Msk             (0x40000UL)               /*!< FULIE18 (Bitfield-Mask: 0x01)                         */
#define ADC2_FIER_FULIE17_Pos             (17UL)                    /*!< FULIE17 (Bit 17)                                      */
#define ADC2_FIER_FULIE17_Msk             (0x20000UL)               /*!< FULIE17 (Bitfield-Mask: 0x01)                         */
#define ADC2_FIER_FULIE16_Pos             (16UL)                    /*!< FULIE16 (Bit 16)                                      */
#define ADC2_FIER_FULIE16_Msk             (0x10000UL)               /*!< FULIE16 (Bitfield-Mask: 0x01)                         */
#define ADC2_FIER_FULIE15_Pos             (15UL)                    /*!< FULIE15 (Bit 15)                                      */
#define ADC2_FIER_FULIE15_Msk             (0x8000UL)                /*!< FULIE15 (Bitfield-Mask: 0x01)                         */
#define ADC2_FIER_FULIE14_Pos             (14UL)                    /*!< FULIE14 (Bit 14)                                      */
#define ADC2_FIER_FULIE14_Msk             (0x4000UL)                /*!< FULIE14 (Bitfield-Mask: 0x01)                         */
#define ADC2_FIER_FULIE13_Pos             (13UL)                    /*!< FULIE13 (Bit 13)                                      */
#define ADC2_FIER_FULIE13_Msk             (0x2000UL)                /*!< FULIE13 (Bitfield-Mask: 0x01)                         */
#define ADC2_FIER_FULIE12_Pos             (12UL)                    /*!< FULIE12 (Bit 12)                                      */
#define ADC2_FIER_FULIE12_Msk             (0x1000UL)                /*!< FULIE12 (Bitfield-Mask: 0x01)                         */
#define ADC2_FIER_FULIE11_Pos             (11UL)                    /*!< FULIE11 (Bit 11)                                      */
#define ADC2_FIER_FULIE11_Msk             (0x800UL)                 /*!< FULIE11 (Bitfield-Mask: 0x01)                         */
#define ADC2_FIER_FULIE10_Pos             (10UL)                    /*!< FULIE10 (Bit 10)                                      */
#define ADC2_FIER_FULIE10_Msk             (0x400UL)                 /*!< FULIE10 (Bitfield-Mask: 0x01)                         */
#define ADC2_FIER_FULIE9_Pos              (9UL)                     /*!< FULIE9 (Bit 9)                                        */
#define ADC2_FIER_FULIE9_Msk              (0x200UL)                 /*!< FULIE9 (Bitfield-Mask: 0x01)                          */
#define ADC2_FIER_FULIE8_Pos              (8UL)                     /*!< FULIE8 (Bit 8)                                        */
#define ADC2_FIER_FULIE8_Msk              (0x100UL)                 /*!< FULIE8 (Bitfield-Mask: 0x01)                          */
#define ADC2_FIER_FULIE7_Pos              (7UL)                     /*!< FULIE7 (Bit 7)                                        */
#define ADC2_FIER_FULIE7_Msk              (0x80UL)                  /*!< FULIE7 (Bitfield-Mask: 0x01)                          */
#define ADC2_FIER_FULIE6_Pos              (6UL)                     /*!< FULIE6 (Bit 6)                                        */
#define ADC2_FIER_FULIE6_Msk              (0x40UL)                  /*!< FULIE6 (Bitfield-Mask: 0x01)                          */
#define ADC2_FIER_FULIE5_Pos              (5UL)                     /*!< FULIE5 (Bit 5)                                        */
#define ADC2_FIER_FULIE5_Msk              (0x20UL)                  /*!< FULIE5 (Bitfield-Mask: 0x01)                          */
#define ADC2_FIER_FULIE4_Pos              (4UL)                     /*!< FULIE4 (Bit 4)                                        */
#define ADC2_FIER_FULIE4_Msk              (0x10UL)                  /*!< FULIE4 (Bitfield-Mask: 0x01)                          */
#define ADC2_FIER_FULIE3_Pos              (3UL)                     /*!< FULIE3 (Bit 3)                                        */
#define ADC2_FIER_FULIE3_Msk              (0x8UL)                   /*!< FULIE3 (Bitfield-Mask: 0x01)                          */
#define ADC2_FIER_FULIE2_Pos              (2UL)                     /*!< FULIE2 (Bit 2)                                        */
#define ADC2_FIER_FULIE2_Msk              (0x4UL)                   /*!< FULIE2 (Bitfield-Mask: 0x01)                          */
#define ADC2_FIER_FULIE1_Pos              (1UL)                     /*!< FULIE1 (Bit 1)                                        */
#define ADC2_FIER_FULIE1_Msk              (0x2UL)                   /*!< FULIE1 (Bitfield-Mask: 0x01)                          */
#define ADC2_FIER_FULIE0_Pos              (0UL)                     /*!< FULIE0 (Bit 0)                                        */
#define ADC2_FIER_FULIE0_Msk              (0x1UL)                   /*!< FULIE0 (Bitfield-Mask: 0x01)                          */
/* =========================================================  TCR0  ========================================================== */
#define ADC2_TCR0_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC2_TCR0_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR0_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC2_TCR0_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC2_TCR0_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC2_TCR0_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR0_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC2_TCR0_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR0  ========================================================== */
#define ADC2_TAR0_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC2_TAR0_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR0  ========================================================== */
#define ADC2_TLR0_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC2_TLR0_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR1  ========================================================== */
#define ADC2_TCR1_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC2_TCR1_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR1_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC2_TCR1_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC2_TCR1_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC2_TCR1_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR1_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC2_TCR1_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR1  ========================================================== */
#define ADC2_TAR1_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC2_TAR1_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR1  ========================================================== */
#define ADC2_TLR1_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC2_TLR1_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR2  ========================================================== */
#define ADC2_TCR2_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC2_TCR2_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR2_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC2_TCR2_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC2_TCR2_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC2_TCR2_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR2_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC2_TCR2_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR2  ========================================================== */
#define ADC2_TAR2_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC2_TAR2_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR2  ========================================================== */
#define ADC2_TLR2_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC2_TLR2_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR3  ========================================================== */
#define ADC2_TCR3_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC2_TCR3_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR3_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC2_TCR3_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC2_TCR3_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC2_TCR3_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR3_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC2_TCR3_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR3  ========================================================== */
#define ADC2_TAR3_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC2_TAR3_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR3  ========================================================== */
#define ADC2_TLR3_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC2_TLR3_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR4  ========================================================== */
#define ADC2_TCR4_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC2_TCR4_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR4_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC2_TCR4_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC2_TCR4_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC2_TCR4_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR4_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC2_TCR4_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR4  ========================================================== */
#define ADC2_TAR4_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC2_TAR4_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR4  ========================================================== */
#define ADC2_TLR4_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC2_TLR4_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR5  ========================================================== */
#define ADC2_TCR5_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC2_TCR5_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR5_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC2_TCR5_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC2_TCR5_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC2_TCR5_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR5_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC2_TCR5_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR5  ========================================================== */
#define ADC2_TAR5_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC2_TAR5_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR5  ========================================================== */
#define ADC2_TLR5_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC2_TLR5_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR6  ========================================================== */
#define ADC2_TCR6_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC2_TCR6_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR6_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC2_TCR6_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC2_TCR6_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC2_TCR6_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR6_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC2_TCR6_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR6  ========================================================== */
#define ADC2_TAR6_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC2_TAR6_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR6  ========================================================== */
#define ADC2_TLR6_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC2_TLR6_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR7  ========================================================== */
#define ADC2_TCR7_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC2_TCR7_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR7_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC2_TCR7_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC2_TCR7_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC2_TCR7_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR7_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC2_TCR7_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR7  ========================================================== */
#define ADC2_TAR7_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC2_TAR7_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR7  ========================================================== */
#define ADC2_TLR7_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC2_TLR7_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR8  ========================================================== */
#define ADC2_TCR8_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC2_TCR8_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR8_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC2_TCR8_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC2_TCR8_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC2_TCR8_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR8_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC2_TCR8_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR8  ========================================================== */
#define ADC2_TAR8_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC2_TAR8_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR8  ========================================================== */
#define ADC2_TLR8_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC2_TLR8_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR9  ========================================================== */
#define ADC2_TCR9_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC2_TCR9_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR9_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC2_TCR9_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC2_TCR9_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC2_TCR9_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR9_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC2_TCR9_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR9  ========================================================== */
#define ADC2_TAR9_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC2_TAR9_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR9  ========================================================== */
#define ADC2_TLR9_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC2_TLR9_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR10  ========================================================= */
#define ADC2_TCR10_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC2_TCR10_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR10_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC2_TCR10_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC2_TCR10_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC2_TCR10_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR10_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC2_TCR10_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR10  ========================================================= */
#define ADC2_TAR10_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC2_TAR10_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR10  ========================================================= */
#define ADC2_TLR10_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC2_TLR10_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR11  ========================================================= */
#define ADC2_TCR11_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC2_TCR11_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR11_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC2_TCR11_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC2_TCR11_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC2_TCR11_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR11_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC2_TCR11_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR11  ========================================================= */
#define ADC2_TAR11_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC2_TAR11_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR11  ========================================================= */
#define ADC2_TLR11_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC2_TLR11_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR12  ========================================================= */
#define ADC2_TCR12_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC2_TCR12_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR12_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC2_TCR12_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC2_TCR12_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC2_TCR12_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR12_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC2_TCR12_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR12  ========================================================= */
#define ADC2_TAR12_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC2_TAR12_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR12  ========================================================= */
#define ADC2_TLR12_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC2_TLR12_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR13  ========================================================= */
#define ADC2_TCR13_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC2_TCR13_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR13_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC2_TCR13_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC2_TCR13_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC2_TCR13_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR13_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC2_TCR13_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR13  ========================================================= */
#define ADC2_TAR13_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC2_TAR13_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR13  ========================================================= */
#define ADC2_TLR13_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC2_TLR13_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR14  ========================================================= */
#define ADC2_TCR14_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC2_TCR14_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR14_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC2_TCR14_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC2_TCR14_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC2_TCR14_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR14_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC2_TCR14_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR14  ========================================================= */
#define ADC2_TAR14_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC2_TAR14_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR14  ========================================================= */
#define ADC2_TLR14_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC2_TLR14_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR15  ========================================================= */
#define ADC2_TCR15_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC2_TCR15_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR15_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC2_TCR15_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC2_TCR15_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC2_TCR15_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR15_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC2_TCR15_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR15  ========================================================= */
#define ADC2_TAR15_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC2_TAR15_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR15  ========================================================= */
#define ADC2_TLR15_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC2_TLR15_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR16  ========================================================= */
#define ADC2_TCR16_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC2_TCR16_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR16_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC2_TCR16_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC2_TCR16_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC2_TCR16_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR16_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC2_TCR16_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR16  ========================================================= */
#define ADC2_TAR16_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC2_TAR16_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR16  ========================================================= */
#define ADC2_TLR16_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC2_TLR16_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR17  ========================================================= */
#define ADC2_TCR17_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC2_TCR17_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR17_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC2_TCR17_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC2_TCR17_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC2_TCR17_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR17_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC2_TCR17_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR17  ========================================================= */
#define ADC2_TAR17_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC2_TAR17_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR17  ========================================================= */
#define ADC2_TLR17_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC2_TLR17_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR18  ========================================================= */
#define ADC2_TCR18_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC2_TCR18_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR18_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC2_TCR18_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC2_TCR18_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC2_TCR18_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR18_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC2_TCR18_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR18  ========================================================= */
#define ADC2_TAR18_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC2_TAR18_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR18  ========================================================= */
#define ADC2_TLR18_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC2_TLR18_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR19  ========================================================= */
#define ADC2_TCR19_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC2_TCR19_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR19_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC2_TCR19_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC2_TCR19_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC2_TCR19_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC2_TCR19_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC2_TCR19_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR19  ========================================================= */
#define ADC2_TAR19_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC2_TAR19_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR19  ========================================================= */
#define ADC2_TLR19_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC2_TLR19_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  CCR  ========================================================== */
#define ADC2_CCR_DELAY_Pos                (8UL)                     /*!< DELAY (Bit 8)                                         */
#define ADC2_CCR_DELAY_Msk                (0x3ff00UL)               /*!< DELAY (Bitfield-Mask: 0x3ff)                          */
#define ADC2_CCR_DUAL_Pos                 (0UL)                     /*!< DUAL (Bit 0)                                          */
#define ADC2_CCR_DUAL_Msk                 (0xfUL)                   /*!< DUAL (Bitfield-Mask: 0x0f)                            */
/* ==========================================================  CSR  ========================================================== */
#define ADC2_CSR_EOSMP_SLV_Pos            (25UL)                    /*!< EOSMP_SLV (Bit 25)                                    */
#define ADC2_CSR_EOSMP_SLV_Msk            (0x2000000UL)             /*!< EOSMP_SLV (Bitfield-Mask: 0x01)                       */
#define ADC2_CSR_ADRDY_SLV_Pos            (24UL)                    /*!< ADRDY_SLV (Bit 24)                                    */
#define ADC2_CSR_ADRDY_SLV_Msk            (0x1000000UL)             /*!< ADRDY_SLV (Bitfield-Mask: 0x01)                       */
#define ADC2_CSR_AWD2_SLV_Pos             (23UL)                    /*!< AWD2_SLV (Bit 23)                                     */
#define ADC2_CSR_AWD2_SLV_Msk             (0x800000UL)              /*!< AWD2_SLV (Bitfield-Mask: 0x01)                        */
#define ADC2_CSR_AWD1_SLV_Pos             (22UL)                    /*!< AWD1_SLV (Bit 22)                                     */
#define ADC2_CSR_AWD1_SLV_Msk             (0x400000UL)              /*!< AWD1_SLV (Bitfield-Mask: 0x01)                        */
#define ADC2_CSR_AWD0_SLV_Pos             (21UL)                    /*!< AWD0_SLV (Bit 21)                                     */
#define ADC2_CSR_AWD0_SLV_Msk             (0x200000UL)              /*!< AWD0_SLV (Bitfield-Mask: 0x01)                        */
#define ADC2_CSR_OVR_SLV_Pos              (20UL)                    /*!< OVR_SLV (Bit 20)                                      */
#define ADC2_CSR_OVR_SLV_Msk              (0x100000UL)              /*!< OVR_SLV (Bitfield-Mask: 0x01)                         */
#define ADC2_CSR_JEOS_SLV_Pos             (19UL)                    /*!< JEOS_SLV (Bit 19)                                     */
#define ADC2_CSR_JEOS_SLV_Msk             (0x80000UL)               /*!< JEOS_SLV (Bitfield-Mask: 0x01)                        */
#define ADC2_CSR_JEOC_SLV_Pos             (18UL)                    /*!< JEOC_SLV (Bit 18)                                     */
#define ADC2_CSR_JEOC_SLV_Msk             (0x40000UL)               /*!< JEOC_SLV (Bitfield-Mask: 0x01)                        */
#define ADC2_CSR_EOS_SLV_Pos              (17UL)                    /*!< EOS_SLV (Bit 17)                                      */
#define ADC2_CSR_EOS_SLV_Msk              (0x20000UL)               /*!< EOS_SLV (Bitfield-Mask: 0x01)                         */
#define ADC2_CSR_EOC_SLV_Pos              (16UL)                    /*!< EOC_SLV (Bit 16)                                      */
#define ADC2_CSR_EOC_SLV_Msk              (0x10000UL)               /*!< EOC_SLV (Bitfield-Mask: 0x01)                         */
#define ADC2_CSR_EOSMP_MST_Pos            (9UL)                     /*!< EOSMP_MST (Bit 9)                                     */
#define ADC2_CSR_EOSMP_MST_Msk            (0x200UL)                 /*!< EOSMP_MST (Bitfield-Mask: 0x01)                       */
#define ADC2_CSR_ADRDY_MST_Pos            (8UL)                     /*!< ADRDY_MST (Bit 8)                                     */
#define ADC2_CSR_ADRDY_MST_Msk            (0x100UL)                 /*!< ADRDY_MST (Bitfield-Mask: 0x01)                       */
#define ADC2_CSR_AWD2_MST_Pos             (7UL)                     /*!< AWD2_MST (Bit 7)                                      */
#define ADC2_CSR_AWD2_MST_Msk             (0x80UL)                  /*!< AWD2_MST (Bitfield-Mask: 0x01)                        */
#define ADC2_CSR_AWD1_MST_Pos             (6UL)                     /*!< AWD1_MST (Bit 6)                                      */
#define ADC2_CSR_AWD1_MST_Msk             (0x40UL)                  /*!< AWD1_MST (Bitfield-Mask: 0x01)                        */
#define ADC2_CSR_AWD0_MST_Pos             (5UL)                     /*!< AWD0_MST (Bit 5)                                      */
#define ADC2_CSR_AWD0_MST_Msk             (0x20UL)                  /*!< AWD0_MST (Bitfield-Mask: 0x01)                        */
#define ADC2_CSR_OVR_MST_Pos              (4UL)                     /*!< OVR_MST (Bit 4)                                       */
#define ADC2_CSR_OVR_MST_Msk              (0x10UL)                  /*!< OVR_MST (Bitfield-Mask: 0x01)                         */
#define ADC2_CSR_JEOS_MST_Pos             (3UL)                     /*!< JEOS_MST (Bit 3)                                      */
#define ADC2_CSR_JEOS_MST_Msk             (0x8UL)                   /*!< JEOS_MST (Bitfield-Mask: 0x01)                        */
#define ADC2_CSR_JEOC_MST_Pos             (2UL)                     /*!< JEOC_MST (Bit 2)                                      */
#define ADC2_CSR_JEOC_MST_Msk             (0x4UL)                   /*!< JEOC_MST (Bitfield-Mask: 0x01)                        */
#define ADC2_CSR_EOS_MST_Pos              (1UL)                     /*!< EOS_MST (Bit 1)                                       */
#define ADC2_CSR_EOS_MST_Msk              (0x2UL)                   /*!< EOS_MST (Bitfield-Mask: 0x01)                         */
#define ADC2_CSR_EOC_MST_Pos              (0UL)                     /*!< EOC_MST (Bit 0)                                       */
#define ADC2_CSR_EOC_MST_Msk              (0x1UL)                   /*!< EOC_MST (Bitfield-Mask: 0x01)                         */
/* ==========================================================  CDR  ========================================================== */
#define ADC2_CDR_RDATA_SLV_Pos            (16UL)                    /*!< RDATA_SLV (Bit 16)                                    */
#define ADC2_CDR_RDATA_SLV_Msk            (0xffff0000UL)            /*!< RDATA_SLV (Bitfield-Mask: 0xffff)                     */
#define ADC2_CDR_RDATA_MST_Pos            (0UL)                     /*!< RDATA_MST (Bit 0)                                     */
#define ADC2_CDR_RDATA_MST_Msk            (0xffffUL)                /*!< RDATA_MST (Bitfield-Mask: 0xffff)                     */


/* =========================================================================================================================== */
/* ================                                           ADC3                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define ADC3_CR_ADCALDIF_Pos              (7UL)                     /*!< ADCALDIF (Bit 7)                                      */
#define ADC3_CR_ADCALDIF_Msk              (0x80UL)                  /*!< ADCALDIF (Bitfield-Mask: 0x01)                        */
#define ADC3_CR_ADCAL_Pos                 (6UL)                     /*!< ADCAL (Bit 6)                                         */
#define ADC3_CR_ADCAL_Msk                 (0x40UL)                  /*!< ADCAL (Bitfield-Mask: 0x01)                           */
#define ADC3_CR_JADSTP_Pos                (5UL)                     /*!< JADSTP (Bit 5)                                        */
#define ADC3_CR_JADSTP_Msk                (0x20UL)                  /*!< JADSTP (Bitfield-Mask: 0x01)                          */
#define ADC3_CR_ADSTP_Pos                 (4UL)                     /*!< ADSTP (Bit 4)                                         */
#define ADC3_CR_ADSTP_Msk                 (0x10UL)                  /*!< ADSTP (Bitfield-Mask: 0x01)                           */
#define ADC3_CR_JADSTART_Pos              (3UL)                     /*!< JADSTART (Bit 3)                                      */
#define ADC3_CR_JADSTART_Msk              (0x8UL)                   /*!< JADSTART (Bitfield-Mask: 0x01)                        */
#define ADC3_CR_ADSTART_Pos               (2UL)                     /*!< ADSTART (Bit 2)                                       */
#define ADC3_CR_ADSTART_Msk               (0x4UL)                   /*!< ADSTART (Bitfield-Mask: 0x01)                         */
#define ADC3_CR_ADDIS_Pos                 (1UL)                     /*!< ADDIS (Bit 1)                                         */
#define ADC3_CR_ADDIS_Msk                 (0x2UL)                   /*!< ADDIS (Bitfield-Mask: 0x01)                           */
#define ADC3_CR_ADEN_Pos                  (0UL)                     /*!< ADEN (Bit 0)                                          */
#define ADC3_CR_ADEN_Msk                  (0x1UL)                   /*!< ADEN (Bitfield-Mask: 0x01)                            */
/* =========================================================  CFGR0  ========================================================= */
#define ADC3_CFGR0_OVSCAL_Pos             (28UL)                    /*!< OVSCAL (Bit 28)                                       */
#define ADC3_CFGR0_OVSCAL_Msk             (0x70000000UL)            /*!< OVSCAL (Bitfield-Mask: 0x07)                          */
#define ADC3_CFGR0_CONT_Pos               (23UL)                    /*!< CONT (Bit 23)                                         */
#define ADC3_CFGR0_CONT_Msk               (0x800000UL)              /*!< CONT (Bitfield-Mask: 0x01)                            */
#define ADC3_CFGR0_JAUTO_Pos              (22UL)                    /*!< JAUTO (Bit 22)                                        */
#define ADC3_CFGR0_JAUTO_Msk              (0x400000UL)              /*!< JAUTO (Bitfield-Mask: 0x01)                           */
#define ADC3_CFGR0_JDISCEN_Pos            (20UL)                    /*!< JDISCEN (Bit 20)                                      */
#define ADC3_CFGR0_JDISCEN_Msk            (0x100000UL)              /*!< JDISCEN (Bitfield-Mask: 0x01)                         */
#define ADC3_CFGR0_DISCNUM_Pos            (17UL)                    /*!< DISCNUM (Bit 17)                                      */
#define ADC3_CFGR0_DISCNUM_Msk            (0xe0000UL)               /*!< DISCNUM (Bitfield-Mask: 0x07)                         */
#define ADC3_CFGR0_DISCEN_Pos             (16UL)                    /*!< DISCEN (Bit 16)                                       */
#define ADC3_CFGR0_DISCEN_Msk             (0x10000UL)               /*!< DISCEN (Bitfield-Mask: 0x01)                          */
#define ADC3_CFGR0_OVRMOD_Pos             (15UL)                    /*!< OVRMOD (Bit 15)                                       */
#define ADC3_CFGR0_OVRMOD_Msk             (0x8000UL)                /*!< OVRMOD (Bitfield-Mask: 0x01)                          */
#define ADC3_CFGR0_SDMAEN_Pos             (14UL)                    /*!< SDMAEN (Bit 14)                                       */
#define ADC3_CFGR0_SDMAEN_Msk             (0x4000UL)                /*!< SDMAEN (Bitfield-Mask: 0x01)                          */
#define ADC3_CFGR0_TROVS_Pos              (12UL)                    /*!< TROVS (Bit 12)                                        */
#define ADC3_CFGR0_TROVS_Msk              (0x1000UL)                /*!< TROVS (Bitfield-Mask: 0x01)                           */
#define ADC3_CFGR0_OVSS_Pos               (8UL)                     /*!< OVSS (Bit 8)                                          */
#define ADC3_CFGR0_OVSS_Msk               (0xf00UL)                 /*!< OVSS (Bitfield-Mask: 0x0f)                            */
#define ADC3_CFGR0_ROVSM_Pos              (7UL)                     /*!< ROVSM (Bit 7)                                         */
#define ADC3_CFGR0_ROVSM_Msk              (0x80UL)                  /*!< ROVSM (Bitfield-Mask: 0x01)                           */
#define ADC3_CFGR0_OVSR_Pos               (4UL)                     /*!< OVSR (Bit 4)                                          */
#define ADC3_CFGR0_OVSR_Msk               (0x70UL)                  /*!< OVSR (Bitfield-Mask: 0x07)                            */
#define ADC3_CFGR0_JOVSE_Pos              (1UL)                     /*!< JOVSE (Bit 1)                                         */
#define ADC3_CFGR0_JOVSE_Msk              (0x2UL)                   /*!< JOVSE (Bitfield-Mask: 0x01)                           */
#define ADC3_CFGR0_ROVSE_Pos              (0UL)                     /*!< ROVSE (Bit 0)                                         */
#define ADC3_CFGR0_ROVSE_Msk              (0x1UL)                   /*!< ROVSE (Bitfield-Mask: 0x01)                           */
/* =========================================================  CFGR1  ========================================================= */
#define ADC3_CFGR1_JAWD2EN_Pos            (14UL)                    /*!< JAWD2EN (Bit 14)                                      */
#define ADC3_CFGR1_JAWD2EN_Msk            (0x4000UL)                /*!< JAWD2EN (Bitfield-Mask: 0x01)                         */
#define ADC3_CFGR1_JAWD1EN_Pos            (13UL)                    /*!< JAWD1EN (Bit 13)                                      */
#define ADC3_CFGR1_JAWD1EN_Msk            (0x2000UL)                /*!< JAWD1EN (Bitfield-Mask: 0x01)                         */
#define ADC3_CFGR1_JAWD0EN_Pos            (12UL)                    /*!< JAWD0EN (Bit 12)                                      */
#define ADC3_CFGR1_JAWD0EN_Msk            (0x1000UL)                /*!< JAWD0EN (Bitfield-Mask: 0x01)                         */
#define ADC3_CFGR1_AWD2EN_Pos             (10UL)                    /*!< AWD2EN (Bit 10)                                       */
#define ADC3_CFGR1_AWD2EN_Msk             (0x400UL)                 /*!< AWD2EN (Bitfield-Mask: 0x01)                          */
#define ADC3_CFGR1_AWD1EN_Pos             (9UL)                     /*!< AWD1EN (Bit 9)                                        */
#define ADC3_CFGR1_AWD1EN_Msk             (0x200UL)                 /*!< AWD1EN (Bitfield-Mask: 0x01)                          */
#define ADC3_CFGR1_AWD0EN_Pos             (8UL)                     /*!< AWD0EN (Bit 8)                                        */
#define ADC3_CFGR1_AWD0EN_Msk             (0x100UL)                 /*!< AWD0EN (Bitfield-Mask: 0x01)                          */
#define ADC3_CFGR1_ISEL_Pos               (4UL)                     /*!< ISEL (Bit 4)                                          */
#define ADC3_CFGR1_ISEL_Msk               (0x30UL)                  /*!< ISEL (Bitfield-Mask: 0x03)                            */
#define ADC3_CFGR1_CHEN_Pos               (3UL)                     /*!< CHEN (Bit 3)                                          */
#define ADC3_CFGR1_CHEN_Msk               (0x8UL)                   /*!< CHEN (Bitfield-Mask: 0x01)                            */
#define ADC3_CFGR1_REFEN_Pos              (1UL)                     /*!< REFEN (Bit 1)                                         */
#define ADC3_CFGR1_REFEN_Msk              (0x2UL)                   /*!< REFEN (Bitfield-Mask: 0x01)                           */
#define ADC3_CFGR1_BIASEN_Pos             (0UL)                     /*!< BIASEN (Bit 0)                                        */
#define ADC3_CFGR1_BIASEN_Msk             (0x1UL)                   /*!< BIASEN (Bitfield-Mask: 0x01)                          */
/* ==========================================================  ISR  ========================================================== */
#define ADC3_ISR_EOSMP_Pos                (9UL)                     /*!< EOSMP (Bit 9)                                         */
#define ADC3_ISR_EOSMP_Msk                (0x200UL)                 /*!< EOSMP (Bitfield-Mask: 0x01)                           */
#define ADC3_ISR_ADRDY_Pos                (8UL)                     /*!< ADRDY (Bit 8)                                         */
#define ADC3_ISR_ADRDY_Msk                (0x100UL)                 /*!< ADRDY (Bitfield-Mask: 0x01)                           */
#define ADC3_ISR_AWD2_Pos                 (7UL)                     /*!< AWD2 (Bit 7)                                          */
#define ADC3_ISR_AWD2_Msk                 (0x80UL)                  /*!< AWD2 (Bitfield-Mask: 0x01)                            */
#define ADC3_ISR_AWD1_Pos                 (6UL)                     /*!< AWD1 (Bit 6)                                          */
#define ADC3_ISR_AWD1_Msk                 (0x40UL)                  /*!< AWD1 (Bitfield-Mask: 0x01)                            */
#define ADC3_ISR_AWD0_Pos                 (5UL)                     /*!< AWD0 (Bit 5)                                          */
#define ADC3_ISR_AWD0_Msk                 (0x20UL)                  /*!< AWD0 (Bitfield-Mask: 0x01)                            */
#define ADC3_ISR_OVR_Pos                  (4UL)                     /*!< OVR (Bit 4)                                           */
#define ADC3_ISR_OVR_Msk                  (0x10UL)                  /*!< OVR (Bitfield-Mask: 0x01)                             */
#define ADC3_ISR_JEOS_Pos                 (3UL)                     /*!< JEOS (Bit 3)                                          */
#define ADC3_ISR_JEOS_Msk                 (0x8UL)                   /*!< JEOS (Bitfield-Mask: 0x01)                            */
#define ADC3_ISR_JEOC_Pos                 (2UL)                     /*!< JEOC (Bit 2)                                          */
#define ADC3_ISR_JEOC_Msk                 (0x4UL)                   /*!< JEOC (Bitfield-Mask: 0x01)                            */
#define ADC3_ISR_EOS_Pos                  (1UL)                     /*!< EOS (Bit 1)                                           */
#define ADC3_ISR_EOS_Msk                  (0x2UL)                   /*!< EOS (Bitfield-Mask: 0x01)                             */
#define ADC3_ISR_EOC_Pos                  (0UL)                     /*!< EOC (Bit 0)                                           */
#define ADC3_ISR_EOC_Msk                  (0x1UL)                   /*!< EOC (Bitfield-Mask: 0x01)                             */
/* ==========================================================  IER  ========================================================== */
#define ADC3_IER_EOSMPIE_Pos              (9UL)                     /*!< EOSMPIE (Bit 9)                                       */
#define ADC3_IER_EOSMPIE_Msk              (0x200UL)                 /*!< EOSMPIE (Bitfield-Mask: 0x01)                         */
#define ADC3_IER_ADRDYIE_Pos              (8UL)                     /*!< ADRDYIE (Bit 8)                                       */
#define ADC3_IER_ADRDYIE_Msk              (0x100UL)                 /*!< ADRDYIE (Bitfield-Mask: 0x01)                         */
#define ADC3_IER_AWD2IE_Pos               (7UL)                     /*!< AWD2IE (Bit 7)                                        */
#define ADC3_IER_AWD2IE_Msk               (0x80UL)                  /*!< AWD2IE (Bitfield-Mask: 0x01)                          */
#define ADC3_IER_AWD1IE_Pos               (6UL)                     /*!< AWD1IE (Bit 6)                                        */
#define ADC3_IER_AWD1IE_Msk               (0x40UL)                  /*!< AWD1IE (Bitfield-Mask: 0x01)                          */
#define ADC3_IER_AWD0IE_Pos               (5UL)                     /*!< AWD0IE (Bit 5)                                        */
#define ADC3_IER_AWD0IE_Msk               (0x20UL)                  /*!< AWD0IE (Bitfield-Mask: 0x01)                          */
#define ADC3_IER_OVRIE_Pos                (4UL)                     /*!< OVRIE (Bit 4)                                         */
#define ADC3_IER_OVRIE_Msk                (0x10UL)                  /*!< OVRIE (Bitfield-Mask: 0x01)                           */
#define ADC3_IER_JEOSIE_Pos               (3UL)                     /*!< JEOSIE (Bit 3)                                        */
#define ADC3_IER_JEOSIE_Msk               (0x8UL)                   /*!< JEOSIE (Bitfield-Mask: 0x01)                          */
#define ADC3_IER_JEOCIE_Pos               (2UL)                     /*!< JEOCIE (Bit 2)                                        */
#define ADC3_IER_JEOCIE_Msk               (0x4UL)                   /*!< JEOCIE (Bitfield-Mask: 0x01)                          */
#define ADC3_IER_EOSIE_Pos                (1UL)                     /*!< EOSIE (Bit 1)                                         */
#define ADC3_IER_EOSIE_Msk                (0x2UL)                   /*!< EOSIE (Bitfield-Mask: 0x01)                           */
#define ADC3_IER_EOCIE_Pos                (0UL)                     /*!< EOCIE (Bit 0)                                         */
#define ADC3_IER_EOCIE_Msk                (0x1UL)                   /*!< EOCIE (Bitfield-Mask: 0x01)                           */
/* ========================================================  SIGSEL  ========================================================= */
#define ADC3_SIGSEL_SIGSEL_Pos            (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define ADC3_SIGSEL_SIGSEL_Msk            (0xfffffUL)               /*!< SIGSEL (Bitfield-Mask: 0xfffff)                       */
/* =========================================================  SMPR0  ========================================================= */
#define ADC3_SMPR0_SMP7_Pos               (28UL)                    /*!< SMP7 (Bit 28)                                         */
#define ADC3_SMPR0_SMP7_Msk               (0x70000000UL)            /*!< SMP7 (Bitfield-Mask: 0x07)                            */
#define ADC3_SMPR0_SMP6_Pos               (24UL)                    /*!< SMP6 (Bit 24)                                         */
#define ADC3_SMPR0_SMP6_Msk               (0x7000000UL)             /*!< SMP6 (Bitfield-Mask: 0x07)                            */
#define ADC3_SMPR0_SMP5_Pos               (20UL)                    /*!< SMP5 (Bit 20)                                         */
#define ADC3_SMPR0_SMP5_Msk               (0x700000UL)              /*!< SMP5 (Bitfield-Mask: 0x07)                            */
#define ADC3_SMPR0_SMP4_Pos               (16UL)                    /*!< SMP4 (Bit 16)                                         */
#define ADC3_SMPR0_SMP4_Msk               (0x70000UL)               /*!< SMP4 (Bitfield-Mask: 0x07)                            */
#define ADC3_SMPR0_SMP3_Pos               (12UL)                    /*!< SMP3 (Bit 12)                                         */
#define ADC3_SMPR0_SMP3_Msk               (0x7000UL)                /*!< SMP3 (Bitfield-Mask: 0x07)                            */
#define ADC3_SMPR0_SMP2_Pos               (8UL)                     /*!< SMP2 (Bit 8)                                          */
#define ADC3_SMPR0_SMP2_Msk               (0x700UL)                 /*!< SMP2 (Bitfield-Mask: 0x07)                            */
#define ADC3_SMPR0_SMP1_Pos               (4UL)                     /*!< SMP1 (Bit 4)                                          */
#define ADC3_SMPR0_SMP1_Msk               (0x70UL)                  /*!< SMP1 (Bitfield-Mask: 0x07)                            */
#define ADC3_SMPR0_SMP0_Pos               (0UL)                     /*!< SMP0 (Bit 0)                                          */
#define ADC3_SMPR0_SMP0_Msk               (0x7UL)                   /*!< SMP0 (Bitfield-Mask: 0x07)                            */
/* =========================================================  SMPR1  ========================================================= */
#define ADC3_SMPR1_SMP15_Pos              (28UL)                    /*!< SMP15 (Bit 28)                                        */
#define ADC3_SMPR1_SMP15_Msk              (0x70000000UL)            /*!< SMP15 (Bitfield-Mask: 0x07)                           */
#define ADC3_SMPR1_SMP14_Pos              (24UL)                    /*!< SMP14 (Bit 24)                                        */
#define ADC3_SMPR1_SMP14_Msk              (0x7000000UL)             /*!< SMP14 (Bitfield-Mask: 0x07)                           */
#define ADC3_SMPR1_SMP13_Pos              (20UL)                    /*!< SMP13 (Bit 20)                                        */
#define ADC3_SMPR1_SMP13_Msk              (0x700000UL)              /*!< SMP13 (Bitfield-Mask: 0x07)                           */
#define ADC3_SMPR1_SMP12_Pos              (16UL)                    /*!< SMP12 (Bit 16)                                        */
#define ADC3_SMPR1_SMP12_Msk              (0x70000UL)               /*!< SMP12 (Bitfield-Mask: 0x07)                           */
#define ADC3_SMPR1_SMP11_Pos              (12UL)                    /*!< SMP11 (Bit 12)                                        */
#define ADC3_SMPR1_SMP11_Msk              (0x7000UL)                /*!< SMP11 (Bitfield-Mask: 0x07)                           */
#define ADC3_SMPR1_SMP10_Pos              (8UL)                     /*!< SMP10 (Bit 8)                                         */
#define ADC3_SMPR1_SMP10_Msk              (0x700UL)                 /*!< SMP10 (Bitfield-Mask: 0x07)                           */
#define ADC3_SMPR1_SMP9_Pos               (4UL)                     /*!< SMP9 (Bit 4)                                          */
#define ADC3_SMPR1_SMP9_Msk               (0x70UL)                  /*!< SMP9 (Bitfield-Mask: 0x07)                            */
#define ADC3_SMPR1_SMP8_Pos               (0UL)                     /*!< SMP8 (Bit 0)                                          */
#define ADC3_SMPR1_SMP8_Msk               (0x7UL)                   /*!< SMP8 (Bitfield-Mask: 0x07)                            */
/* =========================================================  SMPR2  ========================================================= */
#define ADC3_SMPR2_SMP19_Pos              (12UL)                    /*!< SMP19 (Bit 12)                                        */
#define ADC3_SMPR2_SMP19_Msk              (0x7000UL)                /*!< SMP19 (Bitfield-Mask: 0x07)                           */
#define ADC3_SMPR2_SMP18_Pos              (8UL)                     /*!< SMP18 (Bit 8)                                         */
#define ADC3_SMPR2_SMP18_Msk              (0x700UL)                 /*!< SMP18 (Bitfield-Mask: 0x07)                           */
#define ADC3_SMPR2_SMP17_Pos              (4UL)                     /*!< SMP17 (Bit 4)                                         */
#define ADC3_SMPR2_SMP17_Msk              (0x70UL)                  /*!< SMP17 (Bitfield-Mask: 0x07)                           */
#define ADC3_SMPR2_SMP16_Pos              (0UL)                     /*!< SMP16 (Bit 0)                                         */
#define ADC3_SMPR2_SMP16_Msk              (0x7UL)                   /*!< SMP16 (Bitfield-Mask: 0x07)                           */
/* =========================================================  CALR0  ========================================================= */
#define ADC3_CALR0_SAT7_Pos               (31UL)                    /*!< SAT7 (Bit 31)                                         */
#define ADC3_CALR0_SAT7_Msk               (0x80000000UL)            /*!< SAT7 (Bitfield-Mask: 0x01)                            */
#define ADC3_CALR0_CAL7_Pos               (28UL)                    /*!< CAL7 (Bit 28)                                         */
#define ADC3_CALR0_CAL7_Msk               (0x30000000UL)            /*!< CAL7 (Bitfield-Mask: 0x03)                            */
#define ADC3_CALR0_SAT6_Pos               (27UL)                    /*!< SAT6 (Bit 27)                                         */
#define ADC3_CALR0_SAT6_Msk               (0x8000000UL)             /*!< SAT6 (Bitfield-Mask: 0x01)                            */
#define ADC3_CALR0_CAL6_Pos               (24UL)                    /*!< CAL6 (Bit 24)                                         */
#define ADC3_CALR0_CAL6_Msk               (0x3000000UL)             /*!< CAL6 (Bitfield-Mask: 0x03)                            */
#define ADC3_CALR0_SAT5_Pos               (23UL)                    /*!< SAT5 (Bit 23)                                         */
#define ADC3_CALR0_SAT5_Msk               (0x800000UL)              /*!< SAT5 (Bitfield-Mask: 0x01)                            */
#define ADC3_CALR0_CAL5_Pos               (20UL)                    /*!< CAL5 (Bit 20)                                         */
#define ADC3_CALR0_CAL5_Msk               (0x300000UL)              /*!< CAL5 (Bitfield-Mask: 0x03)                            */
#define ADC3_CALR0_SAT4_Pos               (19UL)                    /*!< SAT4 (Bit 19)                                         */
#define ADC3_CALR0_SAT4_Msk               (0x80000UL)               /*!< SAT4 (Bitfield-Mask: 0x01)                            */
#define ADC3_CALR0_CAL4_Pos               (16UL)                    /*!< CAL4 (Bit 16)                                         */
#define ADC3_CALR0_CAL4_Msk               (0x30000UL)               /*!< CAL4 (Bitfield-Mask: 0x03)                            */
#define ADC3_CALR0_SAT3_Pos               (15UL)                    /*!< SAT3 (Bit 15)                                         */
#define ADC3_CALR0_SAT3_Msk               (0x8000UL)                /*!< SAT3 (Bitfield-Mask: 0x01)                            */
#define ADC3_CALR0_CAL3_Pos               (12UL)                    /*!< CAL3 (Bit 12)                                         */
#define ADC3_CALR0_CAL3_Msk               (0x3000UL)                /*!< CAL3 (Bitfield-Mask: 0x03)                            */
#define ADC3_CALR0_SAT2_Pos               (11UL)                    /*!< SAT2 (Bit 11)                                         */
#define ADC3_CALR0_SAT2_Msk               (0x800UL)                 /*!< SAT2 (Bitfield-Mask: 0x01)                            */
#define ADC3_CALR0_CAL2_Pos               (8UL)                     /*!< CAL2 (Bit 8)                                          */
#define ADC3_CALR0_CAL2_Msk               (0x300UL)                 /*!< CAL2 (Bitfield-Mask: 0x03)                            */
#define ADC3_CALR0_SAT1_Pos               (7UL)                     /*!< SAT1 (Bit 7)                                          */
#define ADC3_CALR0_SAT1_Msk               (0x80UL)                  /*!< SAT1 (Bitfield-Mask: 0x01)                            */
#define ADC3_CALR0_CAL1_Pos               (4UL)                     /*!< CAL1 (Bit 4)                                          */
#define ADC3_CALR0_CAL1_Msk               (0x30UL)                  /*!< CAL1 (Bitfield-Mask: 0x03)                            */
#define ADC3_CALR0_SAT0_Pos               (3UL)                     /*!< SAT0 (Bit 3)                                          */
#define ADC3_CALR0_SAT0_Msk               (0x8UL)                   /*!< SAT0 (Bitfield-Mask: 0x01)                            */
#define ADC3_CALR0_CAL0_Pos               (0UL)                     /*!< CAL0 (Bit 0)                                          */
#define ADC3_CALR0_CAL0_Msk               (0x3UL)                   /*!< CAL0 (Bitfield-Mask: 0x03)                            */
/* =========================================================  CALR1  ========================================================= */
#define ADC3_CALR1_SAT15_Pos              (31UL)                    /*!< SAT15 (Bit 31)                                        */
#define ADC3_CALR1_SAT15_Msk              (0x80000000UL)            /*!< SAT15 (Bitfield-Mask: 0x01)                           */
#define ADC3_CALR1_CAL15_Pos              (28UL)                    /*!< CAL15 (Bit 28)                                        */
#define ADC3_CALR1_CAL15_Msk              (0x30000000UL)            /*!< CAL15 (Bitfield-Mask: 0x03)                           */
#define ADC3_CALR1_SAT14_Pos              (27UL)                    /*!< SAT14 (Bit 27)                                        */
#define ADC3_CALR1_SAT14_Msk              (0x8000000UL)             /*!< SAT14 (Bitfield-Mask: 0x01)                           */
#define ADC3_CALR1_CAL14_Pos              (24UL)                    /*!< CAL14 (Bit 24)                                        */
#define ADC3_CALR1_CAL14_Msk              (0x3000000UL)             /*!< CAL14 (Bitfield-Mask: 0x03)                           */
#define ADC3_CALR1_SAT13_Pos              (23UL)                    /*!< SAT13 (Bit 23)                                        */
#define ADC3_CALR1_SAT13_Msk              (0x800000UL)              /*!< SAT13 (Bitfield-Mask: 0x01)                           */
#define ADC3_CALR1_CAL13_Pos              (20UL)                    /*!< CAL13 (Bit 20)                                        */
#define ADC3_CALR1_CAL13_Msk              (0x300000UL)              /*!< CAL13 (Bitfield-Mask: 0x03)                           */
#define ADC3_CALR1_SAT12_Pos              (19UL)                    /*!< SAT12 (Bit 19)                                        */
#define ADC3_CALR1_SAT12_Msk              (0x80000UL)               /*!< SAT12 (Bitfield-Mask: 0x01)                           */
#define ADC3_CALR1_CAL12_Pos              (16UL)                    /*!< CAL12 (Bit 16)                                        */
#define ADC3_CALR1_CAL12_Msk              (0x30000UL)               /*!< CAL12 (Bitfield-Mask: 0x03)                           */
#define ADC3_CALR1_SAT11_Pos              (15UL)                    /*!< SAT11 (Bit 15)                                        */
#define ADC3_CALR1_SAT11_Msk              (0x8000UL)                /*!< SAT11 (Bitfield-Mask: 0x01)                           */
#define ADC3_CALR1_CAL11_Pos              (12UL)                    /*!< CAL11 (Bit 12)                                        */
#define ADC3_CALR1_CAL11_Msk              (0x3000UL)                /*!< CAL11 (Bitfield-Mask: 0x03)                           */
#define ADC3_CALR1_SAT10_Pos              (11UL)                    /*!< SAT10 (Bit 11)                                        */
#define ADC3_CALR1_SAT10_Msk              (0x800UL)                 /*!< SAT10 (Bitfield-Mask: 0x01)                           */
#define ADC3_CALR1_CAL10_Pos              (8UL)                     /*!< CAL10 (Bit 8)                                         */
#define ADC3_CALR1_CAL10_Msk              (0x300UL)                 /*!< CAL10 (Bitfield-Mask: 0x03)                           */
#define ADC3_CALR1_SAT9_Pos               (7UL)                     /*!< SAT9 (Bit 7)                                          */
#define ADC3_CALR1_SAT9_Msk               (0x80UL)                  /*!< SAT9 (Bitfield-Mask: 0x01)                            */
#define ADC3_CALR1_CAL9_Pos               (4UL)                     /*!< CAL9 (Bit 4)                                          */
#define ADC3_CALR1_CAL9_Msk               (0x30UL)                  /*!< CAL9 (Bitfield-Mask: 0x03)                            */
#define ADC3_CALR1_SAT8_Pos               (3UL)                     /*!< SAT8 (Bit 3)                                          */
#define ADC3_CALR1_SAT8_Msk               (0x8UL)                   /*!< SAT8 (Bitfield-Mask: 0x01)                            */
#define ADC3_CALR1_CAL8_Pos               (0UL)                     /*!< CAL8 (Bit 0)                                          */
#define ADC3_CALR1_CAL8_Msk               (0x3UL)                   /*!< CAL8 (Bitfield-Mask: 0x03)                            */
/* =========================================================  CALR2  ========================================================= */
#define ADC3_CALR2_SAT19_Pos              (15UL)                    /*!< SAT19 (Bit 15)                                        */
#define ADC3_CALR2_SAT19_Msk              (0x8000UL)                /*!< SAT19 (Bitfield-Mask: 0x01)                           */
#define ADC3_CALR2_CAL19_Pos              (12UL)                    /*!< CAL19 (Bit 12)                                        */
#define ADC3_CALR2_CAL19_Msk              (0x3000UL)                /*!< CAL19 (Bitfield-Mask: 0x03)                           */
#define ADC3_CALR2_SAT18_Pos              (11UL)                    /*!< SAT18 (Bit 11)                                        */
#define ADC3_CALR2_SAT18_Msk              (0x800UL)                 /*!< SAT18 (Bitfield-Mask: 0x01)                           */
#define ADC3_CALR2_CAL18_Pos              (8UL)                     /*!< CAL18 (Bit 8)                                         */
#define ADC3_CALR2_CAL18_Msk              (0x300UL)                 /*!< CAL18 (Bitfield-Mask: 0x03)                           */
#define ADC3_CALR2_SAT17_Pos              (7UL)                     /*!< SAT17 (Bit 7)                                         */
#define ADC3_CALR2_SAT17_Msk              (0x80UL)                  /*!< SAT17 (Bitfield-Mask: 0x01)                           */
#define ADC3_CALR2_CAL17_Pos              (4UL)                     /*!< CAL17 (Bit 4)                                         */
#define ADC3_CALR2_CAL17_Msk              (0x30UL)                  /*!< CAL17 (Bitfield-Mask: 0x03)                           */
#define ADC3_CALR2_SAT16_Pos              (3UL)                     /*!< SAT16 (Bit 3)                                         */
#define ADC3_CALR2_SAT16_Msk              (0x8UL)                   /*!< SAT16 (Bitfield-Mask: 0x01)                           */
#define ADC3_CALR2_CAL16_Pos              (0UL)                     /*!< CAL16 (Bit 0)                                         */
#define ADC3_CALR2_CAL16_Msk              (0x3UL)                   /*!< CAL16 (Bitfield-Mask: 0x03)                           */
/* =========================================================  SQR0  ========================================================== */
#define ADC3_SQR0_SQ5_Pos                 (24UL)                    /*!< SQ5 (Bit 24)                                          */
#define ADC3_SQR0_SQ5_Msk                 (0x1f000000UL)            /*!< SQ5 (Bitfield-Mask: 0x1f)                             */
#define ADC3_SQR0_SQ4_Pos                 (18UL)                    /*!< SQ4 (Bit 18)                                          */
#define ADC3_SQR0_SQ4_Msk                 (0x7c0000UL)              /*!< SQ4 (Bitfield-Mask: 0x1f)                             */
#define ADC3_SQR0_SQ3_Pos                 (12UL)                    /*!< SQ3 (Bit 12)                                          */
#define ADC3_SQR0_SQ3_Msk                 (0x1f000UL)               /*!< SQ3 (Bitfield-Mask: 0x1f)                             */
#define ADC3_SQR0_SQ2_Pos                 (6UL)                     /*!< SQ2 (Bit 6)                                           */
#define ADC3_SQR0_SQ2_Msk                 (0x7c0UL)                 /*!< SQ2 (Bitfield-Mask: 0x1f)                             */
#define ADC3_SQR0_SQ1_Pos                 (0UL)                     /*!< SQ1 (Bit 0)                                           */
#define ADC3_SQR0_SQ1_Msk                 (0x1fUL)                  /*!< SQ1 (Bitfield-Mask: 0x1f)                             */
/* =========================================================  SQR1  ========================================================== */
#define ADC3_SQR1_SQ10_Pos                (24UL)                    /*!< SQ10 (Bit 24)                                         */
#define ADC3_SQR1_SQ10_Msk                (0x1f000000UL)            /*!< SQ10 (Bitfield-Mask: 0x1f)                            */
#define ADC3_SQR1_SQ9_Pos                 (18UL)                    /*!< SQ9 (Bit 18)                                          */
#define ADC3_SQR1_SQ9_Msk                 (0x7c0000UL)              /*!< SQ9 (Bitfield-Mask: 0x1f)                             */
#define ADC3_SQR1_SQ8_Pos                 (12UL)                    /*!< SQ8 (Bit 12)                                          */
#define ADC3_SQR1_SQ8_Msk                 (0x1f000UL)               /*!< SQ8 (Bitfield-Mask: 0x1f)                             */
#define ADC3_SQR1_SQ7_Pos                 (6UL)                     /*!< SQ7 (Bit 6)                                           */
#define ADC3_SQR1_SQ7_Msk                 (0x7c0UL)                 /*!< SQ7 (Bitfield-Mask: 0x1f)                             */
#define ADC3_SQR1_SQ6_Pos                 (0UL)                     /*!< SQ6 (Bit 0)                                           */
#define ADC3_SQR1_SQ6_Msk                 (0x1fUL)                  /*!< SQ6 (Bitfield-Mask: 0x1f)                             */
/* =========================================================  SQR2  ========================================================== */
#define ADC3_SQR2_SQ15_Pos                (24UL)                    /*!< SQ15 (Bit 24)                                         */
#define ADC3_SQR2_SQ15_Msk                (0x1f000000UL)            /*!< SQ15 (Bitfield-Mask: 0x1f)                            */
#define ADC3_SQR2_SQ14_Pos                (18UL)                    /*!< SQ14 (Bit 18)                                         */
#define ADC3_SQR2_SQ14_Msk                (0x7c0000UL)              /*!< SQ14 (Bitfield-Mask: 0x1f)                            */
#define ADC3_SQR2_SQ13_Pos                (12UL)                    /*!< SQ13 (Bit 12)                                         */
#define ADC3_SQR2_SQ13_Msk                (0x1f000UL)               /*!< SQ13 (Bitfield-Mask: 0x1f)                            */
#define ADC3_SQR2_SQ12_Pos                (6UL)                     /*!< SQ12 (Bit 6)                                          */
#define ADC3_SQR2_SQ12_Msk                (0x7c0UL)                 /*!< SQ12 (Bitfield-Mask: 0x1f)                            */
#define ADC3_SQR2_SQ11_Pos                (0UL)                     /*!< SQ11 (Bit 0)                                          */
#define ADC3_SQR2_SQ11_Msk                (0x1fUL)                  /*!< SQ11 (Bitfield-Mask: 0x1f)                            */
/* =========================================================  SQR3  ========================================================== */
#define ADC3_SQR3_SQ16_Pos                (0UL)                     /*!< SQ16 (Bit 0)                                          */
#define ADC3_SQR3_SQ16_Msk                (0x1fUL)                  /*!< SQ16 (Bitfield-Mask: 0x1f)                            */
/* ==========================================================  LR  =========================================================== */
#define ADC3_LR_LEN_Pos                   (8UL)                     /*!< LEN (Bit 8)                                           */
#define ADC3_LR_LEN_Msk                   (0xf00UL)                 /*!< LEN (Bitfield-Mask: 0x0f)                             */
#define ADC3_LR_EXTEN_Pos                 (6UL)                     /*!< EXTEN (Bit 6)                                         */
#define ADC3_LR_EXTEN_Msk                 (0xc0UL)                  /*!< EXTEN (Bitfield-Mask: 0x03)                           */
#define ADC3_LR_EXTSEL_Pos                (0UL)                     /*!< EXTSEL (Bit 0)                                        */
#define ADC3_LR_EXTSEL_Msk                (0x1fUL)                  /*!< EXTSEL (Bitfield-Mask: 0x1f)                          */
/* ==========================================================  DR  =========================================================== */
#define ADC3_DR_RDATA_Pos                 (0UL)                     /*!< RDATA (Bit 0)                                         */
#define ADC3_DR_RDATA_Msk                 (0xffffUL)                /*!< RDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  MAXDR  ========================================================= */
#define ADC3_MAXDR_MAXDATA_Pos            (0UL)                     /*!< MAXDATA (Bit 0)                                       */
#define ADC3_MAXDR_MAXDATA_Msk            (0xffffUL)                /*!< MAXDATA (Bitfield-Mask: 0xffff)                       */
/* =========================================================  MINDR  ========================================================= */
#define ADC3_MINDR_MINDATA_Pos            (0UL)                     /*!< MINDATA (Bit 0)                                       */
#define ADC3_MINDR_MINDATA_Msk            (0xffffUL)                /*!< MINDATA (Bitfield-Mask: 0xffff)                       */
/* =========================================================  JSQR  ========================================================== */
#define ADC3_JSQR_JSQ4_Pos                (18UL)                    /*!< JSQ4 (Bit 18)                                         */
#define ADC3_JSQR_JSQ4_Msk                (0x7c0000UL)              /*!< JSQ4 (Bitfield-Mask: 0x1f)                            */
#define ADC3_JSQR_JSQ3_Pos                (12UL)                    /*!< JSQ3 (Bit 12)                                         */
#define ADC3_JSQR_JSQ3_Msk                (0x1f000UL)               /*!< JSQ3 (Bitfield-Mask: 0x1f)                            */
#define ADC3_JSQR_JSQ2_Pos                (6UL)                     /*!< JSQ2 (Bit 6)                                          */
#define ADC3_JSQR_JSQ2_Msk                (0x7c0UL)                 /*!< JSQ2 (Bitfield-Mask: 0x1f)                            */
#define ADC3_JSQR_JSQ1_Pos                (0UL)                     /*!< JSQ1 (Bit 0)                                          */
#define ADC3_JSQR_JSQ1_Msk                (0x1fUL)                  /*!< JSQ1 (Bitfield-Mask: 0x1f)                            */
/* ==========================================================  JLR  ========================================================== */
#define ADC3_JLR_JLEN_Pos                 (8UL)                     /*!< JLEN (Bit 8)                                          */
#define ADC3_JLR_JLEN_Msk                 (0x300UL)                 /*!< JLEN (Bitfield-Mask: 0x03)                            */
#define ADC3_JLR_JEXTEN_Pos               (6UL)                     /*!< JEXTEN (Bit 6)                                        */
#define ADC3_JLR_JEXTEN_Msk               (0xc0UL)                  /*!< JEXTEN (Bitfield-Mask: 0x03)                          */
#define ADC3_JLR_JEXTSEL_Pos              (0UL)                     /*!< JEXTSEL (Bit 0)                                       */
#define ADC3_JLR_JEXTSEL_Msk              (0x1fUL)                  /*!< JEXTSEL (Bitfield-Mask: 0x1f)                         */
/* ========================================================  MAXJDR  ========================================================= */
#define ADC3_MAXJDR_MAXDATA_Pos           (0UL)                     /*!< MAXDATA (Bit 0)                                       */
#define ADC3_MAXJDR_MAXDATA_Msk           (0xffffUL)                /*!< MAXDATA (Bitfield-Mask: 0xffff)                       */
/* ========================================================  MINJDR  ========================================================= */
#define ADC3_MINJDR_MINDATA_Pos           (0UL)                     /*!< MINDATA (Bit 0)                                       */
#define ADC3_MINJDR_MINDATA_Msk           (0xffffUL)                /*!< MINDATA (Bitfield-Mask: 0xffff)                       */
/* =========================================================  JDR0  ========================================================== */
#define ADC3_JDR0_JDATA_Pos               (0UL)                     /*!< JDATA (Bit 0)                                         */
#define ADC3_JDR0_JDATA_Msk               (0xffffUL)                /*!< JDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  JDR1  ========================================================== */
#define ADC3_JDR1_JDATA_Pos               (0UL)                     /*!< JDATA (Bit 0)                                         */
#define ADC3_JDR1_JDATA_Msk               (0xffffUL)                /*!< JDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  JDR2  ========================================================== */
#define ADC3_JDR2_JDATA_Pos               (0UL)                     /*!< JDATA (Bit 0)                                         */
#define ADC3_JDR2_JDATA_Msk               (0xffffUL)                /*!< JDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  JDR3  ========================================================== */
#define ADC3_JDR3_JDATA_Pos               (0UL)                     /*!< JDATA (Bit 0)                                         */
#define ADC3_JDR3_JDATA_Msk               (0xffffUL)                /*!< JDATA (Bitfield-Mask: 0xffff)                         */
/* ==========================================================  TR0  ========================================================== */
#define ADC3_TR0_HT0_Pos                  (16UL)                    /*!< HT0 (Bit 16)                                          */
#define ADC3_TR0_HT0_Msk                  (0xffff0000UL)            /*!< HT0 (Bitfield-Mask: 0xffff)                           */
#define ADC3_TR0_LT0_Pos                  (0UL)                     /*!< LT0 (Bit 0)                                           */
#define ADC3_TR0_LT0_Msk                  (0xffffUL)                /*!< LT0 (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  TR1  ========================================================== */
#define ADC3_TR1_HT1_Pos                  (16UL)                    /*!< HT1 (Bit 16)                                          */
#define ADC3_TR1_HT1_Msk                  (0xffff0000UL)            /*!< HT1 (Bitfield-Mask: 0xffff)                           */
#define ADC3_TR1_LT1_Pos                  (0UL)                     /*!< LT1 (Bit 0)                                           */
#define ADC3_TR1_LT1_Msk                  (0xffffUL)                /*!< LT1 (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  TR2  ========================================================== */
#define ADC3_TR2_HT2_Pos                  (16UL)                    /*!< HT2 (Bit 16)                                          */
#define ADC3_TR2_HT2_Msk                  (0xffff0000UL)            /*!< HT2 (Bitfield-Mask: 0xffff)                           */
#define ADC3_TR2_LT2_Pos                  (0UL)                     /*!< LT2 (Bit 0)                                           */
#define ADC3_TR2_LT2_Msk                  (0xffffUL)                /*!< LT2 (Bitfield-Mask: 0xffff)                           */
/* ========================================================  AWD0CR  ========================================================= */
#define ADC3_AWD0CR_AWDFILT_Pos           (24UL)                    /*!< AWDFILT (Bit 24)                                      */
#define ADC3_AWD0CR_AWDFILT_Msk           (0xf000000UL)             /*!< AWDFILT (Bitfield-Mask: 0x0f)                         */
#define ADC3_AWD0CR_AW0CH_Pos             (0UL)                     /*!< AW0CH (Bit 0)                                         */
#define ADC3_AWD0CR_AW0CH_Msk             (0xfffffUL)               /*!< AW0CH (Bitfield-Mask: 0xfffff)                        */
/* ========================================================  AWD1CR  ========================================================= */
#define ADC3_AWD1CR_AWDFILT_Pos           (24UL)                    /*!< AWDFILT (Bit 24)                                      */
#define ADC3_AWD1CR_AWDFILT_Msk           (0xf000000UL)             /*!< AWDFILT (Bitfield-Mask: 0x0f)                         */
#define ADC3_AWD1CR_AW1CH_Pos             (0UL)                     /*!< AW1CH (Bit 0)                                         */
#define ADC3_AWD1CR_AW1CH_Msk             (0xfffffUL)               /*!< AW1CH (Bitfield-Mask: 0xfffff)                        */
/* ========================================================  AWD2CR  ========================================================= */
#define ADC3_AWD2CR_AWDFILT_Pos           (24UL)                    /*!< AWDFILT (Bit 24)                                      */
#define ADC3_AWD2CR_AWDFILT_Msk           (0xf000000UL)             /*!< AWDFILT (Bitfield-Mask: 0x0f)                         */
#define ADC3_AWD2CR_AW2CH_Pos             (0UL)                     /*!< AW2CH (Bit 0)                                         */
#define ADC3_AWD2CR_AW2CH_Msk             (0xfffffUL)               /*!< AW2CH (Bitfield-Mask: 0xfffff)                        */
/* =========================================================  OFR0  ========================================================== */
#define ADC3_OFR0_OFFSET_Pos              (0UL)                     /*!< OFFSET (Bit 0)                                        */
#define ADC3_OFR0_OFFSET_Msk              (0xffffUL)                /*!< OFFSET (Bitfield-Mask: 0xffff)                        */
/* =========================================================  OFR1  ========================================================== */
#define ADC3_OFR1_OFFSET_Pos              (0UL)                     /*!< OFFSET (Bit 0)                                        */
#define ADC3_OFR1_OFFSET_Msk              (0xffffUL)                /*!< OFFSET (Bitfield-Mask: 0xffff)                        */
/* =========================================================  OFR2  ========================================================== */
#define ADC3_OFR2_OFFSET_Pos              (0UL)                     /*!< OFFSET (Bit 0)                                        */
#define ADC3_OFR2_OFFSET_Msk              (0xffffUL)                /*!< OFFSET (Bitfield-Mask: 0xffff)                        */
/* =========================================================  OFR3  ========================================================== */
#define ADC3_OFR3_OFFSET_Pos              (0UL)                     /*!< OFFSET (Bit 0)                                        */
#define ADC3_OFR3_OFFSET_Msk              (0xffffUL)                /*!< OFFSET (Bitfield-Mask: 0xffff)                        */
/* =========================================================  GCR0  ========================================================== */
#define ADC3_GCR0_COEFF_Pos               (0UL)                     /*!< COEFF (Bit 0)                                         */
#define ADC3_GCR0_COEFF_Msk               (0x7fffUL)                /*!< COEFF (Bitfield-Mask: 0x7fff)                         */
/* =========================================================  GCR1  ========================================================== */
#define ADC3_GCR1_COEFF_Pos               (0UL)                     /*!< COEFF (Bit 0)                                         */
#define ADC3_GCR1_COEFF_Msk               (0x7fffUL)                /*!< COEFF (Bitfield-Mask: 0x7fff)                         */
/* =========================================================  GCR2  ========================================================== */
#define ADC3_GCR2_COEFF_Pos               (0UL)                     /*!< COEFF (Bit 0)                                         */
#define ADC3_GCR2_COEFF_Msk               (0x7fffUL)                /*!< COEFF (Bitfield-Mask: 0x7fff)                         */
/* =========================================================  GCR3  ========================================================== */
#define ADC3_GCR3_COEFF_Pos               (0UL)                     /*!< COEFF (Bit 0)                                         */
#define ADC3_GCR3_COEFF_Msk               (0x7fffUL)                /*!< COEFF (Bitfield-Mask: 0x7fff)                         */
/* =========================================================  DISR  ========================================================== */
#define ADC3_DISR_DON19_Pos               (19UL)                    /*!< DON19 (Bit 19)                                        */
#define ADC3_DISR_DON19_Msk               (0x80000UL)               /*!< DON19 (Bitfield-Mask: 0x01)                           */
#define ADC3_DISR_DON18_Pos               (18UL)                    /*!< DON18 (Bit 18)                                        */
#define ADC3_DISR_DON18_Msk               (0x40000UL)               /*!< DON18 (Bitfield-Mask: 0x01)                           */
#define ADC3_DISR_DON17_Pos               (17UL)                    /*!< DON17 (Bit 17)                                        */
#define ADC3_DISR_DON17_Msk               (0x20000UL)               /*!< DON17 (Bitfield-Mask: 0x01)                           */
#define ADC3_DISR_DON16_Pos               (16UL)                    /*!< DON16 (Bit 16)                                        */
#define ADC3_DISR_DON16_Msk               (0x10000UL)               /*!< DON16 (Bitfield-Mask: 0x01)                           */
#define ADC3_DISR_DON15_Pos               (15UL)                    /*!< DON15 (Bit 15)                                        */
#define ADC3_DISR_DON15_Msk               (0x8000UL)                /*!< DON15 (Bitfield-Mask: 0x01)                           */
#define ADC3_DISR_DON14_Pos               (14UL)                    /*!< DON14 (Bit 14)                                        */
#define ADC3_DISR_DON14_Msk               (0x4000UL)                /*!< DON14 (Bitfield-Mask: 0x01)                           */
#define ADC3_DISR_DON13_Pos               (13UL)                    /*!< DON13 (Bit 13)                                        */
#define ADC3_DISR_DON13_Msk               (0x2000UL)                /*!< DON13 (Bitfield-Mask: 0x01)                           */
#define ADC3_DISR_DON12_Pos               (12UL)                    /*!< DON12 (Bit 12)                                        */
#define ADC3_DISR_DON12_Msk               (0x1000UL)                /*!< DON12 (Bitfield-Mask: 0x01)                           */
#define ADC3_DISR_DON11_Pos               (11UL)                    /*!< DON11 (Bit 11)                                        */
#define ADC3_DISR_DON11_Msk               (0x800UL)                 /*!< DON11 (Bitfield-Mask: 0x01)                           */
#define ADC3_DISR_DON10_Pos               (10UL)                    /*!< DON10 (Bit 10)                                        */
#define ADC3_DISR_DON10_Msk               (0x400UL)                 /*!< DON10 (Bitfield-Mask: 0x01)                           */
#define ADC3_DISR_DON9_Pos                (9UL)                     /*!< DON9 (Bit 9)                                          */
#define ADC3_DISR_DON9_Msk                (0x200UL)                 /*!< DON9 (Bitfield-Mask: 0x01)                            */
#define ADC3_DISR_DON8_Pos                (8UL)                     /*!< DON8 (Bit 8)                                          */
#define ADC3_DISR_DON8_Msk                (0x100UL)                 /*!< DON8 (Bitfield-Mask: 0x01)                            */
#define ADC3_DISR_DON7_Pos                (7UL)                     /*!< DON7 (Bit 7)                                          */
#define ADC3_DISR_DON7_Msk                (0x80UL)                  /*!< DON7 (Bitfield-Mask: 0x01)                            */
#define ADC3_DISR_DON6_Pos                (6UL)                     /*!< DON6 (Bit 6)                                          */
#define ADC3_DISR_DON6_Msk                (0x40UL)                  /*!< DON6 (Bitfield-Mask: 0x01)                            */
#define ADC3_DISR_DON5_Pos                (5UL)                     /*!< DON5 (Bit 5)                                          */
#define ADC3_DISR_DON5_Msk                (0x20UL)                  /*!< DON5 (Bitfield-Mask: 0x01)                            */
#define ADC3_DISR_DON4_Pos                (4UL)                     /*!< DON4 (Bit 4)                                          */
#define ADC3_DISR_DON4_Msk                (0x10UL)                  /*!< DON4 (Bitfield-Mask: 0x01)                            */
#define ADC3_DISR_DON3_Pos                (3UL)                     /*!< DON3 (Bit 3)                                          */
#define ADC3_DISR_DON3_Msk                (0x8UL)                   /*!< DON3 (Bitfield-Mask: 0x01)                            */
#define ADC3_DISR_DON2_Pos                (2UL)                     /*!< DON2 (Bit 2)                                          */
#define ADC3_DISR_DON2_Msk                (0x4UL)                   /*!< DON2 (Bitfield-Mask: 0x01)                            */
#define ADC3_DISR_DON1_Pos                (1UL)                     /*!< DON1 (Bit 1)                                          */
#define ADC3_DISR_DON1_Msk                (0x2UL)                   /*!< DON1 (Bitfield-Mask: 0x01)                            */
#define ADC3_DISR_DON0_Pos                (0UL)                     /*!< DON0 (Bit 0)                                          */
#define ADC3_DISR_DON0_Msk                (0x1UL)                   /*!< DON0 (Bitfield-Mask: 0x01)                            */
/* =========================================================  DIER  ========================================================== */
#define ADC3_DIER_DONIE19_Pos             (19UL)                    /*!< DONIE19 (Bit 19)                                      */
#define ADC3_DIER_DONIE19_Msk             (0x80000UL)               /*!< DONIE19 (Bitfield-Mask: 0x01)                         */
#define ADC3_DIER_DONIE18_Pos             (18UL)                    /*!< DONIE18 (Bit 18)                                      */
#define ADC3_DIER_DONIE18_Msk             (0x40000UL)               /*!< DONIE18 (Bitfield-Mask: 0x01)                         */
#define ADC3_DIER_DONIE17_Pos             (17UL)                    /*!< DONIE17 (Bit 17)                                      */
#define ADC3_DIER_DONIE17_Msk             (0x20000UL)               /*!< DONIE17 (Bitfield-Mask: 0x01)                         */
#define ADC3_DIER_DONIE16_Pos             (16UL)                    /*!< DONIE16 (Bit 16)                                      */
#define ADC3_DIER_DONIE16_Msk             (0x10000UL)               /*!< DONIE16 (Bitfield-Mask: 0x01)                         */
#define ADC3_DIER_DONIE15_Pos             (15UL)                    /*!< DONIE15 (Bit 15)                                      */
#define ADC3_DIER_DONIE15_Msk             (0x8000UL)                /*!< DONIE15 (Bitfield-Mask: 0x01)                         */
#define ADC3_DIER_DONIE14_Pos             (14UL)                    /*!< DONIE14 (Bit 14)                                      */
#define ADC3_DIER_DONIE14_Msk             (0x4000UL)                /*!< DONIE14 (Bitfield-Mask: 0x01)                         */
#define ADC3_DIER_DONIE13_Pos             (13UL)                    /*!< DONIE13 (Bit 13)                                      */
#define ADC3_DIER_DONIE13_Msk             (0x2000UL)                /*!< DONIE13 (Bitfield-Mask: 0x01)                         */
#define ADC3_DIER_DONIE12_Pos             (12UL)                    /*!< DONIE12 (Bit 12)                                      */
#define ADC3_DIER_DONIE12_Msk             (0x1000UL)                /*!< DONIE12 (Bitfield-Mask: 0x01)                         */
#define ADC3_DIER_DONIE11_Pos             (11UL)                    /*!< DONIE11 (Bit 11)                                      */
#define ADC3_DIER_DONIE11_Msk             (0x800UL)                 /*!< DONIE11 (Bitfield-Mask: 0x01)                         */
#define ADC3_DIER_DONIE10_Pos             (10UL)                    /*!< DONIE10 (Bit 10)                                      */
#define ADC3_DIER_DONIE10_Msk             (0x400UL)                 /*!< DONIE10 (Bitfield-Mask: 0x01)                         */
#define ADC3_DIER_DONIE9_Pos              (9UL)                     /*!< DONIE9 (Bit 9)                                        */
#define ADC3_DIER_DONIE9_Msk              (0x200UL)                 /*!< DONIE9 (Bitfield-Mask: 0x01)                          */
#define ADC3_DIER_DONIE8_Pos              (8UL)                     /*!< DONIE8 (Bit 8)                                        */
#define ADC3_DIER_DONIE8_Msk              (0x100UL)                 /*!< DONIE8 (Bitfield-Mask: 0x01)                          */
#define ADC3_DIER_DONIE7_Pos              (7UL)                     /*!< DONIE7 (Bit 7)                                        */
#define ADC3_DIER_DONIE7_Msk              (0x80UL)                  /*!< DONIE7 (Bitfield-Mask: 0x01)                          */
#define ADC3_DIER_DONIE6_Pos              (6UL)                     /*!< DONIE6 (Bit 6)                                        */
#define ADC3_DIER_DONIE6_Msk              (0x40UL)                  /*!< DONIE6 (Bitfield-Mask: 0x01)                          */
#define ADC3_DIER_DONIE5_Pos              (5UL)                     /*!< DONIE5 (Bit 5)                                        */
#define ADC3_DIER_DONIE5_Msk              (0x20UL)                  /*!< DONIE5 (Bitfield-Mask: 0x01)                          */
#define ADC3_DIER_DONIE4_Pos              (4UL)                     /*!< DONIE4 (Bit 4)                                        */
#define ADC3_DIER_DONIE4_Msk              (0x10UL)                  /*!< DONIE4 (Bitfield-Mask: 0x01)                          */
#define ADC3_DIER_DONIE3_Pos              (3UL)                     /*!< DONIE3 (Bit 3)                                        */
#define ADC3_DIER_DONIE3_Msk              (0x8UL)                   /*!< DONIE3 (Bitfield-Mask: 0x01)                          */
#define ADC3_DIER_DONIE2_Pos              (2UL)                     /*!< DONIE2 (Bit 2)                                        */
#define ADC3_DIER_DONIE2_Msk              (0x4UL)                   /*!< DONIE2 (Bitfield-Mask: 0x01)                          */
#define ADC3_DIER_DONIE1_Pos              (1UL)                     /*!< DONIE1 (Bit 1)                                        */
#define ADC3_DIER_DONIE1_Msk              (0x2UL)                   /*!< DONIE1 (Bitfield-Mask: 0x01)                          */
#define ADC3_DIER_DONIE0_Pos              (0UL)                     /*!< DONIE0 (Bit 0)                                        */
#define ADC3_DIER_DONIE0_Msk              (0x1UL)                   /*!< DONIE0 (Bitfield-Mask: 0x01)                          */
/* =========================================================  CDR0  ========================================================== */
#define ADC3_CDR0_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC3_CDR0_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR1  ========================================================== */
#define ADC3_CDR1_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC3_CDR1_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR2  ========================================================== */
#define ADC3_CDR2_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC3_CDR2_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR3  ========================================================== */
#define ADC3_CDR3_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC3_CDR3_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR4  ========================================================== */
#define ADC3_CDR4_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC3_CDR4_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR5  ========================================================== */
#define ADC3_CDR5_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC3_CDR5_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR6  ========================================================== */
#define ADC3_CDR6_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC3_CDR6_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR7  ========================================================== */
#define ADC3_CDR7_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC3_CDR7_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR8  ========================================================== */
#define ADC3_CDR8_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC3_CDR8_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR9  ========================================================== */
#define ADC3_CDR9_CDATA_Pos               (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC3_CDR9_CDATA_Msk               (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR10  ========================================================= */
#define ADC3_CDR10_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC3_CDR10_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR11  ========================================================= */
#define ADC3_CDR11_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC3_CDR11_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR12  ========================================================= */
#define ADC3_CDR12_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC3_CDR12_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR13  ========================================================= */
#define ADC3_CDR13_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC3_CDR13_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR14  ========================================================= */
#define ADC3_CDR14_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC3_CDR14_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR15  ========================================================= */
#define ADC3_CDR15_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC3_CDR15_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR16  ========================================================= */
#define ADC3_CDR16_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC3_CDR16_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR17  ========================================================= */
#define ADC3_CDR17_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC3_CDR17_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR18  ========================================================= */
#define ADC3_CDR18_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC3_CDR18_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  CDR19  ========================================================= */
#define ADC3_CDR19_CDATA_Pos              (0UL)                     /*!< CDATA (Bit 0)                                         */
#define ADC3_CDR19_CDATA_Msk              (0xffffUL)                /*!< CDATA (Bitfield-Mask: 0xffff)                         */
/* =========================================================  HISR  ========================================================== */
#define ADC3_HISR_HLF19_Pos               (19UL)                    /*!< HLF19 (Bit 19)                                        */
#define ADC3_HISR_HLF19_Msk               (0x80000UL)               /*!< HLF19 (Bitfield-Mask: 0x01)                           */
#define ADC3_HISR_HLF18_Pos               (18UL)                    /*!< HLF18 (Bit 18)                                        */
#define ADC3_HISR_HLF18_Msk               (0x40000UL)               /*!< HLF18 (Bitfield-Mask: 0x01)                           */
#define ADC3_HISR_HLF17_Pos               (17UL)                    /*!< HLF17 (Bit 17)                                        */
#define ADC3_HISR_HLF17_Msk               (0x20000UL)               /*!< HLF17 (Bitfield-Mask: 0x01)                           */
#define ADC3_HISR_HLF16_Pos               (16UL)                    /*!< HLF16 (Bit 16)                                        */
#define ADC3_HISR_HLF16_Msk               (0x10000UL)               /*!< HLF16 (Bitfield-Mask: 0x01)                           */
#define ADC3_HISR_HLF15_Pos               (15UL)                    /*!< HLF15 (Bit 15)                                        */
#define ADC3_HISR_HLF15_Msk               (0x8000UL)                /*!< HLF15 (Bitfield-Mask: 0x01)                           */
#define ADC3_HISR_HLF14_Pos               (14UL)                    /*!< HLF14 (Bit 14)                                        */
#define ADC3_HISR_HLF14_Msk               (0x4000UL)                /*!< HLF14 (Bitfield-Mask: 0x01)                           */
#define ADC3_HISR_HLF13_Pos               (13UL)                    /*!< HLF13 (Bit 13)                                        */
#define ADC3_HISR_HLF13_Msk               (0x2000UL)                /*!< HLF13 (Bitfield-Mask: 0x01)                           */
#define ADC3_HISR_HLF12_Pos               (12UL)                    /*!< HLF12 (Bit 12)                                        */
#define ADC3_HISR_HLF12_Msk               (0x1000UL)                /*!< HLF12 (Bitfield-Mask: 0x01)                           */
#define ADC3_HISR_HLF11_Pos               (11UL)                    /*!< HLF11 (Bit 11)                                        */
#define ADC3_HISR_HLF11_Msk               (0x800UL)                 /*!< HLF11 (Bitfield-Mask: 0x01)                           */
#define ADC3_HISR_HLF10_Pos               (10UL)                    /*!< HLF10 (Bit 10)                                        */
#define ADC3_HISR_HLF10_Msk               (0x400UL)                 /*!< HLF10 (Bitfield-Mask: 0x01)                           */
#define ADC3_HISR_HLF9_Pos                (9UL)                     /*!< HLF9 (Bit 9)                                          */
#define ADC3_HISR_HLF9_Msk                (0x200UL)                 /*!< HLF9 (Bitfield-Mask: 0x01)                            */
#define ADC3_HISR_HLF8_Pos                (8UL)                     /*!< HLF8 (Bit 8)                                          */
#define ADC3_HISR_HLF8_Msk                (0x100UL)                 /*!< HLF8 (Bitfield-Mask: 0x01)                            */
#define ADC3_HISR_HLF7_Pos                (7UL)                     /*!< HLF7 (Bit 7)                                          */
#define ADC3_HISR_HLF7_Msk                (0x80UL)                  /*!< HLF7 (Bitfield-Mask: 0x01)                            */
#define ADC3_HISR_HLF6_Pos                (6UL)                     /*!< HLF6 (Bit 6)                                          */
#define ADC3_HISR_HLF6_Msk                (0x40UL)                  /*!< HLF6 (Bitfield-Mask: 0x01)                            */
#define ADC3_HISR_HLF5_Pos                (5UL)                     /*!< HLF5 (Bit 5)                                          */
#define ADC3_HISR_HLF5_Msk                (0x20UL)                  /*!< HLF5 (Bitfield-Mask: 0x01)                            */
#define ADC3_HISR_HLF4_Pos                (4UL)                     /*!< HLF4 (Bit 4)                                          */
#define ADC3_HISR_HLF4_Msk                (0x10UL)                  /*!< HLF4 (Bitfield-Mask: 0x01)                            */
#define ADC3_HISR_HLF3_Pos                (3UL)                     /*!< HLF3 (Bit 3)                                          */
#define ADC3_HISR_HLF3_Msk                (0x8UL)                   /*!< HLF3 (Bitfield-Mask: 0x01)                            */
#define ADC3_HISR_HLF2_Pos                (2UL)                     /*!< HLF2 (Bit 2)                                          */
#define ADC3_HISR_HLF2_Msk                (0x4UL)                   /*!< HLF2 (Bitfield-Mask: 0x01)                            */
#define ADC3_HISR_HLF1_Pos                (1UL)                     /*!< HLF1 (Bit 1)                                          */
#define ADC3_HISR_HLF1_Msk                (0x2UL)                   /*!< HLF1 (Bitfield-Mask: 0x01)                            */
#define ADC3_HISR_HLF0_Pos                (0UL)                     /*!< HLF0 (Bit 0)                                          */
#define ADC3_HISR_HLF0_Msk                (0x1UL)                   /*!< HLF0 (Bitfield-Mask: 0x01)                            */
/* =========================================================  HIER  ========================================================== */
#define ADC3_HIER_HLFIE19_Pos             (19UL)                    /*!< HLFIE19 (Bit 19)                                      */
#define ADC3_HIER_HLFIE19_Msk             (0x80000UL)               /*!< HLFIE19 (Bitfield-Mask: 0x01)                         */
#define ADC3_HIER_HLFIE18_Pos             (18UL)                    /*!< HLFIE18 (Bit 18)                                      */
#define ADC3_HIER_HLFIE18_Msk             (0x40000UL)               /*!< HLFIE18 (Bitfield-Mask: 0x01)                         */
#define ADC3_HIER_HLFIE17_Pos             (17UL)                    /*!< HLFIE17 (Bit 17)                                      */
#define ADC3_HIER_HLFIE17_Msk             (0x20000UL)               /*!< HLFIE17 (Bitfield-Mask: 0x01)                         */
#define ADC3_HIER_HLFIE16_Pos             (16UL)                    /*!< HLFIE16 (Bit 16)                                      */
#define ADC3_HIER_HLFIE16_Msk             (0x10000UL)               /*!< HLFIE16 (Bitfield-Mask: 0x01)                         */
#define ADC3_HIER_HLFIE15_Pos             (15UL)                    /*!< HLFIE15 (Bit 15)                                      */
#define ADC3_HIER_HLFIE15_Msk             (0x8000UL)                /*!< HLFIE15 (Bitfield-Mask: 0x01)                         */
#define ADC3_HIER_HLFIE14_Pos             (14UL)                    /*!< HLFIE14 (Bit 14)                                      */
#define ADC3_HIER_HLFIE14_Msk             (0x4000UL)                /*!< HLFIE14 (Bitfield-Mask: 0x01)                         */
#define ADC3_HIER_HLFIE13_Pos             (13UL)                    /*!< HLFIE13 (Bit 13)                                      */
#define ADC3_HIER_HLFIE13_Msk             (0x2000UL)                /*!< HLFIE13 (Bitfield-Mask: 0x01)                         */
#define ADC3_HIER_HLFIE12_Pos             (12UL)                    /*!< HLFIE12 (Bit 12)                                      */
#define ADC3_HIER_HLFIE12_Msk             (0x1000UL)                /*!< HLFIE12 (Bitfield-Mask: 0x01)                         */
#define ADC3_HIER_HLFIE11_Pos             (11UL)                    /*!< HLFIE11 (Bit 11)                                      */
#define ADC3_HIER_HLFIE11_Msk             (0x800UL)                 /*!< HLFIE11 (Bitfield-Mask: 0x01)                         */
#define ADC3_HIER_HLFIE10_Pos             (10UL)                    /*!< HLFIE10 (Bit 10)                                      */
#define ADC3_HIER_HLFIE10_Msk             (0x400UL)                 /*!< HLFIE10 (Bitfield-Mask: 0x01)                         */
#define ADC3_HIER_HLFIE9_Pos              (9UL)                     /*!< HLFIE9 (Bit 9)                                        */
#define ADC3_HIER_HLFIE9_Msk              (0x200UL)                 /*!< HLFIE9 (Bitfield-Mask: 0x01)                          */
#define ADC3_HIER_HLFIE8_Pos              (8UL)                     /*!< HLFIE8 (Bit 8)                                        */
#define ADC3_HIER_HLFIE8_Msk              (0x100UL)                 /*!< HLFIE8 (Bitfield-Mask: 0x01)                          */
#define ADC3_HIER_HLFIE7_Pos              (7UL)                     /*!< HLFIE7 (Bit 7)                                        */
#define ADC3_HIER_HLFIE7_Msk              (0x80UL)                  /*!< HLFIE7 (Bitfield-Mask: 0x01)                          */
#define ADC3_HIER_HLFIE6_Pos              (6UL)                     /*!< HLFIE6 (Bit 6)                                        */
#define ADC3_HIER_HLFIE6_Msk              (0x40UL)                  /*!< HLFIE6 (Bitfield-Mask: 0x01)                          */
#define ADC3_HIER_HLFIE5_Pos              (5UL)                     /*!< HLFIE5 (Bit 5)                                        */
#define ADC3_HIER_HLFIE5_Msk              (0x20UL)                  /*!< HLFIE5 (Bitfield-Mask: 0x01)                          */
#define ADC3_HIER_HLFIE4_Pos              (4UL)                     /*!< HLFIE4 (Bit 4)                                        */
#define ADC3_HIER_HLFIE4_Msk              (0x10UL)                  /*!< HLFIE4 (Bitfield-Mask: 0x01)                          */
#define ADC3_HIER_HLFIE3_Pos              (3UL)                     /*!< HLFIE3 (Bit 3)                                        */
#define ADC3_HIER_HLFIE3_Msk              (0x8UL)                   /*!< HLFIE3 (Bitfield-Mask: 0x01)                          */
#define ADC3_HIER_HLFIE2_Pos              (2UL)                     /*!< HLFIE2 (Bit 2)                                        */
#define ADC3_HIER_HLFIE2_Msk              (0x4UL)                   /*!< HLFIE2 (Bitfield-Mask: 0x01)                          */
#define ADC3_HIER_HLFIE1_Pos              (1UL)                     /*!< HLFIE1 (Bit 1)                                        */
#define ADC3_HIER_HLFIE1_Msk              (0x2UL)                   /*!< HLFIE1 (Bitfield-Mask: 0x01)                          */
#define ADC3_HIER_HLFIE0_Pos              (0UL)                     /*!< HLFIE0 (Bit 0)                                        */
#define ADC3_HIER_HLFIE0_Msk              (0x1UL)                   /*!< HLFIE0 (Bitfield-Mask: 0x01)                          */
/* =========================================================  FISR  ========================================================== */
#define ADC3_FISR_FUL19_Pos               (19UL)                    /*!< FUL19 (Bit 19)                                        */
#define ADC3_FISR_FUL19_Msk               (0x80000UL)               /*!< FUL19 (Bitfield-Mask: 0x01)                           */
#define ADC3_FISR_FUL18_Pos               (18UL)                    /*!< FUL18 (Bit 18)                                        */
#define ADC3_FISR_FUL18_Msk               (0x40000UL)               /*!< FUL18 (Bitfield-Mask: 0x01)                           */
#define ADC3_FISR_FUL17_Pos               (17UL)                    /*!< FUL17 (Bit 17)                                        */
#define ADC3_FISR_FUL17_Msk               (0x20000UL)               /*!< FUL17 (Bitfield-Mask: 0x01)                           */
#define ADC3_FISR_FUL16_Pos               (16UL)                    /*!< FUL16 (Bit 16)                                        */
#define ADC3_FISR_FUL16_Msk               (0x10000UL)               /*!< FUL16 (Bitfield-Mask: 0x01)                           */
#define ADC3_FISR_FUL15_Pos               (15UL)                    /*!< FUL15 (Bit 15)                                        */
#define ADC3_FISR_FUL15_Msk               (0x8000UL)                /*!< FUL15 (Bitfield-Mask: 0x01)                           */
#define ADC3_FISR_FUL14_Pos               (14UL)                    /*!< FUL14 (Bit 14)                                        */
#define ADC3_FISR_FUL14_Msk               (0x4000UL)                /*!< FUL14 (Bitfield-Mask: 0x01)                           */
#define ADC3_FISR_FUL13_Pos               (13UL)                    /*!< FUL13 (Bit 13)                                        */
#define ADC3_FISR_FUL13_Msk               (0x2000UL)                /*!< FUL13 (Bitfield-Mask: 0x01)                           */
#define ADC3_FISR_FUL12_Pos               (12UL)                    /*!< FUL12 (Bit 12)                                        */
#define ADC3_FISR_FUL12_Msk               (0x1000UL)                /*!< FUL12 (Bitfield-Mask: 0x01)                           */
#define ADC3_FISR_FUL11_Pos               (11UL)                    /*!< FUL11 (Bit 11)                                        */
#define ADC3_FISR_FUL11_Msk               (0x800UL)                 /*!< FUL11 (Bitfield-Mask: 0x01)                           */
#define ADC3_FISR_FUL10_Pos               (10UL)                    /*!< FUL10 (Bit 10)                                        */
#define ADC3_FISR_FUL10_Msk               (0x400UL)                 /*!< FUL10 (Bitfield-Mask: 0x01)                           */
#define ADC3_FISR_FUL9_Pos                (9UL)                     /*!< FUL9 (Bit 9)                                          */
#define ADC3_FISR_FUL9_Msk                (0x200UL)                 /*!< FUL9 (Bitfield-Mask: 0x01)                            */
#define ADC3_FISR_FUL8_Pos                (8UL)                     /*!< FUL8 (Bit 8)                                          */
#define ADC3_FISR_FUL8_Msk                (0x100UL)                 /*!< FUL8 (Bitfield-Mask: 0x01)                            */
#define ADC3_FISR_FUL7_Pos                (7UL)                     /*!< FUL7 (Bit 7)                                          */
#define ADC3_FISR_FUL7_Msk                (0x80UL)                  /*!< FUL7 (Bitfield-Mask: 0x01)                            */
#define ADC3_FISR_FUL6_Pos                (6UL)                     /*!< FUL6 (Bit 6)                                          */
#define ADC3_FISR_FUL6_Msk                (0x40UL)                  /*!< FUL6 (Bitfield-Mask: 0x01)                            */
#define ADC3_FISR_FUL5_Pos                (5UL)                     /*!< FUL5 (Bit 5)                                          */
#define ADC3_FISR_FUL5_Msk                (0x20UL)                  /*!< FUL5 (Bitfield-Mask: 0x01)                            */
#define ADC3_FISR_FUL4_Pos                (4UL)                     /*!< FUL4 (Bit 4)                                          */
#define ADC3_FISR_FUL4_Msk                (0x10UL)                  /*!< FUL4 (Bitfield-Mask: 0x01)                            */
#define ADC3_FISR_FUL3_Pos                (3UL)                     /*!< FUL3 (Bit 3)                                          */
#define ADC3_FISR_FUL3_Msk                (0x8UL)                   /*!< FUL3 (Bitfield-Mask: 0x01)                            */
#define ADC3_FISR_FUL2_Pos                (2UL)                     /*!< FUL2 (Bit 2)                                          */
#define ADC3_FISR_FUL2_Msk                (0x4UL)                   /*!< FUL2 (Bitfield-Mask: 0x01)                            */
#define ADC3_FISR_FUL1_Pos                (1UL)                     /*!< FUL1 (Bit 1)                                          */
#define ADC3_FISR_FUL1_Msk                (0x2UL)                   /*!< FUL1 (Bitfield-Mask: 0x01)                            */
#define ADC3_FISR_FUL0_Pos                (0UL)                     /*!< FUL0 (Bit 0)                                          */
#define ADC3_FISR_FUL0_Msk                (0x1UL)                   /*!< FUL0 (Bitfield-Mask: 0x01)                            */
/* =========================================================  FIER  ========================================================== */
#define ADC3_FIER_FULIE19_Pos             (19UL)                    /*!< FULIE19 (Bit 19)                                      */
#define ADC3_FIER_FULIE19_Msk             (0x80000UL)               /*!< FULIE19 (Bitfield-Mask: 0x01)                         */
#define ADC3_FIER_FULIE18_Pos             (18UL)                    /*!< FULIE18 (Bit 18)                                      */
#define ADC3_FIER_FULIE18_Msk             (0x40000UL)               /*!< FULIE18 (Bitfield-Mask: 0x01)                         */
#define ADC3_FIER_FULIE17_Pos             (17UL)                    /*!< FULIE17 (Bit 17)                                      */
#define ADC3_FIER_FULIE17_Msk             (0x20000UL)               /*!< FULIE17 (Bitfield-Mask: 0x01)                         */
#define ADC3_FIER_FULIE16_Pos             (16UL)                    /*!< FULIE16 (Bit 16)                                      */
#define ADC3_FIER_FULIE16_Msk             (0x10000UL)               /*!< FULIE16 (Bitfield-Mask: 0x01)                         */
#define ADC3_FIER_FULIE15_Pos             (15UL)                    /*!< FULIE15 (Bit 15)                                      */
#define ADC3_FIER_FULIE15_Msk             (0x8000UL)                /*!< FULIE15 (Bitfield-Mask: 0x01)                         */
#define ADC3_FIER_FULIE14_Pos             (14UL)                    /*!< FULIE14 (Bit 14)                                      */
#define ADC3_FIER_FULIE14_Msk             (0x4000UL)                /*!< FULIE14 (Bitfield-Mask: 0x01)                         */
#define ADC3_FIER_FULIE13_Pos             (13UL)                    /*!< FULIE13 (Bit 13)                                      */
#define ADC3_FIER_FULIE13_Msk             (0x2000UL)                /*!< FULIE13 (Bitfield-Mask: 0x01)                         */
#define ADC3_FIER_FULIE12_Pos             (12UL)                    /*!< FULIE12 (Bit 12)                                      */
#define ADC3_FIER_FULIE12_Msk             (0x1000UL)                /*!< FULIE12 (Bitfield-Mask: 0x01)                         */
#define ADC3_FIER_FULIE11_Pos             (11UL)                    /*!< FULIE11 (Bit 11)                                      */
#define ADC3_FIER_FULIE11_Msk             (0x800UL)                 /*!< FULIE11 (Bitfield-Mask: 0x01)                         */
#define ADC3_FIER_FULIE10_Pos             (10UL)                    /*!< FULIE10 (Bit 10)                                      */
#define ADC3_FIER_FULIE10_Msk             (0x400UL)                 /*!< FULIE10 (Bitfield-Mask: 0x01)                         */
#define ADC3_FIER_FULIE9_Pos              (9UL)                     /*!< FULIE9 (Bit 9)                                        */
#define ADC3_FIER_FULIE9_Msk              (0x200UL)                 /*!< FULIE9 (Bitfield-Mask: 0x01)                          */
#define ADC3_FIER_FULIE8_Pos              (8UL)                     /*!< FULIE8 (Bit 8)                                        */
#define ADC3_FIER_FULIE8_Msk              (0x100UL)                 /*!< FULIE8 (Bitfield-Mask: 0x01)                          */
#define ADC3_FIER_FULIE7_Pos              (7UL)                     /*!< FULIE7 (Bit 7)                                        */
#define ADC3_FIER_FULIE7_Msk              (0x80UL)                  /*!< FULIE7 (Bitfield-Mask: 0x01)                          */
#define ADC3_FIER_FULIE6_Pos              (6UL)                     /*!< FULIE6 (Bit 6)                                        */
#define ADC3_FIER_FULIE6_Msk              (0x40UL)                  /*!< FULIE6 (Bitfield-Mask: 0x01)                          */
#define ADC3_FIER_FULIE5_Pos              (5UL)                     /*!< FULIE5 (Bit 5)                                        */
#define ADC3_FIER_FULIE5_Msk              (0x20UL)                  /*!< FULIE5 (Bitfield-Mask: 0x01)                          */
#define ADC3_FIER_FULIE4_Pos              (4UL)                     /*!< FULIE4 (Bit 4)                                        */
#define ADC3_FIER_FULIE4_Msk              (0x10UL)                  /*!< FULIE4 (Bitfield-Mask: 0x01)                          */
#define ADC3_FIER_FULIE3_Pos              (3UL)                     /*!< FULIE3 (Bit 3)                                        */
#define ADC3_FIER_FULIE3_Msk              (0x8UL)                   /*!< FULIE3 (Bitfield-Mask: 0x01)                          */
#define ADC3_FIER_FULIE2_Pos              (2UL)                     /*!< FULIE2 (Bit 2)                                        */
#define ADC3_FIER_FULIE2_Msk              (0x4UL)                   /*!< FULIE2 (Bitfield-Mask: 0x01)                          */
#define ADC3_FIER_FULIE1_Pos              (1UL)                     /*!< FULIE1 (Bit 1)                                        */
#define ADC3_FIER_FULIE1_Msk              (0x2UL)                   /*!< FULIE1 (Bitfield-Mask: 0x01)                          */
#define ADC3_FIER_FULIE0_Pos              (0UL)                     /*!< FULIE0 (Bit 0)                                        */
#define ADC3_FIER_FULIE0_Msk              (0x1UL)                   /*!< FULIE0 (Bitfield-Mask: 0x01)                          */
/* =========================================================  TCR0  ========================================================== */
#define ADC3_TCR0_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC3_TCR0_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR0_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC3_TCR0_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC3_TCR0_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC3_TCR0_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR0_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC3_TCR0_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR0  ========================================================== */
#define ADC3_TAR0_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC3_TAR0_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR0  ========================================================== */
#define ADC3_TLR0_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC3_TLR0_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR1  ========================================================== */
#define ADC3_TCR1_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC3_TCR1_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR1_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC3_TCR1_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC3_TCR1_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC3_TCR1_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR1_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC3_TCR1_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR1  ========================================================== */
#define ADC3_TAR1_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC3_TAR1_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR1  ========================================================== */
#define ADC3_TLR1_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC3_TLR1_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR2  ========================================================== */
#define ADC3_TCR2_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC3_TCR2_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR2_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC3_TCR2_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC3_TCR2_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC3_TCR2_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR2_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC3_TCR2_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR2  ========================================================== */
#define ADC3_TAR2_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC3_TAR2_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR2  ========================================================== */
#define ADC3_TLR2_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC3_TLR2_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR3  ========================================================== */
#define ADC3_TCR3_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC3_TCR3_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR3_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC3_TCR3_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC3_TCR3_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC3_TCR3_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR3_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC3_TCR3_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR3  ========================================================== */
#define ADC3_TAR3_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC3_TAR3_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR3  ========================================================== */
#define ADC3_TLR3_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC3_TLR3_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR4  ========================================================== */
#define ADC3_TCR4_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC3_TCR4_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR4_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC3_TCR4_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC3_TCR4_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC3_TCR4_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR4_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC3_TCR4_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR4  ========================================================== */
#define ADC3_TAR4_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC3_TAR4_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR4  ========================================================== */
#define ADC3_TLR4_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC3_TLR4_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR5  ========================================================== */
#define ADC3_TCR5_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC3_TCR5_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR5_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC3_TCR5_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC3_TCR5_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC3_TCR5_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR5_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC3_TCR5_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR5  ========================================================== */
#define ADC3_TAR5_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC3_TAR5_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR5  ========================================================== */
#define ADC3_TLR5_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC3_TLR5_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR6  ========================================================== */
#define ADC3_TCR6_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC3_TCR6_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR6_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC3_TCR6_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC3_TCR6_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC3_TCR6_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR6_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC3_TCR6_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR6  ========================================================== */
#define ADC3_TAR6_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC3_TAR6_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR6  ========================================================== */
#define ADC3_TLR6_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC3_TLR6_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR7  ========================================================== */
#define ADC3_TCR7_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC3_TCR7_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR7_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC3_TCR7_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC3_TCR7_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC3_TCR7_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR7_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC3_TCR7_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR7  ========================================================== */
#define ADC3_TAR7_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC3_TAR7_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR7  ========================================================== */
#define ADC3_TLR7_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC3_TLR7_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR8  ========================================================== */
#define ADC3_TCR8_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC3_TCR8_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR8_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC3_TCR8_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC3_TCR8_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC3_TCR8_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR8_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC3_TCR8_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR8  ========================================================== */
#define ADC3_TAR8_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC3_TAR8_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR8  ========================================================== */
#define ADC3_TLR8_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC3_TLR8_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR9  ========================================================== */
#define ADC3_TCR9_FIX_Pos                 (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC3_TCR9_FIX_Msk                 (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR9_CIRC_Pos                (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC3_TCR9_CIRC_Msk                (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC3_TCR9_STP_Pos                 (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC3_TCR9_STP_Msk                 (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR9_START_Pos               (0UL)                     /*!< START (Bit 0)                                         */
#define ADC3_TCR9_START_Msk               (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR9  ========================================================== */
#define ADC3_TAR9_ADDR_Pos                (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC3_TAR9_ADDR_Msk                (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR9  ========================================================== */
#define ADC3_TLR9_LENG_Pos                (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC3_TLR9_LENG_Msk                (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR10  ========================================================= */
#define ADC3_TCR10_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC3_TCR10_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR10_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC3_TCR10_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC3_TCR10_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC3_TCR10_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR10_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC3_TCR10_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR10  ========================================================= */
#define ADC3_TAR10_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC3_TAR10_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR10  ========================================================= */
#define ADC3_TLR10_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC3_TLR10_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR11  ========================================================= */
#define ADC3_TCR11_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC3_TCR11_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR11_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC3_TCR11_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC3_TCR11_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC3_TCR11_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR11_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC3_TCR11_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR11  ========================================================= */
#define ADC3_TAR11_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC3_TAR11_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR11  ========================================================= */
#define ADC3_TLR11_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC3_TLR11_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR12  ========================================================= */
#define ADC3_TCR12_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC3_TCR12_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR12_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC3_TCR12_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC3_TCR12_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC3_TCR12_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR12_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC3_TCR12_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR12  ========================================================= */
#define ADC3_TAR12_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC3_TAR12_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR12  ========================================================= */
#define ADC3_TLR12_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC3_TLR12_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR13  ========================================================= */
#define ADC3_TCR13_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC3_TCR13_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR13_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC3_TCR13_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC3_TCR13_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC3_TCR13_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR13_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC3_TCR13_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR13  ========================================================= */
#define ADC3_TAR13_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC3_TAR13_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR13  ========================================================= */
#define ADC3_TLR13_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC3_TLR13_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR14  ========================================================= */
#define ADC3_TCR14_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC3_TCR14_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR14_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC3_TCR14_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC3_TCR14_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC3_TCR14_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR14_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC3_TCR14_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR14  ========================================================= */
#define ADC3_TAR14_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC3_TAR14_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR14  ========================================================= */
#define ADC3_TLR14_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC3_TLR14_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR15  ========================================================= */
#define ADC3_TCR15_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC3_TCR15_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR15_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC3_TCR15_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC3_TCR15_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC3_TCR15_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR15_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC3_TCR15_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR15  ========================================================= */
#define ADC3_TAR15_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC3_TAR15_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR15  ========================================================= */
#define ADC3_TLR15_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC3_TLR15_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR16  ========================================================= */
#define ADC3_TCR16_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC3_TCR16_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR16_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC3_TCR16_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC3_TCR16_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC3_TCR16_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR16_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC3_TCR16_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR16  ========================================================= */
#define ADC3_TAR16_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC3_TAR16_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR16  ========================================================= */
#define ADC3_TLR16_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC3_TLR16_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR17  ========================================================= */
#define ADC3_TCR17_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC3_TCR17_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR17_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC3_TCR17_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC3_TCR17_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC3_TCR17_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR17_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC3_TCR17_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR17  ========================================================= */
#define ADC3_TAR17_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC3_TAR17_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR17  ========================================================= */
#define ADC3_TLR17_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC3_TLR17_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR18  ========================================================= */
#define ADC3_TCR18_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC3_TCR18_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR18_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC3_TCR18_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC3_TCR18_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC3_TCR18_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR18_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC3_TCR18_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR18  ========================================================= */
#define ADC3_TAR18_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC3_TAR18_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR18  ========================================================= */
#define ADC3_TLR18_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC3_TLR18_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* =========================================================  TCR19  ========================================================= */
#define ADC3_TCR19_FIX_Pos                (3UL)                     /*!< FIX (Bit 3)                                           */
#define ADC3_TCR19_FIX_Msk                (0x8UL)                   /*!< FIX (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR19_CIRC_Pos               (2UL)                     /*!< CIRC (Bit 2)                                          */
#define ADC3_TCR19_CIRC_Msk               (0x4UL)                   /*!< CIRC (Bitfield-Mask: 0x01)                            */
#define ADC3_TCR19_STP_Pos                (1UL)                     /*!< STP (Bit 1)                                           */
#define ADC3_TCR19_STP_Msk                (0x2UL)                   /*!< STP (Bitfield-Mask: 0x01)                             */
#define ADC3_TCR19_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define ADC3_TCR19_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
/* =========================================================  TAR19  ========================================================= */
#define ADC3_TAR19_ADDR_Pos               (0UL)                     /*!< ADDR (Bit 0)                                          */
#define ADC3_TAR19_ADDR_Msk               (0xffffffffUL)            /*!< ADDR (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  TLR19  ========================================================= */
#define ADC3_TLR19_LENG_Pos               (0UL)                     /*!< LENG (Bit 0)                                          */
#define ADC3_TLR19_LENG_Msk               (0xffffUL)                /*!< LENG (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  CCR  ========================================================== */
#define ADC3_CCR_DELAY_Pos                (8UL)                     /*!< DELAY (Bit 8)                                         */
#define ADC3_CCR_DELAY_Msk                (0x3ff00UL)               /*!< DELAY (Bitfield-Mask: 0x3ff)                          */
#define ADC3_CCR_DUAL_Pos                 (0UL)                     /*!< DUAL (Bit 0)                                          */
#define ADC3_CCR_DUAL_Msk                 (0xfUL)                   /*!< DUAL (Bitfield-Mask: 0x0f)                            */
/* ==========================================================  CSR  ========================================================== */
#define ADC3_CSR_EOSMP_SLV_Pos            (25UL)                    /*!< EOSMP_SLV (Bit 25)                                    */
#define ADC3_CSR_EOSMP_SLV_Msk            (0x2000000UL)             /*!< EOSMP_SLV (Bitfield-Mask: 0x01)                       */
#define ADC3_CSR_ADRDY_SLV_Pos            (24UL)                    /*!< ADRDY_SLV (Bit 24)                                    */
#define ADC3_CSR_ADRDY_SLV_Msk            (0x1000000UL)             /*!< ADRDY_SLV (Bitfield-Mask: 0x01)                       */
#define ADC3_CSR_AWD2_SLV_Pos             (23UL)                    /*!< AWD2_SLV (Bit 23)                                     */
#define ADC3_CSR_AWD2_SLV_Msk             (0x800000UL)              /*!< AWD2_SLV (Bitfield-Mask: 0x01)                        */
#define ADC3_CSR_AWD1_SLV_Pos             (22UL)                    /*!< AWD1_SLV (Bit 22)                                     */
#define ADC3_CSR_AWD1_SLV_Msk             (0x400000UL)              /*!< AWD1_SLV (Bitfield-Mask: 0x01)                        */
#define ADC3_CSR_AWD0_SLV_Pos             (21UL)                    /*!< AWD0_SLV (Bit 21)                                     */
#define ADC3_CSR_AWD0_SLV_Msk             (0x200000UL)              /*!< AWD0_SLV (Bitfield-Mask: 0x01)                        */
#define ADC3_CSR_OVR_SLV_Pos              (20UL)                    /*!< OVR_SLV (Bit 20)                                      */
#define ADC3_CSR_OVR_SLV_Msk              (0x100000UL)              /*!< OVR_SLV (Bitfield-Mask: 0x01)                         */
#define ADC3_CSR_JEOS_SLV_Pos             (19UL)                    /*!< JEOS_SLV (Bit 19)                                     */
#define ADC3_CSR_JEOS_SLV_Msk             (0x80000UL)               /*!< JEOS_SLV (Bitfield-Mask: 0x01)                        */
#define ADC3_CSR_JEOC_SLV_Pos             (18UL)                    /*!< JEOC_SLV (Bit 18)                                     */
#define ADC3_CSR_JEOC_SLV_Msk             (0x40000UL)               /*!< JEOC_SLV (Bitfield-Mask: 0x01)                        */
#define ADC3_CSR_EOS_SLV_Pos              (17UL)                    /*!< EOS_SLV (Bit 17)                                      */
#define ADC3_CSR_EOS_SLV_Msk              (0x20000UL)               /*!< EOS_SLV (Bitfield-Mask: 0x01)                         */
#define ADC3_CSR_EOC_SLV_Pos              (16UL)                    /*!< EOC_SLV (Bit 16)                                      */
#define ADC3_CSR_EOC_SLV_Msk              (0x10000UL)               /*!< EOC_SLV (Bitfield-Mask: 0x01)                         */
#define ADC3_CSR_EOSMP_MST_Pos            (9UL)                     /*!< EOSMP_MST (Bit 9)                                     */
#define ADC3_CSR_EOSMP_MST_Msk            (0x200UL)                 /*!< EOSMP_MST (Bitfield-Mask: 0x01)                       */
#define ADC3_CSR_ADRDY_MST_Pos            (8UL)                     /*!< ADRDY_MST (Bit 8)                                     */
#define ADC3_CSR_ADRDY_MST_Msk            (0x100UL)                 /*!< ADRDY_MST (Bitfield-Mask: 0x01)                       */
#define ADC3_CSR_AWD2_MST_Pos             (7UL)                     /*!< AWD2_MST (Bit 7)                                      */
#define ADC3_CSR_AWD2_MST_Msk             (0x80UL)                  /*!< AWD2_MST (Bitfield-Mask: 0x01)                        */
#define ADC3_CSR_AWD1_MST_Pos             (6UL)                     /*!< AWD1_MST (Bit 6)                                      */
#define ADC3_CSR_AWD1_MST_Msk             (0x40UL)                  /*!< AWD1_MST (Bitfield-Mask: 0x01)                        */
#define ADC3_CSR_AWD0_MST_Pos             (5UL)                     /*!< AWD0_MST (Bit 5)                                      */
#define ADC3_CSR_AWD0_MST_Msk             (0x20UL)                  /*!< AWD0_MST (Bitfield-Mask: 0x01)                        */
#define ADC3_CSR_OVR_MST_Pos              (4UL)                     /*!< OVR_MST (Bit 4)                                       */
#define ADC3_CSR_OVR_MST_Msk              (0x10UL)                  /*!< OVR_MST (Bitfield-Mask: 0x01)                         */
#define ADC3_CSR_JEOS_MST_Pos             (3UL)                     /*!< JEOS_MST (Bit 3)                                      */
#define ADC3_CSR_JEOS_MST_Msk             (0x8UL)                   /*!< JEOS_MST (Bitfield-Mask: 0x01)                        */
#define ADC3_CSR_JEOC_MST_Pos             (2UL)                     /*!< JEOC_MST (Bit 2)                                      */
#define ADC3_CSR_JEOC_MST_Msk             (0x4UL)                   /*!< JEOC_MST (Bitfield-Mask: 0x01)                        */
#define ADC3_CSR_EOS_MST_Pos              (1UL)                     /*!< EOS_MST (Bit 1)                                       */
#define ADC3_CSR_EOS_MST_Msk              (0x2UL)                   /*!< EOS_MST (Bitfield-Mask: 0x01)                         */
#define ADC3_CSR_EOC_MST_Pos              (0UL)                     /*!< EOC_MST (Bit 0)                                       */
#define ADC3_CSR_EOC_MST_Msk              (0x1UL)                   /*!< EOC_MST (Bitfield-Mask: 0x01)                         */
/* ==========================================================  CDR  ========================================================== */
#define ADC3_CDR_RDATA_SLV_Pos            (16UL)                    /*!< RDATA_SLV (Bit 16)                                    */
#define ADC3_CDR_RDATA_SLV_Msk            (0xffff0000UL)            /*!< RDATA_SLV (Bitfield-Mask: 0xffff)                     */
#define ADC3_CDR_RDATA_MST_Pos            (0UL)                     /*!< RDATA_MST (Bit 0)                                     */
#define ADC3_CDR_RDATA_MST_Msk            (0xffffUL)                /*!< RDATA_MST (Bitfield-Mask: 0xffff)                     */


/* =========================================================================================================================== */
/* ================                                           TMR6                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define TMR6_CR0_ARE_Pos                  (7UL)                     /*!< ARE (Bit 7)                                           */
#define TMR6_CR0_ARE_Msk                  (0x80UL)                  /*!< ARE (Bitfield-Mask: 0x01)                             */
#define TMR6_CR0_OPM_Pos                  (3UL)                     /*!< OPM (Bit 3)                                           */
#define TMR6_CR0_OPM_Msk                  (0x8UL)                   /*!< OPM (Bitfield-Mask: 0x01)                             */
#define TMR6_CR0_CEN_Pos                  (0UL)                     /*!< CEN (Bit 0)                                           */
#define TMR6_CR0_CEN_Msk                  (0x1UL)                   /*!< CEN (Bitfield-Mask: 0x01)                             */
/* ==========================================================  SCR  ========================================================== */
#define TMR6_SCR_EE_Pos                   (22UL)                    /*!< EE (Bit 22)                                           */
#define TMR6_SCR_EE_Msk                   (0x400000UL)              /*!< EE (Bitfield-Mask: 0x01)                              */
#define TMR6_SCR_EMS_Pos                  (20UL)                    /*!< EMS (Bit 20)                                          */
#define TMR6_SCR_EMS_Msk                  (0x300000UL)              /*!< EMS (Bitfield-Mask: 0x03)                             */
#define TMR6_SCR_EFS_Pos                  (16UL)                    /*!< EFS (Bit 16)                                          */
#define TMR6_SCR_EFS_Msk                  (0xf0000UL)               /*!< EFS (Bitfield-Mask: 0x0f)                             */
#define TMR6_SCR_TS_Pos                   (8UL)                     /*!< TS (Bit 8)                                            */
#define TMR6_SCR_TS_Msk                   (0x1f00UL)                /*!< TS (Bitfield-Mask: 0x1f)                              */
#define TMR6_SCR_SMS_Pos                  (0UL)                     /*!< SMS (Bit 0)                                           */
#define TMR6_SCR_SMS_Msk                  (0xfUL)                   /*!< SMS (Bitfield-Mask: 0x0f)                             */
/* ==========================================================  IER  ========================================================== */
#define TMR6_IER_TIE_Pos                  (10UL)                    /*!< TIE (Bit 10)                                          */
#define TMR6_IER_TIE_Msk                  (0x400UL)                 /*!< TIE (Bitfield-Mask: 0x01)                             */
#define TMR6_IER_UIE_Pos                  (8UL)                     /*!< UIE (Bit 8)                                           */
#define TMR6_IER_UIE_Msk                  (0x100UL)                 /*!< UIE (Bitfield-Mask: 0x01)                             */
#define TMR6_IER_CIE_Pos                  (0UL)                     /*!< CIE (Bit 0)                                           */
#define TMR6_IER_CIE_Msk                  (0x1UL)                   /*!< CIE (Bitfield-Mask: 0x01)                             */
/* ==========================================================  SR  =========================================================== */
#define TMR6_SR_STS_Pos                   (18UL)                    /*!< STS (Bit 18)                                          */
#define TMR6_SR_STS_Msk                   (0x40000UL)               /*!< STS (Bitfield-Mask: 0x01)                             */
#define TMR6_SR_CUS_Pos                   (17UL)                    /*!< CUS (Bit 17)                                          */
#define TMR6_SR_CUS_Msk                   (0x20000UL)               /*!< CUS (Bitfield-Mask: 0x01)                             */
#define TMR6_SR_PUS_Pos                   (16UL)                    /*!< PUS (Bit 16)                                          */
#define TMR6_SR_PUS_Msk                   (0x10000UL)               /*!< PUS (Bitfield-Mask: 0x01)                             */
#define TMR6_SR_TIF_Pos                   (10UL)                    /*!< TIF (Bit 10)                                          */
#define TMR6_SR_TIF_Msk                   (0x400UL)                 /*!< TIF (Bitfield-Mask: 0x01)                             */
#define TMR6_SR_UIF_Pos                   (8UL)                     /*!< UIF (Bit 8)                                           */
#define TMR6_SR_UIF_Msk                   (0x100UL)                 /*!< UIF (Bitfield-Mask: 0x01)                             */
#define TMR6_SR_CIF_Pos                   (0UL)                     /*!< CIF (Bit 0)                                           */
#define TMR6_SR_CIF_Msk                   (0x1UL)                   /*!< CIF (Bitfield-Mask: 0x01)                             */
/* ==========================================================  UGR  ========================================================== */
#define TMR6_UGR_SG_Pos                   (12UL)                    /*!< SG (Bit 12)                                           */
#define TMR6_UGR_SG_Msk                   (0x1000UL)                /*!< SG (Bitfield-Mask: 0x01)                              */
#define TMR6_UGR_CG_Pos                   (4UL)                     /*!< CG (Bit 4)                                            */
#define TMR6_UGR_CG_Msk                   (0x10UL)                  /*!< CG (Bitfield-Mask: 0x01)                              */
#define TMR6_UGR_TG_Pos                   (1UL)                     /*!< TG (Bit 1)                                            */
#define TMR6_UGR_TG_Msk                   (0x2UL)                   /*!< TG (Bitfield-Mask: 0x01)                              */
#define TMR6_UGR_UG_Pos                   (0UL)                     /*!< UG (Bit 0)                                            */
#define TMR6_UGR_UG_Msk                   (0x1UL)                   /*!< UG (Bitfield-Mask: 0x01)                              */
/* =========================================================  CCMR  ========================================================== */
#define TMR6_CCMR_RLD_Pos                 (2UL)                     /*!< RLD (Bit 2)                                           */
#define TMR6_CCMR_RLD_Msk                 (0x4UL)                   /*!< RLD (Bitfield-Mask: 0x01)                             */
/* =========================================================  CCER  ========================================================== */
#define TMR6_CCER_CCP_Pos                 (2UL)                     /*!< CCP (Bit 2)                                           */
#define TMR6_CCER_CCP_Msk                 (0x4UL)                   /*!< CCP (Bitfield-Mask: 0x01)                             */
#define TMR6_CCER_CCE_Pos                 (0UL)                     /*!< CCE (Bit 0)                                           */
#define TMR6_CCER_CCE_Msk                 (0x1UL)                   /*!< CCE (Bitfield-Mask: 0x01)                             */
/* ==========================================================  CPR  ========================================================== */
#define TMR6_CPR_CPV_Pos                  (0UL)                     /*!< CPV (Bit 0)                                           */
#define TMR6_CPR_CPV_Msk                  (0xffffUL)                /*!< CPV (Bitfield-Mask: 0xffff)                           */
/* =========================================================  PSCR  ========================================================== */
#define TMR6_PSCR_PSC_Pos                 (0UL)                     /*!< PSC (Bit 0)                                           */
#define TMR6_PSCR_PSC_Msk                 (0xffUL)                  /*!< PSC (Bitfield-Mask: 0xff)                             */
/* =========================================================  CNTR  ========================================================== */
#define TMR6_CNTR_CNT_Pos                 (0UL)                     /*!< CNT (Bit 0)                                           */
#define TMR6_CNTR_CNT_Msk                 (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* =========================================================  CC0R  ========================================================== */
#define TMR6_CC0R_CMP_Pos                 (0UL)                     /*!< CMP (Bit 0)                                           */
#define TMR6_CC0R_CMP_Msk                 (0xffffUL)                /*!< CMP (Bitfield-Mask: 0xffff)                           */

/** @} */ /* End of group PosMask_peripherals */


#ifdef __cplusplus
}
#endif

#endif /* MYCHIP_H */


/** @} */ /* End of group myChip */

/** @} */ /* End of group ARM Ltd. */
