{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574138523821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574138523822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 12:42:03 2019 " "Processing started: Tue Nov 19 12:42:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574138523822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574138523822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574138523822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1574138524269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 2 2 " "Found 2 design units, including 2 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "E:/altera/13.1/lab/lab1/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574138524333 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2to1 " "Found entity 2: mux2to1" {  } { { "part2.v" "" { Text "E:/altera/13.1/lab/lab1/part2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574138524333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574138524333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "E:/altera/13.1/lab/lab1/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574138524335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574138524335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M1 m1 part3.v(5) " "Verilog HDL Declaration information at part3.v(5): object \"M1\" differs only in case from object \"m1\" in the same scope" {  } { { "part3.v" "" { Text "E:/altera/13.1/lab/lab1/part3.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1574138524338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M2 m2 part3.v(5) " "Verilog HDL Declaration information at part3.v(5): object \"M2\" differs only in case from object \"m2\" in the same scope" {  } { { "part3.v" "" { Text "E:/altera/13.1/lab/lab1/part3.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1574138524338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M3 m3 part3.v(5) " "Verilog HDL Declaration information at part3.v(5): object \"M3\" differs only in case from object \"m3\" in the same scope" {  } { { "part3.v" "" { Text "E:/altera/13.1/lab/lab1/part3.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1574138524338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 2 2 " "Found 2 design units, including 2 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "E:/altera/13.1/lab/lab1/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574138524339 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux21 " "Found entity 2: mux21" {  } { { "part3.v" "" { Text "E:/altera/13.1/lab/lab1/part3.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574138524339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574138524339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 1 1 " "Found 1 design units, including 1 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "PART4.v" "" { Text "E:/altera/13.1/lab/lab1/PART4.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574138524343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574138524343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.bdf" "" { Schematic "E:/altera/13.1/lab/lab1/lab1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574138524345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574138524345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M1 m1 PART5.v(18) " "Verilog HDL Declaration information at PART5.v(18): object \"M1\" differs only in case from object \"m1\" in the same scope" {  } { { "PART5.v" "" { Text "E:/altera/13.1/lab/lab1/PART5.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1574138524347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M2 m2 PART5.v(18) " "Verilog HDL Declaration information at PART5.v(18): object \"M2\" differs only in case from object \"m2\" in the same scope" {  } { { "PART5.v" "" { Text "E:/altera/13.1/lab/lab1/PART5.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1574138524347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M3 m3 PART5.v(18) " "Verilog HDL Declaration information at PART5.v(18): object \"M3\" differs only in case from object \"m3\" in the same scope" {  } { { "PART5.v" "" { Text "E:/altera/13.1/lab/lab1/PART5.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1574138524348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 2 2 " "Found 2 design units, including 2 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3bit5to1 " "Found entity 1: mux3bit5to1" {  } { { "PART5.v" "" { Text "E:/altera/13.1/lab/lab1/PART5.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574138524348 ""} { "Info" "ISGN_ENTITY_NAME" "2 part5 " "Found entity 2: part5" {  } { { "PART5.v" "" { Text "E:/altera/13.1/lab/lab1/PART5.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574138524348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574138524348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M1 m1 PART6.v(47) " "Verilog HDL Declaration information at PART6.v(47): object \"M1\" differs only in case from object \"m1\" in the same scope" {  } { { "PART6.v" "" { Text "E:/altera/13.1/lab/lab1/PART6.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1574138524351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M2 m2 PART6.v(47) " "Verilog HDL Declaration information at PART6.v(47): object \"M2\" differs only in case from object \"m2\" in the same scope" {  } { { "PART6.v" "" { Text "E:/altera/13.1/lab/lab1/PART6.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1574138524351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M3 m3 PART6.v(47) " "Verilog HDL Declaration information at PART6.v(47): object \"M3\" differs only in case from object \"m3\" in the same scope" {  } { { "PART6.v" "" { Text "E:/altera/13.1/lab/lab1/PART6.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1574138524351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M4 m4 PART6.v(47) " "Verilog HDL Declaration information at PART6.v(47): object \"M4\" differs only in case from object \"m4\" in the same scope" {  } { { "PART6.v" "" { Text "E:/altera/13.1/lab/lab1/PART6.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1574138524351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M5 m5 PART6.v(47) " "Verilog HDL Declaration information at PART6.v(47): object \"M5\" differs only in case from object \"m5\" in the same scope" {  } { { "PART6.v" "" { Text "E:/altera/13.1/lab/lab1/PART6.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1574138524351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M6 m6 PART6.v(47) " "Verilog HDL Declaration information at PART6.v(47): object \"M6\" differs only in case from object \"m6\" in the same scope" {  } { { "PART6.v" "" { Text "E:/altera/13.1/lab/lab1/PART6.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1574138524351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.v 2 2 " "Found 2 design units, including 2 entities, in source file part6.v" { { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Found entity 1: part6" {  } { { "PART6.v" "" { Text "E:/altera/13.1/lab/lab1/PART6.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574138524351 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux3bit8to1 " "Found entity 2: mux3bit8to1" {  } { { "PART6.v" "" { Text "E:/altera/13.1/lab/lab1/PART6.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574138524351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574138524351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S part2.v(7) " "Verilog HDL Implicit Net warning at part2.v(7): created implicit net for \"S\"" {  } { { "part2.v" "" { Text "E:/altera/13.1/lab/lab1/part2.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574138524351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574138524390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst\"" {  } { { "lab1.bdf" "inst" { Schematic "E:/altera/13.1/lab/lab1/lab1.bdf" { { 360 640 808 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574138524424 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1574138524985 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera/13.1/lab/lab1/output_files/lab1.map.smsg " "Generated suppressed messages file E:/altera/13.1/lab/lab1/output_files/lab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1574138525145 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574138525249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574138525249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574138525318 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574138525318 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574138525318 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574138525318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574138525371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 12:42:05 2019 " "Processing ended: Tue Nov 19 12:42:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574138525371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574138525371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574138525371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574138525371 ""}
