# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:33:57 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity uut_alu
# -- Compiling architecture rtl of uut_alu
# End time: 16:33:58 on Nov 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_alu_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:34:04 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_alu_tb
# -- Compiling architecture rtl of uut_alu_tb
# End time: 16:34:04 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.uut_alu_tb
# vsim -voptargs="+acc" work.uut_alu_tb 
# Start time: 16:34:17 on Nov 08,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uut_alu_tb(rtl)#1
add wave -position insertpoint sim:/uut_alu_tb/*
run -all
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/alu.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:35:53 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu
# -- Compiling architecture rtl of alu
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/alu.vhd(61): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/alu.vhd(68): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 16:35:53 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_alu_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:36:00 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_alu_tb
# -- Compiling architecture rtl of uut_alu_tb
# End time: 16:36:00 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 16:36:09 on Nov 08,2022, Elapsed time: 0:01:52
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.alu
# vsim -voptargs="+acc" work.alu 
# Start time: 16:36:18 on Nov 08,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(rtl)#1
add wave -position insertpoint sim:/alu/*
force -freeze sim:/alu/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/alu/I_function7 0 0
force -freeze sim:/alu/I_alu_en 1 0
force -freeze sim:/alu/I_add 0 0
force -freeze sim:/alu/I_operand_selector 2'h0 0
force -freeze sim:/alu/I_function3 3'h0 0
force -freeze sim:/alu/I_immediate 32'h00000008 0
force -freeze sim:/alu/I_pc 32'h80000018 0
force -freeze sim:/alu/I_rs1 32'h80000018 0
force -freeze sim:/alu/I_rs2 32'h00000008 0
run
force -freeze sim:/alu/I_function3 3'h1 0
run
run
vsim -voptargs=+acc work.uut_alu
# End time: 16:39:39 on Nov 08,2022, Elapsed time: 0:03:21
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.uut_alu 
# Start time: 16:39:39 on Nov 08,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd(89): (vopt-3473) Component instance "comp1 : comparator" is not bound.
#         Region: /uut_alu
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.uut_alu(rtl)#1
# Loading work.alu(rtl)#1
# ** Warning: (vsim-3473) Component instance "comp1 : comparator" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /uut_alu File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd
add wave -position insertpoint sim:/uut_alu/*
add wave -position insertpoint sim:/alu/*
# ** UI-Msg: (vish-4014) No objects found matching '/alu/*'.
force -freeze sim:/alu/clk 1 0, 0 {50 ns} -r 100
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/clk' not found.
# 
force -freeze sim:/alu/I_function7 0 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/I_function7' not found.
# 
force -freeze sim:/alu/I_alu_en 1 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/I_alu_en' not found.
# 
force -freeze sim:/alu/I_add 0 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/I_add' not found.
# 
force -freeze sim:/alu/I_operand_selector 2'h0 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/I_operand_selector' not found.
# 
force -freeze sim:/alu/I_function3 3'h0 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/I_function3' not found.
# 
force -freeze sim:/alu/I_immediate 32'h00000008 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/I_immediate' not found.
# 
force -freeze sim:/alu/I_pc 32'h80000018 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/I_pc' not found.
# 
force -freeze sim:/alu/I_rs1 32'h80000018 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/I_rs1' not found.
# 
force -freeze sim:/alu/I_rs2 32'h00000008 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/I_rs2' not found.
# 
force -freeze sim:/uut_alu/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_alu/uut_alu_en 1 0
force -freeze sim:/uut_alu/uut_alu_clr 0 0
force -freeze sim:/uut_alu/I_function7 0 0
force -freeze sim:/uut_alu/I_alu_en 1 0
force -freeze sim:/uut_alu/I_compare_en 0 0
force -freeze sim:/uut_alu/I_add {} 0
# ** UI-Msg: (vsim-4026) Value "" does not represent a literal of the enumeration type.
# ** UI-Msg: (vsim-4011) Invalid force value: {} 0.
# 
force -freeze sim:/uut_alu/I_jump 0 0
force -freeze sim:/uut_alu/I_mem_en 0 0
force -freeze sim:/uut_alu/I_wb_en 0 0
force -freeze sim:/uut_alu/I_operand_selector 2'h0 0
force -freeze sim:/uut_alu/I_wb_selector 2'h0 0
force -freeze sim:/uut_alu/I_function3 3'h1 0
force -freeze sim:/uut_alu/I_rd_address 5'h01 0
force -freeze sim:/uut_alu/I_immediate 32'h80000018 0
force -freeze sim:/uut_alu/I_pc 32'h00000008 0
force -freeze sim:/uut_alu/I_rs1 32'h80000018 0
force -freeze sim:/uut_alu/I_rs2 32'h00000008 0
force -freeze sim:/uut_alu/I_pc4 32'h00000000 0
run
force -freeze sim:/uut_alu/uut_alu_en 0 0
run
force -freeze sim:/uut_alu/I_add 0 0
force -freeze sim:/uut_alu/O_function3 3'h5 0
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# ** Warning: (vsim-3473) Component instance "comp1 : comparator" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /uut_alu File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd
force -freeze sim:/uut_alu/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_alu/uut_alu_en 1 0
force -freeze sim:/uut_alu/uut_alu_clr 0 0
force -freeze sim:/uut_alu/I_function7 0 0
force -freeze sim:/uut_alu/I_alu_en 1 0
force -freeze sim:/uut_alu/I_compare_en 0 0
force -freeze sim:/uut_alu/I_jump 0 0
force -freeze sim:/uut_alu/I_mem_en 0 0
force -freeze sim:/uut_alu/I_wb_en 0 0
force -freeze sim:/uut_alu/I_operand_selector 2'h0 0
force -freeze sim:/uut_alu/I_wb_selector 2'h0 0
force -freeze sim:/uut_alu/I_function3 3'h1 0
force -freeze sim:/uut_alu/I_rd_address 5'h01 0
force -freeze sim:/uut_alu/I_immediate 32'h80000018 0
force -freeze sim:/uut_alu/I_pc 32'h00000008 0
force -freeze sim:/uut_alu/I_rs1 32'h80000018 0
force -freeze sim:/uut_alu/I_rs2 32'h00000008 0
force -freeze sim:/uut_alu/I_pc4 32'h00000000 0
force -freeze sim:/uut_alu/I_add 0 0
force -freeze sim:/uut_alu/O_function3 3'h5 0
force -freeze sim:/uut_alu/uut_alu_en 0 0
run
run
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/alu.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:49:15 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu
# -- Compiling architecture rtl of alu
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/alu.vhd(61): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/alu.vhd(68): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 16:49:15 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/comparator.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:49:21 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparator
# -- Compiling architecture rtl of comparator
# End time: 16:49:21 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:49:22 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity uut_alu
# -- Compiling architecture rtl of uut_alu
# End time: 16:49:22 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 16:49:31 on Nov 08,2022, Elapsed time: 0:09:52
# Errors: 0, Warnings: 2
vsim -voptargs=+acc work.uut_alu
# vsim -voptargs="+acc" work.uut_alu 
# Start time: 16:49:40 on Nov 08,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.uut_alu(rtl)#1
# Loading work.alu(rtl)#1
# ** Warning: (vsim-3473) Component instance "comp1 : comparator" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /uut_alu File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd
add wave -position insertpoint sim:/uut_alu/*
force -freeze sim:/uut_alu/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_alu/uut_alu_en 1 0
force -freeze sim:/uut_alu/uut_alu_clr 0 0
force -freeze sim:/uut_alu/I_function7 0 0
force -freeze sim:/uut_alu/I_alu_en 1 0
force -freeze sim:/uut_alu/I_compare_en 0 0
force -freeze sim:/uut_alu/I_jump 0 0
force -freeze sim:/uut_alu/I_mem_en 0 0
force -freeze sim:/uut_alu/I_wb_en 0 0
force -freeze sim:/uut_alu/I_operand_selector 2'h0 0
force -freeze sim:/uut_alu/I_wb_selector 2'h0 0
force -freeze sim:/uut_alu/I_function3 3'h1 0
force -freeze sim:/uut_alu/I_rd_address 5'h01 0
force -freeze sim:/uut_alu/I_immediate 32'h80000018 0
force -freeze sim:/uut_alu/I_pc 32'h00000008 0
force -freeze sim:/uut_alu/I_rs1 32'h80000018 0
force -freeze sim:/uut_alu/I_rs2 32'h00000008 0
force -freeze sim:/uut_alu/I_pc4 32'h00000000 0
force -freeze sim:/uut_alu/I_add 0 0
force -freeze sim:/uut_alu/O_function3 3'h5 0
force -freeze sim:/uut_alu/uut_alu_en 0 0
run
force -freeze sim:/uut_alu/I_function3 3'h5 0
run
force -freeze sim:/uut_alu/uut_alu_en 1 0
run
force -freeze sim:/uut_alu/uut_alu_en 0 0
run
