# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do fsm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm {C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:11 on Nov 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm" C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/fsm.v 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 09:39:11 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm {C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:11 on Nov 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm" C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/counter.v 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 09:39:11 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm {C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/fsm_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:11 on Nov 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm" C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/fsm_test.v 
# -- Compiling module fsm_test
# 
# Top level modules:
# 	fsm_test
# End time: 09:39:11 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  fsm_test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" fsm_test 
# Start time: 09:39:12 on Nov 17,2017
# Loading work.fsm_test
# Loading work.fsm
# Loading work.counter
# ** Warning: (vsim-3015) C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/fsm.v(33): [PCDPC] - Port size (8) does not match connection size (7) for port 'count'. The port definition is at: C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/counter.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_test/i1/counter1 File: C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/counter.v
# ** Warning: (vsim-3015) C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/fsm.v(33): [PCDPC] - Port size (8) does not match connection size (32) for port 'n'. The port definition is at: C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/counter.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_test/i1/counter1 File: C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/counter.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
#                    4 << Coming out of reset >>
#                    4 << Loading value 1 >>
#                  404 << Simulation Complete >>
# ** Note: $finish    : C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/fsm_test.v(82)
#    Time: 404 ns  Iteration: 0  Instance: /fsm_test
# 1
# Break in Module fsm_test at C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/fsm_test.v line 82
add wave -position end  sim:/fsm_test/i1/state
restart
# ** Warning: (vsim-3015) C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/fsm.v(33): [PCDPC] - Port size (8) does not match connection size (7) for port 'count'. The port definition is at: C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/counter.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_test/i1/counter1 File: C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/counter.v
# ** Warning: (vsim-3015) C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/fsm.v(33): [PCDPC] - Port size (8) does not match connection size (32) for port 'n'. The port definition is at: C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/counter.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /fsm_test/i1/counter1 File: C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/counter.v
run
#                    0 << Starting the Simulation >>
#                    4 << Coming out of reset >>
#                    4 << Loading value 1 >>
#                  404 << Simulation Complete >>
# ** Note: $finish    : C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/fsm_test.v(82)
#    Time: 404 ns  Iteration: 0  Instance: /fsm_test
# 1
# Break in Module fsm_test at C:/Users/Usuario/Documents/Tesis/codigo/Nov16_2/fsm/fsm_test.v line 82
# End time: 09:39:57 on Nov 17,2017, Elapsed time: 0:00:45
# Errors: 0, Warnings: 4
