

///100 days of RTL///

///Abilash P///

///4-bit Odd parity Generator in data flow modeling///

module bit_4_odd_parity_gen (A, Y);

input  [3:0]A;
output Y;

assign Y = ~(A[3] ^ A[2] ^ A[1] ^A[0]);

endmodule
