

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Sun Feb 19 17:12:02 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynq_axis_adder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.613 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    110|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      36|     40|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     68|    -|
|Register         |        -|    -|     113|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     149|    218|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+----+----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------+---------------+---------+----+----+----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  36|  40|    0|
    +-----------------+---------------+---------+----+----+----+-----+
    |Total            |               |        0|   0|  36|  40|    0|
    +-----------------+---------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |acc_3_fu_125_p2                   |         +|   0|  0|  39|          32|          32|
    |i_2_fu_131_p2                     |         +|   0|  0|  39|          32|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_168                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln37_fu_137_p2               |      icmp|   0|  0|  18|          32|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 110|         103|          43|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |A_TDATA_blk_n                     |   9|          2|    1|          2|
    |B_TDATA_blk_n                     |   9|          2|    1|          2|
    |acc_fu_66                         |   9|          2|   32|         64|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|   32|         64|
    |i_fu_62                           |  14|          3|   32|         96|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  68|         15|  100|        232|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_3_reg_193                     |  32|   0|   32|          0|
    |acc_fu_66                         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_62                           |  32|   0|   32|          0|
    |icmp_ln37_reg_198                 |   1|   0|    1|          0|
    |icmp_ln37_reg_198_pp0_iter1_reg   |   1|   0|    1|          0|
    |tmp_keep_V_reg_178                |   4|   0|    4|          0|
    |tmp_last_V_reg_188                |   1|   0|    1|          0|
    |tmp_strb_V_reg_183                |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 113|   0|  113|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       example|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       example|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       example|  return value|
|A_TVALID               |   in|    1|        axis|    A_V_last_V|       pointer|
|A_TREADY               |  out|    1|        axis|    A_V_last_V|       pointer|
|A_TLAST                |   in|    1|        axis|    A_V_last_V|       pointer|
|B_TREADY               |   in|    1|        axis|    B_V_last_V|       pointer|
|B_TVALID               |  out|    1|        axis|    B_V_last_V|       pointer|
|B_TLAST                |  out|    1|        axis|    B_V_last_V|       pointer|
|A_TDATA                |   in|   32|        axis|    A_V_data_V|       pointer|
|A_TKEEP                |   in|    4|        axis|    A_V_keep_V|       pointer|
|A_TSTRB                |   in|    4|        axis|    A_V_strb_V|       pointer|
|B_TDATA                |  out|   32|        axis|    B_V_data_V|       pointer|
|B_TKEEP                |  out|    4|        axis|    B_V_keep_V|       pointer|
|B_TSTRB                |  out|    4|        axis|    B_V_strb_V|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 7 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln21 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [pynq_axis_adder/example.cpp:21]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i1 %A_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_V_data_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %A_V_keep_V"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %A_V_strb_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %A_V_last_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i1 %B_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_V_data_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %B_V_keep_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %B_V_strb_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %B_V_last_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln31 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i1 0, i1 %B_V_last_V, i1 0, i1 0, void @empty_4" [pynq_axis_adder/example.cpp:31]   --->   Operation 20 'specaxissidechannel' 'specaxissidechannel_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln31 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i1 0, i1 %A_V_last_V, i1 0, i1 0, void @empty_5" [pynq_axis_adder/example.cpp:31]   --->   Operation 21 'specaxissidechannel' 'specaxissidechannel_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln31 = store i32 0, i32 %i" [pynq_axis_adder/example.cpp:31]   --->   Operation 22 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln31 = br void %while.body" [pynq_axis_adder/example.cpp:31]   --->   Operation 23 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [pynq_axis_adder/example.cpp:35]   --->   Operation 24 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%acc_1 = load i32 %acc" [pynq_axis_adder/example.cpp:34]   --->   Operation 25 'load' 'acc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [pynq_axis_adder/example.cpp:29]   --->   Operation 27 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i1 %A_V_last_V"   --->   Operation 28 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node acc_3)   --->   "%tmp_data_V = extractvalue i41 %empty"   --->   Operation 29 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i41 %empty"   --->   Operation 30 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i41 %empty"   --->   Operation 31 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i41 %empty"   --->   Operation 32 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.55ns) (out node of the LUT)   --->   "%acc_3 = add i32 %tmp_data_V, i32 %acc_1" [pynq_axis_adder/example.cpp:34]   --->   Operation 33 'add' 'acc_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.55ns)   --->   "%i_2 = add i32 %i_1, i32 1" [pynq_axis_adder/example.cpp:35]   --->   Operation 34 'add' 'i_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.47ns)   --->   "%icmp_ln37 = icmp_eq  i32 %i_2, i32 2" [pynq_axis_adder/example.cpp:37]   --->   Operation 35 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %while.body.if.end_crit_edge, void %if.then" [pynq_axis_adder/example.cpp:37]   --->   Operation 36 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 %acc_3, i32 %acc" [pynq_axis_adder/example.cpp:37]   --->   Operation 37 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 %i_2, i32 %i" [pynq_axis_adder/example.cpp:37]   --->   Operation 38 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln37 = br void %if.end" [pynq_axis_adder/example.cpp:37]   --->   Operation 39 'br' 'br_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln42 = store i32 0, i32 %acc" [pynq_axis_adder/example.cpp:42]   --->   Operation 40 'store' 'store_ln42' <Predicate = (icmp_ln37)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln42 = store i32 0, i32 %i" [pynq_axis_adder/example.cpp:42]   --->   Operation 41 'store' 'store_ln42' <Predicate = (icmp_ln37)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %tmp_last_V, void %if.end4, void %while.end" [pynq_axis_adder/example.cpp:44]   --->   Operation 42 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln31 = br void %while.body" [pynq_axis_adder/example.cpp:31]   --->   Operation 43 'br' 'br_ln31' <Predicate = (!tmp_last_V)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i1 %B_V_last_V, i32 %acc_3, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_last_V"   --->   Operation 44 'write' 'write_ln258' <Predicate = (icmp_ln37)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i1 %B_V_last_V, i32 %acc_3, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_last_V"   --->   Operation 45 'write' 'write_ln258' <Predicate = (icmp_ln37)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln42 = br void %if.end" [pynq_axis_adder/example.cpp:42]   --->   Operation 46 'br' 'br_ln42' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [pynq_axis_adder/example.cpp:48]   --->   Operation 47 'ret' 'ret_ln48' <Predicate = (tmp_last_V)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                        (alloca             ) [ 0100]
acc                      (alloca             ) [ 0100]
spectopmodule_ln21       (spectopmodule      ) [ 0000]
specinterface_ln0        (specinterface      ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specinterface_ln0        (specinterface      ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specinterface_ln0        (specinterface      ) [ 0000]
specaxissidechannel_ln31 (specaxissidechannel) [ 0000]
specaxissidechannel_ln31 (specaxissidechannel) [ 0000]
store_ln31               (store              ) [ 0000]
br_ln31                  (br                 ) [ 0000]
i_1                      (load               ) [ 0000]
acc_1                    (load               ) [ 0000]
specpipeline_ln0         (specpipeline       ) [ 0000]
specloopname_ln29        (specloopname       ) [ 0000]
empty                    (read               ) [ 0000]
tmp_data_V               (extractvalue       ) [ 0000]
tmp_keep_V               (extractvalue       ) [ 0111]
tmp_strb_V               (extractvalue       ) [ 0111]
tmp_last_V               (extractvalue       ) [ 0111]
acc_3                    (add                ) [ 0111]
i_2                      (add                ) [ 0000]
icmp_ln37                (icmp               ) [ 0111]
br_ln37                  (br                 ) [ 0000]
store_ln37               (store              ) [ 0000]
store_ln37               (store              ) [ 0000]
br_ln37                  (br                 ) [ 0000]
store_ln42               (store              ) [ 0000]
store_ln42               (store              ) [ 0000]
br_ln44                  (br                 ) [ 0000]
br_ln31                  (br                 ) [ 0000]
write_ln258              (write              ) [ 0000]
br_ln42                  (br                 ) [ 0000]
ret_ln48                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="acc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="empty_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="41" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="0" index="3" bw="4" slack="0"/>
<pin id="75" dir="0" index="4" bw="1" slack="0"/>
<pin id="76" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="0" index="3" bw="4" slack="0"/>
<pin id="87" dir="0" index="4" bw="1" slack="0"/>
<pin id="88" dir="0" index="5" bw="32" slack="1"/>
<pin id="89" dir="0" index="6" bw="4" slack="1"/>
<pin id="90" dir="0" index="7" bw="4" slack="1"/>
<pin id="91" dir="0" index="8" bw="1" slack="1"/>
<pin id="92" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln258/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln31_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_1_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="acc_1_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_data_V_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="41" slack="0"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_keep_V_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="41" slack="0"/>
<pin id="115" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_strb_V_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="41" slack="0"/>
<pin id="119" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_last_V_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="41" slack="0"/>
<pin id="123" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="acc_3_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_3/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_2_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln37_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln37_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln37_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln42_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln42_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="163" class="1005" name="i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="171" class="1005" name="acc_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="178" class="1005" name="tmp_keep_V_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="1"/>
<pin id="180" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="183" class="1005" name="tmp_strb_V_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="1"/>
<pin id="185" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="188" class="1005" name="tmp_last_V_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="193" class="1005" name="acc_3_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="icmp_ln37_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="56" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="93"><net_src comp="60" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="112"><net_src comp="70" pin="5"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="70" pin="5"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="70" pin="5"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="70" pin="5"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="109" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="106" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="103" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="131" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="58" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="125" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="131" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="62" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="169"><net_src comp="163" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="170"><net_src comp="163" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="174"><net_src comp="66" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="177"><net_src comp="171" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="181"><net_src comp="113" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="82" pin=6"/></net>

<net id="186"><net_src comp="117" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="82" pin=7"/></net>

<net id="191"><net_src comp="121" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="82" pin=8"/></net>

<net id="196"><net_src comp="125" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="82" pin=5"/></net>

<net id="201"><net_src comp="137" pin="2"/><net_sink comp="198" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B_V_data_V | {3 }
	Port: B_V_keep_V | {3 }
	Port: B_V_strb_V | {3 }
	Port: B_V_last_V | {3 }
 - Input state : 
	Port: example : A_V_data_V | {1 }
	Port: example : A_V_keep_V | {1 }
	Port: example : A_V_strb_V | {1 }
	Port: example : A_V_last_V | {1 }
  - Chain level:
	State 1
		store_ln31 : 1
		i_1 : 1
		acc_1 : 1
		acc_3 : 1
		i_2 : 2
		icmp_ln37 : 3
		br_ln37 : 4
		store_ln37 : 2
		store_ln37 : 3
		store_ln42 : 1
		store_ln42 : 1
		br_ln44 : 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |    acc_3_fu_125   |    0    |    39   |
|          |     i_2_fu_131    |    0    |    39   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln37_fu_137 |    0    |    18   |
|----------|-------------------|---------|---------|
|   read   |  empty_read_fu_70 |    0    |    0    |
|----------|-------------------|---------|---------|
|   write  |  grp_write_fu_82  |    0    |    0    |
|----------|-------------------|---------|---------|
|          | tmp_data_V_fu_109 |    0    |    0    |
|extractvalue| tmp_keep_V_fu_113 |    0    |    0    |
|          | tmp_strb_V_fu_117 |    0    |    0    |
|          | tmp_last_V_fu_121 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    96   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   acc_3_reg_193  |   32   |
|    acc_reg_171   |   32   |
|     i_reg_163    |   32   |
| icmp_ln37_reg_198|    1   |
|tmp_keep_V_reg_178|    4   |
|tmp_last_V_reg_188|    1   |
|tmp_strb_V_reg_183|    4   |
+------------------+--------+
|       Total      |   106  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   96   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   106  |    -   |
+-----------+--------+--------+
|   Total   |   106  |   96   |
+-----------+--------+--------+
