<stg><name>sqrt_fixed<35, 13></name>


<trans_list>

<trans id="650" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:1  %x_V_read = call i34 @_ssdm_op_Read.ap_auto.i34(i34 %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="12" op_0_bw="12" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:3  %trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i34.i32.i32(i34 %x_V_read, i32 22, i32 33)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="13" op_0_bw="12">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:4  %sext_ln708 = sext i12 %trunc_ln to i13

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="13">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:5  %x_l_I_V = zext i13 %sext_ln708 to i16

]]></Node>
<StgValue><ssdm name="x_l_I_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="22" op_0_bw="34">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:6  %trunc_ln731 = trunc i34 %x_V_read to i22

]]></Node>
<StgValue><ssdm name="trunc_ln731"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:8  %tmp = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %x_V_read, i32 33)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="3" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:9  %p_Result_s_33 = call i16 @llvm.part.set.i16.i3(i16 %x_l_I_V, i3 0, i32 12, i32 14)

]]></Node>
<StgValue><ssdm name="p_Result_s_33"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:10  %select_ln612 = select i1 %tmp, i7 -64, i7 0

]]></Node>
<StgValue><ssdm name="select_ln612"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:11  %select_ln612_1 = select i1 %tmp, i16 %p_Result_s_33, i16 %x_l_I_V

]]></Node>
<StgValue><ssdm name="select_ln612_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:12  %p_Result_25_1 = call i2 @_ssdm_op_PartSelect.i2.i7.i32.i32(i7 %select_ln612, i32 5, i32 6)

]]></Node>
<StgValue><ssdm name="p_Result_25_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:13  %tmp_1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %p_Result_25_1, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:14  %p_Result_28_1 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %select_ln612_1, i32 10, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_28_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="3">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:15  %zext_ln488 = zext i3 %tmp_1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln488"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:16  %icmp_ln488 = icmp ult i4 %p_Result_28_1, %zext_ln488

]]></Node>
<StgValue><ssdm name="icmp_ln488"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:17  %sub_ln248 = sub i4 %p_Result_28_1, %zext_ln488

]]></Node>
<StgValue><ssdm name="sub_ln248"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:18  %p_Result_30_1 = call i16 @llvm.part.set.i16.i4(i16 %select_ln612_1, i4 %sub_ln248, i32 10, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_30_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:19  %tmp_16 = call i7 @_ssdm_op_BitSet.i7.i7.i32.i1(i7 %select_ln612, i32 5, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:20  %select_ln488 = select i1 %icmp_ln488, i7 %select_ln612, i7 %tmp_16

]]></Node>
<StgValue><ssdm name="select_ln488"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:21  %select_ln488_1 = select i1 %icmp_ln488, i16 %select_ln612_1, i16 %p_Result_30_1

]]></Node>
<StgValue><ssdm name="select_ln488_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:22  %p_Result_25_2 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %select_ln488, i32 4, i32 6)

]]></Node>
<StgValue><ssdm name="p_Result_25_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:23  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %p_Result_25_2, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:24  %p_Result_28_2 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln488_1, i32 8, i32 12)

]]></Node>
<StgValue><ssdm name="p_Result_28_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="4">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:25  %zext_ln488_1 = zext i4 %tmp_2 to i5

]]></Node>
<StgValue><ssdm name="zext_ln488_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:26  %icmp_ln488_1 = icmp ult i5 %p_Result_28_2, %zext_ln488_1

]]></Node>
<StgValue><ssdm name="icmp_ln488_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:27  %sub_ln248_1 = sub i5 %p_Result_28_2, %zext_ln488_1

]]></Node>
<StgValue><ssdm name="sub_ln248_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="5" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:28  %p_Result_30_2 = call i16 @llvm.part.set.i16.i5(i16 %select_ln488_1, i5 %sub_ln248_1, i32 8, i32 12)

]]></Node>
<StgValue><ssdm name="p_Result_30_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="7" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:29  %tmp_18 = call i7 @_ssdm_op_BitSet.i7.i7.i32.i1(i7 %select_ln488, i32 4, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:30  %select_ln488_2 = select i1 %icmp_ln488_1, i7 %select_ln488, i7 %tmp_18

]]></Node>
<StgValue><ssdm name="select_ln488_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:31  %select_ln488_3 = select i1 %icmp_ln488_1, i16 %select_ln488_1, i16 %p_Result_30_2

]]></Node>
<StgValue><ssdm name="select_ln488_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:32  %p_Result_25_3 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %select_ln488_2, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="p_Result_25_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:33  %tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %p_Result_25_3, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:34  %p_Result_28_3 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %select_ln488_3, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_28_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="5">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:35  %zext_ln488_2 = zext i5 %tmp_3 to i6

]]></Node>
<StgValue><ssdm name="zext_ln488_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:36  %icmp_ln488_2 = icmp ult i6 %p_Result_28_3, %zext_ln488_2

]]></Node>
<StgValue><ssdm name="icmp_ln488_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:37  %sub_ln248_2 = sub i6 %p_Result_28_3, %zext_ln488_2

]]></Node>
<StgValue><ssdm name="sub_ln248_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:38  %p_Result_30_3 = call i16 @llvm.part.set.i16.i6(i16 %select_ln488_3, i6 %sub_ln248_2, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_30_3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="7" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:39  %tmp_20 = call i7 @_ssdm_op_BitSet.i7.i7.i32.i1(i7 %select_ln488_2, i32 3, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:40  %select_ln488_4 = select i1 %icmp_ln488_2, i7 %select_ln488_2, i7 %tmp_20

]]></Node>
<StgValue><ssdm name="select_ln488_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:41  %select_ln488_5 = select i1 %icmp_ln488_2, i16 %select_ln488_3, i16 %p_Result_30_3

]]></Node>
<StgValue><ssdm name="select_ln488_5"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:42  %p_Result_25_4 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %select_ln488_4, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="p_Result_25_4"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:43  %tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %p_Result_25_4, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:44  %p_Result_28_4 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %select_ln488_5, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="p_Result_28_4"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="6">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:45  %zext_ln488_3 = zext i6 %tmp_4 to i7

]]></Node>
<StgValue><ssdm name="zext_ln488_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:46  %icmp_ln488_3 = icmp ult i7 %p_Result_28_4, %zext_ln488_3

]]></Node>
<StgValue><ssdm name="icmp_ln488_3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:47  %sub_ln248_3 = sub i7 %p_Result_28_4, %zext_ln488_3

]]></Node>
<StgValue><ssdm name="sub_ln248_3"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:75  %tmp_27 = call i2 @_ssdm_op_PartSelect.i2.i34.i32.i32(i34 %x_V_read, i32 20, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:76  %icmp_ln1495 = icmp eq i2 %tmp_27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1495"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:81  %tmp_28 = call i2 @_ssdm_op_PartSelect.i2.i34.i32.i32(i34 %x_V_read, i32 20, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:82  %icmp_ln318 = icmp ne i2 %tmp_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln318"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:7  %x_l_FH_V = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %trunc_ln731, i1 false)

]]></Node>
<StgValue><ssdm name="x_l_FH_V"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="7" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:48  %p_Result_30_4 = call i16 @llvm.part.set.i16.i7(i16 %select_ln488_5, i7 %sub_ln248_3, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="p_Result_30_4"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:49  %tmp_22 = call i7 @_ssdm_op_BitSet.i7.i7.i32.i1(i7 %select_ln488_4, i32 2, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:50  %select_ln488_6 = select i1 %icmp_ln488_3, i7 %select_ln488_4, i7 %tmp_22

]]></Node>
<StgValue><ssdm name="select_ln488_6"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:51  %select_ln488_7 = select i1 %icmp_ln488_3, i16 %select_ln488_5, i16 %p_Result_30_4

]]></Node>
<StgValue><ssdm name="select_ln488_7"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:52  %p_Result_25_5 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln488_6, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="p_Result_25_5"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:53  %tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_Result_25_5, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:54  %p_Result_28_5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %select_ln488_7, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="p_Result_28_5"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:55  %zext_ln488_4 = zext i7 %tmp_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln488_4"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:56  %icmp_ln488_4 = icmp ult i8 %p_Result_28_5, %zext_ln488_4

]]></Node>
<StgValue><ssdm name="icmp_ln488_4"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:57  %sub_ln248_4 = sub i8 %p_Result_28_5, %zext_ln488_4

]]></Node>
<StgValue><ssdm name="sub_ln248_4"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:58  %p_Result_30_5 = call i16 @llvm.part.set.i16.i8(i16 %select_ln488_7, i8 %sub_ln248_4, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="p_Result_30_5"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="7" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:59  %tmp_24 = call i7 @_ssdm_op_BitSet.i7.i7.i32.i1(i7 %select_ln488_6, i32 1, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:60  %select_ln488_8 = select i1 %icmp_ln488_4, i7 %select_ln488_6, i7 %tmp_24

]]></Node>
<StgValue><ssdm name="select_ln488_8"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:61  %select_ln488_9 = select i1 %icmp_ln488_4, i16 %select_ln488_7, i16 %p_Result_30_5

]]></Node>
<StgValue><ssdm name="select_ln488_9"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:62  %tmp_6 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %select_ln488_8, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:63  %trunc_ln612 = trunc i16 %select_ln488_9 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln612"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="8">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:64  %zext_ln488_5 = zext i8 %tmp_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln488_5"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:65  %icmp_ln488_5 = icmp ult i9 %trunc_ln612, %zext_ln488_5

]]></Node>
<StgValue><ssdm name="icmp_ln488_5"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:66  %sub_ln248_5 = sub i9 %trunc_ln612, %zext_ln488_5

]]></Node>
<StgValue><ssdm name="sub_ln248_5"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:67  %p_Result_30_6 = call i16 @llvm.part.set.i16.i9(i16 %select_ln488_9, i9 %sub_ln248_5, i32 0, i32 8)

]]></Node>
<StgValue><ssdm name="p_Result_30_6"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="7" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:68  %tmp_26 = call i7 @_ssdm_op_BitSet.i7.i7.i32.i1(i7 %select_ln488_8, i32 0, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:69  %select_ln488_10 = select i1 %icmp_ln488_5, i7 %select_ln488_8, i7 %tmp_26

]]></Node>
<StgValue><ssdm name="select_ln488_10"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:70  %select_ln488_11 = select i1 %icmp_ln488_5, i16 %select_ln488_9, i16 %p_Result_30_6

]]></Node>
<StgValue><ssdm name="select_ln488_11"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:71  %trunc_ln708_1 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 0, i7 %select_ln488_10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="14">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:72  %zext_ln1494 = zext i14 %trunc_ln708_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:73  %icmp_ln1494 = icmp ugt i16 %select_ln488_11, %zext_ln1494

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:74  %icmp_ln1498 = icmp eq i16 %select_ln488_11, %zext_ln1494

]]></Node>
<StgValue><ssdm name="icmp_ln1498"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:77  %add_ln703_33 = add i23 %x_l_FH_V, -2097152

]]></Node>
<StgValue><ssdm name="add_ln703_33"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1495" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:78  %add_ln703 = add i16 %select_ln488_11, -1

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:79  %select_ln339 = select i1 %icmp_ln1495, i16 %add_ln703, i16 %select_ln488_11

]]></Node>
<StgValue><ssdm name="select_ln339"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:80  %sub_ln703 = sub i16 %select_ln339, %zext_ln1494

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:83  %and_ln318 = and i1 %icmp_ln1498, %icmp_ln318

]]></Node>
<StgValue><ssdm name="and_ln318"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:84  %or_ln318 = or i1 %and_ln318, %icmp_ln1494

]]></Node>
<StgValue><ssdm name="or_ln318"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:86  %select_ln318_1 = select i1 %or_ln318, i23 %add_ln703_33, i23 %x_l_FH_V

]]></Node>
<StgValue><ssdm name="select_ln318_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:87  %select_ln318_2 = select i1 %or_ln318, i16 %sub_ln703, i16 %select_ln488_11

]]></Node>
<StgValue><ssdm name="select_ln318_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:89  %tmp_17 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln488_10, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:91  %trunc_ln708 = trunc i7 %select_ln488_10 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln708"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:110  %tmp_19 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %select_ln488_10, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:112  %trunc_ln708_29 = trunc i7 %select_ln488_10 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln708_29"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:131  %tmp_21 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %select_ln488_10, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:133  %trunc_ln708_30 = trunc i7 %select_ln488_10 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln708_30"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:152  %tmp_23 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %select_ln488_10, i32 4, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:154  %trunc_ln708_31 = trunc i7 %select_ln488_10 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln708_31"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:173  %tmp_25 = call i2 @_ssdm_op_PartSelect.i2.i7.i32.i32(i7 %select_ln488_10, i32 5, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:175  %trunc_ln708_32 = trunc i7 %select_ln488_10 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln708_32"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:194  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %select_ln488_10, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:196  %trunc_ln708_33 = trunc i7 %select_ln488_10 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln708_33"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="111" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:85  %select_ln318 = select i1 %or_ln318, i23 -4194304, i23 0

]]></Node>
<StgValue><ssdm name="select_ln318"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:88  %p_Result_34_1 = call i2 @_ssdm_op_PartSelect.i2.i23.i32.i32(i23 %select_ln318, i32 21, i32 22)

]]></Node>
<StgValue><ssdm name="p_Result_34_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:90  %trunc_ln708_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 0, i6 %tmp_17)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="23" op_0_bw="23" op_1_bw="1" op_2_bw="2" op_3_bw="20">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:92  %trunc_ln708_4 = call i23 @_ssdm_op_BitConcatenate.i23.i1.i2.i20(i1 %trunc_ln708, i2 %p_Result_34_1, i20 -524288)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="14">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:93  %zext_ln1494_1 = zext i14 %trunc_ln708_3 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1494_1"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:94  %icmp_ln1494_1 = icmp ugt i16 %select_ln318_2, %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:95  %icmp_ln1498_1 = icmp eq i16 %select_ln318_2, %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="icmp_ln1498_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:96  %icmp_ln1495_1 = icmp ult i23 %select_ln318_1, %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="icmp_ln1495_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:97  %sub_ln703_1 = sub i23 %select_ln318_1, %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="sub_ln703_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:98  %add_ln703_1 = add i16 %select_ln318_2, -1

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:99  %select_ln339_1 = select i1 %icmp_ln1495_1, i16 %add_ln703_1, i16 %select_ln318_2

]]></Node>
<StgValue><ssdm name="select_ln339_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:100  %sub_ln703_2 = sub i16 %select_ln339_1, %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="sub_ln703_2"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:101  %tmp_39 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318, i32 21, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:102  %icmp_ln318_1 = icmp ult i23 %select_ln318_1, %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="icmp_ln318_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:103  %xor_ln318_11 = xor i1 %icmp_ln318_1, true

]]></Node>
<StgValue><ssdm name="xor_ln318_11"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:104  %and_ln318_1 = and i1 %icmp_ln1498_1, %xor_ln318_11

]]></Node>
<StgValue><ssdm name="and_ln318_1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:105  %or_ln318_1 = or i1 %and_ln318_1, %icmp_ln1494_1

]]></Node>
<StgValue><ssdm name="or_ln318_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:106  %select_ln318_3 = select i1 %or_ln318_1, i23 %tmp_39, i23 %select_ln318

]]></Node>
<StgValue><ssdm name="select_ln318_3"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:107  %select_ln318_4 = select i1 %or_ln318_1, i23 %sub_ln703_1, i23 %select_ln318_1

]]></Node>
<StgValue><ssdm name="select_ln318_4"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:108  %select_ln318_5 = select i1 %or_ln318_1, i16 %sub_ln703_2, i16 %select_ln318_2

]]></Node>
<StgValue><ssdm name="select_ln318_5"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:109  %p_Result_34_2 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %select_ln318_3, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="p_Result_34_2"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:111  %trunc_ln708_5 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 0, i5 %tmp_19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="23" op_0_bw="23" op_1_bw="2" op_2_bw="3" op_3_bw="18">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:113  %trunc_ln708_6 = call i23 @_ssdm_op_BitConcatenate.i23.i2.i3.i18(i2 %trunc_ln708_29, i3 %p_Result_34_2, i18 -131072)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="14">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:114  %zext_ln1494_2 = zext i14 %trunc_ln708_5 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1494_2"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:115  %icmp_ln1494_2 = icmp ugt i16 %select_ln318_5, %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:116  %icmp_ln1498_2 = icmp eq i16 %select_ln318_5, %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="icmp_ln1498_2"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:117  %icmp_ln1495_2 = icmp ult i23 %select_ln318_4, %trunc_ln708_6

]]></Node>
<StgValue><ssdm name="icmp_ln1495_2"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:118  %sub_ln703_3 = sub i23 %select_ln318_4, %trunc_ln708_6

]]></Node>
<StgValue><ssdm name="sub_ln703_3"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:119  %add_ln703_2 = add i16 %select_ln318_5, -1

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:120  %select_ln339_2 = select i1 %icmp_ln1495_2, i16 %add_ln703_2, i16 %select_ln318_5

]]></Node>
<StgValue><ssdm name="select_ln339_2"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:121  %sub_ln703_4 = sub i16 %select_ln339_2, %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="sub_ln703_4"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:123  %icmp_ln318_2 = icmp ult i23 %select_ln318_4, %trunc_ln708_6

]]></Node>
<StgValue><ssdm name="icmp_ln318_2"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:124  %xor_ln318_12 = xor i1 %icmp_ln318_2, true

]]></Node>
<StgValue><ssdm name="xor_ln318_12"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:125  %and_ln318_2 = and i1 %icmp_ln1498_2, %xor_ln318_12

]]></Node>
<StgValue><ssdm name="and_ln318_2"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:126  %or_ln318_2 = or i1 %and_ln318_2, %icmp_ln1494_2

]]></Node>
<StgValue><ssdm name="or_ln318_2"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:128  %select_ln318_7 = select i1 %or_ln318_2, i23 %sub_ln703_3, i23 %select_ln318_4

]]></Node>
<StgValue><ssdm name="select_ln318_7"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:129  %select_ln318_8 = select i1 %or_ln318_2, i16 %sub_ln703_4, i16 %select_ln318_5

]]></Node>
<StgValue><ssdm name="select_ln318_8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln318_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:122  %tmp_41 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_3, i32 20, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:127  %select_ln318_6 = select i1 %or_ln318_2, i23 %tmp_41, i23 %select_ln318_3

]]></Node>
<StgValue><ssdm name="select_ln318_6"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:130  %p_Result_34_3 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %select_ln318_6, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="p_Result_34_3"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:132  %trunc_ln708_7 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 0, i4 %tmp_21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="23" op_0_bw="23" op_1_bw="3" op_2_bw="4" op_3_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:134  %trunc_ln708_8 = call i23 @_ssdm_op_BitConcatenate.i23.i3.i4.i16(i3 %trunc_ln708_30, i4 %p_Result_34_3, i16 -32768)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="14">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:135  %zext_ln1494_3 = zext i14 %trunc_ln708_7 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1494_3"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:136  %icmp_ln1494_3 = icmp ugt i16 %select_ln318_8, %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:137  %icmp_ln1498_3 = icmp eq i16 %select_ln318_8, %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="icmp_ln1498_3"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:138  %icmp_ln1495_3 = icmp ult i23 %select_ln318_7, %trunc_ln708_8

]]></Node>
<StgValue><ssdm name="icmp_ln1495_3"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:139  %sub_ln703_5 = sub i23 %select_ln318_7, %trunc_ln708_8

]]></Node>
<StgValue><ssdm name="sub_ln703_5"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:140  %add_ln703_3 = add i16 %select_ln318_8, -1

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:141  %select_ln339_3 = select i1 %icmp_ln1495_3, i16 %add_ln703_3, i16 %select_ln318_8

]]></Node>
<StgValue><ssdm name="select_ln339_3"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:142  %sub_ln703_6 = sub i16 %select_ln339_3, %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="sub_ln703_6"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:143  %tmp_42 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_6, i32 19, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:144  %icmp_ln318_3 = icmp ult i23 %select_ln318_7, %trunc_ln708_8

]]></Node>
<StgValue><ssdm name="icmp_ln318_3"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:145  %xor_ln318_13 = xor i1 %icmp_ln318_3, true

]]></Node>
<StgValue><ssdm name="xor_ln318_13"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:146  %and_ln318_3 = and i1 %icmp_ln1498_3, %xor_ln318_13

]]></Node>
<StgValue><ssdm name="and_ln318_3"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:147  %or_ln318_3 = or i1 %and_ln318_3, %icmp_ln1494_3

]]></Node>
<StgValue><ssdm name="or_ln318_3"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:148  %select_ln318_9 = select i1 %or_ln318_3, i23 %tmp_42, i23 %select_ln318_6

]]></Node>
<StgValue><ssdm name="select_ln318_9"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:149  %select_ln318_10 = select i1 %or_ln318_3, i23 %sub_ln703_5, i23 %select_ln318_7

]]></Node>
<StgValue><ssdm name="select_ln318_10"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:150  %select_ln318_11 = select i1 %or_ln318_3, i16 %sub_ln703_6, i16 %select_ln318_8

]]></Node>
<StgValue><ssdm name="select_ln318_11"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="5" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:151  %p_Result_34_4 = call i5 @_ssdm_op_PartSelect.i5.i23.i32.i32(i23 %select_ln318_9, i32 18, i32 22)

]]></Node>
<StgValue><ssdm name="p_Result_34_4"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:153  %trunc_ln708_9 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 0, i3 %tmp_23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="23" op_0_bw="23" op_1_bw="4" op_2_bw="5" op_3_bw="14">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:155  %trunc_ln708_s = call i23 @_ssdm_op_BitConcatenate.i23.i4.i5.i14(i4 %trunc_ln708_31, i5 %p_Result_34_4, i14 -8192)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="14">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:156  %zext_ln1494_4 = zext i14 %trunc_ln708_9 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1494_4"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:157  %icmp_ln1494_4 = icmp ugt i16 %select_ln318_11, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="icmp_ln1494_4"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:158  %icmp_ln1498_4 = icmp eq i16 %select_ln318_11, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="icmp_ln1498_4"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:159  %icmp_ln1495_4 = icmp ult i23 %select_ln318_10, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="icmp_ln1495_4"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:160  %sub_ln703_7 = sub i23 %select_ln318_10, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="sub_ln703_7"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:161  %add_ln703_4 = add i16 %select_ln318_11, -1

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:162  %select_ln339_4 = select i1 %icmp_ln1495_4, i16 %add_ln703_4, i16 %select_ln318_11

]]></Node>
<StgValue><ssdm name="select_ln339_4"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:163  %sub_ln703_8 = sub i16 %select_ln339_4, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="sub_ln703_8"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:165  %icmp_ln318_4 = icmp ult i23 %select_ln318_10, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="icmp_ln318_4"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:166  %xor_ln318_14 = xor i1 %icmp_ln318_4, true

]]></Node>
<StgValue><ssdm name="xor_ln318_14"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:167  %and_ln318_4 = and i1 %icmp_ln1498_4, %xor_ln318_14

]]></Node>
<StgValue><ssdm name="and_ln318_4"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:168  %or_ln318_4 = or i1 %and_ln318_4, %icmp_ln1494_4

]]></Node>
<StgValue><ssdm name="or_ln318_4"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:170  %select_ln318_13 = select i1 %or_ln318_4, i23 %sub_ln703_7, i23 %select_ln318_10

]]></Node>
<StgValue><ssdm name="select_ln318_13"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:171  %select_ln318_14 = select i1 %or_ln318_4, i16 %sub_ln703_8, i16 %select_ln318_11

]]></Node>
<StgValue><ssdm name="select_ln318_14"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln318_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:164  %tmp_43 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_9, i32 18, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:169  %select_ln318_12 = select i1 %or_ln318_4, i23 %tmp_43, i23 %select_ln318_9

]]></Node>
<StgValue><ssdm name="select_ln318_12"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:172  %p_Result_34_5 = call i6 @_ssdm_op_PartSelect.i6.i23.i32.i32(i23 %select_ln318_12, i32 17, i32 22)

]]></Node>
<StgValue><ssdm name="p_Result_34_5"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:174  %trunc_ln708_2 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 0, i2 %tmp_25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="23" op_0_bw="23" op_1_bw="5" op_2_bw="6" op_3_bw="12">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:176  %trunc_ln708_10 = call i23 @_ssdm_op_BitConcatenate.i23.i5.i6.i12(i5 %trunc_ln708_32, i6 %p_Result_34_5, i12 -2048)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="14">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:177  %zext_ln1494_5 = zext i14 %trunc_ln708_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1494_5"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:178  %icmp_ln1494_5 = icmp ugt i16 %select_ln318_14, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="icmp_ln1494_5"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:179  %icmp_ln1498_5 = icmp eq i16 %select_ln318_14, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="icmp_ln1498_5"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:180  %icmp_ln1495_5 = icmp ult i23 %select_ln318_13, %trunc_ln708_10

]]></Node>
<StgValue><ssdm name="icmp_ln1495_5"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:181  %sub_ln703_9 = sub i23 %select_ln318_13, %trunc_ln708_10

]]></Node>
<StgValue><ssdm name="sub_ln703_9"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:182  %add_ln703_5 = add i16 %select_ln318_14, -1

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:183  %select_ln339_5 = select i1 %icmp_ln1495_5, i16 %add_ln703_5, i16 %select_ln318_14

]]></Node>
<StgValue><ssdm name="select_ln339_5"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:184  %sub_ln703_10 = sub i16 %select_ln339_5, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="sub_ln703_10"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:185  %tmp_44 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_12, i32 17, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:186  %icmp_ln318_5 = icmp ult i23 %select_ln318_13, %trunc_ln708_10

]]></Node>
<StgValue><ssdm name="icmp_ln318_5"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:187  %xor_ln318_15 = xor i1 %icmp_ln318_5, true

]]></Node>
<StgValue><ssdm name="xor_ln318_15"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:188  %and_ln318_5 = and i1 %icmp_ln1498_5, %xor_ln318_15

]]></Node>
<StgValue><ssdm name="and_ln318_5"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:189  %or_ln318_5 = or i1 %and_ln318_5, %icmp_ln1494_5

]]></Node>
<StgValue><ssdm name="or_ln318_5"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:190  %select_ln318_15 = select i1 %or_ln318_5, i23 %tmp_44, i23 %select_ln318_12

]]></Node>
<StgValue><ssdm name="select_ln318_15"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:191  %select_ln318_16 = select i1 %or_ln318_5, i23 %sub_ln703_9, i23 %select_ln318_13

]]></Node>
<StgValue><ssdm name="select_ln318_16"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:192  %select_ln318_17 = select i1 %or_ln318_5, i16 %sub_ln703_10, i16 %select_ln318_14

]]></Node>
<StgValue><ssdm name="select_ln318_17"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="7" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:193  %p_Result_34_6 = call i7 @_ssdm_op_PartSelect.i7.i23.i32.i32(i23 %select_ln318_15, i32 16, i32 22)

]]></Node>
<StgValue><ssdm name="p_Result_34_6"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:195  %trunc_ln708_11 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 0, i1 %tmp_45)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="23" op_0_bw="23" op_1_bw="6" op_2_bw="7" op_3_bw="10">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:197  %trunc_ln708_12 = call i23 @_ssdm_op_BitConcatenate.i23.i6.i7.i10(i6 %trunc_ln708_33, i7 %p_Result_34_6, i10 -512)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="14">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:198  %zext_ln1494_6 = zext i14 %trunc_ln708_11 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1494_6"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:199  %icmp_ln1494_6 = icmp ugt i16 %select_ln318_17, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="icmp_ln1494_6"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:200  %icmp_ln1498_6 = icmp eq i16 %select_ln318_17, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="icmp_ln1498_6"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:201  %icmp_ln1495_6 = icmp ult i23 %select_ln318_16, %trunc_ln708_12

]]></Node>
<StgValue><ssdm name="icmp_ln1495_6"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:202  %sub_ln703_11 = sub i23 %select_ln318_16, %trunc_ln708_12

]]></Node>
<StgValue><ssdm name="sub_ln703_11"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:203  %add_ln703_6 = add i16 %select_ln318_17, -1

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:204  %select_ln339_6 = select i1 %icmp_ln1495_6, i16 %add_ln703_6, i16 %select_ln318_17

]]></Node>
<StgValue><ssdm name="select_ln339_6"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:205  %sub_ln703_12 = sub i16 %select_ln339_6, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="sub_ln703_12"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:207  %icmp_ln318_6 = icmp ult i23 %select_ln318_16, %trunc_ln708_12

]]></Node>
<StgValue><ssdm name="icmp_ln318_6"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:208  %xor_ln318_16 = xor i1 %icmp_ln318_6, true

]]></Node>
<StgValue><ssdm name="xor_ln318_16"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:209  %and_ln318_6 = and i1 %icmp_ln1498_6, %xor_ln318_16

]]></Node>
<StgValue><ssdm name="and_ln318_6"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:210  %or_ln318_6 = or i1 %and_ln318_6, %icmp_ln1494_6

]]></Node>
<StgValue><ssdm name="or_ln318_6"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:212  %select_ln318_19 = select i1 %or_ln318_6, i23 %sub_ln703_11, i23 %select_ln318_16

]]></Node>
<StgValue><ssdm name="select_ln318_19"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:213  %select_ln318_20 = select i1 %or_ln318_6, i16 %sub_ln703_12, i16 %select_ln318_17

]]></Node>
<StgValue><ssdm name="select_ln318_20"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln318_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:206  %tmp_46 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_15, i32 16, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:211  %select_ln318_18 = select i1 %or_ln318_6, i23 %tmp_46, i23 %select_ln318_15

]]></Node>
<StgValue><ssdm name="select_ln318_18"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:214  %p_Result_34_7 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %select_ln318_18, i32 15, i32 22)

]]></Node>
<StgValue><ssdm name="p_Result_34_7"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="23" op_0_bw="23" op_1_bw="7" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:215  %trunc_ln708_13 = call i23 @_ssdm_op_BitConcatenate.i23.i7.i8.i8(i7 %select_ln488_10, i8 %p_Result_34_7, i8 -128)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:216  %icmp_ln1494_7 = icmp ne i16 %select_ln318_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_7"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:217  %icmp_ln1498_7 = icmp eq i16 %select_ln318_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_7"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:218  %icmp_ln1495_7 = icmp ult i23 %select_ln318_19, %trunc_ln708_13

]]></Node>
<StgValue><ssdm name="icmp_ln1495_7"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:219  %sub_ln703_13 = sub i23 %select_ln318_19, %trunc_ln708_13

]]></Node>
<StgValue><ssdm name="sub_ln703_13"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:220  %add_ln703_7 = add i16 %select_ln318_20, -1

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:221  %select_ln339_7 = select i1 %icmp_ln1495_7, i16 %add_ln703_7, i16 %select_ln318_20

]]></Node>
<StgValue><ssdm name="select_ln339_7"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:222  %tmp_47 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_18, i32 15, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:223  %icmp_ln318_7 = icmp ult i23 %select_ln318_19, %trunc_ln708_13

]]></Node>
<StgValue><ssdm name="icmp_ln318_7"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:224  %xor_ln318_17 = xor i1 %icmp_ln318_7, true

]]></Node>
<StgValue><ssdm name="xor_ln318_17"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:225  %and_ln318_7 = and i1 %icmp_ln1498_7, %xor_ln318_17

]]></Node>
<StgValue><ssdm name="and_ln318_7"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:226  %or_ln318_7 = or i1 %and_ln318_7, %icmp_ln1494_7

]]></Node>
<StgValue><ssdm name="or_ln318_7"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:227  %select_ln318_21 = select i1 %or_ln318_7, i23 %tmp_47, i23 %select_ln318_18

]]></Node>
<StgValue><ssdm name="select_ln318_21"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:228  %select_ln318_22 = select i1 %or_ln318_7, i23 %sub_ln703_13, i23 %select_ln318_19

]]></Node>
<StgValue><ssdm name="select_ln318_22"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:229  %select_ln318_23 = select i1 %or_ln318_7, i16 %select_ln339_7, i16 %select_ln318_20

]]></Node>
<StgValue><ssdm name="select_ln318_23"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="9" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:230  %p_Result_34_8 = call i9 @_ssdm_op_PartSelect.i9.i23.i32.i32(i23 %select_ln318_21, i32 14, i32 22)

]]></Node>
<StgValue><ssdm name="p_Result_34_8"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="23" op_0_bw="23" op_1_bw="1" op_2_bw="7" op_3_bw="9" op_4_bw="6">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:231  %trunc_ln708_14 = call i23 @_ssdm_op_BitConcatenate.i23.i1.i7.i9.i6(i1 false, i7 %select_ln488_10, i9 %p_Result_34_8, i6 -32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:232  %icmp_ln1494_8 = icmp ne i16 %select_ln318_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_8"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:233  %icmp_ln1498_8 = icmp eq i16 %select_ln318_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_8"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:234  %icmp_ln1495_8 = icmp ult i23 %select_ln318_22, %trunc_ln708_14

]]></Node>
<StgValue><ssdm name="icmp_ln1495_8"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:235  %sub_ln703_14 = sub i23 %select_ln318_22, %trunc_ln708_14

]]></Node>
<StgValue><ssdm name="sub_ln703_14"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:236  %add_ln703_8 = add i16 %select_ln318_23, -1

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:237  %select_ln339_8 = select i1 %icmp_ln1495_8, i16 %add_ln703_8, i16 %select_ln318_23

]]></Node>
<StgValue><ssdm name="select_ln339_8"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:239  %icmp_ln318_8 = icmp ult i23 %select_ln318_22, %trunc_ln708_14

]]></Node>
<StgValue><ssdm name="icmp_ln318_8"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:240  %xor_ln318_18 = xor i1 %icmp_ln318_8, true

]]></Node>
<StgValue><ssdm name="xor_ln318_18"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:241  %and_ln318_8 = and i1 %icmp_ln1498_8, %xor_ln318_18

]]></Node>
<StgValue><ssdm name="and_ln318_8"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:242  %or_ln318_8 = or i1 %and_ln318_8, %icmp_ln1494_8

]]></Node>
<StgValue><ssdm name="or_ln318_8"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:244  %select_ln318_25 = select i1 %or_ln318_8, i23 %sub_ln703_14, i23 %select_ln318_22

]]></Node>
<StgValue><ssdm name="select_ln318_25"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:245  %select_ln318_26 = select i1 %or_ln318_8, i16 %select_ln339_8, i16 %select_ln318_23

]]></Node>
<StgValue><ssdm name="select_ln318_26"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln318_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:238  %tmp_48 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_21, i32 14, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:243  %select_ln318_24 = select i1 %or_ln318_8, i23 %tmp_48, i23 %select_ln318_21

]]></Node>
<StgValue><ssdm name="select_ln318_24"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:246  %p_Result_34_9 = call i10 @_ssdm_op_PartSelect.i10.i23.i32.i32(i23 %select_ln318_24, i32 13, i32 22)

]]></Node>
<StgValue><ssdm name="p_Result_34_9"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="23" op_0_bw="23" op_1_bw="2" op_2_bw="7" op_3_bw="10" op_4_bw="4">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:247  %trunc_ln708_15 = call i23 @_ssdm_op_BitConcatenate.i23.i2.i7.i10.i4(i2 0, i7 %select_ln488_10, i10 %p_Result_34_9, i4 -8)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:248  %icmp_ln1494_9 = icmp ne i16 %select_ln318_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_9"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:249  %icmp_ln1498_9 = icmp eq i16 %select_ln318_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_9"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:250  %icmp_ln1495_9 = icmp ult i23 %select_ln318_25, %trunc_ln708_15

]]></Node>
<StgValue><ssdm name="icmp_ln1495_9"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:251  %sub_ln703_15 = sub i23 %select_ln318_25, %trunc_ln708_15

]]></Node>
<StgValue><ssdm name="sub_ln703_15"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:252  %add_ln703_9 = add i16 %select_ln318_26, -1

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:253  %select_ln339_9 = select i1 %icmp_ln1495_9, i16 %add_ln703_9, i16 %select_ln318_26

]]></Node>
<StgValue><ssdm name="select_ln339_9"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:254  %tmp_49 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_24, i32 13, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:255  %icmp_ln318_9 = icmp ult i23 %select_ln318_25, %trunc_ln708_15

]]></Node>
<StgValue><ssdm name="icmp_ln318_9"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:256  %xor_ln318_19 = xor i1 %icmp_ln318_9, true

]]></Node>
<StgValue><ssdm name="xor_ln318_19"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:257  %and_ln318_9 = and i1 %icmp_ln1498_9, %xor_ln318_19

]]></Node>
<StgValue><ssdm name="and_ln318_9"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:258  %or_ln318_9 = or i1 %and_ln318_9, %icmp_ln1494_9

]]></Node>
<StgValue><ssdm name="or_ln318_9"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:259  %select_ln318_27 = select i1 %or_ln318_9, i23 %tmp_49, i23 %select_ln318_24

]]></Node>
<StgValue><ssdm name="select_ln318_27"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:260  %select_ln318_28 = select i1 %or_ln318_9, i23 %sub_ln703_15, i23 %select_ln318_25

]]></Node>
<StgValue><ssdm name="select_ln318_28"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:261  %select_ln318_29 = select i1 %or_ln318_9, i16 %select_ln339_9, i16 %select_ln318_26

]]></Node>
<StgValue><ssdm name="select_ln318_29"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="11" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:262  %p_Result_34_s = call i11 @_ssdm_op_PartSelect.i11.i23.i32.i32(i23 %select_ln318_27, i32 12, i32 22)

]]></Node>
<StgValue><ssdm name="p_Result_34_s"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="23" op_0_bw="23" op_1_bw="3" op_2_bw="7" op_3_bw="11" op_4_bw="2">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:263  %trunc_ln708_16 = call i23 @_ssdm_op_BitConcatenate.i23.i3.i7.i11.i2(i3 0, i7 %select_ln488_10, i11 %p_Result_34_s, i2 -2)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:264  %icmp_ln1494_10 = icmp ne i16 %select_ln318_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_10"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:265  %icmp_ln1498_10 = icmp eq i16 %select_ln318_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_10"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:266  %icmp_ln1495_10 = icmp ult i23 %select_ln318_28, %trunc_ln708_16

]]></Node>
<StgValue><ssdm name="icmp_ln1495_10"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:267  %sub_ln703_16 = sub i23 %select_ln318_28, %trunc_ln708_16

]]></Node>
<StgValue><ssdm name="sub_ln703_16"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:268  %add_ln703_10 = add i16 %select_ln318_29, -1

]]></Node>
<StgValue><ssdm name="add_ln703_10"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:269  %select_ln339_10 = select i1 %icmp_ln1495_10, i16 %add_ln703_10, i16 %select_ln318_29

]]></Node>
<StgValue><ssdm name="select_ln339_10"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:270  %tmp_50 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_27, i32 12, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:271  %icmp_ln318_10 = icmp ult i23 %select_ln318_28, %trunc_ln708_16

]]></Node>
<StgValue><ssdm name="icmp_ln318_10"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:272  %xor_ln318_20 = xor i1 %icmp_ln318_10, true

]]></Node>
<StgValue><ssdm name="xor_ln318_20"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:273  %and_ln318_10 = and i1 %icmp_ln1498_10, %xor_ln318_20

]]></Node>
<StgValue><ssdm name="and_ln318_10"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:274  %or_ln318_10 = or i1 %and_ln318_10, %icmp_ln1494_10

]]></Node>
<StgValue><ssdm name="or_ln318_10"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:275  %select_ln318_30 = select i1 %or_ln318_10, i23 %tmp_50, i23 %select_ln318_27

]]></Node>
<StgValue><ssdm name="select_ln318_30"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:276  %select_ln318_31 = select i1 %or_ln318_10, i23 %sub_ln703_16, i23 %select_ln318_28

]]></Node>
<StgValue><ssdm name="select_ln318_31"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:277  %select_ln318_32 = select i1 %or_ln318_10, i16 %select_ln339_10, i16 %select_ln318_29

]]></Node>
<StgValue><ssdm name="select_ln318_32"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:278  %p_Result_34_10 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %select_ln318_30, i32 11, i32 22)

]]></Node>
<StgValue><ssdm name="p_Result_34_10"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="23" op_0_bw="23" op_1_bw="4" op_2_bw="7" op_3_bw="12">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:279  %trunc_ln708_17 = call i23 @_ssdm_op_BitConcatenate.i23.i4.i7.i12(i4 0, i7 %select_ln488_10, i12 %p_Result_34_10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:280  %icmp_ln1494_11 = icmp ne i16 %select_ln318_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_11"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:281  %icmp_ln1498_11 = icmp eq i16 %select_ln318_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_11"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:282  %icmp_ln1494_23 = icmp ugt i23 %select_ln318_31, %trunc_ln708_17

]]></Node>
<StgValue><ssdm name="icmp_ln1494_23"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:283  %and_ln318_11 = and i1 %icmp_ln1498_11, %icmp_ln1494_23

]]></Node>
<StgValue><ssdm name="and_ln318_11"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:284  %icmp_ln331 = icmp ult i23 %trunc_ln708_17, %select_ln318_31

]]></Node>
<StgValue><ssdm name="icmp_ln331"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:285  %xor_ln331 = xor i1 %icmp_ln331, true

]]></Node>
<StgValue><ssdm name="xor_ln331"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:286  %xor_ln703 = xor i23 %trunc_ln708_17, -1

]]></Node>
<StgValue><ssdm name="xor_ln703"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:287  %add_ln703_11 = add i23 %select_ln318_31, %xor_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:288  %add_ln703_12 = add i16 %select_ln318_32, -1

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:289  %select_ln339_11 = select i1 %xor_ln331, i16 %add_ln703_12, i16 %select_ln318_32

]]></Node>
<StgValue><ssdm name="select_ln339_11"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:291  %or_ln318_11 = or i1 %icmp_ln1494_11, %and_ln318_11

]]></Node>
<StgValue><ssdm name="or_ln318_11"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:294  %select_ln318_35 = select i1 %or_ln318_11, i23 %add_ln703_11, i23 %select_ln318_31

]]></Node>
<StgValue><ssdm name="select_ln318_35"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:295  %select_ln318_36 = select i1 %or_ln318_11, i16 %select_ln339_11, i16 %select_ln318_32

]]></Node>
<StgValue><ssdm name="select_ln318_36"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln318_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:290  %tmp_51 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_30, i32 11, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:292  %select_ln318_33 = select i1 %or_ln318_11, i23 %tmp_51, i23 %select_ln318_30

]]></Node>
<StgValue><ssdm name="select_ln318_33"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:293  %select_ln318_34 = select i1 %or_ln318_11, i23 -4194304, i23 0

]]></Node>
<StgValue><ssdm name="select_ln318_34"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="2" op_0_bw="2" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:296  %tmp_7 = call i2 @_ssdm_op_PartSelect.i2.i23.i32.i32(i23 %select_ln318_33, i32 10, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="11" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:297  %tmp_29 = call i11 @_ssdm_op_PartSelect.i11.i23.i32.i32(i23 %select_ln318_33, i32 12, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="23" op_0_bw="23" op_1_bw="5" op_2_bw="7" op_3_bw="11">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:298  %trunc_ln708_18 = call i23 @_ssdm_op_BitConcatenate.i23.i5.i7.i11(i5 0, i7 %select_ln488_10, i11 %tmp_29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="23" op_0_bw="23" op_1_bw="2" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:299  %mul_FL_V_s = call i23 @_ssdm_op_BitConcatenate.i23.i2.i21(i2 %tmp_7, i21 -1048576)

]]></Node>
<StgValue><ssdm name="mul_FL_V_s"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:300  %icmp_ln1494_12 = icmp ne i16 %select_ln318_36, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_12"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:301  %icmp_ln1498_12 = icmp eq i16 %select_ln318_36, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_12"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:302  %icmp_ln1494_24 = icmp ugt i23 %select_ln318_35, %trunc_ln708_18

]]></Node>
<StgValue><ssdm name="icmp_ln1494_24"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:303  %and_ln318_12 = and i1 %icmp_ln1498_12, %icmp_ln1494_24

]]></Node>
<StgValue><ssdm name="and_ln318_12"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:304  %icmp_ln318_11 = icmp ne i23 %select_ln318_35, %trunc_ln708_18

]]></Node>
<StgValue><ssdm name="icmp_ln318_11"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:305  %icmp_ln1496 = icmp ult i23 %select_ln318_34, %mul_FL_V_s

]]></Node>
<StgValue><ssdm name="icmp_ln1496"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:306  %or_ln318_13 = or i1 %icmp_ln1494_12, %icmp_ln1496

]]></Node>
<StgValue><ssdm name="or_ln318_13"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:307  %or_ln318_12 = or i1 %or_ln318_13, %icmp_ln318_11

]]></Node>
<StgValue><ssdm name="or_ln318_12"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:308  %sub_ln703_17 = sub i23 %select_ln318_34, %mul_FL_V_s

]]></Node>
<StgValue><ssdm name="sub_ln703_17"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:309  %icmp_ln1495_11 = icmp ult i23 %select_ln318_35, %trunc_ln708_18

]]></Node>
<StgValue><ssdm name="icmp_ln1495_11"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:310  %icmp_ln1498_23 = icmp eq i23 %select_ln318_35, %trunc_ln708_18

]]></Node>
<StgValue><ssdm name="icmp_ln1498_23"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:311  %and_ln331 = and i1 %icmp_ln1498_23, %icmp_ln1496

]]></Node>
<StgValue><ssdm name="and_ln331"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:312  %or_ln331 = or i1 %icmp_ln1495_11, %and_ln331

]]></Node>
<StgValue><ssdm name="or_ln331"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:313  %p_neg_12 = select i1 %icmp_ln1496, i23 -1, i23 0

]]></Node>
<StgValue><ssdm name="p_neg_12"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:314  %sub_ln703_18 = sub i23 %p_neg_12, %trunc_ln708_18

]]></Node>
<StgValue><ssdm name="sub_ln703_18"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:315  %add_ln703_13 = add i23 %sub_ln703_18, %select_ln318_35

]]></Node>
<StgValue><ssdm name="add_ln703_13"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:316  %add_ln703_14 = add i16 %select_ln318_36, -1

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:317  %select_ln339_12 = select i1 %or_ln331, i16 %add_ln703_14, i16 %select_ln318_36

]]></Node>
<StgValue><ssdm name="select_ln339_12"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:318  %tmp_52 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_33, i32 10, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:319  %xor_ln318 = xor i1 %or_ln318_12, true

]]></Node>
<StgValue><ssdm name="xor_ln318"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:320  %or_ln318_14 = or i1 %and_ln318_12, %xor_ln318

]]></Node>
<StgValue><ssdm name="or_ln318_14"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:321  %or_ln318_15 = or i1 %or_ln318_14, %icmp_ln1494_12

]]></Node>
<StgValue><ssdm name="or_ln318_15"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:322  %select_ln318_37 = select i1 %or_ln318_15, i23 %tmp_52, i23 %select_ln318_33

]]></Node>
<StgValue><ssdm name="select_ln318_37"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:323  %select_ln318_38 = select i1 %or_ln318_15, i23 %sub_ln703_17, i23 %select_ln318_34

]]></Node>
<StgValue><ssdm name="select_ln318_38"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:324  %select_ln318_39 = select i1 %or_ln318_15, i23 %add_ln703_13, i23 %select_ln318_35

]]></Node>
<StgValue><ssdm name="select_ln318_39"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:325  %select_ln318_40 = select i1 %or_ln318_15, i16 %select_ln339_12, i16 %select_ln318_36

]]></Node>
<StgValue><ssdm name="select_ln318_40"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:326  %tmp_8 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %select_ln318_37, i32 9, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="10" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:327  %tmp_30 = call i10 @_ssdm_op_PartSelect.i10.i23.i32.i32(i23 %select_ln318_37, i32 13, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="23" op_0_bw="23" op_1_bw="6" op_2_bw="7" op_3_bw="10">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:328  %trunc_ln708_19 = call i23 @_ssdm_op_BitConcatenate.i23.i6.i7.i10(i6 0, i7 %select_ln488_10, i10 %tmp_30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="23" op_0_bw="23" op_1_bw="4" op_2_bw="19">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:329  %mul_FL_V_1 = call i23 @_ssdm_op_BitConcatenate.i23.i4.i19(i4 %tmp_8, i19 -262144)

]]></Node>
<StgValue><ssdm name="mul_FL_V_1"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:330  %icmp_ln1494_13 = icmp ne i16 %select_ln318_40, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_13"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:331  %icmp_ln1498_13 = icmp eq i16 %select_ln318_40, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_13"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:332  %icmp_ln1494_25 = icmp ugt i23 %select_ln318_39, %trunc_ln708_19

]]></Node>
<StgValue><ssdm name="icmp_ln1494_25"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:333  %and_ln318_13 = and i1 %icmp_ln1498_13, %icmp_ln1494_25

]]></Node>
<StgValue><ssdm name="and_ln318_13"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:334  %icmp_ln318_12 = icmp ne i23 %select_ln318_39, %trunc_ln708_19

]]></Node>
<StgValue><ssdm name="icmp_ln318_12"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:335  %icmp_ln1496_1 = icmp ult i23 %select_ln318_38, %mul_FL_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln1496_1"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:336  %or_ln318_16 = or i1 %icmp_ln1494_13, %icmp_ln1496_1

]]></Node>
<StgValue><ssdm name="or_ln318_16"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:337  %or_ln318_17 = or i1 %or_ln318_16, %icmp_ln318_12

]]></Node>
<StgValue><ssdm name="or_ln318_17"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:338  %sub_ln703_19 = sub i23 %select_ln318_38, %mul_FL_V_1

]]></Node>
<StgValue><ssdm name="sub_ln703_19"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:339  %icmp_ln1495_12 = icmp ult i23 %select_ln318_39, %trunc_ln708_19

]]></Node>
<StgValue><ssdm name="icmp_ln1495_12"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:340  %icmp_ln1498_24 = icmp eq i23 %select_ln318_39, %trunc_ln708_19

]]></Node>
<StgValue><ssdm name="icmp_ln1498_24"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:341  %and_ln331_1 = and i1 %icmp_ln1498_24, %icmp_ln1496_1

]]></Node>
<StgValue><ssdm name="and_ln331_1"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:342  %or_ln331_1 = or i1 %icmp_ln1495_12, %and_ln331_1

]]></Node>
<StgValue><ssdm name="or_ln331_1"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:343  %p_neg_13 = select i1 %icmp_ln1496_1, i23 -1, i23 0

]]></Node>
<StgValue><ssdm name="p_neg_13"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:344  %sub_ln703_20 = sub i23 %p_neg_13, %trunc_ln708_19

]]></Node>
<StgValue><ssdm name="sub_ln703_20"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:345  %add_ln703_15 = add i23 %sub_ln703_20, %select_ln318_39

]]></Node>
<StgValue><ssdm name="add_ln703_15"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:346  %add_ln703_16 = add i16 %select_ln318_40, -1

]]></Node>
<StgValue><ssdm name="add_ln703_16"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:347  %select_ln339_13 = select i1 %or_ln331_1, i16 %add_ln703_16, i16 %select_ln318_40

]]></Node>
<StgValue><ssdm name="select_ln339_13"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:348  %tmp_53 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_37, i32 9, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:349  %xor_ln318_1 = xor i1 %or_ln318_17, true

]]></Node>
<StgValue><ssdm name="xor_ln318_1"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:350  %or_ln318_18 = or i1 %and_ln318_13, %xor_ln318_1

]]></Node>
<StgValue><ssdm name="or_ln318_18"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:351  %or_ln318_19 = or i1 %or_ln318_18, %icmp_ln1494_13

]]></Node>
<StgValue><ssdm name="or_ln318_19"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:352  %select_ln318_41 = select i1 %or_ln318_19, i23 %tmp_53, i23 %select_ln318_37

]]></Node>
<StgValue><ssdm name="select_ln318_41"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:353  %select_ln318_42 = select i1 %or_ln318_19, i23 %sub_ln703_19, i23 %select_ln318_38

]]></Node>
<StgValue><ssdm name="select_ln318_42"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:355  %select_ln318_44 = select i1 %or_ln318_19, i16 %select_ln339_13, i16 %select_ln318_40

]]></Node>
<StgValue><ssdm name="select_ln318_44"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="6" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:356  %tmp_9 = call i6 @_ssdm_op_PartSelect.i6.i23.i32.i32(i23 %select_ln318_41, i32 8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="9" op_0_bw="9" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:357  %tmp_31 = call i9 @_ssdm_op_PartSelect.i9.i23.i32.i32(i23 %select_ln318_41, i32 14, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="369" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:354  %select_ln318_43 = select i1 %or_ln318_19, i23 %add_ln703_15, i23 %select_ln318_39

]]></Node>
<StgValue><ssdm name="select_ln318_43"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="23" op_0_bw="23" op_1_bw="7" op_2_bw="7" op_3_bw="9">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:358  %trunc_ln708_20 = call i23 @_ssdm_op_BitConcatenate.i23.i7.i7.i9(i7 0, i7 %select_ln488_10, i9 %tmp_31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="23" op_0_bw="23" op_1_bw="6" op_2_bw="17">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:359  %mul_FL_V_2 = call i23 @_ssdm_op_BitConcatenate.i23.i6.i17(i6 %tmp_9, i17 -65536)

]]></Node>
<StgValue><ssdm name="mul_FL_V_2"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:360  %icmp_ln1494_14 = icmp ne i16 %select_ln318_44, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_14"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:361  %icmp_ln1498_14 = icmp eq i16 %select_ln318_44, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_14"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:362  %icmp_ln1494_26 = icmp ugt i23 %select_ln318_43, %trunc_ln708_20

]]></Node>
<StgValue><ssdm name="icmp_ln1494_26"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:363  %and_ln318_14 = and i1 %icmp_ln1498_14, %icmp_ln1494_26

]]></Node>
<StgValue><ssdm name="and_ln318_14"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:364  %icmp_ln318_13 = icmp ne i23 %select_ln318_43, %trunc_ln708_20

]]></Node>
<StgValue><ssdm name="icmp_ln318_13"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:365  %icmp_ln1496_2 = icmp ult i23 %select_ln318_42, %mul_FL_V_2

]]></Node>
<StgValue><ssdm name="icmp_ln1496_2"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:366  %or_ln318_20 = or i1 %icmp_ln1494_14, %icmp_ln1496_2

]]></Node>
<StgValue><ssdm name="or_ln318_20"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:367  %or_ln318_21 = or i1 %or_ln318_20, %icmp_ln318_13

]]></Node>
<StgValue><ssdm name="or_ln318_21"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:368  %sub_ln703_21 = sub i23 %select_ln318_42, %mul_FL_V_2

]]></Node>
<StgValue><ssdm name="sub_ln703_21"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:369  %icmp_ln1495_13 = icmp ult i23 %select_ln318_43, %trunc_ln708_20

]]></Node>
<StgValue><ssdm name="icmp_ln1495_13"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:370  %icmp_ln1498_25 = icmp eq i23 %select_ln318_43, %trunc_ln708_20

]]></Node>
<StgValue><ssdm name="icmp_ln1498_25"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:371  %and_ln331_2 = and i1 %icmp_ln1498_25, %icmp_ln1496_2

]]></Node>
<StgValue><ssdm name="and_ln331_2"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:372  %or_ln331_2 = or i1 %icmp_ln1495_13, %and_ln331_2

]]></Node>
<StgValue><ssdm name="or_ln331_2"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:373  %p_neg_14 = select i1 %icmp_ln1496_2, i23 -1, i23 0

]]></Node>
<StgValue><ssdm name="p_neg_14"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:374  %sub_ln703_22 = sub i23 %p_neg_14, %trunc_ln708_20

]]></Node>
<StgValue><ssdm name="sub_ln703_22"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:375  %add_ln703_17 = add i23 %sub_ln703_22, %select_ln318_43

]]></Node>
<StgValue><ssdm name="add_ln703_17"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:376  %add_ln703_18 = add i16 %select_ln318_44, -1

]]></Node>
<StgValue><ssdm name="add_ln703_18"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:377  %select_ln339_14 = select i1 %or_ln331_2, i16 %add_ln703_18, i16 %select_ln318_44

]]></Node>
<StgValue><ssdm name="select_ln339_14"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:378  %tmp_54 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_41, i32 8, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:379  %xor_ln318_2 = xor i1 %or_ln318_21, true

]]></Node>
<StgValue><ssdm name="xor_ln318_2"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:380  %or_ln318_22 = or i1 %and_ln318_14, %xor_ln318_2

]]></Node>
<StgValue><ssdm name="or_ln318_22"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:381  %or_ln318_23 = or i1 %or_ln318_22, %icmp_ln1494_14

]]></Node>
<StgValue><ssdm name="or_ln318_23"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:382  %select_ln318_45 = select i1 %or_ln318_23, i23 %tmp_54, i23 %select_ln318_41

]]></Node>
<StgValue><ssdm name="select_ln318_45"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:383  %select_ln318_46 = select i1 %or_ln318_23, i23 %sub_ln703_21, i23 %select_ln318_42

]]></Node>
<StgValue><ssdm name="select_ln318_46"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:384  %select_ln318_47 = select i1 %or_ln318_23, i23 %add_ln703_17, i23 %select_ln318_43

]]></Node>
<StgValue><ssdm name="select_ln318_47"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:385  %select_ln318_48 = select i1 %or_ln318_23, i16 %select_ln339_14, i16 %select_ln318_44

]]></Node>
<StgValue><ssdm name="select_ln318_48"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:386  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %select_ln318_45, i32 7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:387  %tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %select_ln318_45, i32 15, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="23" op_0_bw="23" op_1_bw="8" op_2_bw="7" op_3_bw="8">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:388  %trunc_ln708_21 = call i23 @_ssdm_op_BitConcatenate.i23.i8.i7.i8(i8 0, i7 %select_ln488_10, i8 %tmp_32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="23" op_0_bw="23" op_1_bw="8" op_2_bw="15">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:389  %mul_FL_V_3 = call i23 @_ssdm_op_BitConcatenate.i23.i8.i15(i8 %tmp_s, i15 -16384)

]]></Node>
<StgValue><ssdm name="mul_FL_V_3"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:390  %icmp_ln1494_15 = icmp ne i16 %select_ln318_48, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_15"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:391  %icmp_ln1498_15 = icmp eq i16 %select_ln318_48, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_15"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:392  %icmp_ln1494_27 = icmp ugt i23 %select_ln318_47, %trunc_ln708_21

]]></Node>
<StgValue><ssdm name="icmp_ln1494_27"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:393  %and_ln318_15 = and i1 %icmp_ln1498_15, %icmp_ln1494_27

]]></Node>
<StgValue><ssdm name="and_ln318_15"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:394  %icmp_ln318_14 = icmp ne i23 %select_ln318_47, %trunc_ln708_21

]]></Node>
<StgValue><ssdm name="icmp_ln318_14"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:395  %icmp_ln1496_3 = icmp ult i23 %select_ln318_46, %mul_FL_V_3

]]></Node>
<StgValue><ssdm name="icmp_ln1496_3"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:396  %or_ln318_24 = or i1 %icmp_ln1494_15, %icmp_ln1496_3

]]></Node>
<StgValue><ssdm name="or_ln318_24"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:397  %or_ln318_25 = or i1 %or_ln318_24, %icmp_ln318_14

]]></Node>
<StgValue><ssdm name="or_ln318_25"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:398  %sub_ln703_23 = sub i23 %select_ln318_46, %mul_FL_V_3

]]></Node>
<StgValue><ssdm name="sub_ln703_23"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:399  %icmp_ln1495_14 = icmp ult i23 %select_ln318_47, %trunc_ln708_21

]]></Node>
<StgValue><ssdm name="icmp_ln1495_14"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:400  %icmp_ln1498_26 = icmp eq i23 %select_ln318_47, %trunc_ln708_21

]]></Node>
<StgValue><ssdm name="icmp_ln1498_26"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:401  %and_ln331_3 = and i1 %icmp_ln1498_26, %icmp_ln1496_3

]]></Node>
<StgValue><ssdm name="and_ln331_3"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:402  %or_ln331_3 = or i1 %icmp_ln1495_14, %and_ln331_3

]]></Node>
<StgValue><ssdm name="or_ln331_3"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:403  %p_neg_15 = select i1 %icmp_ln1496_3, i23 -1, i23 0

]]></Node>
<StgValue><ssdm name="p_neg_15"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:404  %sub_ln703_24 = sub i23 %p_neg_15, %trunc_ln708_21

]]></Node>
<StgValue><ssdm name="sub_ln703_24"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:405  %add_ln703_19 = add i23 %sub_ln703_24, %select_ln318_47

]]></Node>
<StgValue><ssdm name="add_ln703_19"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:406  %add_ln703_20 = add i16 %select_ln318_48, -1

]]></Node>
<StgValue><ssdm name="add_ln703_20"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:407  %select_ln339_15 = select i1 %or_ln331_3, i16 %add_ln703_20, i16 %select_ln318_48

]]></Node>
<StgValue><ssdm name="select_ln339_15"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:408  %tmp_55 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_45, i32 7, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:409  %xor_ln318_3 = xor i1 %or_ln318_25, true

]]></Node>
<StgValue><ssdm name="xor_ln318_3"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:410  %or_ln318_33 = or i1 %and_ln318_15, %xor_ln318_3

]]></Node>
<StgValue><ssdm name="or_ln318_33"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:411  %or_ln318_34 = or i1 %or_ln318_33, %icmp_ln1494_15

]]></Node>
<StgValue><ssdm name="or_ln318_34"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:412  %select_ln318_49 = select i1 %or_ln318_34, i23 %tmp_55, i23 %select_ln318_45

]]></Node>
<StgValue><ssdm name="select_ln318_49"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:413  %select_ln318_50 = select i1 %or_ln318_34, i23 %sub_ln703_23, i23 %select_ln318_46

]]></Node>
<StgValue><ssdm name="select_ln318_50"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:414  %select_ln318_51 = select i1 %or_ln318_34, i23 %add_ln703_19, i23 %select_ln318_47

]]></Node>
<StgValue><ssdm name="select_ln318_51"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:415  %select_ln318_52 = select i1 %or_ln318_34, i16 %select_ln339_15, i16 %select_ln318_48

]]></Node>
<StgValue><ssdm name="select_ln318_52"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="10" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:416  %tmp_10 = call i10 @_ssdm_op_PartSelect.i10.i23.i32.i32(i23 %select_ln318_49, i32 6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="7" op_0_bw="7" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:417  %tmp_33 = call i7 @_ssdm_op_PartSelect.i7.i23.i32.i32(i23 %select_ln318_49, i32 16, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="430" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="23" op_0_bw="23" op_1_bw="9" op_2_bw="7" op_3_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:418  %trunc_ln708_22 = call i23 @_ssdm_op_BitConcatenate.i23.i9.i7.i7(i9 0, i7 %select_ln488_10, i7 %tmp_33)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="431" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="23" op_0_bw="23" op_1_bw="10" op_2_bw="13">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:419  %mul_FL_V_4 = call i23 @_ssdm_op_BitConcatenate.i23.i10.i13(i10 %tmp_10, i13 -4096)

]]></Node>
<StgValue><ssdm name="mul_FL_V_4"/></StgValue>
</operation>

<operation id="432" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:420  %icmp_ln1494_16 = icmp ne i16 %select_ln318_52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_16"/></StgValue>
</operation>

<operation id="433" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:421  %icmp_ln1498_16 = icmp eq i16 %select_ln318_52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_16"/></StgValue>
</operation>

<operation id="434" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:422  %icmp_ln1494_28 = icmp ugt i23 %select_ln318_51, %trunc_ln708_22

]]></Node>
<StgValue><ssdm name="icmp_ln1494_28"/></StgValue>
</operation>

<operation id="435" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:423  %and_ln318_16 = and i1 %icmp_ln1498_16, %icmp_ln1494_28

]]></Node>
<StgValue><ssdm name="and_ln318_16"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:424  %icmp_ln318_15 = icmp ne i23 %select_ln318_51, %trunc_ln708_22

]]></Node>
<StgValue><ssdm name="icmp_ln318_15"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:425  %icmp_ln1496_4 = icmp ult i23 %select_ln318_50, %mul_FL_V_4

]]></Node>
<StgValue><ssdm name="icmp_ln1496_4"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:426  %or_ln318_35 = or i1 %icmp_ln1494_16, %icmp_ln1496_4

]]></Node>
<StgValue><ssdm name="or_ln318_35"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:427  %or_ln318_26 = or i1 %or_ln318_35, %icmp_ln318_15

]]></Node>
<StgValue><ssdm name="or_ln318_26"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:428  %sub_ln703_25 = sub i23 %select_ln318_50, %mul_FL_V_4

]]></Node>
<StgValue><ssdm name="sub_ln703_25"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:429  %icmp_ln1495_15 = icmp ult i23 %select_ln318_51, %trunc_ln708_22

]]></Node>
<StgValue><ssdm name="icmp_ln1495_15"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:430  %icmp_ln1498_27 = icmp eq i23 %select_ln318_51, %trunc_ln708_22

]]></Node>
<StgValue><ssdm name="icmp_ln1498_27"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:431  %and_ln331_4 = and i1 %icmp_ln1498_27, %icmp_ln1496_4

]]></Node>
<StgValue><ssdm name="and_ln331_4"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:432  %or_ln331_4 = or i1 %icmp_ln1495_15, %and_ln331_4

]]></Node>
<StgValue><ssdm name="or_ln331_4"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:433  %p_neg_16 = select i1 %icmp_ln1496_4, i23 -1, i23 0

]]></Node>
<StgValue><ssdm name="p_neg_16"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:434  %sub_ln703_26 = sub i23 %p_neg_16, %trunc_ln708_22

]]></Node>
<StgValue><ssdm name="sub_ln703_26"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:435  %add_ln703_21 = add i23 %sub_ln703_26, %select_ln318_51

]]></Node>
<StgValue><ssdm name="add_ln703_21"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:436  %add_ln703_22 = add i16 %select_ln318_52, -1

]]></Node>
<StgValue><ssdm name="add_ln703_22"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:437  %select_ln339_16 = select i1 %or_ln331_4, i16 %add_ln703_22, i16 %select_ln318_52

]]></Node>
<StgValue><ssdm name="select_ln339_16"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:438  %tmp_56 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_49, i32 6, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:439  %xor_ln318_4 = xor i1 %or_ln318_26, true

]]></Node>
<StgValue><ssdm name="xor_ln318_4"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:440  %or_ln318_36 = or i1 %and_ln318_16, %xor_ln318_4

]]></Node>
<StgValue><ssdm name="or_ln318_36"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:441  %or_ln318_37 = or i1 %or_ln318_36, %icmp_ln1494_16

]]></Node>
<StgValue><ssdm name="or_ln318_37"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:442  %select_ln318_53 = select i1 %or_ln318_37, i23 %tmp_56, i23 %select_ln318_49

]]></Node>
<StgValue><ssdm name="select_ln318_53"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:443  %select_ln318_54 = select i1 %or_ln318_37, i23 %sub_ln703_25, i23 %select_ln318_50

]]></Node>
<StgValue><ssdm name="select_ln318_54"/></StgValue>
</operation>

<operation id="456" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:444  %select_ln318_55 = select i1 %or_ln318_37, i23 %add_ln703_21, i23 %select_ln318_51

]]></Node>
<StgValue><ssdm name="select_ln318_55"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:445  %select_ln318_56 = select i1 %or_ln318_37, i16 %select_ln339_16, i16 %select_ln318_52

]]></Node>
<StgValue><ssdm name="select_ln318_56"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:446  %tmp_11 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %select_ln318_53, i32 5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="6" op_0_bw="6" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:447  %tmp_34 = call i6 @_ssdm_op_PartSelect.i6.i23.i32.i32(i23 %select_ln318_53, i32 17, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="23" op_0_bw="23" op_1_bw="10" op_2_bw="7" op_3_bw="6">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:448  %trunc_ln708_23 = call i23 @_ssdm_op_BitConcatenate.i23.i10.i7.i6(i10 0, i7 %select_ln488_10, i6 %tmp_34)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="461" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:449  %mul_FL_V_5 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %tmp_11, i11 -1024)

]]></Node>
<StgValue><ssdm name="mul_FL_V_5"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:450  %icmp_ln1494_17 = icmp ne i16 %select_ln318_56, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_17"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:451  %icmp_ln1498_17 = icmp eq i16 %select_ln318_56, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_17"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:452  %icmp_ln1494_29 = icmp ugt i23 %select_ln318_55, %trunc_ln708_23

]]></Node>
<StgValue><ssdm name="icmp_ln1494_29"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:453  %and_ln318_17 = and i1 %icmp_ln1498_17, %icmp_ln1494_29

]]></Node>
<StgValue><ssdm name="and_ln318_17"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:454  %icmp_ln318_16 = icmp ne i23 %select_ln318_55, %trunc_ln708_23

]]></Node>
<StgValue><ssdm name="icmp_ln318_16"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:455  %icmp_ln1496_5 = icmp ult i23 %select_ln318_54, %mul_FL_V_5

]]></Node>
<StgValue><ssdm name="icmp_ln1496_5"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:456  %or_ln318_38 = or i1 %icmp_ln1494_17, %icmp_ln1496_5

]]></Node>
<StgValue><ssdm name="or_ln318_38"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:457  %or_ln318_27 = or i1 %or_ln318_38, %icmp_ln318_16

]]></Node>
<StgValue><ssdm name="or_ln318_27"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:458  %sub_ln703_27 = sub i23 %select_ln318_54, %mul_FL_V_5

]]></Node>
<StgValue><ssdm name="sub_ln703_27"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:459  %icmp_ln1495_16 = icmp ult i23 %select_ln318_55, %trunc_ln708_23

]]></Node>
<StgValue><ssdm name="icmp_ln1495_16"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:460  %icmp_ln1498_28 = icmp eq i23 %select_ln318_55, %trunc_ln708_23

]]></Node>
<StgValue><ssdm name="icmp_ln1498_28"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:461  %and_ln331_5 = and i1 %icmp_ln1498_28, %icmp_ln1496_5

]]></Node>
<StgValue><ssdm name="and_ln331_5"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:462  %or_ln331_5 = or i1 %icmp_ln1495_16, %and_ln331_5

]]></Node>
<StgValue><ssdm name="or_ln331_5"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:463  %p_neg_17 = select i1 %icmp_ln1496_5, i23 -1, i23 0

]]></Node>
<StgValue><ssdm name="p_neg_17"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:464  %sub_ln703_28 = sub i23 %p_neg_17, %trunc_ln708_23

]]></Node>
<StgValue><ssdm name="sub_ln703_28"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:465  %add_ln703_23 = add i23 %sub_ln703_28, %select_ln318_55

]]></Node>
<StgValue><ssdm name="add_ln703_23"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:466  %add_ln703_24 = add i16 %select_ln318_56, -1

]]></Node>
<StgValue><ssdm name="add_ln703_24"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:467  %select_ln339_17 = select i1 %or_ln331_5, i16 %add_ln703_24, i16 %select_ln318_56

]]></Node>
<StgValue><ssdm name="select_ln339_17"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:468  %tmp_57 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_53, i32 5, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="481" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:469  %xor_ln318_5 = xor i1 %or_ln318_27, true

]]></Node>
<StgValue><ssdm name="xor_ln318_5"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:470  %or_ln318_39 = or i1 %and_ln318_17, %xor_ln318_5

]]></Node>
<StgValue><ssdm name="or_ln318_39"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:471  %or_ln318_40 = or i1 %or_ln318_39, %icmp_ln1494_17

]]></Node>
<StgValue><ssdm name="or_ln318_40"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:472  %select_ln318_57 = select i1 %or_ln318_40, i23 %tmp_57, i23 %select_ln318_53

]]></Node>
<StgValue><ssdm name="select_ln318_57"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:473  %select_ln318_58 = select i1 %or_ln318_40, i23 %sub_ln703_27, i23 %select_ln318_54

]]></Node>
<StgValue><ssdm name="select_ln318_58"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:474  %select_ln318_59 = select i1 %or_ln318_40, i23 %add_ln703_23, i23 %select_ln318_55

]]></Node>
<StgValue><ssdm name="select_ln318_59"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:475  %select_ln318_60 = select i1 %or_ln318_40, i16 %select_ln339_17, i16 %select_ln318_56

]]></Node>
<StgValue><ssdm name="select_ln318_60"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:476  %tmp_12 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %select_ln318_57, i32 4, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="5" op_0_bw="5" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:477  %tmp_35 = call i5 @_ssdm_op_PartSelect.i5.i23.i32.i32(i23 %select_ln318_57, i32 18, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="490" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="23" op_0_bw="23" op_1_bw="11" op_2_bw="7" op_3_bw="5">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:478  %trunc_ln708_24 = call i23 @_ssdm_op_BitConcatenate.i23.i11.i7.i5(i11 0, i7 %select_ln488_10, i5 %tmp_35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="491" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="23" op_0_bw="23" op_1_bw="14" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:479  %mul_FL_V_6 = call i23 @_ssdm_op_BitConcatenate.i23.i14.i9(i14 %tmp_12, i9 -256)

]]></Node>
<StgValue><ssdm name="mul_FL_V_6"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:480  %icmp_ln1494_18 = icmp ne i16 %select_ln318_60, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_18"/></StgValue>
</operation>

<operation id="493" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:481  %icmp_ln1498_18 = icmp eq i16 %select_ln318_60, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_18"/></StgValue>
</operation>

<operation id="494" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:482  %icmp_ln1494_30 = icmp ugt i23 %select_ln318_59, %trunc_ln708_24

]]></Node>
<StgValue><ssdm name="icmp_ln1494_30"/></StgValue>
</operation>

<operation id="495" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:483  %and_ln318_18 = and i1 %icmp_ln1498_18, %icmp_ln1494_30

]]></Node>
<StgValue><ssdm name="and_ln318_18"/></StgValue>
</operation>

<operation id="496" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:484  %icmp_ln318_17 = icmp ne i23 %select_ln318_59, %trunc_ln708_24

]]></Node>
<StgValue><ssdm name="icmp_ln318_17"/></StgValue>
</operation>

<operation id="497" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:485  %icmp_ln1496_6 = icmp ult i23 %select_ln318_58, %mul_FL_V_6

]]></Node>
<StgValue><ssdm name="icmp_ln1496_6"/></StgValue>
</operation>

<operation id="498" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:486  %or_ln318_41 = or i1 %icmp_ln1494_18, %icmp_ln1496_6

]]></Node>
<StgValue><ssdm name="or_ln318_41"/></StgValue>
</operation>

<operation id="499" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:487  %or_ln318_28 = or i1 %or_ln318_41, %icmp_ln318_17

]]></Node>
<StgValue><ssdm name="or_ln318_28"/></StgValue>
</operation>

<operation id="500" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:488  %sub_ln703_29 = sub i23 %select_ln318_58, %mul_FL_V_6

]]></Node>
<StgValue><ssdm name="sub_ln703_29"/></StgValue>
</operation>

<operation id="501" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:489  %icmp_ln1495_17 = icmp ult i23 %select_ln318_59, %trunc_ln708_24

]]></Node>
<StgValue><ssdm name="icmp_ln1495_17"/></StgValue>
</operation>

<operation id="502" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:490  %icmp_ln1498_29 = icmp eq i23 %select_ln318_59, %trunc_ln708_24

]]></Node>
<StgValue><ssdm name="icmp_ln1498_29"/></StgValue>
</operation>

<operation id="503" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:491  %and_ln331_6 = and i1 %icmp_ln1498_29, %icmp_ln1496_6

]]></Node>
<StgValue><ssdm name="and_ln331_6"/></StgValue>
</operation>

<operation id="504" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:492  %or_ln331_6 = or i1 %icmp_ln1495_17, %and_ln331_6

]]></Node>
<StgValue><ssdm name="or_ln331_6"/></StgValue>
</operation>

<operation id="505" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:493  %p_neg_18 = select i1 %icmp_ln1496_6, i23 -1, i23 0

]]></Node>
<StgValue><ssdm name="p_neg_18"/></StgValue>
</operation>

<operation id="506" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:494  %sub_ln703_30 = sub i23 %p_neg_18, %trunc_ln708_24

]]></Node>
<StgValue><ssdm name="sub_ln703_30"/></StgValue>
</operation>

<operation id="507" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:495  %add_ln703_25 = add i23 %sub_ln703_30, %select_ln318_59

]]></Node>
<StgValue><ssdm name="add_ln703_25"/></StgValue>
</operation>

<operation id="508" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:496  %add_ln703_26 = add i16 %select_ln318_60, -1

]]></Node>
<StgValue><ssdm name="add_ln703_26"/></StgValue>
</operation>

<operation id="509" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:497  %select_ln339_18 = select i1 %or_ln331_6, i16 %add_ln703_26, i16 %select_ln318_60

]]></Node>
<StgValue><ssdm name="select_ln339_18"/></StgValue>
</operation>

<operation id="510" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:498  %tmp_58 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_57, i32 4, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="511" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:499  %xor_ln318_6 = xor i1 %or_ln318_28, true

]]></Node>
<StgValue><ssdm name="xor_ln318_6"/></StgValue>
</operation>

<operation id="512" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:500  %or_ln318_42 = or i1 %and_ln318_18, %xor_ln318_6

]]></Node>
<StgValue><ssdm name="or_ln318_42"/></StgValue>
</operation>

<operation id="513" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:501  %or_ln318_43 = or i1 %or_ln318_42, %icmp_ln1494_18

]]></Node>
<StgValue><ssdm name="or_ln318_43"/></StgValue>
</operation>

<operation id="514" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:502  %select_ln318_61 = select i1 %or_ln318_43, i23 %tmp_58, i23 %select_ln318_57

]]></Node>
<StgValue><ssdm name="select_ln318_61"/></StgValue>
</operation>

<operation id="515" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:503  %select_ln318_62 = select i1 %or_ln318_43, i23 %sub_ln703_29, i23 %select_ln318_58

]]></Node>
<StgValue><ssdm name="select_ln318_62"/></StgValue>
</operation>

<operation id="516" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:504  %select_ln318_63 = select i1 %or_ln318_43, i23 %add_ln703_25, i23 %select_ln318_59

]]></Node>
<StgValue><ssdm name="select_ln318_63"/></StgValue>
</operation>

<operation id="517" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:505  %select_ln318_64 = select i1 %or_ln318_43, i16 %select_ln339_18, i16 %select_ln318_60

]]></Node>
<StgValue><ssdm name="select_ln318_64"/></StgValue>
</operation>

<operation id="518" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:506  %tmp_13 = call i16 @_ssdm_op_PartSelect.i16.i23.i32.i32(i23 %select_ln318_61, i32 3, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="519" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:507  %tmp_36 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %select_ln318_61, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="520" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="7" op_3_bw="4">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:508  %trunc_ln708_25 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i7.i4(i12 0, i7 %select_ln488_10, i4 %tmp_36)

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="521" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:509  %mul_FL_V_7 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_13, i7 -64)

]]></Node>
<StgValue><ssdm name="mul_FL_V_7"/></StgValue>
</operation>

<operation id="522" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:510  %icmp_ln1494_19 = icmp ne i16 %select_ln318_64, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_19"/></StgValue>
</operation>

<operation id="523" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:511  %icmp_ln1498_19 = icmp eq i16 %select_ln318_64, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_19"/></StgValue>
</operation>

<operation id="524" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:512  %icmp_ln1494_31 = icmp ugt i23 %select_ln318_63, %trunc_ln708_25

]]></Node>
<StgValue><ssdm name="icmp_ln1494_31"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:513  %and_ln318_19 = and i1 %icmp_ln1498_19, %icmp_ln1494_31

]]></Node>
<StgValue><ssdm name="and_ln318_19"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:514  %icmp_ln318_18 = icmp ne i23 %select_ln318_63, %trunc_ln708_25

]]></Node>
<StgValue><ssdm name="icmp_ln318_18"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:515  %icmp_ln1496_7 = icmp ult i23 %select_ln318_62, %mul_FL_V_7

]]></Node>
<StgValue><ssdm name="icmp_ln1496_7"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:516  %or_ln318_44 = or i1 %icmp_ln1494_19, %icmp_ln1496_7

]]></Node>
<StgValue><ssdm name="or_ln318_44"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:517  %or_ln318_29 = or i1 %or_ln318_44, %icmp_ln318_18

]]></Node>
<StgValue><ssdm name="or_ln318_29"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:518  %sub_ln703_31 = sub i23 %select_ln318_62, %mul_FL_V_7

]]></Node>
<StgValue><ssdm name="sub_ln703_31"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:519  %icmp_ln1495_18 = icmp ult i23 %select_ln318_63, %trunc_ln708_25

]]></Node>
<StgValue><ssdm name="icmp_ln1495_18"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:520  %icmp_ln1498_30 = icmp eq i23 %select_ln318_63, %trunc_ln708_25

]]></Node>
<StgValue><ssdm name="icmp_ln1498_30"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:521  %and_ln331_7 = and i1 %icmp_ln1498_30, %icmp_ln1496_7

]]></Node>
<StgValue><ssdm name="and_ln331_7"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:522  %or_ln331_7 = or i1 %icmp_ln1495_18, %and_ln331_7

]]></Node>
<StgValue><ssdm name="or_ln331_7"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:523  %p_neg_19 = select i1 %icmp_ln1496_7, i23 -1, i23 0

]]></Node>
<StgValue><ssdm name="p_neg_19"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:524  %sub_ln703_32 = sub i23 %p_neg_19, %trunc_ln708_25

]]></Node>
<StgValue><ssdm name="sub_ln703_32"/></StgValue>
</operation>

<operation id="537" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:525  %add_ln703_27 = add i23 %sub_ln703_32, %select_ln318_63

]]></Node>
<StgValue><ssdm name="add_ln703_27"/></StgValue>
</operation>

<operation id="538" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:526  %add_ln703_28 = add i16 %select_ln318_64, -1

]]></Node>
<StgValue><ssdm name="add_ln703_28"/></StgValue>
</operation>

<operation id="539" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:527  %select_ln339_19 = select i1 %or_ln331_7, i16 %add_ln703_28, i16 %select_ln318_64

]]></Node>
<StgValue><ssdm name="select_ln339_19"/></StgValue>
</operation>

<operation id="540" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:529  %xor_ln318_7 = xor i1 %or_ln318_29, true

]]></Node>
<StgValue><ssdm name="xor_ln318_7"/></StgValue>
</operation>

<operation id="541" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:530  %or_ln318_45 = or i1 %and_ln318_19, %xor_ln318_7

]]></Node>
<StgValue><ssdm name="or_ln318_45"/></StgValue>
</operation>

<operation id="542" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:531  %or_ln318_46 = or i1 %or_ln318_45, %icmp_ln1494_19

]]></Node>
<StgValue><ssdm name="or_ln318_46"/></StgValue>
</operation>

<operation id="543" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:533  %select_ln318_66 = select i1 %or_ln318_46, i23 %sub_ln703_31, i23 %select_ln318_62

]]></Node>
<StgValue><ssdm name="select_ln318_66"/></StgValue>
</operation>

<operation id="544" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:534  %select_ln318_67 = select i1 %or_ln318_46, i23 %add_ln703_27, i23 %select_ln318_63

]]></Node>
<StgValue><ssdm name="select_ln318_67"/></StgValue>
</operation>

<operation id="545" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:535  %select_ln318_68 = select i1 %or_ln318_46, i16 %select_ln339_19, i16 %select_ln318_64

]]></Node>
<StgValue><ssdm name="select_ln318_68"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="546" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln318_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:528  %tmp_59 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_61, i32 3, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="547" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:532  %select_ln318_65 = select i1 %or_ln318_46, i23 %tmp_59, i23 %select_ln318_61

]]></Node>
<StgValue><ssdm name="select_ln318_65"/></StgValue>
</operation>

<operation id="548" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:536  %tmp_14 = call i18 @_ssdm_op_PartSelect.i18.i23.i32.i32(i23 %select_ln318_65, i32 2, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="549" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:537  %tmp_37 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %select_ln318_65, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="550" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="23" op_0_bw="23" op_1_bw="13" op_2_bw="7" op_3_bw="3">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:538  %trunc_ln708_26 = call i23 @_ssdm_op_BitConcatenate.i23.i13.i7.i3(i13 0, i7 %select_ln488_10, i3 %tmp_37)

]]></Node>
<StgValue><ssdm name="trunc_ln708_26"/></StgValue>
</operation>

<operation id="551" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="23" op_0_bw="23" op_1_bw="18" op_2_bw="5">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:539  %mul_FL_V_8 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %tmp_14, i5 -16)

]]></Node>
<StgValue><ssdm name="mul_FL_V_8"/></StgValue>
</operation>

<operation id="552" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:540  %icmp_ln1494_20 = icmp ne i16 %select_ln318_68, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_20"/></StgValue>
</operation>

<operation id="553" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:541  %icmp_ln1498_20 = icmp eq i16 %select_ln318_68, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_20"/></StgValue>
</operation>

<operation id="554" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:542  %icmp_ln1494_32 = icmp ugt i23 %select_ln318_67, %trunc_ln708_26

]]></Node>
<StgValue><ssdm name="icmp_ln1494_32"/></StgValue>
</operation>

<operation id="555" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:543  %and_ln318_20 = and i1 %icmp_ln1498_20, %icmp_ln1494_32

]]></Node>
<StgValue><ssdm name="and_ln318_20"/></StgValue>
</operation>

<operation id="556" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:544  %icmp_ln318_19 = icmp ne i23 %select_ln318_67, %trunc_ln708_26

]]></Node>
<StgValue><ssdm name="icmp_ln318_19"/></StgValue>
</operation>

<operation id="557" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:545  %icmp_ln1496_8 = icmp ult i23 %select_ln318_66, %mul_FL_V_8

]]></Node>
<StgValue><ssdm name="icmp_ln1496_8"/></StgValue>
</operation>

<operation id="558" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:546  %or_ln318_47 = or i1 %icmp_ln1494_20, %icmp_ln1496_8

]]></Node>
<StgValue><ssdm name="or_ln318_47"/></StgValue>
</operation>

<operation id="559" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:547  %or_ln318_30 = or i1 %or_ln318_47, %icmp_ln318_19

]]></Node>
<StgValue><ssdm name="or_ln318_30"/></StgValue>
</operation>

<operation id="560" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:548  %sub_ln703_33 = sub i23 %select_ln318_66, %mul_FL_V_8

]]></Node>
<StgValue><ssdm name="sub_ln703_33"/></StgValue>
</operation>

<operation id="561" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:549  %icmp_ln1495_19 = icmp ult i23 %select_ln318_67, %trunc_ln708_26

]]></Node>
<StgValue><ssdm name="icmp_ln1495_19"/></StgValue>
</operation>

<operation id="562" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:550  %icmp_ln1498_31 = icmp eq i23 %select_ln318_67, %trunc_ln708_26

]]></Node>
<StgValue><ssdm name="icmp_ln1498_31"/></StgValue>
</operation>

<operation id="563" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:551  %and_ln331_8 = and i1 %icmp_ln1498_31, %icmp_ln1496_8

]]></Node>
<StgValue><ssdm name="and_ln331_8"/></StgValue>
</operation>

<operation id="564" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:552  %or_ln331_8 = or i1 %icmp_ln1495_19, %and_ln331_8

]]></Node>
<StgValue><ssdm name="or_ln331_8"/></StgValue>
</operation>

<operation id="565" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:553  %p_neg_20 = select i1 %icmp_ln1496_8, i23 -1, i23 0

]]></Node>
<StgValue><ssdm name="p_neg_20"/></StgValue>
</operation>

<operation id="566" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:554  %sub_ln703_34 = sub i23 %p_neg_20, %trunc_ln708_26

]]></Node>
<StgValue><ssdm name="sub_ln703_34"/></StgValue>
</operation>

<operation id="567" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:555  %add_ln703_29 = add i23 %sub_ln703_34, %select_ln318_67

]]></Node>
<StgValue><ssdm name="add_ln703_29"/></StgValue>
</operation>

<operation id="568" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:556  %add_ln703_30 = add i16 %select_ln318_68, -1

]]></Node>
<StgValue><ssdm name="add_ln703_30"/></StgValue>
</operation>

<operation id="569" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:557  %select_ln339_20 = select i1 %or_ln331_8, i16 %add_ln703_30, i16 %select_ln318_68

]]></Node>
<StgValue><ssdm name="select_ln339_20"/></StgValue>
</operation>

<operation id="570" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:558  %tmp_60 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_65, i32 2, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="571" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:559  %xor_ln318_8 = xor i1 %or_ln318_30, true

]]></Node>
<StgValue><ssdm name="xor_ln318_8"/></StgValue>
</operation>

<operation id="572" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:560  %or_ln318_48 = or i1 %and_ln318_20, %xor_ln318_8

]]></Node>
<StgValue><ssdm name="or_ln318_48"/></StgValue>
</operation>

<operation id="573" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:561  %or_ln318_49 = or i1 %or_ln318_48, %icmp_ln1494_20

]]></Node>
<StgValue><ssdm name="or_ln318_49"/></StgValue>
</operation>

<operation id="574" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:562  %select_ln318_69 = select i1 %or_ln318_49, i23 %tmp_60, i23 %select_ln318_65

]]></Node>
<StgValue><ssdm name="select_ln318_69"/></StgValue>
</operation>

<operation id="575" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:563  %select_ln318_70 = select i1 %or_ln318_49, i23 %sub_ln703_33, i23 %select_ln318_66

]]></Node>
<StgValue><ssdm name="select_ln318_70"/></StgValue>
</operation>

<operation id="576" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:564  %select_ln318_71 = select i1 %or_ln318_49, i23 %add_ln703_29, i23 %select_ln318_67

]]></Node>
<StgValue><ssdm name="select_ln318_71"/></StgValue>
</operation>

<operation id="577" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:565  %select_ln318_72 = select i1 %or_ln318_49, i16 %select_ln339_20, i16 %select_ln318_68

]]></Node>
<StgValue><ssdm name="select_ln318_72"/></StgValue>
</operation>

<operation id="578" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="20" op_0_bw="20" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:566  %tmp_15 = call i20 @_ssdm_op_PartSelect.i20.i23.i32.i32(i23 %select_ln318_69, i32 1, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="579" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="2" op_0_bw="2" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:567  %tmp_38 = call i2 @_ssdm_op_PartSelect.i2.i23.i32.i32(i23 %select_ln318_69, i32 21, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="580" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="23" op_0_bw="23" op_1_bw="20" op_2_bw="3">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:569  %mul_FL_V_9 = call i23 @_ssdm_op_BitConcatenate.i23.i20.i3(i20 %tmp_15, i3 -4)

]]></Node>
<StgValue><ssdm name="mul_FL_V_9"/></StgValue>
</operation>

<operation id="581" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:575  %icmp_ln1496_9 = icmp ult i23 %select_ln318_70, %mul_FL_V_9

]]></Node>
<StgValue><ssdm name="icmp_ln1496_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="582" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="583" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:2  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %x_V_read, i32 33)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="584" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="23" op_0_bw="23" op_1_bw="14" op_2_bw="7" op_3_bw="2">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:568  %trunc_ln708_27 = call i23 @_ssdm_op_BitConcatenate.i23.i14.i7.i2(i14 0, i7 %select_ln488_10, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="trunc_ln708_27"/></StgValue>
</operation>

<operation id="585" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:570  %icmp_ln1494_21 = icmp ne i16 %select_ln318_72, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_21"/></StgValue>
</operation>

<operation id="586" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:571  %icmp_ln1498_21 = icmp eq i16 %select_ln318_72, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_21"/></StgValue>
</operation>

<operation id="587" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:572  %icmp_ln1494_33 = icmp ugt i23 %select_ln318_71, %trunc_ln708_27

]]></Node>
<StgValue><ssdm name="icmp_ln1494_33"/></StgValue>
</operation>

<operation id="588" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:573  %and_ln318_21 = and i1 %icmp_ln1498_21, %icmp_ln1494_33

]]></Node>
<StgValue><ssdm name="and_ln318_21"/></StgValue>
</operation>

<operation id="589" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:574  %icmp_ln318_20 = icmp ne i23 %select_ln318_71, %trunc_ln708_27

]]></Node>
<StgValue><ssdm name="icmp_ln318_20"/></StgValue>
</operation>

<operation id="590" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:576  %or_ln318_50 = or i1 %icmp_ln1494_21, %icmp_ln1496_9

]]></Node>
<StgValue><ssdm name="or_ln318_50"/></StgValue>
</operation>

<operation id="591" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:577  %or_ln318_31 = or i1 %or_ln318_50, %icmp_ln318_20

]]></Node>
<StgValue><ssdm name="or_ln318_31"/></StgValue>
</operation>

<operation id="592" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:578  %sub_ln703_35 = sub i23 %select_ln318_70, %mul_FL_V_9

]]></Node>
<StgValue><ssdm name="sub_ln703_35"/></StgValue>
</operation>

<operation id="593" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:579  %icmp_ln1495_20 = icmp ult i23 %select_ln318_71, %trunc_ln708_27

]]></Node>
<StgValue><ssdm name="icmp_ln1495_20"/></StgValue>
</operation>

<operation id="594" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:580  %icmp_ln1498_32 = icmp eq i23 %select_ln318_71, %trunc_ln708_27

]]></Node>
<StgValue><ssdm name="icmp_ln1498_32"/></StgValue>
</operation>

<operation id="595" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:581  %and_ln331_9 = and i1 %icmp_ln1498_32, %icmp_ln1496_9

]]></Node>
<StgValue><ssdm name="and_ln331_9"/></StgValue>
</operation>

<operation id="596" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:582  %or_ln331_9 = or i1 %icmp_ln1495_20, %and_ln331_9

]]></Node>
<StgValue><ssdm name="or_ln331_9"/></StgValue>
</operation>

<operation id="597" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:583  %p_neg_21 = select i1 %icmp_ln1496_9, i23 -1, i23 0

]]></Node>
<StgValue><ssdm name="p_neg_21"/></StgValue>
</operation>

<operation id="598" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:584  %sub_ln703_36 = sub i23 %p_neg_21, %trunc_ln708_27

]]></Node>
<StgValue><ssdm name="sub_ln703_36"/></StgValue>
</operation>

<operation id="599" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:585  %add_ln703_31 = add i23 %sub_ln703_36, %select_ln318_71

]]></Node>
<StgValue><ssdm name="add_ln703_31"/></StgValue>
</operation>

<operation id="600" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:586  %add_ln703_32 = add i16 %select_ln318_72, -1

]]></Node>
<StgValue><ssdm name="add_ln703_32"/></StgValue>
</operation>

<operation id="601" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:587  %select_ln339_21 = select i1 %or_ln331_9, i16 %add_ln703_32, i16 %select_ln318_72

]]></Node>
<StgValue><ssdm name="select_ln339_21"/></StgValue>
</operation>

<operation id="602" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:588  %tmp_61 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_69, i32 1, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="603" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:589  %xor_ln318_9 = xor i1 %or_ln318_31, true

]]></Node>
<StgValue><ssdm name="xor_ln318_9"/></StgValue>
</operation>

<operation id="604" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:590  %or_ln318_51 = or i1 %and_ln318_21, %xor_ln318_9

]]></Node>
<StgValue><ssdm name="or_ln318_51"/></StgValue>
</operation>

<operation id="605" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:591  %or_ln318_52 = or i1 %or_ln318_51, %icmp_ln1494_21

]]></Node>
<StgValue><ssdm name="or_ln318_52"/></StgValue>
</operation>

<operation id="606" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:592  %select_ln318_73 = select i1 %or_ln318_52, i23 %tmp_61, i23 %select_ln318_69

]]></Node>
<StgValue><ssdm name="select_ln318_73"/></StgValue>
</operation>

<operation id="607" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:593  %select_ln318_74 = select i1 %or_ln318_52, i23 %sub_ln703_35, i23 %select_ln318_70

]]></Node>
<StgValue><ssdm name="select_ln318_74"/></StgValue>
</operation>

<operation id="608" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:594  %select_ln318_75 = select i1 %or_ln318_52, i23 %add_ln703_31, i23 %select_ln318_71

]]></Node>
<StgValue><ssdm name="select_ln318_75"/></StgValue>
</operation>

<operation id="609" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:595  %select_ln318_76 = select i1 %or_ln318_52, i16 %select_ln339_21, i16 %select_ln318_72

]]></Node>
<StgValue><ssdm name="select_ln318_76"/></StgValue>
</operation>

<operation id="610" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="22" op_0_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:596  %trunc_ln103 = trunc i23 %select_ln318_73 to i22

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="611" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:597  %mul_FL_V_10 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %trunc_ln103, i1 true)

]]></Node>
<StgValue><ssdm name="mul_FL_V_10"/></StgValue>
</operation>

<operation id="612" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:598  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %select_ln318_73, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="613" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="7" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:599  %trunc_ln708_28 = call i23 @_ssdm_op_BitConcatenate.i23.i15.i7.i1(i15 0, i7 %select_ln488_10, i1 %tmp_62)

]]></Node>
<StgValue><ssdm name="trunc_ln708_28"/></StgValue>
</operation>

<operation id="614" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:600  %icmp_ln1494_22 = icmp ne i16 %select_ln318_76, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_22"/></StgValue>
</operation>

<operation id="615" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:601  %icmp_ln1498_22 = icmp eq i16 %select_ln318_76, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_22"/></StgValue>
</operation>

<operation id="616" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:602  %icmp_ln1494_34 = icmp ugt i23 %select_ln318_75, %trunc_ln708_28

]]></Node>
<StgValue><ssdm name="icmp_ln1494_34"/></StgValue>
</operation>

<operation id="617" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:603  %and_ln318_22 = and i1 %icmp_ln1498_22, %icmp_ln1494_34

]]></Node>
<StgValue><ssdm name="and_ln318_22"/></StgValue>
</operation>

<operation id="618" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:604  %icmp_ln318_21 = icmp ne i23 %select_ln318_75, %trunc_ln708_28

]]></Node>
<StgValue><ssdm name="icmp_ln318_21"/></StgValue>
</operation>

<operation id="619" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:605  %icmp_ln1496_10 = icmp ult i23 %select_ln318_74, %mul_FL_V_10

]]></Node>
<StgValue><ssdm name="icmp_ln1496_10"/></StgValue>
</operation>

<operation id="620" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:606  %or_ln318_53 = or i1 %icmp_ln1494_22, %icmp_ln1496_10

]]></Node>
<StgValue><ssdm name="or_ln318_53"/></StgValue>
</operation>

<operation id="621" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:607  %or_ln318_32 = or i1 %or_ln318_53, %icmp_ln318_21

]]></Node>
<StgValue><ssdm name="or_ln318_32"/></StgValue>
</operation>

<operation id="622" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:608  %tmp_63 = call i23 @_ssdm_op_BitSet.i23.i23.i32.i1(i23 %select_ln318_73, i32 0, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="623" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:609  %xor_ln318_10 = xor i1 %or_ln318_32, true

]]></Node>
<StgValue><ssdm name="xor_ln318_10"/></StgValue>
</operation>

<operation id="624" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:610  %or_ln318_54 = or i1 %and_ln318_22, %xor_ln318_10

]]></Node>
<StgValue><ssdm name="or_ln318_54"/></StgValue>
</operation>

<operation id="625" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:611  %or_ln318_55 = or i1 %or_ln318_54, %icmp_ln1494_22

]]></Node>
<StgValue><ssdm name="or_ln318_55"/></StgValue>
</operation>

<operation id="626" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:612  %select_ln318_77 = select i1 %or_ln318_55, i23 %tmp_63, i23 %select_ln318_73

]]></Node>
<StgValue><ssdm name="select_ln318_77"/></StgValue>
</operation>

<operation id="627" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="24" op_0_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:613  %zext_ln1192 = zext i23 %select_ln318_77 to i24

]]></Node>
<StgValue><ssdm name="zext_ln1192"/></StgValue>
</operation>

<operation id="628" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:614  %res_FH_l_V = add i24 %zext_ln1192, 1

]]></Node>
<StgValue><ssdm name="res_FH_l_V"/></StgValue>
</operation>

<operation id="629" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:615  %res_FH_V = add i23 %select_ln318_77, 1

]]></Node>
<StgValue><ssdm name="res_FH_V"/></StgValue>
</operation>

<operation id="630" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:616  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %res_FH_l_V, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="631" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:617  %res_I_V = add i7 %select_ln488_10, 1

]]></Node>
<StgValue><ssdm name="res_I_V"/></StgValue>
</operation>

<operation id="632" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:618  %p_Val2_s = select i1 %p_Result_1, i7 %res_I_V, i7 %select_ln488_10

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="633" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="22" op_0_bw="22" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:619  %tmp_40 = call i22 @_ssdm_op_PartSelect.i22.i23.i32.i32(i23 %res_FH_V, i32 1, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="634" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="29" op_0_bw="29" op_1_bw="7" op_2_bw="22">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:620  %r_V = call i29 @_ssdm_op_BitConcatenate.i29.i7.i22(i7 %p_Val2_s, i22 %tmp_40)

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="635" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:621  %select_ln98 = select i1 %p_Result_s, i29 0, i29 %r_V

]]></Node>
<StgValue><ssdm name="select_ln98"/></StgValue>
</operation>

<operation id="636" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="29">
<![CDATA[
_ZN9ap_ufixedILi34ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi35ELi13ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:622  ret i29 %select_ln98

]]></Node>
<StgValue><ssdm name="ret_ln372"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
