Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 13:05:19 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 163 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.475        0.000                      0                10083        0.020        0.000                      0                10083        2.927        0.000                       0                  4254  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.475        0.000                      0                10083        0.020        0.000                      0                10083        2.927        0.000                       0                  4254  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_3_19_19/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 1.583ns (35.814%)  route 2.837ns (64.186%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.036     0.036    fsm17/clk
    SLICE_X22Y94         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm17/out_reg[2]/Q
                         net (fo=16, routed)          0.272     0.405    fsm17/fsm17_out[2]
    SLICE_X22Y94         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.579 r  fsm17/out[1]_i_3__0/O
                         net (fo=16, routed)          0.169     0.748    fsm0/out_reg[0]_3
    SLICE_X21Y92         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.083     0.831 f  fsm0/y1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.279     1.110    fsm/out_reg[0]_20
    SLICE_X21Y89         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     1.287 r  fsm/x1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.108     1.395    fsm/x1_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X21Y88         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     1.495 f  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.332     1.827    par_done_reg5/out_reg[0]_3
    SLICE_X20Y91         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     1.927 f  par_done_reg5/mem_reg_0_3_0_0_i_5/O
                         net (fo=35, routed)          0.248     2.175    i0/mem_reg_0_3_0_0
    SLICE_X20Y96         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     2.241 r  i0/mem_reg_0_3_0_0_i_3__5/O
                         net (fo=32, routed)          0.340     2.581    x10/mem_reg_0_3_9_9/A0
    SLICE_X20Y97         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     2.781 r  x10/mem_reg_0_3_9_9/SP/O
                         net (fo=3, routed)           0.468     3.249    add6/read_data[9]
    SLICE_X21Y98         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     3.398 r  add6/mem_reg_0_3_8_8_i_17/O
                         net (fo=1, routed)           0.010     3.408    add6/mem_reg_0_3_8_8_i_17_n_0
    SLICE_X21Y98         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.641 r  add6/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.669    add6/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X21Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     3.773 r  add6/mem_reg_0_3_16_16_i_2/O[3]
                         net (fo=1, routed)           0.192     3.965    par_done_reg5/out[19]
    SLICE_X20Y99         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.065 r  par_done_reg5/mem_reg_0_3_19_19_i_1__3/O
                         net (fo=1, routed)           0.391     4.456    x10/mem_reg_0_3_19_19/D
    SLICE_X20Y98         RAMS32                                       r  x10/mem_reg_0_3_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4381, unset)         0.052     7.052    x10/mem_reg_0_3_19_19/WCLK
    SLICE_X20Y98         RAMS32                                       r  x10/mem_reg_0_3_19_19/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y98         RAMS32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x10/mem_reg_0_3_19_19/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.456    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_19_19/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 1.653ns (37.791%)  route 2.721ns (62.209%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT4=2 LUT5=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.036     0.036    fsm17/clk
    SLICE_X22Y94         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm17/out_reg[2]/Q
                         net (fo=16, routed)          0.272     0.405    fsm17/fsm17_out[2]
    SLICE_X22Y94         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.579 r  fsm17/out[1]_i_3__0/O
                         net (fo=16, routed)          0.169     0.748    fsm0/out_reg[0]_3
    SLICE_X21Y92         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.083     0.831 f  fsm0/y1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.279     1.110    fsm/out_reg[0]_20
    SLICE_X21Y89         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     1.287 r  fsm/x1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.108     1.395    fsm/x1_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X21Y88         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     1.495 f  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.259     1.754    par_done_reg6/done_reg
    SLICE_X20Y89         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     1.793 f  par_done_reg6/mem_reg_0_3_0_0_i_5__0/O
                         net (fo=35, routed)          0.459     2.252    i0/mem_reg_0_3_0_0_1
    SLICE_X23Y96         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     2.352 r  i0/mem_reg_0_3_0_0_i_4__6/O
                         net (fo=32, routed)          0.361     2.713    x11/mem_reg_0_3_1_1/A1
    SLICE_X24Y98         RAMS32 (Prop_C5LUT_SLICEM_ADR1_O)
                                                      0.169     2.882 r  x11/mem_reg_0_3_1_1/SP/O
                         net (fo=3, routed)           0.298     3.180    add4/read_data0_out[1]
    SLICE_X23Y98         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.357 r  add4/mem_reg_0_3_0_0_i_23/O
                         net (fo=1, routed)           0.010     3.367    add4/mem_reg_0_3_0_0_i_23_n_0
    SLICE_X23Y98         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.600 r  add4/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.628    add4/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X23Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.651 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.679    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X23Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     3.783 r  add4/mem_reg_0_3_16_16_i_2/O[3]
                         net (fo=1, routed)           0.238     4.021    par_done_reg6/out[19]
    SLICE_X25Y98         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     4.198 r  par_done_reg6/mem_reg_0_3_19_19_i_1__4/O
                         net (fo=1, routed)           0.212     4.410    x11/mem_reg_0_3_19_19/D
    SLICE_X24Y98         RAMS32                                       r  x11/mem_reg_0_3_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4381, unset)         0.052     7.052    x11/mem_reg_0_3_19_19/WCLK
    SLICE_X24Y98         RAMS32                                       r  x11/mem_reg_0_3_19_19/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y98         RAMS32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x11/mem_reg_0_3_19_19/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.410    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_3_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 1.538ns (35.186%)  route 2.833ns (64.814%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT4=2 LUT5=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.036     0.036    fsm17/clk
    SLICE_X22Y94         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm17/out_reg[2]/Q
                         net (fo=16, routed)          0.272     0.405    fsm17/fsm17_out[2]
    SLICE_X22Y94         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.579 r  fsm17/out[1]_i_3__0/O
                         net (fo=16, routed)          0.169     0.748    fsm0/out_reg[0]_3
    SLICE_X21Y92         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.083     0.831 f  fsm0/y1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.279     1.110    fsm/out_reg[0]_20
    SLICE_X21Y89         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     1.287 r  fsm/x1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.108     1.395    fsm/x1_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X21Y88         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     1.495 f  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.332     1.827    par_done_reg5/out_reg[0]_3
    SLICE_X20Y91         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     1.927 f  par_done_reg5/mem_reg_0_3_0_0_i_5/O
                         net (fo=35, routed)          0.248     2.175    i0/mem_reg_0_3_0_0
    SLICE_X20Y96         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     2.241 r  i0/mem_reg_0_3_0_0_i_3__5/O
                         net (fo=32, routed)          0.340     2.581    x10/mem_reg_0_3_9_9/A0
    SLICE_X20Y97         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     2.781 r  x10/mem_reg_0_3_9_9/SP/O
                         net (fo=3, routed)           0.468     3.249    add6/read_data[9]
    SLICE_X21Y98         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     3.398 r  add6/mem_reg_0_3_8_8_i_17/O
                         net (fo=1, routed)           0.010     3.408    add6/mem_reg_0_3_8_8_i_17_n_0
    SLICE_X21Y98         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.641 r  add6/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.669    add6/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X21Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.692 r  add6/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.720    add6/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X21Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.792 r  add6/mem_reg_0_3_24_24_i_2/O[0]
                         net (fo=1, routed)           0.310     4.102    par_done_reg5/out[24]
    SLICE_X22Y97         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     4.166 r  par_done_reg5/mem_reg_0_3_24_24_i_1__3/O
                         net (fo=1, routed)           0.241     4.407    x10/mem_reg_0_3_24_24/D
    SLICE_X20Y97         RAMS32                                       r  x10/mem_reg_0_3_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4381, unset)         0.052     7.052    x10/mem_reg_0_3_24_24/WCLK
    SLICE_X20Y97         RAMS32                                       r  x10/mem_reg_0_3_24_24/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y97         RAMS32 (Setup_H6LUT_SLICEM_CLK_I)
                                                     -0.078     6.939    x10/mem_reg_0_3_24_24/SP
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_22_22/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 1.564ns (35.855%)  route 2.798ns (64.145%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT4=2 LUT5=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.036     0.036    fsm17/clk
    SLICE_X22Y94         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm17/out_reg[2]/Q
                         net (fo=16, routed)          0.272     0.405    fsm17/fsm17_out[2]
    SLICE_X22Y94         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.579 r  fsm17/out[1]_i_3__0/O
                         net (fo=16, routed)          0.169     0.748    fsm0/out_reg[0]_3
    SLICE_X21Y92         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.083     0.831 f  fsm0/y1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.279     1.110    fsm/out_reg[0]_20
    SLICE_X21Y89         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     1.287 r  fsm/x1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.108     1.395    fsm/x1_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X21Y88         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     1.495 f  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.259     1.754    par_done_reg6/done_reg
    SLICE_X20Y89         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     1.793 f  par_done_reg6/mem_reg_0_3_0_0_i_5__0/O
                         net (fo=35, routed)          0.459     2.252    i0/mem_reg_0_3_0_0_1
    SLICE_X23Y96         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     2.352 r  i0/mem_reg_0_3_0_0_i_4__6/O
                         net (fo=32, routed)          0.361     2.713    x11/mem_reg_0_3_1_1/A1
    SLICE_X24Y98         RAMS32 (Prop_C5LUT_SLICEM_ADR1_O)
                                                      0.169     2.882 r  x11/mem_reg_0_3_1_1/SP/O
                         net (fo=3, routed)           0.298     3.180    add4/read_data0_out[1]
    SLICE_X23Y98         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.357 r  add4/mem_reg_0_3_0_0_i_23/O
                         net (fo=1, routed)           0.010     3.367    add4/mem_reg_0_3_0_0_i_23_n_0
    SLICE_X23Y98         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.600 r  add4/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.628    add4/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X23Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.651 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.679    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X23Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.808 r  add4/mem_reg_0_3_16_16_i_2/O[6]
                         net (fo=1, routed)           0.198     4.006    par_done_reg6/out[22]
    SLICE_X23Y97         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     4.069 r  par_done_reg6/mem_reg_0_3_22_22_i_1__4/O
                         net (fo=1, routed)           0.329     4.398    x11/mem_reg_0_3_22_22/D
    SLICE_X24Y98         RAMS32                                       r  x11/mem_reg_0_3_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4381, unset)         0.052     7.052    x11/mem_reg_0_3_22_22/WCLK
    SLICE_X24Y98         RAMS32                                       r  x11/mem_reg_0_3_22_22/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y98         RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    x11/mem_reg_0_3_22_22/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.398    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_3_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.701ns (38.924%)  route 2.669ns (61.076%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.036     0.036    fsm17/clk
    SLICE_X22Y94         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm17/out_reg[2]/Q
                         net (fo=16, routed)          0.272     0.405    fsm17/fsm17_out[2]
    SLICE_X22Y94         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.579 r  fsm17/out[1]_i_3__0/O
                         net (fo=16, routed)          0.169     0.748    fsm0/out_reg[0]_3
    SLICE_X21Y92         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.083     0.831 f  fsm0/y1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.279     1.110    fsm/out_reg[0]_20
    SLICE_X21Y89         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     1.287 r  fsm/x1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.108     1.395    fsm/x1_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X21Y88         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     1.495 f  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.332     1.827    par_done_reg5/out_reg[0]_3
    SLICE_X20Y91         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     1.927 f  par_done_reg5/mem_reg_0_3_0_0_i_5/O
                         net (fo=35, routed)          0.248     2.175    i0/mem_reg_0_3_0_0
    SLICE_X20Y96         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     2.241 r  i0/mem_reg_0_3_0_0_i_3__5/O
                         net (fo=32, routed)          0.340     2.581    x10/mem_reg_0_3_9_9/A0
    SLICE_X20Y97         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     2.781 r  x10/mem_reg_0_3_9_9/SP/O
                         net (fo=3, routed)           0.468     3.249    add6/read_data[9]
    SLICE_X21Y98         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     3.398 r  add6/mem_reg_0_3_8_8_i_17/O
                         net (fo=1, routed)           0.010     3.408    add6/mem_reg_0_3_8_8_i_17_n_0
    SLICE_X21Y98         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.641 r  add6/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.669    add6/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X21Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.814 r  add6/mem_reg_0_3_16_16_i_2/O[5]
                         net (fo=1, routed)           0.165     3.979    par_done_reg5/out[21]
    SLICE_X20Y99         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     4.156 r  par_done_reg5/mem_reg_0_3_21_21_i_1__3/O
                         net (fo=1, routed)           0.250     4.406    x10/mem_reg_0_3_21_21/D
    SLICE_X20Y98         RAMS32                                       r  x10/mem_reg_0_3_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4381, unset)         0.052     7.052    x10/mem_reg_0_3_21_21/WCLK
    SLICE_X20Y98         RAMS32                                       r  x10/mem_reg_0_3_21_21/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y98         RAMS32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    x10/mem_reg_0_3_21_21/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.406    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_3_18_18/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.612ns (36.913%)  route 2.755ns (63.087%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.036     0.036    fsm17/clk
    SLICE_X22Y94         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm17/out_reg[2]/Q
                         net (fo=16, routed)          0.272     0.405    fsm17/fsm17_out[2]
    SLICE_X22Y94         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.579 r  fsm17/out[1]_i_3__0/O
                         net (fo=16, routed)          0.169     0.748    fsm0/out_reg[0]_3
    SLICE_X21Y92         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.083     0.831 f  fsm0/y1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.279     1.110    fsm/out_reg[0]_20
    SLICE_X21Y89         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     1.287 r  fsm/x1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.108     1.395    fsm/x1_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X21Y88         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     1.495 f  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.332     1.827    par_done_reg5/out_reg[0]_3
    SLICE_X20Y91         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     1.927 f  par_done_reg5/mem_reg_0_3_0_0_i_5/O
                         net (fo=35, routed)          0.248     2.175    i0/mem_reg_0_3_0_0
    SLICE_X20Y96         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     2.241 r  i0/mem_reg_0_3_0_0_i_3__5/O
                         net (fo=32, routed)          0.340     2.581    x10/mem_reg_0_3_9_9/A0
    SLICE_X20Y97         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     2.781 r  x10/mem_reg_0_3_9_9/SP/O
                         net (fo=3, routed)           0.468     3.249    add6/read_data[9]
    SLICE_X21Y98         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     3.398 r  add6/mem_reg_0_3_8_8_i_17/O
                         net (fo=1, routed)           0.010     3.408    add6/mem_reg_0_3_8_8_i_17_n_0
    SLICE_X21Y98         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.641 r  add6/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.669    add6/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X21Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     3.755 r  add6/mem_reg_0_3_16_16_i_2/O[2]
                         net (fo=1, routed)           0.213     3.968    par_done_reg5/out[18]
    SLICE_X22Y97         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     4.115 r  par_done_reg5/mem_reg_0_3_18_18_i_1__3/O
                         net (fo=1, routed)           0.288     4.403    x10/mem_reg_0_3_18_18/D
    SLICE_X20Y98         RAMS32                                       r  x10/mem_reg_0_3_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4381, unset)         0.052     7.052    x10/mem_reg_0_3_18_18/WCLK
    SLICE_X20Y98         RAMS32                                       r  x10/mem_reg_0_3_18_18/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y98         RAMS32 (Setup_D5LUT_SLICEM_CLK_I)
                                                     -0.062     6.955    x10/mem_reg_0_3_18_18/SP
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_3_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.724ns (39.578%)  route 2.632ns (60.422%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT4=2 LUT5=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.036     0.036    fsm17/clk
    SLICE_X22Y94         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm17/out_reg[2]/Q
                         net (fo=16, routed)          0.272     0.405    fsm17/fsm17_out[2]
    SLICE_X22Y94         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.579 r  fsm17/out[1]_i_3__0/O
                         net (fo=16, routed)          0.169     0.748    fsm0/out_reg[0]_3
    SLICE_X21Y92         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.083     0.831 f  fsm0/y1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.279     1.110    fsm/out_reg[0]_20
    SLICE_X21Y89         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     1.287 r  fsm/x1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.108     1.395    fsm/x1_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X21Y88         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     1.495 f  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.332     1.827    par_done_reg5/out_reg[0]_3
    SLICE_X20Y91         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     1.927 f  par_done_reg5/mem_reg_0_3_0_0_i_5/O
                         net (fo=35, routed)          0.248     2.175    i0/mem_reg_0_3_0_0
    SLICE_X20Y96         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     2.241 r  i0/mem_reg_0_3_0_0_i_3__5/O
                         net (fo=32, routed)          0.340     2.581    x10/mem_reg_0_3_9_9/A0
    SLICE_X20Y97         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     2.781 r  x10/mem_reg_0_3_9_9/SP/O
                         net (fo=3, routed)           0.468     3.249    add6/read_data[9]
    SLICE_X21Y98         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     3.398 r  add6/mem_reg_0_3_8_8_i_17/O
                         net (fo=1, routed)           0.010     3.408    add6/mem_reg_0_3_8_8_i_17_n_0
    SLICE_X21Y98         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.641 r  add6/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.669    add6/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X21Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.692 r  add6/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.720    add6/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X21Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.865 r  add6/mem_reg_0_3_24_24_i_2/O[5]
                         net (fo=1, routed)           0.170     4.035    par_done_reg5/out[29]
    SLICE_X20Y100        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     4.212 r  par_done_reg5/mem_reg_0_3_29_29_i_1__3/O
                         net (fo=1, routed)           0.180     4.392    x10/mem_reg_0_3_29_29/D
    SLICE_X20Y97         RAMS32                                       r  x10/mem_reg_0_3_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4381, unset)         0.052     7.052    x10/mem_reg_0_3_29_29/WCLK
    SLICE_X20Y97         RAMS32                                       r  x10/mem_reg_0_3_29_29/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y97         RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    x10/mem_reg_0_3_29_29/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_3_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.649ns (38.030%)  route 2.687ns (61.970%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT4=2 LUT5=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.036     0.036    fsm17/clk
    SLICE_X22Y94         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm17/out_reg[2]/Q
                         net (fo=16, routed)          0.272     0.405    fsm17/fsm17_out[2]
    SLICE_X22Y94         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.579 r  fsm17/out[1]_i_3__0/O
                         net (fo=16, routed)          0.169     0.748    fsm0/out_reg[0]_3
    SLICE_X21Y92         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.083     0.831 f  fsm0/y1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.279     1.110    fsm/out_reg[0]_20
    SLICE_X21Y89         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     1.287 r  fsm/x1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.108     1.395    fsm/x1_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X21Y88         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     1.495 f  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.332     1.827    par_done_reg5/out_reg[0]_3
    SLICE_X20Y91         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     1.927 f  par_done_reg5/mem_reg_0_3_0_0_i_5/O
                         net (fo=35, routed)          0.248     2.175    i0/mem_reg_0_3_0_0
    SLICE_X20Y96         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     2.241 r  i0/mem_reg_0_3_0_0_i_3__5/O
                         net (fo=32, routed)          0.340     2.581    x10/mem_reg_0_3_9_9/A0
    SLICE_X20Y97         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     2.781 r  x10/mem_reg_0_3_9_9/SP/O
                         net (fo=3, routed)           0.468     3.249    add6/read_data[9]
    SLICE_X21Y98         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     3.398 r  add6/mem_reg_0_3_8_8_i_17/O
                         net (fo=1, routed)           0.010     3.408    add6/mem_reg_0_3_8_8_i_17_n_0
    SLICE_X21Y98         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.641 r  add6/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.669    add6/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X21Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.692 r  add6/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.720    add6/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X21Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.817 r  add6/mem_reg_0_3_24_24_i_2/O[1]
                         net (fo=1, routed)           0.207     4.024    par_done_reg5/out[25]
    SLICE_X20Y99         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.150     4.174 r  par_done_reg5/mem_reg_0_3_25_25_i_1__3/O
                         net (fo=1, routed)           0.198     4.372    x10/mem_reg_0_3_25_25/D
    SLICE_X20Y97         RAMS32                                       r  x10/mem_reg_0_3_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4381, unset)         0.052     7.052    x10/mem_reg_0_3_25_25/WCLK
    SLICE_X20Y97         RAMS32                                       r  x10/mem_reg_0_3_25_25/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y97         RAMS32 (Setup_H5LUT_SLICEM_CLK_I)
                                                     -0.074     6.943    x10/mem_reg_0_3_25_25/SP
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -4.372    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_26_26/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 1.522ns (35.191%)  route 2.803ns (64.809%))
  Logic Levels:           13  (CARRY8=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.036     0.036    fsm17/clk
    SLICE_X22Y94         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm17/out_reg[2]/Q
                         net (fo=16, routed)          0.272     0.405    fsm17/fsm17_out[2]
    SLICE_X22Y94         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.579 r  fsm17/out[1]_i_3__0/O
                         net (fo=16, routed)          0.169     0.748    fsm0/out_reg[0]_3
    SLICE_X21Y92         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.083     0.831 f  fsm0/y1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.279     1.110    fsm/out_reg[0]_20
    SLICE_X21Y89         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     1.287 r  fsm/x1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.108     1.395    fsm/x1_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X21Y88         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     1.495 f  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.259     1.754    par_done_reg6/done_reg
    SLICE_X20Y89         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     1.793 f  par_done_reg6/mem_reg_0_3_0_0_i_5__0/O
                         net (fo=35, routed)          0.459     2.252    i0/mem_reg_0_3_0_0_1
    SLICE_X23Y96         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     2.352 r  i0/mem_reg_0_3_0_0_i_4__6/O
                         net (fo=32, routed)          0.361     2.713    x11/mem_reg_0_3_1_1/A1
    SLICE_X24Y98         RAMS32 (Prop_C5LUT_SLICEM_ADR1_O)
                                                      0.169     2.882 r  x11/mem_reg_0_3_1_1/SP/O
                         net (fo=3, routed)           0.298     3.180    add4/read_data0_out[1]
    SLICE_X23Y98         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.357 r  add4/mem_reg_0_3_0_0_i_23/O
                         net (fo=1, routed)           0.010     3.367    add4/mem_reg_0_3_0_0_i_23_n_0
    SLICE_X23Y98         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.600 r  add4/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.628    add4/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X23Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.651 r  add4/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.679    add4/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X23Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.702 r  add4/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.730    add4/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X23Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     3.816 r  add4/mem_reg_0_3_24_24_i_2/O[2]
                         net (fo=1, routed)           0.206     4.022    par_done_reg6/out[26]
    SLICE_X24Y100        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     4.063 r  par_done_reg6/mem_reg_0_3_26_26_i_1__4/O
                         net (fo=1, routed)           0.298     4.361    x11/mem_reg_0_3_26_26/D
    SLICE_X24Y99         RAMS32                                       r  x11/mem_reg_0_3_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4381, unset)         0.052     7.052    x11/mem_reg_0_3_26_26/WCLK
    SLICE_X24Y99         RAMS32                                       r  x11/mem_reg_0_3_26_26/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y99         RAMS32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    x11/mem_reg_0_3_26_26/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.361    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.534ns (35.542%)  route 2.782ns (64.458%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.036     0.036    fsm17/clk
    SLICE_X22Y94         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm17/out_reg[2]/Q
                         net (fo=16, routed)          0.272     0.405    fsm17/fsm17_out[2]
    SLICE_X22Y94         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.579 r  fsm17/out[1]_i_3__0/O
                         net (fo=16, routed)          0.169     0.748    fsm0/out_reg[0]_3
    SLICE_X21Y92         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.083     0.831 f  fsm0/y1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.279     1.110    fsm/out_reg[0]_20
    SLICE_X21Y89         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     1.287 r  fsm/x1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.108     1.395    fsm/x1_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X21Y88         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     1.495 f  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.259     1.754    par_done_reg6/done_reg
    SLICE_X20Y89         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     1.793 f  par_done_reg6/mem_reg_0_3_0_0_i_5__0/O
                         net (fo=35, routed)          0.459     2.252    i0/mem_reg_0_3_0_0_1
    SLICE_X23Y96         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     2.352 r  i0/mem_reg_0_3_0_0_i_4__6/O
                         net (fo=32, routed)          0.361     2.713    x11/mem_reg_0_3_1_1/A1
    SLICE_X24Y98         RAMS32 (Prop_C5LUT_SLICEM_ADR1_O)
                                                      0.169     2.882 r  x11/mem_reg_0_3_1_1/SP/O
                         net (fo=3, routed)           0.298     3.180    add4/read_data0_out[1]
    SLICE_X23Y98         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.357 r  add4/mem_reg_0_3_0_0_i_23/O
                         net (fo=1, routed)           0.010     3.367    add4/mem_reg_0_3_0_0_i_23_n_0
    SLICE_X23Y98         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.600 r  add4/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.628    add4/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X23Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.773 r  add4/mem_reg_0_3_8_8_i_2/O[5]
                         net (fo=1, routed)           0.148     3.921    par_done_reg6/out[13]
    SLICE_X23Y97         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     3.961 r  par_done_reg6/mem_reg_0_3_13_13_i_1__4/O
                         net (fo=1, routed)           0.391     4.352    x11/mem_reg_0_3_13_13/D
    SLICE_X24Y98         RAMS32                                       r  x11/mem_reg_0_3_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4381, unset)         0.052     7.052    x11/mem_reg_0_3_13_13/WCLK
    SLICE_X24Y98         RAMS32                                       r  x11/mem_reg_0_3_13_13/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y98         RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    x11/mem_reg_0_3_13_13/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.352    
  -------------------------------------------------------------------
                         slack                                  2.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 bin_read5_0/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_1_00/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.012     0.012    bin_read5_0/clk
    SLICE_X21Y81         FDRE                                         r  bin_read5_0/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y81         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read5_0/out_reg[9]/Q
                         net (fo=1, routed)           0.034     0.085    tmp2_1_00/out_reg[9]_1
    SLICE_X21Y81         FDRE                                         r  tmp2_1_00/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.018     0.018    tmp2_1_00/clk
    SLICE_X21Y81         FDRE                                         r  tmp2_1_00/out_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y81         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp2_1_00/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mult_pipe4/out_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe4/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X32Y86         FDRE                                         r  mult_pipe4/out_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe4/out_tmp_reg[11]/Q
                         net (fo=1, routed)           0.035     0.087    mult_pipe4/p_1_in[11]
    SLICE_X32Y86         FDRE                                         r  mult_pipe4/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.019     0.019    mult_pipe4/clk
    SLICE_X32Y86         FDRE                                         r  mult_pipe4/out_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y86         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe4/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 mult_pipe7/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe7/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.013     0.013    mult_pipe7/clk
    SLICE_X28Y80         FDRE                                         r  mult_pipe7/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe7/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.039     0.091    mult_pipe7/p_1_in[9]
    SLICE_X28Y80         FDRE                                         r  mult_pipe7/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.019     0.019    mult_pipe7/clk
    SLICE_X28Y80         FDRE                                         r  mult_pipe7/out_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y80         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe7/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 bin_read6_0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0_10/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.013     0.013    bin_read6_0/clk
    SLICE_X31Y92         FDRE                                         r  bin_read6_0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bin_read6_0/out_reg[7]/Q
                         net (fo=1, routed)           0.039     0.091    tmp2_0_10/out_reg[7]_1
    SLICE_X31Y92         FDRE                                         r  tmp2_0_10/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.019     0.019    tmp2_0_10/clk
    SLICE_X31Y92         FDRE                                         r  tmp2_0_10/out_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X31Y92         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    tmp2_0_10/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X23Y97         FDRE                                         r  mult_pipe1/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y97         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.042     0.094    mult_pipe1/p_1_in[4]
    SLICE_X23Y97         FDRE                                         r  mult_pipe1/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X23Y97         FDRE                                         r  mult_pipe1/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y97         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    mult_pipe1/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mult_pipe4/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe4/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X32Y87         FDRE                                         r  mult_pipe4/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe4/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.042     0.094    mult_pipe4/p_1_in[10]
    SLICE_X32Y87         FDRE                                         r  mult_pipe4/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.019     0.019    mult_pipe4/clk
    SLICE_X32Y87         FDRE                                         r  mult_pipe4/out_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y87         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    mult_pipe4/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X21Y103        FDRE                                         r  mult_pipe1/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y103        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.043     0.095    mult_pipe1/p_1_in[10]
    SLICE_X21Y103        FDRE                                         r  mult_pipe1/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X21Y103        FDRE                                         r  mult_pipe1/out_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y103        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    mult_pipe1/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mult_pipe4/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe4/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X32Y85         FDRE                                         r  mult_pipe4/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe4/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.043     0.095    mult_pipe4/p_1_in[13]
    SLICE_X32Y85         FDRE                                         r  mult_pipe4/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.019     0.019    mult_pipe4/clk
    SLICE_X32Y85         FDRE                                         r  mult_pipe4/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y85         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    mult_pipe4/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.037ns (42.045%)  route 0.051ns (57.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X20Y100        FDRE                                         r  mult_pipe1/out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe1/out_tmp_reg[14]/Q
                         net (fo=1, routed)           0.051     0.101    mult_pipe1/p_1_in[14]
    SLICE_X20Y100        FDRE                                         r  mult_pipe1/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X20Y100        FDRE                                         r  mult_pipe1/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X20Y100        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.065    mult_pipe1/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 i4/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i4/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.013     0.013    i4/clk
    SLICE_X22Y91         FDRE                                         r  i4/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  i4/out_reg[2]/Q
                         net (fo=8, routed)           0.027     0.079    i4/i4_out[2]
    SLICE_X22Y91         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.099 r  i4/out[3]_i_3__2/O
                         net (fo=1, routed)           0.006     0.105    i4/out[3]_i_3__2_n_0
    SLICE_X22Y91         FDRE                                         r  i4/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4381, unset)         0.019     0.019    i4/clk
    SLICE_X22Y91         FDRE                                         r  i4/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y91         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    i4/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y98  x10/mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y98  x10/mem_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y98  x10/mem_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y98  x10/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y98  x10/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y98  x10/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y98  x10/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y98  x10/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y98  x10/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y98  x10/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y98  x10/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y98  x10/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y98  x10/mem_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y98  x10/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y98  x10/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y98  x10/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y98  x10/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y98  x10/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y98  x10/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y98  x10/mem_reg_0_3_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y98  x10/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y98  x10/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y98  x10/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y98  x10/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y98  x10/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y98  x10/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y98  x10/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y98  x10/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y98  x10/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y98  x10/mem_reg_0_3_13_13/SP/CLK



