m255
K3
13
cModel Technology
Z0 dD:\Projects\fpl16\DE4_DDR2_UniPHY\software\helloworld_sim_test\obj\default\runtime\sim\mentor
valtera_conduit_bfm_0002
Z1 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
DXx26 altera_avalon_vip_pkgs_lib 13 verbosity_pkg 0 22 UMjj8An7e>LD1ohVD]7KL0
!i10b 1
!s100 45_GMjnm1:k`NIkXH?[AK0
I8^_Tn9:TUNe@EQf9?3D3Z1
V<AT?oE0H:4?kVNM=ma1iF1
!s105 altera_conduit_bfm_0002_sv_unit
S1
Z2 dD:\Projects\fpl16\DE4_DDR2_UniPHY\software\helloworld_sim_test\obj\default\runtime\sim\mentor
Z3 w1435753712
8D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_conduit_bfm_0002.sv
FD:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_conduit_bfm_0002.sv
L0 36
Z4 OV;L;10.1d;51
r1
!s85 0
31
!s108 1435754509.270000
!s107 D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_conduit_bfm_0002.sv|
!s90 -reportprogress|300|-sv|D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_conduit_bfm_0002.sv|-L|altera_avalon_vip_pkgs_lib|-work|DE4_QSYS_inst_mem_if_ddr2_emif_status_bfm|
!s101 -O0
o-sv -L altera_avalon_vip_pkgs_lib -work DE4_QSYS_inst_mem_if_ddr2_emif_status_bfm -O0
