{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554960823119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554960823127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 00:33:42 2019 " "Processing started: Thu Apr 11 00:33:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554960823127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960823127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4_8179 -c Lab4_8179 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4_8179 -c Lab4_8179" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960823127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554960823871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554960823871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/verification.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/verification.v" { { "Info" "ISGN_ENTITY_NAME" "1 verification " "Found entity 1: verification" {  } { { "../src/Verification.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Verification.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timeronesecondwd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timeronesecondwd.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerOneSecondWD " "Found entity 1: TimerOneSecondWD" {  } { { "../src/TimerOneSecondWD.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/TimerOneSecondWD.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timeronesecond.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timeronesecond.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerOneSecond " "Found entity 1: TimerOneSecond" {  } { { "../src/TimerOneSecond.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/TimerOneSecond.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timer100mswd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timer100mswd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer100msWD " "Found entity 1: Timer100msWD" {  } { { "../src/Timer100msWD.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer100msWD.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timer100ms.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timer100ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer100ms " "Found entity 1: Timer100ms" {  } { { "../src/Timer100ms.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer100ms.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timer1mswd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timer1mswd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer1msWD " "Found entity 1: Timer1msWD" {  } { { "../src/Timer1msWD.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer1msWD.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timer1ms_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timer1ms_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer1ms_tb " "Found entity 1: Timer1ms_tb" {  } { { "../src/Timer1ms_tb.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer1ms_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timer1ms.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timer1ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer1ms " "Found entity 1: Timer1ms" {  } { { "../src/Timer1ms.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer1ms.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/singledigittimer_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/singledigittimer_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleDigitTimer_tb " "Found entity 1: SingleDigitTimer_tb" {  } { { "../src/SingleDigitTimer_tb.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/SingleDigitTimer_tb.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/singledigittimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/singledigittimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleDigitTimer " "Found entity 1: SingleDigitTimer" {  } { { "../src/SingleDigitTimer.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/SingleDigitTimer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/sevensegmentdec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/sevensegmentdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDec " "Found entity 1: SevenSegmentDec" {  } { { "../src/SevenSegmentDec.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/SevenSegmentDec.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/sevensegdec_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/sevensegdec_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDec_tb " "Found entity 1: SevenSegDec_tb" {  } { { "../src/SevenSegDec_tb.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/SevenSegDec_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../src/ROM.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/randomnumgen_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/randomnumgen_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RandNumGen_tb " "Found entity 1: RandNumGen_tb" {  } { { "../src/RandomNumGen_tb.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/RandomNumGen_tb.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/randomnumgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/randomnumgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 RandomNumGen " "Found entity 1: RandomNumGen" {  } { { "../src/RandomNumGen.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/RandomNumGen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/loadregister_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/loadregister_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadRegister_tb " "Found entity 1: LoadRegister_tb" {  } { { "../src/LoadRegister_tb.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/LoadRegister_tb.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/loadregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/loadregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadRegister " "Found entity 1: LoadRegister" {  } { { "../src/LoadRegister.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/LoadRegister.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/lab4_8179.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/lab4_8179.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_8179 " "Found entity 1: Lab4_8179" {  } { { "../src/Lab4_8179.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834941 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GameController.v(25) " "Verilog HDL information at GameController.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "../src/GameController.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/GameController.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554960834946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "timeout TIMEOUT GameController.v(17) " "Verilog HDL Declaration information at GameController.v(17): object \"timeout\" differs only in case from object \"TIMEOUT\" in the same scope" {  } { { "../src/GameController.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/GameController.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554960834947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/gamecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/gamecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 GameController " "Found entity 1: GameController" {  } { { "../src/GameController.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/GameController.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/digittimer_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/digittimer_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitTimer_tb " "Found entity 1: DigitTimer_tb" {  } { { "../src/DigitTimer_tb.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/DigitTimer_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/digittimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/digittimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitTimer " "Found entity 1: DigitTimer" {  } { { "../src/DigitTimer.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/DigitTimer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/countto100wd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/countto100wd.v" { { "Info" "ISGN_ENTITY_NAME" "1 CountTo100WD " "Found entity 1: CountTo100WD" {  } { { "../src/CountTo100WD.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/CountTo100WD.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/countto100_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/countto100_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CountTo100_tb " "Found entity 1: CountTo100_tb" {  } { { "../src/CountTo100_tb.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/CountTo100_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/countto100.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/countto100.v" { { "Info" "ISGN_ENTITY_NAME" "1 CountTo100 " "Found entity 1: CountTo100" {  } { { "../src/CountTo100.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/CountTo100.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/countto10wd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/countto10wd.v" { { "Info" "ISGN_ENTITY_NAME" "1 CountTo10WD " "Found entity 1: CountTo10WD" {  } { { "../src/CountTo10WD.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/CountTo10WD.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960834997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960834997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/countto10.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/countto10.v" { { "Info" "ISGN_ENTITY_NAME" "1 CountTo10 " "Found entity 1: CountTo10" {  } { { "../src/CountTo10.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/CountTo10.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960835005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960835005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../src/Counter.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Counter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960835014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960835014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/buttonshaper_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/buttonshaper_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonShaper_tb " "Found entity 1: ButtonShaper_tb" {  } { { "../src/ButtonShaper_tb.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/ButtonShaper_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960835021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960835021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/buttonshaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/buttonshaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonShaper " "Found entity 1: ButtonShaper" {  } { { "../src/ButtonShaper.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/ButtonShaper.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960835028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960835028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "../src/adder_tb.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/adder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960835036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960835036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../src/Adder.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Adder.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960835043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960835043 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AccessController.v(36) " "Verilog HDL information at AccessController.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "../src/AccessController.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/AccessController.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554960835047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LogOut LOGOUT AccessController.v(10) " "Verilog HDL Declaration information at AccessController.v(10): object \"LogOut\" differs only in case from object \"LOGOUT\" in the same scope" {  } { { "../src/AccessController.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/AccessController.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554960835048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parshi srinidhi/documents/uh coursework/lab4_8179/src/accesscontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/accesscontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 AccessController " "Found entity 1: AccessController" {  } { { "../src/AccessController.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/AccessController.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960835050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960835050 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab4_8179.v(26) " "Verilog HDL Instantiation warning at Lab4_8179.v(26): instance has no name" {  } { { "../src/Lab4_8179.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1554960835053 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab4_8179.v(27) " "Verilog HDL Instantiation warning at Lab4_8179.v(27): instance has no name" {  } { { "../src/Lab4_8179.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1554960835054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4_8179 " "Elaborating entity \"Lab4_8179\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554960835151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadRegister LoadRegister:LDP2 " "Elaborating entity \"LoadRegister\" for hierarchy \"LoadRegister:LDP2\"" {  } { { "../src/Lab4_8179.v" "LDP2" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonShaper ButtonShaper:BPWD " "Elaborating entity \"ButtonShaper\" for hierarchy \"ButtonShaper:BPWD\"" {  } { { "../src/Lab4_8179.v" "BPWD" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomNumGen RandomNumGen:RandGen " "Elaborating entity \"RandomNumGen\" for hierarchy \"RandomNumGen:RandGen\"" {  } { { "../src/Lab4_8179.v" "RandGen" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter RandomNumGen:RandGen\|Counter:Counter_1 " "Elaborating entity \"Counter\" for hierarchy \"RandomNumGen:RandGen\|Counter:Counter_1\"" {  } { { "../src/RandomNumGen.v" "Counter_1" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/RandomNumGen.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AccessController AccessController:comb_3 " "Elaborating entity \"AccessController\" for hierarchy \"AccessController:comb_3\"" {  } { { "../src/Lab4_8179.v" "comb_3" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 AccessController.v(135) " "Verilog HDL assignment warning at AccessController.v(135): truncated value with size 32 to match size of target (2)" {  } { { "../src/AccessController.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/AccessController.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554960835196 "|Lab4_8179|AccessController:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 AccessController.v(157) " "Verilog HDL assignment warning at AccessController.v(157): truncated value with size 32 to match size of target (2)" {  } { { "../src/AccessController.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/AccessController.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554960835196 "|Lab4_8179|AccessController:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 AccessController.v(179) " "Verilog HDL assignment warning at AccessController.v(179): truncated value with size 32 to match size of target (2)" {  } { { "../src/AccessController.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/AccessController.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554960835196 "|Lab4_8179|AccessController:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM AccessController:comb_3\|ROM:Test " "Elaborating entity \"ROM\" for hierarchy \"AccessController:comb_3\|ROM:Test\"" {  } { { "../src/AccessController.v" "Test" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/AccessController.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AccessController:comb_3\|ROM:Test\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AccessController:comb_3\|ROM:Test\|altsyncram:altsyncram_component\"" {  } { { "../src/ROM.v" "altsyncram_component" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AccessController:comb_3\|ROM:Test\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AccessController:comb_3\|ROM:Test\|altsyncram:altsyncram_component\"" {  } { { "../src/ROM.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AccessController:comb_3\|ROM:Test\|altsyncram:altsyncram_component " "Instantiated megafunction \"AccessController:comb_3\|ROM:Test\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554960835286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554960835286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554960835286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554960835286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554960835286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554960835286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554960835286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554960835286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554960835286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554960835286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554960835286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554960835286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554960835286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554960835286 ""}  } { { "../src/ROM.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554960835286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rq81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rq81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rq81 " "Found entity 1: altsyncram_rq81" {  } { { "db/altsyncram_rq81.tdf" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/syn/db/altsyncram_rq81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554960835354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960835354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rq81 AccessController:comb_3\|ROM:Test\|altsyncram:altsyncram_component\|altsyncram_rq81:auto_generated " "Elaborating entity \"altsyncram_rq81\" for hierarchy \"AccessController:comb_3\|ROM:Test\|altsyncram:altsyncram_component\|altsyncram_rq81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameController GameController:comb_4 " "Elaborating entity \"GameController\" for hierarchy \"GameController:comb_4\"" {  } { { "../src/Lab4_8179.v" "comb_4" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerOneSecondWD GameController:comb_4\|TimerOneSecondWD:DUTTimez " "Elaborating entity \"TimerOneSecondWD\" for hierarchy \"GameController:comb_4\|TimerOneSecondWD:DUTTimez\"" {  } { { "../src/GameController.v" "DUTTimez" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/GameController.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer100msWD GameController:comb_4\|TimerOneSecondWD:DUTTimez\|Timer100msWD:DUT1 " "Elaborating entity \"Timer100msWD\" for hierarchy \"GameController:comb_4\|TimerOneSecondWD:DUTTimez\|Timer100msWD:DUT1\"" {  } { { "../src/TimerOneSecondWD.v" "DUT1" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/TimerOneSecondWD.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer1msWD GameController:comb_4\|TimerOneSecondWD:DUTTimez\|Timer100msWD:DUT1\|Timer1msWD:DUT1 " "Elaborating entity \"Timer1msWD\" for hierarchy \"GameController:comb_4\|TimerOneSecondWD:DUTTimez\|Timer100msWD:DUT1\|Timer1msWD:DUT1\"" {  } { { "../src/Timer100msWD.v" "DUT1" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer100msWD.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountTo100WD GameController:comb_4\|TimerOneSecondWD:DUTTimez\|Timer100msWD:DUT1\|CountTo100WD:DUT2 " "Elaborating entity \"CountTo100WD\" for hierarchy \"GameController:comb_4\|TimerOneSecondWD:DUTTimez\|Timer100msWD:DUT1\|CountTo100WD:DUT2\"" {  } { { "../src/Timer100msWD.v" "DUT2" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer100msWD.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountTo10WD GameController:comb_4\|TimerOneSecondWD:DUTTimez\|CountTo10WD:DUT2 " "Elaborating entity \"CountTo10WD\" for hierarchy \"GameController:comb_4\|TimerOneSecondWD:DUTTimez\|CountTo10WD:DUT2\"" {  } { { "../src/TimerOneSecondWD.v" "DUT2" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/TimerOneSecondWD.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerOneSecond TimerOneSecond:TOS1 " "Elaborating entity \"TimerOneSecond\" for hierarchy \"TimerOneSecond:TOS1\"" {  } { { "../src/Lab4_8179.v" "TOS1" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer100ms TimerOneSecond:TOS1\|Timer100ms:DUT1 " "Elaborating entity \"Timer100ms\" for hierarchy \"TimerOneSecond:TOS1\|Timer100ms:DUT1\"" {  } { { "../src/TimerOneSecond.v" "DUT1" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/TimerOneSecond.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer1ms TimerOneSecond:TOS1\|Timer100ms:DUT1\|Timer1ms:DUT1 " "Elaborating entity \"Timer1ms\" for hierarchy \"TimerOneSecond:TOS1\|Timer100ms:DUT1\|Timer1ms:DUT1\"" {  } { { "../src/Timer100ms.v" "DUT1" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer100ms.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountTo100 TimerOneSecond:TOS1\|Timer100ms:DUT1\|CountTo100:DUT2 " "Elaborating entity \"CountTo100\" for hierarchy \"TimerOneSecond:TOS1\|Timer100ms:DUT1\|CountTo100:DUT2\"" {  } { { "../src/Timer100ms.v" "DUT2" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer100ms.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountTo10 TimerOneSecond:TOS1\|CountTo10:DUT2 " "Elaborating entity \"CountTo10\" for hierarchy \"TimerOneSecond:TOS1\|CountTo10:DUT2\"" {  } { { "../src/TimerOneSecond.v" "DUT2" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/TimerOneSecond.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitTimer DigitTimer:DT1 " "Elaborating entity \"DigitTimer\" for hierarchy \"DigitTimer:DT1\"" {  } { { "../src/Lab4_8179.v" "DT1" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SingleDigitTimer DigitTimer:DT1\|SingleDigitTimer:Units " "Elaborating entity \"SingleDigitTimer\" for hierarchy \"DigitTimer:DT1\|SingleDigitTimer:Units\"" {  } { { "../src/DigitTimer.v" "Units" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/DigitTimer.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835436 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SingleDigitTimer.v(70) " "Verilog HDL assignment warning at SingleDigitTimer.v(70): truncated value with size 32 to match size of target (4)" {  } { { "../src/SingleDigitTimer.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/SingleDigitTimer.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554960835437 "|Lab4_8179|DigitTimer:DT1|SingleDigitTimer:Units"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SingleDigitTimer.v(77) " "Verilog HDL assignment warning at SingleDigitTimer.v(77): truncated value with size 32 to match size of target (4)" {  } { { "../src/SingleDigitTimer.v" "" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/SingleDigitTimer.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554960835437 "|Lab4_8179|DigitTimer:DT1|SingleDigitTimer:Units"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDec SevenSegmentDec:SSD1 " "Elaborating entity \"SevenSegmentDec\" for hierarchy \"SevenSegmentDec:SSD1\"" {  } { { "../src/Lab4_8179.v" "SSD1" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:Add1 " "Elaborating entity \"Adder\" for hierarchy \"Adder:Add1\"" {  } { { "../src/Lab4_8179.v" "Add1" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verification verification:DUT " "Elaborating entity \"verification\" for hierarchy \"verification:DUT\"" {  } { { "../src/Lab4_8179.v" "DUT" { Text "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960835453 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554960836161 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554960836353 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554960836891 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lab3_PARSHI_S 24 " "Ignored 24 assignments for entity \"Lab3_PARSHI_S\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lab3_PARSHI_S -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lab3_PARSHI_S -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554960836908 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1554960836908 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/syn/output_files/Lab4_8179.map.smsg " "Generated suppressed messages file C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/syn/output_files/Lab4_8179.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960836949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554960837118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554960837118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "446 " "Implemented 446 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554960837216 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554960837216 ""} { "Info" "ICUT_CUT_TM_LCELLS" "361 " "Implemented 361 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554960837216 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1554960837216 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554960837216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554960837237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 00:33:57 2019 " "Processing ended: Thu Apr 11 00:33:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554960837237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554960837237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554960837237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554960837237 ""}
