library verilog;
use verilog.vl_types.all;
entity addr_gen is
    port(
        clk             : in     vl_logic;
        n_rst           : in     vl_logic;
        enable          : in     vl_logic;
        rw_mode         : in     vl_logic;
        address         : out    vl_logic_vector(15 downto 0);
        write_en        : out    vl_logic;
        read_en         : out    vl_logic
    );
end addr_gen;
