set SynModuleInfo {
  {SRCNAME lab3_z1 MODELNAME lab3_z1 RTLNAME lab3_z1 IS_TOP 1
    SUBMODULES {
      {MODELNAME lab3_z1_mul_mul_16s_16s_32_4_1 RTLNAME lab3_z1_mul_mul_16s_16s_32_4_1 BINDTYPE op TYPE mul IMPL dsp LATENCY 3 ALLOW_PRAGMA 1}
      {MODELNAME lab3_z1_regslice_forward RTLNAME lab3_z1_regslice_forward BINDTYPE interface TYPE interface_regslice INSTNAME lab3_z1_regslice_forward_U}
    }
  }
}
