Command: vcs -Mupdate parameters.sv testbench.sv -o salida -full64 -sverilog -kdb \
-debug_acc+all -debug_region+cell+encrypt -l log_test +lint=TFIPC-L
                         Chronologic VCS (TM)
       Version R-2020.12-SP2_Full64 -- Mon Sep 20 15:15:19 2021

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Parsing design file 'parameters.sv'
Parsing design file 'testbench.sv'
Parsing included file 'Library.sv'.
Back to file 'testbench.sv'.
Parsing included file 'interface_transactions.sv'.
Back to file 'testbench.sv'.
Parsing included file 'monitor.sv'.
Back to file 'testbench.sv'.
Parsing included file 'driver.sv'.
Back to file 'testbench.sv'.
Parsing included file 'agent.sv'.
Back to file 'testbench.sv'.
Parsing included file 'checker.sv'.
Back to file 'testbench.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'testbench.sv'.
Parsing included file 'ambiente.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test.sv'.
Back to file 'testbench.sv'.
Top Level Modules:
       prll_d_reg
       prll_d_ltch_no_rst
       prll_d_ltch
       pos_edge
       neg_edge
       bs_gnrtr
       test_bench
TimeScale is 1 ns / 1 ps

Warning-[SIOB] Select index out of bounds
checker.sv, 87
"this.temp.Dato[(pckg_sz - 9):0]"
  The select index is out of declared bounds : [15:0].
  In module : $unit.


Warning-[SIOB] Select index out of bounds
checker.sv, 88
"this.temp.Dato[(pckg_sz - 1):(pckg_sz - 8)]"
  The select index is out of declared bounds : [15:0].
  In module : $unit.


Warning-[SIOB] Select index out of bounds
checker.sv, 95
"this.temp.Dato[(pckg_sz - 9):0]"
  The select index is out of declared bounds : [15:0].
  In module : $unit.


Warning-[SIOB] Select index out of bounds
checker.sv, 96
"this.temp.Dato[(pckg_sz - 1):(pckg_sz - 8)]"
  The select index is out of declared bounds : [15:0].
  In module : $unit.


Warning-[SIOB] Select index out of bounds
checker.sv, 106
"this.auxiliar.Dato[(pckg_sz - 9):0]"
  The select index is out of declared bounds : [15:0].
  In module : $unit.


Warning-[SIOB] Select index out of bounds
checker.sv, 108
"this.auxiliar.Dato[(pckg_sz - 1):(pckg_sz - 8)]"
  The select index is out of declared bounds : [15:0].
  In module : $unit.


Warning-[SIOB] Select index out of bounds
checker.sv, 117
"this.auxiliar.Dato[(pckg_sz - 9):0]"
  The select index is out of declared bounds : [15:0].
  In module : $unit.


Warning-[SIOB] Select index out of bounds
checker.sv, 117
"this.auxiliar.Dato[(pckg_sz - 1):(pckg_sz - 8)]"
  The select index is out of declared bounds : [15:0].
  In module : $unit.


Warning-[INTFDV] VCD dumping of interface/program/package
testbench.sv, 44
  Selective VCD dumping of interface 'bus_if' is not supported.  Selective VCD
  dumping for interfaces, packages and programs is not supported.
  Use full VCD dumping '$dumpvars(0)', or use VPD or FSDB dumping, recompile 
  with '-debug_access'.

Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...

16 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling module test_bench
Both modules done.
	However, due to incremental compilation, only 2 modules need to be compiled. 
make: Warning: File 'filelist.cu' has modification time 659 s in the future
make[1]: Warning: File 'filelist.cu' has modification time 659 s in the future
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
make[1]: warning:  Clock skew detected.  Your build may be incomplete.
make[1]: Warning: File 'filelist.cu' has modification time 659 s in the future
ld -shared  -Bsymbolic --no-relax  -o .//../salida.daidir//_cuarc0.so objs/amcQw_d.o \

rm -f _cuarc0.so
make[1]: warning:  Clock skew detected.  Your build may be incomplete.
if [ -x ../salida ]; then chmod a-x ../salida; fi
g++  -o ../salida      -rdynamic  -Wl,-rpath='$ORIGIN'/salida.daidir -Wl,-rpath=./salida.daidir \
-Wl,-rpath=/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib -L/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _1777320_archive_1.so _prev_archive_1.so \
_cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_save_restore_new.o \
/mnt/vol_NFS_rh003/tools/verdi/R-2020.12-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc \
-lm -lpthread -ldl 
../salida up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: 1.096 seconds to compile + .488 seconds to elab + .373 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
