
---------- Begin Simulation Statistics ----------
final_tick                                  445949000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99713                       # Simulator instruction rate (inst/s)
host_mem_usage                                 865968                       # Number of bytes of host memory used
host_op_rate                                   100108                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.03                       # Real time elapsed on the host
host_tick_rate                               44466117                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1003978                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000446                       # Number of seconds simulated
sim_ticks                                   445949000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.998316                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  134609                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               135971                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1224                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            138992                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  6                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             179                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              173                       # Number of indirect misses.
system.cpu.branchPred.lookups                  141197                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     563                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           66                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    387786                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   387592                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               881                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     117621                       # Number of branches committed
system.cpu.commit.bw_lim_events                 91808                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           66863                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000203                       # Number of instructions committed
system.cpu.commit.committedOps                1004181                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       823307                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.219692                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.592774                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       617636     75.02%     75.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        48592      5.90%     80.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        17453      2.12%     83.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16088      1.95%     84.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        25889      3.14%     88.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2225      0.27%     88.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2038      0.25%     88.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1578      0.19%     88.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        91808     11.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       823307                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  280                       # Number of function calls committed.
system.cpu.commit.int_insts                    888121                       # Number of committed integer instructions.
system.cpu.commit.loads                        355397                       # Number of loads committed
system.cpu.commit.membars                          58                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           531746     52.95%     52.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              42      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             12      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             11      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             6      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           16      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              8      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            11      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              18      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              18      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               2      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             15      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          355397     35.39%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         116855     11.64%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1004181                       # Class of committed instruction
system.cpu.commit.refs                         472252                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       465                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1003978                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.891899                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.891899                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                627923                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   358                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               130425                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1084578                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    37253                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    129589                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1327                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1196                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 36145                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      141197                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      7208                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        804258                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   733                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1103899                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    3340                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.158311                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              26172                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             135178                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.237695                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             832237                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.334181                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.589220                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   602862     72.44%     72.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      696      0.08%     72.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    89080     10.70%     83.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      677      0.08%     83.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    44018      5.29%     88.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      543      0.07%     88.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1903      0.23%     88.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      401      0.05%     88.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    92057     11.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               832237                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         2279                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit          621                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         3147                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull          123                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         34420                       # number of prefetches that crossed the page
system.cpu.idleCycles                           59662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1156                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   131727                       # Number of branches executed
system.cpu.iew.exec_nop                           232                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.211014                       # Inst execution rate
system.cpu.iew.exec_refs                       503050                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     130142                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   13654                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                359957                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                113                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               137                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               131744                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1072674                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                372908                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1272                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1080102                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 46153                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1327                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 46219                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         20867                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              117                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          130                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4542                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        14884                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             35                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          724                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            432                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1233240                       # num instructions consuming a value
system.cpu.iew.wb_count                       1052668                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.617521                       # average fanout of values written-back
system.cpu.iew.wb_producers                    761551                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.180255                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1064964                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1485513                       # number of integer regfile reads
system.cpu.int_regfile_writes                  804464                       # number of integer regfile writes
system.cpu.ipc                               1.121203                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.121203                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                577467     53.40%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   42      0.00%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  12      0.00%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  11      0.00%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  6      0.00%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              16      0.00%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   8      0.00%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 11      0.00%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   22      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   23      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    2      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  18      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               373317     34.52%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              130391     12.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1081380                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       18629                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017227                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     193      1.04%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   14      0.08%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    21      0.11%      1.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.01%      1.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%      1.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16784     90.10%     91.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1613      8.66%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1099275                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3012352                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1052138                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1139674                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1072329                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1081380                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 113                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           68418                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               184                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             29                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        72919                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        832237                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.299365                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.246428                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              575911     69.20%     69.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               35557      4.27%     73.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               12999      1.56%     75.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               47528      5.71%     80.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               48851      5.87%     86.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               44148      5.30%     91.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               26733      3.21%     95.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               23381      2.81%     97.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               17129      2.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          832237                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.212447                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    728                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1452                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          530                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1219                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               135                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              707                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               359957                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              131744                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1016180                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    288                       # number of misc regfile writes
system.cpu.numCycles                           891899                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   60030                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1118217                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    557                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    54416                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 197641                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups               2026822                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1075375                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1202443                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    148003                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 353570                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1327                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                560547                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    84164                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1483576                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7914                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                259                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    145529                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            114                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              954                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1797057                       # The number of ROB reads
system.cpu.rob.rob_writes                     2151079                       # The number of ROB writes
system.cpu.timesIdled                             647                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      613                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     187                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         26911                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        30290                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        61733                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2181                       # Transaction distribution
system.membus.trans_dist::CleanEvict                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq               146                       # Transaction distribution
system.membus.trans_dist::ReadExResp              146                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2181                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         24580                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        29238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       148928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  148928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26907                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   26907    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               26907                       # Request fanout histogram
system.membus.reqLayer0.occupancy            28743500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12290000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    445949000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2942                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        27886                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1317                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1091                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3921                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3920                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1445                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1497                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        24580                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        24580                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        88968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 93175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       176768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2131392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2308160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               4                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            31447                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000095                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009767                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  31444     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              31447                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           60225769                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20416498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2168498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    445949000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  290                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3799                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher          447                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4536                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 290                       # number of overall hits
system.l2.overall_hits::.cpu.data                3799                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher          447                       # number of overall hits
system.l2.overall_hits::total                    4536                       # number of overall hits
system.l2.demand_misses::.cpu.inst                708                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1619                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2327                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               708                       # number of overall misses
system.l2.overall_misses::.cpu.data              1619                       # number of overall misses
system.l2.overall_misses::total                  2327                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     56113500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    122399000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        178512500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     56113500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    122399000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       178512500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              998                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5418                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher          447                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6863                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             998                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5418                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher          447                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6863                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.709419                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.298819                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.339065                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.709419                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.298819                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.339065                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79256.355932                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75601.605930                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76713.579716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79256.355932                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75601.605930                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76713.579716                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2327                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2327                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     49033500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    106208501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    155242001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     49033500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    106208501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    155242001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.709419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.298819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.339065                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.709419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.298819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.339065                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69256.355932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65601.297715                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66713.365277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69256.355932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65601.297715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66713.365277                       # average overall mshr miss latency
system.l2.replacements                              4                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        27886                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            27886                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        27886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        27886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1314                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1314                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1314                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1314                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3775                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3775                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             146                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 146                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     11870500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11870500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.037235                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.037235                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81304.794521                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81304.794521                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          146                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            146                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     10410001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10410001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.037235                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.037235                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71301.376712                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71301.376712                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            290                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher          447                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          708                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              708                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     56113500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56113500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher          447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.709419                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.489965                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79256.355932                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79256.355932                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          708                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          708                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     49033500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49033500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.709419                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.489965                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69256.355932                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69256.355932                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1473                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1473                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    110528500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    110528500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.983968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.983968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75036.320434                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75036.320434                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     95798500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     95798500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.983968                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.983968                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65036.320434                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65036.320434                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data        24580                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           24580                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        24580                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         24580                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        24580                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        24580                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    475898000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    475898000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19361.187958                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19361.187958                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    445949000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16972.334589                       # Cycle average of tags in use
system.l2.tags.total_refs                       37150                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26907                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.380682                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   15770.251529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       668.543677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       533.539382                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.481270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.020402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.016282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.517955                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         26903                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          654                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        26178                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.821014                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    520747                       # Number of tag accesses
system.l2.tags.data_accesses                   520747                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    445949000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          45312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         103616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             148928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2327                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         101608031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         232349439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             333957470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    101608031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        101608031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        101608031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        232349439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            333957470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000572000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4727                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2327                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2327                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     16316750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   11635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                59948000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7011.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25761.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1995                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2327                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    447.226586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   269.585136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   390.346769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           79     23.87%     23.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           79     23.87%     47.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27      8.16%     55.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      4.23%     60.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           24      7.25%     67.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      3.32%     70.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      2.42%     73.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.51%     74.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           84     25.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          331                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 148928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  148928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       333.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    333.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     445826500                       # Total gap between requests
system.mem_ctrls.avgGap                     191588.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        45312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       103616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 101608031.411663666368                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 232349439.061417341232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          708                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1619                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19881750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40066250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28081.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24747.53                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    85.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1306620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               694485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10217340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         89434140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         95931840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          232618905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        521.626699                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    248201000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     14820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    182928000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1063860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               561660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6397440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         58735080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        121783680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          223576200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        501.349257                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    315876000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     14820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    115253000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    445949000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         5939                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5939                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5939                       # number of overall hits
system.cpu.icache.overall_hits::total            5939                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1267                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1267                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1267                       # number of overall misses
system.cpu.icache.overall_misses::total          1267                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     74235997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     74235997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     74235997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     74235997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         7206                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7206                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         7206                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7206                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.175826                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.175826                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.175826                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.175826                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58591.947119                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58591.947119                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58591.947119                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58591.947119                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          913                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.433333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches               273                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         1317                       # number of writebacks
system.cpu.icache.writebacks::total              1317                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          269                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          269                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          269                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          269                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          998                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          998                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          998                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher          447                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1445                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     60916997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60916997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     60916997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher      5480476                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66397473                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.138496                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.138496                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.138496                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.200527                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61039.075150                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61039.075150                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61039.075150                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12260.572707                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45949.808304                       # average overall mshr miss latency
system.cpu.icache.replacements                   1317                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5939                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5939                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1267                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1267                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     74235997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     74235997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         7206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.175826                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.175826                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58591.947119                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58591.947119                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          269                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          269                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          998                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          998                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     60916997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60916997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.138496                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.138496                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61039.075150                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61039.075150                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher          447                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total          447                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher      5480476                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total      5480476                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12260.572707                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12260.572707                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    445949000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    445949000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           126.172791                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                7384                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1445                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.110035                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    67.540700                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    58.632091                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.527662                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.458063                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.500000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             15857                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            15857                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    445949000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    445949000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    445949000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    445949000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    445949000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       404572                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           404572                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       404580                       # number of overall hits
system.cpu.dcache.overall_hits::total          404580                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        70865                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          70865                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        70867                       # number of overall misses
system.cpu.dcache.overall_misses::total         70867                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2039555761                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2039555761                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2039555761                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2039555761                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       475437                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       475437                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       475447                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       475447                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.149052                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.149052                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.149053                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.149053                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28780.861652                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28780.861652                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28780.049402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28780.049402                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       378457                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           61                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24319                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              15                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.562194                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     4.066667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        27886                       # number of writebacks
system.cpu.dcache.writebacks::total             27886                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        40870                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        40870                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        40870                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        40870                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        29995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        29995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        29997                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        29997                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    955798303                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    955798303                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    955982803                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    955982803                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.063089                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063089                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.063092                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063092                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31865.254309                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31865.254309                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31869.280361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31869.280361                       # average overall mshr miss latency
system.cpu.dcache.replacements                  28973                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       346172                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          346172                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    917293500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    917293500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       358640                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       358640                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73571.823869                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73571.823869                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10974                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10974                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    112784500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    112784500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75491.633199                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75491.633199                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        58400                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58400                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        33820                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        33820                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    313747721                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    313747721                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        92220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        92220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.366732                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.366732                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data  9276.987611                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9276.987611                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29896                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29896                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3924                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3924                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     59076263                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     59076263                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042550                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042550                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15055.112895                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15055.112895                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            8                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             8                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.200000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.200000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        24577                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        24577                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    808514540                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    808514540                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        24577                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        24577                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32897.202262                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32897.202262                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        24577                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        24577                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    783937540                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    783937540                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31897.202262                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31897.202262                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           68                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           68                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       111500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       111500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.028571                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.028571                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        55750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        55750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        72500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        72500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.014286                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.014286                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        72500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        72500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           58                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           58                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    445949000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           926.776465                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              434703                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             29997                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.491549                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   926.776465                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.905055                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.905055                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          807                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            981147                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           981147                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    445949000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    445949000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
