Reading OpenROAD database at '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-26-48/40-openroad-repairantennas/1-diodeinsertion/highpass.odb'…
Reading library file at '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ly0xjc8f0gmgmckxcrs0bw8vqc9gf9bk-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   highpass
Die area:                 ( 0 0 ) ( 800000 400000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     16992
Number of terminals:      263
Number of snets:          2
Number of nets:           12014

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
[INFO DRT-0164] Number of unique instances = 417.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 327695.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 37152.
[INFO DRT-0033] via shape region query size = 1480.
[INFO DRT-0033] met2 shape region query size = 1132.
[INFO DRT-0033] via2 shape region query size = 1184.
[INFO DRT-0033] met3 shape region query size = 905.
[INFO DRT-0033] via3 shape region query size = 1184.
[INFO DRT-0033] met4 shape region query size = 312.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1610 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 411 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0084]   Complete 5096 groups.
#scanned instances     = 16992
#unique  instances     = 417
#stdCellGenAp          = 11763
#stdCellValidPlanarAp  = 43
#stdCellValidViaAp     = 9133
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 38311
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:45, elapsed time = 00:00:14, memory = 201.05 (MB), peak = 201.05 (MB)

Number of guides:     85524

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 115 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 57 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 30551.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 23312.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 11789.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1280.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 299.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 42639 vertical wires in 3 frboxes and 24592 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 4511 vertical wires in 3 frboxes and 9528 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:03, memory = 331.86 (MB), peak = 369.82 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 342.49 (MB), peak = 369.82 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 540.04 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 754.17 (MB).
    Completing 30% with 2101 violations.
    elapsed time = 00:00:21, memory = 657.42 (MB).
    Completing 40% with 2101 violations.
    elapsed time = 00:00:21, memory = 917.67 (MB).
    Completing 50% with 2101 violations.
    elapsed time = 00:00:41, memory = 949.86 (MB).
    Completing 60% with 4682 violations.
    elapsed time = 00:00:56, memory = 878.17 (MB).
    Completing 70% with 4682 violations.
    elapsed time = 00:00:59, memory = 971.78 (MB).
    Completing 80% with 7076 violations.
    elapsed time = 00:01:22, memory = 1002.47 (MB).
    Completing 90% with 7076 violations.
    elapsed time = 00:01:23, memory = 1188.18 (MB).
    Completing 100% with 9569 violations.
    elapsed time = 00:01:55, memory = 1052.48 (MB).
[INFO DRT-0199]   Number of violations = 11400.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0     18      0      1      0      0      0
Metal Spacing      116      0   1485      0    289     29      0
Min Hole             0      0      6      0      0      0      0
Recheck              1      0   1111      0    609     98     12
Short                0      4   6971      4    624     22      0
[INFO DRT-0267] cpu time = 00:14:22, elapsed time = 00:01:56, memory = 1287.13 (MB), peak = 1287.13 (MB)
Total wire length = 371745 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 147784 um.
Total wire length on LAYER met2 = 135098 um.
Total wire length on LAYER met3 = 72846 um.
Total wire length on LAYER met4 = 16015 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 86096.
Up-via summary (total 86096):.

------------------------
 FR_MASTERSLICE        0
            li1    41501
           met1    41030
           met2     2962
           met3      603
           met4        0
------------------------
                   86096


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 11400 violations.
    elapsed time = 00:00:00, memory = 1287.38 (MB).
    Completing 20% with 11400 violations.
    elapsed time = 00:00:05, memory = 1356.71 (MB).
    Completing 30% with 10274 violations.
    elapsed time = 00:00:21, memory = 1316.44 (MB).
    Completing 40% with 10274 violations.
    elapsed time = 00:00:21, memory = 1476.75 (MB).
    Completing 50% with 10274 violations.
    elapsed time = 00:00:41, memory = 1453.85 (MB).
    Completing 60% with 9331 violations.
    elapsed time = 00:00:52, memory = 1385.06 (MB).
    Completing 70% with 9331 violations.
    elapsed time = 00:01:00, memory = 1477.35 (MB).
    Completing 80% with 8232 violations.
    elapsed time = 00:01:17, memory = 1348.31 (MB).
    Completing 90% with 8232 violations.
    elapsed time = 00:01:17, memory = 1498.32 (MB).
    Completing 100% with 7576 violations.
    elapsed time = 00:01:50, memory = 1363.32 (MB).
[INFO DRT-0199]   Number of violations = 7577.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing         35      0      0      0
Metal Spacing        0   1059    198     23
Recheck              0      1      0      0
Short                0   5798    446     17
[INFO DRT-0267] cpu time = 00:13:07, elapsed time = 00:01:51, memory = 1366.52 (MB), peak = 1535.70 (MB)
Total wire length = 369014 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 145152 um.
Total wire length on LAYER met2 = 133795 um.
Total wire length on LAYER met3 = 74149 um.
Total wire length on LAYER met4 = 15917 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 85574.
Up-via summary (total 85574):.

------------------------
 FR_MASTERSLICE        0
            li1    41472
           met1    40439
           met2     3078
           met3      585
           met4        0
------------------------
                   85574


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7577 violations.
    elapsed time = 00:00:00, memory = 1366.52 (MB).
    Completing 20% with 7577 violations.
    elapsed time = 00:00:02, memory = 1480.36 (MB).
    Completing 30% with 7635 violations.
    elapsed time = 00:00:25, memory = 1373.71 (MB).
    Completing 40% with 7635 violations.
    elapsed time = 00:00:25, memory = 1514.48 (MB).
    Completing 50% with 7635 violations.
    elapsed time = 00:00:51, memory = 1373.86 (MB).
    Completing 60% with 7742 violations.
    elapsed time = 00:00:52, memory = 1373.86 (MB).
    Completing 70% with 7742 violations.
    elapsed time = 00:00:55, memory = 1547.07 (MB).
    Completing 80% with 7651 violations.
    elapsed time = 00:01:19, memory = 1373.86 (MB).
    Completing 90% with 7651 violations.
    elapsed time = 00:01:19, memory = 1552.37 (MB).
    Completing 100% with 7620 violations.
    elapsed time = 00:01:51, memory = 1373.86 (MB).
[INFO DRT-0199]   Number of violations = 7620.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         22      0      0      0      0      0
Metal Spacing        0   1052      0    154     17      0
Min Hole             0      1      0      0      0      0
Short                0   5958      1    394     19      2
[INFO DRT-0267] cpu time = 00:14:09, elapsed time = 00:01:52, memory = 1376.96 (MB), peak = 1588.36 (MB)
Total wire length = 368970 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 144911 um.
Total wire length on LAYER met2 = 134019 um.
Total wire length on LAYER met3 = 74082 um.
Total wire length on LAYER met4 = 15956 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 85564.
Up-via summary (total 85564):.

------------------------
 FR_MASTERSLICE        0
            li1    41471
           met1    40435
           met2     3062
           met3      596
           met4        0
------------------------
                   85564


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7620 violations.
    elapsed time = 00:00:00, memory = 1376.96 (MB).
    Completing 20% with 7620 violations.
    elapsed time = 00:00:03, memory = 1459.55 (MB).
    Completing 30% with 6434 violations.
    elapsed time = 00:00:23, memory = 1381.99 (MB).
    Completing 40% with 6434 violations.
    elapsed time = 00:00:23, memory = 1381.99 (MB).
    Completing 50% with 6434 violations.
    elapsed time = 00:00:53, memory = 1492.13 (MB).
    Completing 60% with 4783 violations.
    elapsed time = 00:01:33, memory = 1384.54 (MB).
    Completing 70% with 4783 violations.
    elapsed time = 00:01:40, memory = 1530.07 (MB).
    Completing 80% with 3330 violations.
    elapsed time = 00:02:10, memory = 1385.13 (MB).
    Completing 90% with 3330 violations.
    elapsed time = 00:02:10, memory = 1385.13 (MB).
    Completing 100% with 2015 violations.
    elapsed time = 00:03:06, memory = 1385.30 (MB).
[INFO DRT-0199]   Number of violations = 2015.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          4      0      0      0
Metal Spacing        0    542     84      4
Short                0   1203    170      8
[INFO DRT-0267] cpu time = 00:19:31, elapsed time = 00:03:06, memory = 1385.30 (MB), peak = 1636.18 (MB)
Total wire length = 368561 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 133694 um.
Total wire length on LAYER met2 = 134066 um.
Total wire length on LAYER met3 = 84039 um.
Total wire length on LAYER met4 = 16760 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88129.
Up-via summary (total 88129):.

------------------------
 FR_MASTERSLICE        0
            li1    41471
           met1    41234
           met2     4723
           met3      701
           met4        0
------------------------
                   88129


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 2015 violations.
    elapsed time = 00:00:00, memory = 1385.30 (MB).
    Completing 20% with 2015 violations.
    elapsed time = 00:00:01, memory = 1385.30 (MB).
    Completing 30% with 1737 violations.
    elapsed time = 00:00:09, memory = 1385.30 (MB).
    Completing 40% with 1737 violations.
    elapsed time = 00:00:09, memory = 1444.01 (MB).
    Completing 50% with 1737 violations.
    elapsed time = 00:00:19, memory = 1454.01 (MB).
    Completing 60% with 1377 violations.
    elapsed time = 00:00:51, memory = 1391.09 (MB).
    Completing 70% with 1377 violations.
    elapsed time = 00:00:52, memory = 1497.14 (MB).
    Completing 80% with 910 violations.
    elapsed time = 00:01:06, memory = 1391.09 (MB).
    Completing 90% with 910 violations.
    elapsed time = 00:01:06, memory = 1397.09 (MB).
    Completing 100% with 473 violations.
    elapsed time = 00:01:26, memory = 1391.09 (MB).
[INFO DRT-0199]   Number of violations = 473.
Viol/Layer        met1   met2
Metal Spacing      100     12
Short              312     49
[INFO DRT-0267] cpu time = 00:05:41, elapsed time = 00:01:26, memory = 1391.09 (MB), peak = 1636.18 (MB)
Total wire length = 368496 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132529 um.
Total wire length on LAYER met2 = 134162 um.
Total wire length on LAYER met3 = 85028 um.
Total wire length on LAYER met4 = 16775 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88338.
Up-via summary (total 88338):.

------------------------
 FR_MASTERSLICE        0
            li1    41471
           met1    41271
           met2     4889
           met3      707
           met4        0
------------------------
                   88338


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 473 violations.
    elapsed time = 00:00:00, memory = 1391.09 (MB).
    Completing 20% with 473 violations.
    elapsed time = 00:00:00, memory = 1391.09 (MB).
    Completing 30% with 397 violations.
    elapsed time = 00:00:09, memory = 1391.09 (MB).
    Completing 40% with 397 violations.
    elapsed time = 00:00:09, memory = 1397.35 (MB).
    Completing 50% with 397 violations.
    elapsed time = 00:00:12, memory = 1496.65 (MB).
    Completing 60% with 339 violations.
    elapsed time = 00:00:47, memory = 1391.30 (MB).
    Completing 70% with 339 violations.
    elapsed time = 00:00:47, memory = 1391.30 (MB).
    Completing 80% with 304 violations.
    elapsed time = 00:00:59, memory = 1391.30 (MB).
    Completing 90% with 304 violations.
    elapsed time = 00:00:59, memory = 1391.30 (MB).
    Completing 100% with 192 violations.
    elapsed time = 00:01:06, memory = 1391.30 (MB).
[INFO DRT-0199]   Number of violations = 192.
Viol/Layer        met1   met2
Metal Spacing       31      8
Short              138     15
[INFO DRT-0267] cpu time = 00:02:19, elapsed time = 00:01:07, memory = 1391.30 (MB), peak = 1636.18 (MB)
Total wire length = 368517 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132422 um.
Total wire length on LAYER met2 = 134127 um.
Total wire length on LAYER met3 = 85113 um.
Total wire length on LAYER met4 = 16853 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88369.
Up-via summary (total 88369):.

------------------------
 FR_MASTERSLICE        0
            li1    41471
           met1    41282
           met2     4901
           met3      715
           met4        0
------------------------
                   88369


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 192 violations.
    elapsed time = 00:00:00, memory = 1391.30 (MB).
    Completing 20% with 192 violations.
    elapsed time = 00:00:00, memory = 1391.30 (MB).
    Completing 30% with 189 violations.
    elapsed time = 00:00:06, memory = 1391.30 (MB).
    Completing 40% with 189 violations.
    elapsed time = 00:00:06, memory = 1391.30 (MB).
    Completing 50% with 189 violations.
    elapsed time = 00:00:06, memory = 1391.30 (MB).
    Completing 60% with 182 violations.
    elapsed time = 00:00:29, memory = 1391.30 (MB).
    Completing 70% with 182 violations.
    elapsed time = 00:00:29, memory = 1391.30 (MB).
    Completing 80% with 182 violations.
    elapsed time = 00:00:48, memory = 1391.30 (MB).
    Completing 90% with 182 violations.
    elapsed time = 00:00:48, memory = 1391.30 (MB).
    Completing 100% with 175 violations.
    elapsed time = 00:00:53, memory = 1391.34 (MB).
[INFO DRT-0199]   Number of violations = 175.
Viol/Layer        met1   met2
Metal Spacing       21      9
Short              128     17
[INFO DRT-0267] cpu time = 00:01:25, elapsed time = 00:00:53, memory = 1391.34 (MB), peak = 1636.18 (MB)
Total wire length = 368519 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132433 um.
Total wire length on LAYER met2 = 134130 um.
Total wire length on LAYER met3 = 85097 um.
Total wire length on LAYER met4 = 16857 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88371.
Up-via summary (total 88371):.

------------------------
 FR_MASTERSLICE        0
            li1    41471
           met1    41280
           met2     4903
           met3      717
           met4        0
------------------------
                   88371


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 175 violations.
    elapsed time = 00:00:00, memory = 1391.34 (MB).
    Completing 20% with 175 violations.
    elapsed time = 00:00:00, memory = 1391.34 (MB).
    Completing 30% with 175 violations.
    elapsed time = 00:00:00, memory = 1391.34 (MB).
    Completing 40% with 175 violations.
    elapsed time = 00:00:00, memory = 1391.34 (MB).
    Completing 50% with 175 violations.
    elapsed time = 00:00:00, memory = 1391.34 (MB).
    Completing 60% with 174 violations.
    elapsed time = 00:00:12, memory = 1391.34 (MB).
    Completing 70% with 174 violations.
    elapsed time = 00:00:12, memory = 1391.34 (MB).
    Completing 80% with 170 violations.
    elapsed time = 00:00:41, memory = 1391.34 (MB).
    Completing 90% with 170 violations.
    elapsed time = 00:00:41, memory = 1391.34 (MB).
    Completing 100% with 163 violations.
    elapsed time = 00:00:49, memory = 1391.34 (MB).
[INFO DRT-0199]   Number of violations = 163.
Viol/Layer        met1   met2
Metal Spacing       20      8
Short              120     15
[INFO DRT-0267] cpu time = 00:01:05, elapsed time = 00:00:49, memory = 1391.34 (MB), peak = 1636.18 (MB)
Total wire length = 368509 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132429 um.
Total wire length on LAYER met2 = 134141 um.
Total wire length on LAYER met3 = 85094 um.
Total wire length on LAYER met4 = 16844 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88372.
Up-via summary (total 88372):.

------------------------
 FR_MASTERSLICE        0
            li1    41471
           met1    41289
           met2     4897
           met3      715
           met4        0
------------------------
                   88372


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 163 violations.
    elapsed time = 00:00:00, memory = 1391.34 (MB).
    Completing 20% with 163 violations.
    elapsed time = 00:00:00, memory = 1391.34 (MB).
    Completing 30% with 163 violations.
    elapsed time = 00:00:05, memory = 1391.34 (MB).
    Completing 40% with 163 violations.
    elapsed time = 00:00:05, memory = 1391.34 (MB).
    Completing 50% with 163 violations.
    elapsed time = 00:00:09, memory = 1391.34 (MB).
    Completing 60% with 163 violations.
    elapsed time = 00:00:09, memory = 1391.34 (MB).
    Completing 70% with 163 violations.
    elapsed time = 00:00:09, memory = 1391.34 (MB).
    Completing 80% with 132 violations.
    elapsed time = 00:00:26, memory = 1391.34 (MB).
    Completing 90% with 132 violations.
    elapsed time = 00:00:26, memory = 1391.34 (MB).
    Completing 100% with 132 violations.
    elapsed time = 00:00:34, memory = 1391.34 (MB).
[INFO DRT-0199]   Number of violations = 132.
Viol/Layer        met1   met2
Metal Spacing       13      2
Short              108      9
[INFO DRT-0267] cpu time = 00:00:58, elapsed time = 00:00:34, memory = 1391.34 (MB), peak = 1636.18 (MB)
Total wire length = 368538 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132424 um.
Total wire length on LAYER met2 = 134178 um.
Total wire length on LAYER met3 = 85092 um.
Total wire length on LAYER met4 = 16844 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88375.
Up-via summary (total 88375):.

------------------------
 FR_MASTERSLICE        0
            li1    41471
           met1    41290
           met2     4899
           met3      715
           met4        0
------------------------
                   88375


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 132 violations.
    elapsed time = 00:00:00, memory = 1391.34 (MB).
    Completing 20% with 132 violations.
    elapsed time = 00:00:00, memory = 1391.34 (MB).
    Completing 30% with 132 violations.
    elapsed time = 00:00:00, memory = 1391.34 (MB).
    Completing 40% with 132 violations.
    elapsed time = 00:00:00, memory = 1391.34 (MB).
    Completing 50% with 132 violations.
    elapsed time = 00:00:00, memory = 1391.34 (MB).
    Completing 60% with 132 violations.
    elapsed time = 00:00:00, memory = 1391.34 (MB).
    Completing 70% with 132 violations.
    elapsed time = 00:00:00, memory = 1391.34 (MB).
    Completing 80% with 115 violations.
    elapsed time = 00:00:37, memory = 1393.34 (MB).
    Completing 90% with 115 violations.
    elapsed time = 00:00:37, memory = 1393.34 (MB).
    Completing 100% with 114 violations.
    elapsed time = 00:00:38, memory = 1393.34 (MB).
[INFO DRT-0199]   Number of violations = 114.
Viol/Layer        met1   met2
Metal Spacing       12      2
Short               96      4
[INFO DRT-0267] cpu time = 00:01:01, elapsed time = 00:00:38, memory = 1393.34 (MB), peak = 1636.18 (MB)
Total wire length = 368548 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132394 um.
Total wire length on LAYER met2 = 134139 um.
Total wire length on LAYER met3 = 85144 um.
Total wire length on LAYER met4 = 16869 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88373.
Up-via summary (total 88373):.

------------------------
 FR_MASTERSLICE        0
            li1    41471
           met1    41274
           met2     4907
           met3      721
           met4        0
------------------------
                   88373


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 114 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 20% with 114 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 30% with 114 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 40% with 114 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 50% with 114 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:41, memory = 1393.34 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:41, memory = 1393.34 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:41, memory = 1393.34 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:41, memory = 1393.34 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:41, memory = 1393.34 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1   met2
Metal Spacing       16      6
Short               23      0
[INFO DRT-0267] cpu time = 00:00:49, elapsed time = 00:00:41, memory = 1393.34 (MB), peak = 1636.18 (MB)
Total wire length = 368605 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132361 um.
Total wire length on LAYER met2 = 134165 um.
Total wire length on LAYER met3 = 85176 um.
Total wire length on LAYER met4 = 16902 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88393.
Up-via summary (total 88393):.

------------------------
 FR_MASTERSLICE        0
            li1    41471
           met1    41271
           met2     4922
           met3      729
           met4        0
------------------------
                   88393


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 60% with 26 violations.
    elapsed time = 00:00:29, memory = 1393.34 (MB).
    Completing 70% with 26 violations.
    elapsed time = 00:00:29, memory = 1393.34 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:29, memory = 1393.34 (MB).
    Completing 90% with 26 violations.
    elapsed time = 00:00:29, memory = 1393.34 (MB).
    Completing 100% with 26 violations.
    elapsed time = 00:00:29, memory = 1393.34 (MB).
[INFO DRT-0199]   Number of violations = 26.
Viol/Layer        met1   met2
Metal Spacing        1      5
Short               17      3
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:29, memory = 1393.34 (MB), peak = 1636.18 (MB)
Total wire length = 368645 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132352 um.
Total wire length on LAYER met2 = 134157 um.
Total wire length on LAYER met3 = 85207 um.
Total wire length on LAYER met4 = 16926 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88397.
Up-via summary (total 88397):.

------------------------
 FR_MASTERSLICE        0
            li1    41471
           met1    41275
           met2     4922
           met3      729
           met4        0
------------------------
                   88397


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 26 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 20% with 26 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 30% with 26 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 40% with 26 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 50% with 26 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:07, memory = 1393.34 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:07, memory = 1393.34 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:07, memory = 1393.34 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:07, memory = 1393.34 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:07, memory = 1393.34 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:08, memory = 1393.34 (MB), peak = 1636.18 (MB)
Total wire length = 368629 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132351 um.
Total wire length on LAYER met2 = 134161 um.
Total wire length on LAYER met3 = 85200 um.
Total wire length on LAYER met4 = 16916 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88394.
Up-via summary (total 88394):.

------------------------
 FR_MASTERSLICE        0
            li1    41471
           met1    41269
           met2     4927
           met3      727
           met4        0
------------------------
                   88394


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1393.34 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 1393.34 (MB), peak = 1636.18 (MB)
Total wire length = 368629 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132351 um.
Total wire length on LAYER met2 = 134161 um.
Total wire length on LAYER met3 = 85200 um.
Total wire length on LAYER met4 = 16916 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88394.
Up-via summary (total 88394):.

------------------------
 FR_MASTERSLICE        0
            li1    41471
           met1    41269
           met2     4927
           met3      727
           met4        0
------------------------
                   88394


[INFO DRT-0198] Complete detail routing.
Total wire length = 368629 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132351 um.
Total wire length on LAYER met2 = 134161 um.
Total wire length on LAYER met3 = 85200 um.
Total wire length on LAYER met4 = 16916 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 88394.
Up-via summary (total 88394):.

------------------------
 FR_MASTERSLICE        0
            li1    41471
           met1    41269
           met2     4927
           met3      727
           met4        0
------------------------
                   88394


[INFO DRT-0267] cpu time = 01:15:28, elapsed time = 00:15:36, memory = 1393.34 (MB), peak = 1636.18 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-26-48/42-openroad-detailedrouting/highpass.odb'…
Writing netlist to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-26-48/42-openroad-detailedrouting/highpass.nl.v'…
Writing powered netlist to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-26-48/42-openroad-detailedrouting/highpass.pnl.v'…
Writing layout to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-26-48/42-openroad-detailedrouting/highpass.def'…
Writing timing constraints to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-26-48/42-openroad-detailedrouting/highpass.sdc'…
