{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1655821707121 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final 5CEFA4F23C8 " "Selected device 5CEFA4F23C8 for design \"final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1655821707126 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655821707152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655821707152 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1655821707271 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1655821707337 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1655821707667 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 29 " "No exact pin location assignment(s) for 28 pins of 29 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n21 " "Pin n21 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { n21 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 864 1912 2088 880 "n21" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e1 " "Pin e1 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { e1 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 464 2144 2320 480 "e1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b13 " "Pin b13 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b13 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 112 304 480 128 "b13" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d3 " "Pin d3 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { d3 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 480 2144 2320 496 "d3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c2 " "Pin c2 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { c2 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 496 2144 2320 512 "c2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c1 " "Pin c1 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { c1 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 512 2144 2320 528 "c1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1 " "Pin L1 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { L1 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 544 2144 2320 560 "L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2 " "Pin L2 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { L2 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 528 2144 2320 544 "L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G2 " "Pin G2 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { G2 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 560 2144 2320 576 "G2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G1 " "Pin G1 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { G1 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 576 2144 2320 592 "G1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2 " "Pin U2 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { U2 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 592 2144 2320 608 "U2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N1 " "Pin N1 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { N1 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 608 2144 2320 624 "N1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AA2 " "Pin AA2 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AA2 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 624 2144 2320 640 "AA2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AA2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AA1 " "Pin AA1 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AA1 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 640 2144 2320 656 "AA1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AA1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W2 " "Pin W2 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { W2 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 656 2144 2320 672 "W2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { W2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1 " "Pin U1 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { U1 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 672 2144 2320 688 "U1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_ab7 " "Pin a_ab7 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { a_ab7 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { -56 1984 2160 -40 "a_ab7" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a_ab7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_aa7 " "Pin b_aa7 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b_aa7 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { -40 1984 2160 -24 "b_aa7" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b_aa7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_ab6 " "Pin c_ab6 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { c_ab6 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { -24 1984 2160 -8 "c_ab6" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_ab6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_ab5 " "Pin d_ab5 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { d_ab5 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { -8 1984 2160 8 "d_ab5" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_ab5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e_aa9 " "Pin e_aa9 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { e_aa9 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 8 1984 2160 24 "e_aa9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_aa9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f_y9 " "Pin f_y9 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { f_y9 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 24 1984 2160 40 "f_y9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f_y9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g_ab8 " "Pin g_ab8 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { g_ab8 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 40 1984 2160 56 "g_ab8" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_ab8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "de1 " "Pin de1 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { de1 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 88 1720 1896 104 "de1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "de2 " "Pin de2 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { de2 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 104 1720 1896 120 "de2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "de3 " "Pin de3 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { de3 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 120 1720 1896 136 "de3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps3 " "Pin ps3 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ps3 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 152 232 408 168 "ps3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c13 " "Pin c13 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { c13 } } } { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 96 312 488 112 "c13" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1655821707918 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1655821707918 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1655821711195 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 22 global CLKCTRL_G6 " "clk~inputCLKENA0 with 22 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1655821711386 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1655821711386 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655821711440 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1655821712107 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1655821712108 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1655821712111 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1655821712111 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1655821712112 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1655821712141 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655821712142 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655821712143 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1655821712143 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1655821712144 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1655821712144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1655821712157 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1655821712157 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1655821712157 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655821712270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1655821713910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655821714164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1655821714174 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1655821715319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655821715319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1655821716346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y23 X32_Y33 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y23 to location X32_Y33" {  } { { "loc" "" { Generic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y23 to location X32_Y33"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y23 to location X32_Y33"} 22 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1655821718481 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1655821718481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655821719672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1655821719673 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1655821719673 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.73 " "Total time spent on timing analysis during the Fitter is 0.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1655821722323 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655821722407 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655821722769 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655821722831 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655821723599 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655821726739 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/output_files/final.fit.smsg " "Generated suppressed messages file C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/output_files/final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1655821727075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6056 " "Peak virtual memory: 6056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655821727695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 22:28:47 2022 " "Processing ended: Tue Jun 21 22:28:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655821727695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655821727695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655821727695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1655821727695 ""}
