{"design__lint_errors__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1899, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0012380835833027959, "power__switching__total": 0.0005478535313159227, "power__leakage__total": 1.3302078549770613e-08, "power__total": 0.001785950385965407, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.943612, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.645099, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.316383, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.786097, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 3, "design__max_fanout_violation__count": 90, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.853186, "clock__skew__worst_setup": 3.187736, "timing__hold__ws": 0.106955, "timing__setup__ws": -4.070597, "timing__hold__tns": 0.0, "timing__setup__tns": -218.84950299999997, "timing__hold__wns": 0.0, "timing__setup__wns": -4.070597, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 90, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 151.05 161.77", "design__core__bbox": "5.52 10.88 145.36 149.6", "design__io": 213, "design__die__area": 24435.4, "design__core__area": 19398.6, "design__instance__area": 15257.1, "design__instance__count__stdcell": 1899, "design__instance__area__stdcell": 15257.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.786507, "design__instance__utilization__stdcell": 0.786507, "floorplan__design__io": 211, "design__io__hpwl": 8491238, "timing__drv__floating__nets": "0", "timing__drv__floating__pins": "0", "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 36630.7, "design__violations": 0, "design__instance__count__setup_buffer": 35, "design__instance__count__hold_buffer": 43, "antenna__violating__nets": 5, "antenna__violating__pins": 5, "route__antenna_violations__count": 5, "route__net": 1741, "route__net__special": 2, "route__drc_errors__iter:1": 1506, "route__wirelength__iter:1": 42460, "route__drc_errors__iter:2": 760, "route__wirelength__iter:2": 42273, "route__drc_errors__iter:3": 706, "route__wirelength__iter:3": 41989, "route__drc_errors__iter:4": 130, "route__wirelength__iter:4": 41859, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 41853, "route__drc_errors": 0, "route__wirelength": 41853, "route__vias": 11371, "route__vias__singlecut": 11371, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 386.87, "timing__unannotated_nets__count__corner:nom_tt_025C_1v80": 23, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.821405, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.131479, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.881544, "timing__setup__ws__corner:nom_ss_100C_1v60": -3.87116, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -72.834061, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -3.87116, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 30, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:nom_ss_100C_1v60": 23, "timing__unannotated_nets_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.604715, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.060357, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.108975, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.932391, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_1v95": 23, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.925431, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.612378, "timing__hold__ws__corner:min_tt_025C_1v80": 0.313384, "timing__setup__ws__corner:min_tt_025C_1v80": 1.895835, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:min_tt_025C_1v80": 23, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.789279, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.079308, "timing__hold__ws__corner:min_ss_100C_1v60": 0.878047, "timing__setup__ws__corner:min_ss_100C_1v60": -3.677733, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -68.805466, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -3.677733, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 29, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:min_ss_100C_1v60": 23, "timing__unannotated_nets_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.592125, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.040257, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.106955, "timing__setup__ws__corner:min_ff_n40C_1v95": 3.99174, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_1v95": 23, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.962223, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 1.677143, "timing__hold__ws__corner:max_tt_025C_1v80": 0.319495, "timing__setup__ws__corner:max_tt_025C_1v80": 1.671102, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:max_tt_025C_1v80": 23, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.853186, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.187736, "timing__hold__ws__corner:max_ss_100C_1v60": 0.88713, "timing__setup__ws__corner:max_ss_100C_1v60": -4.070597, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -77.209976, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -4.070597, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 31, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:max_ss_100C_1v60": 23, "timing__unannotated_nets_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.617577, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.07992, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.111156, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.862124, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_1v95": 23, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count": 23, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79817, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000414686, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00182714, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000415, "ir__drop__worst": 0.00183, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_differences__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pins__count": 0}