

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Fri Jul  6 16:01:55 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        fir
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   17|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|   16|         4|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    177|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     51|
|Register         |        -|      -|     139|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     139|    228|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |tmp_5_fu_145_p2       |     *    |      3|  0|  20|          32|          32|
    |i_fu_91_p2            |     +    |      0|  0|  12|           3|           1|
    |result_1_fu_149_p2    |     +    |      0|  0|  39|          32|          32|
    |exitcond_fu_85_p2     |   icmp   |      0|  0|   9|           3|           4|
    |sel_tmp2_i_fu_112_p2  |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp4_i_fu_118_p2  |   icmp   |      0|  0|   9|           2|           3|
    |sel_tmp_i_fu_106_p2   |   icmp   |      0|  0|   8|           2|           1|
    |or_cond_fu_124_p2     |    or    |      0|  0|   8|           1|           1|
    |newSel1_fu_130_p3     |  select  |      0|  0|  32|           1|          32|
    |newSel3_fu_137_p3     |  select  |      0|  0|  32|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      3|  0| 177|          79|         108|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  33|          6|    1|          6|
    |i_1_reg_61     |   9|          2|    3|          6|
    |result_reg_72  |   9|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          |  51|         10|   36|         76|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   5|   0|    5|          0|
    |i_1_reg_61         |   3|   0|    3|          0|
    |i_reg_162          |   3|   0|    3|          0|
    |newSel3_reg_167    |  32|   0|   32|          0|
    |result_reg_72      |  32|   0|   32|          0|
    |taps_load_reg_177  |  32|   0|   32|          0|
    |tmp_5_reg_182      |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 139|   0|  139|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      fir     | return value |
|input_r          |  in |   32|   ap_none  |    input_r   |    scalar    |
|output_r         | out |   32|   ap_vld   |   output_r   |    pointer   |
|output_r_ap_vld  | out |    1|   ap_vld   |   output_r   |    pointer   |
|taps_address0    | out |    2|  ap_memory |     taps     |     array    |
|taps_ce0         | out |    1|  ap_memory |     taps     |     array    |
|taps_q0          |  in |   32|  ap_memory |     taps     |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_r) nounwind, !map !7"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_r) nounwind, !map !13"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %taps) nounwind, !map !19"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_r) nounwind"
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [fir/fir.c:17]

 <State 2> : 2.33ns
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = phi i3 [ 0, %0 ], [ %i, %2 ]"
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%result = phi i32 [ 0, %0 ], [ %result_1, %2 ]"
ST_2 : Operation 14 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %i_1, -4" [fir/fir.c:17]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"
ST_2 : Operation 16 [1/1] (1.65ns)   --->   "%i = add i3 %i_1, 1" [fir/fir.c:17]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [fir/fir.c:17]
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_4 = zext i3 %i_1 to i64" [fir/fir.c:19]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = trunc i3 %i_1 to i2" [fir/fir.c:17]
ST_2 : Operation 20 [1/1] (0.95ns)   --->   "%sel_tmp_i = icmp eq i2 %tmp, 0" [fir/fir.c:17]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.95ns)   --->   "%sel_tmp2_i = icmp eq i2 %tmp, 1" [fir/fir.c:17]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.95ns)   --->   "%sel_tmp4_i = icmp eq i2 %tmp, -2" [fir/fir.c:17]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node newSel3)   --->   "%or_cond = or i1 %sel_tmp4_i, %sel_tmp2_i" [fir/fir.c:17]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node newSel3)   --->   "%newSel1 = select i1 %sel_tmp_i, i32 %input_read, i32 0" [fir/fir.c:17]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.37ns) (out node of the LUT)   --->   "%newSel3 = select i1 %or_cond, i32 0, i32 %newSel1" [fir/fir.c:17]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%taps_addr = getelementptr [4 x i32]* %taps, i64 0, i64 %tmp_4" [fir/fir.c:19]
ST_2 : Operation 27 [2/2] (2.32ns)   --->   "%taps_load = load i32* %taps_addr, align 4" [fir/fir.c:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %output_r, i32 %result) nounwind" [fir/fir.c:22]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [fir/fir.c:23]

 <State 3> : 2.32ns
ST_3 : Operation 30 [1/2] (2.32ns)   --->   "%taps_load = load i32* %taps_addr, align 4" [fir/fir.c:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 4> : 8.51ns
ST_4 : Operation 31 [1/1] (8.51ns)   --->   "%tmp_5 = mul nsw i32 %taps_load, %newSel3" [fir/fir.c:19]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 2.55ns
ST_5 : Operation 32 [1/1] (2.55ns)   --->   "%result_1 = add nsw i32 %tmp_5, %result" [fir/fir.c:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "br label %1" [fir/fir.c:17]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ taps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6  (specbitsmap      ) [ 000000]
StgValue_7  (specbitsmap      ) [ 000000]
StgValue_8  (specbitsmap      ) [ 000000]
StgValue_9  (spectopmodule    ) [ 000000]
input_read  (read             ) [ 001111]
StgValue_11 (br               ) [ 011111]
i_1         (phi              ) [ 001000]
result      (phi              ) [ 001111]
exitcond    (icmp             ) [ 001111]
empty       (speclooptripcount) [ 000000]
i           (add              ) [ 011111]
StgValue_17 (br               ) [ 000000]
tmp_4       (zext             ) [ 000000]
tmp         (trunc            ) [ 000000]
sel_tmp_i   (icmp             ) [ 000000]
sel_tmp2_i  (icmp             ) [ 000000]
sel_tmp4_i  (icmp             ) [ 000000]
or_cond     (or               ) [ 000000]
newSel1     (select           ) [ 000000]
newSel3     (select           ) [ 000110]
taps_addr   (getelementptr    ) [ 000100]
StgValue_28 (write            ) [ 000000]
StgValue_29 (ret              ) [ 000000]
taps_load   (load             ) [ 000010]
tmp_5       (mul              ) [ 000001]
result_1    (add              ) [ 011111]
StgValue_33 (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="taps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="taps"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="input_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="StgValue_28_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="32" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_28/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="taps_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="3" slack="0"/>
<pin id="53" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="taps_addr/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="2" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="taps_load/2 "/>
</bind>
</comp>

<comp id="61" class="1005" name="i_1_reg_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="3" slack="1"/>
<pin id="63" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="65" class="1004" name="i_1_phi_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="1"/>
<pin id="67" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="3" slack="0"/>
<pin id="69" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="72" class="1005" name="result_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="1"/>
<pin id="74" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="result_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="1"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="32" slack="1"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="exitcond_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="3" slack="0"/>
<pin id="87" dir="0" index="1" bw="3" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="i_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_4_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sel_tmp_i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="0"/>
<pin id="108" dir="0" index="1" bw="2" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp_i/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sel_tmp2_i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="2" slack="0"/>
<pin id="114" dir="0" index="1" bw="2" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2_i/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sel_tmp4_i_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="0" index="1" bw="2" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4_i/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="or_cond_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="newSel1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="newSel3_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel3/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_5_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="0" index="1" bw="32" slack="2"/>
<pin id="148" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="result_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="0" index="1" bw="32" slack="3"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_1/5 "/>
</bind>
</comp>

<comp id="154" class="1005" name="input_read_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="162" class="1005" name="i_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="167" class="1005" name="newSel3_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="2"/>
<pin id="169" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="newSel3 "/>
</bind>
</comp>

<comp id="172" class="1005" name="taps_addr_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="1"/>
<pin id="174" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="taps_addr "/>
</bind>
</comp>

<comp id="177" class="1005" name="taps_load_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="taps_load "/>
</bind>
</comp>

<comp id="182" class="1005" name="tmp_5_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="187" class="1005" name="result_1_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="34" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="32" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="60"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="61" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="76" pin="4"/><net_sink comp="42" pin=2"/></net>

<net id="84"><net_src comp="76" pin="4"/><net_sink comp="72" pin=0"/></net>

<net id="89"><net_src comp="65" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="65" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="65" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="105"><net_src comp="65" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="102" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="102" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="118" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="112" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="106" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="124" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="130" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="153"><net_src comp="72" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="36" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="165"><net_src comp="91" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="170"><net_src comp="137" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="175"><net_src comp="49" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="180"><net_src comp="56" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="185"><net_src comp="145" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="190"><net_src comp="149" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="76" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 }
 - Input state : 
	Port: fir : input_r | {1 }
	Port: fir : taps | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i : 1
		StgValue_17 : 2
		tmp_4 : 1
		tmp : 1
		sel_tmp_i : 2
		sel_tmp2_i : 2
		sel_tmp4_i : 2
		or_cond : 3
		newSel1 : 3
		newSel3 : 3
		taps_addr : 2
		taps_load : 3
		StgValue_28 : 1
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|  select  |      newSel1_fu_130     |    0    |    0    |    32   |
|          |      newSel3_fu_137     |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|    add   |         i_fu_91         |    0    |    0    |    12   |
|          |     result_1_fu_149     |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|          |      exitcond_fu_85     |    0    |    0    |    9    |
|   icmp   |     sel_tmp_i_fu_106    |    0    |    0    |    8    |
|          |    sel_tmp2_i_fu_112    |    0    |    0    |    8    |
|          |    sel_tmp4_i_fu_118    |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|    mul   |       tmp_5_fu_145      |    3    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|    or    |      or_cond_fu_124     |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|   read   |  input_read_read_fu_36  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_28_write_fu_42 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |       tmp_4_fu_97       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |        tmp_fu_102       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    3    |    0    |   176   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_1_reg_61    |    3   |
|     i_reg_162    |    3   |
|input_read_reg_154|   32   |
|  newSel3_reg_167 |   32   |
| result_1_reg_187 |   32   |
|   result_reg_72  |   32   |
| taps_addr_reg_172|    2   |
| taps_load_reg_177|   32   |
|   tmp_5_reg_182  |   32   |
+------------------+--------+
|       Total      |   200  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_56 |  p0  |   2  |   2  |    4   ||    9    |
|   result_reg_72  |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   68   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   176  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   200  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   200  |   194  |
+-----------+--------+--------+--------+--------+
