2:09:06 AM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-QDLO61O

# Sun Oct 07 02:24:31 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":23:7:23:21|Top entity is set to MATTY_MAIN_VHDL.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":23:7:23:21|Synthesizing work.matty_main_vhdl.behavioral.
@W: CG296 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":447:0:447:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":454:61:454:69|Referenced variable seeperiod is not in sensitivity list.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":128:8:128:17|Signal stop_tour1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":129:8:129:17|Signal stop_tour2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":132:8:132:16|Signal sspi_miso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":157:8:157:16|Signal sdelayacq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":183:8:183:16|Signal sadc_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":185:11:185:15|Signal sadc0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":186:11:186:15|Signal sadc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":187:11:187:15|Signal sadc2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":188:11:188:15|Signal sadc3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":189:11:189:15|Signal sadc4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":190:11:190:15|Signal sadc5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":191:11:191:15|Signal sadc6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":192:11:192:15|Signal sadc7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":193:11:193:15|Signal sadc8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":194:11:194:15|Signal sadc9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":233:8:233:18|Signal spi_cs_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":234:8:234:23|Signal button_mode_prev is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_master.vhd":9:7:9:16|Synthesizing work.spi_master.spi_master_rtl.
@N: CD604 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_master.vhd":118:16:118:44|OTHERS clause is not synthesized.
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_data_path.vhd":9:7:9:19|Synthesizing work.spi_data_path.rtl_arch.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_data_path.vhd":62:11:62:23|Signal data_in_reg_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_data_path.vhd":73:11:73:23|Signal rxfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_data_path.vhd":75:11:75:24|Signal readhalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_data_path.vhd":76:11:76:22|Signal rxfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_data_path.vhd":78:11:78:23|Signal txfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_data_path.vhd":80:11:80:26|Signal txfifohalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_data_path.vhd":81:11:81:22|Signal txfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_data_path.vhd":104:11:104:17|Signal dummy_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_data_path.vhd":105:11:105:18|Signal dummy_rd is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_data_path.rtl_arch
@W: CL240 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_data_path.vhd":81:11:81:22|Signal TxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL240 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_data_path.vhd":76:11:76:22|Signal RxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_data_path.vhd":277:8:277:9|Pruning unused register d2_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_data_path.vhd":277:8:277:9|Pruning unused register d1_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_data_path.vhd":264:8:264:9|Pruning unused register d2_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_data_path.vhd":264:8:264:9|Pruning unused register d1_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_data_path.vhd":249:8:249:9|Pruning unused register rx_fifo_rd_en_i_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_data_path.vhd":232:8:232:9|Pruning unused register tx_fifo_wr_en_i_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\sclk_gen.vhd":9:7:9:14|Synthesizing work.sclk_gen.count_arch.
@N: CD231 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\sclk_gen.vhd":45:25:45:26|Using onehot encoding for type spim_clk_states. For example, enumeration spim_idle_state is mapped to "10000".
@N: CD604 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\sclk_gen.vhd":191:16:191:44|OTHERS clause is not synthesized.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\sclk_gen.vhd":29:11:29:23|Signal sclk_period_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.sclk_gen.count_arch
Post processing for work.spi_master.spi_master_rtl
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\spi_slave_ice.vhd":48:7:48:19|Synthesizing work.spi_slave_ice.rtl_arch.
Post processing for work.spi_slave_ice.rtl_arch
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":4:7:4:14|Synthesizing work.pll128m2.behavior.
@W: CD280 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":18:10:18:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":18:10:18:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":16:7:16:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":17:7:17:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll128m2.behavior
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":17:7:17:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":16:7:16:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":63:0:63:12|Input extfeedback of instance pll128M2_inst is floating
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 0 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 1 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 2 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 3 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 4 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 5 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 6 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":63:0:63:12|Bit 7 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":63:0:63:12|Input latchinputvalue of instance pll128M2_inst is floating
@W: CL167 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":63:0:63:12|Input sdi of instance pll128M2_inst is floating
@W: CL167 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\pll128M2.vhd":63:0:63:12|Input sclk of instance pll128M2_inst is floating
Post processing for work.matty_main_vhdl.behavioral
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":121:46:121:48|Pruning unused register spi_miso_valid_6. Make sure that there are no unused intermediate registers.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":152:46:152:48|Feedback mux created for signal sTrigCounter[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":121:46:121:48|Feedback mux created for signal sRAM_ADD[18:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":121:46:121:48|Feedback mux created for signal sADC_clk_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":520:0:520:1|Feedback mux created for signal sEEPointerReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":520:0:520:1|Feedback mux created for signal sEEDAC[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":520:0:520:1|Feedback mux created for signal sEEADC_freq[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":154:36:154:38|Feedback mux created for signal button_debounce_counter[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":154:36:154:38|Feedback mux created for signal sbuttonModeStatus. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":520:0:520:1|Feedback mux created for signal spi_mosi_ready64_prev3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":124:48:124:50|Feedback mux created for signal spi_mosi_ready64_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":123:49:123:51|Feedback mux created for signal spi_mosi_ready64_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL201 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\sclk_gen.vhd":134:8:134:9|Trying to extract state machine for register spim_clk_state_i.
Extracted state machine for register spim_clk_state_i
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL159 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":28:12:28:21|Input reset_alim is unused.
@N: CL159 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":29:12:29:19|Input reset_ft is unused.
@N: CL159 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":77:12:77:22|Input button_trig is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 82MB peak: 85MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Oct 07 02:24:34 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Oct 07 02:24:35 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Sun Oct 07 02:24:35 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\david\Desktop\MATTY serie\MATTY_Implmnt\synwork\MATTY_comp.srs changed - recompiling
@N: NF107 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\matty.vhd":23:7:23:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Oct 07 02:24:36 2018

###########################################################]
Pre-mapping Report

# Sun Oct 07 02:24:37 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\timing_const_matty.sdc
@L: Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\MATTY_Implmnt\MATTY_scck.rpt 
Printing clock  summary report in "Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\MATTY_Implmnt\MATTY_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":548:1:548:2|Removing sequential instance o_tx_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":563:1:563:2|Removing sequential instance o_tx_no_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":294:8:294:9|Removing sequential instance rxdata_reg_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":637:8:637:9|Removing sequential instance o_intr (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":517:8:517:9|Removing sequential instance tx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":327:8:327:9|Removing sequential instance rx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":504:8:504:9|Removing sequential instance tx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":314:8:314:9|Removing sequential instance rx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":621:8:621:9|Removing sequential instance tx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":445:8:445:9|Removing sequential instance rx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":532:1:532:2|Removing sequential instance data_valid_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":429:8:429:9|Removing sequential instance rx_ready_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg3_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg2_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg1_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_done_neg_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MT480 :"z:/vm/ice40hx8kled/test/matty (original)/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist MATTY_MAIN_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                 Clock                   Clock
Clock                                       Frequency     Period        Type                                                  Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk_inferred_clock     1.0 MHz       1000.000      inferred                                              Inferred_clkgroup_0     45   
clk                                         12.0 MHz      83.333        declared                                              default_clkgroup_0      0    
pll128M2|PLLOUTCOREA_derived_clock          127.5 MHz     7.842         derived (from clk)                                    default_clkgroup_0      668  
pll128M2|PLLOUTCOREB_derived_clock          63.8 MHz      15.683        derived (from clk)                                    default_clkgroup_0      138  
sclk_gen|o_sclk_derived_clock               63.8 MHz      15.683        derived (from pll128M2|PLLOUTCOREB_derived_clock)     default_clkgroup_0      43   
===========================================================================================================================================================

@W: MT529 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":213:8:213:9|Found inferred clock MATTY_MAIN_VHDL|spi_sclk_inferred_clock which controls 45 sequential elements including spi_slave_inst.rx_data_count_pos_sclk_i[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MT480 :"z:/vm/ice40hx8kled/test/matty (original)/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BN225 |Writing default property annotation file Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\MATTY_Implmnt\MATTY.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[14] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[13] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[12] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[11] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[10] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[9] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[8] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[7] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[6] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[5] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[4] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[3] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[2] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[1] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[6] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[5] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[4] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[3] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[2] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[1] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 50MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Oct 07 02:24:38 2018

###########################################################]
Map & Optimize Report

# Sun Oct 07 02:24:39 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":371:8:371:9|Removing sequential instance miso_01_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":388:8:388:9|Removing sequential instance miso_11_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":490:8:490:9|Removing sequential instance mosi_01_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":507:8:507:9|Removing sequential instance mosi_11_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT480 :"z:/vm/ice40hx8kled/test/matty (original)/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk

@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_data_count_neg_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":152:46:152:48|User-specified initial value defined for instance sTrigCounter[15:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":416:0:416:1|User-specified initial value defined for instance sTrigInternal is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":837:0:837:1|User-specified initial value defined for instance sRAM_pointer_read[18:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":837:0:837:1|User-specified initial value defined for instance sRAM_pointer_write[18:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":768:0:768:1|User-specified initial value defined for instance sDAC_mem_pointer[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":837:0:837:1|User-specified initial value defined for instance spi_data_miso[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":163:38:163:40|User-specified initial value defined for instance sEETrigInternal_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":520:0:520:1|User-specified initial value defined for instance sEETrigInternal is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":520:0:520:1|User-specified initial value defined for instance sEEPointerReset is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":768:0:768:1|User-specified initial value defined for instance sDAC_data[15:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":121:46:121:48|User-specified initial value defined for instance sRAM_ADD[18:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":837:0:837:1|User-specified initial value defined for instance sCounterRAM[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":520:0:520:1|User-specified initial value defined for instance sEEDAC[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":520:0:520:1|User-specified initial value defined for instance sEEADC_freq[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":768:0:768:1|User-specified initial value defined for instance sDAC_spi_start is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":154:36:154:38|User-specified initial value defined for instance button_debounce_counter[23:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":121:46:121:48|User-specified initial value defined for instance sRead_data is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":837:0:837:1|User-specified initial value defined for instance sSPI_MSB0LSB1 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":806:0:806:1|User-specified initial value defined for instance sADC_clk is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":768:0:768:1|User-specified initial value defined for instance sCounterDAC[9:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":121:46:121:48|User-specified initial value defined for instance sADC_clk_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":520:0:520:1|User-specified initial value defined for instance sEEPonPoff[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":520:0:520:1|User-specified initial value defined for instance sEEPon[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":520:0:520:1|User-specified initial value defined for instance sEESingleCont is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":806:0:806:1|User-specified initial value defined for instance sCounterADC[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":520:0:520:1|User-specified initial value defined for instance sEEPeriod[23:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":520:0:520:1|User-specified initial value defined for instance sEETrigCounter[15:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":520:0:520:1|User-specified initial value defined for instance sEEPoff[15:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":520:0:520:1|User-specified initial value defined for instance sEEDelayACQ[15:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":520:0:520:1|User-specified initial value defined for instance sEEACQ[15:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":520:0:520:1|User-specified initial value defined for instance sPointer[1:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":236:33:236:35|User-specified initial value defined for instance sPeriod_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":520:0:520:1|User-specified initial value defined for instance sAddress[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":154:36:154:38|User-specified initial value defined for instance sbuttonModeStatus is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":932:0:932:1|User-specified initial value defined for instance sSingleCont is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":520:0:520:1|User-specified initial value defined for instance spi_mosi_ready64_prev3 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":416:0:416:1|User-specified initial value defined for instance trig_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":120:47:120:49|User-specified initial value defined for instance spi_mosi_ready_prev3 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":124:48:124:50|User-specified initial value defined for instance spi_mosi_ready64_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":837:0:837:1|User-specified initial value defined for instance spi_mosi_ready_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":119:43:119:45|User-specified initial value defined for instance spi_mosi_ready_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":123:49:123:51|User-specified initial value defined for instance spi_mosi_ready64_prev is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":806:0:806:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterADC[7:0] 
@N: MO231 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":837:0:837:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_read[18:0] 
@N: MO231 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":837:0:837:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_write[18:0] 
@N: MO231 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":473:0:473:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounter[23:0] 
@N: MO231 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":837:0:837:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterRAM[7:0] 
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\sclk_gen.vhd":63:8:63:9|Found counter in view:work.sclk_gen(count_arch) instance sclk_count_i[7:0] 
@N: MO231 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\sclk_gen.vhd":207:8:207:9|Found counter in view:work.sclk_gen(count_arch) instance delay_count_i[7:0] 
@N: MO231 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\sclk_gen.vhd":226:8:226:9|Found counter in view:work.sclk_gen(count_arch) instance clk_falling_count_i[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 144MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 152MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.64ns		1172 /       839
   2		0h:00m:02s		    -2.64ns		1099 /       839

   3		0h:00m:18s		    -2.64ns		1105 /       839


   4		0h:00m:18s		    -2.64ns		1106 /       839
Re-levelizing using alternate method
Assigned 0 out of 2537 signals to level zero using alternate method
@N: FX1017 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":330:1:330:13|SB_GB inserted on the net pll_clk128.
@N: FX1017 :"z:\vm\ice40hx8kled\test\matty (original)\matty serie\matty.vhd":330:1:330:13|SB_GB inserted on the net pll_clk64_0.
@N: FX1017 :|SB_GB inserted on the net spi_sclk.
@N: FX1017 :|SB_GB inserted on the net LED3_c_i.
@N: FX1017 :|SB_GB inserted on the net op_eq\.scounterdac10.
@N: FX1017 :|SB_GB inserted on the net N_3168.
@N: FX1017 :|SB_GB inserted on the net N_26.
@N: FX1017 :|SB_GB inserted on the net N_28.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 190MB peak: 203MB)

         Loop details will only be printed for 100 loops.

Finished restoring hierarchy (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 190MB peak: 203MB)

@N: MT611 :|Automatically generated clock sclk_gen|o_sclk_derived_clock is not used and is being removed
@N: MT480 :"z:/vm/ice40hx8kled/test/matty (original)/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 839 clock pin(s) of sequential element(s)
0 instances converted, 839 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                                Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       668        sDAC_mem_10[0]                                 Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       142        button_debounce_counter_esr[23]                Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       spi_slave_inst.spi_sclk         SB_LUT4                29         spi_slave_inst.rx_data_count_pos_sclk_i[2]     No clocks found on inputs                                                                                                     
=================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 158MB peak: 203MB)

Writing Analyst data base Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\MATTY_Implmnt\synwork\MATTY_m.srm
@N: MT480 :"z:/vm/ice40hx8kled/test/matty (original)/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 182MB peak: 203MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"z:/vm/ice40hx8kled/test/matty (original)/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\MATTY_Implmnt\MATTY.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 183MB peak: 203MB)


Start final timing analysis (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 183MB peak: 203MB)

         Loop details will only be printed for 100 loops.
@N: MT480 :"z:/vm/ice40hx8kled/test/matty (original)/matty serie/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT615 |Found clock clk with period 83.33ns 
@W: MT420 |Found inferred clock MATTY_MAIN_VHDL|spi_sclk_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:spi_sclk"
@N: MT615 |Found clock pll128M2|PLLOUTCOREB_derived_clock with period 15.68ns 
@N: MT615 |Found clock pll128M2|PLLOUTCOREA_derived_clock with period 7.84ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Oct 07 02:25:01 2018
#


Top view:               MATTY_MAIN_VHDL
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    Z:\VM\iCE40HX8kLED\test\MATTY (original)\MATTY serie\timing_const_matty.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -7.081

                                            Requested     Estimated     Requested     Estimated                 Clock                  Clock              
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk_inferred_clock     1.0 MHz       99.3 MHz      1000.000      10.070        989.930     inferred               Inferred_clkgroup_0
clk                                         12.0 MHz      NA            83.333        NA            DCM/PLL     declared               default_clkgroup_0 
pll128M2|PLLOUTCOREA_derived_clock          127.5 MHz     67.0 MHz      7.842         14.922        -7.081      derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREB_derived_clock          63.8 MHz      37.9 MHz      15.683        26.359        -1.811      derived (from clk)     default_clkgroup_0 
==========================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pll128M2|PLLOUTCOREA_derived_clock       pll128M2|PLLOUTCOREA_derived_clock       |  7.842       -7.081   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock       pll128M2|PLLOUTCOREB_derived_clock       |  7.842       -5.338   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock       pll128M2|PLLOUTCOREA_derived_clock       |  7.842       -1.811   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock       pll128M2|PLLOUTCOREB_derived_clock       |  15.683      2.574    |  No paths    -        |  No paths    -      |  No paths    -    
MATTY_MAIN_VHDL|spi_sclk_inferred_clock  pll128M2|PLLOUTCOREA_derived_clock       |  Diff grp    -        |  No paths    -        |  No paths    -      |  Diff grp    -    
MATTY_MAIN_VHDL|spi_sclk_inferred_clock  MATTY_MAIN_VHDL|spi_sclk_inferred_clock  |  1000.000    989.930  |  1000.000    989.930  |  No paths    -      |  No paths    -    
============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MATTY_MAIN_VHDL|spi_sclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                         Arrival            
Instance                                       Reference                                   Type         Pin     Net                             Time        Slack  
                                               Clock                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[0]     0.540       989.930
spi_slave_inst.rx_data_count_pos_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[0]     0.540       989.930
spi_slave_inst.tx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       tx_data_count_neg_sclk_i[0]     0.540       989.930
spi_slave_inst.rx_data_count_neg_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[1]     0.540       989.979
spi_slave_inst.rx_data_count_pos_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[1]     0.540       989.979
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       tx_data_count_neg_sclk_i[3]     0.540       989.979
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[3]     0.540       990.000
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      Q       rx_data_count_pos_sclk_i[3]     0.540       990.000
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       tx_data_count_neg_sclk_i[4]     0.540       990.000
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     Q       rx_data_count_neg_sclk_i[4]     0.540       990.063
===================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                             Required            
Instance                                       Reference                                   Type         Pin     Net                                 Time         Slack  
                                               Clock                                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[5]     999.895      989.930
spi_slave_inst.rx_data_count_pos_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[5]     999.895      989.930
spi_slave_inst.tx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[5]     999.895      989.930
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[4]     999.895      990.070
spi_slave_inst.rx_data_count_pos_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[4]     999.895      990.070
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[4]     999.895      990.070
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[3]     999.895      990.210
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[3]     999.895      990.210
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[3]     999.895      990.210
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     SB_DFFR      D       rx_data_count_pos_sclk_i_4[2]       999.895      990.266
========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.895

    - Propagation time:                      9.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 989.930

    Number of logic level(s):                9
    Starting point:                          spi_slave_inst.rx_data_count_neg_sclk_i[0] / Q
    Ending point:                            spi_slave_inst.rx_data_count_neg_sclk_i[5] / D
    The start point is clocked by            MATTY_MAIN_VHDL|spi_sclk_inferred_clock [falling] on pin C
    The end   point is clocked by            MATTY_MAIN_VHDL|spi_sclk_inferred_clock [falling] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]              SB_DFFNR     Q        Out     0.540     0.540       -         
rx_data_count_neg_sclk_i[0]                             Net          -        -       1.599     -           3         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[0]     SB_LUT4      I0       In      -         2.139       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[0]     SB_LUT4      O        Out     0.449     2.588       -         
rx_data_count_neg_sclk_i6_3                             Net          -        -       1.371     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNILK4P2[5]     SB_LUT4      I0       In      -         3.959       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNILK4P2[5]     SB_LUT4      O        Out     0.449     4.408       -         
rx_data_count_neg_sclk_i6                               Net          -        -       1.371     -           5         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIKVPI3[5]     SB_LUT4      I0       In      -         5.779       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIKVPI3[5]     SB_LUT4      O        Out     0.386     6.164       -         
rx_data_count_neg_sclk_i_RNIKVPI3[5]                    Net          -        -       0.905     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CI       In      -         7.069       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CO       Out     0.126     7.196       -         
un1_rx_data_count_neg_sclk_i_cry_0                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CI       In      -         7.210       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CO       Out     0.126     7.336       -         
un1_rx_data_count_neg_sclk_i_cry_1                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CI       In      -         7.350       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CO       Out     0.126     7.476       -         
un1_rx_data_count_neg_sclk_i_cry_2                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CI       In      -         7.490       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CO       Out     0.126     7.616       -         
un1_rx_data_count_neg_sclk_i_cry_3                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CI       In      -         7.630       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CO       Out     0.126     7.756       -         
un1_rx_data_count_neg_sclk_i_cry_4                      Net          -        -       0.386     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      I3       In      -         8.142       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      O        Out     0.316     8.458       -         
rx_data_count_neg_sclk_i_RNO[5]                         Net          -        -       1.507     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i[5]              SB_DFFNR     D        In      -         9.965       -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.070 is 2.875(28.6%) logic and 7.195(71.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                   Arrival           
Instance         Reference                              Type        Pin     Net             Time        Slack 
                 Clock                                                                                        
--------------------------------------------------------------------------------------------------------------
sCounter[18]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR     Q       un7_spon_18     0.540       -7.081
sCounter[0]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR     Q       un7_spon_0      0.540       -7.032
sCounter[19]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR     Q       un7_spon_19     0.540       -7.032
sCounter[14]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR     Q       un7_spon_14     0.540       -7.011
sCounter[20]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR     Q       un7_spon_20     0.540       -7.011
sCounter[1]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR     Q       un7_spon_1      0.540       -6.983
sCounter[2]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR     Q       un7_spon_2      0.540       -6.962
sCounter[15]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR     Q       un7_spon_15     0.540       -6.962
sCounter[21]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR     Q       un7_spon_21     0.540       -6.948
sCounter[16]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR     Q       un7_spon_16     0.540       -6.941
==============================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                             Required           
Instance             Reference                              Type         Pin     Net                      Time         Slack 
                     Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------
sTrigCounter[15]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[15]     7.736        -7.081
sTrigCounter[14]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[14]     7.736        -6.941
sTrigCounter[13]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[13]     7.736        -6.800
sTrigCounter[12]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[12]     7.736        -6.660
sTrigCounter[11]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[11]     7.736        -6.520
sTrigCounter[10]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[10]     7.736        -6.380
sTrigCounter[9]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[9]      7.736        -6.240
sTrigCounter[8]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[8]      7.736        -6.099
sTrigCounter[7]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[7]      7.736        -5.959
sTrigCounter[6]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]      7.736        -5.819
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.736

    - Propagation time:                      14.817
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.081

    Number of logic level(s):                21
    Starting point:                          sCounter[18] / Q
    Ending point:                            sTrigCounter[15] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
sCounter[18]                      SB_DFFR      Q        Out     0.540     0.540       -         
un7_spon_18                       Net          -        -       1.599     -           12        
sCounter_RNI4K6L[18]              SB_LUT4      I0       In      -         2.139       -         
sCounter_RNI4K6L[18]              SB_LUT4      O        Out     0.449     2.588       -         
un1_reset_rpi_inv_2_i_o3_14       Net          -        -       1.371     -           1         
sCounter_RNI743O1[18]             SB_LUT4      I0       In      -         3.959       -         
sCounter_RNI743O1[18]             SB_LUT4      O        Out     0.449     4.408       -         
un1_reset_rpi_inv_2_i_o3_18       Net          -        -       1.371     -           2         
sCounter_RNIRQR25_0[10]           SB_LUT4      I3       In      -         5.779       -         
sCounter_RNIRQR25_0[10]           SB_LUT4      O        Out     0.316     6.094       -         
N_1545_0                          Net          -        -       1.371     -           1         
un4_speriod_cry_23_c_RNIUMIR6     SB_LUT4      I1       In      -         7.465       -         
un4_speriod_cry_23_c_RNIUMIR6     SB_LUT4      O        Out     0.400     7.865       -         
N_1533_i_1                        Net          -        -       1.371     -           1         
sCounter_RNIEPP8E[4]              SB_LUT4      I1       In      -         9.236       -         
sCounter_RNIEPP8E[4]              SB_LUT4      O        Out     0.379     9.615       -         
N_1533_i                          Net          -        -       0.905     -           2         
un1_sTrigCounter_cry_0_c          SB_CARRY     CI       In      -         10.520      -         
un1_sTrigCounter_cry_0_c          SB_CARRY     CO       Out     0.126     10.646      -         
un1_sTrigCounter_cry_0            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_1_c          SB_CARRY     CI       In      -         10.660      -         
un1_sTrigCounter_cry_1_c          SB_CARRY     CO       Out     0.126     10.786      -         
un1_sTrigCounter_cry_1            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_2_c          SB_CARRY     CI       In      -         10.800      -         
un1_sTrigCounter_cry_2_c          SB_CARRY     CO       Out     0.126     10.926      -         
un1_sTrigCounter_cry_2            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_3_c          SB_CARRY     CI       In      -         10.940      -         
un1_sTrigCounter_cry_3_c          SB_CARRY     CO       Out     0.126     11.066      -         
un1_sTrigCounter_cry_3            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_4_c          SB_CARRY     CI       In      -         11.080      -         
un1_sTrigCounter_cry_4_c          SB_CARRY     CO       Out     0.126     11.207      -         
un1_sTrigCounter_cry_4            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_5_c          SB_CARRY     CI       In      -         11.221      -         
un1_sTrigCounter_cry_5_c          SB_CARRY     CO       Out     0.126     11.347      -         
un1_sTrigCounter_cry_5            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_6_c          SB_CARRY     CI       In      -         11.361      -         
un1_sTrigCounter_cry_6_c          SB_CARRY     CO       Out     0.126     11.487      -         
un1_sTrigCounter_cry_6            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_7_c          SB_CARRY     CI       In      -         11.501      -         
un1_sTrigCounter_cry_7_c          SB_CARRY     CO       Out     0.126     11.627      -         
un1_sTrigCounter_cry_7            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_8_c          SB_CARRY     CI       In      -         11.641      -         
un1_sTrigCounter_cry_8_c          SB_CARRY     CO       Out     0.126     11.767      -         
un1_sTrigCounter_cry_8            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_9_c          SB_CARRY     CI       In      -         11.781      -         
un1_sTrigCounter_cry_9_c          SB_CARRY     CO       Out     0.126     11.908      -         
un1_sTrigCounter_cry_9            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_10_c         SB_CARRY     CI       In      -         11.922      -         
un1_sTrigCounter_cry_10_c         SB_CARRY     CO       Out     0.126     12.048      -         
un1_sTrigCounter_cry_10           Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_11_c         SB_CARRY     CI       In      -         12.062      -         
un1_sTrigCounter_cry_11_c         SB_CARRY     CO       Out     0.126     12.188      -         
un1_sTrigCounter_cry_11           Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_12_c         SB_CARRY     CI       In      -         12.202      -         
un1_sTrigCounter_cry_12_c         SB_CARRY     CO       Out     0.126     12.328      -         
un1_sTrigCounter_cry_12           Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_13_c         SB_CARRY     CI       In      -         12.342      -         
un1_sTrigCounter_cry_13_c         SB_CARRY     CO       Out     0.126     12.468      -         
un1_sTrigCounter_cry_13           Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_14_c         SB_CARRY     CI       In      -         12.482      -         
un1_sTrigCounter_cry_14_c         SB_CARRY     CO       Out     0.126     12.609      -         
un1_sTrigCounter_cry_14           Net          -        -       0.386     -           1         
sTrigCounter_RNO[15]              SB_LUT4      I3       In      -         12.995      -         
sTrigCounter_RNO[15]              SB_LUT4      O        Out     0.316     13.310      -         
sTrigCounter_RNO[15]              Net          -        -       1.507     -           1         
sTrigCounter[15]                  SB_DFFSR     D        In      -         14.817      -         
================================================================================================
Total path delay (propagation time + setup) of 14.922 is 4.845(32.5%) logic and 10.077(67.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.736

    - Propagation time:                      14.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.032

    Number of logic level(s):                21
    Starting point:                          sCounter[0] / Q
    Ending point:                            sTrigCounter[15] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
sCounter[0]                       SB_DFFR      Q        Out     0.540     0.540       -         
un7_spon_0                        Net          -        -       1.599     -           14        
sCounter_RNI3GS21[22]             SB_LUT4      I0       In      -         2.139       -         
sCounter_RNI3GS21[22]             SB_LUT4      O        Out     0.449     2.588       -         
sCounter_RNI3GS21[22]             Net          -        -       1.371     -           1         
sCounter_RNI743O1[18]             SB_LUT4      I1       In      -         3.959       -         
sCounter_RNI743O1[18]             SB_LUT4      O        Out     0.400     4.359       -         
un1_reset_rpi_inv_2_i_o3_18       Net          -        -       1.371     -           2         
sCounter_RNIRQR25_0[10]           SB_LUT4      I3       In      -         5.729       -         
sCounter_RNIRQR25_0[10]           SB_LUT4      O        Out     0.316     6.045       -         
N_1545_0                          Net          -        -       1.371     -           1         
un4_speriod_cry_23_c_RNIUMIR6     SB_LUT4      I1       In      -         7.416       -         
un4_speriod_cry_23_c_RNIUMIR6     SB_LUT4      O        Out     0.400     7.816       -         
N_1533_i_1                        Net          -        -       1.371     -           1         
sCounter_RNIEPP8E[4]              SB_LUT4      I1       In      -         9.187       -         
sCounter_RNIEPP8E[4]              SB_LUT4      O        Out     0.379     9.566       -         
N_1533_i                          Net          -        -       0.905     -           2         
un1_sTrigCounter_cry_0_c          SB_CARRY     CI       In      -         10.470      -         
un1_sTrigCounter_cry_0_c          SB_CARRY     CO       Out     0.126     10.597      -         
un1_sTrigCounter_cry_0            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_1_c          SB_CARRY     CI       In      -         10.611      -         
un1_sTrigCounter_cry_1_c          SB_CARRY     CO       Out     0.126     10.737      -         
un1_sTrigCounter_cry_1            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_2_c          SB_CARRY     CI       In      -         10.751      -         
un1_sTrigCounter_cry_2_c          SB_CARRY     CO       Out     0.126     10.877      -         
un1_sTrigCounter_cry_2            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_3_c          SB_CARRY     CI       In      -         10.891      -         
un1_sTrigCounter_cry_3_c          SB_CARRY     CO       Out     0.126     11.017      -         
un1_sTrigCounter_cry_3            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_4_c          SB_CARRY     CI       In      -         11.031      -         
un1_sTrigCounter_cry_4_c          SB_CARRY     CO       Out     0.126     11.158      -         
un1_sTrigCounter_cry_4            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_5_c          SB_CARRY     CI       In      -         11.172      -         
un1_sTrigCounter_cry_5_c          SB_CARRY     CO       Out     0.126     11.298      -         
un1_sTrigCounter_cry_5            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_6_c          SB_CARRY     CI       In      -         11.312      -         
un1_sTrigCounter_cry_6_c          SB_CARRY     CO       Out     0.126     11.438      -         
un1_sTrigCounter_cry_6            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_7_c          SB_CARRY     CI       In      -         11.452      -         
un1_sTrigCounter_cry_7_c          SB_CARRY     CO       Out     0.126     11.578      -         
un1_sTrigCounter_cry_7            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_8_c          SB_CARRY     CI       In      -         11.592      -         
un1_sTrigCounter_cry_8_c          SB_CARRY     CO       Out     0.126     11.718      -         
un1_sTrigCounter_cry_8            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_9_c          SB_CARRY     CI       In      -         11.732      -         
un1_sTrigCounter_cry_9_c          SB_CARRY     CO       Out     0.126     11.858      -         
un1_sTrigCounter_cry_9            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_10_c         SB_CARRY     CI       In      -         11.873      -         
un1_sTrigCounter_cry_10_c         SB_CARRY     CO       Out     0.126     11.999      -         
un1_sTrigCounter_cry_10           Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_11_c         SB_CARRY     CI       In      -         12.013      -         
un1_sTrigCounter_cry_11_c         SB_CARRY     CO       Out     0.126     12.139      -         
un1_sTrigCounter_cry_11           Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_12_c         SB_CARRY     CI       In      -         12.153      -         
un1_sTrigCounter_cry_12_c         SB_CARRY     CO       Out     0.126     12.279      -         
un1_sTrigCounter_cry_12           Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_13_c         SB_CARRY     CI       In      -         12.293      -         
un1_sTrigCounter_cry_13_c         SB_CARRY     CO       Out     0.126     12.419      -         
un1_sTrigCounter_cry_13           Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_14_c         SB_CARRY     CI       In      -         12.433      -         
un1_sTrigCounter_cry_14_c         SB_CARRY     CO       Out     0.126     12.560      -         
un1_sTrigCounter_cry_14           Net          -        -       0.386     -           1         
sTrigCounter_RNO[15]              SB_LUT4      I3       In      -         12.945      -         
sTrigCounter_RNO[15]              SB_LUT4      O        Out     0.316     13.261      -         
sTrigCounter_RNO[15]              Net          -        -       1.507     -           1         
sTrigCounter[15]                  SB_DFFSR     D        In      -         14.768      -         
================================================================================================
Total path delay (propagation time + setup) of 14.873 is 4.796(32.2%) logic and 10.077(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.736

    - Propagation time:                      14.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.032

    Number of logic level(s):                21
    Starting point:                          sCounter[19] / Q
    Ending point:                            sTrigCounter[15] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
sCounter[19]                      SB_DFFR      Q        Out     0.540     0.540       -         
un7_spon_19                       Net          -        -       1.599     -           12        
sCounter_RNI4K6L[18]              SB_LUT4      I1       In      -         2.139       -         
sCounter_RNI4K6L[18]              SB_LUT4      O        Out     0.400     2.539       -         
un1_reset_rpi_inv_2_i_o3_14       Net          -        -       1.371     -           1         
sCounter_RNI743O1[18]             SB_LUT4      I0       In      -         3.910       -         
sCounter_RNI743O1[18]             SB_LUT4      O        Out     0.449     4.359       -         
un1_reset_rpi_inv_2_i_o3_18       Net          -        -       1.371     -           2         
sCounter_RNIRQR25_0[10]           SB_LUT4      I3       In      -         5.729       -         
sCounter_RNIRQR25_0[10]           SB_LUT4      O        Out     0.316     6.045       -         
N_1545_0                          Net          -        -       1.371     -           1         
un4_speriod_cry_23_c_RNIUMIR6     SB_LUT4      I1       In      -         7.416       -         
un4_speriod_cry_23_c_RNIUMIR6     SB_LUT4      O        Out     0.400     7.816       -         
N_1533_i_1                        Net          -        -       1.371     -           1         
sCounter_RNIEPP8E[4]              SB_LUT4      I1       In      -         9.187       -         
sCounter_RNIEPP8E[4]              SB_LUT4      O        Out     0.379     9.566       -         
N_1533_i                          Net          -        -       0.905     -           2         
un1_sTrigCounter_cry_0_c          SB_CARRY     CI       In      -         10.470      -         
un1_sTrigCounter_cry_0_c          SB_CARRY     CO       Out     0.126     10.597      -         
un1_sTrigCounter_cry_0            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_1_c          SB_CARRY     CI       In      -         10.611      -         
un1_sTrigCounter_cry_1_c          SB_CARRY     CO       Out     0.126     10.737      -         
un1_sTrigCounter_cry_1            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_2_c          SB_CARRY     CI       In      -         10.751      -         
un1_sTrigCounter_cry_2_c          SB_CARRY     CO       Out     0.126     10.877      -         
un1_sTrigCounter_cry_2            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_3_c          SB_CARRY     CI       In      -         10.891      -         
un1_sTrigCounter_cry_3_c          SB_CARRY     CO       Out     0.126     11.017      -         
un1_sTrigCounter_cry_3            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_4_c          SB_CARRY     CI       In      -         11.031      -         
un1_sTrigCounter_cry_4_c          SB_CARRY     CO       Out     0.126     11.158      -         
un1_sTrigCounter_cry_4            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_5_c          SB_CARRY     CI       In      -         11.172      -         
un1_sTrigCounter_cry_5_c          SB_CARRY     CO       Out     0.126     11.298      -         
un1_sTrigCounter_cry_5            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_6_c          SB_CARRY     CI       In      -         11.312      -         
un1_sTrigCounter_cry_6_c          SB_CARRY     CO       Out     0.126     11.438      -         
un1_sTrigCounter_cry_6            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_7_c          SB_CARRY     CI       In      -         11.452      -         
un1_sTrigCounter_cry_7_c          SB_CARRY     CO       Out     0.126     11.578      -         
un1_sTrigCounter_cry_7            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_8_c          SB_CARRY     CI       In      -         11.592      -         
un1_sTrigCounter_cry_8_c          SB_CARRY     CO       Out     0.126     11.718      -         
un1_sTrigCounter_cry_8            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_9_c          SB_CARRY     CI       In      -         11.732      -         
un1_sTrigCounter_cry_9_c          SB_CARRY     CO       Out     0.126     11.858      -         
un1_sTrigCounter_cry_9            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_10_c         SB_CARRY     CI       In      -         11.873      -         
un1_sTrigCounter_cry_10_c         SB_CARRY     CO       Out     0.126     11.999      -         
un1_sTrigCounter_cry_10           Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_11_c         SB_CARRY     CI       In      -         12.013      -         
un1_sTrigCounter_cry_11_c         SB_CARRY     CO       Out     0.126     12.139      -         
un1_sTrigCounter_cry_11           Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_12_c         SB_CARRY     CI       In      -         12.153      -         
un1_sTrigCounter_cry_12_c         SB_CARRY     CO       Out     0.126     12.279      -         
un1_sTrigCounter_cry_12           Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_13_c         SB_CARRY     CI       In      -         12.293      -         
un1_sTrigCounter_cry_13_c         SB_CARRY     CO       Out     0.126     12.419      -         
un1_sTrigCounter_cry_13           Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_14_c         SB_CARRY     CI       In      -         12.433      -         
un1_sTrigCounter_cry_14_c         SB_CARRY     CO       Out     0.126     12.560      -         
un1_sTrigCounter_cry_14           Net          -        -       0.386     -           1         
sTrigCounter_RNO[15]              SB_LUT4      I3       In      -         12.945      -         
sTrigCounter_RNO[15]              SB_LUT4      O        Out     0.316     13.261      -         
sTrigCounter_RNO[15]              Net          -        -       1.507     -           1         
sTrigCounter[15]                  SB_DFFSR     D        In      -         14.768      -         
================================================================================================
Total path delay (propagation time + setup) of 14.873 is 4.796(32.2%) logic and 10.077(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.736

    - Propagation time:                      14.747
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.011

    Number of logic level(s):                21
    Starting point:                          sCounter[14] / Q
    Ending point:                            sTrigCounter[15] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
sCounter[14]                      SB_DFFR      Q        Out     0.540     0.540       -         
un7_spon_14                       Net          -        -       1.599     -           13        
sCounter_RNI6K4L[16]              SB_LUT4      I0       In      -         2.139       -         
sCounter_RNI6K4L[16]              SB_LUT4      O        Out     0.449     2.588       -         
un1_reset_rpi_inv_2_i_o3_13       Net          -        -       1.371     -           2         
sCounter_RNI6FJ91[23]             SB_LUT4      I3       In      -         3.959       -         
sCounter_RNI6FJ91[23]             SB_LUT4      O        Out     0.316     4.274       -         
g0_0_8                            Net          -        -       1.371     -           1         
sCounter_RNIRQR25_0[10]           SB_LUT4      I2       In      -         5.645       -         
sCounter_RNIRQR25_0[10]           SB_LUT4      O        Out     0.379     6.024       -         
N_1545_0                          Net          -        -       1.371     -           1         
un4_speriod_cry_23_c_RNIUMIR6     SB_LUT4      I1       In      -         7.395       -         
un4_speriod_cry_23_c_RNIUMIR6     SB_LUT4      O        Out     0.400     7.795       -         
N_1533_i_1                        Net          -        -       1.371     -           1         
sCounter_RNIEPP8E[4]              SB_LUT4      I1       In      -         9.166       -         
sCounter_RNIEPP8E[4]              SB_LUT4      O        Out     0.379     9.544       -         
N_1533_i                          Net          -        -       0.905     -           2         
un1_sTrigCounter_cry_0_c          SB_CARRY     CI       In      -         10.450      -         
un1_sTrigCounter_cry_0_c          SB_CARRY     CO       Out     0.126     10.576      -         
un1_sTrigCounter_cry_0            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_1_c          SB_CARRY     CI       In      -         10.590      -         
un1_sTrigCounter_cry_1_c          SB_CARRY     CO       Out     0.126     10.716      -         
un1_sTrigCounter_cry_1            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_2_c          SB_CARRY     CI       In      -         10.730      -         
un1_sTrigCounter_cry_2_c          SB_CARRY     CO       Out     0.126     10.856      -         
un1_sTrigCounter_cry_2            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_3_c          SB_CARRY     CI       In      -         10.870      -         
un1_sTrigCounter_cry_3_c          SB_CARRY     CO       Out     0.126     10.996      -         
un1_sTrigCounter_cry_3            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_4_c          SB_CARRY     CI       In      -         11.010      -         
un1_sTrigCounter_cry_4_c          SB_CARRY     CO       Out     0.126     11.137      -         
un1_sTrigCounter_cry_4            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_5_c          SB_CARRY     CI       In      -         11.150      -         
un1_sTrigCounter_cry_5_c          SB_CARRY     CO       Out     0.126     11.277      -         
un1_sTrigCounter_cry_5            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_6_c          SB_CARRY     CI       In      -         11.291      -         
un1_sTrigCounter_cry_6_c          SB_CARRY     CO       Out     0.126     11.417      -         
un1_sTrigCounter_cry_6            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_7_c          SB_CARRY     CI       In      -         11.431      -         
un1_sTrigCounter_cry_7_c          SB_CARRY     CO       Out     0.126     11.557      -         
un1_sTrigCounter_cry_7            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_8_c          SB_CARRY     CI       In      -         11.571      -         
un1_sTrigCounter_cry_8_c          SB_CARRY     CO       Out     0.126     11.697      -         
un1_sTrigCounter_cry_8            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_9_c          SB_CARRY     CI       In      -         11.711      -         
un1_sTrigCounter_cry_9_c          SB_CARRY     CO       Out     0.126     11.838      -         
un1_sTrigCounter_cry_9            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_10_c         SB_CARRY     CI       In      -         11.852      -         
un1_sTrigCounter_cry_10_c         SB_CARRY     CO       Out     0.126     11.978      -         
un1_sTrigCounter_cry_10           Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_11_c         SB_CARRY     CI       In      -         11.992      -         
un1_sTrigCounter_cry_11_c         SB_CARRY     CO       Out     0.126     12.118      -         
un1_sTrigCounter_cry_11           Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_12_c         SB_CARRY     CI       In      -         12.132      -         
un1_sTrigCounter_cry_12_c         SB_CARRY     CO       Out     0.126     12.258      -         
un1_sTrigCounter_cry_12           Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_13_c         SB_CARRY     CI       In      -         12.272      -         
un1_sTrigCounter_cry_13_c         SB_CARRY     CO       Out     0.126     12.398      -         
un1_sTrigCounter_cry_13           Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_14_c         SB_CARRY     CI       In      -         12.412      -         
un1_sTrigCounter_cry_14_c         SB_CARRY     CO       Out     0.126     12.539      -         
un1_sTrigCounter_cry_14           Net          -        -       0.386     -           1         
sTrigCounter_RNO[15]              SB_LUT4      I3       In      -         12.925      -         
sTrigCounter_RNO[15]              SB_LUT4      O        Out     0.316     13.240      -         
sTrigCounter_RNO[15]              Net          -        -       1.507     -           1         
sTrigCounter[15]                  SB_DFFSR     D        In      -         14.747      -         
================================================================================================
Total path delay (propagation time + setup) of 14.852 is 4.775(32.2%) logic and 10.077(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.736

    - Propagation time:                      14.747
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.011

    Number of logic level(s):                21
    Starting point:                          sCounter[20] / Q
    Ending point:                            sTrigCounter[15] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
sCounter[20]                      SB_DFFR      Q        Out     0.540     0.540       -         
un7_spon_20                       Net          -        -       1.599     -           12        
sCounter_RNI4K6L[18]              SB_LUT4      I2       In      -         2.139       -         
sCounter_RNI4K6L[18]              SB_LUT4      O        Out     0.379     2.518       -         
un1_reset_rpi_inv_2_i_o3_14       Net          -        -       1.371     -           1         
sCounter_RNI743O1[18]             SB_LUT4      I0       In      -         3.889       -         
sCounter_RNI743O1[18]             SB_LUT4      O        Out     0.449     4.338       -         
un1_reset_rpi_inv_2_i_o3_18       Net          -        -       1.371     -           2         
sCounter_RNIRQR25_0[10]           SB_LUT4      I3       In      -         5.708       -         
sCounter_RNIRQR25_0[10]           SB_LUT4      O        Out     0.316     6.024       -         
N_1545_0                          Net          -        -       1.371     -           1         
un4_speriod_cry_23_c_RNIUMIR6     SB_LUT4      I1       In      -         7.395       -         
un4_speriod_cry_23_c_RNIUMIR6     SB_LUT4      O        Out     0.400     7.795       -         
N_1533_i_1                        Net          -        -       1.371     -           1         
sCounter_RNIEPP8E[4]              SB_LUT4      I1       In      -         9.166       -         
sCounter_RNIEPP8E[4]              SB_LUT4      O        Out     0.379     9.544       -         
N_1533_i                          Net          -        -       0.905     -           2         
un1_sTrigCounter_cry_0_c          SB_CARRY     CI       In      -         10.450      -         
un1_sTrigCounter_cry_0_c          SB_CARRY     CO       Out     0.126     10.576      -         
un1_sTrigCounter_cry_0            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_1_c          SB_CARRY     CI       In      -         10.590      -         
un1_sTrigCounter_cry_1_c          SB_CARRY     CO       Out     0.126     10.716      -         
un1_sTrigCounter_cry_1            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_2_c          SB_CARRY     CI       In      -         10.730      -         
un1_sTrigCounter_cry_2_c          SB_CARRY     CO       Out     0.126     10.856      -         
un1_sTrigCounter_cry_2            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_3_c          SB_CARRY     CI       In      -         10.870      -         
un1_sTrigCounter_cry_3_c          SB_CARRY     CO       Out     0.126     10.996      -         
un1_sTrigCounter_cry_3            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_4_c          SB_CARRY     CI       In      -         11.010      -         
un1_sTrigCounter_cry_4_c          SB_CARRY     CO       Out     0.126     11.137      -         
un1_sTrigCounter_cry_4            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_5_c          SB_CARRY     CI       In      -         11.150      -         
un1_sTrigCounter_cry_5_c          SB_CARRY     CO       Out     0.126     11.277      -         
un1_sTrigCounter_cry_5            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_6_c          SB_CARRY     CI       In      -         11.291      -         
un1_sTrigCounter_cry_6_c          SB_CARRY     CO       Out     0.126     11.417      -         
un1_sTrigCounter_cry_6            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_7_c          SB_CARRY     CI       In      -         11.431      -         
un1_sTrigCounter_cry_7_c          SB_CARRY     CO       Out     0.126     11.557      -         
un1_sTrigCounter_cry_7            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_8_c          SB_CARRY     CI       In      -         11.571      -         
un1_sTrigCounter_cry_8_c          SB_CARRY     CO       Out     0.126     11.697      -         
un1_sTrigCounter_cry_8            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_9_c          SB_CARRY     CI       In      -         11.711      -         
un1_sTrigCounter_cry_9_c          SB_CARRY     CO       Out     0.126     11.838      -         
un1_sTrigCounter_cry_9            Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_10_c         SB_CARRY     CI       In      -         11.852      -         
un1_sTrigCounter_cry_10_c         SB_CARRY     CO       Out     0.126     11.978      -         
un1_sTrigCounter_cry_10           Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_11_c         SB_CARRY     CI       In      -         11.992      -         
un1_sTrigCounter_cry_11_c         SB_CARRY     CO       Out     0.126     12.118      -         
un1_sTrigCounter_cry_11           Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_12_c         SB_CARRY     CI       In      -         12.132      -         
un1_sTrigCounter_cry_12_c         SB_CARRY     CO       Out     0.126     12.258      -         
un1_sTrigCounter_cry_12           Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_13_c         SB_CARRY     CI       In      -         12.272      -         
un1_sTrigCounter_cry_13_c         SB_CARRY     CO       Out     0.126     12.398      -         
un1_sTrigCounter_cry_13           Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_14_c         SB_CARRY     CI       In      -         12.412      -         
un1_sTrigCounter_cry_14_c         SB_CARRY     CO       Out     0.126     12.539      -         
un1_sTrigCounter_cry_14           Net          -        -       0.386     -           1         
sTrigCounter_RNO[15]              SB_LUT4      I3       In      -         12.925      -         
sTrigCounter_RNO[15]              SB_LUT4      O        Out     0.316     13.240      -         
sTrigCounter_RNO[15]              Net          -        -       1.507     -           1         
sTrigCounter[15]                  SB_DFFSR     D        In      -         14.747      -         
================================================================================================
Total path delay (propagation time + setup) of 14.852 is 4.775(32.2%) logic and 10.077(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                            Arrival           
Instance                                         Reference                              Type         Pin     Net                     Time        Slack 
                                                 Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------
sSingleCont                                      pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       LED_MODE_c              0.540       -1.811
sDAC_mem_pointer[0]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[0]     0.540       2.574 
sDAC_mem_pointer[5]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[5]     0.540       2.588 
spi_master_inst.sclk_gen_u0.delay_count_i[4]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[4]        0.540       4.330 
spi_master_inst.sclk_gen_u0.delay_count_i[5]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[5]        0.540       4.379 
spi_master_inst.sclk_gen_u0.delay_count_i[6]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[6]        0.540       4.400 
sDAC_mem_pointer[1]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[1]     0.540       4.414 
spi_master_inst.sclk_gen_u0.delay_count_i[1]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[1]        0.540       4.463 
spi_master_inst.sclk_gen_u0.delay_count_i[7]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       delay_count_i[7]        0.540       4.463 
sDAC_mem_pointer[2]                              pll128M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       sDAC_mem_pointer[2]     0.540       4.478 
=======================================================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                             Required           
Instance             Reference                              Type         Pin     Net                      Time         Slack 
                     Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------
sTrigCounter[15]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[15]     7.737        -1.811
sTrigCounter[14]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[14]     7.737        -1.670
sTrigCounter[13]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[13]     7.737        -1.530
sTrigCounter[12]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[12]     7.737        -1.390
sTrigCounter[11]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[11]     7.737        -1.250
sTrigCounter[10]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[10]     7.737        -1.110
sTrigCounter[9]      pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[9]      7.737        -0.969
sTrigCounter[8]      pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[8]      7.737        -0.829
sTrigCounter[7]      pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[7]      7.737        -0.689
sTrigCounter[6]      pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]      7.737        -0.549
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.547
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.811

    Number of logic level(s):                18
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[15] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sSingleCont                          SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                           Net          -        -       1.599     -           4         
un10_trig_prev_cry_15_c_RNIMLF02     SB_LUT4      I0       In      -         2.139       -         
un10_trig_prev_cry_15_c_RNIMLF02     SB_LUT4      O        Out     0.386     2.525       -         
N_111                                Net          -        -       1.371     -           1         
sCounter_RNIEPP8E[4]                 SB_LUT4      I0       In      -         3.896       -         
sCounter_RNIEPP8E[4]                 SB_LUT4      O        Out     0.449     4.345       -         
N_1533_i                             Net          -        -       0.905     -           2         
un1_sTrigCounter_cry_0_c             SB_CARRY     CI       In      -         5.250       -         
un1_sTrigCounter_cry_0_c             SB_CARRY     CO       Out     0.126     5.376       -         
un1_sTrigCounter_cry_0               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_1_c             SB_CARRY     CI       In      -         5.390       -         
un1_sTrigCounter_cry_1_c             SB_CARRY     CO       Out     0.126     5.516       -         
un1_sTrigCounter_cry_1               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_2_c             SB_CARRY     CI       In      -         5.530       -         
un1_sTrigCounter_cry_2_c             SB_CARRY     CO       Out     0.126     5.656       -         
un1_sTrigCounter_cry_2               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_3_c             SB_CARRY     CI       In      -         5.670       -         
un1_sTrigCounter_cry_3_c             SB_CARRY     CO       Out     0.126     5.796       -         
un1_sTrigCounter_cry_3               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_4_c             SB_CARRY     CI       In      -         5.810       -         
un1_sTrigCounter_cry_4_c             SB_CARRY     CO       Out     0.126     5.936       -         
un1_sTrigCounter_cry_4               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_5_c             SB_CARRY     CI       In      -         5.950       -         
un1_sTrigCounter_cry_5_c             SB_CARRY     CO       Out     0.126     6.077       -         
un1_sTrigCounter_cry_5               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_6_c             SB_CARRY     CI       In      -         6.091       -         
un1_sTrigCounter_cry_6_c             SB_CARRY     CO       Out     0.126     6.217       -         
un1_sTrigCounter_cry_6               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_7_c             SB_CARRY     CI       In      -         6.231       -         
un1_sTrigCounter_cry_7_c             SB_CARRY     CO       Out     0.126     6.357       -         
un1_sTrigCounter_cry_7               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_8_c             SB_CARRY     CI       In      -         6.371       -         
un1_sTrigCounter_cry_8_c             SB_CARRY     CO       Out     0.126     6.497       -         
un1_sTrigCounter_cry_8               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_9_c             SB_CARRY     CI       In      -         6.511       -         
un1_sTrigCounter_cry_9_c             SB_CARRY     CO       Out     0.126     6.638       -         
un1_sTrigCounter_cry_9               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_10_c            SB_CARRY     CI       In      -         6.652       -         
un1_sTrigCounter_cry_10_c            SB_CARRY     CO       Out     0.126     6.778       -         
un1_sTrigCounter_cry_10              Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_11_c            SB_CARRY     CI       In      -         6.792       -         
un1_sTrigCounter_cry_11_c            SB_CARRY     CO       Out     0.126     6.918       -         
un1_sTrigCounter_cry_11              Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_12_c            SB_CARRY     CI       In      -         6.932       -         
un1_sTrigCounter_cry_12_c            SB_CARRY     CO       Out     0.126     7.058       -         
un1_sTrigCounter_cry_12              Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_13_c            SB_CARRY     CI       In      -         7.072       -         
un1_sTrigCounter_cry_13_c            SB_CARRY     CO       Out     0.126     7.198       -         
un1_sTrigCounter_cry_13              Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_14_c            SB_CARRY     CI       In      -         7.212       -         
un1_sTrigCounter_cry_14_c            SB_CARRY     CO       Out     0.126     7.338       -         
un1_sTrigCounter_cry_14              Net          -        -       0.386     -           1         
sTrigCounter_RNO[15]                 SB_LUT4      I3       In      -         7.724       -         
sTrigCounter_RNO[15]                 SB_LUT4      O        Out     0.316     8.040       -         
sTrigCounter_RNO[15]                 Net          -        -       1.507     -           1         
sTrigCounter[15]                     SB_DFFSR     D        In      -         9.547       -         
===================================================================================================
Total path delay (propagation time + setup) of 9.652 is 3.688(38.2%) logic and 5.964(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.407
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.670

    Number of logic level(s):                17
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[14] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sSingleCont                          SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                           Net          -        -       1.599     -           4         
un10_trig_prev_cry_15_c_RNIMLF02     SB_LUT4      I0       In      -         2.139       -         
un10_trig_prev_cry_15_c_RNIMLF02     SB_LUT4      O        Out     0.386     2.525       -         
N_111                                Net          -        -       1.371     -           1         
sCounter_RNIEPP8E[4]                 SB_LUT4      I0       In      -         3.896       -         
sCounter_RNIEPP8E[4]                 SB_LUT4      O        Out     0.449     4.345       -         
N_1533_i                             Net          -        -       0.905     -           2         
un1_sTrigCounter_cry_0_c             SB_CARRY     CI       In      -         5.250       -         
un1_sTrigCounter_cry_0_c             SB_CARRY     CO       Out     0.126     5.376       -         
un1_sTrigCounter_cry_0               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_1_c             SB_CARRY     CI       In      -         5.390       -         
un1_sTrigCounter_cry_1_c             SB_CARRY     CO       Out     0.126     5.516       -         
un1_sTrigCounter_cry_1               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_2_c             SB_CARRY     CI       In      -         5.530       -         
un1_sTrigCounter_cry_2_c             SB_CARRY     CO       Out     0.126     5.656       -         
un1_sTrigCounter_cry_2               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_3_c             SB_CARRY     CI       In      -         5.670       -         
un1_sTrigCounter_cry_3_c             SB_CARRY     CO       Out     0.126     5.796       -         
un1_sTrigCounter_cry_3               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_4_c             SB_CARRY     CI       In      -         5.810       -         
un1_sTrigCounter_cry_4_c             SB_CARRY     CO       Out     0.126     5.936       -         
un1_sTrigCounter_cry_4               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_5_c             SB_CARRY     CI       In      -         5.950       -         
un1_sTrigCounter_cry_5_c             SB_CARRY     CO       Out     0.126     6.077       -         
un1_sTrigCounter_cry_5               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_6_c             SB_CARRY     CI       In      -         6.091       -         
un1_sTrigCounter_cry_6_c             SB_CARRY     CO       Out     0.126     6.217       -         
un1_sTrigCounter_cry_6               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_7_c             SB_CARRY     CI       In      -         6.231       -         
un1_sTrigCounter_cry_7_c             SB_CARRY     CO       Out     0.126     6.357       -         
un1_sTrigCounter_cry_7               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_8_c             SB_CARRY     CI       In      -         6.371       -         
un1_sTrigCounter_cry_8_c             SB_CARRY     CO       Out     0.126     6.497       -         
un1_sTrigCounter_cry_8               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_9_c             SB_CARRY     CI       In      -         6.511       -         
un1_sTrigCounter_cry_9_c             SB_CARRY     CO       Out     0.126     6.638       -         
un1_sTrigCounter_cry_9               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_10_c            SB_CARRY     CI       In      -         6.652       -         
un1_sTrigCounter_cry_10_c            SB_CARRY     CO       Out     0.126     6.778       -         
un1_sTrigCounter_cry_10              Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_11_c            SB_CARRY     CI       In      -         6.792       -         
un1_sTrigCounter_cry_11_c            SB_CARRY     CO       Out     0.126     6.918       -         
un1_sTrigCounter_cry_11              Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_12_c            SB_CARRY     CI       In      -         6.932       -         
un1_sTrigCounter_cry_12_c            SB_CARRY     CO       Out     0.126     7.058       -         
un1_sTrigCounter_cry_12              Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_13_c            SB_CARRY     CI       In      -         7.072       -         
un1_sTrigCounter_cry_13_c            SB_CARRY     CO       Out     0.126     7.198       -         
un1_sTrigCounter_cry_13              Net          -        -       0.386     -           2         
sTrigCounter_RNO[14]                 SB_LUT4      I3       In      -         7.584       -         
sTrigCounter_RNO[14]                 SB_LUT4      O        Out     0.316     7.900       -         
sTrigCounter_RNO[14]                 Net          -        -       1.507     -           1         
sTrigCounter[14]                     SB_DFFSR     D        In      -         9.407       -         
===================================================================================================
Total path delay (propagation time + setup) of 9.512 is 3.562(37.4%) logic and 5.950(62.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.267
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.530

    Number of logic level(s):                16
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[13] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sSingleCont                          SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                           Net          -        -       1.599     -           4         
un10_trig_prev_cry_15_c_RNIMLF02     SB_LUT4      I0       In      -         2.139       -         
un10_trig_prev_cry_15_c_RNIMLF02     SB_LUT4      O        Out     0.386     2.525       -         
N_111                                Net          -        -       1.371     -           1         
sCounter_RNIEPP8E[4]                 SB_LUT4      I0       In      -         3.896       -         
sCounter_RNIEPP8E[4]                 SB_LUT4      O        Out     0.449     4.345       -         
N_1533_i                             Net          -        -       0.905     -           2         
un1_sTrigCounter_cry_0_c             SB_CARRY     CI       In      -         5.250       -         
un1_sTrigCounter_cry_0_c             SB_CARRY     CO       Out     0.126     5.376       -         
un1_sTrigCounter_cry_0               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_1_c             SB_CARRY     CI       In      -         5.390       -         
un1_sTrigCounter_cry_1_c             SB_CARRY     CO       Out     0.126     5.516       -         
un1_sTrigCounter_cry_1               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_2_c             SB_CARRY     CI       In      -         5.530       -         
un1_sTrigCounter_cry_2_c             SB_CARRY     CO       Out     0.126     5.656       -         
un1_sTrigCounter_cry_2               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_3_c             SB_CARRY     CI       In      -         5.670       -         
un1_sTrigCounter_cry_3_c             SB_CARRY     CO       Out     0.126     5.796       -         
un1_sTrigCounter_cry_3               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_4_c             SB_CARRY     CI       In      -         5.810       -         
un1_sTrigCounter_cry_4_c             SB_CARRY     CO       Out     0.126     5.936       -         
un1_sTrigCounter_cry_4               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_5_c             SB_CARRY     CI       In      -         5.950       -         
un1_sTrigCounter_cry_5_c             SB_CARRY     CO       Out     0.126     6.077       -         
un1_sTrigCounter_cry_5               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_6_c             SB_CARRY     CI       In      -         6.091       -         
un1_sTrigCounter_cry_6_c             SB_CARRY     CO       Out     0.126     6.217       -         
un1_sTrigCounter_cry_6               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_7_c             SB_CARRY     CI       In      -         6.231       -         
un1_sTrigCounter_cry_7_c             SB_CARRY     CO       Out     0.126     6.357       -         
un1_sTrigCounter_cry_7               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_8_c             SB_CARRY     CI       In      -         6.371       -         
un1_sTrigCounter_cry_8_c             SB_CARRY     CO       Out     0.126     6.497       -         
un1_sTrigCounter_cry_8               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_9_c             SB_CARRY     CI       In      -         6.511       -         
un1_sTrigCounter_cry_9_c             SB_CARRY     CO       Out     0.126     6.638       -         
un1_sTrigCounter_cry_9               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_10_c            SB_CARRY     CI       In      -         6.652       -         
un1_sTrigCounter_cry_10_c            SB_CARRY     CO       Out     0.126     6.778       -         
un1_sTrigCounter_cry_10              Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_11_c            SB_CARRY     CI       In      -         6.792       -         
un1_sTrigCounter_cry_11_c            SB_CARRY     CO       Out     0.126     6.918       -         
un1_sTrigCounter_cry_11              Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_12_c            SB_CARRY     CI       In      -         6.932       -         
un1_sTrigCounter_cry_12_c            SB_CARRY     CO       Out     0.126     7.058       -         
un1_sTrigCounter_cry_12              Net          -        -       0.386     -           2         
sTrigCounter_RNO[13]                 SB_LUT4      I3       In      -         7.444       -         
sTrigCounter_RNO[13]                 SB_LUT4      O        Out     0.316     7.760       -         
sTrigCounter_RNO[13]                 Net          -        -       1.507     -           1         
sTrigCounter[13]                     SB_DFFSR     D        In      -         9.267       -         
===================================================================================================
Total path delay (propagation time + setup) of 9.372 is 3.436(36.7%) logic and 5.936(63.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.127
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.390

    Number of logic level(s):                15
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[12] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sSingleCont                          SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                           Net          -        -       1.599     -           4         
un10_trig_prev_cry_15_c_RNIMLF02     SB_LUT4      I0       In      -         2.139       -         
un10_trig_prev_cry_15_c_RNIMLF02     SB_LUT4      O        Out     0.386     2.525       -         
N_111                                Net          -        -       1.371     -           1         
sCounter_RNIEPP8E[4]                 SB_LUT4      I0       In      -         3.896       -         
sCounter_RNIEPP8E[4]                 SB_LUT4      O        Out     0.449     4.345       -         
N_1533_i                             Net          -        -       0.905     -           2         
un1_sTrigCounter_cry_0_c             SB_CARRY     CI       In      -         5.250       -         
un1_sTrigCounter_cry_0_c             SB_CARRY     CO       Out     0.126     5.376       -         
un1_sTrigCounter_cry_0               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_1_c             SB_CARRY     CI       In      -         5.390       -         
un1_sTrigCounter_cry_1_c             SB_CARRY     CO       Out     0.126     5.516       -         
un1_sTrigCounter_cry_1               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_2_c             SB_CARRY     CI       In      -         5.530       -         
un1_sTrigCounter_cry_2_c             SB_CARRY     CO       Out     0.126     5.656       -         
un1_sTrigCounter_cry_2               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_3_c             SB_CARRY     CI       In      -         5.670       -         
un1_sTrigCounter_cry_3_c             SB_CARRY     CO       Out     0.126     5.796       -         
un1_sTrigCounter_cry_3               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_4_c             SB_CARRY     CI       In      -         5.810       -         
un1_sTrigCounter_cry_4_c             SB_CARRY     CO       Out     0.126     5.936       -         
un1_sTrigCounter_cry_4               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_5_c             SB_CARRY     CI       In      -         5.950       -         
un1_sTrigCounter_cry_5_c             SB_CARRY     CO       Out     0.126     6.077       -         
un1_sTrigCounter_cry_5               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_6_c             SB_CARRY     CI       In      -         6.091       -         
un1_sTrigCounter_cry_6_c             SB_CARRY     CO       Out     0.126     6.217       -         
un1_sTrigCounter_cry_6               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_7_c             SB_CARRY     CI       In      -         6.231       -         
un1_sTrigCounter_cry_7_c             SB_CARRY     CO       Out     0.126     6.357       -         
un1_sTrigCounter_cry_7               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_8_c             SB_CARRY     CI       In      -         6.371       -         
un1_sTrigCounter_cry_8_c             SB_CARRY     CO       Out     0.126     6.497       -         
un1_sTrigCounter_cry_8               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_9_c             SB_CARRY     CI       In      -         6.511       -         
un1_sTrigCounter_cry_9_c             SB_CARRY     CO       Out     0.126     6.638       -         
un1_sTrigCounter_cry_9               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_10_c            SB_CARRY     CI       In      -         6.652       -         
un1_sTrigCounter_cry_10_c            SB_CARRY     CO       Out     0.126     6.778       -         
un1_sTrigCounter_cry_10              Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_11_c            SB_CARRY     CI       In      -         6.792       -         
un1_sTrigCounter_cry_11_c            SB_CARRY     CO       Out     0.126     6.918       -         
un1_sTrigCounter_cry_11              Net          -        -       0.386     -           2         
sTrigCounter_RNO[12]                 SB_LUT4      I3       In      -         7.304       -         
sTrigCounter_RNO[12]                 SB_LUT4      O        Out     0.316     7.620       -         
sTrigCounter_RNO[12]                 Net          -        -       1.507     -           1         
sTrigCounter[12]                     SB_DFFSR     D        In      -         9.127       -         
===================================================================================================
Total path delay (propagation time + setup) of 9.232 is 3.310(35.9%) logic and 5.922(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      8.986
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.250

    Number of logic level(s):                14
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[11] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sSingleCont                          SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                           Net          -        -       1.599     -           4         
un10_trig_prev_cry_15_c_RNIMLF02     SB_LUT4      I0       In      -         2.139       -         
un10_trig_prev_cry_15_c_RNIMLF02     SB_LUT4      O        Out     0.386     2.525       -         
N_111                                Net          -        -       1.371     -           1         
sCounter_RNIEPP8E[4]                 SB_LUT4      I0       In      -         3.896       -         
sCounter_RNIEPP8E[4]                 SB_LUT4      O        Out     0.449     4.345       -         
N_1533_i                             Net          -        -       0.905     -           2         
un1_sTrigCounter_cry_0_c             SB_CARRY     CI       In      -         5.250       -         
un1_sTrigCounter_cry_0_c             SB_CARRY     CO       Out     0.126     5.376       -         
un1_sTrigCounter_cry_0               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_1_c             SB_CARRY     CI       In      -         5.390       -         
un1_sTrigCounter_cry_1_c             SB_CARRY     CO       Out     0.126     5.516       -         
un1_sTrigCounter_cry_1               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_2_c             SB_CARRY     CI       In      -         5.530       -         
un1_sTrigCounter_cry_2_c             SB_CARRY     CO       Out     0.126     5.656       -         
un1_sTrigCounter_cry_2               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_3_c             SB_CARRY     CI       In      -         5.670       -         
un1_sTrigCounter_cry_3_c             SB_CARRY     CO       Out     0.126     5.796       -         
un1_sTrigCounter_cry_3               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_4_c             SB_CARRY     CI       In      -         5.810       -         
un1_sTrigCounter_cry_4_c             SB_CARRY     CO       Out     0.126     5.936       -         
un1_sTrigCounter_cry_4               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_5_c             SB_CARRY     CI       In      -         5.950       -         
un1_sTrigCounter_cry_5_c             SB_CARRY     CO       Out     0.126     6.077       -         
un1_sTrigCounter_cry_5               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_6_c             SB_CARRY     CI       In      -         6.091       -         
un1_sTrigCounter_cry_6_c             SB_CARRY     CO       Out     0.126     6.217       -         
un1_sTrigCounter_cry_6               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_7_c             SB_CARRY     CI       In      -         6.231       -         
un1_sTrigCounter_cry_7_c             SB_CARRY     CO       Out     0.126     6.357       -         
un1_sTrigCounter_cry_7               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_8_c             SB_CARRY     CI       In      -         6.371       -         
un1_sTrigCounter_cry_8_c             SB_CARRY     CO       Out     0.126     6.497       -         
un1_sTrigCounter_cry_8               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_9_c             SB_CARRY     CI       In      -         6.511       -         
un1_sTrigCounter_cry_9_c             SB_CARRY     CO       Out     0.126     6.638       -         
un1_sTrigCounter_cry_9               Net          -        -       0.014     -           2         
un1_sTrigCounter_cry_10_c            SB_CARRY     CI       In      -         6.652       -         
un1_sTrigCounter_cry_10_c            SB_CARRY     CO       Out     0.126     6.778       -         
un1_sTrigCounter_cry_10              Net          -        -       0.386     -           2         
sTrigCounter_RNO[11]                 SB_LUT4      I3       In      -         7.164       -         
sTrigCounter_RNO[11]                 SB_LUT4      O        Out     0.316     7.479       -         
sTrigCounter_RNO[11]                 Net          -        -       1.507     -           1         
sTrigCounter[11]                     SB_DFFSR     D        In      -         8.986       -         
===================================================================================================
Total path delay (propagation time + setup) of 9.091 is 3.183(35.0%) logic and 5.908(65.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 183MB peak: 203MB)


Finished timing report (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 183MB peak: 203MB)

---------------------------------------
Resource Usage Report for MATTY_MAIN_VHDL 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        362 uses
SB_DFF          3 uses
SB_DFFE         38 uses
SB_DFFER        561 uses
SB_DFFES        31 uses
SB_DFFESR       1 use
SB_DFFNR        14 uses
SB_DFFR         145 uses
SB_DFFS         7 uses
SB_DFFSR        39 uses
SB_GB           8 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         909 uses

I/O ports: 84
I/O primitives: 81
SB_IO          81 uses

I/O Register bits:                  0
Register bits not including I/Os:   839 (23%)
Total load per clock:
   pll128M2|PLLOUTCOREA_derived_clock: 668
   pll128M2|PLLOUTCOREB_derived_clock: 142
   MATTY_MAIN_VHDL|spi_sclk_inferred_clock: 1
   clk: 1

@S |Mapping Summary:
Total  LUTs: 909 (25%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 909 = 909 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 35MB peak: 203MB)

Process took 0h:00m:21s realtime, 0h:00m:21s cputime
# Sun Oct 07 02:25:01 2018

###########################################################]


Synthesis exit by 0.
Current Implementation MATTY_Implmnt its sbt path: Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 35 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt/MATTY.edf " "Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt\sbt\netlist" "-pTQ144" "-yZ:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt/MATTY.edf...
Parsing constraint file: Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf ...
Warning: pin top_tour3 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi1 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi2 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi3 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_rpi4 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft3 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf 
Warning: pin io_ft4 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf 
Warning: pin in1 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf 
Warning: pin in2 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf 
Warning: pin in3 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf 
Warning: pin out1 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf 
Warning: pin out2 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf 
Warning: pin out3 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf 
Warning: pin jumper1 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf 
Warning: pin jumper2 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf 
Warning: pin jumper3 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf 
parse file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_pinout.pcf  error. But they are ignored
start to read sdc/scf file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt/MATTY.scf
sdc_reader OK Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt/MATTY.scf
Stored edif netlist at Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL...
Warning: The terminal sDAC_data[12]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[13]:D is driven by non-default constant value VCC
Warning: The terminal RAM_DATA_1[15]:D is driven by non-default constant value VCC

write Timing Constraint to Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt\sbt/Temp/sbt_temp.sdc
oaInterface::SaveDesign The master file does not exist
oaInterface::CloseDesign The master file does not exist

EDIF Parser succeeded
Top module is: MATTY_MAIN_VHDL

EDF Parser run-time: 3 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --outdir "Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --outdir Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL
SDC file             - Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL/BFPGA_DESIGN_ep
The master file does not exist
oaInterface::OpenLib_Design OpenDesign failed Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL BFPGA_DESIGN_ep MATTY_MAIN_VHDL INTERFACE
E2101: Error while reading design library: Z:/VM/iCE40HX8kLED/test/MATTY (original)/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL/BFPGA_DESIGN_ep
E2052: Error while reading inputs for placer
