

================================================================
== Vitis HLS Report for 'dot_prod_2a'
================================================================
* Date:           Fri Oct 18 21:38:59 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        dot_prod_2a
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      163|      163|  0.652 us|  0.652 us|  164|  164|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dot_prod_2a_Pipeline_VITIS_LOOP_36_1_fu_114  |dot_prod_2a_Pipeline_VITIS_LOOP_36_1  |       92|       92|  0.368 us|  0.368 us|   92|   92|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       10|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       30|    48|     6498|     4068|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      385|    -|
|Register             |        -|     -|      266|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       30|    48|     6764|     4463|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     2|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                  |control_s_axi                         |        0|   0|   291|   490|    0|
    |grp_dot_prod_2a_Pipeline_VITIS_LOOP_36_1_fu_114  |dot_prod_2a_Pipeline_VITIS_LOOP_36_1  |        0|  48|  4792|  1993|    0|
    |gmem_m_axi_U                                     |gmem_m_axi                            |       30|   0|  1415|  1585|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |       30|  48|  6498|  4068|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_cur_n  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n      |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n      |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n      |       and|   0|  0|   2|           1|           2|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  10|           5|           7|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  331|         73|    1|         73|
    |ap_done        |    9|          2|    1|          2|
    |gmem_ARVALID   |    9|          2|    1|          2|
    |gmem_RREADY    |    9|          2|    1|          2|
    |gmem_blk_n_AW  |    9|          2|    1|          2|
    |gmem_blk_n_B   |    9|          2|    1|          2|
    |gmem_blk_n_W   |    9|          2|    1|          2|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  385|         85|    7|         85|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |  72|   0|   72|          0|
    |ap_done_reg                                                   |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg                                         |   1|   0|    1|          0|
    |ap_int_blocking_n_reg                                         |   1|   0|    1|          0|
    |ap_rst_n_inv                                                  |   1|   0|    1|          0|
    |ap_rst_reg_1                                                  |   1|   0|    1|          0|
    |ap_rst_reg_2                                                  |   1|   0|    1|          0|
    |ap_str_blocking_n_reg                                         |   1|   0|    1|          0|
    |grp_dot_prod_2a_Pipeline_VITIS_LOOP_36_1_fu_114_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_169                                              |  58|   0|   58|          0|
    |vec_a_read_reg_158                                            |  64|   0|   64|          0|
    |vec_b_read_reg_153                                            |  64|   0|   64|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 266|   0|  266|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|   dot_prod_2a|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|   dot_prod_2a|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|   dot_prod_2a|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|   dot_prod_2a|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|   dot_prod_2a|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|   dot_prod_2a|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|   dot_prod_2a|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|   dot_prod_2a|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|   dot_prod_2a|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|   dot_prod_2a|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|   dot_prod_2a|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|   dot_prod_2a|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

