# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2023.12
# platform  : Linux 4.18.0-553.32.1.el8_10.x86_64
# version   : 2023.12p001 64 bits
# build date: 2024.01.23 16:09:24 UTC
# ----------------------------------------
# started   : 2025-06-01 13:01:17 PDT
# hostname  : caddy12.stanford.edu.(none)
# pid       : 894015
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:39829' '-style' 'windows' '-data' 'AAAA8HicVY69CgIxEIS/KPaW1paCegiCxRU2doqoYBv0vEI4PPEHwUYf1TeJsx4nZJbMbJKdZByQvkII/NB8itrMWbBmJl6ylUKHMSMmJEzJ2HGg4KguqXzuUympI4btG/HJ6h0ptGpzPWKGHn39U6hKHnjunLiKz6qSCzdypfBKuNF0V2ns3tbw33vxnoFmM71j+ALvlxzl' '-proj' '/home/users/ccarrete/cva6-formal/cva6/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/users/ccarrete/cva6-formal/cva6/jgproject/.tmp/.initCmds.tcl' 'insns/insn_sb.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2023 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/users/ccarrete/cva6-formal/cva6/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/users/ccarrete/.config/cadence/jasper.conf".
% analyze +define+RISCV_FORMAL_INSN_MODEL=insn_sb -f Flist.formal -sv insns/insn_sb.v
INFO (INL011): Processing "-f" file "/home/users/ccarrete/cva6-formal/cva6/Flist.formal".
[-- (VERI-1482)] Analyzing Verilog file '/cad/cadence/jasper_2023.12p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'core/include/formal_config_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/include/riscv_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/include/ariane_dm_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/include/ariane_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file 'vendor/pulp-platform/axi/src/axi_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/include/ariane_rvfi_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/include/ariane_axi_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/include/wt_cache_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/include/std_cache_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/include/axi_intf.sv'
[-- (VERI-1482)] Analyzing Verilog file 'checks/rvfi_macros.vh'
[-- (VERI-1482)] Analyzing Verilog file 'checks/rvfi_testbench.sv'
[-- (VERI-1482)] Analyzing Verilog file 'checks/rvfi_insn_check.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/wrapper.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/include/cvxif_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/cvxif_example/include/cvxif_instr_pkg.sv'
[WARN (VERI-2418)] core/cvxif_example/include/cvxif_instr_pkg.sv(19): parameter 'NbInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam
[WARN (VERI-2418)] core/cvxif_example/include/cvxif_instr_pkg.sv(20): parameter 'CoproInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam
[-- (VERI-1482)] Analyzing Verilog file 'core/cvxif_fu.sv'
[-- (VERI-1482)] Analyzing Verilog file 'vendor/pulp-platform/common_cells/src/cf_math_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file 'vendor/pulp-platform/common_cells/src/fifo_v3.sv'
[-- (VERI-1482)] Analyzing Verilog file 'vendor/pulp-platform/common_cells/src/lfsr.sv'
[-- (VERI-1482)] Analyzing Verilog file 'vendor/pulp-platform/common_cells/src/lzc.sv'
[-- (VERI-1482)] Analyzing Verilog file 'vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'
[-- (VERI-1482)] Analyzing Verilog file 'vendor/pulp-platform/common_cells/src/shift_reg.sv'
[-- (VERI-1482)] Analyzing Verilog file 'vendor/pulp-platform/common_cells/src/unread.sv'
[-- (VERI-1482)] Analyzing Verilog file 'vendor/pulp-platform/common_cells/src/popcount.sv'
[-- (VERI-1482)] Analyzing Verilog file 'vendor/pulp-platform/common_cells/src/exp_backoff.sv'
[-- (VERI-1482)] Analyzing Verilog file 'vendor/pulp-platform/common_cells/src/counter.sv'
[-- (VERI-1482)] Analyzing Verilog file 'vendor/pulp-platform/common_cells/src/delta_counter.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/cva6.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/alu.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/branch_unit.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/compressed_decoder.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/controller.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/csr_buffer.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/csr_regfile.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/decoder.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/ex_stage.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/instr_realign.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/id_stage.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/issue_read_operands.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/issue_stage.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/load_unit.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/load_store_unit.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/lsu_bypass.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/mult.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/multiplier.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/serdiv.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/perf_counters.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/ariane_regfile_ff.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/ariane_regfile_fpga.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/re_name.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/scoreboard.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/store_buffer.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/amo_buffer.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/store_unit.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/commit_stage.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/axi_shim.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/frontend/btb.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/frontend/bht.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/frontend/ras.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/frontend/instr_scan.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/frontend/instr_queue.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/frontend/frontend.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/cache_subsystem/wt_dcache_ctrl.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/cache_subsystem/wt_dcache_mem.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/cache_subsystem/wt_dcache_missunit.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/cache_subsystem/wt_dcache_wbuffer.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/cache_subsystem/wt_dcache.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/cache_subsystem/cva6_icache.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/cache_subsystem/wt_cache_subsystem.sv'
[-- (VERI-1482)] Analyzing Verilog file 'core/cache_subsystem/wt_axi_adapter.sv'
[-- (VERI-1482)] Analyzing Verilog file 'insns/insn_sb.v'
% elaborate -bbox_m {wt_cache_subsystem wt_axi_adapter wt_dcache_mem sram}
[WARN (VERI-1927)] checks/rvfi_testbench.sv(46): port 'check' remains unconnected for this instance
[WARN (VERI-1927)] core/wrapper.sv(38): port 'cvxif_req_o' remains unconnected for this instance
[WARN (VERI-2435)] core/wrapper.sv(38): port 'cvxif_resp_i' is not connected on this instance
[INFO (VERI-1018)] insns/insn_sb.v(4): compiling module 'insn_sb'
[INFO (VERI-1018)] checks/rvfi_insn_check.sv(15): compiling module 'rvfi_insn_check'
[WARN (VERI-1209)] checks/rvfi_insn_check.sv(28): expression size 32 truncated to fit in target size 2
[INFO (VERI-1018)] core/instr_realign.sv(23): compiling module 'instr_realign'
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/unread.sv(16): compiling module 'unread'
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/lzc.sv(25): compiling module 'lzc:(WIDTH=32'b010)'
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/popcount.sv(19): compiling module 'popcount:(INPUT_WIDTH=32'b010)'
[INFO (VERI-1018)] core/frontend/instr_queue.sv(46): compiling module 'instr_queue'
[WARN (VERI-9005)] core/frontend/instr_queue.sv(187): 32-bit index expression '(i + idx_is_q)' is larger than the required 2 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] core/frontend/instr_queue.sv(188): 32-bit index expression '(i + idx_is_q)' is larger than the required 2 bits. This might lead to an out-of-bound access
[WARN (VERI-1209)] core/frontend/instr_queue.sv(280): expression size 64 truncated to fit in target size 32
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/fifo_v3.sv(13): compiling module 'fifo_v3:(DEPTH=32'b0100,dtype=instr_data_t_instr_queue)'
[WARN (VERI-1209)] vendor/pulp-platform/common_cells/src/fifo_v3.sv(102): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] vendor/pulp-platform/common_cells/src/fifo_v3.sv(104): expression size 32 truncated to fit in target size 3
[WARN (VERI-1209)] vendor/pulp-platform/common_cells/src/fifo_v3.sv(113): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] vendor/pulp-platform/common_cells/src/fifo_v3.sv(115): expression size 32 truncated to fit in target size 3
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/fifo_v3.sv(13): compiling module 'fifo_v3:(DATA_WIDTH=32'b0100000,DEPTH=32'b0100)'
[INFO (VERI-1018)] core/frontend/instr_scan.sv(18): compiling module 'instr_scan'
[INFO (VERI-1018)] core/frontend/frontend.sv(19): compiling module 'frontend:(ArianeCfg='{0,0,0,32'b010,1024'b0,1024'b0,32'b011,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b01000000000000000000000000000000,1'b1,1'b0,64'b0,32'b0})'
[INFO (VERI-1018)] core/decoder.sv(22): compiling module 'decoder'
[INFO (VERI-1018)] core/compressed_decoder.sv(22): compiling module 'compressed_decoder'
[WARN (VERI-1209)] core/compressed_decoder.sv(198): expression size 48 truncated to fit in target size 32
[INFO (VERI-1018)] core/id_stage.sv(16): compiling module 'id_stage'
[INFO (VERI-1018)] core/re_name.sv(12): compiling module 're_name'
[WARN (VERI-9005)] core/re_name.sv(52): 6-bit index expression 'issue_instr_i.rd' is larger than the required 5 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] core/re_name.sv(52): 6-bit index expression 'issue_instr_i.rd' is larger than the required 5 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] core/re_name.sv(57): 6-bit index expression 'issue_instr_i.rs1' is larger than the required 5 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] core/re_name.sv(59): 6-bit index expression 'issue_instr_i.rs2' is larger than the required 5 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] core/re_name.sv(65): 6-bit index expression 'issue_instr_i.rd' is larger than the required 5 bits. This might lead to an out-of-bound access
[WARN (VERI-1209)] core/re_name.sv(68): expression size 37 truncated to fit in target size 6
[WARN (VERI-1209)] core/re_name.sv(69): expression size 37 truncated to fit in target size 6
[WARN (VERI-1209)] core/re_name.sv(76): expression size 37 truncated to fit in target size 6
[INFO (VERI-1018)] core/scoreboard.sv(15): compiling module 'scoreboard:(NR_ENTRIES=32'b010,NR_WB_PORTS=32'b0100,NR_COMMIT_PORTS=32'b01)'
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/rr_arb_tree.sv(47): compiling module 'rr_arb_tree:(NumIn=32'b011,DataType=fu_t_ariane_pkg,ExtPrio=1'b1,AxiVldRdy=1'b1)'
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/rr_arb_tree.sv(47): compiling module 'rr_arb_tree:(NumIn=32'b0110,DataWidth=32'b0100000,ExtPrio=1'b1,AxiVldRdy=1'b1)'
[INFO (VERI-1018)] core/ariane_regfile_ff.sv(25): compiling module 'ariane_regfile:(DATA_WIDTH=32'b0100000,NR_READ_PORTS=32'b010,NR_WRITE_PORTS=32'b01,ZERO_REG_ZERO=1'b1)'
[INFO (VERI-1018)] core/issue_read_operands.sv(17): compiling module 'issue_read_operands:(NR_COMMIT_PORTS=32'b01)'
[INFO (VERI-1018)] core/issue_stage.sv(17): compiling module 'issue_stage:(NR_ENTRIES=32'b010,NR_WB_PORTS=32'b0100,NR_COMMIT_PORTS=32'b01)'
[INFO (VERI-1018)] core/alu.sv(21): compiling module 'alu'
[INFO (VERI-1018)] core/branch_unit.sv(15): compiling module 'branch_unit'
[INFO (VERI-1018)] core/csr_buffer.sv(17): compiling module 'csr_buffer'
[INFO (VERI-1018)] core/multiplier.sv(18): compiling module 'multiplier'
[WARN (VDB-1002)] core/multiplier.sv(32): net 'clmul_q[31]' does not have a driver
[WARN (VDB-1002)] core/multiplier.sv(32): net 'clmulr_q[31]' does not have a driver
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/lzc.sv(25): compiling module 'lzc:(WIDTH=32'b0100000,MODE=1'b1)'
[INFO (VERI-1018)] core/serdiv.sv(18): compiling module 'serdiv:(WIDTH=32)'
[WARN (VERI-1209)] core/serdiv.sv(85): expression size 33 truncated to fit in target size 32
[WARN (VERI-1209)] core/serdiv.sv(107): expression size 32 truncated to fit in target size 6
[WARN (VERI-1209)] core/serdiv.sv(108): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] core/serdiv.sv(147): expression size 32 truncated to fit in target size 6
[INFO (VERI-1018)] core/mult.sv(3): compiling module 'mult'
[INFO (VERI-1018)] core/store_buffer.sv(17): compiling module 'store_buffer'
[WARN (VERI-1209)] core/store_buffer.sv(107): expression size 5 truncated to fit in target size 3
[WARN (VERI-1209)] core/store_buffer.sv(182): expression size 5 truncated to fit in target size 3
[INFO (VERI-1018)] core/amo_buffer.sv(17): compiling module 'amo_buffer'
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/fifo_v3.sv(13): compiling module 'fifo_v3:(DEPTH=32'b01,dtype=amo_op_t_amo_buffer)'
[INFO (VERI-1018)] core/store_unit.sv(16): compiling module 'store_unit'
[WARN (VERI-1330)] core/store_unit.sv(185): actual bit length 32 differs from formal bit length 64 for port 'data'
[INFO (VERI-1018)] core/load_unit.sv(16): compiling module 'load_unit:(ArianeCfg='{0,0,0,32'b010,1024'b0,1024'b0,32'b011,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b01000000000000000000000000000000,1'b1,1'b0,64'b0,32'b0})'
[WARN (VERI-1330)] core/load_unit.sv(87): actual bit length 34 differs from formal bit length 64 for port 'address'
[WARN (VERI-1209)] core/load_unit.sv(349): expression size 32 truncated to fit in target size 2
[INFO (VERI-1018)] core/lsu_bypass.sv(26): compiling module 'lsu_bypass'
[INFO (VERI-1018)] core/load_store_unit.sv(16): compiling module 'load_store_unit:(ASID_WIDTH=32'b01,ArianeCfg='{0,0,0,32'b010,1024'b0,1024'b0,32'b011,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b01000000000000000000000000000000,1'b1,1'b0,64'b0,32'b0})'
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/shift_reg.sv(16): compiling module 'shift_reg:(dtype=logic[98:0],Depth=32'b0)'
[INFO (VERI-1018)] core/ex_stage.sv(17): compiling module 'ex_stage:(ASID_WIDTH=32'b01,ArianeCfg='{0,0,0,32'b010,1024'b0,1024'b0,32'b011,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b01000000000000000000000000000000,1'b1,1'b0,64'b0,32'b0})'
[INFO (VERI-1018)] core/commit_stage.sv(16): compiling module 'commit_stage:(NR_COMMIT_PORTS=32'b01)'
[INFO (VERI-1018)] core/csr_regfile.sv(16): compiling module 'csr_regfile:(NrCommitPorts=32'b01,NrPMPEntries=32'b0)'
[WARN (VERI-9005)] core/csr_regfile.sv(314): 5-bit index expression 'index' is larger than the required 4 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] core/csr_regfile.sv(315): 5-bit index expression 'index' is larger than the required 4 bits. This might lead to an out-of-bound access
[WARN (VERI-1209)] core/csr_regfile.sv(315): expression size 42 truncated to fit in target size 32
[WARN (VERI-9005)] core/csr_regfile.sv(317): 5-bit index expression 'index' is larger than the required 4 bits. This might lead to an out-of-bound access
[WARN (VERI-1209)] core/csr_regfile.sv(317): expression size 42 truncated to fit in target size 32
[WARN (VERI-1899)] core/csr_regfile.sv(322): 'csr_read_process.index' inside always_comb block does not represent combinational logic
[WARN (VERI-9005)] core/csr_regfile.sv(649): 5-bit index expression 'index' is larger than the required 4 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] core/csr_regfile.sv(649): 5-bit index expression 'index' is larger than the required 4 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] core/csr_regfile.sv(649): 5-bit index expression 'index' is larger than the required 4 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] core/csr_regfile.sv(650): 5-bit index expression 'index' is larger than the required 4 bits. This might lead to an out-of-bound access
[WARN (VERI-1899)] core/csr_regfile.sv(878): 'mask' inside always_comb block does not represent combinational logic
[WARN (VERI-1995)] core/csr_regfile.sv(958): unique/priority if/case is not full; Use "elaborate -extract_case_assertions" to check whether the user-defined unique cases are overlapping
[INFO (VERI-1018)] core/controller.sv(16): compiling module 'controller'
[INFO (VERI-1018)] core/wrapper.sv(2): compiling module 'rvfi_wrapper'
[WARN (VERI-1220)] core/wrapper.sv(14): using initial value of 'boot_addr_i' since it is never assigned
[WARN (VERI-1220)] core/wrapper.sv(15): using initial value of 'hart_id_i' since it is never assigned
[WARN (VERI-1220)] core/wrapper.sv(18): using initial value of 'irq_i' since it is never assigned
[WARN (VERI-1220)] core/wrapper.sv(19): using initial value of 'ipi_i' since it is never assigned
[WARN (VERI-1220)] core/wrapper.sv(21): using initial value of 'time_irq_i' since it is never assigned
[WARN (VERI-1220)] core/wrapper.sv(22): using initial value of 'debug_req_i' since it is never assigned
[INFO (VERI-1018)] core/cva6.sv(26): compiling module 'cva6'
[INFO (VERI-1018)] core/cache_subsystem/wt_cache_subsystem.sv(22): compiling module 'wt_cache_subsystem:(ArianeCfg='{0,0,0,32'b010,1024'b0,1024'b0,32'b011,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b01000000000000000000000000000000,1'b1,1'b0,64'b0,32'b0},AxiAddrWidth=32'b01000000,AxiDataWidth=32'b01000000,AxiIdWidth=32'b0100,axi_req_t=req_t_ariane_axi,axi_rsp_t=resp_t_ariane_axi)'
[WARN (VERI-1209)] core/cva6.sv(1029): expression size 6 truncated to fit in target size 5
[WARN (VERI-1209)] core/cva6.sv(1030): expression size 6 truncated to fit in target size 5
[WARN (VERI-1209)] core/cva6.sv(1031): expression size 6 truncated to fit in target size 5
[WARN (VDB-1002)] core/cva6.sv(231): net 'data_perf_csr[31]' does not have a driver
[WARN (VERI-8028)] core/wrapper.sv(24): missing/open ports on instance i_cva6 of module cva6
[WARN (VDB-1002)] core/wrapper.sv(12): net 'axi_resp.aw_ready' does not have a driver
[WARN (VDB-1013)] core/wrapper.sv(38): input port 'cvxif_resp_i.x_compressed_ready' is not connected on this instance
[INFO (VERI-1018)] checks/rvfi_testbench.sv(16): compiling module 'rvfi_testbench'
[WARN (VERI-8028)] checks/rvfi_testbench.sv(28): missing/open ports on instance checker_inst of module rvfi_insn_check
[WARN (VDB-1013)] checks/rvfi_testbench.sv(46): input port 'check' is not connected on this instance
[INFO (VERI-1018)] checks/rvfi_testbench.sv(60): compiling module 'rvfi_seq:(seq=1024'b0)'
[WARN (VERI-1209)] checks/rvfi_testbench.sv(72): expression size 1024 truncated to fit in target size 8
[WARN (VERI-1209)] checks/rvfi_testbench.sv(80): expression size 4 truncated to fit in target size 1
[WARN (VERI-1209)] checks/rvfi_testbench.sv(84): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] checks/rvfi_testbench.sv(85): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] checks/rvfi_testbench.sv(86): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] checks/rvfi_testbench.sv(87): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] checks/rvfi_testbench.sv(88): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] checks/rvfi_testbench.sv(89): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] checks/rvfi_testbench.sv(90): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] checks/rvfi_testbench.sv(91): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] checks/rvfi_testbench.sv(92): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] checks/rvfi_testbench.sv(93): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] checks/rvfi_testbench.sv(94): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] checks/rvfi_testbench.sv(95): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] checks/rvfi_testbench.sv(96): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] checks/rvfi_testbench.sv(97): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] checks/rvfi_testbench.sv(99): expression size 4 truncated to fit in target size 1
[INFO (VERI-1018)] checks/rvfi_testbench.sv(106): compiling module 'rvfi_assume_seq'
[INFO (VERI-1018)] core/cvxif_fu.sv(13): compiling module 'cvxif_fu'
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/delta_counter.sv(13): compiling module 'delta_counter:(WIDTH=32'b0100)'
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/counter.sv(14): compiling module 'counter'
[INFO (VERI-1018)] core/perf_counters.sv(16): compiling module 'perf_counters'
[INFO (VERI-1018)] core/ariane_regfile_fpga.sv(28): compiling module 'ariane_regfile_fpga'
[WARN (VERI-1060)] core/ariane_regfile_fpga.sv(125): 'initial' construct is ignored
[INFO (VERI-1018)] core/axi_shim.sv(22): compiling module 'axi_shim'
[WARN (VERI-1209)] core/axi_shim.sv(103): expression size 64 truncated to fit in target size 1
[WARN (VERI-1209)] core/axi_shim.sv(111): expression size 4 truncated to fit in target size 2
[WARN (VERI-1209)] core/axi_shim.sv(117): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] core/axi_shim.sv(265): expression size 64 truncated to fit in target size 2
[WARN (VERI-1209)] core/axi_shim.sv(269): expression size 4 truncated to fit in target size 2
[INFO (VERI-1018)] core/frontend/btb.sv(28): compiling module 'btb'
[INFO (VERI-1018)] core/frontend/bht.sv(21): compiling module 'bht'
[WARN (VERI-1209)] core/frontend/bht.sv(80): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] core/frontend/bht.sv(85): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] core/frontend/bht.sv(88): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] core/frontend/bht.sv(90): expression size 32 truncated to fit in target size 2
[INFO (VERI-1018)] core/frontend/ras.sv(17): compiling module 'ras'
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/lzc.sv(25): compiling module 'lzc:(WIDTH=32'b011)'
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/lfsr.sv(22): compiling module 'lfsr:(LfsrWidth=32'b01000,OutWidth=32'b01)'
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/exp_backoff.sv(23): compiling module 'exp_backoff:(Seed=32'b011)'
[INFO (VERI-1018)] core/cache_subsystem/wt_dcache_missunit.sv(17): compiling module 'wt_dcache_missunit:(AxiCompliant=1'b1,AmoTxId=2'b01,NumPorts=32'b011)'
[WARN (VERI-1209)] core/cache_subsystem/wt_dcache_missunit.sv(121): expression size 32 truncated to fit in target size 1
[WARN (VERI-9005)] core/cache_subsystem/wt_dcache_missunit.sv(235): 32-bit index expression '((amo_req_i.operand_a[2] * 32) + 31)' is larger than the required 6 bits. This might lead to an out-of-bound access
[WARN (VERI-1209)] core/cache_subsystem/wt_dcache_missunit.sv(247): expression size 64 truncated to fit in target size 1
[WARN (VERI-1209)] core/cache_subsystem/wt_dcache_missunit.sv(282): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/lzc.sv(25): compiling module 'lzc:(WIDTH=32'b0100)'
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/lzc.sv(25): compiling module 'lzc:(WIDTH=32'b0)'
[WARN (VERI-1107)] vendor/pulp-platform/common_cells/src/lzc.sv(107): replication constant must be positive
[INFO (VERI-1018)] core/cache_subsystem/wt_dcache_wbuffer.sv(52): compiling module 'wt_dcache_wbuffer:(ArianeCfg='{0,0,0,32'b010,1024'b0,1024'b0,32'b011,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b01000000000000000000000000000000,1'b1,1'b0,64'b0,32'b0})'
[WARN (VERI-1330)] core/cache_subsystem/wt_dcache_wbuffer.sv(196): actual bit length 1 differs from formal bit length 32 for port 'data'
[WARN (VERI-1209)] core/cache_subsystem/wt_dcache_wbuffer.sv(196): expression size 64 truncated to fit in target size 1
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/fifo_v3.sv(13): compiling module 'fifo_v3:(DATA_WIDTH=32'b0,DEPTH=32'b01)'
[WARN (VERI-9005)] core/cache_subsystem/wt_dcache_wbuffer.sv(237): 2-bit index expression 'rtrn_id' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] core/cache_subsystem/wt_dcache_wbuffer.sv(241): 2-bit index expression 'rtrn_id' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] core/cache_subsystem/wt_dcache_wbuffer.sv(247): 2-bit index expression 'tx_id' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] core/cache_subsystem/wt_dcache_wbuffer.sv(248): 2-bit index expression 'tx_id' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] core/cache_subsystem/wt_dcache_wbuffer.sv(249): 2-bit index expression 'tx_id' is larger than the required 1 bits. This might lead to an out-of-bound access
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/rr_arb_tree.sv(47): compiling module 'rr_arb_tree:(NumIn=32'b01,DataWidth=32'b01,LockIn=1'b1)'
[WARN (VERI-1330)] core/cache_subsystem/wt_dcache_wbuffer.sv(271): actual bit length 2 differs from formal bit length 1 for port 'idx_o'
[WARN (VERI-9005)] core/cache_subsystem/wt_dcache_wbuffer.sv(290): 2-bit index expression 'rtrn_id' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] core/cache_subsystem/wt_dcache_wbuffer.sv(293): 2-bit index expression 'rtrn_id' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-1330)] core/cache_subsystem/wt_dcache_wbuffer.sv(343): actual bit length 2 differs from formal bit length 1 for port 'cnt_o'
[WARN (VERI-1330)] core/cache_subsystem/wt_dcache_wbuffer.sv(352): actual bit length 2 differs from formal bit length 1 for port 'cnt_o'
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/rr_arb_tree.sv(47): compiling module 'rr_arb_tree:(NumIn=32'b0,DataType=wbuffer_t_wt_cache_pkg,LockIn=1'b1)'
[WARN (VDB-1002)] vendor/pulp-platform/common_cells/src/rr_arb_tree.sv(132): net 'gen_arbiter.index_nodes[0][0]' does not have a driver
[WARN (VDB-1002)] vendor/pulp-platform/common_cells/src/rr_arb_tree.sv(133): net 'gen_arbiter.data_nodes[0].wtag[31]' does not have a driver
[WARN (VDB-1002)] vendor/pulp-platform/common_cells/src/rr_arb_tree.sv(135): net 'gen_arbiter.req_nodes[0]' does not have a driver
[WARN (VDB-1002)] vendor/pulp-platform/common_cells/src/rr_arb_tree.sv(204): net 'gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask[-1]' does not have a driver
[WARN (VDB-1002)] vendor/pulp-platform/common_cells/src/rr_arb_tree.sv(204): net 'gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask[-1]' does not have a driver
[WARN (VERI-1330)] core/cache_subsystem/wt_dcache_wbuffer.sv(372): actual bit length 2 differs from formal bit length 1 for port 'idx_o'
[INFO (VERI-1018)] vendor/pulp-platform/common_cells/src/rr_arb_tree.sv(47): compiling module 'rr_arb_tree:(NumIn=32'b0,DataType=wbuffer_t_wt_cache_pkg)'
[WARN (VERI-1330)] core/cache_subsystem/wt_dcache_wbuffer.sv(390): actual bit length 2 differs from formal bit length 1 for port 'idx_o'
[WARN (VERI-9005)] core/cache_subsystem/wt_dcache_wbuffer.sv(438): 2-bit index expression 'rtrn_id' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VDB-1002)] core/cache_subsystem/wt_dcache_wbuffer.sv(107): net 'valid[-1]' does not have a driver
[WARN (VDB-1002)] core/cache_subsystem/wt_dcache_wbuffer.sv(108): net 'dirty[-1]' does not have a driver
[WARN (VDB-1002)] core/cache_subsystem/wt_dcache_wbuffer.sv(109): net 'tocheck[-1]' does not have a driver
[WARN (VDB-1002)] core/cache_subsystem/wt_dcache_wbuffer.sv(110): net 'wbuffer_hit_oh[-1]' does not have a driver
[WARN (VDB-1002)] core/cache_subsystem/wt_dcache_wbuffer.sv(112): net 'bdirty[0][3]' does not have a driver
[INFO (VERI-1018)] core/cache_subsystem/wt_dcache_mem.sv(29): compiling module 'wt_dcache_mem:(AxiCompliant=1'b1,AxiDataWidth=32'b0,NumPorts=32'b011)'
[INFO (VERI-1018)] core/cache_subsystem/wt_dcache_ctrl.sv(16): compiling module 'wt_dcache_ctrl:(RdTxId=2'b01,ArianeCfg='{0,0,0,32'b010,1024'b0,1024'b0,32'b011,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b01000000000000000000000000000000,1'b1,1'b0,64'b0,32'b0})'
[INFO (VERI-1018)] core/cache_subsystem/wt_dcache.sv(16): compiling module 'wt_dcache'
[INFO (VERI-1018)] core/cache_subsystem/cva6_icache.sv(28): compiling module 'cva6_icache'
[WARN (VERI-1209)] core/cache_subsystem/cva6_icache.sv(113): expression size 34 truncated to fit in target size 32
[WARN (VERI-1209)] core/cache_subsystem/cva6_icache.sv(123): expression size 34 truncated to fit in target size 3
[WARN (VERI-1330)] core/cache_subsystem/cva6_icache.sv(153): actual bit length 34 differs from formal bit length 64 for port 'address'
[WARN (VERI-1209)] core/cache_subsystem/cva6_icache.sv(331): expression size 32 truncated to fit in target size 1
[WARN (VERI-9005)] core/cache_subsystem/cva6_icache.sv(394): 6-bit index expression '{cl_offset_q,3'b0} +: FETCH_USER_WIDTH' is larger than the required 2 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] core/cache_subsystem/cva6_icache.sv(412): 6-bit index expression '{cl_offset_q,3'b0} +: FETCH_USER_WIDTH' is larger than the required 2 bits. This might lead to an out-of-bound access
[INFO (VERI-1018)] core/cache_subsystem/wt_axi_adapter.sv(17): compiling module 'wt_axi_adapter'
INFO (ISW003): Top module name is "rvfi_testbench".
WARNING (WNL008): Module "wt_cache_subsystem" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "wt_dcache_mem" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "sram" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "wt_axi_adapter" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          84 (11 packages)
  Single run mode                         On
  Pipeline                                On (68 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      78 (71 synthesized)
  Number of analyzed VHDL entities        0 (1 synthesized)
WARNING (WNL018): core/multiplier.sv(102): multiplication operator mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WOBS004): checks/rvfi_insn_check.sv(73): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): checks/rvfi_insn_check.sv(74): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): checks/rvfi_insn_check.sv(75): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): checks/rvfi_insn_check.sv(76): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
rvfi_testbench
[<embedded>] % clock clk_i
[<embedded>] % reset !rst_ni
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_ni".
[<embedded>] % set_engine_mode {Ht}
[<embedded>] % set_engineH_first_trace_attempt 5
[<embedded>] % prove -all -cover 
INFO (IPF036): Starting proof on task: "<embedded>", 19 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 6063 of 6071 design flops, 0 of 96 design latches, 0 of 0 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Ht, total 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.09s
0.0.PRE: Performing Proof Simplification...
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proof Simplification Iteration 1	[0.00 s]
0.0.Ht: Proof Simplification Iteration 2	[0.04 s]
0.0.Ht: Proof Simplification Iteration 3	[0.06 s]
0.0.Ht: Proof Simplification Iteration 4	[0.08 s]
0.0.Ht: Proof Simplification Iteration 5	[0.10 s]
0.0.Ht: Proof Simplification Iteration 6	[0.13 s]
0.0.PRE: Proof Simplification completed in 0.20 s
0.0.Ht: Identified and disabled 7 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Ht: caddy12.stanford.edu: "Rocky Linux 8.10 (Green Obsidian)" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 894094@caddy12.stanford.edu(local) jg_894015_caddy12.stanford.edu_1
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  5	[0.11 s]
0.0.Ht: A trace with 5 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Ht: The cover property "rvfi_testbench.checker_inst.rs1_addr_0_cover" was covered in 1 cycles in 0.33 s.
INFO (IPF047): 0.0.Ht: The cover property "rvfi_testbench.wrapper.i_cva6.reset" was covered in 1 cycles in 0.33 s.
INFO (IPF047): 0.0.Ht: The cover property "rvfi_testbench.wrapper.i_cva6.rvfi_valid" was covered in 5 cycles in 0.33 s.
INFO (IPF047): 0.0.Ht: The cover property "rvfi_testbench.wrapper.i_cva6.rvfi_insn_not_zero" was covered in 5 cycles in 0.33 s.
INFO (IPF047): 0.0.Ht: The cover property "rvfi_testbench.wrapper.i_cva6.rvfi_insn_alu_op" was covered in 5 cycles in 0.33 s.
0.0.Ht: A trace with 5 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Ht: The cover property "rvfi_testbench.checker_inst.rs1_addr_not_0_cover" was covered in 4 cycles in 0.38 s.
0.0.Ht: A trace with 5 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Ht: The cover property "rvfi_testbench.checker_inst.rs1_data_not_0_cover" was covered in 4 cycles in 0.42 s.
0.0.Ht: Trace Attempt  6	[0.19 s]
0.0.Ht: A trace with 6 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Ht: The cover property "rvfi_testbench.checker_inst.spec_valid_assume:precondition1" was covered in 6 cycles in 0.47 s.
INFO (IPF047): 0.0.Ht: The cover property "rvfi_testbench.checker_inst.rs2_addr_0_data_0_prop:precondition1" was covered in 6 cycles in 0.47 s.
INFO (IPF047): 0.0.Ht: The cover property "rvfi_testbench.checker_inst.rs1_addr_match_prop:precondition1" was covered in 6 cycles in 0.47 s.
INFO (IPF047): 0.0.Ht: The cover property "rvfi_testbench.checker_inst.spec_valid_cover" was covered in 6 cycles in 0.47 s.
INFO (IPF047): 0.0.Ht: The cover property "rvfi_testbench.checker_inst.rd_addr_match_prop:precondition1" was covered in 6 cycles in 0.47 s.
INFO (IPF047): 0.0.Ht: The cover property "rvfi_testbench.checker_inst.rd_wdata_match_prop:precondition1" was covered in 6 cycles in 0.47 s.
INFO (IPF047): 0.0.Ht: The cover property "rvfi_testbench.checker_inst.pc_wdata_match_prop:precondition1" was covered in 6 cycles in 0.47 s.
INFO (IPF047): 0.0.Ht: The cover property "rvfi_testbench.checker_inst.mem_addr_match_prop:precondition1" was covered in 6 cycles in 0.47 s.
INFO (IPF047): 0.0.Ht: The cover property "rvfi_testbench.checker_inst.mem_wdata_match_prop:precondition1" was covered in 6 cycles in 0.47 s.
INFO (IPF047): 0.0.Ht: The cover property "rvfi_testbench.checker_inst.trap_match_prop:precondition1" was covered in 6 cycles in 0.47 s.
0.0.Ht: A trace with 6 cycles was found. [0.21 s]
INFO (IPF047): 0.0.Ht: The cover property "rvfi_testbench.checker_inst.rs1_addr_0_data_0_prop:precondition1" was covered in 6 cycles in 0.52 s.
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.24 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.23 s]
INFO (IPF047): 0.0.Ht: The cover property "rvfi_testbench.checker_inst.rs2_addr_match_prop:precondition1" was covered in 6 cycles in 0.56 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: All properties either determined or skipped. [0.23 s]
0.0.Ht: Exited with Success (@ 0.59 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary (utilization 66.13 %)
--------------------------------------------------------------
     engines started                               :     1
     engine jobs started                           :     1

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Ht        0.12        0.23        0.00       66.13 %
    all        0.12        0.23        0.00       66.13 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.12        0.23        0.00

    Data read    : 261.69 kiB
    Data written : 973.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 29
                 assertions                   : 10
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 10 (100%)
                  - error                     : 0 (0%)
                 covers                       : 19
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 19 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
covered
[<embedded>] % load_radix_file radix.txt
[<embedded>] % set_engine_mode {I N}
[<embedded>] % prove -all -assert
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = I N 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = I N, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0.104s
1.0.PRE: Performing Proof Simplification...
1.0.I: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.I: Proof Simplification Iteration 1	[0.00 s]
1.0.I: Proof Simplification Iteration 2	[0.05 s]
1.0.I: Proof Simplification Iteration 3	[0.07 s]
1.0.I: Proof Simplification Iteration 4	[0.10 s]
1.0.I: Proof Simplification Iteration 5	[0.12 s]
1.0.I: Proof Simplification Iteration 6	[0.15 s]
1.0.PRE: Proof Simplification completed in 0.23 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 10
1: Initial ProofGrid level: 1
1: ProofGrid is starting event handling
1.0.N: caddy12.stanford.edu: "Rocky Linux 8.10 (Green Obsidian)" is an unsupported operating system.
1.0.I: caddy12.stanford.edu: "Rocky Linux 8.10 (Green Obsidian)" is an unsupported operating system.
1.0.N: Proofgrid shell started at 894114@caddy12.stanford.edu(local) jg_894015_caddy12.stanford.edu_2
1.0.I: Proofgrid shell started at 894113@caddy12.stanford.edu(local) jg_894015_caddy12.stanford.edu_2
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.I: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.rs1_addr_0_data_0_prop"	[0.00 s].
1.0.I: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.rs1_addr_0_data_0_prop"	[0.00 s].
1.0.N: Trace Attempt  1	[0.01 s]
1.0.I: Trace Attempt  1	[0.01 s]
1.0.I: Trace Attempt  2	[0.02 s]
1.0.I: Trace Attempt  3	[0.02 s]
1.0.N: Trace Attempt  2	[0.02 s]
1.0.I: Trace Attempt  2	[0.07 s]
1.0.I: Trace Attempt  3	[0.10 s]
1.0.I: Trace Attempt  4	[0.10 s]
1.0.N: Trace Attempt  3	[0.11 s]
1.0.N: Trace Attempt  4	[0.16 s]
1.0.I: Trace Attempt  3	[0.17 s]
1.0.I: Trace Attempt  4	[0.22 s]
1.0.N: Trace Attempt  4	[0.28 s]
1.0.I: Trace Attempt  4	[0.34 s]
1.0.N: Trace Attempt  5	[0.44 s]
1.0.I: Trace Attempt  5	[0.50 s]
1.0.N: Trace Attempt  5	[0.60 s]
1.0.I: Trace Attempt  5	[0.65 s]
1.0.I: Trace Attempt  6	[1.02 s]
1.0.I: Per property time limit expired (1.00 s) [1.06 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.rs1_addr_0_data_0_prop"	[1.06 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.rs2_addr_0_data_0_prop"	[0.00 s].
1.0.N: Trace Attempt  6	[1.03 s]
1.0.N: Per property time limit expired (1.00 s) [1.06 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.rs1_addr_0_data_0_prop"	[1.06 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.rs2_addr_0_data_0_prop"	[0.00 s].
1.0.I: Trace Attempt  1	[0.01 s]
1.0.N: Trace Attempt  1	[0.01 s]
1.0.I: Trace Attempt  2	[0.01 s]
1.0.I: Trace Attempt  3	[0.02 s]
1.0.N: Trace Attempt  2	[0.02 s]
1.0.I: Trace Attempt  2	[0.05 s]
1.0.I: Trace Attempt  3	[0.07 s]
1.0.I: Trace Attempt  4	[0.07 s]
1.0.N: Trace Attempt  3	[0.08 s]
1.0.N: Trace Attempt  4	[0.11 s]
1.0.I: Trace Attempt  3	[0.13 s]
1.0.I: Trace Attempt  4	[0.16 s]
1.0.N: Trace Attempt  4	[0.23 s]
1.0.I: Trace Attempt  4	[0.27 s]
1.0.N: Trace Attempt  5	[0.37 s]
1.0.I: Trace Attempt  5	[0.40 s]
1.0.I: Trace Attempt  5	[0.54 s]
1.0.N: Trace Attempt  5	[0.55 s]
1.0.I: Trace Attempt  6	[0.93 s]
1.0.I: Per property time limit expired (1.00 s) [1.05 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.rs2_addr_0_data_0_prop"	[1.05 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.rs1_addr_match_prop"	[0.00 s].
1.0.I: Trace Attempt  1	[0.01 s]
1.0.N: Trace Attempt  6	[0.94 s]
1.0.N: Per property time limit expired (1.00 s) [1.06 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.rs2_addr_0_data_0_prop"	[1.06 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.rs1_addr_match_prop"	[0.00 s].
1.0.I: Trace Attempt  2	[0.01 s]
1.0.I: Trace Attempt  3	[0.01 s]
1.0.I: Trace Attempt  2	[0.05 s]
1.0.I: Trace Attempt  3	[0.06 s]
1.0.I: Trace Attempt  4	[0.06 s]
1.0.N: Trace Attempt  3	[0.07 s]
1.0.N: Trace Attempt  4	[0.10 s]
1.0.I: Trace Attempt  3	[0.12 s]
1.0.I: Trace Attempt  4	[0.16 s]
1.0.N: Trace Attempt  4	[0.21 s]
1.0.I: Trace Attempt  4	[0.26 s]
1.0.N: Trace Attempt  5	[0.34 s]
1.0.I: Trace Attempt  5	[0.39 s]
1.0.N: Trace Attempt  5	[0.49 s]
1.0.I: Trace Attempt  5	[0.53 s]
1.0.I: Trace Attempt  6	[0.86 s]
1.0.I: Per property time limit expired (1.00 s) [1.04 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.rs1_addr_match_prop"	[1.04 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.rs2_addr_match_prop"	[0.00 s].
1.0.N: Trace Attempt  6	[0.84 s]
1.0.N: Per property time limit expired (1.00 s) [1.04 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.rs1_addr_match_prop"	[1.04 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.rs2_addr_match_prop"	[0.00 s].
1.0.I: Trace Attempt  1	[0.01 s]
1.0.I: Trace Attempt  2	[0.01 s]
1.0.I: Trace Attempt  3	[0.01 s]
1.0.I: Trace Attempt  2	[0.05 s]
1.0.I: Trace Attempt  3	[0.06 s]
1.0.I: Trace Attempt  4	[0.07 s]
1.0.N: Trace Attempt  3	[0.07 s]
1.0.N: Trace Attempt  4	[0.10 s]
1.0.I: Trace Attempt  3	[0.12 s]
1.0.I: Trace Attempt  4	[0.16 s]
1.0.N: Trace Attempt  4	[0.21 s]
1.0.I: Trace Attempt  4	[0.26 s]
1.0.N: Trace Attempt  5	[0.34 s]
1.0.I: Trace Attempt  5	[0.39 s]
1.0.N: Trace Attempt  5	[0.50 s]
1.0.I: Trace Attempt  5	[0.54 s]
1.0.N: Trace Attempt  6	[0.83 s]
1.0.N: Per property time limit expired (1.00 s) [1.04 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.rs2_addr_match_prop"	[1.04 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.rd_addr_match_prop"	[0.00 s].
1.0.I: Trace Attempt  6	[0.86 s]
1.0.I: Per property time limit expired (1.00 s) [1.06 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.rs2_addr_match_prop"	[1.06 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.rd_addr_match_prop"	[0.00 s].
1.0.N: Trace Attempt  1	[0.01 s]
1.0.I: Trace Attempt  1	[0.01 s]
1.0.N: Trace Attempt  2	[0.02 s]
1.0.N: Trace Attempt  3	[0.02 s]
1.0.I: Trace Attempt  2	[0.01 s]
1.0.I: Trace Attempt  2	[0.04 s]
1.0.I: Trace Attempt  3	[0.06 s]
1.0.I: Trace Attempt  4	[0.06 s]
1.0.N: Trace Attempt  3	[0.09 s]
1.0.N: Trace Attempt  4	[0.13 s]
1.0.I: Trace Attempt  3	[0.13 s]
1.0.I: Trace Attempt  4	[0.16 s]
1.0.N: Trace Attempt  4	[0.24 s]
1.0.I: Trace Attempt  4	[0.27 s]
1.0.N: Trace Attempt  5	[0.37 s]
1.0.I: Trace Attempt  5	[0.39 s]
1.0.N: Trace Attempt  5	[0.52 s]
1.0.I: Trace Attempt  5	[0.53 s]
1.0.N: Trace Attempt  6	[0.88 s]
1.0.N: Per property time limit expired (1.00 s) [1.03 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.rd_addr_match_prop"	[1.03 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.rd_wdata_match_prop"	[0.00 s].
1.0.I: Trace Attempt  6	[0.87 s]
1.0.I: Per property time limit expired (1.00 s) [1.03 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.rd_addr_match_prop"	[1.03 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.rd_wdata_match_prop"	[0.00 s].
1.0.N: Trace Attempt  1	[0.01 s]
1.0.N: Trace Attempt  2	[0.01 s]
1.0.N: Trace Attempt  3	[0.01 s]
1.0.I: Trace Attempt  2	[0.04 s]
1.0.I: Trace Attempt  3	[0.05 s]
1.0.I: Trace Attempt  4	[0.05 s]
1.0.N: Trace Attempt  3	[0.07 s]
1.0.N: Trace Attempt  4	[0.11 s]
1.0.I: Trace Attempt  3	[0.11 s]
1.0.I: Trace Attempt  4	[0.15 s]
1.0.N: Trace Attempt  4	[0.22 s]
1.0.I: Trace Attempt  4	[0.26 s]
1.0.N: Trace Attempt  5	[0.35 s]
1.0.I: Trace Attempt  5	[0.39 s]
1.0.N: Trace Attempt  5	[0.49 s]
1.0.I: Trace Attempt  5	[0.53 s]
1.0.N: Trace Attempt  6	[0.88 s]
1.0.N: A trace with 6 cycles was found. [1.02 s]
INFO (IPF055): 1.0.N: A counterexample (cex) with 6 cycles was found for the property "rvfi_testbench.checker_inst.rd_wdata_match_prop" in 1.06 s.
1: ProofGrid usable level: 9
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.rd_wdata_match_prop"	[1.10 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.pc_wdata_match_prop"	[0.00 s].
1.0.N: Trace Attempt  1	[0.01 s]
1.0.N: Trace Attempt  2	[0.01 s]
1.0.N: Trace Attempt  3	[0.01 s]
1.0.I: Trace Attempt  6	[0.89 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.rd_wdata_match_prop"	[1.09 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.pc_wdata_match_prop"	[0.00 s].
1.0.I: Trace Attempt  2	[0.04 s]
1.0.I: Trace Attempt  3	[0.05 s]
1.0.I: Trace Attempt  4	[0.05 s]
1.0.N: Trace Attempt  3	[0.07 s]
1.0.N: Trace Attempt  4	[0.10 s]
1.0.I: Trace Attempt  3	[0.11 s]
1.0.I: Trace Attempt  4	[0.14 s]
1.0.N: Trace Attempt  4	[0.21 s]
1.0.I: Trace Attempt  4	[0.25 s]
1.0.N: Trace Attempt  5	[0.35 s]
1.0.I: Trace Attempt  5	[0.39 s]
1.0.N: Trace Attempt  5	[0.49 s]
1.0.I: Trace Attempt  5	[0.53 s]
1.0.N: Trace Attempt  6	[0.86 s]
1.0.N: Per property time limit expired (1.00 s) [1.04 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.pc_wdata_match_prop"	[0.97 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.mem_addr_match_prop"	[0.00 s].
1.0.I: Trace Attempt  6	[0.83 s]
1.0.I: Per property time limit expired (1.00 s) [1.03 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.pc_wdata_match_prop"	[0.98 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.mem_addr_match_prop"	[0.00 s].
1.0.N: Trace Attempt  1	[0.01 s]
1.0.N: Trace Attempt  2	[0.02 s]
1.0.N: Trace Attempt  3	[0.02 s]
1.0.I: Trace Attempt  1	[0.01 s]
1.0.I: Trace Attempt  2	[0.01 s]
1.0.I: Trace Attempt  2	[0.04 s]
1.0.I: Trace Attempt  3	[0.06 s]
1.0.I: Trace Attempt  4	[0.06 s]
1.0.N: Trace Attempt  3	[0.08 s]
1.0.N: Trace Attempt  4	[0.12 s]
1.0.I: Trace Attempt  3	[0.12 s]
1.0.I: Trace Attempt  4	[0.15 s]
1.0.N: Trace Attempt  4	[0.24 s]
1.0.I: Trace Attempt  4	[0.25 s]
1.0.I: Trace Attempt  5	[0.37 s]
1.0.N: Trace Attempt  5	[0.38 s]
1.0.I: Trace Attempt  5	[0.51 s]
1.0.N: Trace Attempt  5	[0.54 s]
1.0.N: Trace Attempt  6	[0.91 s]
1.0.N: Per property time limit expired (1.00 s) [1.03 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.mem_addr_match_prop"	[1.03 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.mem_wdata_match_prop"	[0.00 s].
1.0.N: Trace Attempt  1	[0.01 s]
1.0.N: Trace Attempt  2	[0.02 s]
1.0.N: Trace Attempt  3	[0.02 s]
1.0.I: Trace Attempt  6	[0.83 s]
1.0.I: Per property time limit expired (1.00 s) [1.04 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.mem_addr_match_prop"	[1.04 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.mem_wdata_match_prop"	[0.00 s].
1.0.I: Trace Attempt  2	[0.04 s]
1.0.I: Trace Attempt  3	[0.06 s]
1.0.I: Trace Attempt  4	[0.06 s]
1.0.N: Trace Attempt  3	[0.08 s]
1.0.N: Trace Attempt  4	[0.12 s]
1.0.I: Trace Attempt  3	[0.12 s]
1.0.I: Trace Attempt  4	[0.16 s]
1.0.N: Trace Attempt  4	[0.23 s]
1.0.I: Trace Attempt  4	[0.27 s]
1.0.N: Trace Attempt  5	[0.36 s]
1.0.I: Trace Attempt  5	[0.40 s]
1.0.N: Trace Attempt  5	[0.52 s]
1.0.I: Trace Attempt  5	[0.55 s]
1.0.N: Trace Attempt  6	[0.90 s]
1.0.N: Per property time limit expired (1.00 s) [1.04 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.mem_wdata_match_prop"	[1.04 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.trap_match_prop"	[0.00 s].
1.0.N: Trace Attempt  1	[0.01 s]
1.0.N: Trace Attempt  2	[0.01 s]
1.0.N: Trace Attempt  3	[0.01 s]
1.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 1.0.N: The property "rvfi_testbench.checker_inst.trap_match_prop" was proven in 0.01 s.
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.trap_match_prop"	[0.02 s].
1.0.I: Trace Attempt  6	[0.90 s]
1.0.I: Per property time limit expired (1.00 s) [1.04 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.mem_wdata_match_prop"	[1.04 s].
1.0.I: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.rs1_addr_0_data_0_prop"	[0.00 s].
1.0.N: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.rs1_addr_0_data_0_prop"	[0.00 s].
1.0.I: Trace Attempt  6	[0.17 s]
1: ProofGrid usable level: 8
1.0.N: Trace Attempt  1	[1.57 s]
1.0.I: Trace Attempt  1	[1.64 s]
1.0.I: Trace Attempt  2	[1.67 s]
1.0.N: Trace Attempt  2	[1.67 s]
1.0.N: Trace Attempt  3	[1.68 s]
1.0.I: Trace Attempt  3	[1.76 s]
1.0.I: Trace Attempt  4	[1.89 s]
1.0.N: Trace Attempt  4	[1.95 s]
1.0.N: Trace Attempt  5	[2.97 s]
1.0.I: Trace Attempt 13	[6.13 s]
1.0.N: Trace Attempt  6	[5.84 s]
1.0.N: Per property time limit expired (10.00 s) [10.02 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.rs1_addr_0_data_0_prop"	[10.02 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.rs2_addr_0_data_0_prop"	[0.00 s].
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.rs1_addr_0_data_0_prop"	[10.08 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.rs2_addr_0_data_0_prop"	[0.00 s].
1.0.N: Trace Attempt  6	[0.19 s]
1.0.I: Trace Attempt  1	[1.69 s]
1.0.I: Trace Attempt  2	[1.71 s]
1.0.I: Trace Attempt  3	[1.81 s]
1.0.I: Trace Attempt  4	[1.94 s]
1.0.N: Trace Attempt  1	[2.20 s]
1.0.N: Trace Attempt  2	[2.29 s]
1.0.N: Trace Attempt  3	[2.31 s]
1.0.N: Trace Attempt  4	[2.48 s]
1.0.N: Trace Attempt  5	[2.57 s]
1.0.N: Trace Attempt  6	[6.30 s]
1.0.N: Per property time limit expired (10.00 s) [10.02 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.rs2_addr_0_data_0_prop"	[10.02 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.rs1_addr_match_prop"	[0.00 s].
1.0.I: Trace Attempt 10	[4.48 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.rs2_addr_0_data_0_prop"	[9.99 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.rs1_addr_match_prop"	[0.00 s].
1.0.N: Trace Attempt  6	[0.17 s]
1.0.I: Trace Attempt  6	[0.16 s]
1.0.I: Trace Attempt  1	[3.29 s]
1.0.I: Trace Attempt  2	[3.31 s]
1.0.I: Trace Attempt  3	[3.41 s]
1.0.I: Trace Attempt  5	[3.65 s]
1.0.N: Trace Attempt 15	[4.69 s]
1.0.N: Trace Attempt  1	[5.14 s]
1.0.N: Trace Attempt  2	[5.20 s]
1.0.N: Trace Attempt  3	[5.21 s]
1.0.N: Trace Attempt  4	[5.31 s]
1.0.N: Trace Attempt  5	[5.51 s]
1.0.N: Trace Attempt  7	[9.30 s]
1.0.N: Per property time limit expired (10.00 s) [10.01 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.rs1_addr_match_prop"	[10.01 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.rs2_addr_match_prop"	[0.00 s].
1.0.I: Trace Attempt 10	[5.93 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.rs1_addr_match_prop"	[10.01 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.rs2_addr_match_prop"	[0.00 s].
1.0.N: Trace Attempt  6	[0.16 s]
1.0.I: Trace Attempt  6	[0.16 s]
1.0.N: Trace Attempt 15	[4.51 s]
1.0.I: Trace Attempt 15	[4.78 s]
1.0.N: Trace Attempt  1	[4.83 s]
1.0.N: Trace Attempt  2	[4.88 s]
1.0.N: Trace Attempt  3	[4.89 s]
1.0.N: Trace Attempt  4	[5.02 s]
1.0.I: Trace Attempt  1	[5.07 s]
1.0.I: Trace Attempt  2	[5.08 s]
1.0.I: Trace Attempt  3	[5.12 s]
1.0.I: Trace Attempt  5	[5.22 s]
1.0.N: Trace Attempt  5	[5.31 s]
1.0.N: Trace Attempt  8	[9.23 s]
1.0.N: Per property time limit expired (10.00 s) [10.01 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.rs2_addr_match_prop"	[10.01 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.rd_addr_match_prop"	[0.00 s].
1.0.I: Trace Attempt 10	[6.46 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.rs2_addr_match_prop"	[9.99 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.rd_addr_match_prop"	[0.00 s].
1.0.N: Trace Attempt  6	[0.16 s]
1.0.I: Trace Attempt  6	[0.16 s]
1.0.I: Trace Attempt  1	[2.17 s]
1.0.I: Trace Attempt  2	[2.18 s]
1.0.I: Trace Attempt  3	[2.21 s]
1.0.I: Trace Attempt  4	[2.27 s]
1.0.N: Trace Attempt  1	[2.37 s]
1.0.N: Trace Attempt  2	[2.41 s]
1.0.N: Trace Attempt  3	[2.42 s]
1.0.N: Trace Attempt  4	[2.53 s]
1.0.N: Trace Attempt  5	[2.62 s]
1.0.N: Trace Attempt 11	[8.67 s]
1.0.N: Validation of fixpoint was successful. Time = 0.02
1.0.N: A proof was found: No trace exists. [9.53 s]
INFO (IPF057): 1.0.N: The property "rvfi_testbench.checker_inst.rd_addr_match_prop" was proven in 9.53 s.
1: ProofGrid usable level: 7
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.rd_addr_match_prop"	[9.53 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.pc_wdata_match_prop"	[0.00 s].
1.0.I: Trace Attempt 10	[3.04 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.rd_addr_match_prop"	[9.53 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.pc_wdata_match_prop"	[0.00 s].
1.0.I: Trace Attempt  6	[0.16 s]
1.0.I: Trace Attempt 10	[4.71 s]
1.0.I: Trace Attempt 11	[9.24 s]
1.0.N: Trace Attempt  1	[9.56 s]
1.0.I: Trace Attempt  1	[9.60 s]
1.0.I: Trace Attempt  2	[9.62 s]
1.0.N: Trace Attempt  2	[9.67 s]
1.0.N: Trace Attempt  3	[9.69 s]
1.0.I: Trace Attempt  3	[9.71 s]
1.0.I: Trace Attempt  4	[9.85 s]
1.0.N: Trace Attempt  4	[9.93 s]
1.0.N: Per property time limit expired (10.00 s) [10.02 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.pc_wdata_match_prop"	[10.02 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.mem_addr_match_prop"	[0.00 s].
1.0.I: Per property time limit expired (10.00 s) [10.01 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.pc_wdata_match_prop"	[10.01 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.mem_addr_match_prop"	[0.00 s].
1.0.N: Trace Attempt  1	[4.38 s]
1.0.N: Trace Attempt  2	[4.52 s]
1.0.N: Trace Attempt  3	[4.54 s]
1.0.I: Trace Attempt  1	[4.75 s]
1.0.I: Trace Attempt  2	[4.77 s]
1.0.I: Trace Attempt  3	[4.87 s]
1.0.I: Trace Attempt  4	[5.02 s]
1.0.N: Trace Attempt  4	[5.48 s]
1.0.N: Trace Attempt  5	[5.89 s]
1.0.N: Trace Attempt  6	[8.98 s]
1.0.N: Per property time limit expired (10.00 s) [10.03 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.mem_addr_match_prop"	[10.03 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.mem_wdata_match_prop"	[0.00 s].
1.0.I: Trace Attempt  8	[7.00 s]
1.0.I: Per property time limit expired (10.00 s) [10.03 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.mem_addr_match_prop"	[10.03 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.mem_wdata_match_prop"	[0.00 s].
1.0.N: Trace Attempt  6	[0.17 s]
1.0.I: Trace Attempt  6	[0.17 s]
1.0.I: Trace Attempt  1	[3.65 s]
1.0.I: Trace Attempt  2	[3.67 s]
1.0.I: Trace Attempt  3	[3.77 s]
1.0.I: Trace Attempt  4	[3.91 s]
1.0.N: Trace Attempt  1	[3.92 s]
1.0.N: Trace Attempt  2	[4.03 s]
1.0.N: Trace Attempt  3	[4.05 s]
1.0.N: Trace Attempt  4	[4.36 s]
1.0.N: Trace Attempt  5	[4.84 s]
1.0.I: Trace Attempt 10	[8.63 s]
1.0.N: Trace Attempt 10	[9.56 s]
1.0.I: Trace Attempt  9	[9.50 s]
1.0.I: Per property time limit expired (10.00 s) [10.05 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.mem_wdata_match_prop"	[10.05 s].
1.0.N: Per property time limit expired (10.00 s) [10.06 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.mem_wdata_match_prop"	[10.07 s].
1.0.I: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.rs1_addr_0_data_0_prop"	[0.00 s].
1.0.N: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.rs1_addr_0_data_0_prop"	[0.00 s].
1.0.I: Trace Attempt  7	[0.18 s]
1.0.I: Trace Attempt  1	[1.04 s]
1.0.I: Trace Attempt  2	[1.06 s]
1.0.N: Trace Attempt  1	[1.08 s]
1.0.I: Trace Attempt  3	[1.16 s]
1.0.N: Trace Attempt  2	[1.18 s]
1.0.N: Trace Attempt  3	[1.19 s]
1.0.I: Trace Attempt  4	[1.28 s]
1.0.N: Trace Attempt  4	[2.09 s]
1.0.N: Trace Attempt  5	[2.68 s]
1.0.N: Trace Attempt  7	[11.31 s]
1.0.N: Trace Attempt  8	[17.37 s]
1.0.N: Trace Attempt  9	[24.05 s]
1.0.N: Validation of fixpoint was successful. Time = 0.04
1.0.N: A proof was found: No trace exists. [25.29 s]
INFO (IPF057): 1.0.N: The property "rvfi_testbench.checker_inst.rs1_addr_0_data_0_prop" was proven in 25.29 s.
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.rs1_addr_0_data_0_prop"	[25.29 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.rs2_addr_0_data_0_prop"	[0.00 s].
1.0.I: Trace Attempt 13	[5.18 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.rs1_addr_0_data_0_prop"	[25.34 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.rs2_addr_0_data_0_prop"	[0.00 s].
1.0.I: Trace Attempt  7	[0.19 s]
1: ProofGrid usable level: 6
1.0.I: Trace Attempt  1	[1.11 s]
1.0.I: Trace Attempt  2	[1.13 s]
1.0.I: Trace Attempt  3	[1.22 s]
1.0.I: Trace Attempt  4	[1.36 s]
1.0.N: Trace Attempt  1	[1.68 s]
1.0.N: Trace Attempt  2	[1.78 s]
1.0.N: Trace Attempt  3	[1.79 s]
1.0.N: Trace Attempt  4	[2.17 s]
1.0.N: Trace Attempt  5	[3.35 s]
1.0.N: Trace Attempt  6	[14.74 s]
1.0.N: Trace Attempt  7	[35.75 s]
1.0.N: Trace Attempt  8	[46.85 s]
1.0.N: Validation of fixpoint was successful. Time = 0.05
1.0.N: A proof was found: No trace exists. [47.92 s]
INFO (IPF057): 1.0.N: The property "rvfi_testbench.checker_inst.rs2_addr_0_data_0_prop" was proven in 47.92 s.
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.rs2_addr_0_data_0_prop"	[47.92 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.rs1_addr_match_prop"	[0.00 s].
1.0.I: Trace Attempt 10	[3.91 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.rs2_addr_0_data_0_prop"	[47.90 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.rs1_addr_match_prop"	[0.00 s].
1.0.I: Trace Attempt  8	[0.22 s]
1: ProofGrid usable level: 5
1.0.N: Trace Attempt  1	[1.83 s]
1.0.N: Trace Attempt  2	[1.94 s]
1.0.N: Trace Attempt  3	[1.95 s]
1.0.I: Trace Attempt  1	[1.95 s]
1.0.I: Trace Attempt  2	[1.97 s]
1.0.N: Trace Attempt  4	[2.06 s]
1.0.I: Trace Attempt  3	[2.06 s]
1.0.I: Trace Attempt  5	[2.33 s]
1.0.N: Trace Attempt  5	[2.40 s]
1.0.N: Trace Attempt  7	[17.02 s]
1.0.N: Trace Attempt  8	[31.85 s]
1.0.N: Trace Attempt  9	[51.42 s]
1.0.N: Trace Attempt 11	[70.27 s]
1.0.N: Trace Attempt 11	[74.67 s]
1.0.I: Trace Attempt  9	[74.66 s]
1.0.I: Trace Attempt  1	[77.91 s]
1.0.I: Trace Attempt  2	[77.93 s]
1.0.I: Trace Attempt  3	[78.03 s]
1.0.I: Trace Attempt  5	[78.27 s]
1.0.N: Trace Attempt 12	[86.74 s]
1.0.N: Trace Attempt  1	[87.16 s]
1.0.N: Trace Attempt  2	[87.26 s]
1.0.N: Trace Attempt  3	[87.28 s]
1.0.N: Trace Attempt  4	[87.58 s]
1.0.N: Trace Attempt  5	[88.20 s]
1.0.N: Trace Attempt  6	[92.44 s]
1.0.N: Per property time limit expired (100.00 s) [100.02 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.rs1_addr_match_prop"	[100.03 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.rs2_addr_match_prop"	[0.00 s].
1.0.I: Trace Attempt 10	[80.44 s]
1.0.I: Per property time limit expired (100.00 s) [100.04 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.rs1_addr_match_prop"	[100.04 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.rs2_addr_match_prop"	[0.00 s].
1.0.I: Trace Attempt  8	[0.23 s]
1.0.N: Trace Attempt  1	[1.76 s]
1.0.N: Trace Attempt  2	[1.86 s]
1.0.N: Trace Attempt  3	[1.87 s]
1.0.N: Trace Attempt  4	[2.09 s]
1.0.N: Trace Attempt  5	[2.71 s]
1.0.I: Trace Attempt  1	[3.76 s]
1.0.I: Trace Attempt  2	[3.77 s]
1.0.I: Trace Attempt  3	[3.82 s]
1.0.I: Trace Attempt  5	[3.92 s]
1.0.N: Trace Attempt  7	[8.16 s]
1.0.N: Trace Attempt  9	[19.86 s]
1.0.N: Validation of fixpoint was successful. Time = 0.03
1.0.N: Trace Attempt 10	[20.59 s]
1.0.N: A proof was found: No trace exists. [21.14 s]
INFO (IPF057): 1.0.N: The property "rvfi_testbench.checker_inst.rs2_addr_match_prop" was proven in 21.14 s.
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.rs2_addr_match_prop"	[21.14 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.pc_wdata_match_prop"	[0.00 s].
1.0.I: Trace Attempt 10	[5.14 s]
1: ProofGrid usable level: 4
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.rs2_addr_match_prop"	[21.12 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.pc_wdata_match_prop"	[0.00 s].
1.0.N: Trace Attempt 10	[0.26 s]
1.0.I: Trace Attempt 10	[0.25 s]
1.0.N: Trace Attempt  1	[4.04 s]
1.0.N: Trace Attempt  2	[4.14 s]
1.0.N: Trace Attempt  3	[4.16 s]
1.0.N: Trace Attempt  4	[4.32 s]
1.0.N: Trace Attempt  5	[4.44 s]
1.0.I: Trace Attempt 11	[4.50 s]
1.0.I: Trace Attempt  1	[4.85 s]
1.0.I: Trace Attempt  2	[4.87 s]
1.0.I: Trace Attempt  3	[4.97 s]
1.0.I: Trace Attempt  4	[5.11 s]
1.0.N: Trace Attempt  7	[10.95 s]
1.0.I: Trace Attempt 12	[12.89 s]
1.0.I: Trace Attempt 12	[21.80 s]
1.0.I: Trace Attempt  1	[22.21 s]
1.0.I: Trace Attempt  2	[22.23 s]
1.0.I: Trace Attempt  3	[22.34 s]
1.0.I: Trace Attempt  4	[22.51 s]
1.0.N: Trace Attempt 13	[30.89 s]
1.0.N: Trace Attempt  1	[31.34 s]
1.0.N: Trace Attempt  2	[31.46 s]
1.0.N: Trace Attempt  3	[31.48 s]
1.0.N: Trace Attempt  4	[31.61 s]
1.0.N: Trace Attempt  5	[31.97 s]
1.0.I: Trace Attempt 12	[32.57 s]
1.0.N: Trace Attempt  6	[36.04 s]
1.0.N: Trace Attempt  7	[44.94 s]
1.0.N: Trace Attempt  8	[50.58 s]
1.0.I: Trace Attempt 13	[51.62 s]
1.0.I: Trace Attempt  1	[52.02 s]
1.0.I: Trace Attempt  2	[52.04 s]
1.0.I: Trace Attempt  3	[52.15 s]
1.0.I: Trace Attempt  4	[52.30 s]
1.0.I: Trace Attempt 10	[56.50 s]
1.0.N: Trace Attempt  9	[56.71 s]
1.0.I: Trace Attempt 12	[63.23 s]
1.0.I: Trace Attempt 13	[79.13 s]
1.0.N: Trace Attempt 13	[81.43 s]
1.0.N: Per property time limit expired (100.00 s) [100.08 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.pc_wdata_match_prop"	[100.09 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.mem_addr_match_prop"	[0.00 s].
1.0.I: Trace Attempt 13	[81.35 s]
1.0.I: Per property time limit expired (100.00 s) [100.08 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.pc_wdata_match_prop"	[100.08 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.mem_addr_match_prop"	[0.00 s].
1.0.I: Trace Attempt  8	[0.23 s]
1.0.N: Trace Attempt  1	[3.15 s]
1.0.I: Trace Attempt  1	[3.21 s]
1.0.I: Trace Attempt  2	[3.23 s]
1.0.N: Trace Attempt  2	[3.28 s]
1.0.N: Trace Attempt  3	[3.29 s]
1.0.I: Trace Attempt  3	[3.34 s]
1.0.N: Trace Attempt  4	[3.51 s]
1.0.I: Trace Attempt  4	[3.50 s]
1.0.N: Trace Attempt  5	[3.63 s]
1.0.I: Trace Attempt 10	[13.19 s]
1.0.N: Trace Attempt 10	[16.15 s]
1.0.I: Trace Attempt 10	[22.50 s]
1.0.I: Trace Attempt  1	[22.77 s]
1.0.I: Trace Attempt  2	[22.80 s]
1.0.I: Trace Attempt  3	[22.90 s]
1.0.I: Trace Attempt  5	[23.16 s]
1.0.N: Trace Attempt 11	[29.27 s]
1.0.N: Trace Attempt  1	[29.81 s]
1.0.N: Trace Attempt  2	[29.95 s]
1.0.N: Trace Attempt  3	[29.97 s]
1.0.N: Trace Attempt  4	[30.96 s]
1.0.N: Trace Attempt  5	[31.48 s]
1.0.I: Trace Attempt 11	[38.45 s]
1.0.I: Trace Attempt 10	[44.29 s]
1.0.I: Trace Attempt 11	[57.22 s]
1.0.I: Trace Attempt  1	[57.73 s]
1.0.I: Trace Attempt  2	[57.75 s]
1.0.I: Trace Attempt  3	[57.87 s]
1.0.I: Trace Attempt  5	[58.15 s]
1.0.I: Trace Attempt 10	[65.10 s]
1.0.N: Trace Attempt  6	[33.92 s]
1.0.N: Per property time limit expired (100.00 s) [100.04 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.mem_addr_match_prop"	[100.04 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.mem_wdata_match_prop"	[0.00 s].
1.0.I: Per property time limit expired (100.00 s) [100.04 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.mem_addr_match_prop"	[100.04 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.mem_wdata_match_prop"	[0.00 s].
1.0.N: Trace Attempt 10	[0.28 s]
1.0.I: Trace Attempt  1	[4.97 s]
1.0.I: Trace Attempt  2	[5.00 s]
1.0.I: Trace Attempt  3	[5.12 s]
1.0.I: Trace Attempt  5	[5.41 s]
1.0.N: Trace Attempt 11	[7.31 s]
1.0.N: Trace Attempt  1	[7.93 s]
1.0.N: Trace Attempt  2	[8.03 s]
1.0.N: Trace Attempt  3	[8.04 s]
1.0.N: Trace Attempt  4	[8.25 s]
1.0.N: Trace Attempt  5	[8.35 s]
1.0.I: Trace Attempt 11	[15.95 s]
1.0.I: Trace Attempt 11	[24.33 s]
1.0.I: Trace Attempt  1	[24.77 s]
1.0.I: Trace Attempt  2	[24.79 s]
1.0.I: Trace Attempt  3	[24.89 s]
1.0.I: Trace Attempt  5	[25.14 s]
1.0.N: Trace Attempt  7	[33.25 s]
1.0.I: Trace Attempt 12	[38.99 s]
1.0.I: Trace Attempt 13	[68.02 s]
1.0.N: Trace Attempt  8	[71.48 s]
1.0.I: Trace Attempt 11	[84.76 s]
1.0.N: Trace Attempt 13	[84.87 s]
1.0.N: Per property time limit expired (100.00 s) [100.10 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.mem_wdata_match_prop"	[100.10 s].
1.0.N: Next scan (3) will use per property time limit: 1s * 10 ^ 3 = 1000s
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.rs1_addr_match_prop"	[0.00 s].
1.0.I: Per property time limit expired (100.00 s) [100.09 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.mem_wdata_match_prop"	[100.09 s].
1.0.I: Next scan (3) will use per property time limit: 1s * 10 ^ 3 = 1000s
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.rs1_addr_match_prop"	[0.00 s].
1.0.I: Trace Attempt  1	[3.47 s]
1.0.I: Trace Attempt  2	[3.49 s]
1.0.I: Trace Attempt  3	[3.59 s]
1.0.I: Trace Attempt  5	[3.83 s]
1.0.N: Trace Attempt  1	[10.33 s]
1.0.N: Trace Attempt  2	[10.44 s]
1.0.N: Trace Attempt  3	[10.45 s]
1.0.N: Trace Attempt  4	[10.73 s]
1.0.N: Trace Attempt  5	[11.16 s]
1.0.N: Trace Attempt  7	[24.41 s]
1.0.N: Trace Attempt  8	[41.94 s]
1.0.N: Trace Attempt  9	[53.08 s]
1.0.N: Trace Attempt 10	[61.84 s]
1.0.N: Validation of fixpoint was successful. Time = 0.08
1.0.N: A proof was found: No trace exists. [66.21 s]
INFO (IPF057): 1.0.N: The property "rvfi_testbench.checker_inst.rs1_addr_match_prop" was proven in 66.21 s.
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.rs1_addr_match_prop"	[66.21 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.pc_wdata_match_prop"	[0.00 s].
1.0.I: Trace Attempt 10	[5.99 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.rs1_addr_match_prop"	[66.24 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.pc_wdata_match_prop"	[0.00 s].
1.0.I: Trace Attempt 13	[0.34 s]
1: ProofGrid usable level: 3
1.0.N: Trace Attempt  1	[28.40 s]
1.0.N: Trace Attempt  2	[28.52 s]
1.0.N: Trace Attempt  3	[28.54 s]
1.0.N: Trace Attempt  4	[28.83 s]
1.0.N: Trace Attempt  5	[29.07 s]
1.0.I: Trace Attempt 14	[33.50 s]
1.0.I: Trace Attempt  1	[33.99 s]
1.0.I: Trace Attempt  2	[34.02 s]
1.0.I: Trace Attempt  3	[34.14 s]
1.0.I: Trace Attempt  4	[34.32 s]
1.0.N: Trace Attempt  7	[44.54 s]
1.0.I: Trace Attempt 12	[46.00 s]
1.0.N: Trace Attempt  8	[58.40 s]
1.0.N: Trace Attempt 10	[87.37 s]
1.0.I: Trace Attempt 15	[113.18 s]
1.0.I: Trace Attempt 14	[118.75 s]
1.0.N: Trace Attempt 15	[118.87 s]
1.0.I: Trace Attempt 15	[179.81 s]
1.0.I: Trace Attempt  1	[180.28 s]
1.0.I: Trace Attempt  2	[180.31 s]
1.0.I: Trace Attempt  3	[180.43 s]
1.0.I: Trace Attempt  4	[180.59 s]
1.0.I: Trace Attempt 10	[185.12 s]
1.0.I: Trace Attempt 12	[192.54 s]
1.0.N: Trace Attempt 16	[217.69 s]
1.0.N: Trace Attempt  1	[218.25 s]
1.0.N: Trace Attempt  2	[218.36 s]
1.0.N: Trace Attempt  3	[218.38 s]
1.0.N: Trace Attempt  4	[218.66 s]
1.0.N: Trace Attempt  5	[218.76 s]
1.0.N: Trace Attempt  7	[230.30 s]
1.0.N: Trace Attempt  8	[239.00 s]
1.0.N: Trace Attempt  9	[244.09 s]
1.0.I: Trace Attempt 15	[245.62 s]
1.0.I: Trace Attempt 15	[258.84 s]
1.0.N: Trace Attempt 10	[279.98 s]
1.0.N: Trace Attempt 11	[321.84 s]
1.0.I: Trace Attempt 16	[353.79 s]
1.0.I: Trace Attempt  1	[354.31 s]
1.0.I: Trace Attempt  2	[354.33 s]
1.0.I: Trace Attempt  3	[354.44 s]
1.0.I: Trace Attempt  4	[354.59 s]
1.0.N: Trace Attempt 12	[362.00 s]
1.0.I: Trace Attempt 12	[364.17 s]
1.0.N: Trace Attempt 13	[406.23 s]
1.0.I: Trace Attempt 15	[420.31 s]
1.0.N: Trace Attempt 14	[493.24 s]
1.0.I: Trace Attempt 16	[514.35 s]
1.0.N: Trace Attempt 15	[519.39 s]
1.0.I: Trace Attempt 16	[564.39 s]
1.0.N: Trace Attempt 16	[564.52 s]
1.0.I: Trace Attempt 17	[743.42 s]
1.0.I: Trace Attempt  1	[743.93 s]
1.0.I: Trace Attempt  2	[743.96 s]
1.0.I: Trace Attempt  3	[744.08 s]
1.0.I: Trace Attempt  4	[744.24 s]
1.0.I: Trace Attempt 10	[748.40 s]
1.0.I: Trace Attempt 12	[754.54 s]
1.0.N: Trace Attempt 17	[760.72 s]
1.0.N: Trace Attempt  1	[761.38 s]
1.0.N: Trace Attempt  2	[761.50 s]
1.0.N: Trace Attempt  3	[761.52 s]
1.0.N: Trace Attempt  4	[762.03 s]
1.0.N: Trace Attempt  5	[762.20 s]
1.0.N: Trace Attempt  7	[779.49 s]
1.0.N: Trace Attempt  8	[795.69 s]
1.0.N: Trace Attempt  9	[810.40 s]
1.0.I: Trace Attempt 15	[845.40 s]
1.0.N: Trace Attempt 10	[895.82 s]
1.0.N: Per property time limit expired (1000.00 s) [1000.06 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.pc_wdata_match_prop"	[1000.06 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.mem_addr_match_prop"	[0.00 s].
1.0.I: Per property time limit expired (1000.00 s) [1000.09 s]
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.pc_wdata_match_prop"	[1000.09 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.mem_addr_match_prop"	[0.00 s].
1.0.I: Trace Attempt  1	[12.13 s]
1.0.I: Trace Attempt  2	[12.16 s]
1.0.I: Trace Attempt  3	[12.26 s]
1.0.I: Trace Attempt  5	[12.51 s]
1.0.I: Trace Attempt 10	[18.67 s]
1.0.N: Trace Attempt  1	[22.63 s]
1.0.N: Trace Attempt  2	[22.75 s]
1.0.N: Trace Attempt  3	[22.77 s]
1.0.N: Trace Attempt  4	[23.05 s]
1.0.N: Trace Attempt  5	[23.17 s]
1.0.N: Trace Attempt  6	[28.11 s]
1.0.N: Trace Attempt  7	[102.73 s]
1.0.N: Per property time limit expired (1000.00 s) [1000.08 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.mem_addr_match_prop"	[1000.08 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.mem_wdata_match_prop"	[0.00 s].
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.mem_addr_match_prop"	[1000.24 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.mem_wdata_match_prop"	[0.00 s].
1.0.I: Trace Attempt  1	[15.30 s]
1.0.I: Trace Attempt  2	[15.32 s]
1.0.I: Trace Attempt  3	[15.43 s]
1.0.I: Trace Attempt  5	[15.67 s]
1.0.I: Trace Attempt 10	[20.41 s]
1.0.N: Trace Attempt  1	[53.70 s]
1.0.N: Trace Attempt  2	[53.80 s]
1.0.N: Trace Attempt  3	[53.81 s]
1.0.N: Trace Attempt  4	[54.00 s]
1.0.N: Trace Attempt  5	[54.74 s]
1.0.N: Trace Attempt  7	[82.68 s]
1.0.N: Trace Attempt  8	[126.83 s]
1.0.I: Trace Attempt 15	[129.57 s]
1.0.N: Trace Attempt  9	[149.58 s]
1.0.N: Trace Attempt 10	[324.50 s]
1.0.N: Trace Attempt 11	[421.05 s]
1.0.N: Trace Attempt 12	[604.28 s]
1.0.N: Trace Attempt 13	[675.34 s]
1.0.N: Trace Attempt 14	[761.44 s]
1.0.N: Trace Attempt 15	[949.89 s]
1.0.N: Per property time limit expired (1000.00 s) [1000.12 s]
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.mem_wdata_match_prop"	[1000.12 s].
1.0.N: Next scan (4) will use per property time limit: 1s * 10 ^ 4 = 10000s
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.pc_wdata_match_prop"	[0.00 s].
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.mem_wdata_match_prop"	[1000.25 s].
1.0.I: Next scan (4) will use per property time limit: 1s * 10 ^ 4 = 10000s
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.pc_wdata_match_prop"	[0.00 s].
1.0.I: Trace Attempt 17	[190.54 s]
1.0.I: Trace Attempt  1	[191.13 s]
1.0.I: Trace Attempt  2	[191.16 s]
1.0.I: Trace Attempt  3	[191.29 s]
1.0.I: Trace Attempt  4	[191.48 s]
1.0.I: Trace Attempt 10	[196.35 s]
1.0.I: Trace Attempt 12	[203.23 s]
1.0.N: Trace Attempt  1	[206.28 s]
1.0.N: Trace Attempt  2	[206.41 s]
1.0.N: Trace Attempt  3	[206.43 s]
1.0.N: Trace Attempt  4	[206.98 s]
1.0.N: Trace Attempt  5	[207.16 s]
1.0.N: Trace Attempt  6	[211.20 s]
1.0.N: Trace Attempt  7	[225.79 s]
1.0.N: Trace Attempt  8	[242.62 s]
1.0.N: Trace Attempt  9	[258.11 s]
1.0.I: Trace Attempt 15	[300.71 s]
1.0.N: Trace Attempt 10	[347.66 s]
1.0.N: Trace Attempt 11	[536.34 s]
1.0.N: Trace Attempt 12	[558.41 s]
1.0.N: Trace Attempt 13	[726.24 s]
1.0.N: Trace Attempt 14	[942.38 s]
1.0.N: Trace Attempt 15	[974.59 s]
1.0.N: Trace Attempt 16	[1192.10 s]
1.0.N: Validation of fixpoint was successful. Time = 0.28
1.0.N: A proof was found: No trace exists. [1335.53 s]
INFO (IPF057): 1.0.N: The property "rvfi_testbench.checker_inst.pc_wdata_match_prop" was proven in 1335.53 s.
1.0.N: Stopped processing property "rvfi_testbench.checker_inst.pc_wdata_match_prop"	[1335.53 s].
1.0.N: Starting proof for property "rvfi_testbench.checker_inst.mem_addr_match_prop"	[0.00 s].
1.0.I: Stopped processing property "rvfi_testbench.checker_inst.pc_wdata_match_prop"	[1335.37 s].
1.0.I: Starting proof for property "rvfi_testbench.checker_inst.mem_addr_match_prop"	[0.00 s].
1: ProofGrid usable level: 2
1.0.I: Trace Attempt  1	[12.87 s]
1.0.I: Trace Attempt  2	[12.89 s]
1.0.I: Trace Attempt  3	[13.01 s]
1.0.I: Trace Attempt  5	[13.26 s]
1.0.I: Trace Attempt 10	[19.88 s]
1.0.N: Trace Attempt  1	[24.71 s]
1.0.N: Trace Attempt  2	[24.84 s]
1.0.N: Trace Attempt  3	[24.86 s]
1.0.N: Trace Attempt  4	[25.29 s]
1.0.N: Trace Attempt  5	[25.53 s]
1.0.N: Trace Attempt  6	[30.99 s]
1.0.N: Trace Attempt  7	[127.59 s]
1.0.I: Trace Attempt 16	[1083.24 s]
