/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  reg [10:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [18:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~celloutsig_0_0z;
  assign celloutsig_1_4z = ~celloutsig_1_2z[0];
  assign celloutsig_1_12z = ~((celloutsig_1_3z | 1'h1) & celloutsig_1_8z);
  assign celloutsig_0_4z = celloutsig_0_0z ^ celloutsig_0_2z[0];
  assign celloutsig_1_0z = in_data[151] ^ in_data[133];
  reg [11:0] _05_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 12'h000;
    else _05_ <= { celloutsig_0_5z[5:4], celloutsig_0_9z };
  assign out_data[11:0] = _05_;
  assign celloutsig_1_3z = in_data[167:129] == { in_data[162:127], celloutsig_1_2z };
  assign celloutsig_1_19z = in_data[177:174] === { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_18z };
  assign celloutsig_0_11z = { celloutsig_0_2z[3:2], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_4z } >= { celloutsig_0_8z[18:15], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_9z[8:0], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_11z } >= celloutsig_0_8z[13:2];
  assign celloutsig_1_5z = { celloutsig_1_2z[0], celloutsig_1_1z, celloutsig_1_0z } > celloutsig_1_2z;
  assign celloutsig_1_18z = { in_data[123:104], celloutsig_1_4z } < { in_data[173:156], celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_1_14z = { in_data[105], celloutsig_1_0z, celloutsig_1_9z, 1'h1 } < { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_1_8z = celloutsig_1_1z & ~(celloutsig_1_3z);
  assign celloutsig_0_8z = { in_data[34:17], celloutsig_0_7z } % { 1'h1, celloutsig_0_5z[9:0], celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[102:100] % { 1'h1, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[71:68] % { 1'h1, celloutsig_0_1z[1:0], celloutsig_0_0z };
  assign celloutsig_0_0z = | in_data[81:70];
  assign celloutsig_0_9z = celloutsig_0_5z[9:0] >> { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[35:28] >>> in_data[7:0];
  always_latch
    if (clkin_data[64]) celloutsig_0_5z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_5z = in_data[20:10];
  assign celloutsig_0_10z = ~((celloutsig_0_7z & celloutsig_0_0z) | (celloutsig_0_9z[2] & celloutsig_0_1z[5]));
  assign celloutsig_1_1z = ~((in_data[119] & in_data[117]) | (celloutsig_1_0z & in_data[151]));
  assign celloutsig_1_9z = ~celloutsig_1_8z;
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z };
endmodule
