#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Oct 19 13:39:13 2018
# Process ID: 12876
# Current directory: C:/Users/Administrator/verilog/NTHU_HDL_TEAM2/verilog/LAB3/memory
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12700 C:\Users\Administrator\verilog\NTHU_HDL_TEAM2\verilog\LAB3\memory\project_1.xpr
# Log file: C:/Users/Administrator/verilog/NTHU_HDL_TEAM2/verilog/LAB3/memory/vivado.log
# Journal file: C:/Users/Administrator/verilog/NTHU_HDL_TEAM2/verilog/LAB3/memory\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/verilog/NTHU_HDL_TEAM2/verilog/LAB3/memory/project_1.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
source memory_t.tcl
close_sim
launch_simulation
source memory_t.tcl
close_sim
launch_simulation
source memory_t.tcl
close_sim
launch_simulation
source memory_t.tcl
close_sim
launch_simulation
source memory_t.tcl
close_sim
launch_simulation
source memory_t.tcl
close_sim
launch_simulation
source memory_t.tcl
close_sim
launch_simulation
source memory_t.tcl
close_sim
launch_simulation
source memory_t.tcl
close_sim
launch_simulation
source memory_t.tcl
close_sim
launch_simulation
source memory_t.tcl
close_sim
launch_simulation
source memory_t.tcl
close_sim
launch_simulation
source memory_t.tcl
close_sim
launch_simulation
source memory_t.tcl
save_wave_config {C:/Users/Administrator/verilog/NTHU_HDL_TEAM2/verilog/LAB3/memory/memory_t_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Administrator/verilog/NTHU_HDL_TEAM2/verilog/LAB3/memory/memory_t_behav.wcfg
set_property xsim.view C:/Users/Administrator/verilog/NTHU_HDL_TEAM2/verilog/LAB3/memory/memory_t_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config C:/Users/Administrator/verilog/NTHU_HDL_TEAM2/verilog/LAB3/memory/memory_t_behav.wcfg
source memory_t.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Administrator/verilog/NTHU_HDL_TEAM2/verilog/LAB3/memory/memory_t_behav.wcfg
source memory_t.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Administrator/verilog/NTHU_HDL_TEAM2/verilog/LAB3/memory/memory_t_behav.wcfg
source memory_t.tcl
