Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov  7 16:04:30 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Vender_Machine_control_sets_placed.rpt
| Design       : Vender_Machine
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              63 |           18 |
| No           | No                    | Yes                    |              72 |           23 |
| No           | Yes                   | No                     |              27 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             562 |          152 |
| Yes          | Yes                   | No                     |               8 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+----------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                 |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------+----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | KD/inst/inst/lock_status0                     | rst_IBUF             |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | KD/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | KD/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF             |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | KD/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF             |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | KD/E[0]                                       | rst_IBUF             |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | KD/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF             |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG | KD/next_key                                   | rst_IBUF             |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                               | OSCG/cnt[26]_i_1_n_0 |                8 |             27 |         3.38 |
|  clk_IBUF_BUFG |                                               |                      |               18 |             63 |         3.50 |
|  clk_IBUF_BUFG |                                               | rst_IBUF             |               23 |             72 |         3.13 |
|  clk_IBUF_BUFG | KD/op/E[0]                                    | rst_IBUF             |              140 |            512 |         3.66 |
+----------------+-----------------------------------------------+----------------------+------------------+----------------+--------------+


