// =============================================================================
// RDNA primitives for EXL3 -- the ptx.cuh replacement
// =============================================================================
//
// Targets: RDNA3/3.5 and RDNA4, wave32. See docs/VALIDATION.md for the
// hardware-tested scope; a listed build target is not a validation claim.
// RDNA4 gfx1200/gfx1201 compatibility: external legacy fragments and all
// load/store helpers unchanged; gfx12 mma paths narrow A/B lane-locally and
// convert C in/out with wave32 shuffles, then call _gfx12 intrinsics.
// gfx12 paths are compile-only, not hardware-proven. Layout authority is the
// runnable AMD GPUOpen RDNA4 examples (see rdna_wmma namespace note).
//
// Upstream `exllamav3_ext/ptx.cuh` is 22 blocks of NVIDIA inline PTX. None of it
// parses under hipcc -- the constraint letters `f` and `l` are not valid on
// amdgcn -- so *including* the file kills a translation unit whether or not it
// calls anything from it. Every ROCm build failure traces back to that.
//
// This header is what the `_rdna` sibling kernels under rocm/ include instead.
// It provides, in one place:
//
//   - Vec / FragA / FragB / FragC / FragC_h    layout-compatible with ptx.cuh,
//                                              so upstream headers that only
//                                              need the types (exl3_dq.cuh,
//                                              codebook.cuh) compile verbatim
//   - rdna_wmma::{load_matrix_a, load_matrix_b, mma_sync, store_matrix_c*,
//     load_accumulate_c*}                      native WMMA 16x16x16 f16->f32
//   - FSHF_IMM / BFE16_IMM / bfe64             bitfield helpers used by dequant
//   - acquire/release global accessors         replacing the PTX ld/st variants
//   - mem_fence()                              wave-local s_waitcnt
//
// WMMA operand order and the C-fragment store layout are validated empirically,
// not inferred -- the HIP docs cover MFMA (CDNA) but not WMMA (RDNA), so the
// RDNA ISA PDF is the only authority. Re-prove after any toolchain bump with:
//
//   hipcc -o /tmp/wmma ../../rocm_exl3_legacy/tests/wmma_smoke2.cpp \
//         -std=c++17 --offload-arch=gfx1151 && /tmp/wmma
//
// Getting the order wrong yields plausible-but-wrong tensors, not a crash.
// =============================================================================

#ifndef EXL3_ROCM_RDNA_WMMA_H
#define EXL3_ROCM_RDNA_WMMA_H

// A traditional include guard rather than `#pragma once`, since this header is
// reached through several relative paths from rocm/quant/ and rocm/cpu/.

#include <hip/hip_runtime.h>
#include <hip/hip_fp16.h>
#include <hip/hip_bf16.h>   // __hip_bfloat16, for the bf16 WMMA wrappers
#include <stdint.h>

// =============================================================================
// Vector types -- layout-compatible with ptx.cuh
// =============================================================================
//
// The member is named `elems` to match upstream exactly. Upstream sources that
// take these types (quant/exl3_dq.cuh, quant/codebook.cuh) are then usable from
// an _rdna sibling with no edit and no copy.

template <typename T, int n>
struct Vec
{
    T elems[n];
    __device__ __forceinline__ T& operator[](int i) { return elems[i]; }
    __device__ __forceinline__ const T& operator[](int i) const { return elems[i]; }
};

using FragA = Vec<half2, 4>;
using FragB = Vec<half2, 2>;
using FragC = Vec<float, 4>;
using FragC_h = Vec<half2, 2>;

// =============================================================================
// WMMA fragment types (native 16x16x16)
// =============================================================================

typedef _Float16 half16_t __attribute__((ext_vector_type(16)));
typedef float    float8_t __attribute__((ext_vector_type(8)));

// int8 WMMA operand/accumulator vectors. A and B pack 16 int8 into 4 dwords;
// the accumulator is 8 int32. Names checked against the installed HIP headers
// (7.2.4) for collisions -- there are none.
typedef int      int32x4_t __attribute__((ext_vector_type(4)));
typedef int      int32x8_t __attribute__((ext_vector_type(8)));

// bf16 WMMA operands. __bf16 is the compiler's own type; __hip_bfloat16 (what
// upstream's __nv_bfloat16 aliases to, via rocm/cuda_shim/cuda_bf16.h) is a
// distinct spelling but measured identical at 2 bytes / align 2, so the loaders
// below can take the HIP type and reinterpret without a conversion.
typedef __bf16   bf16x16_t __attribute__((ext_vector_type(16)));
//
// RDNA4 (gfx12) native operand widths. Each lane holds 8 K-contiguous
// elements (lanes 0-15 the first eight, lanes 16-31 the second eight);
// legacy external fragments hold all 16 duplicated. float8_t and int32x8_t
// above are reused for the native f32/i32 C vectors (same width, different
// lane layout). __bf16 vectors match this ROCm 7.2.4 toolchain; the obsolete
// short-vector spelling is deliberately avoided.
typedef _Float16 half8_t   __attribute__((ext_vector_type(8)));
typedef __bf16   bf16x8_t  __attribute__((ext_vector_type(8)));
typedef int      int32x2_t __attribute__((ext_vector_type(2)));

struct WmmaFragA {
    half16_t data;
    __device__ __forceinline__ void clear() {
        #pragma unroll
        for (int i = 0; i < 16; i++)
            ((_Float16*)&data)[i] = (_Float16)0.0f;
    }
};

struct WmmaFragB {
    half16_t data;
    __device__ __forceinline__ void clear() {
        #pragma unroll
        for (int i = 0; i < 16; i++)
            ((_Float16*)&data)[i] = (_Float16)0.0f;
    }
};

struct WmmaFragC {
    float8_t data;

    __device__ __forceinline__ void clear() {
        #pragma unroll
        for (int i = 0; i < 8; i++)
            ((float*)&data)[i] = 0.0f;
    }

    __device__ __forceinline__ float& operator[](int i) {
        return ((float*)&data)[i];
    }
    __device__ __forceinline__ const float& operator[](int i) const {
        return ((const float*)&data)[i];
    }
};

// fp16-accumulate C fragment.
//
// Named WmmaFragC_f16 rather than WmmaFragC_h to keep it clearly distinct from
// FragC_h above, which is the ptx.cuh-compatible Vec<half2,2> and unrelated.
//
// This is 16 halves wide but a single mma writes only 8 of them: the slot is
// `i*2 + opsel`, and the other half of each pair is left untouched. Verified on
// gfx1151 by dumping the raw fragment -- with opsel=0 only slots 0,2,..,14 are
// written, with opsel=1 only 1,3,..,15, and the unwritten slots keep their
// prior contents.
//
// Two consequences worth knowing before choosing this over the f32 form:
//   - Accuracy is lower: the accumulation itself happens in fp16. The f32 form
//     costs the same 8 VGPRs, so for a single accumulator f32 is strictly
//     better and is what the GEMM inner loop uses.
//   - The preserved half is a real feature, not padding: two independent
//     accumulators can share one fragment (one at opsel=0, one at opsel=1),
//     which halves accumulator register pressure when a kernel is carrying many
//     tiles. That is the reason to reach for this variant.
struct WmmaFragC_f16 {
    half16_t data;

    __device__ __forceinline__ void clear() {
        #pragma unroll
        for (int i = 0; i < 16; i++) ((_Float16*)&data)[i] = (_Float16)0.0f;
    }
    // Clear only one of the two interleaved accumulators.
    template <bool opsel>
    __device__ __forceinline__ void clear_half() {
        #pragma unroll
        for (int i = 0; i < 8; i++) ((_Float16*)&data)[i * 2 + (opsel ? 1 : 0)] = (_Float16)0.0f;
    }
    // Element i (0..7) of the accumulator selected by opsel.
    template <bool opsel>
    __device__ __forceinline__ half get(int i) const {
        return __ushort_as_half(((const unsigned short*)&data)[i * 2 + (opsel ? 1 : 0)]);
    }
};

// bf16 A/B fragments. There is deliberately no bf16 C fragment: this variant
// accumulates into fp32 with exactly the same C layout as the f16 form, so it
// reuses WmmaFragC. store_matrix_c, store_matrix_c_half, load_accumulate_c and
// the _checked variants therefore all work on a bf16 matmul unchanged.
struct WmmaFragA_bf16 {
    bf16x16_t data;
    __device__ __forceinline__ void clear() {
        #pragma unroll
        for (int i = 0; i < 16; i++) ((__bf16*)&data)[i] = (__bf16)0.0f;
    }
};

struct WmmaFragB_bf16 {
    bf16x16_t data;
    __device__ __forceinline__ void clear() {
        #pragma unroll
        for (int i = 0; i < 16; i++) ((__bf16*)&data)[i] = (__bf16)0.0f;
    }
};

// int8 fragments. Kept at global scope alongside WmmaFragA/B/C so all fragment
// types live in one place and only the operations are namespaced.
struct WmmaFragA_i8 { int32x4_t data; };
struct WmmaFragB_i8 { int32x4_t data; };

struct WmmaFragC_i32 {
    int32x8_t data;

    __device__ __forceinline__ void clear() {
        #pragma unroll
        for (int i = 0; i < 8; i++) ((int*)&data)[i] = 0;
    }
    __device__ __forceinline__ int& operator[](int i) { return ((int*)&data)[i]; }
    __device__ __forceinline__ const int& operator[](int i) const { return ((const int*)&data)[i]; }
};

// =============================================================================
// rdna_wmma namespace -- WMMA operations for the GEMM/GEMV kernels
// =============================================================================
//
// Native RDNA 3.5 WMMA: 16x16x16 FP16 -> FP32, computes C += A x B.
//
// Builtin signature -- note B precedes A:
//   __builtin_amdgcn_wmma_f32_16x16x16_f16_w32(B, A, C) -> C
//
// Wave32 lane mapping (validated by tests/wmma_smoke2.cpp, 256/256 cells,
// 0 transposed, 0 swapped, re-proven on ROCm 7.2.4):
//   A fragment: lane L holds row (L % 16), all 16 columns
//   B fragment: lane L holds column (L % 16), all 16 rows
//   C fragment: row = lane % 16; col_base = (lane >= 16) ? 1 : 0;
//               each lane stores 8 floats at columns [i*2 + col_base], i in 0..7
//
// This layout is NOT interchangeable with PTX mma.m16n8k16, which distributes
// 8 halves/lane for A and 4 floats/lane for C. That mismatch is why the GEMM
// inner loop is rewritten around these calls rather than shimmed per-primitive.
// =============================================================================

namespace rdna_wmma {

// Load A fragment from a row-major matrix.
// Lane L loads row (L % 16), WMMA_K=16 columns from the pointer. The caller
// bakes the sub-K column offset into A, so this is always 16 consecutive halves
// -- one GLOBAL_LOAD_DWORDX8 rather than 16 scalar loads.
// Alignment: this dereferences a 32-byte vector type, so it is worth being
// precise about why that is safe rather than assuming it.
//   - Measured on gfx1151: the dynamic LDS base (`extern __shared__`) is
//     32-byte aligned, and row*stride offsets are multiples of WMMA_K
//     (16 halves = 32 bytes), so aligned accesses are the normal case.
//   - Measured as well: deliberately misaligning A by 16, 8, 4 and 2 bytes and
//     running this load faults on none of them. The backend splits the access
//     rather than requiring natural alignment.
// So the alignment claim is verified, not assumed, and the failure mode if a
// future caller breaks it is a slower split access, not a fault.
__device__ __forceinline__ void load_matrix_a(
    WmmaFragA& frag,
    const half* A,
    int stride)  // stride = K (columns per row in the tile)
{
    int lane = threadIdx.x & 31;
    int row = lane % 16;
    // half == _Float16 on AMD; single vector load replaces 16 scalar loads
    frag.data = *((const half16_t*)(A + row * stride));
}

// Load B fragment from a row-major matrix.
// B is [K, N] and lane L takes column (L % 16) -- strided, so no vector load.
__device__ __forceinline__ void load_matrix_b(
    WmmaFragB& frag,
    const half* B,
    int stride)  // stride = N (number of columns in B)
{
    int lane = threadIdx.x & 31;
    int col = lane % 16;
    // Direct cast: half == _Float16 on AMD, avoids an f16->f32->f16 round trip.
    // Keep the source const-qualified -- the previous form cast it away, which
    // a C-style cast permits silently and which would let a future edit write
    // through a pointer the caller handed over as read-only.
    const _Float16* src = reinterpret_cast<const _Float16*>(B);
    #pragma unroll
    for (int k = 0; k < 16; k++) {
        ((_Float16*)&frag.data)[k] = src[k * stride + col];
    }
}
// =============================================================================
// RDNA4 (gfx1200/gfx1201) compatibility adapters -- compile-only, not hardware
// proven. External legacy fragments and all load/store helpers above/below are
// unchanged: smallm-register, hgemm, attention, cooperative GEMM and MoE
// directly manipulate legacy fragments. Only the four mma_sync wrappers gain a
// gfx12 path that narrows A/B lane-locally, converts C in/out with wave32
// shuffles, and calls the _gfx12 builtin with the existing swapped (B, A, C)
// order. gfx11 codegen is untouched (see #else branches).
// Layout authority: the runnable AMD GPUOpen RDNA4 examples, not the matrix
// calculator (which currently disagrees about FP16 input packing):
//   https://gpuopen.com/learn/using_matrix_core_amd_rdna4/
//   https://gpuopen.com/learn/wmma-guide-amd-rdna-4-gpus-part-1/ (8 contiguous
//   K values/lane, swapped operands for the transposed accumulator; hipBLAS
//   verified). Builtin shapes from clang AMDGPUBuiltinReference; independent
//   small adapter, no substantial copied snippets.
// Native gfx12 layout (with swapped order): A/B hold 8 K-contiguous elements,
// lanes 0-15 the first eight, lanes 16-31 the second eight, row/col = lane%16;
// native C holds row=lane%16, col=i+8*(lane/16). Legacy C holds
// row=lane%16, col=2*i+(lane/16). Helpers are defined for both architectures
// so a standalone validator can roundtrip C conversions on gfx1101 without
// emitting gfx12 opcodes. All shuffles preserve exact bits (int32 shuffled as
// int, halves as ushort bits widened to int, never through float).
// CRITICAL: gather BOTH candidate source registers BEFORE selecting by the
// destination lane group. An index varying by lane group before __shfl would
// evaluate on the SOURCE lane, corrupting the conversion.
// =============================================================================
__device__ __forceinline__ half8_t rdna4_narrow_f16(half16_t v)
{
    int lane = threadIdx.x & 31;
    int off = (lane >= 16) ? 8 : 0;
    half8_t o;
    #pragma unroll
    for (int i = 0; i < 8; i++)
        ((_Float16*)&o)[i] = ((_Float16*)&v)[off + i];
    return o;
}
__device__ __forceinline__ bf16x8_t rdna4_narrow_bf16(bf16x16_t v)
{
    int lane = threadIdx.x & 31;
    int off = (lane >= 16) ? 8 : 0;
    bf16x8_t o;
    #pragma unroll
    for (int i = 0; i < 8; i++)
        ((__bf16*)&o)[i] = ((__bf16*)&v)[off + i];
    return o;
}
__device__ __forceinline__ int32x2_t rdna4_narrow_i8(int32x4_t v)
{
    int lane = threadIdx.x & 31;
    int off = (lane >= 16) ? 2 : 0;
    int32x2_t o;
    #pragma unroll
    for (int i = 0; i < 2; i++)
        ((int*)&o)[i] = ((int*)&v)[off + i];
    return o;
}
// Legacy-interleaved WmmaFragC -> native-contiguous float8_t.
__device__ __forceinline__ float8_t rdna4_c_to_native_f32(const WmmaFragC& ext)
{
    int lane = threadIdx.x & 31;
    int row = lane & 15;
    int dst_hi = (lane >= 16) ? 1 : 0;
    float8_t o;
    #pragma unroll
    for (int i = 0; i < 8; i++) {
        int src = row + 16 * (i & 1);
        int j0 = i >> 1;
        int j1 = (i >> 1) + 4;
        float v0 = __shfl(ext[j0], src, 32);
        float v1 = __shfl(ext[j1], src, 32);
        ((float*)&o)[i] = dst_hi ? v1 : v0;
    }
    return o;
}
// Native-contiguous float8_t -> legacy-interleaved WmmaFragC.
__device__ __forceinline__ WmmaFragC rdna4_c_from_native_f32(float8_t nat)
{
    int lane = threadIdx.x & 31;
    int row = lane & 15;
    int dst_hi = (lane >= 16) ? 1 : 0;
    WmmaFragC o;
    const float* n = (const float*)&nat;
    #pragma unroll
    for (int i = 0; i < 8; i++) {
        int src = row + 16 * (i >> 2);
        int j0 = 2 * (i & 3);
        int j1 = 2 * (i & 3) + 1;
        float v0 = __shfl(n[j0], src, 32);
        float v1 = __shfl(n[j1], src, 32);
        o[i] = dst_hi ? v1 : v0;
    }
    return o;
}
// Legacy-interleaved WmmaFragC_i32 -> native-contiguous int32x8_t.
__device__ __forceinline__ int32x8_t rdna4_c_to_native_i32(const WmmaFragC_i32& ext)
{
    int lane = threadIdx.x & 31;
    int row = lane & 15;
    int dst_hi = (lane >= 16) ? 1 : 0;
    int32x8_t o;
    #pragma unroll
    for (int i = 0; i < 8; i++) {
        int src = row + 16 * (i & 1);
        int j0 = i >> 1;
        int j1 = (i >> 1) + 4;
        int v0 = __shfl(ext[j0], src, 32);
        int v1 = __shfl(ext[j1], src, 32);
        ((int*)&o)[i] = dst_hi ? v1 : v0;
    }
    return o;
}
// Native-contiguous int32x8_t -> legacy-interleaved WmmaFragC_i32.
__device__ __forceinline__ WmmaFragC_i32 rdna4_c_from_native_i32(int32x8_t nat)
{
    int lane = threadIdx.x & 31;
    int row = lane & 15;
    int dst_hi = (lane >= 16) ? 1 : 0;
    WmmaFragC_i32 o;
    const int* n = (const int*)&nat;
    #pragma unroll
    for (int i = 0; i < 8; i++) {
        int src = row + 16 * (i >> 2);
        int j0 = 2 * (i & 3);
        int j1 = 2 * (i & 3) + 1;
        int v0 = __shfl(n[j0], src, 32);
        int v1 = __shfl(n[j1], src, 32);
        o[i] = dst_hi ? v1 : v0;
    }
    return o;
}
// Legacy-interleaved 8 halves -> native-contiguous 8 halves (bit-exact).
__device__ __forceinline__ half8_t rdna4_c_to_native_f16(half8_t ext8)
{
    int lane = threadIdx.x & 31;
    int row = lane & 15;
    int dst_hi = (lane >= 16) ? 1 : 0;
    const unsigned short* e = (const unsigned short*)&ext8;
    half8_t o;
    unsigned short* p = (unsigned short*)&o;
    #pragma unroll
    for (int i = 0; i < 8; i++) {
        int src = row + 16 * (i & 1);
        int j0 = i >> 1;
        int j1 = (i >> 1) + 4;
        int v0 = __shfl((int)e[j0], src, 32);
        int v1 = __shfl((int)e[j1], src, 32);
        p[i] = (unsigned short)(dst_hi ? v1 : v0);
    }
    return o;
}
// Native-contiguous 8 halves -> legacy-interleaved 8 halves (bit-exact).
__device__ __forceinline__ half8_t rdna4_c_from_native_f16(half8_t nat8)
{
    int lane = threadIdx.x & 31;
    int row = lane & 15;
    int dst_hi = (lane >= 16) ? 1 : 0;
    const unsigned short* n = (const unsigned short*)&nat8;
    half8_t o;
    unsigned short* p = (unsigned short*)&o;
    #pragma unroll
    for (int i = 0; i < 8; i++) {
        int src = row + 16 * (i >> 2);
        int j0 = 2 * (i & 3);
        int j1 = 2 * (i & 3) + 1;
        int v0 = __shfl((int)n[j0], src, 32);
        int v1 = __shfl((int)n[j1], src, 32);
        p[i] = (unsigned short)(dst_hi ? v1 : v0);
    }
    return o;
}

// Matrix multiply-accumulate. Operand order is (B, A, C) -- see the note above.
__device__ __forceinline__ void mma_sync(
    WmmaFragC& c,
    const WmmaFragA& a,
    const WmmaFragB& b)
{
#if defined(__gfx1200__) || defined(__gfx1201__)
    half8_t na = rdna4_narrow_f16(a.data);
    half8_t nb = rdna4_narrow_f16(b.data);
    float8_t nc = rdna4_c_to_native_f32(c);
    nc = __builtin_amdgcn_wmma_f32_16x16x16_f16_w32_gfx12(nb, na, nc);
    c = rdna4_c_from_native_f32(nc);
#else
    c.data = __builtin_amdgcn_wmma_f32_16x16x16_f16_w32(b.data, a.data, c.data);
#endif
}

// Load and accumulate C (FP32) -- no bounds checking
__device__ __forceinline__ void load_accumulate_c(
    WmmaFragC& frag,
    const float* C,
    int stride)
{
    int lane = threadIdx.x & 31;
    int row = lane % 16;
    int col_base = (lane >= 16) ? 1 : 0;

    const float* row_ptr = C + row * stride;
    #pragma unroll
    for (int i = 0; i < 8; i++) {
        int col = i * 2 + col_base;
        frag[i] += row_ptr[col];
    }
}

// Load and accumulate C (FP16 -> FP32) -- no bounds checking
__device__ __forceinline__ void load_accumulate_c_half(
    WmmaFragC& frag,
    const half* C,
    int stride)
{
    int lane = threadIdx.x & 31;
    int row = lane % 16;
    int col_base = (lane >= 16) ? 1 : 0;

    const half* row_ptr = C + row * stride;
    #pragma unroll
    for (int i = 0; i < 8; i++) {
        int col = i * 2 + col_base;
        frag[i] += __half2float(row_ptr[col]);
    }
}

// Load and accumulate C (FP32) -- with bounds checking
__device__ __forceinline__ void load_accumulate_c_checked(
    WmmaFragC& frag,
    const float* C,
    int stride,
    int valid_rows)
{
    int lane = threadIdx.x & 31;
    int row = lane % 16;
    int col_base = (lane >= 16) ? 1 : 0;

    if (row < valid_rows) {
        const float* row_ptr = C + row * stride;
        #pragma unroll
        for (int i = 0; i < 8; i++) {
            int col = i * 2 + col_base;
            frag[i] += row_ptr[col];
        }
    }
}

// Load and accumulate C (FP16 -> FP32) -- with bounds checking
__device__ __forceinline__ void load_accumulate_c_half_checked(
    WmmaFragC& frag,
    const half* C,
    int stride,
    int valid_rows)
{
    int lane = threadIdx.x & 31;
    int row = lane % 16;
    int col_base = (lane >= 16) ? 1 : 0;

    if (row < valid_rows) {
        const half* row_ptr = C + row * stride;
        #pragma unroll
        for (int i = 0; i < 8; i++) {
            int col = i * 2 + col_base;
            frag[i] += __half2float(row_ptr[col]);
        }
    }
}

// Store C fragment with bounds checking (FP32)
__device__ __forceinline__ void store_matrix_c_checked(
    float* C,
    const WmmaFragC& frag,
    int stride,
    int valid_rows,
    int valid_cols)
{
    int lane = threadIdx.x & 31;
    int row = lane % 16;
    int col_base = (lane >= 16) ? 1 : 0;

    if (row < valid_rows) {
        float* row_ptr = C + row * stride;
        #pragma unroll
        for (int i = 0; i < 8; i++) {
            int col = i * 2 + col_base;
            if (col < valid_cols) {
                row_ptr[col] = frag[i];
            }
        }
    }
}

// Store C fragment with bounds checking (FP32 -> FP16)
__device__ __forceinline__ void store_matrix_c_half_checked(
    half* C,
    const WmmaFragC& frag,
    int stride,
    int valid_rows,
    int valid_cols)
{
    int lane = threadIdx.x & 31;
    int row = lane % 16;
    int col_base = (lane >= 16) ? 1 : 0;

    if (row < valid_rows) {
        half* row_ptr = C + row * stride;
        #pragma unroll
        for (int i = 0; i < 8; i++) {
            int col = i * 2 + col_base;
            if (col < valid_cols) {
                row_ptr[col] = __float2half(frag[i]);
            }
        }
    }
}

// Store C fragment (FP32, no bounds checking)
__device__ __forceinline__ void store_matrix_c(
    float* C,
    const WmmaFragC& frag,
    int stride)
{
    int lane = threadIdx.x & 31;
    int row = lane % 16;
    int col_base = (lane >= 16) ? 1 : 0;

    float* row_ptr = C + row * stride;
    #pragma unroll
    for (int i = 0; i < 8; i++) {
        int col = i * 2 + col_base;
        row_ptr[col] = frag[i];
    }
}

// Store C fragment (FP32 -> FP16, no bounds checking)
__device__ __forceinline__ void store_matrix_c_half(
    half* C,
    const WmmaFragC& frag,
    int stride)
{
    int lane = threadIdx.x & 31;
    int row = lane % 16;
    int col_base = (lane >= 16) ? 1 : 0;

    half* row_ptr = C + row * stride;
    #pragma unroll
    for (int i = 0; i < 8; i++) {
        int col = i * 2 + col_base;
        row_ptr[col] = __float2half(frag[i]);
    }
}

// =============================================================================
// bf16 WMMA -- v_wmma_f32_16x16x16_bf16
// =============================================================================
//
// Operand order is (B, A, C), same as every other variant -- verified on
// gfx1151 against a CPU reference: correct order gives 0/256 mismatches, and
// the swapped order gives 240 transpose-matches, which is the signature of an
// operand-order bug rather than a layout one.
//
// A, B and C layouts are identical to the f16 form, and C is fp32, so this
// reuses WmmaFragC and every existing store/accumulate helper.
//
// Parameters take __hip_bfloat16 (== upstream's __nv_bfloat16 through
// rocm/cuda_shim/cuda_bf16.h) so call sites need no conversion.

__device__ __forceinline__ void load_matrix_a_bf16(
    WmmaFragA_bf16& frag,
    const __hip_bfloat16* A,
    int stride)
{
    int lane = threadIdx.x & 31;
    frag.data = *((const bf16x16_t*)(A + (lane % 16) * stride));
}

__device__ __forceinline__ void load_matrix_b_bf16(
    WmmaFragB_bf16& frag,
    const __hip_bfloat16* B,
    int stride)
{
    int lane = threadIdx.x & 31;
    int col = lane % 16;
    const unsigned short* src = reinterpret_cast<const unsigned short*>(B);
    #pragma unroll
    for (int k = 0; k < 16; k++)
        ((unsigned short*)&frag.data)[k] = src[k * stride + col];
}

// C (fp32) += A x B, both bf16.
__device__ __forceinline__ void mma_sync_bf16(
    WmmaFragC& c,
    const WmmaFragA_bf16& a,
    const WmmaFragB_bf16& b)
{
#if defined(__gfx1200__) || defined(__gfx1201__)
    bf16x8_t na = rdna4_narrow_bf16(a.data);
    bf16x8_t nb = rdna4_narrow_bf16(b.data);
    float8_t nc = rdna4_c_to_native_f32(c);
    nc = __builtin_amdgcn_wmma_f32_16x16x16_bf16_w32_gfx12(nb, na, nc);
    c = rdna4_c_from_native_f32(nc);
#else
    c.data = __builtin_amdgcn_wmma_f32_16x16x16_bf16_w32(b.data, a.data, c.data);
#endif
}

// =============================================================================
// fp16-accumulate WMMA -- v_wmma_f16_16x16x16_f16
// =============================================================================
//
// Same A and B fragments as the f32 form, and the same (row, col) mapping for
// the result: row = lane % 16, col_base = (lane >= 16) ? 1 : 0, element i at
// column i*2 + col_base. The only difference is that the accumulator is packed
// into every other half-slot, chosen by opsel. Derived empirically on gfx1151
// against a CPU reference (0/256 at fp16 tolerance), not inferred.
//
// opsel is a template parameter because the instruction encodes it as an
// immediate -- it cannot be a runtime value.

template <bool opsel = false>
__device__ __forceinline__ void mma_sync_f16(
    WmmaFragC_f16& c,
    const WmmaFragA& a,
    const WmmaFragB& b)
{
#if defined(__gfx1200__) || defined(__gfx1201__)
    half8_t na = rdna4_narrow_f16(a.data);
    half8_t nb = rdna4_narrow_f16(b.data);
    half8_t ext8;
    #pragma unroll
    for (int i = 0; i < 8; i++)
        ((unsigned short*)&ext8)[i] = ((const unsigned short*)&c.data)[i * 2 + (opsel ? 1 : 0)];
    half8_t nc = rdna4_c_to_native_f16(ext8);
    nc = __builtin_amdgcn_wmma_f16_16x16x16_f16_w32_gfx12(nb, na, nc);
    half8_t res = rdna4_c_from_native_f16(nc);
    #pragma unroll
    for (int i = 0; i < 8; i++)
        ((unsigned short*)&c.data)[i * 2 + (opsel ? 1 : 0)] = ((const unsigned short*)&res)[i];
#else
    c.data = __builtin_amdgcn_wmma_f16_16x16x16_f16_w32(b.data, a.data, c.data, opsel);
#endif
}

template <bool opsel = false>
__device__ __forceinline__ void store_matrix_c_f16(
    half* C,
    const WmmaFragC_f16& frag,
    int stride)
{
    int lane = threadIdx.x & 31;
    int row = lane % 16;
    int col_base = (lane >= 16) ? 1 : 0;

    half* row_ptr = C + row * stride;
    #pragma unroll
    for (int i = 0; i < 8; i++)
        row_ptr[i * 2 + col_base] = frag.get<opsel>(i);
}

template <bool opsel = false>
__device__ __forceinline__ void store_matrix_c_f16_checked(
    half* C,
    const WmmaFragC_f16& frag,
    int stride,
    int valid_rows,
    int valid_cols)
{
    int lane = threadIdx.x & 31;
    int row = lane % 16;
    int col_base = (lane >= 16) ? 1 : 0;

    if (row < valid_rows) {
        half* row_ptr = C + row * stride;
        #pragma unroll
        for (int i = 0; i < 8; i++) {
            int col = i * 2 + col_base;
            if (col < valid_cols) row_ptr[col] = frag.get<opsel>(i);
        }
    }
}

// =============================================================================
// int8 WMMA -- v_wmma_i32_16x16x16_iu8
// =============================================================================
//
// gfx1151 has a native int8 tensor-core path. It is the natural target for the
// EXL3 int8 GEMV, which otherwise builds its products out of dp4a/sudot4 chains.
//
// Layout matches the f16 path exactly, verified the same way (CPU reference,
// non-symmetric operands, 0/256 mismatches):
//   A fragment: lane L holds row (L % 16), 16 consecutive k as int8  -> 4 VGPRs
//   B fragment: lane L holds column (L % 16), 16 k strided           -> 4 VGPRs
//   C fragment: row = L % 16, col_base = (L >= 16) ? 1 : 0,
//               8 int32 at columns [i*2 + col_base]                  -> 8 VGPRs
//
// TRAP, and the reason these wrappers exist rather than calling the builtin
// directly: the builtin is
//
//   __builtin_amdgcn_wmma_i32_16x16x16_iu8_w32(s0, v0, s1, v1, C, clamp)
//
// where each sign flag pairs with the vector argument that FOLLOWS it -- and
// because the operand order is (B, A, C), the *first* flag describes B, not A.
// Writing (signed_a, ..., signed_b, ...) reads naturally and is wrong. Verified
// on gfx1151: flags(1,0) computes signed-B times unsigned-A. mma_sync_i8 below
// takes (a, b) in the natural order and does the swap internally.
//
// The flags select sign interpretation of the *stored bytes*; the loaders copy
// bytes verbatim, so signedness is a property of the multiply, not the load.

// Lane L loads row (L % 16): 16 consecutive bytes, one 16-byte load.
__device__ __forceinline__ void load_matrix_a_i8(
    WmmaFragA_i8& frag,
    const int8_t* A,
    int stride)   // stride = K, in bytes
{
    int lane = threadIdx.x & 31;
    frag.data = *((const int32x4_t*)(A + (lane % 16) * stride));
}

// B is [K, N]; lane L takes column (L % 16), so the reads are strided.
__device__ __forceinline__ void load_matrix_b_i8(
    WmmaFragB_i8& frag,
    const int8_t* B,
    int stride)   // stride = N, in bytes
{
    int lane = threadIdx.x & 31;
    int col = lane % 16;
    #pragma unroll
    for (int k = 0; k < 16; k++)
        ((int8_t*)&frag.data)[k] = B[k * stride + col];
}

// C += A x B. signed_a / signed_b describe A and B respectively; the swap onto
// the builtin's flag order happens here so call sites cannot get it wrong.
template <bool signed_a = true, bool signed_b = true, bool clamp = false>
__device__ __forceinline__ void mma_sync_i8(
    WmmaFragC_i32& c,
    const WmmaFragA_i8& a,
    const WmmaFragB_i8& b)
{
#if defined(__gfx1200__) || defined(__gfx1201__)
    int32x2_t na = rdna4_narrow_i8(a.data);
    int32x2_t nb = rdna4_narrow_i8(b.data);
    int32x8_t nc = rdna4_c_to_native_i32(c);
    nc = __builtin_amdgcn_wmma_i32_16x16x16_iu8_w32_gfx12(
        signed_b, nb,
        signed_a, na,
        nc, clamp);
    c = rdna4_c_from_native_i32(nc);
#else
    c.data = __builtin_amdgcn_wmma_i32_16x16x16_iu8_w32(
        signed_b, b.data,     // first flag/vector pair is B
        signed_a, a.data,
        c.data, clamp);
#endif
}

__device__ __forceinline__ void store_matrix_c_i32(
    int* C,
    const WmmaFragC_i32& frag,
    int stride)
{
    int lane = threadIdx.x & 31;
    int row = lane % 16;
    int col_base = (lane >= 16) ? 1 : 0;

    int* row_ptr = C + row * stride;
    #pragma unroll
    for (int i = 0; i < 8; i++)
        row_ptr[i * 2 + col_base] = frag[i];
}

__device__ __forceinline__ void store_matrix_c_i32_checked(
    int* C,
    const WmmaFragC_i32& frag,
    int stride,
    int valid_rows,
    int valid_cols)
{
    int lane = threadIdx.x & 31;
    int row = lane % 16;
    int col_base = (lane >= 16) ? 1 : 0;

    if (row < valid_rows) {
        int* row_ptr = C + row * stride;
        #pragma unroll
        for (int i = 0; i < 8; i++) {
            int col = i * 2 + col_base;
            if (col < valid_cols) row_ptr[col] = frag[i];
        }
    }
}

} // namespace rdna_wmma

// =============================================================================
// Bitfield helpers (used by quant/exl3_dq.cuh and the GEMV kernels)
// =============================================================================

// PTX `shf.r.wrap.b32 d, lo, hi, n` -- funnel shift right over the 64-bit
// value (hi:lo). Note the operand order: `lo` is the low word.
//
// HIP's __funnelshift_r is documented with exactly the PTX contract ("shift
// right by shift & 31 bits, return the least significant 32 bits") and lowers
// to a single V_ALIGNBIT_B32. Upstream quant/exl3_dq.cuh already calls
// __funnelshift_r directly, so this keeps one idiom across the file.
//
// Do NOT hand-roll this as a uint64 shift. The earlier RDNA port did, masking
// with `& 63`, which is wrong for every shift >= 32 -- measured 32 of 64 shift
// values mismatching PTX, first failure at shift 32 -- and emits V_LSHRREV_B64
// instead of the single-instruction form. Every in-tree call site passes 20, so
// that bug was latent rather than observed. It is still a live trap for any new
// call site, which is why this note is here.
#define FSHF_IMM(dst, lo, hi, imm) (dst) = __funnelshift_r((lo), (hi), (imm))

// PTX `bfe.u32 d, src, imm, 16`
#define BFE16_IMM(dst, src, imm) (dst) = (((uint32_t)(src)) >> (imm)) & 0xffff

// PTX `bfe.u64 d, value, offset, length`. All in-tree call sites use
// length == 16 and offset < 32; the guards keep the general contract, since PTX
// defines an out-of-range offset as producing zero.
__device__ __forceinline__ uint32_t bfe64(uint32_t lo, uint32_t hi, int offset, int length)
{
    uint64_t value = ((uint64_t) hi << 32) | (uint64_t) lo;
    if (offset >= 64 || length <= 0) return 0;
    uint64_t shifted = value >> offset;
    if (length >= 64) return (uint32_t) shifted;
    return (uint32_t)(shifted & ((1ULL << length) - 1));
}

// =============================================================================
// Global memory ordering
// =============================================================================
//
// PTX `.gpu` scope maps to HIP agent scope and `.sys` to system scope. Used by
// the MoE CPU handoff, where the flag is written by the GPU and polled by the
// host, so system scope is load-bearing -- agent scope would not be visible to
// the CPU.

__device__ __forceinline__ uint32_t ldg_acquire_sys_u32(const uint32_t* p)
{
    return __hip_atomic_load(p, __ATOMIC_ACQUIRE, __HIP_MEMORY_SCOPE_SYSTEM);
}

__device__ __forceinline__ uint64_t ldg_acquire_sys_u64(const uint64_t* p)
{
    return __hip_atomic_load(p, __ATOMIC_ACQUIRE, __HIP_MEMORY_SCOPE_SYSTEM);
}

__device__ __forceinline__ void stg_release_sys_u32(uint32_t* p, uint32_t v)
{
    __hip_atomic_store(p, v, __ATOMIC_RELEASE, __HIP_MEMORY_SCOPE_SYSTEM);
}

__device__ __forceinline__ void stg_release_sys_u64(uint64_t* p, uint64_t v)
{
    __hip_atomic_store(p, v, __ATOMIC_RELEASE, __HIP_MEMORY_SCOPE_SYSTEM);
}

// PTX `.cv` (cache-volatile load) and `.wt` (write-through store). RDNA has no
// direct spelling; a relaxed atomic at agent scope gives the property the call
// sites depend on -- the access is not cached in a way that hides another
// agent's writes.

__device__ __forceinline__ uint32_t ldg_cv_u32(const uint32_t* p)
{
    return __hip_atomic_load(p, __ATOMIC_RELAXED, __HIP_MEMORY_SCOPE_AGENT);
}

__device__ __forceinline__ void stg_wt_u32(uint32_t* p, uint32_t v)
{
    __hip_atomic_store(p, v, __ATOMIC_RELAXED, __HIP_MEMORY_SCOPE_AGENT);
}

// =============================================================================
// Split-K global barrier
// =============================================================================
//
// Replaces ptx.cuh's barrier_acquire / barrier_release, which are built from
// `ld.global.acquire.gpu` and `red.relaxed.gpu.global.add`. Used by the GEMM
// inner loop to order threadblocks writing partial sums into the same output
// column.
//
// Two deviations from the upstream logic, both needed on RDNA:
//
//  - The reset path stores through an atomic at agent scope. Upstream writes
//    `*lock = 0` plainly, which is safe on NVIDIA because L2 is the coherent
//    point for these accesses. On RDNA a plain store may sit in a per-CU L0
//    that the spinning consumer never sees, and the consumer's side of this
//    handshake is an acquire load at agent scope, so the producer's side has
//    to be a release store at the same scope.
//
//  - The spin backs off with s_sleep. A bare spin on this hardware pins the
//    SIMD issuing memory traffic that competes with the very block it is
//    waiting for. Timing does not affect correctness here, only contention.

__device__ inline void barrier_acquire(int* lock, int stage)
{
    if (threadIdx.x == 0)
    {
        while (__hip_atomic_load(lock, __ATOMIC_ACQUIRE, __HIP_MEMORY_SCOPE_AGENT) != stage)
            __builtin_amdgcn_s_sleep(1);
    }
    __syncthreads();
}

__device__ inline void barrier_release(int* lock, int val, bool reset)
{
    __syncthreads();
    if (threadIdx.x == 0)
    {
        if (reset)
        {
            __hip_atomic_store(lock, 0, __ATOMIC_RELEASE, __HIP_MEMORY_SCOPE_AGENT);
            return;
        }
        __threadfence();
        __hip_atomic_fetch_add(lock, val, __ATOMIC_RELAXED, __HIP_MEMORY_SCOPE_AGENT);
    }
}

// =============================================================================
// Memory fence
// =============================================================================
//
// Wave-local s_waitcnt(0) -- forces this wave's outstanding VMEM/LDS operations
// to retire. Always pair with __syncthreads() when cross-thread visibility is
// required: the block barrier provides the actual synchronization, and this
// only ensures the wave's loads/stores have committed before it is reached.
//
// Cross-CU atomic synchronization uses __threadfence() (device scope), not this.

__device__ __forceinline__ void mem_fence()
{
    __builtin_amdgcn_s_waitcnt(0);
}

// =============================================================================
// Utility macros
// =============================================================================

#ifndef MIN
#define MIN(a, b) ((a) < (b) ? (a) : (b))
#endif

#ifndef MAX
#define MAX(a, b) ((a) > (b) ? (a) : (b))
#endif

#ifndef CEIL_DIVIDE
#define CEIL_DIVIDE(a, b) (((a) + (b) - 1) / (b))
#endif

#endif // EXL3_ROCM_RDNA_WMMA_H
