
Circuit 1 cell sky130_fd_pr__pfet_g5v0d10v5 and Circuit 2 cell sky130_fd_pr__pfet_g5v0d10v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_g5v0d10v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_g5v0d10v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_g5v0d10v5    |Circuit 2: sky130_fd_pr__pfet_g5v0d10v5    
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_g5v0d10v5 and sky130_fd_pr__pfet_g5v0d10v5 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_g5v0d10v5 and Circuit 2 cell sky130_fd_pr__nfet_g5v0d10v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_g5v0d10v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_g5v0d10v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_g5v0d10v5    |Circuit 2: sky130_fd_pr__nfet_g5v0d10v5    
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_g5v0d10v5 and sky130_fd_pr__nfet_g5v0d10v5 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8_hvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_hvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt     |Circuit 2: sky130_fd_pr__pfet_01v8_hvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.

Circuit 1 cell sky130_fd_pr__diode_pw2nd_11v0 and Circuit 2 cell sky130_fd_pr__diode_pw2nd_11v0 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__diode_pw2nd_11v0 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__diode_pw2nd_11v0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__diode_pw2nd_11v0  |Circuit 2: sky130_fd_pr__diode_pw2nd_11v0  
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__diode_pw2nd_11v0 and sky130_fd_pr__diode_pw2nd_11v0 are equivalent.

Class sky130_fd_sc_hvl__inv_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hvl__inv_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__inv_2         |Circuit 2: sky130_fd_sc_hvl__inv_2         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (2->1)        |sky130_fd_pr__pfet_g5v0d10v5 (2->1)        
sky130_fd_pr__nfet_g5v0d10v5 (2->1)        |sky130_fd_pr__nfet_g5v0d10v5 (2->1)        
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__inv_2         |Circuit 2: sky130_fd_sc_hvl__inv_2         
-------------------------------------------|-------------------------------------------
A                                          |A                                          
Y                                          |Y                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__inv_2 and sky130_fd_sc_hvl__inv_2 are equivalent.

Class sky130_fd_sc_hvl__lsbuflv2hv_1 (0):  Merged 8 parallel devices.
Class sky130_fd_sc_hvl__lsbuflv2hv_1 (1):  Merged 8 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__lsbuflv2hv_1  |Circuit 2: sky130_fd_sc_hvl__lsbuflv2hv_1  
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (12->4)       |sky130_fd_pr__nfet_g5v0d10v5 (12->4)       
sky130_fd_pr__pfet_g5v0d10v5 (4)           |sky130_fd_pr__pfet_g5v0d10v5 (4)           
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 14 **Mismatch**            |Number of nets: 12 **Mismatch**            
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: sky130_fd_sc_hvl__lsbuflv2hv_1  |Circuit 2: sky130_fd_sc_hvl__lsbuflv2hv_1  

---------------------------------------------------------------------------------------
Net: VGND                                  |Net: VGND                                  
  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 3   |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 4   
                                           |  sky130_fd_pr__nfet_01v8/(1|3) = 2        
                                           |                                           
Net: VPWR                                  |Net: VPWR                                  
  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 3   |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 4   
                                           |                                           
Net: VGND_uq0                              |(no matching net)                          
  sky130_fd_pr__nfet_01v8/(1|3) = 2        |                                           
  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1   |                                           
                                           |                                           
Net: VPWR_uq0                              |(no matching net)                          
  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1   |                                           
---------------------------------------------------------------------------------------
Netlists do not match.
  Flattening non-matched subcircuits sky130_fd_sc_hvl__lsbuflv2hv_1 sky130_fd_sc_hvl__lsbuflv2hv_1

Cell sky130_fd_sc_hvl__diode_2 (0) disconnected node: VGND
Cell sky130_fd_sc_hvl__diode_2 (0) disconnected node: VPB
Cell sky130_fd_sc_hvl__diode_2 (0) disconnected node: VPWR
Cell sky130_fd_sc_hvl__diode_2 (1) disconnected node: VGND
Cell sky130_fd_sc_hvl__diode_2 (1) disconnected node: VPB
Cell sky130_fd_sc_hvl__diode_2 (1) disconnected node: VPWR
Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__diode_2       |Circuit 2: sky130_fd_sc_hvl__diode_2       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__diode_pw2nd_11v0 (1)         |sky130_fd_pr__diode_pw2nd_11v0 (1)         
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 2                          |Number of nets: 2                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__diode_2       |Circuit 2: sky130_fd_sc_hvl__diode_2       
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
DIODE                                      |DIODE                                      
VGND                                       |VGND                                       
VPB                                        |VPB                                        
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__diode_2 and sky130_fd_sc_hvl__diode_2 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KLHCT5 in circuit simple_analog_switch (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KL97Y6 in circuit simple_analog_switch (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_EJGQFX in circuit simple_analog_switch (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_WSEQJ8 in circuit simple_analog_switch (0)(2 instances)

Class simple_analog_switch (0):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: simple_analog_switch            |Circuit 2: simple_analog_switch            
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (8->3)        |sky130_fd_pr__pfet_g5v0d10v5 (3)           
sky130_fd_pr__nfet_g5v0d10v5 (4->3)        |sky130_fd_pr__nfet_g5v0d10v5 (3)           
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: simple_analog_switch            |Circuit 2: simple_analog_switch            
-------------------------------------------|-------------------------------------------
on                                         |on                                         
vss                                        |vss                                        
off                                        |off                                        
vdd                                        |vdd                                        
in                                         |in                                         
out                                        |out                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes simple_analog_switch and simple_analog_switch are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__decap_4       |Circuit 2: sky130_fd_sc_hvl__decap_4       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (1)           |sky130_fd_pr__nfet_g5v0d10v5 (1)           
sky130_fd_pr__pfet_g5v0d10v5 (1)           |sky130_fd_pr__pfet_g5v0d10v5 (1)           
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__decap_4       |Circuit 2: sky130_fd_sc_hvl__decap_4       
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__decap_4 and sky130_fd_sc_hvl__decap_4 are equivalent.

Circuit 1 cell sky130_fd_pr__cap_mim_m3_1 and Circuit 2 cell sky130_fd_pr__cap_mim_m3_1 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__cap_mim_m3_1      |Circuit 2: sky130_fd_pr__cap_mim_m3_1      
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__cap_mim_m3_1 and sky130_fd_pr__cap_mim_m3_1 are equivalent.

Circuit 1 cell sky130_fd_pr__cap_mim_m3_2 and Circuit 2 cell sky130_fd_pr__cap_mim_m3_2 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_2 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__cap_mim_m3_2      |Circuit 2: sky130_fd_pr__cap_mim_m3_2      
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__cap_mim_m3_2 and sky130_fd_pr__cap_mim_m3_2 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_SF7DK5 in circuit minimum_analog_switch (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_VDJU7P in circuit minimum_analog_switch (0)(1 instance)

Cell minimum_analog_switch (0) disconnected node: vdd
Cell minimum_analog_switch (1) disconnected node: vdd
Class minimum_analog_switch (0):  Merged 1 parallel devices.
Cell minimum_analog_switch (0) disconnected node: vdd
Cell minimum_analog_switch (1) disconnected node: vdd
Subcircuit summary:
Circuit 1: minimum_analog_switch           |Circuit 2: minimum_analog_switch           
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (4->3)        |sky130_fd_pr__nfet_g5v0d10v5 (3)           
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: minimum_analog_switch           |Circuit 2: minimum_analog_switch           
-------------------------------------------|-------------------------------------------
on                                         |on                                         
off                                        |off                                        
vss                                        |vss                                        
out                                        |out                                        
in                                         |in                                         
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes minimum_analog_switch and minimum_analog_switch are equivalent.

Class sky130_fd_sc_hd__inv_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__inv_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_2          |Circuit 2: sky130_fd_sc_hd__inv_2          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2->1)         |sky130_fd_pr__pfet_01v8_hvt (2->1)         
sky130_fd_pr__nfet_01v8 (2->1)             |sky130_fd_pr__nfet_01v8 (2->1)             
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_2          |Circuit 2: sky130_fd_sc_hd__inv_2          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
Y                                          |Y                                          
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_2 and sky130_fd_sc_hd__inv_2 are equivalent.

Class simple_analog_switch_ena1v8 (0):  Merged 1 parallel devices.
Class simple_analog_switch_ena1v8 (1):  Merged 1 parallel devices.
Subcircuit summary:
Circuit 1: simple_analog_switch_ena1v8     |Circuit 2: simple_analog_switch_ena1v8     
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hvl__inv_2 (2)                |sky130_fd_sc_hvl__inv_2 (2)                
sky130_fd_pr__nfet_g5v0d10v5 (12->4)       |sky130_fd_pr__nfet_g5v0d10v5 (12->4)       
sky130_fd_pr__pfet_g5v0d10v5 (4)           |sky130_fd_pr__pfet_g5v0d10v5 (4)           
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
sky130_fd_sc_hvl__diode_2 (1)              |sky130_fd_sc_hvl__diode_2 (1)              
simple_analog_switch (1)                   |simple_analog_switch (1)                   
sky130_fd_sc_hvl__decap_4 (2->1)           |sky130_fd_sc_hvl__decap_4 (2->1)           
Number of devices: 17                      |Number of devices: 17                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: simple_analog_switch_ena1v8     |Circuit 2: simple_analog_switch_ena1v8     
-------------------------------------------|-------------------------------------------
avss                                       |avss                                       
out                                        |out                                        
in                                         |in                                         
dvdd                                       |dvdd                                       
avdd                                       |avdd                                       
dvss                                       |dvss                                       
on                                         |on                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes simple_analog_switch_ena1v8 and simple_analog_switch_ena1v8 are equivalent.

Subcircuit summary:
Circuit 1: minimal_n_switch_ena1v8         |Circuit 2: minimal_n_switch_ena1v8         
-------------------------------------------|-------------------------------------------
minimum_analog_switch (1)                  |minimum_analog_switch (1)                  
sky130_fd_sc_hvl__inv_2 (2)                |sky130_fd_sc_hvl__inv_2 (2)                
sky130_fd_pr__nfet_g5v0d10v5 (12->4)       |sky130_fd_pr__nfet_g5v0d10v5 (12->4)       
sky130_fd_pr__pfet_g5v0d10v5 (4)           |sky130_fd_pr__pfet_g5v0d10v5 (4)           
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
sky130_fd_sc_hvl__diode_2 (1)              |sky130_fd_sc_hvl__diode_2 (1)              
sky130_fd_sc_hvl__decap_4 (1)              |sky130_fd_sc_hvl__decap_4 (1)              
Number of devices: 17                      |Number of devices: 17                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: minimal_n_switch_ena1v8         |Circuit 2: minimal_n_switch_ena1v8         
-------------------------------------------|-------------------------------------------
dvdd                                       |dvdd                                       
dvss                                       |dvss                                       
avdd                                       |avdd                                       
out                                        |out                                        
in                                         |in                                         
avss                                       |avss                                       
on                                         |on                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes minimal_n_switch_ena1v8 and minimal_n_switch_ena1v8 are equivalent.

Subcircuit summary:
Circuit 1: EF_AMUX21x                      |Circuit 2: EF_AMUX21x                      
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__inv_2 (1)                 |sky130_fd_sc_hd__inv_2 (1)                 
simple_analog_switch_ena1v8 (2)            |simple_analog_switch_ena1v8 (2)            
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: EF_AMUX21x                      |Circuit 2: EF_AMUX21x                      
-------------------------------------------|-------------------------------------------
b                                          |b                                          
a                                          |a                                          
vdd1p8                                     |vdd1p8                                     
dvss                                       |dvss                                       
vss                                        |vss                                        
sel                                        |sel                                        
vo                                         |vo                                         
vdd3p3                                     |vdd3p3                                     
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes EF_AMUX21x and EF_AMUX21x are equivalent.

Subcircuit summary:
Circuit 1: EF_SW_RST                       |Circuit 2: EF_SW_RST                       
-------------------------------------------|-------------------------------------------
simple_analog_switch_ena1v8 (1)            |simple_analog_switch_ena1v8 (1)            
minimal_n_switch_ena1v8 (1)                |minimal_n_switch_ena1v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: EF_SW_RST                       |Circuit 2: EF_SW_RST                       
-------------------------------------------|-------------------------------------------
VP2                                        |VP2                                        
VP1                                        |VP1                                        
RST                                        |RST                                        
AVDD                                       |AVDD                                       
DVDD                                       |DVDD                                       
DVSS                                       |DVSS                                       
AVSS                                       |AVSS                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes EF_SW_RST and EF_SW_RST are equivalent.

Subcircuit summary:
Circuit 1: EF_AMUX0201_ARRAY1              |Circuit 2: EF_AMUX0201_ARRAY1              
-------------------------------------------|-------------------------------------------
EF_AMUX21x (12)                            |EF_AMUX21x (12)                            
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 30                         |Number of nets: 30                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: EF_AMUX0201_ARRAY1              |Circuit 2: EF_AMUX0201_ARRAY1              
-------------------------------------------|-------------------------------------------
D7                                         |D7                                         
D9                                         |D9                                         
D10                                        |D10                                        
D1                                         |D1                                         
D5                                         |D5                                         
D11                                        |D11                                        
D2                                         |D2                                         
D0                                         |D0                                         
D6                                         |D6                                         
D4                                         |D4                                         
D8                                         |D8                                         
D3                                         |D3                                         
SELD7                                      |SELD7                                      
SELD9                                      |SELD9                                      
SELD10                                     |SELD10                                     
SELD1                                      |SELD1                                      
SELD5                                      |SELD5                                      
SELD11                                     |SELD11                                     
SELD2                                      |SELD2                                      
SELD0                                      |SELD0                                      
SELD6                                      |SELD6                                      
SELD4                                      |SELD4                                      
SELD8                                      |SELD8                                      
SELD3                                      |SELD3                                      
VDD                                        |VDD                                        
DVDD                                       |DVDD                                       
VSS                                        |VSS                                        
VH                                         |VH                                         
VL                                         |VL                                         
DVSS                                       |DVSS                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes EF_AMUX0201_ARRAY1 and EF_AMUX0201_ARRAY1 are equivalent.
Flattening unmatched subcell cap_array_half in circuit EF_BANK_CAP_12 (0)(2 instances)
Flattening unmatched subcell cdac_unit_cap in circuit EF_BANK_CAP_12 (0)(180 instances)
Flattening unmatched subcell cdac_ratioed_cap in circuit EF_BANK_CAP_12 (0)(10 instances)
Flattening unmatched subcell EF_LSB_CAP in circuit EF_BANK_CAP_12 (1)(1 instance)
Flattening unmatched subcell EF_MSB_CAP in circuit EF_BANK_CAP_12 (1)(1 instance)
Flattening unmatched subcell EF_SC_CAP in circuit EF_BANK_CAP_12 (1)(1 instance)

Cell EF_BANK_CAP_12 (0) disconnected node: w_58549_n26640#
Class EF_BANK_CAP_12 (0):  Merged 350 parallel devices.
Class EF_BANK_CAP_12 (1):  Merged 4 parallel devices.
Cell EF_BANK_CAP_12 (0) disconnected node: w_58549_n26640#
Subcircuit summary:
Circuit 1: EF_BANK_CAP_12                  |Circuit 2: EF_BANK_CAP_12                  
-------------------------------------------|-------------------------------------------
sky130_fd_pr__cap_mim_m3_1 (190->15)       |sky130_fd_pr__cap_mim_m3_1 (190->15)       
sky130_fd_pr__cap_mim_m3_2 (190->15)       |sky130_fd_pr__cap_mim_m3_2 (190->15)       
Number of devices: 30                      |Number of devices: 30                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: EF_BANK_CAP_12                  |Circuit 2: EF_BANK_CAP_12                  
-------------------------------------------|-------------------------------------------
VP1                                        |VP1                                        
VP2                                        |VP2                                        
D0                                         |D0                                         
D1                                         |D1                                         
D2                                         |D2                                         
D3                                         |D3                                         
D4                                         |D4                                         
D5                                         |D5                                         
D8                                         |D8                                         
D10                                        |D10                                        
D9                                         |D9                                         
D6                                         |D6                                         
D7                                         |D7                                         
D11                                        |D11                                        
VSS                                        |VSS                                        
w_58549_n26640#                            |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes EF_BANK_CAP_12 and EF_BANK_CAP_12 are equivalent.
  Flattening non-matched subcircuits EF_BANK_CAP_12 EF_BANK_CAP_12

Subcircuit summary:
Circuit 1: sky130_ef_ip__cdac3v_12bit      |Circuit 2: sky130_ef_ip__cdac3v_12bit      
-------------------------------------------|-------------------------------------------
EF_SW_RST (1)                              |EF_SW_RST (1)                              
EF_AMUX0201_ARRAY1 (1)                     |EF_AMUX0201_ARRAY1 (1)                     
sky130_fd_pr__cap_mim_m3_1 (190->15)       |sky130_fd_pr__cap_mim_m3_1 (190->15)       
sky130_fd_pr__cap_mim_m3_2 (190->15)       |sky130_fd_pr__cap_mim_m3_2 (190->15)       
Number of devices: 32                      |Number of devices: 32                      
Number of nets: 33                         |Number of nets: 33                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_ef_ip__cdac3v_12bit      |Circuit 2: sky130_ef_ip__cdac3v_12bit      
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VDD                                        |VDD                                        
DVDD                                       |DVDD                                       
DVSS                                       |DVSS                                       
SELD0                                      |SELD0                                      
SELD1                                      |SELD1                                      
SELD2                                      |SELD2                                      
SELD3                                      |SELD3                                      
SELD4                                      |SELD4                                      
SELD5                                      |SELD5                                      
SELD6                                      |SELD6                                      
SELD7                                      |SELD7                                      
SELD8                                      |SELD8                                      
SELD9                                      |SELD9                                      
VH                                         |VH                                         
VL                                         |VL                                         
SELD10                                     |SELD10                                     
SELD11                                     |SELD11                                     
RST                                        |RST                                        
OUTNC                                      |OUTNC                                      
OUT                                        |OUT                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ef_ip__cdac3v_12bit and sky130_ef_ip__cdac3v_12bit are equivalent.

Final result: Circuits match uniquely.
.
