<!doctype html>
<html>
<head>
<title>PGSR1 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; PGSR1 (DDR_PHY) Register</p><h1>PGSR1 (DDR_PHY) Register</h1>
<h2>PGSR1 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>PGSR1</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000034</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080034 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">ro<span class="tooltiptext">Read-only</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>PHY General Status Register 1</td></tr>
</table>
<p></p>
<h2>PGSR1 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>PARERR</td><td class="center">31</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>RDIMM Parity Error: Indicates, if set, that there was a parity error (i.e.<br/>err_out_n was sampled low) during one of the transactions to the RDIMM<br/>buffer chip. This bit remains asserted until cleared by the PIR.CLRSR.</td></tr>
<tr valign=top><td>VTSTOP</td><td class="center">30</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>VT Stop: Indicates if set that the VT calculation logic has stopped<br/>computing the next values for the VT compensated delay line values. After<br/>assertion of the PGCR.INHVT, the VTSTOP bit should be read to ensure<br/>all VT compensation logic has stopped computations before writing to the<br/>delay line registers.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">29:25</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Returns zeroes on reads.</td></tr>
<tr valign=top><td>DLTCODE</td><td class="center">24:1</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Delay Line Test Code for AC macro 0: Returns the code measured by the<br/>PHY control block that corresponds to the period of the AC delay line<br/>digital test output.</td></tr>
<tr valign=top><td>DLTDONE</td><td class="center"> 0</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Delay Line Test Done for AC macro 0: Indicates, if set, that the PHY<br/>control block has finished doing period measurement of the AC delay line<br/>digital test output.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>