

================================================================
== Vitis HLS Report for 'qemulator'
================================================================
* Date:           Fri Oct 20 12:01:18 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Qemulator
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.593 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   28|       -|      -|    -|
|Expression       |        -|    -|       0|    122|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|     128|      8|    -|
|Multiplexer      |        -|    -|       -|    165|    -|
|Register         |        -|    -|     162|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   28|     290|    295|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   12|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+----------------+
    |              Instance             |             Module            |   Expression   |
    +-----------------------------------+-------------------------------+----------------+
    |am_addmul_16s_16s_14ns_30_4_1_U17  |am_addmul_16s_16s_14ns_30_4_1  |  (i0 + i1) * i2|
    |am_addmul_16s_16s_14ns_30_4_1_U19  |am_addmul_16s_16s_14ns_30_4_1  |  (i0 + i1) * i2|
    |am_addmul_16s_16s_14ns_30_4_1_U21  |am_addmul_16s_16s_14ns_30_4_1  |  (i0 + i1) * i2|
    |am_addmul_16s_16s_14ns_30_4_1_U23  |am_addmul_16s_16s_14ns_30_4_1  |  (i0 + i1) * i2|
    |am_submul_16s_16s_14ns_30_4_1_U18  |am_submul_16s_16s_14ns_30_4_1  |  (i0 - i1) * i2|
    |am_submul_16s_16s_14ns_30_4_1_U20  |am_submul_16s_16s_14ns_30_4_1  |  (i0 - i1) * i2|
    |am_submul_16s_16s_14ns_30_4_1_U22  |am_submul_16s_16s_14ns_30_4_1  |  (i0 - i1) * i2|
    |am_submul_16s_16s_14ns_30_4_1_U24  |am_submul_16s_16s_14ns_30_4_1  |  (i0 - i1) * i2|
    |mac_muladd_16s_16s_30s_30_4_1_U27  |mac_muladd_16s_16s_30s_30_4_1  |    i0 + i1 * i1|
    |mac_muladd_16s_16s_30s_30_4_1_U28  |mac_muladd_16s_16s_30s_30_4_1  |    i0 + i1 * i1|
    |mul_mul_16s_16s_30_4_1_U1          |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U2          |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U3          |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U4          |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U5          |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U6          |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U7          |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U8          |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U9          |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U10         |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U11         |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U12         |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U13         |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U14         |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U15         |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U16         |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U25         |mul_mul_16s_16s_30_4_1         |         i0 * i0|
    |mul_mul_16s_16s_30_4_1_U26         |mul_mul_16s_16s_30_4_1         |         i0 * i0|
    +-----------------------------------+-------------------------------+----------------+

    * Memory: 
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |cos_hw_U  |cos_hw_ROM_AUTO_1R  |        0|  64|   4|    0|    16|   16|     1|          256|
    |sin_hw_U  |sin_hw_ROM_AUTO_1R  |        0|  64|   4|    0|    16|   16|     1|          256|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                    |        0| 128|   8|    0|    32|   32|     2|          512|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |r_V_14_fu_645_p2  |         +|   0|  0|  37|          30|          30|
    |r_V_15_fu_691_p2  |         +|   0|  0|  37|          30|          30|
    |u1_V_6_fu_288_p2  |         -|   0|  0|  23|           1|          16|
    |u2_V_1_fu_329_p2  |         -|   0|  0|  23|           1|          16|
    |ap_block_state1   |        or|   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0| 122|          63|          93|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |action1_ap_vld_in_sig  |   9|          2|    1|          2|
    |action1_ap_vld_preg    |   9|          2|    1|          2|
    |action1_blk_n          |   9|          2|    1|          2|
    |action1_in_sig         |   9|          2|    9|         18|
    |action2_ap_vld_in_sig  |   9|          2|    1|          2|
    |action2_ap_vld_preg    |   9|          2|    1|          2|
    |action2_blk_n          |   9|          2|    1|          2|
    |action2_in_sig         |   9|          2|    9|         18|
    |ap_NS_fsm              |  93|         19|    1|         19|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 165|         35|   25|         67|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |action1_ap_vld_preg        |   1|   0|    1|          0|
    |action1_preg               |   9|   0|    9|          0|
    |action2_ap_vld_preg        |   1|   0|    1|          0|
    |action2_preg               |   9|   0|    9|          0|
    |ap_CS_fsm                  |  18|   0|   18|          0|
    |output_state_V_4_reg_1072  |  16|   0|   16|          0|
    |output_state_V_6_reg_1077  |  16|   0|   16|          0|
    |sext_ln1319_2_reg_975      |  30|   0|   30|          0|
    |sext_ln1319_6_reg_1006     |  30|   0|   30|          0|
    |sin_hw_load_2_reg_989      |  16|   0|   16|          0|
    |sin_hw_load_reg_958        |  16|   0|   16|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 162|   0|  162|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------------+-----+-----+--------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_none|     qemulator|  return value|
|ap_rst          |   in|    1|  ap_ctrl_none|     qemulator|  return value|
|action1         |   in|    9|        ap_vld|       action1|        scalar|
|action1_ap_vld  |   in|    1|        ap_vld|       action1|        scalar|
|action2         |   in|    9|        ap_vld|       action2|        scalar|
|action2_ap_vld  |   in|    1|        ap_vld|       action2|        scalar|
|reward1         |  out|   16|        ap_vld|       reward1|       pointer|
|reward1_ap_vld  |  out|    1|        ap_vld|       reward1|       pointer|
|reward2         |  out|   16|        ap_vld|       reward2|       pointer|
|reward2_ap_vld  |  out|    1|        ap_vld|       reward2|       pointer|
+----------------+-----+-----+--------------+--------------+--------------+

