<!-- HTML header for doxygen 1.8.10-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>BlueNRG-LP/BlueNRG-LPS Peripherals LL drivers APIs: rf_driver_ll_lpuart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ST-logo-small.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BlueNRG-LP/BlueNRG-LPS Peripherals LL drivers APIs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">rf_driver_ll_lpuart.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of LPUART LL module.  
<a href="#details">More...</a></p>

<p><a href="rf__driver__ll__lpuart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_l___l_p_u_a_r_t___init_type_def.html">LL_LPUART_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">LL LPUART Init Structure definition.  <a href="struct_l_l___l_p_u_a_r_t___init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gab41d3949ba0cbae4ee90ad623e9389d2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gab41d3949ba0cbae4ee90ad623e9389d2">LL_LPUART_Enable</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gab41d3949ba0cbae4ee90ad623e9389d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPUART Enable  CR1 UE LL_LPUART_Enable.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gab41d3949ba0cbae4ee90ad623e9389d2">More...</a><br /></td></tr>
<tr class="separator:gab41d3949ba0cbae4ee90ad623e9389d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7090fa137d05f5aac735622e04cb2020"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga7090fa137d05f5aac735622e04cb2020">LL_LPUART_Disable</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga7090fa137d05f5aac735622e04cb2020"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPUART Disable.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga7090fa137d05f5aac735622e04cb2020">More...</a><br /></td></tr>
<tr class="separator:ga7090fa137d05f5aac735622e04cb2020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf74fc0f0f1f4da9599b80b4b7d8923c8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gaf74fc0f0f1f4da9599b80b4b7d8923c8">LL_LPUART_IsEnabled</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaf74fc0f0f1f4da9599b80b4b7d8923c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if LPUART is enabled  CR1 UE LL_LPUART_IsEnabled.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gaf74fc0f0f1f4da9599b80b4b7d8923c8">More...</a><br /></td></tr>
<tr class="separator:gaf74fc0f0f1f4da9599b80b4b7d8923c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f34ceeb8a057c6a7eb023fc244235f5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga4f34ceeb8a057c6a7eb023fc244235f5">LL_LPUART_EnableFIFO</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga4f34ceeb8a057c6a7eb023fc244235f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Mode Enable  CR1 FIFOEN LL_LPUART_EnableFIFO.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga4f34ceeb8a057c6a7eb023fc244235f5">More...</a><br /></td></tr>
<tr class="separator:ga4f34ceeb8a057c6a7eb023fc244235f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f5976a27d9e93fe8a2ee67ed9d55f2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga02f5976a27d9e93fe8a2ee67ed9d55f2">LL_LPUART_DisableFIFO</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga02f5976a27d9e93fe8a2ee67ed9d55f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Mode Disable  CR1 FIFOEN LL_LPUART_DisableFIFO.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga02f5976a27d9e93fe8a2ee67ed9d55f2">More...</a><br /></td></tr>
<tr class="separator:ga02f5976a27d9e93fe8a2ee67ed9d55f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b6c85300717957f7c5277430f2e485"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga33b6c85300717957f7c5277430f2e485">LL_LPUART_IsEnabledFIFO</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga33b6c85300717957f7c5277430f2e485"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if FIFO Mode is enabled  CR1 FIFOEN LL_LPUART_IsEnabledFIFO.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga33b6c85300717957f7c5277430f2e485">More...</a><br /></td></tr>
<tr class="separator:ga33b6c85300717957f7c5277430f2e485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc09f7374a5ea177741b14226380db1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga7fc09f7374a5ea177741b14226380db1">LL_LPUART_SetTXFIFOThreshold</a> (USART_TypeDef *LPUARTx, uint32_t Threshold)</td></tr>
<tr class="memdesc:ga7fc09f7374a5ea177741b14226380db1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure TX FIFO Threshold  CR3 TXFTCFG LL_LPUART_SetTXFIFOThreshold.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga7fc09f7374a5ea177741b14226380db1">More...</a><br /></td></tr>
<tr class="separator:ga7fc09f7374a5ea177741b14226380db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ac2817c6adf263acbe451e984ebba2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gad1ac2817c6adf263acbe451e984ebba2">LL_LPUART_GetTXFIFOThreshold</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gad1ac2817c6adf263acbe451e984ebba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return TX FIFO Threshold Configuration  CR3 TXFTCFG LL_LPUART_GetTXFIFOThreshold.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gad1ac2817c6adf263acbe451e984ebba2">More...</a><br /></td></tr>
<tr class="separator:gad1ac2817c6adf263acbe451e984ebba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb09749e5ff55fec1f2e0c6e30c438d9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gabb09749e5ff55fec1f2e0c6e30c438d9">LL_LPUART_SetRXFIFOThreshold</a> (USART_TypeDef *LPUARTx, uint32_t Threshold)</td></tr>
<tr class="memdesc:gabb09749e5ff55fec1f2e0c6e30c438d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure RX FIFO Threshold  CR3 RXFTCFG LL_LPUART_SetRXFIFOThreshold.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gabb09749e5ff55fec1f2e0c6e30c438d9">More...</a><br /></td></tr>
<tr class="separator:gabb09749e5ff55fec1f2e0c6e30c438d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f290796c1eb81b8ddb4f225aa0d0c2e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga1f290796c1eb81b8ddb4f225aa0d0c2e">LL_LPUART_GetRXFIFOThreshold</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga1f290796c1eb81b8ddb4f225aa0d0c2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return RX FIFO Threshold Configuration  CR3 RXFTCFG LL_LPUART_GetRXFIFOThreshold.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga1f290796c1eb81b8ddb4f225aa0d0c2e">More...</a><br /></td></tr>
<tr class="separator:ga1f290796c1eb81b8ddb4f225aa0d0c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60d3a27aec2c6d870509e7ecd06599ce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga60d3a27aec2c6d870509e7ecd06599ce">LL_LPUART_ConfigFIFOsThreshold</a> (USART_TypeDef *LPUARTx, uint32_t TXThreshold, uint32_t RXThreshold)</td></tr>
<tr class="memdesc:ga60d3a27aec2c6d870509e7ecd06599ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure TX and RX FIFOs Threshold  CR3 TXFTCFG LL_LPUART_ConfigFIFOsThreshold<br />
 CR3 RXFTCFG LL_LPUART_ConfigFIFOsThreshold.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga60d3a27aec2c6d870509e7ecd06599ce">More...</a><br /></td></tr>
<tr class="separator:ga60d3a27aec2c6d870509e7ecd06599ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae183e45c5bbe734e568d7f74edd83a61"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gae183e45c5bbe734e568d7f74edd83a61">LL_LPUART_EnableDirectionRx</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gae183e45c5bbe734e568d7f74edd83a61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Enable (Receiver is enabled and begins searching for a start bit)  CR1 RE LL_LPUART_EnableDirectionRx.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gae183e45c5bbe734e568d7f74edd83a61">More...</a><br /></td></tr>
<tr class="separator:gae183e45c5bbe734e568d7f74edd83a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae920fa5ef13a9df2227833aa79df1726"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gae920fa5ef13a9df2227833aa79df1726">LL_LPUART_DisableDirectionRx</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gae920fa5ef13a9df2227833aa79df1726"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Disable  CR1 RE LL_LPUART_DisableDirectionRx.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gae920fa5ef13a9df2227833aa79df1726">More...</a><br /></td></tr>
<tr class="separator:gae920fa5ef13a9df2227833aa79df1726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2afae0a20f2e8e8a1d783d6d8b8e4404"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga2afae0a20f2e8e8a1d783d6d8b8e4404">LL_LPUART_EnableDirectionTx</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga2afae0a20f2e8e8a1d783d6d8b8e4404"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Enable  CR1 TE LL_LPUART_EnableDirectionTx.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga2afae0a20f2e8e8a1d783d6d8b8e4404">More...</a><br /></td></tr>
<tr class="separator:ga2afae0a20f2e8e8a1d783d6d8b8e4404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ca7e04928c387dabccf1ee1cf46983"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gad9ca7e04928c387dabccf1ee1cf46983">LL_LPUART_DisableDirectionTx</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gad9ca7e04928c387dabccf1ee1cf46983"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Disable  CR1 TE LL_LPUART_DisableDirectionTx.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gad9ca7e04928c387dabccf1ee1cf46983">More...</a><br /></td></tr>
<tr class="separator:gad9ca7e04928c387dabccf1ee1cf46983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab9902118f7a2588dac7eb354584145"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga1ab9902118f7a2588dac7eb354584145">LL_LPUART_SetTransferDirection</a> (USART_TypeDef *LPUARTx, uint32_t TransferDirection)</td></tr>
<tr class="memdesc:ga1ab9902118f7a2588dac7eb354584145"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure simultaneously enabled/disabled states of Transmitter and Receiver  CR1 RE LL_LPUART_SetTransferDirection<br />
 CR1 TE LL_LPUART_SetTransferDirection.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga1ab9902118f7a2588dac7eb354584145">More...</a><br /></td></tr>
<tr class="separator:ga1ab9902118f7a2588dac7eb354584145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274c19e7d29763900b15172a38460414"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga274c19e7d29763900b15172a38460414">LL_LPUART_GetTransferDirection</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga274c19e7d29763900b15172a38460414"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return enabled/disabled states of Transmitter and Receiver  CR1 RE LL_LPUART_GetTransferDirection<br />
 CR1 TE LL_LPUART_GetTransferDirection.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga274c19e7d29763900b15172a38460414">More...</a><br /></td></tr>
<tr class="separator:ga274c19e7d29763900b15172a38460414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fbe99df653eebb51116512fb25055a6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga1fbe99df653eebb51116512fb25055a6">LL_LPUART_SetParity</a> (USART_TypeDef *LPUARTx, uint32_t Parity)</td></tr>
<tr class="memdesc:ga1fbe99df653eebb51116512fb25055a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Parity (enabled/disabled and parity mode if enabled)  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga1fbe99df653eebb51116512fb25055a6">More...</a><br /></td></tr>
<tr class="separator:ga1fbe99df653eebb51116512fb25055a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5559db4a10bf8a6ad35d58e0b4a4318"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gac5559db4a10bf8a6ad35d58e0b4a4318">LL_LPUART_GetParity</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gac5559db4a10bf8a6ad35d58e0b4a4318"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Parity configuration (enabled/disabled and parity mode if enabled)  CR1 PS LL_LPUART_GetParity<br />
 CR1 PCE LL_LPUART_GetParity.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gac5559db4a10bf8a6ad35d58e0b4a4318">More...</a><br /></td></tr>
<tr class="separator:gac5559db4a10bf8a6ad35d58e0b4a4318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab586693c37995c4788a2d1fb23ffb1b7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gab586693c37995c4788a2d1fb23ffb1b7">LL_LPUART_SetWakeUpMethod</a> (USART_TypeDef *LPUARTx, uint32_t Method)</td></tr>
<tr class="memdesc:gab586693c37995c4788a2d1fb23ffb1b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Receiver Wake Up method from Mute mode.  CR1 WAKE LL_LPUART_SetWakeUpMethod.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gab586693c37995c4788a2d1fb23ffb1b7">More...</a><br /></td></tr>
<tr class="separator:gab586693c37995c4788a2d1fb23ffb1b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d104769500f6593f86e57cf23ac4c37"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga9d104769500f6593f86e57cf23ac4c37">LL_LPUART_GetWakeUpMethod</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga9d104769500f6593f86e57cf23ac4c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Receiver Wake Up method from Mute mode  CR1 WAKE LL_LPUART_GetWakeUpMethod.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga9d104769500f6593f86e57cf23ac4c37">More...</a><br /></td></tr>
<tr class="separator:ga9d104769500f6593f86e57cf23ac4c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560a030e25f0b13bed53c2c48a3fc4e4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga560a030e25f0b13bed53c2c48a3fc4e4">LL_LPUART_EnableInStopMode</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga560a030e25f0b13bed53c2c48a3fc4e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPUART enabled in STOP mode  CR1 UESM LL_LPUART_EnableInStopMode.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga560a030e25f0b13bed53c2c48a3fc4e4">More...</a><br /></td></tr>
<tr class="separator:ga560a030e25f0b13bed53c2c48a3fc4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0e40b634c404ab663bd3aba685a4c6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gaef0e40b634c404ab663bd3aba685a4c6">LL_LPUART_DisableInStopMode</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaef0e40b634c404ab663bd3aba685a4c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPUART disabled in STOP mode  CR1 UESM LL_LPUART_DisableInStopMode.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gaef0e40b634c404ab663bd3aba685a4c6">More...</a><br /></td></tr>
<tr class="separator:gaef0e40b634c404ab663bd3aba685a4c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eaba047c25e4c7f2ef3609b74d74513"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga0eaba047c25e4c7f2ef3609b74d74513">LL_LPUART_IsEnabledInStopMode</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga0eaba047c25e4c7f2ef3609b74d74513"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if LPUART is enabled in STOP mode  CR1 UESM LL_LPUART_IsEnabledInStopMode.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga0eaba047c25e4c7f2ef3609b74d74513">More...</a><br /></td></tr>
<tr class="separator:ga0eaba047c25e4c7f2ef3609b74d74513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538832ed1a2faa2db1d0be6cec598e43"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga538832ed1a2faa2db1d0be6cec598e43">LL_LPUART_SetDataWidth</a> (USART_TypeDef *LPUARTx, uint32_t DataWidth)</td></tr>
<tr class="memdesc:ga538832ed1a2faa2db1d0be6cec598e43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Word length (nb of data bits, excluding start and stop bits)  CR1 M LL_LPUART_SetDataWidth.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga538832ed1a2faa2db1d0be6cec598e43">More...</a><br /></td></tr>
<tr class="separator:ga538832ed1a2faa2db1d0be6cec598e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16b1bc572031a654059b2cf8ef535794"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga16b1bc572031a654059b2cf8ef535794">LL_LPUART_GetDataWidth</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga16b1bc572031a654059b2cf8ef535794"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Word length (i.e. nb of data bits, excluding start and stop bits)  CR1 M LL_LPUART_GetDataWidth.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga16b1bc572031a654059b2cf8ef535794">More...</a><br /></td></tr>
<tr class="separator:ga16b1bc572031a654059b2cf8ef535794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02299cf757f10d9791c892974e226fba"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga02299cf757f10d9791c892974e226fba">LL_LPUART_EnableMuteMode</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga02299cf757f10d9791c892974e226fba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow switch between Mute Mode and Active mode  CR1 MME LL_LPUART_EnableMuteMode.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga02299cf757f10d9791c892974e226fba">More...</a><br /></td></tr>
<tr class="separator:ga02299cf757f10d9791c892974e226fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f3fb0072e506ed9bf2d6a216619ebf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga26f3fb0072e506ed9bf2d6a216619ebf">LL_LPUART_DisableMuteMode</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga26f3fb0072e506ed9bf2d6a216619ebf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prevent Mute Mode use. Set Receiver in active mode permanently.  CR1 MME LL_LPUART_DisableMuteMode.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga26f3fb0072e506ed9bf2d6a216619ebf">More...</a><br /></td></tr>
<tr class="separator:ga26f3fb0072e506ed9bf2d6a216619ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab045a6a74e0a33eeaed403f71e97608c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gab045a6a74e0a33eeaed403f71e97608c">LL_LPUART_IsEnabledMuteMode</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gab045a6a74e0a33eeaed403f71e97608c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if switch between Mute Mode and Active mode is allowed  CR1 MME LL_LPUART_IsEnabledMuteMode.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gab045a6a74e0a33eeaed403f71e97608c">More...</a><br /></td></tr>
<tr class="separator:gab045a6a74e0a33eeaed403f71e97608c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2cd6fda66b9a1edc5b313d90f329ae2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gac2cd6fda66b9a1edc5b313d90f329ae2">LL_LPUART_SetPrescaler</a> (USART_TypeDef *LPUARTx, uint32_t PrescalerValue)</td></tr>
<tr class="memdesc:gac2cd6fda66b9a1edc5b313d90f329ae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Clock source prescaler for baudrate generator and oversampling  PRESC PRESCALER LL_LPUART_SetPrescaler.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gac2cd6fda66b9a1edc5b313d90f329ae2">More...</a><br /></td></tr>
<tr class="separator:gac2cd6fda66b9a1edc5b313d90f329ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga544ad1e51b44144ec2af599ffc2ce683"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga544ad1e51b44144ec2af599ffc2ce683">LL_LPUART_GetPrescaler</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga544ad1e51b44144ec2af599ffc2ce683"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve the Clock source prescaler for baudrate generator and oversampling  PRESC PRESCALER LL_LPUART_GetPrescaler.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga544ad1e51b44144ec2af599ffc2ce683">More...</a><br /></td></tr>
<tr class="separator:ga544ad1e51b44144ec2af599ffc2ce683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b3ca70a85b029f410209df09fc2dfae"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga2b3ca70a85b029f410209df09fc2dfae">LL_LPUART_SetStopBitsLength</a> (USART_TypeDef *LPUARTx, uint32_t StopBits)</td></tr>
<tr class="memdesc:ga2b3ca70a85b029f410209df09fc2dfae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the length of the stop bits  CR2 STOP LL_LPUART_SetStopBitsLength.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga2b3ca70a85b029f410209df09fc2dfae">More...</a><br /></td></tr>
<tr class="separator:ga2b3ca70a85b029f410209df09fc2dfae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b5690796fc0e4e835bd3e7090cd1ef5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga0b5690796fc0e4e835bd3e7090cd1ef5">LL_LPUART_GetStopBitsLength</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga0b5690796fc0e4e835bd3e7090cd1ef5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve the length of the stop bits  CR2 STOP LL_LPUART_GetStopBitsLength.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga0b5690796fc0e4e835bd3e7090cd1ef5">More...</a><br /></td></tr>
<tr class="separator:ga0b5690796fc0e4e835bd3e7090cd1ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e1dc3994a37ea71a7406c0d6489caf6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga8e1dc3994a37ea71a7406c0d6489caf6">LL_LPUART_ConfigCharacter</a> (USART_TypeDef *LPUARTx, uint32_t DataWidth, uint32_t Parity, uint32_t StopBits)</td></tr>
<tr class="memdesc:ga8e1dc3994a37ea71a7406c0d6489caf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Character frame format (Datawidth, Parity control, Stop Bits)  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga8e1dc3994a37ea71a7406c0d6489caf6">More...</a><br /></td></tr>
<tr class="separator:ga8e1dc3994a37ea71a7406c0d6489caf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f544da68a62d0920ee7d187e571c7c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga34f544da68a62d0920ee7d187e571c7c">LL_LPUART_SetTXRXSwap</a> (USART_TypeDef *LPUARTx, uint32_t SwapConfig)</td></tr>
<tr class="memdesc:ga34f544da68a62d0920ee7d187e571c7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure TX/RX pins swapping setting.  CR2 SWAP LL_LPUART_SetTXRXSwap.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga34f544da68a62d0920ee7d187e571c7c">More...</a><br /></td></tr>
<tr class="separator:ga34f544da68a62d0920ee7d187e571c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea87ec91339560be73c6443aadf0e5f9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gaea87ec91339560be73c6443aadf0e5f9">LL_LPUART_GetTXRXSwap</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaea87ec91339560be73c6443aadf0e5f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve TX/RX pins swapping configuration.  CR2 SWAP LL_LPUART_GetTXRXSwap.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gaea87ec91339560be73c6443aadf0e5f9">More...</a><br /></td></tr>
<tr class="separator:gaea87ec91339560be73c6443aadf0e5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85740166f29215b12ab48fac9f0e9c43"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga85740166f29215b12ab48fac9f0e9c43">LL_LPUART_SetRXPinLevel</a> (USART_TypeDef *LPUARTx, uint32_t PinInvMethod)</td></tr>
<tr class="memdesc:ga85740166f29215b12ab48fac9f0e9c43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure RX pin active level logic  CR2 RXINV LL_LPUART_SetRXPinLevel.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga85740166f29215b12ab48fac9f0e9c43">More...</a><br /></td></tr>
<tr class="separator:ga85740166f29215b12ab48fac9f0e9c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e832625ae12b49d26dcde2c1d4fea4b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga1e832625ae12b49d26dcde2c1d4fea4b">LL_LPUART_GetRXPinLevel</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga1e832625ae12b49d26dcde2c1d4fea4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve RX pin active level logic configuration  CR2 RXINV LL_LPUART_GetRXPinLevel.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga1e832625ae12b49d26dcde2c1d4fea4b">More...</a><br /></td></tr>
<tr class="separator:ga1e832625ae12b49d26dcde2c1d4fea4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62ac227fcd7e93ec2124ac992af7888"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gac62ac227fcd7e93ec2124ac992af7888">LL_LPUART_SetTXPinLevel</a> (USART_TypeDef *LPUARTx, uint32_t PinInvMethod)</td></tr>
<tr class="memdesc:gac62ac227fcd7e93ec2124ac992af7888"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure TX pin active level logic  CR2 TXINV LL_LPUART_SetTXPinLevel.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gac62ac227fcd7e93ec2124ac992af7888">More...</a><br /></td></tr>
<tr class="separator:gac62ac227fcd7e93ec2124ac992af7888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3969cbfdd25a35047e5db000d8425edc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga3969cbfdd25a35047e5db000d8425edc">LL_LPUART_GetTXPinLevel</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga3969cbfdd25a35047e5db000d8425edc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve TX pin active level logic configuration  CR2 TXINV LL_LPUART_GetTXPinLevel.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga3969cbfdd25a35047e5db000d8425edc">More...</a><br /></td></tr>
<tr class="separator:ga3969cbfdd25a35047e5db000d8425edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0cde682ae9595a79ac05155456c7738"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gaa0cde682ae9595a79ac05155456c7738">LL_LPUART_SetBinaryDataLogic</a> (USART_TypeDef *LPUARTx, uint32_t DataLogic)</td></tr>
<tr class="memdesc:gaa0cde682ae9595a79ac05155456c7738"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Binary data logic.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gaa0cde682ae9595a79ac05155456c7738">More...</a><br /></td></tr>
<tr class="separator:gaa0cde682ae9595a79ac05155456c7738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74c49a3cf2f8b614efbe1450b698dd8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gaa74c49a3cf2f8b614efbe1450b698dd8">LL_LPUART_GetBinaryDataLogic</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaa74c49a3cf2f8b614efbe1450b698dd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve Binary data configuration  CR2 DATAINV LL_LPUART_GetBinaryDataLogic.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gaa74c49a3cf2f8b614efbe1450b698dd8">More...</a><br /></td></tr>
<tr class="separator:gaa74c49a3cf2f8b614efbe1450b698dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741b518a10192ed41f80fe0d4503c92c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga741b518a10192ed41f80fe0d4503c92c">LL_LPUART_SetTransferBitOrder</a> (USART_TypeDef *LPUARTx, uint32_t BitOrder)</td></tr>
<tr class="memdesc:ga741b518a10192ed41f80fe0d4503c92c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure transfer bit order (either Less or Most Significant Bit First)  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga741b518a10192ed41f80fe0d4503c92c">More...</a><br /></td></tr>
<tr class="separator:ga741b518a10192ed41f80fe0d4503c92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03273a7a78caf97b612948bce72a6c1e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga03273a7a78caf97b612948bce72a6c1e">LL_LPUART_GetTransferBitOrder</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga03273a7a78caf97b612948bce72a6c1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return transfer bit order (either Less or Most Significant Bit First)  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga03273a7a78caf97b612948bce72a6c1e">More...</a><br /></td></tr>
<tr class="separator:ga03273a7a78caf97b612948bce72a6c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb496ceacf0e8387931e3b1a962be38"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga9bb496ceacf0e8387931e3b1a962be38">LL_LPUART_ConfigNodeAddress</a> (USART_TypeDef *LPUARTx, uint32_t AddressLen, uint32_t NodeAddress)</td></tr>
<tr class="memdesc:ga9bb496ceacf0e8387931e3b1a962be38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Address of the LPUART node.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga9bb496ceacf0e8387931e3b1a962be38">More...</a><br /></td></tr>
<tr class="separator:ga9bb496ceacf0e8387931e3b1a962be38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c8827cf1a9371e199958938775da683"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga0c8827cf1a9371e199958938775da683">LL_LPUART_GetNodeAddress</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga0c8827cf1a9371e199958938775da683"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return 8 bit Address of the LPUART node as set in ADD field of CR2.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga0c8827cf1a9371e199958938775da683">More...</a><br /></td></tr>
<tr class="separator:ga0c8827cf1a9371e199958938775da683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa16e0a166a6308aa226947aad927ee51"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gaa16e0a166a6308aa226947aad927ee51">LL_LPUART_GetNodeAddressLen</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaa16e0a166a6308aa226947aad927ee51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Length of Node Address used in Address Detection mode (7-bit or 4-bit)  CR2 ADDM7 LL_LPUART_GetNodeAddressLen.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gaa16e0a166a6308aa226947aad927ee51">More...</a><br /></td></tr>
<tr class="separator:gaa16e0a166a6308aa226947aad927ee51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga019eceea7b9c6668f8a9a3f2fab7bbb1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga019eceea7b9c6668f8a9a3f2fab7bbb1">LL_LPUART_EnableRTSHWFlowCtrl</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga019eceea7b9c6668f8a9a3f2fab7bbb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RTS HW Flow Control  CR3 RTSE LL_LPUART_EnableRTSHWFlowCtrl.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga019eceea7b9c6668f8a9a3f2fab7bbb1">More...</a><br /></td></tr>
<tr class="separator:ga019eceea7b9c6668f8a9a3f2fab7bbb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4658087f3bf7be6a49678b6518428d5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gaa4658087f3bf7be6a49678b6518428d5">LL_LPUART_DisableRTSHWFlowCtrl</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaa4658087f3bf7be6a49678b6518428d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RTS HW Flow Control  CR3 RTSE LL_LPUART_DisableRTSHWFlowCtrl.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gaa4658087f3bf7be6a49678b6518428d5">More...</a><br /></td></tr>
<tr class="separator:gaa4658087f3bf7be6a49678b6518428d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b5a5c542c4c5de3563c9f07bbf04e4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gaf7b5a5c542c4c5de3563c9f07bbf04e4">LL_LPUART_EnableCTSHWFlowCtrl</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaf7b5a5c542c4c5de3563c9f07bbf04e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CTS HW Flow Control  CR3 CTSE LL_LPUART_EnableCTSHWFlowCtrl.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gaf7b5a5c542c4c5de3563c9f07bbf04e4">More...</a><br /></td></tr>
<tr class="separator:gaf7b5a5c542c4c5de3563c9f07bbf04e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee323144981f6c2f37d1be20387090e2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gaee323144981f6c2f37d1be20387090e2">LL_LPUART_DisableCTSHWFlowCtrl</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaee323144981f6c2f37d1be20387090e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CTS HW Flow Control  CR3 CTSE LL_LPUART_DisableCTSHWFlowCtrl.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gaee323144981f6c2f37d1be20387090e2">More...</a><br /></td></tr>
<tr class="separator:gaee323144981f6c2f37d1be20387090e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43d51b7ca813b2dd6477eaa0269fe327"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga43d51b7ca813b2dd6477eaa0269fe327">LL_LPUART_SetHWFlowCtrl</a> (USART_TypeDef *LPUARTx, uint32_t HardwareFlowControl)</td></tr>
<tr class="memdesc:ga43d51b7ca813b2dd6477eaa0269fe327"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure HW Flow Control mode (both CTS and RTS)  CR3 RTSE LL_LPUART_SetHWFlowCtrl<br />
 CR3 CTSE LL_LPUART_SetHWFlowCtrl.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga43d51b7ca813b2dd6477eaa0269fe327">More...</a><br /></td></tr>
<tr class="separator:ga43d51b7ca813b2dd6477eaa0269fe327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419d27dc594fc29a717c41036c662f55"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga419d27dc594fc29a717c41036c662f55">LL_LPUART_GetHWFlowCtrl</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga419d27dc594fc29a717c41036c662f55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return HW Flow Control configuration (both CTS and RTS)  CR3 RTSE LL_LPUART_GetHWFlowCtrl<br />
 CR3 CTSE LL_LPUART_GetHWFlowCtrl.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga419d27dc594fc29a717c41036c662f55">More...</a><br /></td></tr>
<tr class="separator:ga419d27dc594fc29a717c41036c662f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b59675729d43d59eff3ce5b6fd18e23"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga9b59675729d43d59eff3ce5b6fd18e23">LL_LPUART_EnableOverrunDetect</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga9b59675729d43d59eff3ce5b6fd18e23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Overrun detection  CR3 OVRDIS LL_LPUART_EnableOverrunDetect.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga9b59675729d43d59eff3ce5b6fd18e23">More...</a><br /></td></tr>
<tr class="separator:ga9b59675729d43d59eff3ce5b6fd18e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a4ac452ee49094db3686b9202bf5ce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga59a4ac452ee49094db3686b9202bf5ce">LL_LPUART_DisableOverrunDetect</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga59a4ac452ee49094db3686b9202bf5ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Overrun detection  CR3 OVRDIS LL_LPUART_DisableOverrunDetect.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga59a4ac452ee49094db3686b9202bf5ce">More...</a><br /></td></tr>
<tr class="separator:ga59a4ac452ee49094db3686b9202bf5ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f66e1b3bec4fdf0c35d08a599a10a48"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga5f66e1b3bec4fdf0c35d08a599a10a48">LL_LPUART_IsEnabledOverrunDetect</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga5f66e1b3bec4fdf0c35d08a599a10a48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if Overrun detection is enabled  CR3 OVRDIS LL_LPUART_IsEnabledOverrunDetect.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga5f66e1b3bec4fdf0c35d08a599a10a48">More...</a><br /></td></tr>
<tr class="separator:ga5f66e1b3bec4fdf0c35d08a599a10a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12946cc824260a1e2e45f9502d3d7ed0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga12946cc824260a1e2e45f9502d3d7ed0">LL_LPUART_SetBaudRate</a> (USART_TypeDef *LPUARTx, uint32_t PrescalerValue, uint32_t BaudRate)</td></tr>
<tr class="memdesc:ga12946cc824260a1e2e45f9502d3d7ed0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure LPUART BRR register for achieving expected Baud Rate value.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#ga12946cc824260a1e2e45f9502d3d7ed0">More...</a><br /></td></tr>
<tr class="separator:ga12946cc824260a1e2e45f9502d3d7ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc76d9f23c4128a2acf63dc4eb88c57d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gafc76d9f23c4128a2acf63dc4eb88c57d">LL_LPUART_GetBaudRate</a> (USART_TypeDef *LPUARTx, uint32_t PrescalerValue)</td></tr>
<tr class="memdesc:gafc76d9f23c4128a2acf63dc4eb88c57d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return current Baud Rate value, according to LPUARTDIV present in BRR register (full BRR content), and to used Peripheral Clock values.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration.html#gafc76d9f23c4128a2acf63dc4eb88c57d">More...</a><br /></td></tr>
<tr class="separator:gafc76d9f23c4128a2acf63dc4eb88c57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61ba79d3399b88ecd336c88a1d59c30"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration___half_duplex.html#gaa61ba79d3399b88ecd336c88a1d59c30">LL_LPUART_EnableHalfDuplex</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaa61ba79d3399b88ecd336c88a1d59c30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Single Wire Half-Duplex mode  CR3 HDSEL LL_LPUART_EnableHalfDuplex.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration___half_duplex.html#gaa61ba79d3399b88ecd336c88a1d59c30">More...</a><br /></td></tr>
<tr class="separator:gaa61ba79d3399b88ecd336c88a1d59c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163f403517c67f0c1fd25425f4c313aa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration___half_duplex.html#ga163f403517c67f0c1fd25425f4c313aa">LL_LPUART_DisableHalfDuplex</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga163f403517c67f0c1fd25425f4c313aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Single Wire Half-Duplex mode  CR3 HDSEL LL_LPUART_DisableHalfDuplex.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration___half_duplex.html#ga163f403517c67f0c1fd25425f4c313aa">More...</a><br /></td></tr>
<tr class="separator:ga163f403517c67f0c1fd25425f4c313aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b4bf4a2ccbb61a1e2fc6d6d187f738"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration___half_duplex.html#gae1b4bf4a2ccbb61a1e2fc6d6d187f738">LL_LPUART_IsEnabledHalfDuplex</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gae1b4bf4a2ccbb61a1e2fc6d6d187f738"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if Single Wire Half-Duplex mode is enabled  CR3 HDSEL LL_LPUART_IsEnabledHalfDuplex.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration___half_duplex.html#gae1b4bf4a2ccbb61a1e2fc6d6d187f738">More...</a><br /></td></tr>
<tr class="separator:gae1b4bf4a2ccbb61a1e2fc6d6d187f738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ea80773fb36b2591556bc4aae9f8d2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration___d_e.html#ga13ea80773fb36b2591556bc4aae9f8d2">LL_LPUART_SetDEDeassertionTime</a> (USART_TypeDef *LPUARTx, uint32_t Time)</td></tr>
<tr class="memdesc:ga13ea80773fb36b2591556bc4aae9f8d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DEDT (Driver Enable De-Assertion Time), Time value expressed on 5 bits ([4:0] bits).  CR1 DEDT LL_LPUART_SetDEDeassertionTime.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration___d_e.html#ga13ea80773fb36b2591556bc4aae9f8d2">More...</a><br /></td></tr>
<tr class="separator:ga13ea80773fb36b2591556bc4aae9f8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864154c0ef661aa379bf42c74268c954"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration___d_e.html#ga864154c0ef661aa379bf42c74268c954">LL_LPUART_GetDEDeassertionTime</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga864154c0ef661aa379bf42c74268c954"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DEDT (Driver Enable De-Assertion Time)  CR1 DEDT LL_LPUART_GetDEDeassertionTime.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration___d_e.html#ga864154c0ef661aa379bf42c74268c954">More...</a><br /></td></tr>
<tr class="separator:ga864154c0ef661aa379bf42c74268c954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga073fba96c26e7f3aa35d7f355fbde658"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration___d_e.html#ga073fba96c26e7f3aa35d7f355fbde658">LL_LPUART_SetDEAssertionTime</a> (USART_TypeDef *LPUARTx, uint32_t Time)</td></tr>
<tr class="memdesc:ga073fba96c26e7f3aa35d7f355fbde658"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DEAT (Driver Enable Assertion Time), Time value expressed on 5 bits ([4:0] bits).  CR1 DEAT LL_LPUART_SetDEAssertionTime.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration___d_e.html#ga073fba96c26e7f3aa35d7f355fbde658">More...</a><br /></td></tr>
<tr class="separator:ga073fba96c26e7f3aa35d7f355fbde658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd343cd735c4a40027600c60767c06e9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration___d_e.html#gacd343cd735c4a40027600c60767c06e9">LL_LPUART_GetDEAssertionTime</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gacd343cd735c4a40027600c60767c06e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DEAT (Driver Enable Assertion Time)  CR1 DEAT LL_LPUART_GetDEAssertionTime.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration___d_e.html#gacd343cd735c4a40027600c60767c06e9">More...</a><br /></td></tr>
<tr class="separator:gacd343cd735c4a40027600c60767c06e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga666797f33b179e68f069cf135bc96b6f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration___d_e.html#ga666797f33b179e68f069cf135bc96b6f">LL_LPUART_EnableDEMode</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga666797f33b179e68f069cf135bc96b6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Driver Enable (DE) Mode  CR3 DEM LL_LPUART_EnableDEMode.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration___d_e.html#ga666797f33b179e68f069cf135bc96b6f">More...</a><br /></td></tr>
<tr class="separator:ga666797f33b179e68f069cf135bc96b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88211d8f88bd5a55ebaa4295c1fd7e4b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration___d_e.html#ga88211d8f88bd5a55ebaa4295c1fd7e4b">LL_LPUART_DisableDEMode</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga88211d8f88bd5a55ebaa4295c1fd7e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Driver Enable (DE) Mode  CR3 DEM LL_LPUART_DisableDEMode.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration___d_e.html#ga88211d8f88bd5a55ebaa4295c1fd7e4b">More...</a><br /></td></tr>
<tr class="separator:ga88211d8f88bd5a55ebaa4295c1fd7e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07dd8d47fc428b1ecdb35898fc482351"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration___d_e.html#ga07dd8d47fc428b1ecdb35898fc482351">LL_LPUART_IsEnabledDEMode</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga07dd8d47fc428b1ecdb35898fc482351"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if Driver Enable (DE) Mode is enabled  CR3 DEM LL_LPUART_IsEnabledDEMode.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration___d_e.html#ga07dd8d47fc428b1ecdb35898fc482351">More...</a><br /></td></tr>
<tr class="separator:ga07dd8d47fc428b1ecdb35898fc482351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca1d1adf73f43d19b96cf1b67f93cef"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration___d_e.html#gafca1d1adf73f43d19b96cf1b67f93cef">LL_LPUART_SetDESignalPolarity</a> (USART_TypeDef *LPUARTx, uint32_t Polarity)</td></tr>
<tr class="memdesc:gafca1d1adf73f43d19b96cf1b67f93cef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select Driver Enable Polarity  CR3 DEP LL_LPUART_SetDESignalPolarity.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration___d_e.html#gafca1d1adf73f43d19b96cf1b67f93cef">More...</a><br /></td></tr>
<tr class="separator:gafca1d1adf73f43d19b96cf1b67f93cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36244ac639306880382ff54750062f6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___configuration___d_e.html#gaf36244ac639306880382ff54750062f6">LL_LPUART_GetDESignalPolarity</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaf36244ac639306880382ff54750062f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Driver Enable Polarity  CR3 DEP LL_LPUART_GetDESignalPolarity.  <a href="group___l_p_u_a_r_t___l_l___e_f___configuration___d_e.html#gaf36244ac639306880382ff54750062f6">More...</a><br /></td></tr>
<tr class="separator:gaf36244ac639306880382ff54750062f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58ad5417d26a3f06709fe35a327c24d7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga58ad5417d26a3f06709fe35a327c24d7">LL_LPUART_IsActiveFlag_PE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga58ad5417d26a3f06709fe35a327c24d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART Parity Error Flag is set or not  ISR PE LL_LPUART_IsActiveFlag_PE.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga58ad5417d26a3f06709fe35a327c24d7">More...</a><br /></td></tr>
<tr class="separator:ga58ad5417d26a3f06709fe35a327c24d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b8ca6c3a9020fbea8c329147b0429b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gaa8b8ca6c3a9020fbea8c329147b0429b">LL_LPUART_IsActiveFlag_FE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaa8b8ca6c3a9020fbea8c329147b0429b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART Framing Error Flag is set or not  ISR FE LL_LPUART_IsActiveFlag_FE.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gaa8b8ca6c3a9020fbea8c329147b0429b">More...</a><br /></td></tr>
<tr class="separator:gaa8b8ca6c3a9020fbea8c329147b0429b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca42eac89a25fad42486f167b508353"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga5ca42eac89a25fad42486f167b508353">LL_LPUART_IsActiveFlag_NE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga5ca42eac89a25fad42486f167b508353"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART Noise error detected Flag is set or not  ISR NE LL_LPUART_IsActiveFlag_NE.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga5ca42eac89a25fad42486f167b508353">More...</a><br /></td></tr>
<tr class="separator:ga5ca42eac89a25fad42486f167b508353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a59d3b96249f3140a01f81487273ff5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga5a59d3b96249f3140a01f81487273ff5">LL_LPUART_IsActiveFlag_ORE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga5a59d3b96249f3140a01f81487273ff5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART OverRun Error Flag is set or not  ISR ORE LL_LPUART_IsActiveFlag_ORE.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga5a59d3b96249f3140a01f81487273ff5">More...</a><br /></td></tr>
<tr class="separator:ga5a59d3b96249f3140a01f81487273ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga171d6ec0ee09073b101a524fda5e4bcd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga171d6ec0ee09073b101a524fda5e4bcd">LL_LPUART_IsActiveFlag_IDLE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga171d6ec0ee09073b101a524fda5e4bcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART IDLE line detected Flag is set or not  ISR IDLE LL_LPUART_IsActiveFlag_IDLE.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga171d6ec0ee09073b101a524fda5e4bcd">More...</a><br /></td></tr>
<tr class="separator:ga171d6ec0ee09073b101a524fda5e4bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588103e2ddb0a0d9e3187e2b2ae31c68"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga588103e2ddb0a0d9e3187e2b2ae31c68">LL_LPUART_IsActiveFlag_RXNE_RXFNE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga588103e2ddb0a0d9e3187e2b2ae31c68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART Read Data Register or LPUART RX FIFO Not Empty Flag is set or not  ISR RXNE_RXFNE LL_LPUART_IsActiveFlag_RXNE_RXFNE.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga588103e2ddb0a0d9e3187e2b2ae31c68">More...</a><br /></td></tr>
<tr class="separator:ga588103e2ddb0a0d9e3187e2b2ae31c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6762a22b1ff87496da993311580f590c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga6762a22b1ff87496da993311580f590c">LL_LPUART_IsActiveFlag_TC</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga6762a22b1ff87496da993311580f590c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART Transmission Complete Flag is set or not  ISR TC LL_LPUART_IsActiveFlag_TC.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga6762a22b1ff87496da993311580f590c">More...</a><br /></td></tr>
<tr class="separator:ga6762a22b1ff87496da993311580f590c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f546f80b603cec60c9eea083990eebe"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga5f546f80b603cec60c9eea083990eebe">LL_LPUART_IsActiveFlag_TXE_TXFNF</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga5f546f80b603cec60c9eea083990eebe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART Transmit Data Register Empty or LPUART TX FIFO Not Full Flag is set or not  ISR TXE_TXFNF LL_LPUART_IsActiveFlag_TXE_TXFNF.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga5f546f80b603cec60c9eea083990eebe">More...</a><br /></td></tr>
<tr class="separator:ga5f546f80b603cec60c9eea083990eebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4e2f6bae8809f7cd3bd185d694e77af"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gae4e2f6bae8809f7cd3bd185d694e77af">LL_LPUART_IsActiveFlag_nCTS</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gae4e2f6bae8809f7cd3bd185d694e77af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART CTS interrupt Flag is set or not  ISR CTSIF LL_LPUART_IsActiveFlag_nCTS.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gae4e2f6bae8809f7cd3bd185d694e77af">More...</a><br /></td></tr>
<tr class="separator:gae4e2f6bae8809f7cd3bd185d694e77af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5fcc4da5b9888224c71a293d69c928b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gaa5fcc4da5b9888224c71a293d69c928b">LL_LPUART_IsActiveFlag_CTS</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaa5fcc4da5b9888224c71a293d69c928b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART CTS Flag is set or not  ISR CTS LL_LPUART_IsActiveFlag_CTS.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gaa5fcc4da5b9888224c71a293d69c928b">More...</a><br /></td></tr>
<tr class="separator:gaa5fcc4da5b9888224c71a293d69c928b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16391aeeac36c16dcd5cad9e37930e19"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga16391aeeac36c16dcd5cad9e37930e19">LL_LPUART_IsActiveFlag_BUSY</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga16391aeeac36c16dcd5cad9e37930e19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART Busy Flag is set or not  ISR BUSY LL_LPUART_IsActiveFlag_BUSY.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga16391aeeac36c16dcd5cad9e37930e19">More...</a><br /></td></tr>
<tr class="separator:ga16391aeeac36c16dcd5cad9e37930e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766de34708f4043db3c08f86770a0d97"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga766de34708f4043db3c08f86770a0d97">LL_LPUART_IsActiveFlag_CM</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga766de34708f4043db3c08f86770a0d97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART Character Match Flag is set or not  ISR CMF LL_LPUART_IsActiveFlag_CM.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga766de34708f4043db3c08f86770a0d97">More...</a><br /></td></tr>
<tr class="separator:ga766de34708f4043db3c08f86770a0d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga055c3b5c0e8200839a3dca2198d43f30"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga055c3b5c0e8200839a3dca2198d43f30">LL_LPUART_IsActiveFlag_SBK</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga055c3b5c0e8200839a3dca2198d43f30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART Send Break Flag is set or not  ISR SBKF LL_LPUART_IsActiveFlag_SBK.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga055c3b5c0e8200839a3dca2198d43f30">More...</a><br /></td></tr>
<tr class="separator:ga055c3b5c0e8200839a3dca2198d43f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3f243641b332116035cbe977a29312"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga0b3f243641b332116035cbe977a29312">LL_LPUART_IsActiveFlag_RWU</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga0b3f243641b332116035cbe977a29312"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART Receive Wake Up from mute mode Flag is set or not  ISR RWU LL_LPUART_IsActiveFlag_RWU.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga0b3f243641b332116035cbe977a29312">More...</a><br /></td></tr>
<tr class="separator:ga0b3f243641b332116035cbe977a29312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b7aefe47dd3400b51fb3b53274e6d5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga72b7aefe47dd3400b51fb3b53274e6d5">LL_LPUART_IsActiveFlag_TEACK</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga72b7aefe47dd3400b51fb3b53274e6d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART Transmit Enable Acknowledge Flag is set or not  ISR TEACK LL_LPUART_IsActiveFlag_TEACK.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga72b7aefe47dd3400b51fb3b53274e6d5">More...</a><br /></td></tr>
<tr class="separator:ga72b7aefe47dd3400b51fb3b53274e6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd91cd637adfc90dd4cc6496b4a75cc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga7bd91cd637adfc90dd4cc6496b4a75cc">LL_LPUART_IsActiveFlag_REACK</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga7bd91cd637adfc90dd4cc6496b4a75cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART Receive Enable Acknowledge Flag is set or not  ISR REACK LL_LPUART_IsActiveFlag_REACK.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga7bd91cd637adfc90dd4cc6496b4a75cc">More...</a><br /></td></tr>
<tr class="separator:ga7bd91cd637adfc90dd4cc6496b4a75cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac134f67bc1edd056ba9712418b6b9f01"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gac134f67bc1edd056ba9712418b6b9f01">LL_LPUART_IsActiveFlag_TXFE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gac134f67bc1edd056ba9712418b6b9f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART TX FIFO Empty Flag is set or not  ISR TXFE LL_LPUART_IsActiveFlag_TXFE.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gac134f67bc1edd056ba9712418b6b9f01">More...</a><br /></td></tr>
<tr class="separator:gac134f67bc1edd056ba9712418b6b9f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7c3e2e4c57e3b72f558d3193bc13806"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gae7c3e2e4c57e3b72f558d3193bc13806">LL_LPUART_IsActiveFlag_RXFF</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gae7c3e2e4c57e3b72f558d3193bc13806"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART RX FIFO Full Flag is set or not  ISR RXFF LL_LPUART_IsActiveFlag_RXFF.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gae7c3e2e4c57e3b72f558d3193bc13806">More...</a><br /></td></tr>
<tr class="separator:gae7c3e2e4c57e3b72f558d3193bc13806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3c9c146494683dd3c9395a928098f0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga0d3c9c146494683dd3c9395a928098f0">LL_LPUART_IsActiveFlag_TXFT</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga0d3c9c146494683dd3c9395a928098f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART TX FIFO Threshold Flag is set or not  ISR TXFT LL_LPUART_IsActiveFlag_TXFT.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga0d3c9c146494683dd3c9395a928098f0">More...</a><br /></td></tr>
<tr class="separator:ga0d3c9c146494683dd3c9395a928098f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9759e66a66571d9cf77a00ac1edbb2a3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga9759e66a66571d9cf77a00ac1edbb2a3">LL_LPUART_IsActiveFlag_RXFT</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga9759e66a66571d9cf77a00ac1edbb2a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART RX FIFO Threshold Flag is set or not  ISR RXFT LL_LPUART_IsActiveFlag_RXFT.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga9759e66a66571d9cf77a00ac1edbb2a3">More...</a><br /></td></tr>
<tr class="separator:ga9759e66a66571d9cf77a00ac1edbb2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec6fd73350183108690fb945830796db"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gaec6fd73350183108690fb945830796db">LL_LPUART_ClearFlag_PE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaec6fd73350183108690fb945830796db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Parity Error Flag  ICR PECF LL_LPUART_ClearFlag_PE.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gaec6fd73350183108690fb945830796db">More...</a><br /></td></tr>
<tr class="separator:gaec6fd73350183108690fb945830796db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab75f0f1d6af8420d019ba7e27eed2d03"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gab75f0f1d6af8420d019ba7e27eed2d03">LL_LPUART_ClearFlag_FE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gab75f0f1d6af8420d019ba7e27eed2d03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Framing Error Flag  ICR FECF LL_LPUART_ClearFlag_FE.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gab75f0f1d6af8420d019ba7e27eed2d03">More...</a><br /></td></tr>
<tr class="separator:gab75f0f1d6af8420d019ba7e27eed2d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d959132cf0d506a2b9516f793d4824"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gab2d959132cf0d506a2b9516f793d4824">LL_LPUART_ClearFlag_NE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gab2d959132cf0d506a2b9516f793d4824"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Noise detected Flag  ICR NECF LL_LPUART_ClearFlag_NE.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gab2d959132cf0d506a2b9516f793d4824">More...</a><br /></td></tr>
<tr class="separator:gab2d959132cf0d506a2b9516f793d4824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821b04eb9d8eb37586ca3503908bc26d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga821b04eb9d8eb37586ca3503908bc26d">LL_LPUART_ClearFlag_ORE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga821b04eb9d8eb37586ca3503908bc26d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear OverRun Error Flag  ICR ORECF LL_LPUART_ClearFlag_ORE.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga821b04eb9d8eb37586ca3503908bc26d">More...</a><br /></td></tr>
<tr class="separator:ga821b04eb9d8eb37586ca3503908bc26d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584b2c755def44cf311590383f72a3de"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga584b2c755def44cf311590383f72a3de">LL_LPUART_ClearFlag_IDLE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga584b2c755def44cf311590383f72a3de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear IDLE line detected Flag  ICR IDLECF LL_LPUART_ClearFlag_IDLE.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga584b2c755def44cf311590383f72a3de">More...</a><br /></td></tr>
<tr class="separator:ga584b2c755def44cf311590383f72a3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab426882f1f01eadd997de05881b09567"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gab426882f1f01eadd997de05881b09567">LL_LPUART_ClearFlag_TXFE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gab426882f1f01eadd997de05881b09567"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear TX FIFO Empty Flag  ICR TXFECF LL_LPUART_ClearFlag_TXFE.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gab426882f1f01eadd997de05881b09567">More...</a><br /></td></tr>
<tr class="separator:gab426882f1f01eadd997de05881b09567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11b975fdd750d04613631b2ad73a7e42"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga11b975fdd750d04613631b2ad73a7e42">LL_LPUART_ClearFlag_TC</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga11b975fdd750d04613631b2ad73a7e42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Transmission Complete Flag  ICR TCCF LL_LPUART_ClearFlag_TC.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#ga11b975fdd750d04613631b2ad73a7e42">More...</a><br /></td></tr>
<tr class="separator:ga11b975fdd750d04613631b2ad73a7e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b199f2f6831ca3fec988a95b9f3b4f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gac1b199f2f6831ca3fec988a95b9f3b4f">LL_LPUART_ClearFlag_nCTS</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gac1b199f2f6831ca3fec988a95b9f3b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear CTS Interrupt Flag  ICR CTSCF LL_LPUART_ClearFlag_nCTS.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gac1b199f2f6831ca3fec988a95b9f3b4f">More...</a><br /></td></tr>
<tr class="separator:gac1b199f2f6831ca3fec988a95b9f3b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadef14eebd6408c7fb6d45dcc447b45dd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gadef14eebd6408c7fb6d45dcc447b45dd">LL_LPUART_ClearFlag_CM</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gadef14eebd6408c7fb6d45dcc447b45dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Character Match Flag  ICR CMCF LL_LPUART_ClearFlag_CM.  <a href="group___l_p_u_a_r_t___l_l___e_f___f_l_a_g___management.html#gadef14eebd6408c7fb6d45dcc447b45dd">More...</a><br /></td></tr>
<tr class="separator:gadef14eebd6408c7fb6d45dcc447b45dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0013f50b8b6ded0d62ab9e5b33be53"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga5a0013f50b8b6ded0d62ab9e5b33be53">LL_LPUART_EnableIT_IDLE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga5a0013f50b8b6ded0d62ab9e5b33be53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable IDLE Interrupt  CR1 IDLEIE LL_LPUART_EnableIT_IDLE.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga5a0013f50b8b6ded0d62ab9e5b33be53">More...</a><br /></td></tr>
<tr class="separator:ga5a0013f50b8b6ded0d62ab9e5b33be53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga113ca86f2115e1c4d50822df55ddb91e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga113ca86f2115e1c4d50822df55ddb91e">LL_LPUART_EnableIT_RXNE_RXFNE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga113ca86f2115e1c4d50822df55ddb91e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RX Not Empty and RX FIFO Not Empty Interrupt  CR1 RXNEIE_RXFNEIE LL_LPUART_EnableIT_RXNE_RXFNE.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga113ca86f2115e1c4d50822df55ddb91e">More...</a><br /></td></tr>
<tr class="separator:ga113ca86f2115e1c4d50822df55ddb91e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26812bb93c4d406485a3558e2eba7bb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gaf26812bb93c4d406485a3558e2eba7bb">LL_LPUART_EnableIT_TC</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaf26812bb93c4d406485a3558e2eba7bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Transmission Complete Interrupt  CR1 TCIE LL_LPUART_EnableIT_TC.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gaf26812bb93c4d406485a3558e2eba7bb">More...</a><br /></td></tr>
<tr class="separator:gaf26812bb93c4d406485a3558e2eba7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8804adc15837758b6125b3005789a5e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gaf8804adc15837758b6125b3005789a5e">LL_LPUART_EnableIT_TXE_TXFNF</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaf8804adc15837758b6125b3005789a5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable TX Empty and TX FIFO Not Full Interrupt  CR1 TXEIE_TXFNFIE LL_LPUART_EnableIT_TXE_TXFNF.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gaf8804adc15837758b6125b3005789a5e">More...</a><br /></td></tr>
<tr class="separator:gaf8804adc15837758b6125b3005789a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a51160e1282961d590f1b9e5d64a76"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gab3a51160e1282961d590f1b9e5d64a76">LL_LPUART_EnableIT_PE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gab3a51160e1282961d590f1b9e5d64a76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Parity Error Interrupt  CR1 PEIE LL_LPUART_EnableIT_PE.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gab3a51160e1282961d590f1b9e5d64a76">More...</a><br /></td></tr>
<tr class="separator:gab3a51160e1282961d590f1b9e5d64a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf1007d0e56e4bb1bb7bbc01e1c32979"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gabf1007d0e56e4bb1bb7bbc01e1c32979">LL_LPUART_EnableIT_CM</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gabf1007d0e56e4bb1bb7bbc01e1c32979"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Character Match Interrupt  CR1 CMIE LL_LPUART_EnableIT_CM.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gabf1007d0e56e4bb1bb7bbc01e1c32979">More...</a><br /></td></tr>
<tr class="separator:gabf1007d0e56e4bb1bb7bbc01e1c32979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d1063fb6413bb330042d8090d77fde"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga74d1063fb6413bb330042d8090d77fde">LL_LPUART_EnableIT_TXFE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga74d1063fb6413bb330042d8090d77fde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable TX FIFO Empty Interrupt  CR1 TXFEIE LL_LPUART_EnableIT_TXFE.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga74d1063fb6413bb330042d8090d77fde">More...</a><br /></td></tr>
<tr class="separator:ga74d1063fb6413bb330042d8090d77fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga346c30f078c8817e2b2e8e73e8eba938"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga346c30f078c8817e2b2e8e73e8eba938">LL_LPUART_EnableIT_RXFF</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga346c30f078c8817e2b2e8e73e8eba938"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RX FIFO Full Interrupt  CR1 RXFFIE LL_LPUART_EnableIT_RXFF.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga346c30f078c8817e2b2e8e73e8eba938">More...</a><br /></td></tr>
<tr class="separator:ga346c30f078c8817e2b2e8e73e8eba938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac32f050d51e66227303626ca957f43e6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gac32f050d51e66227303626ca957f43e6">LL_LPUART_EnableIT_ERROR</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gac32f050d51e66227303626ca957f43e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Error Interrupt.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gac32f050d51e66227303626ca957f43e6">More...</a><br /></td></tr>
<tr class="separator:gac32f050d51e66227303626ca957f43e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaf1d4eeb797fcb3bf0259151570c563"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gabaf1d4eeb797fcb3bf0259151570c563">LL_LPUART_EnableIT_CTS</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gabaf1d4eeb797fcb3bf0259151570c563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CTS Interrupt  CR3 CTSIE LL_LPUART_EnableIT_CTS.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gabaf1d4eeb797fcb3bf0259151570c563">More...</a><br /></td></tr>
<tr class="separator:gabaf1d4eeb797fcb3bf0259151570c563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd7fe1ff8addd0c2f1ca0621ee6b175e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gacd7fe1ff8addd0c2f1ca0621ee6b175e">LL_LPUART_EnableIT_TXFT</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gacd7fe1ff8addd0c2f1ca0621ee6b175e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable TX FIFO Threshold Interrupt  CR3 TXFTIE LL_LPUART_EnableIT_TXFT.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gacd7fe1ff8addd0c2f1ca0621ee6b175e">More...</a><br /></td></tr>
<tr class="separator:gacd7fe1ff8addd0c2f1ca0621ee6b175e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59768ce44320ec06b1c0c2e84ef26b7d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga59768ce44320ec06b1c0c2e84ef26b7d">LL_LPUART_EnableIT_RXFT</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga59768ce44320ec06b1c0c2e84ef26b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RX FIFO Threshold Interrupt  CR3 RXFTIE LL_LPUART_EnableIT_RXFT.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga59768ce44320ec06b1c0c2e84ef26b7d">More...</a><br /></td></tr>
<tr class="separator:ga59768ce44320ec06b1c0c2e84ef26b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3e11eef55dfb990188fa7de24a33ac"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gafe3e11eef55dfb990188fa7de24a33ac">LL_LPUART_DisableIT_IDLE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gafe3e11eef55dfb990188fa7de24a33ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable IDLE Interrupt  CR1 IDLEIE LL_LPUART_DisableIT_IDLE.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gafe3e11eef55dfb990188fa7de24a33ac">More...</a><br /></td></tr>
<tr class="separator:gafe3e11eef55dfb990188fa7de24a33ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50543fa1065918386e3dfe4cc4aee69"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gaa50543fa1065918386e3dfe4cc4aee69">LL_LPUART_DisableIT_RXNE_RXFNE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaa50543fa1065918386e3dfe4cc4aee69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RX Not Empty and RX FIFO Not Empty Interrupt  CR1 RXNEIE_RXFNEIE LL_LPUART_DisableIT_RXNE_RXFNE.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gaa50543fa1065918386e3dfe4cc4aee69">More...</a><br /></td></tr>
<tr class="separator:gaa50543fa1065918386e3dfe4cc4aee69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35c3e0691ae5a304a7fd42641ea60268"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga35c3e0691ae5a304a7fd42641ea60268">LL_LPUART_DisableIT_TC</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga35c3e0691ae5a304a7fd42641ea60268"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Transmission Complete Interrupt  CR1 TCIE LL_LPUART_DisableIT_TC.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga35c3e0691ae5a304a7fd42641ea60268">More...</a><br /></td></tr>
<tr class="separator:ga35c3e0691ae5a304a7fd42641ea60268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45fc8d96b4f125ec8da4a7acb7551d87"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga45fc8d96b4f125ec8da4a7acb7551d87">LL_LPUART_DisableIT_TXE_TXFNF</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga45fc8d96b4f125ec8da4a7acb7551d87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX Empty and TX FIFO Not Full Interrupt  CR1 TXEIE_TXFNFIE LL_LPUART_DisableIT_TXE_TXFNF.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga45fc8d96b4f125ec8da4a7acb7551d87">More...</a><br /></td></tr>
<tr class="separator:ga45fc8d96b4f125ec8da4a7acb7551d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b5239902984f42ef1708ea9c592970"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga89b5239902984f42ef1708ea9c592970">LL_LPUART_DisableIT_PE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga89b5239902984f42ef1708ea9c592970"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Parity Error Interrupt  CR1 PEIE LL_LPUART_DisableIT_PE.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga89b5239902984f42ef1708ea9c592970">More...</a><br /></td></tr>
<tr class="separator:ga89b5239902984f42ef1708ea9c592970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0380131e1c98a7c1e980964eb19d122d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga0380131e1c98a7c1e980964eb19d122d">LL_LPUART_DisableIT_CM</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga0380131e1c98a7c1e980964eb19d122d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Character Match Interrupt  CR1 CMIE LL_LPUART_DisableIT_CM.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga0380131e1c98a7c1e980964eb19d122d">More...</a><br /></td></tr>
<tr class="separator:ga0380131e1c98a7c1e980964eb19d122d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b79b625c4ff197f6ad7db0147d7365"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga18b79b625c4ff197f6ad7db0147d7365">LL_LPUART_DisableIT_TXFE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga18b79b625c4ff197f6ad7db0147d7365"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX FIFO Empty Interrupt  CR1 TXFEIE LL_LPUART_DisableIT_TXFE.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga18b79b625c4ff197f6ad7db0147d7365">More...</a><br /></td></tr>
<tr class="separator:ga18b79b625c4ff197f6ad7db0147d7365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a94dbc27c5215606341a0aabc60425"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga02a94dbc27c5215606341a0aabc60425">LL_LPUART_DisableIT_RXFF</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga02a94dbc27c5215606341a0aabc60425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RX FIFO Full Interrupt  CR1 RXFFIE LL_LPUART_DisableIT_RXFF.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga02a94dbc27c5215606341a0aabc60425">More...</a><br /></td></tr>
<tr class="separator:ga02a94dbc27c5215606341a0aabc60425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6747543c64ead878c917f5c346379c3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gac6747543c64ead878c917f5c346379c3">LL_LPUART_DisableIT_ERROR</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gac6747543c64ead878c917f5c346379c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Error Interrupt.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gac6747543c64ead878c917f5c346379c3">More...</a><br /></td></tr>
<tr class="separator:gac6747543c64ead878c917f5c346379c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394e315c5271c6d5e5b864f31bc374b2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga394e315c5271c6d5e5b864f31bc374b2">LL_LPUART_DisableIT_CTS</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga394e315c5271c6d5e5b864f31bc374b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CTS Interrupt  CR3 CTSIE LL_LPUART_DisableIT_CTS.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga394e315c5271c6d5e5b864f31bc374b2">More...</a><br /></td></tr>
<tr class="separator:ga394e315c5271c6d5e5b864f31bc374b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7029df32689aafc7c160d0edc5aa852"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gaf7029df32689aafc7c160d0edc5aa852">LL_LPUART_DisableIT_TXFT</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaf7029df32689aafc7c160d0edc5aa852"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX FIFO Threshold Interrupt  CR3 TXFTIE LL_LPUART_DisableIT_TXFT.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gaf7029df32689aafc7c160d0edc5aa852">More...</a><br /></td></tr>
<tr class="separator:gaf7029df32689aafc7c160d0edc5aa852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac280e69e6fd6d83d30b8c5309ddef2ae"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gac280e69e6fd6d83d30b8c5309ddef2ae">LL_LPUART_DisableIT_RXFT</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gac280e69e6fd6d83d30b8c5309ddef2ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RX FIFO Threshold Interrupt  CR3 RXFTIE LL_LPUART_DisableIT_RXFT.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gac280e69e6fd6d83d30b8c5309ddef2ae">More...</a><br /></td></tr>
<tr class="separator:gac280e69e6fd6d83d30b8c5309ddef2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ca9cac30ac2d5a5afedc48a2e744c8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gac5ca9cac30ac2d5a5afedc48a2e744c8">LL_LPUART_IsEnabledIT_IDLE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gac5ca9cac30ac2d5a5afedc48a2e744c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART IDLE Interrupt source is enabled or disabled.  CR1 IDLEIE LL_LPUART_IsEnabledIT_IDLE.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gac5ca9cac30ac2d5a5afedc48a2e744c8">More...</a><br /></td></tr>
<tr class="separator:gac5ca9cac30ac2d5a5afedc48a2e744c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb716024e9b757c217e36f500913a9d5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gafb716024e9b757c217e36f500913a9d5">LL_LPUART_IsEnabledIT_RXNE_RXFNE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gafb716024e9b757c217e36f500913a9d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART RX Not Empty and LPUART RX FIFO Not Empty Interrupt is enabled or disabled.  CR1 RXNEIE_RXFNEIE LL_LPUART_IsEnabledIT_RXNE_RXFNE.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gafb716024e9b757c217e36f500913a9d5">More...</a><br /></td></tr>
<tr class="separator:gafb716024e9b757c217e36f500913a9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a5f9315253a7be6a05b92cd4b06fbc7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga1a5f9315253a7be6a05b92cd4b06fbc7">LL_LPUART_IsEnabledIT_TC</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga1a5f9315253a7be6a05b92cd4b06fbc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART Transmission Complete Interrupt is enabled or disabled.  CR1 TCIE LL_LPUART_IsEnabledIT_TC.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga1a5f9315253a7be6a05b92cd4b06fbc7">More...</a><br /></td></tr>
<tr class="separator:ga1a5f9315253a7be6a05b92cd4b06fbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34971845ec5b196cc15c9d28cbbdf9c4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga34971845ec5b196cc15c9d28cbbdf9c4">LL_LPUART_IsEnabledIT_TXE_TXFNF</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga34971845ec5b196cc15c9d28cbbdf9c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART TX Empty and LPUART TX FIFO Not Full Interrupt is enabled or disabled  CR1 TXEIE_TXFNFIE LL_LPUART_IsEnabledIT_TXE_TXFNF.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga34971845ec5b196cc15c9d28cbbdf9c4">More...</a><br /></td></tr>
<tr class="separator:ga34971845ec5b196cc15c9d28cbbdf9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf1129cb08506a7dffcb39ebfaed6338"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gadf1129cb08506a7dffcb39ebfaed6338">LL_LPUART_IsEnabledIT_PE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gadf1129cb08506a7dffcb39ebfaed6338"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART Parity Error Interrupt is enabled or disabled.  CR1 PEIE LL_LPUART_IsEnabledIT_PE.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gadf1129cb08506a7dffcb39ebfaed6338">More...</a><br /></td></tr>
<tr class="separator:gadf1129cb08506a7dffcb39ebfaed6338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30756a6802bb8813799f752d243df456"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga30756a6802bb8813799f752d243df456">LL_LPUART_IsEnabledIT_CM</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga30756a6802bb8813799f752d243df456"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART Character Match Interrupt is enabled or disabled.  CR1 CMIE LL_LPUART_IsEnabledIT_CM.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga30756a6802bb8813799f752d243df456">More...</a><br /></td></tr>
<tr class="separator:ga30756a6802bb8813799f752d243df456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf6f43166a7997f2f0703ea0f246bae5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gaaf6f43166a7997f2f0703ea0f246bae5">LL_LPUART_IsEnabledIT_TXFE</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaaf6f43166a7997f2f0703ea0f246bae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART TX FIFO Empty Interrupt is enabled or disabled  CR1 TXFEIE LL_LPUART_IsEnabledIT_TXFE.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gaaf6f43166a7997f2f0703ea0f246bae5">More...</a><br /></td></tr>
<tr class="separator:gaaf6f43166a7997f2f0703ea0f246bae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada9892f7cac3bb07ef45127e0300513e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gada9892f7cac3bb07ef45127e0300513e">LL_LPUART_IsEnabledIT_RXFF</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gada9892f7cac3bb07ef45127e0300513e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART RX FIFO Full Interrupt is enabled or disabled  CR1 RXFFIE LL_LPUART_IsEnabledIT_RXFF.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gada9892f7cac3bb07ef45127e0300513e">More...</a><br /></td></tr>
<tr class="separator:gada9892f7cac3bb07ef45127e0300513e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2925ff0df127b5fe13793b3f9a449b31"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga2925ff0df127b5fe13793b3f9a449b31">LL_LPUART_IsEnabledIT_ERROR</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga2925ff0df127b5fe13793b3f9a449b31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART Error Interrupt is enabled or disabled.  CR3 EIE LL_LPUART_IsEnabledIT_ERROR.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga2925ff0df127b5fe13793b3f9a449b31">More...</a><br /></td></tr>
<tr class="separator:ga2925ff0df127b5fe13793b3f9a449b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058a5b33202340b2272ac0b0bad184af"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga058a5b33202340b2272ac0b0bad184af">LL_LPUART_IsEnabledIT_CTS</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga058a5b33202340b2272ac0b0bad184af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LPUART CTS Interrupt is enabled or disabled.  CR3 CTSIE LL_LPUART_IsEnabledIT_CTS.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga058a5b33202340b2272ac0b0bad184af">More...</a><br /></td></tr>
<tr class="separator:ga058a5b33202340b2272ac0b0bad184af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b06b087aea9c5cfc18dbe93cbafcfc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga75b06b087aea9c5cfc18dbe93cbafcfc">LL_LPUART_IsEnabledIT_TXFT</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga75b06b087aea9c5cfc18dbe93cbafcfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LPUART TX FIFO Threshold Interrupt is enabled or disabled  CR3 TXFTIE LL_LPUART_IsEnabledIT_TXFT.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#ga75b06b087aea9c5cfc18dbe93cbafcfc">More...</a><br /></td></tr>
<tr class="separator:ga75b06b087aea9c5cfc18dbe93cbafcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacaa3ccb3694c96c988ae021d7ab314d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gaacaa3ccb3694c96c988ae021d7ab314d">LL_LPUART_IsEnabledIT_RXFT</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaacaa3ccb3694c96c988ae021d7ab314d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LPUART RX FIFO Threshold Interrupt is enabled or disabled  CR3 RXFTIE LL_LPUART_IsEnabledIT_RXFT.  <a href="group___l_p_u_a_r_t___l_l___e_f___i_t___management.html#gaacaa3ccb3694c96c988ae021d7ab314d">More...</a><br /></td></tr>
<tr class="separator:gaacaa3ccb3694c96c988ae021d7ab314d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae14dceae8b94b8371fe4f33c87c4ce73"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___d_m_a___management.html#gae14dceae8b94b8371fe4f33c87c4ce73">LL_LPUART_EnableDMAReq_RX</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gae14dceae8b94b8371fe4f33c87c4ce73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA Mode for reception  CR3 DMAR LL_LPUART_EnableDMAReq_RX.  <a href="group___l_p_u_a_r_t___l_l___e_f___d_m_a___management.html#gae14dceae8b94b8371fe4f33c87c4ce73">More...</a><br /></td></tr>
<tr class="separator:gae14dceae8b94b8371fe4f33c87c4ce73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f776766457a6a885ab56ae951ed793"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___d_m_a___management.html#ga99f776766457a6a885ab56ae951ed793">LL_LPUART_DisableDMAReq_RX</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga99f776766457a6a885ab56ae951ed793"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA Mode for reception  CR3 DMAR LL_LPUART_DisableDMAReq_RX.  <a href="group___l_p_u_a_r_t___l_l___e_f___d_m_a___management.html#ga99f776766457a6a885ab56ae951ed793">More...</a><br /></td></tr>
<tr class="separator:ga99f776766457a6a885ab56ae951ed793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df0955714da640ff5101d98259b852e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___d_m_a___management.html#ga6df0955714da640ff5101d98259b852e">LL_LPUART_IsEnabledDMAReq_RX</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga6df0955714da640ff5101d98259b852e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA Mode is enabled for reception  CR3 DMAR LL_LPUART_IsEnabledDMAReq_RX.  <a href="group___l_p_u_a_r_t___l_l___e_f___d_m_a___management.html#ga6df0955714da640ff5101d98259b852e">More...</a><br /></td></tr>
<tr class="separator:ga6df0955714da640ff5101d98259b852e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6514f972d261f64115c885527ff10b9a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___d_m_a___management.html#ga6514f972d261f64115c885527ff10b9a">LL_LPUART_EnableDMAReq_TX</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga6514f972d261f64115c885527ff10b9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA Mode for transmission  CR3 DMAT LL_LPUART_EnableDMAReq_TX.  <a href="group___l_p_u_a_r_t___l_l___e_f___d_m_a___management.html#ga6514f972d261f64115c885527ff10b9a">More...</a><br /></td></tr>
<tr class="separator:ga6514f972d261f64115c885527ff10b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d1f34d73b2b2b5d6fb32b6c3d1e3ff5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___d_m_a___management.html#ga9d1f34d73b2b2b5d6fb32b6c3d1e3ff5">LL_LPUART_DisableDMAReq_TX</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga9d1f34d73b2b2b5d6fb32b6c3d1e3ff5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA Mode for transmission  CR3 DMAT LL_LPUART_DisableDMAReq_TX.  <a href="group___l_p_u_a_r_t___l_l___e_f___d_m_a___management.html#ga9d1f34d73b2b2b5d6fb32b6c3d1e3ff5">More...</a><br /></td></tr>
<tr class="separator:ga9d1f34d73b2b2b5d6fb32b6c3d1e3ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae76eb983b10129c6d979c651359fb75"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___d_m_a___management.html#gaae76eb983b10129c6d979c651359fb75">LL_LPUART_IsEnabledDMAReq_TX</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaae76eb983b10129c6d979c651359fb75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA Mode is enabled for transmission  CR3 DMAT LL_LPUART_IsEnabledDMAReq_TX.  <a href="group___l_p_u_a_r_t___l_l___e_f___d_m_a___management.html#gaae76eb983b10129c6d979c651359fb75">More...</a><br /></td></tr>
<tr class="separator:gaae76eb983b10129c6d979c651359fb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga921bac54819cb9785ce86acf91cfbac8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___d_m_a___management.html#ga921bac54819cb9785ce86acf91cfbac8">LL_LPUART_EnableDMADeactOnRxErr</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga921bac54819cb9785ce86acf91cfbac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA Disabling on Reception Error  CR3 DDRE LL_LPUART_EnableDMADeactOnRxErr.  <a href="group___l_p_u_a_r_t___l_l___e_f___d_m_a___management.html#ga921bac54819cb9785ce86acf91cfbac8">More...</a><br /></td></tr>
<tr class="separator:ga921bac54819cb9785ce86acf91cfbac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1def1598b722a119e35abdd51d2b9d51"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___d_m_a___management.html#ga1def1598b722a119e35abdd51d2b9d51">LL_LPUART_DisableDMADeactOnRxErr</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga1def1598b722a119e35abdd51d2b9d51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA Disabling on Reception Error  CR3 DDRE LL_LPUART_DisableDMADeactOnRxErr.  <a href="group___l_p_u_a_r_t___l_l___e_f___d_m_a___management.html#ga1def1598b722a119e35abdd51d2b9d51">More...</a><br /></td></tr>
<tr class="separator:ga1def1598b722a119e35abdd51d2b9d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8264c14ef5fd1d72f70608041fc753"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___d_m_a___management.html#gade8264c14ef5fd1d72f70608041fc753">LL_LPUART_IsEnabledDMADeactOnRxErr</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gade8264c14ef5fd1d72f70608041fc753"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if DMA Disabling on Reception Error is disabled  CR3 DDRE LL_LPUART_IsEnabledDMADeactOnRxErr.  <a href="group___l_p_u_a_r_t___l_l___e_f___d_m_a___management.html#gade8264c14ef5fd1d72f70608041fc753">More...</a><br /></td></tr>
<tr class="separator:gade8264c14ef5fd1d72f70608041fc753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae190e4aee7ceae49d59afc77fabe057d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___d_m_a___management.html#gae190e4aee7ceae49d59afc77fabe057d">LL_LPUART_DMA_GetRegAddr</a> (USART_TypeDef *LPUARTx, uint32_t Direction)</td></tr>
<tr class="memdesc:gae190e4aee7ceae49d59afc77fabe057d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the LPUART data register address used for DMA transfer  RDR RDR LL_LPUART_DMA_GetRegAddr<br />
 TDR TDR LL_LPUART_DMA_GetRegAddr.  <a href="group___l_p_u_a_r_t___l_l___e_f___d_m_a___management.html#gae190e4aee7ceae49d59afc77fabe057d">More...</a><br /></td></tr>
<tr class="separator:gae190e4aee7ceae49d59afc77fabe057d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4630fb794d28c95b0a10b4267409899f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___data___management.html#ga4630fb794d28c95b0a10b4267409899f">LL_LPUART_ReceiveData8</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga4630fb794d28c95b0a10b4267409899f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Receiver Data register (Receive Data value, 8 bits)  RDR RDR LL_LPUART_ReceiveData8.  <a href="group___l_p_u_a_r_t___l_l___e_f___data___management.html#ga4630fb794d28c95b0a10b4267409899f">More...</a><br /></td></tr>
<tr class="separator:ga4630fb794d28c95b0a10b4267409899f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab694e349741a14127b2b62eddc5b0719"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___data___management.html#gab694e349741a14127b2b62eddc5b0719">LL_LPUART_ReceiveData9</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gab694e349741a14127b2b62eddc5b0719"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Receiver Data register (Receive Data value, 9 bits)  RDR RDR LL_LPUART_ReceiveData9.  <a href="group___l_p_u_a_r_t___l_l___e_f___data___management.html#gab694e349741a14127b2b62eddc5b0719">More...</a><br /></td></tr>
<tr class="separator:gab694e349741a14127b2b62eddc5b0719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga279de3e4d35b0c1504a5b53eab3f1c2e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___data___management.html#ga279de3e4d35b0c1504a5b53eab3f1c2e">LL_LPUART_TransmitData8</a> (USART_TypeDef *LPUARTx, uint8_t Value)</td></tr>
<tr class="memdesc:ga279de3e4d35b0c1504a5b53eab3f1c2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write in Transmitter Data Register (Transmit Data value, 8 bits)  TDR TDR LL_LPUART_TransmitData8.  <a href="group___l_p_u_a_r_t___l_l___e_f___data___management.html#ga279de3e4d35b0c1504a5b53eab3f1c2e">More...</a><br /></td></tr>
<tr class="separator:ga279de3e4d35b0c1504a5b53eab3f1c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6715dff1f5c5a71eeb9954a2145615f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___data___management.html#gae6715dff1f5c5a71eeb9954a2145615f">LL_LPUART_TransmitData9</a> (USART_TypeDef *LPUARTx, uint16_t Value)</td></tr>
<tr class="memdesc:gae6715dff1f5c5a71eeb9954a2145615f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write in Transmitter Data Register (Transmit Data value, 9 bits)  TDR TDR LL_LPUART_TransmitData9.  <a href="group___l_p_u_a_r_t___l_l___e_f___data___management.html#gae6715dff1f5c5a71eeb9954a2145615f">More...</a><br /></td></tr>
<tr class="separator:gae6715dff1f5c5a71eeb9954a2145615f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfeac14c0fa4d297b139d6afe51f9e22"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___execution.html#gacfeac14c0fa4d297b139d6afe51f9e22">LL_LPUART_RequestBreakSending</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gacfeac14c0fa4d297b139d6afe51f9e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request Break sending  RQR SBKRQ LL_LPUART_RequestBreakSending.  <a href="group___l_p_u_a_r_t___l_l___e_f___execution.html#gacfeac14c0fa4d297b139d6afe51f9e22">More...</a><br /></td></tr>
<tr class="separator:gacfeac14c0fa4d297b139d6afe51f9e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad94e4d6e7e86898a4f6c24bcce7ab0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___execution.html#gacad94e4d6e7e86898a4f6c24bcce7ab0">LL_LPUART_RequestEnterMuteMode</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gacad94e4d6e7e86898a4f6c24bcce7ab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Put LPUART in mute mode and set the RWU flag  RQR MMRQ LL_LPUART_RequestEnterMuteMode.  <a href="group___l_p_u_a_r_t___l_l___e_f___execution.html#gacad94e4d6e7e86898a4f6c24bcce7ab0">More...</a><br /></td></tr>
<tr class="separator:gacad94e4d6e7e86898a4f6c24bcce7ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec120d4c99fb75c9ec790383da02432"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___execution.html#ga4ec120d4c99fb75c9ec790383da02432">LL_LPUART_RequestRxDataFlush</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:ga4ec120d4c99fb75c9ec790383da02432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request a Receive Data and FIFO flush.  <a href="group___l_p_u_a_r_t___l_l___e_f___execution.html#ga4ec120d4c99fb75c9ec790383da02432">More...</a><br /></td></tr>
<tr class="separator:ga4ec120d4c99fb75c9ec790383da02432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8415cf48aa294e88df53e5c23fffe61"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___execution.html#gab8415cf48aa294e88df53e5c23fffe61">LL_LPUART_RequestTxDataFlush</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gab8415cf48aa294e88df53e5c23fffe61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request a Transmit data and FIFO flush  RQR TXFRQ LL_LPUART_RequestTxDataFlush.  <a href="group___l_p_u_a_r_t___l_l___e_f___execution.html#gab8415cf48aa294e88df53e5c23fffe61">More...</a><br /></td></tr>
<tr class="separator:gab8415cf48aa294e88df53e5c23fffe61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf39604e0591fbb7f183939ddff1b97ee"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___init.html#gaf39604e0591fbb7f183939ddff1b97ee">LL_LPUART_DeInit</a> (USART_TypeDef *LPUARTx)</td></tr>
<tr class="memdesc:gaf39604e0591fbb7f183939ddff1b97ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initialize LPUART registers (Registers restored to their default values).  <a href="group___l_p_u_a_r_t___l_l___e_f___init.html#gaf39604e0591fbb7f183939ddff1b97ee">More...</a><br /></td></tr>
<tr class="separator:gaf39604e0591fbb7f183939ddff1b97ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa34212f2c9a3f18ffdee4877d3dbe63"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___init.html#gafa34212f2c9a3f18ffdee4877d3dbe63">LL_LPUART_Init</a> (USART_TypeDef *LPUARTx, <a class="el" href="struct_l_l___l_p_u_a_r_t___init_type_def.html">LL_LPUART_InitTypeDef</a> *LPUART_InitStruct)</td></tr>
<tr class="memdesc:gafa34212f2c9a3f18ffdee4877d3dbe63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize LPUART registers according to the specified parameters in LPUART_InitStruct.  <a href="group___l_p_u_a_r_t___l_l___e_f___init.html#gafa34212f2c9a3f18ffdee4877d3dbe63">More...</a><br /></td></tr>
<tr class="separator:gafa34212f2c9a3f18ffdee4877d3dbe63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7084cf5fb99e3a7f5cdae51e697db3b2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___l_l___e_f___init.html#ga7084cf5fb99e3a7f5cdae51e697db3b2">LL_LPUART_StructInit</a> (<a class="el" href="struct_l_l___l_p_u_a_r_t___init_type_def.html">LL_LPUART_InitTypeDef</a> *LPUART_InitStruct)</td></tr>
<tr class="memdesc:ga7084cf5fb99e3a7f5cdae51e697db3b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set each <a class="el" href="struct_l_l___l_p_u_a_r_t___init_type_def.html">LL_LPUART_InitTypeDef</a> field to default value.  <a href="group___l_p_u_a_r_t___l_l___e_f___init.html#ga7084cf5fb99e3a7f5cdae51e697db3b2">More...</a><br /></td></tr>
<tr class="separator:ga7084cf5fb99e3a7f5cdae51e697db3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of LPUART LL module. </p>
<dl class="section author"><dt>Author</dt><dd>RF Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2020 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p>Definition in file <a class="el" href="rf__driver__ll__lpuart_8h_source.html">rf_driver_ll_lpuart.h</a>.</p>
</div></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.10-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Copyright &copy; 2022 by STMicrolectronics. All rights reserved.<br>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.10
</small></address>
</body>
</html>
