<stg><name>scheduler</name>


<trans_list>

<trans id="170" from="1" to="2">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="2" to="3">
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="2" to="9">
<condition id="56">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="3" to="4">
<condition id="42">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="3" to="6">
<condition id="43">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="4" to="5">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="5" to="6">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="6" to="7">
<condition id="48">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="6" to="2">
<condition id="54">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="7" to="8">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="8" to="6">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="9" to="10">
<condition id="57">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="10" to="11">
<condition id="59">
<or_exp><and_exp><literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="10" to="13">
<condition id="60">
<or_exp><and_exp><literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="11" to="12">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="12" to="13">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="13" to="9">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
:0  %queue_head_ptr = alloca i32

]]></Node>
<StgValue><ssdm name="queue_head_ptr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
:1  %history_head_ptr = alloca i32

]]></Node>
<StgValue><ssdm name="history_head_ptr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %sched_interfaces_context_current_node), !map !53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %sched_interfaces_context_next_node), !map !59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %sched_interfaces_context_state), !map !63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([32 x i1]* %sched_interfaces_schedule_V), !map !67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([32 x i1]* %sched_interfaces_ack_V), !map !71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %setup_interfaces_context_current_node), !map !75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %setup_interfaces_context_next_node), !map !79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %setup_interfaces_context_state), !map !83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([32 x i1]* %setup_interfaces_restart_V), !map !87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([32 x i1]* %setup_interfaces_core_halted_V), !map !91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i32* %finished), !map !95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @scheduler_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:14  %history_current_node = alloca [4096 x i32], align 4

]]></Node>
<StgValue><ssdm name="history_current_node"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
:15  %history_next_node = alloca [4096 x i32], align 4

]]></Node>
<StgValue><ssdm name="history_next_node"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:16  %history_state = alloca [4096 x i32], align 4

]]></Node>
<StgValue><ssdm name="history_state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:17  %queue_current_node = alloca [320 x i32], align 4

]]></Node>
<StgValue><ssdm name="queue_current_node"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:18  %queue_next_node = alloca [320 x i32], align 4

]]></Node>
<StgValue><ssdm name="queue_next_node"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:19  %queue_state = alloca [320 x i32], align 4

]]></Node>
<StgValue><ssdm name="queue_state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  store i32 0, i32* %history_head_ptr

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  store i32 0, i32* %queue_head_ptr

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
._crit_edge:0  %i = phi i6 [ 0, %0 ], [ %i_2, %._crit_edge.backedge ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:1  %queue_head_ptr_load = load i32* %queue_head_ptr

]]></Node>
<StgValue><ssdm name="queue_head_ptr_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:2  %exitcond1 = icmp eq i6 %i, -32

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:4  %i_2 = add i6 %i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:5  br i1 %exitcond1, label %.preheader.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp = zext i6 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %sched_interfaces_sch = getelementptr [32 x i1]* %sched_interfaces_schedule_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="sched_interfaces_sch"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="5">
<![CDATA[
:2  %sched_interfaces_sch_1 = load i1* %sched_interfaces_sch, align 1

]]></Node>
<StgValue><ssdm name="sched_interfaces_sch_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %queue_head_ptr_2 = alloca i32

]]></Node>
<StgValue><ssdm name="queue_head_ptr_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  store i32 %queue_head_ptr_load, i32* %queue_head_ptr_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="5">
<![CDATA[
:2  %sched_interfaces_sch_1 = load i1* %sched_interfaces_sch, align 1

]]></Node>
<StgValue><ssdm name="sched_interfaces_sch_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_1 = icmp ult i32 %queue_head_ptr_load, 320

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %or_cond = and i1 %sched_interfaces_sch_1, %tmp_1

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %or_cond, label %2, label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sched_interfaces_con = getelementptr [32 x i32]* %sched_interfaces_context_current_node, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="sched_interfaces_con"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
:1  %new_context_current_s = load i32* %sched_interfaces_con, align 4

]]></Node>
<StgValue><ssdm name="new_context_current_s"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sched_interfaces_con_1 = getelementptr [32 x i32]* %sched_interfaces_context_next_node, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="sched_interfaces_con_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
:3  %new_context_next_nod = load i32* %sched_interfaces_con_1, align 4

]]></Node>
<StgValue><ssdm name="new_context_next_nod"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %sched_interfaces_con_2 = getelementptr [32 x i32]* %sched_interfaces_context_state, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="sched_interfaces_con_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
:5  %new_context_state = load i32* %sched_interfaces_con_2, align 4

]]></Node>
<StgValue><ssdm name="new_context_state"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
:1  %new_context_current_s = load i32* %sched_interfaces_con, align 4

]]></Node>
<StgValue><ssdm name="new_context_current_s"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
:3  %new_context_next_nod = load i32* %sched_interfaces_con_1, align 4

]]></Node>
<StgValue><ssdm name="new_context_next_nod"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
:5  %new_context_state = load i32* %sched_interfaces_con_2, align 4

]]></Node>
<StgValue><ssdm name="new_context_state"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sched_interfaces_ack = getelementptr [32 x i1]* %sched_interfaces_ack_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="sched_interfaces_ack"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
:9  store i1 false, i1* %sched_interfaces_ack, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:10  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %match_found = phi i1 [ false, %2 ], [ %match_found_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="match_found"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:1  %j = phi i13 [ 0, %2 ], [ %j_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="13">
<![CDATA[
:2  %j_cast = zext i13 %j to i32

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %exitcond2 = icmp eq i13 %j, -4096

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %j_1 = add i13 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond2, label %4, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %history_head_ptr_loa = load i32* %history_head_ptr

]]></Node>
<StgValue><ssdm name="history_head_ptr_loa"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %ult = icmp ult i32 %j_cast, %history_head_ptr_loa

]]></Node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:6  %tmp_8 = zext i13 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %history_current_node_1 = getelementptr [4096 x i32]* %history_current_node, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="history_current_node_1"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:8  %history_current_node_2 = load i32* %history_current_node_1, align 4

]]></Node>
<StgValue><ssdm name="history_current_node_2"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %history_next_node_ad = getelementptr [4096 x i32]* %history_next_node, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="history_next_node_ad"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:11  %history_next_node_lo = load i32* %history_next_node_ad, align 4

]]></Node>
<StgValue><ssdm name="history_next_node_lo"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:13  %history_state_addr_1 = getelementptr [4096 x i32]* %history_state, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="history_state_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:14  %history_state_load = load i32* %history_state_addr_1, align 4

]]></Node>
<StgValue><ssdm name="history_state_load"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %match_found, label %._crit_edge.backedge, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
<literal name="match_found" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
:0  %history_head_ptr_loa_1 = load i32* %history_head_ptr

]]></Node>
<StgValue><ssdm name="history_head_ptr_loa_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
<literal name="match_found" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_s = zext i32 %queue_head_ptr_load to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
<literal name="match_found" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %queue_current_node_a = getelementptr [320 x i32]* %queue_current_node, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="queue_current_node_a"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
<literal name="match_found" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:3  store i32 %new_context_current_s, i32* %queue_current_node_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
<literal name="match_found" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %queue_next_node_addr_1 = getelementptr [320 x i32]* %queue_next_node, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="queue_next_node_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
<literal name="match_found" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:5  store i32 %new_context_next_nod, i32* %queue_next_node_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
<literal name="match_found" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %queue_state_addr_1 = getelementptr [320 x i32]* %queue_state, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="queue_state_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
<literal name="match_found" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:7  store i32 %new_context_state, i32* %queue_state_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
<literal name="match_found" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="32">
<![CDATA[
:8  %tmp_6 = zext i32 %history_head_ptr_loa_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
<literal name="match_found" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %history_current_node_3 = getelementptr [4096 x i32]* %history_current_node, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="history_current_node_3"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
<literal name="match_found" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:10  store i32 %new_context_current_s, i32* %history_current_node_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
<literal name="match_found" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %history_next_node_ad_1 = getelementptr [4096 x i32]* %history_next_node, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="history_next_node_ad_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
<literal name="match_found" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:12  store i32 %new_context_next_nod, i32* %history_next_node_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
<literal name="match_found" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %history_state_addr = getelementptr [4096 x i32]* %history_state, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="history_state_addr"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
<literal name="match_found" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:14  store i32 %new_context_state, i32* %history_state_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
<literal name="match_found" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %queue_head_ptr_3 = add i32 %queue_head_ptr_load, 1

]]></Node>
<StgValue><ssdm name="queue_head_ptr_3"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
<literal name="match_found" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %history_head_ptr_1 = add i32 %history_head_ptr_loa_1, 1

]]></Node>
<StgValue><ssdm name="history_head_ptr_1"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
<literal name="match_found" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  store i32 %history_head_ptr_1, i32* %history_head_ptr

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
<literal name="match_found" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  store i32 %queue_head_ptr_3, i32* %queue_head_ptr

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="exitcond2" val="1"/>
<literal name="match_found" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.backedge:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="106" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:8  %history_current_node_2 = load i32* %history_current_node_1, align 4

]]></Node>
<StgValue><ssdm name="history_current_node_2"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %tmp_10 = icmp eq i32 %history_current_node_2, %new_context_current_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:11  %history_next_node_lo = load i32* %history_next_node_ad, align 4

]]></Node>
<StgValue><ssdm name="history_next_node_lo"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_11 = icmp eq i32 %history_next_node_lo, %new_context_next_nod

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:14  %history_state_load = load i32* %history_state_addr_1, align 4

]]></Node>
<StgValue><ssdm name="history_state_load"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %tmp_12 = icmp eq i32 %history_state_load, %new_context_state

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="112" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:2  %rev4 = xor i1 %ult, true

]]></Node>
<StgValue><ssdm name="rev4"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:3  %brmerge = or i1 %rev4, %match_found

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:4  %not_not = xor i1 %rev4, true

]]></Node>
<StgValue><ssdm name="not_not"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:5  %match_found_0_mux = or i1 %match_found, %not_not

]]></Node>
<StgValue><ssdm name="match_found_0_mux"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %sel_tmp = xor i1 %brmerge, true

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %tmp9 = and i1 %tmp_10, %sel_tmp

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18  %tmp1 = and i1 %tmp_11, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %sel_tmp3 = and i1 %tmp1, %tmp9

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:20  %sel_tmp4 = select i1 %brmerge, i1 %match_found_0_mux, i1 %sel_tmp3

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21  %sel_tmp7_demorgan = or i1 %brmerge, %tmp_10

]]></Node>
<StgValue><ssdm name="sel_tmp7_demorgan"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22  %match_found_1 = and i1 %sel_tmp4, %sel_tmp7_demorgan

]]></Node>
<StgValue><ssdm name="match_found_1"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:23  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader:0  %halted_flag = phi i1 [ true, %.preheader.preheader ], [ %halted_flag_1, %.preheader.backedge ]

]]></Node>
<StgValue><ssdm name="halted_flag"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:1  %i1 = phi i6 [ 0, %.preheader.preheader ], [ %i_1, %.preheader.backedge ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:2  %exitcond = icmp eq i6 %i1, -32

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:4  %i_1 = add i6 %i1, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %8, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_5 = zext i6 %i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %setup_interfaces_cor = getelementptr [32 x i1]* %setup_interfaces_core_halted_V, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="setup_interfaces_cor"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="5">
<![CDATA[
:3  %setup_interfaces_cor_1 = load i1* %setup_interfaces_cor, align 1

]]></Node>
<StgValue><ssdm name="setup_interfaces_cor_1"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
:0  %queue_head_ptr_2_loa_1 = load i32* %queue_head_ptr_2

]]></Node>
<StgValue><ssdm name="queue_head_ptr_2_loa_1"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2 = icmp eq i32 %queue_head_ptr_2_loa_1, 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp_3 = and i1 %halted_flag, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="1">
<![CDATA[
:3  %tmp_4 = zext i1 %tmp_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_auto.i32P(i32* %finished, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0">
<![CDATA[
:5  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
:0  %queue_head_ptr_2_loa = load i32* %queue_head_ptr_2

]]></Node>
<StgValue><ssdm name="queue_head_ptr_2_loa"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="5">
<![CDATA[
:3  %setup_interfaces_cor_1 = load i1* %setup_interfaces_cor, align 1

]]></Node>
<StgValue><ssdm name="setup_interfaces_cor_1"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %halted_flag_1 = and i1 %setup_interfaces_cor_1, %halted_flag

]]></Node>
<StgValue><ssdm name="halted_flag_1"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_7 = icmp ne i32 %queue_head_ptr_2_loa, 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %demorgan = and i1 %setup_interfaces_cor_1, %tmp_7

]]></Node>
<StgValue><ssdm name="demorgan"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %demorgan, label %7, label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %queue_head_ptr_1 = add i32 %queue_head_ptr_2_loa, -1

]]></Node>
<StgValue><ssdm name="queue_head_ptr_1"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_9 = zext i32 %queue_head_ptr_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %queue_current_node_a_1 = getelementptr [320 x i32]* %queue_current_node, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="queue_current_node_a_1"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="9">
<![CDATA[
:3  %new_context_current_1 = load i32* %queue_current_node_a_1, align 4

]]></Node>
<StgValue><ssdm name="new_context_current_1"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %queue_next_node_addr = getelementptr [320 x i32]* %queue_next_node, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="queue_next_node_addr"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="9">
<![CDATA[
:5  %new_context_next_nod_1 = load i32* %queue_next_node_addr, align 4

]]></Node>
<StgValue><ssdm name="new_context_next_nod_1"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %queue_state_addr = getelementptr [320 x i32]* %queue_state, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="queue_state_addr"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="9">
<![CDATA[
:7  %new_context_state_1 = load i32* %queue_state_addr, align 4

]]></Node>
<StgValue><ssdm name="new_context_state_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="153" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="9">
<![CDATA[
:3  %new_context_current_1 = load i32* %queue_current_node_a_1, align 4

]]></Node>
<StgValue><ssdm name="new_context_current_1"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="9">
<![CDATA[
:5  %new_context_next_nod_1 = load i32* %queue_next_node_addr, align 4

]]></Node>
<StgValue><ssdm name="new_context_next_nod_1"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="9">
<![CDATA[
:7  %new_context_state_1 = load i32* %queue_state_addr, align 4

]]></Node>
<StgValue><ssdm name="new_context_state_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:8  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %setup_interfaces_con = getelementptr [32 x i32]* %setup_interfaces_context_current_node, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="setup_interfaces_con"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:11  store i32 %new_context_current_1, i32* %setup_interfaces_con, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %setup_interfaces_con_1 = getelementptr [32 x i32]* %setup_interfaces_context_next_node, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="setup_interfaces_con_1"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:13  store i32 %new_context_next_nod_1, i32* %setup_interfaces_con_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %setup_interfaces_con_2 = getelementptr [32 x i32]* %setup_interfaces_context_state, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="setup_interfaces_con_2"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:15  store i32 %new_context_state_1, i32* %setup_interfaces_con_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %setup_interfaces_res = getelementptr [32 x i1]* %setup_interfaces_restart_V, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="setup_interfaces_res"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
:17  store i1 false, i1* %setup_interfaces_res, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:18  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str17, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  store i32 %queue_head_ptr_1, i32* %queue_head_ptr_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
.preheader.backedge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="192" name="sched_interfaces_context_current_node" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sched_interfaces_context_current_node"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="193" name="sched_interfaces_context_next_node" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sched_interfaces_context_next_node"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="194" name="sched_interfaces_context_state" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sched_interfaces_context_state"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="195" name="sched_interfaces_schedule_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sched_interfaces_schedule_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="196" name="sched_interfaces_ack_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sched_interfaces_ack_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="197" name="setup_interfaces_context_current_node" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="setup_interfaces_context_current_node"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="198" name="setup_interfaces_context_next_node" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="setup_interfaces_context_next_node"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="199" name="setup_interfaces_context_state" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="setup_interfaces_context_state"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="200" name="setup_interfaces_restart_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="setup_interfaces_restart_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="201" name="setup_interfaces_core_halted_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="setup_interfaces_core_halted_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="202" name="finished" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="finished"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="204" from="StgValue_203" to="queue_head_ptr" fromId="203" toId="14">
</dataflow>
<dataflow id="205" from="StgValue_203" to="history_head_ptr" fromId="203" toId="15">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecBitsMap" to="StgValue_16" fromId="206" toId="16">
</dataflow>
<dataflow id="208" from="sched_interfaces_context_current_node" to="StgValue_16" fromId="192" toId="16">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecBitsMap" to="StgValue_17" fromId="206" toId="17">
</dataflow>
<dataflow id="210" from="sched_interfaces_context_next_node" to="StgValue_17" fromId="193" toId="17">
</dataflow>
<dataflow id="211" from="_ssdm_op_SpecBitsMap" to="StgValue_18" fromId="206" toId="18">
</dataflow>
<dataflow id="212" from="sched_interfaces_context_state" to="StgValue_18" fromId="194" toId="18">
</dataflow>
<dataflow id="213" from="_ssdm_op_SpecBitsMap" to="StgValue_19" fromId="206" toId="19">
</dataflow>
<dataflow id="214" from="sched_interfaces_schedule_V" to="StgValue_19" fromId="195" toId="19">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecBitsMap" to="StgValue_20" fromId="206" toId="20">
</dataflow>
<dataflow id="216" from="sched_interfaces_ack_V" to="StgValue_20" fromId="196" toId="20">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecBitsMap" to="StgValue_21" fromId="206" toId="21">
</dataflow>
<dataflow id="218" from="setup_interfaces_context_current_node" to="StgValue_21" fromId="197" toId="21">
</dataflow>
<dataflow id="219" from="_ssdm_op_SpecBitsMap" to="StgValue_22" fromId="206" toId="22">
</dataflow>
<dataflow id="220" from="setup_interfaces_context_next_node" to="StgValue_22" fromId="198" toId="22">
</dataflow>
<dataflow id="221" from="_ssdm_op_SpecBitsMap" to="StgValue_23" fromId="206" toId="23">
</dataflow>
<dataflow id="222" from="setup_interfaces_context_state" to="StgValue_23" fromId="199" toId="23">
</dataflow>
<dataflow id="223" from="_ssdm_op_SpecBitsMap" to="StgValue_24" fromId="206" toId="24">
</dataflow>
<dataflow id="224" from="setup_interfaces_restart_V" to="StgValue_24" fromId="200" toId="24">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecBitsMap" to="StgValue_25" fromId="206" toId="25">
</dataflow>
<dataflow id="226" from="setup_interfaces_core_halted_V" to="StgValue_25" fromId="201" toId="25">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecBitsMap" to="StgValue_26" fromId="206" toId="26">
</dataflow>
<dataflow id="228" from="finished" to="StgValue_26" fromId="202" toId="26">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecTopModule" to="StgValue_27" fromId="229" toId="27">
</dataflow>
<dataflow id="232" from="scheduler_str" to="StgValue_27" fromId="231" toId="27">
</dataflow>
<dataflow id="234" from="StgValue_233" to="history_current_node" fromId="233" toId="28">
</dataflow>
<dataflow id="235" from="StgValue_233" to="history_next_node" fromId="233" toId="29">
</dataflow>
<dataflow id="236" from="StgValue_233" to="history_state" fromId="233" toId="30">
</dataflow>
<dataflow id="237" from="StgValue_233" to="queue_current_node" fromId="233" toId="31">
</dataflow>
<dataflow id="238" from="StgValue_233" to="queue_next_node" fromId="233" toId="32">
</dataflow>
<dataflow id="239" from="StgValue_233" to="queue_state" fromId="233" toId="33">
</dataflow>
<dataflow id="241" from="StgValue_240" to="StgValue_34" fromId="240" toId="34">
</dataflow>
<dataflow id="242" from="history_head_ptr" to="StgValue_34" fromId="15" toId="34">
</dataflow>
<dataflow id="243" from="StgValue_240" to="StgValue_35" fromId="240" toId="35">
</dataflow>
<dataflow id="244" from="queue_head_ptr" to="StgValue_35" fromId="14" toId="35">
</dataflow>
<dataflow id="246" from="StgValue_245" to="i" fromId="245" toId="37">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="247" from="StgValue_36" to="i" fromId="36" toId="37">
</dataflow>
<dataflow id="248" from="i_2" to="i" fromId="41" toId="37">
<BackEdge/>
<condition id="80">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="249" from="StgValue_105" to="i" fromId="105" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="250" from="queue_head_ptr" to="queue_head_ptr_load" fromId="14" toId="38">
</dataflow>
<dataflow id="251" from="i" to="exitcond1" fromId="37" toId="39">
</dataflow>
<dataflow id="253" from="StgValue_252" to="exitcond1" fromId="252" toId="39">
</dataflow>
<dataflow id="255" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="254" toId="40">
</dataflow>
<dataflow id="257" from="StgValue_256" to="empty" fromId="256" toId="40">
</dataflow>
<dataflow id="258" from="StgValue_256" to="empty" fromId="256" toId="40">
</dataflow>
<dataflow id="259" from="StgValue_256" to="empty" fromId="256" toId="40">
</dataflow>
<dataflow id="260" from="i" to="i_2" fromId="37" toId="41">
</dataflow>
<dataflow id="262" from="StgValue_261" to="i_2" fromId="261" toId="41">
</dataflow>
<dataflow id="263" from="exitcond1" to="StgValue_42" fromId="39" toId="42">
</dataflow>
<dataflow id="264" from="i" to="tmp" fromId="37" toId="43">
</dataflow>
<dataflow id="265" from="sched_interfaces_schedule_V" to="sched_interfaces_sch" fromId="195" toId="44">
</dataflow>
<dataflow id="267" from="StgValue_266" to="sched_interfaces_sch" fromId="266" toId="44">
</dataflow>
<dataflow id="268" from="tmp" to="sched_interfaces_sch" fromId="43" toId="44">
</dataflow>
<dataflow id="269" from="sched_interfaces_sch" to="sched_interfaces_sch_1" fromId="44" toId="45">
</dataflow>
<dataflow id="270" from="StgValue_203" to="queue_head_ptr_2" fromId="203" toId="46">
</dataflow>
<dataflow id="271" from="queue_head_ptr_load" to="StgValue_47" fromId="38" toId="47">
</dataflow>
<dataflow id="272" from="queue_head_ptr_2" to="StgValue_47" fromId="46" toId="47">
</dataflow>
<dataflow id="273" from="sched_interfaces_sch" to="sched_interfaces_sch_1" fromId="44" toId="49">
</dataflow>
<dataflow id="274" from="queue_head_ptr_load" to="tmp_1" fromId="38" toId="50">
</dataflow>
<dataflow id="276" from="StgValue_275" to="tmp_1" fromId="275" toId="50">
</dataflow>
<dataflow id="277" from="sched_interfaces_sch_1" to="or_cond" fromId="49" toId="51">
</dataflow>
<dataflow id="278" from="tmp_1" to="or_cond" fromId="50" toId="51">
</dataflow>
<dataflow id="279" from="or_cond" to="StgValue_52" fromId="51" toId="52">
</dataflow>
<dataflow id="280" from="sched_interfaces_context_current_node" to="sched_interfaces_con" fromId="192" toId="53">
</dataflow>
<dataflow id="281" from="StgValue_266" to="sched_interfaces_con" fromId="266" toId="53">
</dataflow>
<dataflow id="282" from="tmp" to="sched_interfaces_con" fromId="43" toId="53">
</dataflow>
<dataflow id="283" from="sched_interfaces_con" to="new_context_current_s" fromId="53" toId="54">
</dataflow>
<dataflow id="284" from="sched_interfaces_context_next_node" to="sched_interfaces_con_1" fromId="193" toId="55">
</dataflow>
<dataflow id="285" from="StgValue_266" to="sched_interfaces_con_1" fromId="266" toId="55">
</dataflow>
<dataflow id="286" from="tmp" to="sched_interfaces_con_1" fromId="43" toId="55">
</dataflow>
<dataflow id="287" from="sched_interfaces_con_1" to="new_context_next_nod" fromId="55" toId="56">
</dataflow>
<dataflow id="288" from="sched_interfaces_context_state" to="sched_interfaces_con_2" fromId="194" toId="57">
</dataflow>
<dataflow id="289" from="StgValue_266" to="sched_interfaces_con_2" fromId="266" toId="57">
</dataflow>
<dataflow id="290" from="tmp" to="sched_interfaces_con_2" fromId="43" toId="57">
</dataflow>
<dataflow id="291" from="sched_interfaces_con_2" to="new_context_state" fromId="57" toId="58">
</dataflow>
<dataflow id="292" from="sched_interfaces_con" to="new_context_current_s" fromId="53" toId="59">
</dataflow>
<dataflow id="293" from="sched_interfaces_con_1" to="new_context_next_nod" fromId="55" toId="60">
</dataflow>
<dataflow id="294" from="sched_interfaces_con_2" to="new_context_state" fromId="57" toId="61">
</dataflow>
<dataflow id="296" from="_ssdm_op_SpecRegionBegin" to="tmp_13" fromId="295" toId="62">
</dataflow>
<dataflow id="298" from="p_str7" to="tmp_13" fromId="297" toId="62">
</dataflow>
<dataflow id="300" from="_ssdm_op_SpecProtocol" to="StgValue_63" fromId="299" toId="63">
</dataflow>
<dataflow id="301" from="StgValue_203" to="StgValue_63" fromId="203" toId="63">
</dataflow>
<dataflow id="303" from="p_str8" to="StgValue_63" fromId="302" toId="63">
</dataflow>
<dataflow id="304" from="sched_interfaces_ack_V" to="sched_interfaces_ack" fromId="196" toId="64">
</dataflow>
<dataflow id="305" from="StgValue_266" to="sched_interfaces_ack" fromId="266" toId="64">
</dataflow>
<dataflow id="306" from="tmp" to="sched_interfaces_ack" fromId="43" toId="64">
</dataflow>
<dataflow id="308" from="StgValue_307" to="StgValue_65" fromId="307" toId="65">
</dataflow>
<dataflow id="309" from="sched_interfaces_ack" to="StgValue_65" fromId="64" toId="65">
</dataflow>
<dataflow id="311" from="_ssdm_op_SpecRegionEnd" to="empty_3" fromId="310" toId="66">
</dataflow>
<dataflow id="312" from="p_str7" to="empty_3" fromId="297" toId="66">
</dataflow>
<dataflow id="313" from="tmp_13" to="empty_3" fromId="62" toId="66">
</dataflow>
<dataflow id="314" from="StgValue_307" to="match_found" fromId="307" toId="68">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="315" from="StgValue_67" to="match_found" fromId="67" toId="68">
</dataflow>
<dataflow id="316" from="match_found_1" to="match_found" fromId="122" toId="68">
<BackEdge/>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="317" from="StgValue_123" to="match_found" fromId="123" toId="68">
<BackEdge/>
</dataflow>
<dataflow id="319" from="StgValue_318" to="j" fromId="318" toId="69">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="320" from="StgValue_67" to="j" fromId="67" toId="69">
</dataflow>
<dataflow id="321" from="j_1" to="j" fromId="73" toId="69">
<BackEdge/>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="322" from="StgValue_123" to="j" fromId="123" toId="69">
<BackEdge/>
</dataflow>
<dataflow id="323" from="j" to="j_cast" fromId="69" toId="70">
</dataflow>
<dataflow id="324" from="j" to="exitcond2" fromId="69" toId="71">
</dataflow>
<dataflow id="326" from="StgValue_325" to="exitcond2" fromId="325" toId="71">
</dataflow>
<dataflow id="327" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="254" toId="72">
</dataflow>
<dataflow id="329" from="StgValue_328" to="empty_4" fromId="328" toId="72">
</dataflow>
<dataflow id="330" from="StgValue_328" to="empty_4" fromId="328" toId="72">
</dataflow>
<dataflow id="331" from="StgValue_328" to="empty_4" fromId="328" toId="72">
</dataflow>
<dataflow id="332" from="j" to="j_1" fromId="69" toId="73">
</dataflow>
<dataflow id="334" from="StgValue_333" to="j_1" fromId="333" toId="73">
</dataflow>
<dataflow id="335" from="exitcond2" to="StgValue_74" fromId="71" toId="74">
</dataflow>
<dataflow id="336" from="history_head_ptr" to="history_head_ptr_loa" fromId="15" toId="75">
</dataflow>
<dataflow id="337" from="j_cast" to="ult" fromId="70" toId="76">
</dataflow>
<dataflow id="338" from="history_head_ptr_loa" to="ult" fromId="75" toId="76">
</dataflow>
<dataflow id="339" from="j" to="tmp_8" fromId="69" toId="77">
</dataflow>
<dataflow id="340" from="history_current_node" to="history_current_node_1" fromId="28" toId="78">
</dataflow>
<dataflow id="341" from="StgValue_266" to="history_current_node_1" fromId="266" toId="78">
</dataflow>
<dataflow id="342" from="tmp_8" to="history_current_node_1" fromId="77" toId="78">
</dataflow>
<dataflow id="343" from="history_current_node_1" to="history_current_node_2" fromId="78" toId="79">
</dataflow>
<dataflow id="344" from="history_next_node" to="history_next_node_ad" fromId="29" toId="80">
</dataflow>
<dataflow id="345" from="StgValue_266" to="history_next_node_ad" fromId="266" toId="80">
</dataflow>
<dataflow id="346" from="tmp_8" to="history_next_node_ad" fromId="77" toId="80">
</dataflow>
<dataflow id="347" from="history_next_node_ad" to="history_next_node_lo" fromId="80" toId="81">
</dataflow>
<dataflow id="348" from="history_state" to="history_state_addr_1" fromId="30" toId="82">
</dataflow>
<dataflow id="349" from="StgValue_266" to="history_state_addr_1" fromId="266" toId="82">
</dataflow>
<dataflow id="350" from="tmp_8" to="history_state_addr_1" fromId="77" toId="82">
</dataflow>
<dataflow id="351" from="history_state_addr_1" to="history_state_load" fromId="82" toId="83">
</dataflow>
<dataflow id="352" from="match_found" to="StgValue_84" fromId="68" toId="84">
</dataflow>
<dataflow id="353" from="history_head_ptr" to="history_head_ptr_loa_1" fromId="15" toId="85">
</dataflow>
<dataflow id="354" from="queue_head_ptr_load" to="tmp_s" fromId="38" toId="86">
</dataflow>
<dataflow id="355" from="queue_current_node" to="queue_current_node_a" fromId="31" toId="87">
</dataflow>
<dataflow id="356" from="StgValue_266" to="queue_current_node_a" fromId="266" toId="87">
</dataflow>
<dataflow id="357" from="tmp_s" to="queue_current_node_a" fromId="86" toId="87">
</dataflow>
<dataflow id="358" from="new_context_current_s" to="StgValue_88" fromId="59" toId="88">
</dataflow>
<dataflow id="359" from="queue_current_node_a" to="StgValue_88" fromId="87" toId="88">
</dataflow>
<dataflow id="360" from="queue_next_node" to="queue_next_node_addr_1" fromId="32" toId="89">
</dataflow>
<dataflow id="361" from="StgValue_266" to="queue_next_node_addr_1" fromId="266" toId="89">
</dataflow>
<dataflow id="362" from="tmp_s" to="queue_next_node_addr_1" fromId="86" toId="89">
</dataflow>
<dataflow id="363" from="new_context_next_nod" to="StgValue_90" fromId="60" toId="90">
</dataflow>
<dataflow id="364" from="queue_next_node_addr_1" to="StgValue_90" fromId="89" toId="90">
</dataflow>
<dataflow id="365" from="queue_state" to="queue_state_addr_1" fromId="33" toId="91">
</dataflow>
<dataflow id="366" from="StgValue_266" to="queue_state_addr_1" fromId="266" toId="91">
</dataflow>
<dataflow id="367" from="tmp_s" to="queue_state_addr_1" fromId="86" toId="91">
</dataflow>
<dataflow id="368" from="new_context_state" to="StgValue_92" fromId="61" toId="92">
</dataflow>
<dataflow id="369" from="queue_state_addr_1" to="StgValue_92" fromId="91" toId="92">
</dataflow>
<dataflow id="370" from="history_head_ptr_loa_1" to="tmp_6" fromId="85" toId="93">
</dataflow>
<dataflow id="371" from="history_current_node" to="history_current_node_3" fromId="28" toId="94">
</dataflow>
<dataflow id="372" from="StgValue_266" to="history_current_node_3" fromId="266" toId="94">
</dataflow>
<dataflow id="373" from="tmp_6" to="history_current_node_3" fromId="93" toId="94">
</dataflow>
<dataflow id="374" from="new_context_current_s" to="StgValue_95" fromId="59" toId="95">
</dataflow>
<dataflow id="375" from="history_current_node_3" to="StgValue_95" fromId="94" toId="95">
</dataflow>
<dataflow id="376" from="history_next_node" to="history_next_node_ad_1" fromId="29" toId="96">
</dataflow>
<dataflow id="377" from="StgValue_266" to="history_next_node_ad_1" fromId="266" toId="96">
</dataflow>
<dataflow id="378" from="tmp_6" to="history_next_node_ad_1" fromId="93" toId="96">
</dataflow>
<dataflow id="379" from="new_context_next_nod" to="StgValue_97" fromId="60" toId="97">
</dataflow>
<dataflow id="380" from="history_next_node_ad_1" to="StgValue_97" fromId="96" toId="97">
</dataflow>
<dataflow id="381" from="history_state" to="history_state_addr" fromId="30" toId="98">
</dataflow>
<dataflow id="382" from="StgValue_266" to="history_state_addr" fromId="266" toId="98">
</dataflow>
<dataflow id="383" from="tmp_6" to="history_state_addr" fromId="93" toId="98">
</dataflow>
<dataflow id="384" from="new_context_state" to="StgValue_99" fromId="61" toId="99">
</dataflow>
<dataflow id="385" from="history_state_addr" to="StgValue_99" fromId="98" toId="99">
</dataflow>
<dataflow id="386" from="queue_head_ptr_load" to="queue_head_ptr_3" fromId="38" toId="100">
</dataflow>
<dataflow id="387" from="StgValue_203" to="queue_head_ptr_3" fromId="203" toId="100">
</dataflow>
<dataflow id="388" from="history_head_ptr_loa_1" to="history_head_ptr_1" fromId="85" toId="101">
</dataflow>
<dataflow id="389" from="StgValue_203" to="history_head_ptr_1" fromId="203" toId="101">
</dataflow>
<dataflow id="390" from="history_head_ptr_1" to="StgValue_102" fromId="101" toId="102">
</dataflow>
<dataflow id="391" from="history_head_ptr" to="StgValue_102" fromId="15" toId="102">
</dataflow>
<dataflow id="392" from="queue_head_ptr_3" to="StgValue_103" fromId="100" toId="103">
</dataflow>
<dataflow id="393" from="queue_head_ptr" to="StgValue_103" fromId="14" toId="103">
</dataflow>
<dataflow id="394" from="history_current_node_1" to="history_current_node_2" fromId="78" toId="106">
</dataflow>
<dataflow id="395" from="history_current_node_2" to="tmp_10" fromId="106" toId="107">
</dataflow>
<dataflow id="396" from="new_context_current_s" to="tmp_10" fromId="59" toId="107">
</dataflow>
<dataflow id="397" from="history_next_node_ad" to="history_next_node_lo" fromId="80" toId="108">
</dataflow>
<dataflow id="398" from="history_next_node_lo" to="tmp_11" fromId="108" toId="109">
</dataflow>
<dataflow id="399" from="new_context_next_nod" to="tmp_11" fromId="60" toId="109">
</dataflow>
<dataflow id="400" from="history_state_addr_1" to="history_state_load" fromId="82" toId="110">
</dataflow>
<dataflow id="401" from="history_state_load" to="tmp_12" fromId="110" toId="111">
</dataflow>
<dataflow id="402" from="new_context_state" to="tmp_12" fromId="61" toId="111">
</dataflow>
<dataflow id="403" from="ult" to="rev4" fromId="76" toId="112">
</dataflow>
<dataflow id="405" from="StgValue_404" to="rev4" fromId="404" toId="112">
</dataflow>
<dataflow id="406" from="rev4" to="brmerge" fromId="112" toId="113">
</dataflow>
<dataflow id="407" from="match_found" to="brmerge" fromId="68" toId="113">
</dataflow>
<dataflow id="408" from="rev4" to="not_not" fromId="112" toId="114">
</dataflow>
<dataflow id="409" from="StgValue_404" to="not_not" fromId="404" toId="114">
</dataflow>
<dataflow id="410" from="match_found" to="match_found_0_mux" fromId="68" toId="115">
</dataflow>
<dataflow id="411" from="not_not" to="match_found_0_mux" fromId="114" toId="115">
</dataflow>
<dataflow id="412" from="brmerge" to="sel_tmp" fromId="113" toId="116">
</dataflow>
<dataflow id="413" from="StgValue_404" to="sel_tmp" fromId="404" toId="116">
</dataflow>
<dataflow id="414" from="tmp_10" to="tmp9" fromId="107" toId="117">
</dataflow>
<dataflow id="415" from="sel_tmp" to="tmp9" fromId="116" toId="117">
</dataflow>
<dataflow id="416" from="tmp_11" to="tmp1" fromId="109" toId="118">
</dataflow>
<dataflow id="417" from="tmp_12" to="tmp1" fromId="111" toId="118">
</dataflow>
<dataflow id="418" from="tmp1" to="sel_tmp3" fromId="118" toId="119">
</dataflow>
<dataflow id="419" from="tmp9" to="sel_tmp3" fromId="117" toId="119">
</dataflow>
<dataflow id="420" from="brmerge" to="sel_tmp4" fromId="113" toId="120">
</dataflow>
<dataflow id="421" from="match_found_0_mux" to="sel_tmp4" fromId="115" toId="120">
</dataflow>
<dataflow id="422" from="sel_tmp3" to="sel_tmp4" fromId="119" toId="120">
</dataflow>
<dataflow id="423" from="brmerge" to="sel_tmp7_demorgan" fromId="113" toId="121">
</dataflow>
<dataflow id="424" from="tmp_10" to="sel_tmp7_demorgan" fromId="107" toId="121">
</dataflow>
<dataflow id="425" from="sel_tmp4" to="match_found_1" fromId="120" toId="122">
</dataflow>
<dataflow id="426" from="sel_tmp7_demorgan" to="match_found_1" fromId="121" toId="122">
</dataflow>
<dataflow id="427" from="StgValue_404" to="halted_flag" fromId="404" toId="124">
<condition id="85">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="428" from="StgValue_48" to="halted_flag" fromId="48" toId="124">
</dataflow>
<dataflow id="429" from="halted_flag_1" to="halted_flag" fromId="141" toId="124">
<BackEdge/>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="430" from="StgValue_169" to="halted_flag" fromId="169" toId="124">
<BackEdge/>
</dataflow>
<dataflow id="431" from="StgValue_245" to="i1" fromId="245" toId="125">
<condition id="87">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="432" from="StgValue_48" to="i1" fromId="48" toId="125">
</dataflow>
<dataflow id="433" from="i_1" to="i1" fromId="128" toId="125">
<BackEdge/>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="434" from="StgValue_169" to="i1" fromId="169" toId="125">
<BackEdge/>
</dataflow>
<dataflow id="435" from="i1" to="exitcond" fromId="125" toId="126">
</dataflow>
<dataflow id="436" from="StgValue_252" to="exitcond" fromId="252" toId="126">
</dataflow>
<dataflow id="437" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="254" toId="127">
</dataflow>
<dataflow id="438" from="StgValue_256" to="empty_5" fromId="256" toId="127">
</dataflow>
<dataflow id="439" from="StgValue_256" to="empty_5" fromId="256" toId="127">
</dataflow>
<dataflow id="440" from="StgValue_256" to="empty_5" fromId="256" toId="127">
</dataflow>
<dataflow id="441" from="i1" to="i_1" fromId="125" toId="128">
</dataflow>
<dataflow id="442" from="StgValue_261" to="i_1" fromId="261" toId="128">
</dataflow>
<dataflow id="443" from="exitcond" to="StgValue_129" fromId="126" toId="129">
</dataflow>
<dataflow id="444" from="i1" to="tmp_5" fromId="125" toId="130">
</dataflow>
<dataflow id="445" from="setup_interfaces_core_halted_V" to="setup_interfaces_cor" fromId="201" toId="131">
</dataflow>
<dataflow id="446" from="StgValue_266" to="setup_interfaces_cor" fromId="266" toId="131">
</dataflow>
<dataflow id="447" from="tmp_5" to="setup_interfaces_cor" fromId="130" toId="131">
</dataflow>
<dataflow id="448" from="setup_interfaces_cor" to="setup_interfaces_cor_1" fromId="131" toId="132">
</dataflow>
<dataflow id="449" from="queue_head_ptr_2" to="queue_head_ptr_2_loa_1" fromId="46" toId="133">
</dataflow>
<dataflow id="450" from="queue_head_ptr_2_loa_1" to="tmp_2" fromId="133" toId="134">
</dataflow>
<dataflow id="451" from="StgValue_240" to="tmp_2" fromId="240" toId="134">
</dataflow>
<dataflow id="452" from="halted_flag" to="tmp_3" fromId="124" toId="135">
</dataflow>
<dataflow id="453" from="tmp_2" to="tmp_3" fromId="134" toId="135">
</dataflow>
<dataflow id="454" from="tmp_3" to="tmp_4" fromId="135" toId="136">
</dataflow>
<dataflow id="456" from="_ssdm_op_Write.ap_auto.i32P" to="StgValue_137" fromId="455" toId="137">
</dataflow>
<dataflow id="457" from="finished" to="StgValue_137" fromId="202" toId="137">
</dataflow>
<dataflow id="458" from="tmp_4" to="StgValue_137" fromId="136" toId="137">
</dataflow>
<dataflow id="459" from="queue_head_ptr_2" to="queue_head_ptr_2_loa" fromId="46" toId="139">
</dataflow>
<dataflow id="460" from="setup_interfaces_cor" to="setup_interfaces_cor_1" fromId="131" toId="140">
</dataflow>
<dataflow id="461" from="setup_interfaces_cor_1" to="halted_flag_1" fromId="140" toId="141">
</dataflow>
<dataflow id="462" from="halted_flag" to="halted_flag_1" fromId="124" toId="141">
</dataflow>
<dataflow id="463" from="queue_head_ptr_2_loa" to="tmp_7" fromId="139" toId="142">
</dataflow>
<dataflow id="464" from="StgValue_240" to="tmp_7" fromId="240" toId="142">
</dataflow>
<dataflow id="465" from="setup_interfaces_cor_1" to="demorgan" fromId="140" toId="143">
</dataflow>
<dataflow id="466" from="tmp_7" to="demorgan" fromId="142" toId="143">
</dataflow>
<dataflow id="467" from="demorgan" to="StgValue_144" fromId="143" toId="144">
</dataflow>
<dataflow id="468" from="queue_head_ptr_2_loa" to="queue_head_ptr_1" fromId="139" toId="145">
</dataflow>
<dataflow id="470" from="StgValue_469" to="queue_head_ptr_1" fromId="469" toId="145">
</dataflow>
<dataflow id="471" from="queue_head_ptr_1" to="tmp_9" fromId="145" toId="146">
</dataflow>
<dataflow id="472" from="queue_current_node" to="queue_current_node_a_1" fromId="31" toId="147">
</dataflow>
<dataflow id="473" from="StgValue_266" to="queue_current_node_a_1" fromId="266" toId="147">
</dataflow>
<dataflow id="474" from="tmp_9" to="queue_current_node_a_1" fromId="146" toId="147">
</dataflow>
<dataflow id="475" from="queue_current_node_a_1" to="new_context_current_1" fromId="147" toId="148">
</dataflow>
<dataflow id="476" from="queue_next_node" to="queue_next_node_addr" fromId="32" toId="149">
</dataflow>
<dataflow id="477" from="StgValue_266" to="queue_next_node_addr" fromId="266" toId="149">
</dataflow>
<dataflow id="478" from="tmp_9" to="queue_next_node_addr" fromId="146" toId="149">
</dataflow>
<dataflow id="479" from="queue_next_node_addr" to="new_context_next_nod_1" fromId="149" toId="150">
</dataflow>
<dataflow id="480" from="queue_state" to="queue_state_addr" fromId="33" toId="151">
</dataflow>
<dataflow id="481" from="StgValue_266" to="queue_state_addr" fromId="266" toId="151">
</dataflow>
<dataflow id="482" from="tmp_9" to="queue_state_addr" fromId="146" toId="151">
</dataflow>
<dataflow id="483" from="queue_state_addr" to="new_context_state_1" fromId="151" toId="152">
</dataflow>
<dataflow id="484" from="queue_current_node_a_1" to="new_context_current_1" fromId="147" toId="153">
</dataflow>
<dataflow id="485" from="queue_next_node_addr" to="new_context_next_nod_1" fromId="149" toId="154">
</dataflow>
<dataflow id="486" from="queue_state_addr" to="new_context_state_1" fromId="151" toId="155">
</dataflow>
<dataflow id="487" from="_ssdm_op_SpecRegionBegin" to="tmp_14" fromId="295" toId="156">
</dataflow>
<dataflow id="489" from="p_str17" to="tmp_14" fromId="488" toId="156">
</dataflow>
<dataflow id="490" from="_ssdm_op_SpecProtocol" to="StgValue_157" fromId="299" toId="157">
</dataflow>
<dataflow id="491" from="StgValue_203" to="StgValue_157" fromId="203" toId="157">
</dataflow>
<dataflow id="492" from="p_str8" to="StgValue_157" fromId="302" toId="157">
</dataflow>
<dataflow id="493" from="setup_interfaces_context_current_node" to="setup_interfaces_con" fromId="197" toId="158">
</dataflow>
<dataflow id="494" from="StgValue_266" to="setup_interfaces_con" fromId="266" toId="158">
</dataflow>
<dataflow id="495" from="tmp_5" to="setup_interfaces_con" fromId="130" toId="158">
</dataflow>
<dataflow id="496" from="new_context_current_1" to="StgValue_159" fromId="153" toId="159">
</dataflow>
<dataflow id="497" from="setup_interfaces_con" to="StgValue_159" fromId="158" toId="159">
</dataflow>
<dataflow id="498" from="setup_interfaces_context_next_node" to="setup_interfaces_con_1" fromId="198" toId="160">
</dataflow>
<dataflow id="499" from="StgValue_266" to="setup_interfaces_con_1" fromId="266" toId="160">
</dataflow>
<dataflow id="500" from="tmp_5" to="setup_interfaces_con_1" fromId="130" toId="160">
</dataflow>
<dataflow id="501" from="new_context_next_nod_1" to="StgValue_161" fromId="154" toId="161">
</dataflow>
<dataflow id="502" from="setup_interfaces_con_1" to="StgValue_161" fromId="160" toId="161">
</dataflow>
<dataflow id="503" from="setup_interfaces_context_state" to="setup_interfaces_con_2" fromId="199" toId="162">
</dataflow>
<dataflow id="504" from="StgValue_266" to="setup_interfaces_con_2" fromId="266" toId="162">
</dataflow>
<dataflow id="505" from="tmp_5" to="setup_interfaces_con_2" fromId="130" toId="162">
</dataflow>
<dataflow id="506" from="new_context_state_1" to="StgValue_163" fromId="155" toId="163">
</dataflow>
<dataflow id="507" from="setup_interfaces_con_2" to="StgValue_163" fromId="162" toId="163">
</dataflow>
<dataflow id="508" from="setup_interfaces_restart_V" to="setup_interfaces_res" fromId="200" toId="164">
</dataflow>
<dataflow id="509" from="StgValue_266" to="setup_interfaces_res" fromId="266" toId="164">
</dataflow>
<dataflow id="510" from="tmp_5" to="setup_interfaces_res" fromId="130" toId="164">
</dataflow>
<dataflow id="511" from="StgValue_307" to="StgValue_165" fromId="307" toId="165">
</dataflow>
<dataflow id="512" from="setup_interfaces_res" to="StgValue_165" fromId="164" toId="165">
</dataflow>
<dataflow id="513" from="_ssdm_op_SpecRegionEnd" to="empty_6" fromId="310" toId="166">
</dataflow>
<dataflow id="514" from="p_str17" to="empty_6" fromId="488" toId="166">
</dataflow>
<dataflow id="515" from="tmp_14" to="empty_6" fromId="156" toId="166">
</dataflow>
<dataflow id="516" from="queue_head_ptr_1" to="StgValue_167" fromId="145" toId="167">
</dataflow>
<dataflow id="517" from="queue_head_ptr_2" to="StgValue_167" fromId="46" toId="167">
</dataflow>
<dataflow id="518" from="exitcond1" to="StgValue_2" fromId="39" toId="2">
</dataflow>
<dataflow id="519" from="or_cond" to="StgValue_3" fromId="51" toId="3">
</dataflow>
<dataflow id="520" from="or_cond" to="StgValue_6" fromId="51" toId="6">
</dataflow>
<dataflow id="521" from="exitcond2" to="StgValue_6" fromId="71" toId="6">
</dataflow>
<dataflow id="522" from="match_found" to="StgValue_6" fromId="68" toId="6">
</dataflow>
<dataflow id="523" from="exitcond" to="StgValue_9" fromId="126" toId="9">
</dataflow>
<dataflow id="524" from="demorgan" to="StgValue_10" fromId="143" toId="10">
</dataflow>
<dataflow id="525" from="demorgan" to="StgValue_13" fromId="143" toId="13">
</dataflow>
</dataflows>


</stg>
