$date
	Wed Jul  2 14:13:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module four_to_one_mux_tb $end
$var wire 1 ! y $end
$var reg 4 " i [3:0] $end
$var reg 2 # s [1:0] $end
$scope module dut $end
$var wire 4 $ i [3:0] $end
$var wire 2 % s [1:0] $end
$var wire 1 ! y $end
$var wire 1 & s2 $end
$var wire 1 ' s1 $end
$scope module inst1 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * s $end
$var wire 1 ' y $end
$upscope $end
$scope module inst2 $end
$var wire 1 + a $end
$var wire 1 , b $end
$var wire 1 - s $end
$var wire 1 & y $end
$upscope $end
$scope module inst3 $end
$var wire 1 ' a $end
$var wire 1 & b $end
$var wire 1 . s $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0.
0-
0,
0+
0*
0)
1(
1'
0&
b0 %
b1 $
b0 #
b1 "
1!
$end
#100
0!
0'
0(
1)
b10 "
b10 $
#200
1.
b1 #
b1 %
#300
1&
1*
1-
0.
0)
1,
b10 #
b10 %
b1000 "
b1000 $
#400
1!
1.
b11 #
b11 %
#500
1'
0*
0-
0.
1(
1)
1+
b0 #
b0 %
b1111 "
b1111 $
#600
0!
0'
0&
1.
0(
0+
b1 #
b1 %
b1010 "
b1010 $
#700
1&
1*
1-
0.
0)
1+
b10 #
b10 %
b1100 "
b1100 $
#800
1'
0&
1.
1)
0,
b11 #
b11 %
b110 "
b110 $
#900
