INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
