5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (exclude10.3.3.vcd) 2 -v (exclude10.3.3.v) 2 -o (exclude10.3.3.cdd)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 exclude10.3.3.v 8 26 1
2 1 3d 12 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 3d 17 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 1 10 70004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 10 1070007 1 0 0 0 1 17 0 1 0 0 0 0
4 1 12 8 1 0 0 1
4 2 17 8 1 0 0 2
13 E 4 1251033127 This logic is not needed
3 1 main.$u0 "main.$u0" 0 exclude10.3.3.v 0 15 1
2 3 1 13 b000b 0 1000 0 0 1 1 a
2 4 27 13 3000b 1 3002 3 0 1 18 0 1 0 0 0 0
2 5 0 14 50008 0 21010 0 0 1 16 1 0
2 6 1 14 10001 0 1400 0 0 1 1 b
2 7 37 14 10008 0 22 5 6
4 4 13 3 11 7 0 4
4 7 14 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 exclude10.3.3.v 0 24 1
2 8 0 22 9000a 1 1008 0 0 32 48 a 0
2 9 2c 22 8000a 2 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 5a 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
4 9 22 8 11 10 0 9
4 10 23 0 0 0 0 9
