vendor_name = ModelSim
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.SDC
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SUB.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_XOR.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_ADD.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/full_adder.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/half_adder.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_REG.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_OR.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SLT.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_2x1MUX.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_control.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV_testbench.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/display.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_test.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_test.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_testbench.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1_testbench.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_control.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_testbench.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path2.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_testbench.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow_control.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow_testbench.v
source_file = 1, C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/db/DE0_CV.cbx.xml
design_name = DE0_CV
instance = comp, \HEX0[0]~output , HEX0[0]~output, DE0_CV, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, DE0_CV, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, DE0_CV, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, DE0_CV, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, DE0_CV, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, DE0_CV, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, DE0_CV, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, DE0_CV, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, DE0_CV, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, DE0_CV, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, DE0_CV, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, DE0_CV, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, DE0_CV, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, DE0_CV, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, DE0_CV, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, DE0_CV, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, DE0_CV, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, DE0_CV, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, DE0_CV, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, DE0_CV, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, DE0_CV, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, DE0_CV, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, DE0_CV, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, DE0_CV, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, DE0_CV, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, DE0_CV, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, DE0_CV, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, DE0_CV, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, DE0_CV, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, DE0_CV, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, DE0_CV, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, DE0_CV, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, DE0_CV, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, DE0_CV, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, DE0_CV, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, DE0_CV, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, DE0_CV, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, DE0_CV, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, DE0_CV, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, DE0_CV, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, DE0_CV, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, DE0_CV, 1
instance = comp, \SD_CLK~output , SD_CLK~output, DE0_CV, 1
instance = comp, \CLOCK4_50~output , CLOCK4_50~output, DE0_CV, 1
instance = comp, \SD_CMD~output , SD_CMD~output, DE0_CV, 1
instance = comp, \SD_DATA[0]~output , SD_DATA[0]~output, DE0_CV, 1
instance = comp, \SD_DATA[1]~output , SD_DATA[1]~output, DE0_CV, 1
instance = comp, \SD_DATA[2]~output , SD_DATA[2]~output, DE0_CV, 1
instance = comp, \SD_DATA[3]~output , SD_DATA[3]~output, DE0_CV, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, DE0_CV, 1
instance = comp, \CLOCK2_50~input , CLOCK2_50~input, DE0_CV, 1
instance = comp, \CLOCK3_50~input , CLOCK3_50~input, DE0_CV, 1
instance = comp, \CLOCK4_50~input , CLOCK4_50~input, DE0_CV, 1
instance = comp, \SD_CMD~input , SD_CMD~input, DE0_CV, 1
instance = comp, \SD_DATA[0]~input , SD_DATA[0]~input, DE0_CV, 1
instance = comp, \SD_DATA[1]~input , SD_DATA[1]~input, DE0_CV, 1
instance = comp, \SD_DATA[2]~input , SD_DATA[2]~input, DE0_CV, 1
instance = comp, \SD_DATA[3]~input , SD_DATA[3]~input, DE0_CV, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, DE0_CV, 1
