/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* WDT */
#define WDT_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define WDT_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define WDT_Int__INTC_MASK 0x100u
#define WDT_Int__INTC_NUMBER 8u
#define WDT_Int__INTC_PRIOR_MASK 0xC0u
#define WDT_Int__INTC_PRIOR_NUM 0u
#define WDT_Int__INTC_PRIOR_REG CYREG_CM0_IPR2
#define WDT_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define WDT_Int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL1
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL1
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL1
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL1
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK1
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK1
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK1
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK1
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_UDB_W8_CTL1
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_UDB_W8_CTL1
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_UDB_W8_MSK1
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_UDB_W16_ST1
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_UDB_W8_MSK1
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST1
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST1
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_UDB_W8_ST1
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_UDB_W16_A01
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_UDB_W16_A11
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_UDB_W16_D01
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_UDB_W16_D11
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_UDB_W16_F01
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_UDB_W16_F11
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_UDB_W8_A01
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_UDB_W8_A11
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_UDB_W8_D01
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_UDB_W8_D11
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_UDB_W8_F01
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_UDB_W8_F11
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_UDB_W16_ST0
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__32BIT_MASK_REG CYREG_UDB_W32_MSK
#define UART_BUART_sRX_RxSts__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define UART_BUART_sRX_RxSts__32BIT_STATUS_REG CYREG_UDB_W32_ST
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_UDB_W8_MSK0
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_UDB_W8_ST0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_UDB_CAT16_A3
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_UDB_W8_A03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_UDB_W8_A13
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_UDB_CAT16_D3
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_UDB_W8_D03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_UDB_W8_D13
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_UDB_CAT16_F3
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_UDB_W8_F03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_UDB_W8_F13
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_UDB_W16_A02
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_UDB_W16_A12
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_UDB_W16_D02
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_UDB_W16_D12
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_UDB_W16_F02
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_UDB_W16_F12
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A2
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_UDB_W8_A02
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_UDB_W8_A12
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D2
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_UDB_W8_D02
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_UDB_W8_D12
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F2
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_UDB_W8_F02
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_UDB_W8_F12
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_UDB_W16_ST2
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_UDB_W8_MSK2
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_UDB_W8_ST2
#define UART_IntClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL11
#define UART_IntClock__DIV_ID 0x00000042u
#define UART_IntClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define UART_IntClock__PA_DIV_ID 0x000000FFu
#define UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_CM0_ICER
#define UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define UART_TXInternalInterrupt__INTC_MASK 0x40u
#define UART_TXInternalInterrupt__INTC_NUMBER 6u
#define UART_TXInternalInterrupt__INTC_PRIOR_MASK 0xC00000u
#define UART_TXInternalInterrupt__INTC_PRIOR_NUM 3u
#define UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_CM0_IPR1
#define UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_CM0_ISER
#define UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Clock0 */
#define Clock0__CTRL_REGISTER CYREG_PERI_PCLK_CTL7
#define Clock0__DIV_ID 0x00000041u
#define Clock0__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define Clock0__PA_DIV_ID 0x000000FFu

/* Clock1 */
#define Clock1__CTRL_REGISTER CYREG_PERI_PCLK_CTL8
#define Clock1__DIV_ID 0x00000040u
#define Clock1__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Clock1__PA_DIV_ID 0x000000FFu

/* Rx_Int */
#define Rx_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Rx_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Rx_Int__INTC_MASK 0x02u
#define Rx_Int__INTC_NUMBER 1u
#define Rx_Int__INTC_PRIOR_MASK 0xC000u
#define Rx_Int__INTC_PRIOR_NUM 3u
#define Rx_Int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define Rx_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Rx_Int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Timer0 */
#define Timer0_Comp_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Timer0_Comp_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Timer0_Comp_Int__INTC_MASK 0x20000u
#define Timer0_Comp_Int__INTC_NUMBER 17u
#define Timer0_Comp_Int__INTC_PRIOR_MASK 0xC000u
#define Timer0_Comp_Int__INTC_PRIOR_NUM 3u
#define Timer0_Comp_Int__INTC_PRIOR_REG CYREG_CM0_IPR4
#define Timer0_Comp_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Timer0_Comp_Int__INTC_SET_PD_REG CYREG_CM0_ISPR
#define Timer0_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define Timer0_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define Timer0_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define Timer0_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define Timer0_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define Timer0_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define Timer0_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define Timer0_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define Timer0_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define Timer0_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define Timer0_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define Timer0_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define Timer0_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timer0_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define Timer0_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define Timer0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timer0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define Timer0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define Timer0_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define Timer0_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define Timer0_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define Timer0_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2
#define Timer0_Ovf_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Timer0_Ovf_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Timer0_Ovf_Int__INTC_MASK 0x04u
#define Timer0_Ovf_Int__INTC_NUMBER 2u
#define Timer0_Ovf_Int__INTC_PRIOR_MASK 0xC00000u
#define Timer0_Ovf_Int__INTC_PRIOR_NUM 3u
#define Timer0_Ovf_Int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define Timer0_Ovf_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Timer0_Ovf_Int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Timer1 */
#define Timer1_Comp_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Timer1_Comp_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Timer1_Comp_Int__INTC_MASK 0x10u
#define Timer1_Comp_Int__INTC_NUMBER 4u
#define Timer1_Comp_Int__INTC_PRIOR_MASK 0xC0u
#define Timer1_Comp_Int__INTC_PRIOR_NUM 3u
#define Timer1_Comp_Int__INTC_PRIOR_REG CYREG_CM0_IPR1
#define Timer1_Comp_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Timer1_Comp_Int__INTC_SET_PD_REG CYREG_CM0_ISPR
#define Timer1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define Timer1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define Timer1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define Timer1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define Timer1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define Timer1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define Timer1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define Timer1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define Timer1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define Timer1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define Timer1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define Timer1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define Timer1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define Timer1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* Tx_Int */
#define Tx_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Tx_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Tx_Int__INTC_MASK 0x20u
#define Tx_Int__INTC_NUMBER 5u
#define Tx_Int__INTC_PRIOR_MASK 0xC000u
#define Tx_Int__INTC_PRIOR_NUM 3u
#define Tx_Int__INTC_PRIOR_REG CYREG_CM0_IPR1
#define Tx_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Tx_Int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Limit_Int */
#define Limit_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Limit_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Limit_Int__INTC_MASK 0x01u
#define Limit_Int__INTC_NUMBER 0u
#define Limit_Int__INTC_PRIOR_MASK 0xC0u
#define Limit_Int__INTC_PRIOR_NUM 3u
#define Limit_Int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define Limit_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Limit_Int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Limit_Pins */
#define Limit_Pins__0__DR CYREG_GPIO_PRT0_DR
#define Limit_Pins__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Limit_Pins__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Limit_Pins__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Limit_Pins__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Limit_Pins__0__HSIOM_MASK 0x0000000Fu
#define Limit_Pins__0__HSIOM_SHIFT 0u
#define Limit_Pins__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Limit_Pins__0__INTR CYREG_GPIO_PRT0_INTR
#define Limit_Pins__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Limit_Pins__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Limit_Pins__0__MASK 0x01u
#define Limit_Pins__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Limit_Pins__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Limit_Pins__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Limit_Pins__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Limit_Pins__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Limit_Pins__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Limit_Pins__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Limit_Pins__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Limit_Pins__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Limit_Pins__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Limit_Pins__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Limit_Pins__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Limit_Pins__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Limit_Pins__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Limit_Pins__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Limit_Pins__0__PC CYREG_GPIO_PRT0_PC
#define Limit_Pins__0__PC2 CYREG_GPIO_PRT0_PC2
#define Limit_Pins__0__PORT 0u
#define Limit_Pins__0__PS CYREG_GPIO_PRT0_PS
#define Limit_Pins__0__SHIFT 0u
#define Limit_Pins__1__DR CYREG_GPIO_PRT0_DR
#define Limit_Pins__1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Limit_Pins__1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Limit_Pins__1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Limit_Pins__1__HSIOM CYREG_HSIOM_PORT_SEL0
#define Limit_Pins__1__HSIOM_MASK 0x000000F0u
#define Limit_Pins__1__HSIOM_SHIFT 4u
#define Limit_Pins__1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Limit_Pins__1__INTR CYREG_GPIO_PRT0_INTR
#define Limit_Pins__1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Limit_Pins__1__INTSTAT CYREG_GPIO_PRT0_INTR
#define Limit_Pins__1__MASK 0x02u
#define Limit_Pins__1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Limit_Pins__1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Limit_Pins__1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Limit_Pins__1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Limit_Pins__1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Limit_Pins__1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Limit_Pins__1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Limit_Pins__1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Limit_Pins__1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Limit_Pins__1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Limit_Pins__1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Limit_Pins__1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Limit_Pins__1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Limit_Pins__1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Limit_Pins__1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Limit_Pins__1__PC CYREG_GPIO_PRT0_PC
#define Limit_Pins__1__PC2 CYREG_GPIO_PRT0_PC2
#define Limit_Pins__1__PORT 0u
#define Limit_Pins__1__PS CYREG_GPIO_PRT0_PS
#define Limit_Pins__1__SHIFT 1u
#define Limit_Pins__2__DR CYREG_GPIO_PRT0_DR
#define Limit_Pins__2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Limit_Pins__2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Limit_Pins__2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Limit_Pins__2__HSIOM CYREG_HSIOM_PORT_SEL0
#define Limit_Pins__2__HSIOM_MASK 0x00000F00u
#define Limit_Pins__2__HSIOM_SHIFT 8u
#define Limit_Pins__2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Limit_Pins__2__INTR CYREG_GPIO_PRT0_INTR
#define Limit_Pins__2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Limit_Pins__2__INTSTAT CYREG_GPIO_PRT0_INTR
#define Limit_Pins__2__MASK 0x04u
#define Limit_Pins__2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Limit_Pins__2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Limit_Pins__2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Limit_Pins__2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Limit_Pins__2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Limit_Pins__2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Limit_Pins__2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Limit_Pins__2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Limit_Pins__2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Limit_Pins__2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Limit_Pins__2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Limit_Pins__2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Limit_Pins__2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Limit_Pins__2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Limit_Pins__2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Limit_Pins__2__PC CYREG_GPIO_PRT0_PC
#define Limit_Pins__2__PC2 CYREG_GPIO_PRT0_PC2
#define Limit_Pins__2__PORT 0u
#define Limit_Pins__2__PS CYREG_GPIO_PRT0_PS
#define Limit_Pins__2__SHIFT 2u
#define Limit_Pins__3__DR CYREG_GPIO_PRT0_DR
#define Limit_Pins__3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Limit_Pins__3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Limit_Pins__3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Limit_Pins__3__HSIOM CYREG_HSIOM_PORT_SEL0
#define Limit_Pins__3__HSIOM_MASK 0x0000F000u
#define Limit_Pins__3__HSIOM_SHIFT 12u
#define Limit_Pins__3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Limit_Pins__3__INTR CYREG_GPIO_PRT0_INTR
#define Limit_Pins__3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Limit_Pins__3__INTSTAT CYREG_GPIO_PRT0_INTR
#define Limit_Pins__3__MASK 0x08u
#define Limit_Pins__3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Limit_Pins__3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Limit_Pins__3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Limit_Pins__3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Limit_Pins__3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Limit_Pins__3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Limit_Pins__3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Limit_Pins__3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Limit_Pins__3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Limit_Pins__3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Limit_Pins__3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Limit_Pins__3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Limit_Pins__3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Limit_Pins__3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Limit_Pins__3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Limit_Pins__3__PC CYREG_GPIO_PRT0_PC
#define Limit_Pins__3__PC2 CYREG_GPIO_PRT0_PC2
#define Limit_Pins__3__PORT 0u
#define Limit_Pins__3__PS CYREG_GPIO_PRT0_PS
#define Limit_Pins__3__SHIFT 3u
#define Limit_Pins__4__DR CYREG_GPIO_PRT0_DR
#define Limit_Pins__4__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Limit_Pins__4__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Limit_Pins__4__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Limit_Pins__4__HSIOM CYREG_HSIOM_PORT_SEL0
#define Limit_Pins__4__HSIOM_MASK 0x000F0000u
#define Limit_Pins__4__HSIOM_SHIFT 16u
#define Limit_Pins__4__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Limit_Pins__4__INTR CYREG_GPIO_PRT0_INTR
#define Limit_Pins__4__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Limit_Pins__4__INTSTAT CYREG_GPIO_PRT0_INTR
#define Limit_Pins__4__MASK 0x10u
#define Limit_Pins__4__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Limit_Pins__4__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Limit_Pins__4__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Limit_Pins__4__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Limit_Pins__4__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Limit_Pins__4__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Limit_Pins__4__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Limit_Pins__4__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Limit_Pins__4__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Limit_Pins__4__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Limit_Pins__4__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Limit_Pins__4__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Limit_Pins__4__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Limit_Pins__4__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Limit_Pins__4__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Limit_Pins__4__PC CYREG_GPIO_PRT0_PC
#define Limit_Pins__4__PC2 CYREG_GPIO_PRT0_PC2
#define Limit_Pins__4__PORT 0u
#define Limit_Pins__4__PS CYREG_GPIO_PRT0_PS
#define Limit_Pins__4__SHIFT 4u
#define Limit_Pins__5__DR CYREG_GPIO_PRT0_DR
#define Limit_Pins__5__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Limit_Pins__5__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Limit_Pins__5__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Limit_Pins__5__HSIOM CYREG_HSIOM_PORT_SEL0
#define Limit_Pins__5__HSIOM_MASK 0x00F00000u
#define Limit_Pins__5__HSIOM_SHIFT 20u
#define Limit_Pins__5__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Limit_Pins__5__INTR CYREG_GPIO_PRT0_INTR
#define Limit_Pins__5__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Limit_Pins__5__INTSTAT CYREG_GPIO_PRT0_INTR
#define Limit_Pins__5__MASK 0x20u
#define Limit_Pins__5__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Limit_Pins__5__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Limit_Pins__5__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Limit_Pins__5__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Limit_Pins__5__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Limit_Pins__5__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Limit_Pins__5__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Limit_Pins__5__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Limit_Pins__5__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Limit_Pins__5__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Limit_Pins__5__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Limit_Pins__5__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Limit_Pins__5__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Limit_Pins__5__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Limit_Pins__5__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Limit_Pins__5__PC CYREG_GPIO_PRT0_PC
#define Limit_Pins__5__PC2 CYREG_GPIO_PRT0_PC2
#define Limit_Pins__5__PORT 0u
#define Limit_Pins__5__PS CYREG_GPIO_PRT0_PS
#define Limit_Pins__5__SHIFT 5u
#define Limit_Pins__DR CYREG_GPIO_PRT0_DR
#define Limit_Pins__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Limit_Pins__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Limit_Pins__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Limit_Pins__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Limit_Pins__INTR CYREG_GPIO_PRT0_INTR
#define Limit_Pins__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Limit_Pins__INTSTAT CYREG_GPIO_PRT0_INTR
#define Limit_Pins__MASK 0x3Fu
#define Limit_Pins__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Limit_Pins__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Limit_Pins__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Limit_Pins__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Limit_Pins__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Limit_Pins__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Limit_Pins__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Limit_Pins__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Limit_Pins__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Limit_Pins__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Limit_Pins__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Limit_Pins__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Limit_Pins__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Limit_Pins__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Limit_Pins__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Limit_Pins__PC CYREG_GPIO_PRT0_PC
#define Limit_Pins__PC2 CYREG_GPIO_PRT0_PC2
#define Limit_Pins__PORT 0u
#define Limit_Pins__PS CYREG_GPIO_PRT0_PS
#define Limit_Pins__SHIFT 0u
#define Limit_Pins__SNAP CYREG_GPIO_PRT0_INTR

/* Control_Int */
#define Control_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Control_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Control_Int__INTC_MASK 0x08u
#define Control_Int__INTC_NUMBER 3u
#define Control_Int__INTC_PRIOR_MASK 0xC0000000u
#define Control_Int__INTC_PRIOR_NUM 3u
#define Control_Int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define Control_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Control_Int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Control_Pins */
#define Control_Pins__0__DR CYREG_GPIO_PRT3_DR
#define Control_Pins__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Control_Pins__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Control_Pins__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Control_Pins__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Control_Pins__0__HSIOM_MASK 0x0000000Fu
#define Control_Pins__0__HSIOM_SHIFT 0u
#define Control_Pins__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Control_Pins__0__INTR CYREG_GPIO_PRT3_INTR
#define Control_Pins__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Control_Pins__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Control_Pins__0__MASK 0x01u
#define Control_Pins__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Control_Pins__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Control_Pins__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Control_Pins__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Control_Pins__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Control_Pins__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Control_Pins__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Control_Pins__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Control_Pins__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Control_Pins__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Control_Pins__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Control_Pins__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Control_Pins__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Control_Pins__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Control_Pins__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Control_Pins__0__PC CYREG_GPIO_PRT3_PC
#define Control_Pins__0__PC2 CYREG_GPIO_PRT3_PC2
#define Control_Pins__0__PORT 3u
#define Control_Pins__0__PS CYREG_GPIO_PRT3_PS
#define Control_Pins__0__SHIFT 0u
#define Control_Pins__1__DR CYREG_GPIO_PRT3_DR
#define Control_Pins__1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Control_Pins__1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Control_Pins__1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Control_Pins__1__HSIOM CYREG_HSIOM_PORT_SEL3
#define Control_Pins__1__HSIOM_MASK 0x000000F0u
#define Control_Pins__1__HSIOM_SHIFT 4u
#define Control_Pins__1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Control_Pins__1__INTR CYREG_GPIO_PRT3_INTR
#define Control_Pins__1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Control_Pins__1__INTSTAT CYREG_GPIO_PRT3_INTR
#define Control_Pins__1__MASK 0x02u
#define Control_Pins__1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Control_Pins__1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Control_Pins__1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Control_Pins__1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Control_Pins__1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Control_Pins__1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Control_Pins__1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Control_Pins__1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Control_Pins__1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Control_Pins__1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Control_Pins__1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Control_Pins__1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Control_Pins__1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Control_Pins__1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Control_Pins__1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Control_Pins__1__PC CYREG_GPIO_PRT3_PC
#define Control_Pins__1__PC2 CYREG_GPIO_PRT3_PC2
#define Control_Pins__1__PORT 3u
#define Control_Pins__1__PS CYREG_GPIO_PRT3_PS
#define Control_Pins__1__SHIFT 1u
#define Control_Pins__2__DR CYREG_GPIO_PRT3_DR
#define Control_Pins__2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Control_Pins__2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Control_Pins__2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Control_Pins__2__HSIOM CYREG_HSIOM_PORT_SEL3
#define Control_Pins__2__HSIOM_MASK 0x00000F00u
#define Control_Pins__2__HSIOM_SHIFT 8u
#define Control_Pins__2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Control_Pins__2__INTR CYREG_GPIO_PRT3_INTR
#define Control_Pins__2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Control_Pins__2__INTSTAT CYREG_GPIO_PRT3_INTR
#define Control_Pins__2__MASK 0x04u
#define Control_Pins__2__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Control_Pins__2__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Control_Pins__2__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Control_Pins__2__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Control_Pins__2__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Control_Pins__2__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Control_Pins__2__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Control_Pins__2__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Control_Pins__2__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Control_Pins__2__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Control_Pins__2__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Control_Pins__2__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Control_Pins__2__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Control_Pins__2__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Control_Pins__2__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Control_Pins__2__PC CYREG_GPIO_PRT3_PC
#define Control_Pins__2__PC2 CYREG_GPIO_PRT3_PC2
#define Control_Pins__2__PORT 3u
#define Control_Pins__2__PS CYREG_GPIO_PRT3_PS
#define Control_Pins__2__SHIFT 2u
#define Control_Pins__3__DR CYREG_GPIO_PRT3_DR
#define Control_Pins__3__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Control_Pins__3__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Control_Pins__3__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Control_Pins__3__HSIOM CYREG_HSIOM_PORT_SEL3
#define Control_Pins__3__HSIOM_MASK 0x0000F000u
#define Control_Pins__3__HSIOM_SHIFT 12u
#define Control_Pins__3__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Control_Pins__3__INTR CYREG_GPIO_PRT3_INTR
#define Control_Pins__3__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Control_Pins__3__INTSTAT CYREG_GPIO_PRT3_INTR
#define Control_Pins__3__MASK 0x08u
#define Control_Pins__3__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Control_Pins__3__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Control_Pins__3__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Control_Pins__3__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Control_Pins__3__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Control_Pins__3__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Control_Pins__3__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Control_Pins__3__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Control_Pins__3__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Control_Pins__3__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Control_Pins__3__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Control_Pins__3__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Control_Pins__3__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Control_Pins__3__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Control_Pins__3__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Control_Pins__3__PC CYREG_GPIO_PRT3_PC
#define Control_Pins__3__PC2 CYREG_GPIO_PRT3_PC2
#define Control_Pins__3__PORT 3u
#define Control_Pins__3__PS CYREG_GPIO_PRT3_PS
#define Control_Pins__3__SHIFT 3u
#define Control_Pins__4__DR CYREG_GPIO_PRT3_DR
#define Control_Pins__4__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Control_Pins__4__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Control_Pins__4__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Control_Pins__4__HSIOM CYREG_HSIOM_PORT_SEL3
#define Control_Pins__4__HSIOM_MASK 0x000F0000u
#define Control_Pins__4__HSIOM_SHIFT 16u
#define Control_Pins__4__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Control_Pins__4__INTR CYREG_GPIO_PRT3_INTR
#define Control_Pins__4__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Control_Pins__4__INTSTAT CYREG_GPIO_PRT3_INTR
#define Control_Pins__4__MASK 0x10u
#define Control_Pins__4__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Control_Pins__4__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Control_Pins__4__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Control_Pins__4__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Control_Pins__4__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Control_Pins__4__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Control_Pins__4__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Control_Pins__4__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Control_Pins__4__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Control_Pins__4__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Control_Pins__4__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Control_Pins__4__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Control_Pins__4__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Control_Pins__4__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Control_Pins__4__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Control_Pins__4__PC CYREG_GPIO_PRT3_PC
#define Control_Pins__4__PC2 CYREG_GPIO_PRT3_PC2
#define Control_Pins__4__PORT 3u
#define Control_Pins__4__PS CYREG_GPIO_PRT3_PS
#define Control_Pins__4__SHIFT 4u
#define Control_Pins__5__DR CYREG_GPIO_PRT3_DR
#define Control_Pins__5__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Control_Pins__5__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Control_Pins__5__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Control_Pins__5__HSIOM CYREG_HSIOM_PORT_SEL3
#define Control_Pins__5__HSIOM_MASK 0x00F00000u
#define Control_Pins__5__HSIOM_SHIFT 20u
#define Control_Pins__5__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Control_Pins__5__INTR CYREG_GPIO_PRT3_INTR
#define Control_Pins__5__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Control_Pins__5__INTSTAT CYREG_GPIO_PRT3_INTR
#define Control_Pins__5__MASK 0x20u
#define Control_Pins__5__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Control_Pins__5__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Control_Pins__5__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Control_Pins__5__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Control_Pins__5__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Control_Pins__5__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Control_Pins__5__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Control_Pins__5__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Control_Pins__5__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Control_Pins__5__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Control_Pins__5__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Control_Pins__5__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Control_Pins__5__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Control_Pins__5__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Control_Pins__5__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Control_Pins__5__PC CYREG_GPIO_PRT3_PC
#define Control_Pins__5__PC2 CYREG_GPIO_PRT3_PC2
#define Control_Pins__5__PORT 3u
#define Control_Pins__5__PS CYREG_GPIO_PRT3_PS
#define Control_Pins__5__SHIFT 5u
#define Control_Pins__DR CYREG_GPIO_PRT3_DR
#define Control_Pins__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Control_Pins__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Control_Pins__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Control_Pins__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Control_Pins__INTR CYREG_GPIO_PRT3_INTR
#define Control_Pins__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Control_Pins__INTSTAT CYREG_GPIO_PRT3_INTR
#define Control_Pins__MASK 0x3Fu
#define Control_Pins__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Control_Pins__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Control_Pins__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Control_Pins__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Control_Pins__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Control_Pins__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Control_Pins__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Control_Pins__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Control_Pins__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Control_Pins__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Control_Pins__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Control_Pins__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Control_Pins__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Control_Pins__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Control_Pins__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Control_Pins__PC CYREG_GPIO_PRT3_PC
#define Control_Pins__PC2 CYREG_GPIO_PRT3_PC2
#define Control_Pins__PORT 3u
#define Control_Pins__PS CYREG_GPIO_PRT3_PS
#define Control_Pins__SHIFT 0u
#define Control_Pins__SNAP CYREG_GPIO_PRT3_INTR

/* Stepper_Pins */
#define Stepper_Pins__0__DR CYREG_GPIO_PRT1_DR
#define Stepper_Pins__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Stepper_Pins__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Stepper_Pins__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Stepper_Pins__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Stepper_Pins__0__HSIOM_MASK 0x0000000Fu
#define Stepper_Pins__0__HSIOM_SHIFT 0u
#define Stepper_Pins__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Stepper_Pins__0__INTR CYREG_GPIO_PRT1_INTR
#define Stepper_Pins__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Stepper_Pins__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Stepper_Pins__0__MASK 0x01u
#define Stepper_Pins__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Stepper_Pins__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Stepper_Pins__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Stepper_Pins__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Stepper_Pins__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Stepper_Pins__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Stepper_Pins__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Stepper_Pins__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Stepper_Pins__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Stepper_Pins__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Stepper_Pins__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Stepper_Pins__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Stepper_Pins__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Stepper_Pins__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Stepper_Pins__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Stepper_Pins__0__PC CYREG_GPIO_PRT1_PC
#define Stepper_Pins__0__PC2 CYREG_GPIO_PRT1_PC2
#define Stepper_Pins__0__PORT 1u
#define Stepper_Pins__0__PS CYREG_GPIO_PRT1_PS
#define Stepper_Pins__0__SHIFT 0u
#define Stepper_Pins__1__DR CYREG_GPIO_PRT1_DR
#define Stepper_Pins__1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Stepper_Pins__1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Stepper_Pins__1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Stepper_Pins__1__HSIOM CYREG_HSIOM_PORT_SEL1
#define Stepper_Pins__1__HSIOM_MASK 0x000000F0u
#define Stepper_Pins__1__HSIOM_SHIFT 4u
#define Stepper_Pins__1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Stepper_Pins__1__INTR CYREG_GPIO_PRT1_INTR
#define Stepper_Pins__1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Stepper_Pins__1__INTSTAT CYREG_GPIO_PRT1_INTR
#define Stepper_Pins__1__MASK 0x02u
#define Stepper_Pins__1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Stepper_Pins__1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Stepper_Pins__1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Stepper_Pins__1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Stepper_Pins__1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Stepper_Pins__1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Stepper_Pins__1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Stepper_Pins__1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Stepper_Pins__1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Stepper_Pins__1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Stepper_Pins__1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Stepper_Pins__1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Stepper_Pins__1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Stepper_Pins__1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Stepper_Pins__1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Stepper_Pins__1__PC CYREG_GPIO_PRT1_PC
#define Stepper_Pins__1__PC2 CYREG_GPIO_PRT1_PC2
#define Stepper_Pins__1__PORT 1u
#define Stepper_Pins__1__PS CYREG_GPIO_PRT1_PS
#define Stepper_Pins__1__SHIFT 1u
#define Stepper_Pins__2__DR CYREG_GPIO_PRT1_DR
#define Stepper_Pins__2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Stepper_Pins__2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Stepper_Pins__2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Stepper_Pins__2__HSIOM CYREG_HSIOM_PORT_SEL1
#define Stepper_Pins__2__HSIOM_MASK 0x00000F00u
#define Stepper_Pins__2__HSIOM_SHIFT 8u
#define Stepper_Pins__2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Stepper_Pins__2__INTR CYREG_GPIO_PRT1_INTR
#define Stepper_Pins__2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Stepper_Pins__2__INTSTAT CYREG_GPIO_PRT1_INTR
#define Stepper_Pins__2__MASK 0x04u
#define Stepper_Pins__2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Stepper_Pins__2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Stepper_Pins__2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Stepper_Pins__2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Stepper_Pins__2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Stepper_Pins__2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Stepper_Pins__2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Stepper_Pins__2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Stepper_Pins__2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Stepper_Pins__2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Stepper_Pins__2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Stepper_Pins__2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Stepper_Pins__2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Stepper_Pins__2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Stepper_Pins__2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Stepper_Pins__2__PC CYREG_GPIO_PRT1_PC
#define Stepper_Pins__2__PC2 CYREG_GPIO_PRT1_PC2
#define Stepper_Pins__2__PORT 1u
#define Stepper_Pins__2__PS CYREG_GPIO_PRT1_PS
#define Stepper_Pins__2__SHIFT 2u
#define Stepper_Pins__3__DR CYREG_GPIO_PRT1_DR
#define Stepper_Pins__3__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Stepper_Pins__3__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Stepper_Pins__3__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Stepper_Pins__3__HSIOM CYREG_HSIOM_PORT_SEL1
#define Stepper_Pins__3__HSIOM_MASK 0x0000F000u
#define Stepper_Pins__3__HSIOM_SHIFT 12u
#define Stepper_Pins__3__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Stepper_Pins__3__INTR CYREG_GPIO_PRT1_INTR
#define Stepper_Pins__3__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Stepper_Pins__3__INTSTAT CYREG_GPIO_PRT1_INTR
#define Stepper_Pins__3__MASK 0x08u
#define Stepper_Pins__3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Stepper_Pins__3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Stepper_Pins__3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Stepper_Pins__3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Stepper_Pins__3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Stepper_Pins__3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Stepper_Pins__3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Stepper_Pins__3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Stepper_Pins__3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Stepper_Pins__3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Stepper_Pins__3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Stepper_Pins__3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Stepper_Pins__3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Stepper_Pins__3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Stepper_Pins__3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Stepper_Pins__3__PC CYREG_GPIO_PRT1_PC
#define Stepper_Pins__3__PC2 CYREG_GPIO_PRT1_PC2
#define Stepper_Pins__3__PORT 1u
#define Stepper_Pins__3__PS CYREG_GPIO_PRT1_PS
#define Stepper_Pins__3__SHIFT 3u
#define Stepper_Pins__4__DR CYREG_GPIO_PRT1_DR
#define Stepper_Pins__4__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Stepper_Pins__4__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Stepper_Pins__4__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Stepper_Pins__4__HSIOM CYREG_HSIOM_PORT_SEL1
#define Stepper_Pins__4__HSIOM_MASK 0x000F0000u
#define Stepper_Pins__4__HSIOM_SHIFT 16u
#define Stepper_Pins__4__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Stepper_Pins__4__INTR CYREG_GPIO_PRT1_INTR
#define Stepper_Pins__4__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Stepper_Pins__4__INTSTAT CYREG_GPIO_PRT1_INTR
#define Stepper_Pins__4__MASK 0x10u
#define Stepper_Pins__4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Stepper_Pins__4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Stepper_Pins__4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Stepper_Pins__4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Stepper_Pins__4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Stepper_Pins__4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Stepper_Pins__4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Stepper_Pins__4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Stepper_Pins__4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Stepper_Pins__4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Stepper_Pins__4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Stepper_Pins__4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Stepper_Pins__4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Stepper_Pins__4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Stepper_Pins__4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Stepper_Pins__4__PC CYREG_GPIO_PRT1_PC
#define Stepper_Pins__4__PC2 CYREG_GPIO_PRT1_PC2
#define Stepper_Pins__4__PORT 1u
#define Stepper_Pins__4__PS CYREG_GPIO_PRT1_PS
#define Stepper_Pins__4__SHIFT 4u
#define Stepper_Pins__5__DR CYREG_GPIO_PRT1_DR
#define Stepper_Pins__5__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Stepper_Pins__5__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Stepper_Pins__5__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Stepper_Pins__5__HSIOM CYREG_HSIOM_PORT_SEL1
#define Stepper_Pins__5__HSIOM_MASK 0x00F00000u
#define Stepper_Pins__5__HSIOM_SHIFT 20u
#define Stepper_Pins__5__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Stepper_Pins__5__INTR CYREG_GPIO_PRT1_INTR
#define Stepper_Pins__5__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Stepper_Pins__5__INTSTAT CYREG_GPIO_PRT1_INTR
#define Stepper_Pins__5__MASK 0x20u
#define Stepper_Pins__5__OUT_SEL CYREG_UDB_PA1_CFG11
#define Stepper_Pins__5__OUT_SEL_SHIFT 10u
#define Stepper_Pins__5__OUT_SEL_VAL 3u
#define Stepper_Pins__5__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Stepper_Pins__5__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Stepper_Pins__5__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Stepper_Pins__5__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Stepper_Pins__5__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Stepper_Pins__5__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Stepper_Pins__5__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Stepper_Pins__5__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Stepper_Pins__5__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Stepper_Pins__5__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Stepper_Pins__5__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Stepper_Pins__5__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Stepper_Pins__5__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Stepper_Pins__5__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Stepper_Pins__5__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Stepper_Pins__5__PC CYREG_GPIO_PRT1_PC
#define Stepper_Pins__5__PC2 CYREG_GPIO_PRT1_PC2
#define Stepper_Pins__5__PORT 1u
#define Stepper_Pins__5__PS CYREG_GPIO_PRT1_PS
#define Stepper_Pins__5__SHIFT 5u
#define Stepper_Pins__6__DR CYREG_GPIO_PRT1_DR
#define Stepper_Pins__6__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Stepper_Pins__6__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Stepper_Pins__6__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Stepper_Pins__6__HSIOM CYREG_HSIOM_PORT_SEL1
#define Stepper_Pins__6__HSIOM_MASK 0x0F000000u
#define Stepper_Pins__6__HSIOM_SHIFT 24u
#define Stepper_Pins__6__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Stepper_Pins__6__INTR CYREG_GPIO_PRT1_INTR
#define Stepper_Pins__6__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Stepper_Pins__6__INTSTAT CYREG_GPIO_PRT1_INTR
#define Stepper_Pins__6__MASK 0x40u
#define Stepper_Pins__6__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Stepper_Pins__6__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Stepper_Pins__6__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Stepper_Pins__6__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Stepper_Pins__6__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Stepper_Pins__6__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Stepper_Pins__6__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Stepper_Pins__6__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Stepper_Pins__6__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Stepper_Pins__6__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Stepper_Pins__6__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Stepper_Pins__6__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Stepper_Pins__6__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Stepper_Pins__6__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Stepper_Pins__6__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Stepper_Pins__6__PC CYREG_GPIO_PRT1_PC
#define Stepper_Pins__6__PC2 CYREG_GPIO_PRT1_PC2
#define Stepper_Pins__6__PORT 1u
#define Stepper_Pins__6__PS CYREG_GPIO_PRT1_PS
#define Stepper_Pins__6__SHIFT 6u
#define Stepper_Pins__7__DR CYREG_GPIO_PRT1_DR
#define Stepper_Pins__7__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Stepper_Pins__7__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Stepper_Pins__7__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Stepper_Pins__7__HSIOM CYREG_HSIOM_PORT_SEL1
#define Stepper_Pins__7__HSIOM_MASK 0xF0000000u
#define Stepper_Pins__7__HSIOM_SHIFT 28u
#define Stepper_Pins__7__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Stepper_Pins__7__INTR CYREG_GPIO_PRT1_INTR
#define Stepper_Pins__7__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Stepper_Pins__7__INTSTAT CYREG_GPIO_PRT1_INTR
#define Stepper_Pins__7__MASK 0x80u
#define Stepper_Pins__7__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Stepper_Pins__7__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Stepper_Pins__7__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Stepper_Pins__7__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Stepper_Pins__7__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Stepper_Pins__7__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Stepper_Pins__7__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Stepper_Pins__7__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Stepper_Pins__7__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Stepper_Pins__7__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Stepper_Pins__7__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Stepper_Pins__7__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Stepper_Pins__7__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Stepper_Pins__7__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Stepper_Pins__7__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Stepper_Pins__7__PC CYREG_GPIO_PRT1_PC
#define Stepper_Pins__7__PC2 CYREG_GPIO_PRT1_PC2
#define Stepper_Pins__7__PORT 1u
#define Stepper_Pins__7__PS CYREG_GPIO_PRT1_PS
#define Stepper_Pins__7__SHIFT 7u
#define Stepper_Pins__DR CYREG_GPIO_PRT1_DR
#define Stepper_Pins__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Stepper_Pins__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Stepper_Pins__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Stepper_Pins__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Stepper_Pins__INTR CYREG_GPIO_PRT1_INTR
#define Stepper_Pins__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Stepper_Pins__INTSTAT CYREG_GPIO_PRT1_INTR
#define Stepper_Pins__MASK 0xFFu
#define Stepper_Pins__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Stepper_Pins__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Stepper_Pins__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Stepper_Pins__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Stepper_Pins__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Stepper_Pins__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Stepper_Pins__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Stepper_Pins__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Stepper_Pins__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Stepper_Pins__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Stepper_Pins__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Stepper_Pins__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Stepper_Pins__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Stepper_Pins__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Stepper_Pins__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Stepper_Pins__PC CYREG_GPIO_PRT1_PC
#define Stepper_Pins__PC2 CYREG_GPIO_PRT1_PC2
#define Stepper_Pins__PORT 1u
#define Stepper_Pins__PS CYREG_GPIO_PRT1_PS
#define Stepper_Pins__SHIFT 0u

/* Debug_Red_Pin */
#define Debug_Red_Pin__0__DR CYREG_GPIO_PRT2_DR
#define Debug_Red_Pin__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Debug_Red_Pin__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Debug_Red_Pin__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Debug_Red_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Debug_Red_Pin__0__HSIOM_MASK 0x0F000000u
#define Debug_Red_Pin__0__HSIOM_SHIFT 24u
#define Debug_Red_Pin__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Debug_Red_Pin__0__INTR CYREG_GPIO_PRT2_INTR
#define Debug_Red_Pin__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Debug_Red_Pin__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Debug_Red_Pin__0__MASK 0x40u
#define Debug_Red_Pin__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Debug_Red_Pin__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Debug_Red_Pin__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Debug_Red_Pin__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Debug_Red_Pin__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Debug_Red_Pin__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Debug_Red_Pin__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Debug_Red_Pin__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Debug_Red_Pin__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Debug_Red_Pin__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Debug_Red_Pin__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Debug_Red_Pin__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Debug_Red_Pin__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Debug_Red_Pin__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Debug_Red_Pin__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Debug_Red_Pin__0__PC CYREG_GPIO_PRT2_PC
#define Debug_Red_Pin__0__PC2 CYREG_GPIO_PRT2_PC2
#define Debug_Red_Pin__0__PORT 2u
#define Debug_Red_Pin__0__PS CYREG_GPIO_PRT2_PS
#define Debug_Red_Pin__0__SHIFT 6u
#define Debug_Red_Pin__DR CYREG_GPIO_PRT2_DR
#define Debug_Red_Pin__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Debug_Red_Pin__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Debug_Red_Pin__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Debug_Red_Pin__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Debug_Red_Pin__INTR CYREG_GPIO_PRT2_INTR
#define Debug_Red_Pin__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Debug_Red_Pin__INTSTAT CYREG_GPIO_PRT2_INTR
#define Debug_Red_Pin__MASK 0x40u
#define Debug_Red_Pin__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Debug_Red_Pin__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Debug_Red_Pin__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Debug_Red_Pin__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Debug_Red_Pin__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Debug_Red_Pin__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Debug_Red_Pin__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Debug_Red_Pin__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Debug_Red_Pin__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Debug_Red_Pin__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Debug_Red_Pin__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Debug_Red_Pin__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Debug_Red_Pin__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Debug_Red_Pin__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Debug_Red_Pin__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Debug_Red_Pin__PC CYREG_GPIO_PRT2_PC
#define Debug_Red_Pin__PC2 CYREG_GPIO_PRT2_PC2
#define Debug_Red_Pin__PORT 2u
#define Debug_Red_Pin__PS CYREG_GPIO_PRT2_PS
#define Debug_Red_Pin__SHIFT 6u

/* Miscellaneous */
#define CY_PROJECT_NAME "GRBL"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x1A1711AAu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 21u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_m0s8bless_VERSION 2
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
