{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 04 16:26:41 2014 " "Info: Processing started: Fri Apr 04 16:26:41 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g23_lab4 -c g23_lab4 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g23_lab4 -c g23_lab4 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_ymd_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_ymd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_YMD_counter-alpha " "Info: Found design unit 1: g23_YMD_counter-alpha" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_YMD_counter " "Info: Found entity 1: g23_YMD_counter" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_ymd_testbed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_ymd_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_YMD_testbed-alpha " "Info: Found design unit 1: g23_YMD_testbed-alpha" {  } { { "g23_YMD_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_testbed.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_YMD_testbed " "Info: Found entity 1: g23_YMD_testbed" {  } { { "g23_YMD_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_testbed.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_basic_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_basic_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_basic_timer-alpha " "Info: Found design unit 1: g23_basic_timer-alpha" {  } { { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_basic_timer.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_basic_timer " "Info: Found entity 1: g23_basic_timer" {  } { { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_basic_timer.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_7_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_7_segment_decoder-alpha " "Info: Found design unit 1: g23_7_segment_decoder-alpha" {  } { { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_7_segment_decoder.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_7_segment_decoder " "Info: Found entity 1: g23_7_segment_decoder" {  } { { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_7_segment_decoder.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_binary_to_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_binary_to_BCD-look_up_table " "Info: Found design unit 1: g23_binary_to_BCD-look_up_table" {  } { { "g23_binary_to_BCD.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_binary_to_BCD.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_binary_to_BCD " "Info: Found entity 1: g23_binary_to_BCD" {  } { { "g23_binary_to_BCD.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_binary_to_BCD.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbed_block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbed_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testbed_block " "Info: Found entity 1: testbed_block" {  } { { "testbed_block.bdf" "" { Schematic "C:/Users/cdesal/github/digital-system-design/lab4/testbed_block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_generic_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_generic_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_generic_timer-alpha " "Info: Found design unit 1: g23_generic_timer-alpha" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_generic_timer.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_generic_timer " "Info: Found entity 1: g23_generic_timer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_generic_timer.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_seconds_to_days.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_seconds_to_days.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_Seconds_to_Days-cascading " "Info: Found design unit 1: g23_Seconds_to_Days-cascading" {  } { { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_Seconds_to_Days.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_Seconds_to_Days " "Info: Found entity 1: g23_Seconds_to_Days" {  } { { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_Seconds_to_Days.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_hms_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_hms_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_HMS_counter-alpha " "Info: Found design unit 1: g23_HMS_counter-alpha" {  } { { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_HMS_Counter.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_HMS_counter " "Info: Found entity 1: g23_HMS_counter" {  } { { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_HMS_Counter.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_utc_to_mtc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_utc_to_mtc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_UTC_to_MTC-cascading " "Info: Found design unit 1: g23_UTC_to_MTC-cascading" {  } { { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_UTC_to_MTC " "Info: Found entity 1: g23_UTC_to_MTC" {  } { { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_dayfrac_to_mtc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_dayfrac_to_mtc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_dayfrac_to_MTC-cascading " "Info: Found design unit 1: g23_dayfrac_to_MTC-cascading" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_dayfrac_to_MTC " "Info: Found entity 1: g23_dayfrac_to_MTC" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g23_UTC_to_MTC " "Info: Elaborating entity \"g23_UTC_to_MTC\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g23_YMD_counter g23_YMD_counter:YMD_counter " "Info: Elaborating entity \"g23_YMD_counter\" for hierarchy \"g23_YMD_counter:YMD_counter\"" {  } { { "g23_UTC_to_MTC.vhd" "YMD_counter" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g23_HMS_counter g23_HMS_counter:HMS_counter " "Info: Elaborating entity \"g23_HMS_counter\" for hierarchy \"g23_HMS_counter:HMS_counter\"" {  } { { "g23_UTC_to_MTC.vhd" "HMS_counter" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER g23_HMS_counter:HMS_counter\|LPM_COUNTER:seconds_counter " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"g23_HMS_counter:HMS_counter\|LPM_COUNTER:seconds_counter\"" {  } { { "g23_HMS_Counter.vhd" "seconds_counter" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_HMS_Counter.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g23_HMS_counter:HMS_counter\|LPM_COUNTER:seconds_counter " "Info: Elaborated megafunction instantiation \"g23_HMS_counter:HMS_counter\|LPM_COUNTER:seconds_counter\"" {  } { { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_HMS_Counter.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g23_HMS_counter:HMS_counter\|LPM_COUNTER:seconds_counter " "Info: Instantiated megafunction \"g23_HMS_counter:HMS_counter\|LPM_COUNTER:seconds_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 60 " "Info: Parameter \"LPM_MODULUS\" = \"60\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_HMS_Counter.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Warning: Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/cntr_22l.tdf" 133 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22l.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_22l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22l " "Info: Found entity 1: cntr_22l" {  } { { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/cntr_22l.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_22l g23_HMS_counter:HMS_counter\|LPM_COUNTER:seconds_counter\|cntr_22l:auto_generated " "Info: Elaborating entity \"cntr_22l\" for hierarchy \"g23_HMS_counter:HMS_counter\|LPM_COUNTER:seconds_counter\|cntr_22l:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Info: Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/cmpr_acc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_acc g23_HMS_counter:HMS_counter\|LPM_COUNTER:seconds_counter\|cntr_22l:auto_generated\|cmpr_acc:cmpr2 " "Info: Elaborating entity \"cmpr_acc\" for hierarchy \"g23_HMS_counter:HMS_counter\|LPM_COUNTER:seconds_counter\|cntr_22l:auto_generated\|cmpr_acc:cmpr2\"" {  } { { "db/cntr_22l.tdf" "cmpr2" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/cntr_22l.tdf" 73 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER g23_HMS_counter:HMS_counter\|LPM_COUNTER:hours_counter " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"g23_HMS_counter:HMS_counter\|LPM_COUNTER:hours_counter\"" {  } { { "g23_HMS_Counter.vhd" "hours_counter" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_HMS_Counter.vhd" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g23_HMS_counter:HMS_counter\|LPM_COUNTER:hours_counter " "Info: Elaborated megafunction instantiation \"g23_HMS_counter:HMS_counter\|LPM_COUNTER:hours_counter\"" {  } { { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_HMS_Counter.vhd" 112 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g23_HMS_counter:HMS_counter\|LPM_COUNTER:hours_counter " "Info: Instantiated megafunction \"g23_HMS_counter:HMS_counter\|LPM_COUNTER:hours_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 24 " "Info: Parameter \"LPM_MODULUS\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_HMS_Counter.vhd" 112 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Warning: Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_12l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/cntr_12l.tdf" 128 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_12l.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_12l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_12l " "Info: Found entity 1: cntr_12l" {  } { { "db/cntr_12l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/cntr_12l.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_12l g23_HMS_counter:HMS_counter\|LPM_COUNTER:hours_counter\|cntr_12l:auto_generated " "Info: Elaborating entity \"cntr_12l\" for hierarchy \"g23_HMS_counter:HMS_counter\|LPM_COUNTER:hours_counter\|cntr_12l:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Info: Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9cc g23_HMS_counter:HMS_counter\|LPM_COUNTER:hours_counter\|cntr_12l:auto_generated\|cmpr_9cc:cmpr2 " "Info: Elaborating entity \"cmpr_9cc\" for hierarchy \"g23_HMS_counter:HMS_counter\|LPM_COUNTER:hours_counter\|cntr_12l:auto_generated\|cmpr_9cc:cmpr2\"" {  } { { "db/cntr_12l.tdf" "cmpr2" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/cntr_12l.tdf" 68 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:secs_counter " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:secs_counter\"" {  } { { "g23_UTC_to_MTC.vhd" "secs_counter" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 187 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Either aload or sload is used without the data\[\] port connected or the data\[\] port is connected to ground " "Warning: Assertion warning: Either aload or sload is used without the data\[\] port connected or the data\[\] port is connected to ground" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 471 2 0 } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 187 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:secs_counter " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:secs_counter\"" {  } { { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 187 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:secs_counter " "Info: Instantiated megafunction \"LPM_COUNTER:secs_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Info: Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION up " "Info: Parameter \"LPM_DIRECTION\" = \"up\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 187 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "The data port is not connected or grounded when SLOAD is used " "Warning: Assertion warning: The data port is not connected or grounded when SLOAD is used" {  } { { "db/cntr_vqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/cntr_vqk.tdf" 153 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vqk.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_vqk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vqk " "Info: Found entity 1: cntr_vqk" {  } { { "db/cntr_vqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/cntr_vqk.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vqk LPM_COUNTER:secs_counter\|cntr_vqk:auto_generated " "Info: Elaborating entity \"cntr_vqk\" for hierarchy \"LPM_COUNTER:secs_counter\|cntr_vqk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:days_counter " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:days_counter\"" {  } { { "g23_UTC_to_MTC.vhd" "days_counter" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Either aload or sload is used without the data\[\] port connected or the data\[\] port is connected to ground " "Warning: Assertion warning: Either aload or sload is used without the data\[\] port connected or the data\[\] port is connected to ground" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 471 2 0 } } { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 200 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:days_counter " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:days_counter\"" {  } { { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 200 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:days_counter " "Info: Instantiated megafunction \"LPM_COUNTER:days_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Info: Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION up " "Info: Parameter \"LPM_DIRECTION\" = \"up\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 200 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "The data port is not connected or grounded when SLOAD is used " "Warning: Assertion warning: The data port is not connected or grounded when SLOAD is used" {  } { { "db/cntr_sqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/cntr_sqk.tdf" 138 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sqk.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_sqk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sqk " "Info: Found entity 1: cntr_sqk" {  } { { "db/cntr_sqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/cntr_sqk.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sqk LPM_COUNTER:days_counter\|cntr_sqk:auto_generated " "Info: Elaborating entity \"cntr_sqk\" for hierarchy \"LPM_COUNTER:days_counter\|cntr_sqk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g23_dayfrac_to_MTC g23_dayfrac_to_MTC:day_fraction_to_MTC " "Info: Elaborating entity \"g23_dayfrac_to_MTC\" for hierarchy \"g23_dayfrac_to_MTC:day_fraction_to_MTC\"" {  } { { "g23_UTC_to_MTC.vhd" "day_fraction_to_MTC" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ndays g23_dayfrac_to_MTC.vhd(72) " "Warning (10492): VHDL Process Statement warning at g23_dayfrac_to_MTC.vhd(72): signal \"Ndays\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day_frac g23_dayfrac_to_MTC.vhd(72) " "Warning (10492): VHDL Process Statement warning at g23_dayfrac_to_MTC.vhd(72): signal \"day_frac\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JD2000 g23_dayfrac_to_MTC.vhd(74) " "Warning (10492): VHDL Process Statement warning at g23_dayfrac_to_MTC.vhd(74): signal \"JD2000\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mult_in_frac g23_dayfrac_to_MTC.vhd(76) " "Warning (10492): VHDL Process Statement warning at g23_dayfrac_to_MTC.vhd(76): signal \"mult_in_frac\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "frac g23_dayfrac_to_MTC.vhd(79) " "Warning (10492): VHDL Process Statement warning at g23_dayfrac_to_MTC.vhd(79): signal \"frac\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MTC g23_dayfrac_to_MTC.vhd(82) " "Warning (10492): VHDL Process Statement warning at g23_dayfrac_to_MTC.vhd(82): signal \"MTC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MTC g23_dayfrac_to_MTC.vhd(84) " "Warning (10492): VHDL Process Statement warning at g23_dayfrac_to_MTC.vhd(84): signal \"MTC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "frac_part g23_dayfrac_to_MTC.vhd(86) " "Warning (10492): VHDL Process Statement warning at g23_dayfrac_to_MTC.vhd(86): signal \"frac_part\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "full_minutes g23_dayfrac_to_MTC.vhd(88) " "Warning (10492): VHDL Process Statement warning at g23_dayfrac_to_MTC.vhd(88): signal \"full_minutes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "full_minutes g23_dayfrac_to_MTC.vhd(90) " "Warning (10492): VHDL Process Statement warning at g23_dayfrac_to_MTC.vhd(90): signal \"full_minutes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "full_seconds g23_dayfrac_to_MTC.vhd(92) " "Warning (10492): VHDL Process Statement warning at g23_dayfrac_to_MTC.vhd(92): signal \"full_seconds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "JD2000 g23_dayfrac_to_MTC.vhd(60) " "Warning (10631): VHDL Process Statement warning at g23_dayfrac_to_MTC.vhd(60): inferring latch(es) for signal or variable \"JD2000\", which holds its previous value in one or more paths through the process" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mult_in_frac g23_dayfrac_to_MTC.vhd(60) " "Warning (10631): VHDL Process Statement warning at g23_dayfrac_to_MTC.vhd(60): inferring latch(es) for signal or variable \"mult_in_frac\", which holds its previous value in one or more paths through the process" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "frac g23_dayfrac_to_MTC.vhd(60) " "Warning (10631): VHDL Process Statement warning at g23_dayfrac_to_MTC.vhd(60): inferring latch(es) for signal or variable \"frac\", which holds its previous value in one or more paths through the process" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MTC g23_dayfrac_to_MTC.vhd(60) " "Warning (10631): VHDL Process Statement warning at g23_dayfrac_to_MTC.vhd(60): inferring latch(es) for signal or variable \"MTC\", which holds its previous value in one or more paths through the process" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "frac_part g23_dayfrac_to_MTC.vhd(60) " "Warning (10631): VHDL Process Statement warning at g23_dayfrac_to_MTC.vhd(60): inferring latch(es) for signal or variable \"frac_part\", which holds its previous value in one or more paths through the process" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "full_minutes g23_dayfrac_to_MTC.vhd(60) " "Warning (10631): VHDL Process Statement warning at g23_dayfrac_to_MTC.vhd(60): inferring latch(es) for signal or variable \"full_minutes\", which holds its previous value in one or more paths through the process" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "full_seconds g23_dayfrac_to_MTC.vhd(60) " "Warning (10631): VHDL Process Statement warning at g23_dayfrac_to_MTC.vhd(60): inferring latch(es) for signal or variable \"full_seconds\", which holds its previous value in one or more paths through the process" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_seconds\[24\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_seconds\[24\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_seconds\[25\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_seconds\[25\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_seconds\[26\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_seconds\[26\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_seconds\[27\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_seconds\[27\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_seconds\[28\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_seconds\[28\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_seconds\[29\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_seconds\[29\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_minutes\[12\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_minutes\[12\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_minutes\[13\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_minutes\[13\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_minutes\[14\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_minutes\[14\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_minutes\[15\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_minutes\[15\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_minutes\[16\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_minutes\[16\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_minutes\[17\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_minutes\[17\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_minutes\[18\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_minutes\[18\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_minutes\[19\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_minutes\[19\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_minutes\[20\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_minutes\[20\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_minutes\[21\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_minutes\[21\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_minutes\[22\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_minutes\[22\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_minutes\[23\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_minutes\[23\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_minutes\[24\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_minutes\[24\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_minutes\[25\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_minutes\[25\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_minutes\[26\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_minutes\[26\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_minutes\[27\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_minutes\[27\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_minutes\[28\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_minutes\[28\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_minutes\[29\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"full_minutes\[29\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_part\[0\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac_part\[0\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_part\[1\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac_part\[1\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_part\[2\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac_part\[2\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_part\[3\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac_part\[3\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_part\[4\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac_part\[4\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_part\[5\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac_part\[5\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_part\[6\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac_part\[6\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_part\[7\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac_part\[7\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_part\[8\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac_part\[8\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_part\[9\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac_part\[9\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_part\[10\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac_part\[10\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac_part\[11\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac_part\[11\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MTC\[42\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"MTC\[42\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MTC\[43\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"MTC\[43\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MTC\[44\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"MTC\[44\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MTC\[45\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"MTC\[45\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MTC\[46\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"MTC\[46\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MTC\[47\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"MTC\[47\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MTC\[48\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"MTC\[48\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MTC\[49\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"MTC\[49\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MTC\[50\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"MTC\[50\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MTC\[51\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"MTC\[51\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MTC\[52\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"MTC\[52\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MTC\[53\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"MTC\[53\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MTC\[54\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"MTC\[54\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MTC\[55\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"MTC\[55\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MTC\[56\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"MTC\[56\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MTC\[57\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"MTC\[57\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MTC\[58\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"MTC\[58\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[0\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[0\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[1\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[1\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[2\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[2\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[3\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[3\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[4\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[4\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[5\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[5\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[6\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[6\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[7\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[7\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[8\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[8\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[9\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[9\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[10\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[10\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[11\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[11\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[12\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[12\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[13\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[13\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[14\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[14\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[15\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[15\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[16\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[16\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[17\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[17\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[18\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[18\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[19\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[19\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[20\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[20\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[21\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[21\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[22\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[22\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[23\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[23\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[24\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[24\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[25\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[25\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[26\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[26\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[27\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[27\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[28\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[28\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[29\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[29\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[30\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[30\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac\[31\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"frac\[31\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[9\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[9\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[10\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[10\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[11\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[11\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[12\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[12\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[13\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[13\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[14\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[14\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[15\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[15\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[16\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[16\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[17\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[17\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[18\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[18\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[19\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[19\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[20\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[20\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[21\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[21\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[22\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[22\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[23\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[23\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[24\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[24\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[25\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[25\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[26\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[26\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[27\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[27\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[28\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[28\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[29\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[29\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[30\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[30\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[31\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[31\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[32\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[32\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[33\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[33\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[34\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[34\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_in_frac\[35\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"mult_in_frac\[35\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[0\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[0\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[1\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[1\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[2\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[2\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[3\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[3\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[4\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[4\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[5\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[5\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[6\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[6\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[7\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[7\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[8\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[8\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[9\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[9\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[10\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[10\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[11\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[11\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[12\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[12\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[13\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[13\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[14\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[14\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[15\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[15\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[16\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[16\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[17\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[17\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[18\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[18\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[19\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[19\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[20\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[20\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[21\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[21\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[22\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[22\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[23\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[23\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[24\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[24\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[25\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[25\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[26\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[26\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[27\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[27\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[28\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[28\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[29\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[29\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[30\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[30\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JD2000\[31\] g23_dayfrac_to_MTC.vhd(60) " "Info (10041): Inferred latch for \"JD2000\[31\]\" at g23_dayfrac_to_MTC.vhd(60)" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g23_Seconds_to_Days g23_Seconds_to_Days:seconds_to_days " "Info: Elaborating entity \"g23_Seconds_to_Days\" for hierarchy \"g23_Seconds_to_Days:seconds_to_days\"" {  } { { "g23_UTC_to_MTC.vhd" "seconds_to_days" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_UTC_to_MTC.vhd" 224 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "g23_dayfrac_to_MTC:day_fraction_to_MTC\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"g23_dayfrac_to_MTC:day_fraction_to_MTC\|Mult0\"" {  } { { "g23_dayfrac_to_MTC.vhd" "Mult0" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 74 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "g23_YMD_counter:YMD_counter\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"g23_YMD_counter:YMD_counter\|Mod0\"" {  } { { "g23_YMD_counter.vhd" "Mod0" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 66 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "g23_YMD_counter:YMD_counter\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"g23_YMD_counter:YMD_counter\|Mod1\"" {  } { { "g23_YMD_counter.vhd" "Mod1" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 66 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g23_dayfrac_to_MTC:day_fraction_to_MTC\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"g23_dayfrac_to_MTC:day_fraction_to_MTC\|lpm_mult:Mult0\"" {  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 74 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g23_dayfrac_to_MTC:day_fraction_to_MTC\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"g23_dayfrac_to_MTC:day_fraction_to_MTC\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Info: Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Info: Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Info: Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_dayfrac_to_MTC.vhd" 74 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_8ct.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_8ct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_8ct " "Info: Found entity 1: mult_8ct" {  } { { "db/mult_8ct.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/mult_8ct.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g23_YMD_counter:YMD_counter\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\"" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 66 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g23_YMD_counter:YMD_counter\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Info: Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 66 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u7m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_u7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u7m " "Info: Found entity 1: lpm_divide_u7m" {  } { { "db/lpm_divide_u7m.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/lpm_divide_u7m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Info: Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c5f " "Info: Found entity 1: alt_u_div_c5f" {  } { { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g23_YMD_counter:YMD_counter\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"g23_YMD_counter:YMD_counter\|lpm_divide:Mod1\"" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 66 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g23_YMD_counter:YMD_counter\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"g23_YMD_counter:YMD_counter\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Info: Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 66 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 24 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Info: Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 04 16:26:43 2014 " "Info: Processing ended: Fri Apr 04 16:26:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
