// Seed: 2801280991
module module_0 (
    id_1,
    id_2,
    id_3[1'b0 : (-1)],
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_26 = 32'd50,
    parameter id_33 = 32'd55
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20[id_26 : id_26],
    id_21,
    id_22[1'b0 : id_33],
    id_23,
    id_24,
    id_25,
    _id_26,
    id_27,
    id_28,
    id_29,
    id_30[-1 : 1'd0],
    id_31,
    id_32,
    _id_33
);
  input wire _id_33;
  output wire id_32;
  inout wire id_31;
  xor primCall (
      id_27,
      id_30,
      id_25,
      id_22,
      id_15,
      id_18,
      id_12,
      id_9,
      id_21,
      id_17,
      id_13,
      id_1,
      id_2,
      id_5,
      id_14,
      id_29,
      id_19,
      id_7,
      id_3,
      id_31,
      id_24
  );
  inout logic [7:0] id_30;
  inout wire id_29;
  output wire id_28;
  output wire id_27;
  module_0 modCall_1 (
      id_19,
      id_10,
      id_20,
      id_12,
      id_14,
      id_13,
      id_25
  );
  inout wire _id_26;
  input wire id_25;
  input wire id_24;
  output wire id_23;
  inout logic [7:0] id_22;
  inout wire id_21;
  output logic [7:0] id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
