// Seed: 3542742250
module module_0;
  wire id_1;
  assign id_2 = 1'b0;
  supply1 id_3;
  tri0 id_4 = id_3;
  assign id_3 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7 = -1, id_8 = 1;
  module_0 modCall_1 ();
  always begin : LABEL_0
    if (1)
      @(posedge 1'b0)
      if (id_1) id_1 = id_8;
      else begin : LABEL_0$display
        ;
        begin : LABEL_0
          @(negedge id_1 or negedge id_1 or posedge id_7) $display;
        end
      end
  end
endmodule
