Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar  4 11:37:00 2024
| Host         : DESKTOP-M1PCUD5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PROC_control_sets_placed.rpt
| Design       : PROC
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              43 |           13 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              67 |           29 |
| Yes          | Yes                   | No                     |              40 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|            Clock Signal           |                                        Enable Signal                                       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+--------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  RF_top/clk_wiz_dut/inst/clk_out1 |                                                                                            |                  |                1 |              1 |         1.00 |
|  RF_top/clk_wiz_dut/inst/clk_out1 | RF_top/RF_state/Tx_ready_d                                                                 | rst_IBUF         |                1 |              1 |         1.00 |
|  RF_top/clk_wiz_dut/inst/clk_out1 | RF_top/RF_state/rst_n_q_i_1_n_0                                                            | rst_IBUF         |                1 |              1 |         1.00 |
| ~RF_top/clk_wiz_dut/inst/clk_out1 |                                                                                            |                  |                1 |              1 |         1.00 |
|  RF_top/clk_wiz_dut/inst/clk_out1 | RF_top/RF_state/FSM_sequential_curr_state[3]_i_1_n_0                                       | rst_IBUF         |                4 |              4 |         1.00 |
|  RF_top/clk_wiz_dut/inst/clk_out1 | RF_top/RF_state/Rx_counter_q[3]_i_1_n_0                                                    | rst_IBUF         |                2 |              4 |         2.00 |
| ~RF_top/clk_wiz_dut/inst/clk_out1 | RF_top/RF_0/data_index_d                                                                   | rst_IBUF         |                1 |              4 |         4.00 |
| ~RF_top/clk_wiz_dut/inst/clk_out1 | RF_top/RF_0/addr_index_d                                                                   | rst_IBUF         |                2 |              4 |         2.00 |
| ~RF_top/clk_wiz_dut/inst/clk_out1 | RF_top/RF_0/FSM_onehot_curr_s[4]_i_1_n_0                                                   | rst_IBUF         |                2 |              5 |         2.50 |
|  RF_top/clk_wiz_dut/inst/clk_out1 | RF_top/RF_state/E[0]                                                                       | rst_IBUF         |                2 |              8 |         4.00 |
|  RF_top/clk_wiz_dut/inst/clk_out1 | RF_top/RF_state/data_out_d                                                                 | rst_IBUF         |                2 |              8 |         4.00 |
|  RF_top/clk_wiz_dut/inst/clk_out1 | RF_top/RF_state/addr_out_q[9]_i_1_n_0                                                      | rst_IBUF         |                2 |             10 |         5.00 |
|  RF_top/clk_wiz_dut/inst/clk_out1 | RF_top/RF_state/counter_q[17]_i_1_n_0                                                      | rst_IBUF         |               10 |             18 |         1.80 |
|  RF_top/clk_wiz_dut/inst/clk_out1 | RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | rst_IBUF         |                5 |             20 |         4.00 |
|  RF_top/clk_wiz_dut/inst/clk_out1 | RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | rst_IBUF         |                4 |             20 |         5.00 |
| ~RF_top/clk_wiz_dut/inst/clk_out1 |                                                                                            | rst_IBUF         |                6 |             20 |         3.33 |
|  RF_top/clk_wiz_dut/inst/clk_out1 |                                                                                            | rst_IBUF         |                8 |             27 |         3.38 |
+-----------------------------------+--------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


