Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id E551E932E45
	for <lists+qemu-devel@lfdr.de>; Tue, 16 Jul 2024 18:28:30 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1sTl1E-00064Z-1a; Tue, 16 Jul 2024 12:27:17 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <npiggin@gmail.com>)
 id 1sTl0e-0005rq-El; Tue, 16 Jul 2024 12:26:37 -0400
Received: from mail-pf1-x42b.google.com ([2607:f8b0:4864:20::42b])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <npiggin@gmail.com>)
 id 1sTl0Z-0006DR-0N; Tue, 16 Jul 2024 12:26:36 -0400
Received: by mail-pf1-x42b.google.com with SMTP id
 d2e1a72fcca58-70b13791a5eso4693525b3a.1; 
 Tue, 16 Jul 2024 09:26:28 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1721147186; x=1721751986; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:from:to:cc:subject:date:message-id:reply-to;
 bh=NqMTz9AFrXR/wNgf2ylJAoiJ+EJG9vKQW9WgCmYa9P0=;
 b=TTmxdRVTQJ2Iu0H71yGropkcRXdgN4Bmzfm7gajGNrlunPomcXacSepuqsUUvftiNm
 3gr5zsCiB+IZfxaCJaMTxvvGKLcemoOR4wv4SRt6b7/4EAknAgrfBIbebXu6/gd4IUtx
 7WzhG6bIa/zNE3Ux0XworQxgQDK58ynETyQMkwx7zV7wfbPiDGW1V5yEdXmw+oZmeLVY
 QOLQYYSBV++yxCTF7xTliz741u43qR0A2Lk7qhlQIZaCXMAJVSEXU7gotmgPTUzy2yZk
 P8Ad1lklc8LJLtLGlEUIIw5EUbeXfW8VW+/mHsrQdS6qm1/EvOh9/+dlgsliJ7gv/zO7
 EkBQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1721147186; x=1721751986;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:x-gm-message-state:from:to:cc:subject:date:message-id
 :reply-to;
 bh=NqMTz9AFrXR/wNgf2ylJAoiJ+EJG9vKQW9WgCmYa9P0=;
 b=NZ6/AtTRzU3vPU9K/o3J9rE8t+mZm2unB9GWzH8qWsqpv/aK5dult+9FCaqxrdgmeP
 2Y56QT/S3h8aD2PPEh3XFoGOtA/ZrtGdX4rTQXggP9dTYD2QEHkMDvmZFVP65al98aoh
 YQDnhGGb6Ke+0O0pF+y8CFahQ/qAxLBZAdAvmhSoKOpVl69KmlHKKz2A1Lk9C1EvWUlR
 7bg5kbdLSdo9N10fw5CRepw57ejy4g+e8noVLlMfUsEvKbF7fOmB03ebB8mKievpsDWK
 JuEUf4MgE8LjvmenHpzR3xP43An2o2Y1p86w5vUNhkeA1BQScOcmZ5PXNDSmK397qJC3
 heFQ==
X-Forwarded-Encrypted: i=1;
 AJvYcCXMsxTdPL14T9sfXlw6jPJHU3OiWJ/L3P65kLI6J3yHuLOWj9jPDv5LU97iB2WBBCbbCS6Tx74BuUE/743c6S56QIL2ySo=
X-Gm-Message-State: AOJu0Yxe4MoPYPd3FvWOLHjFdsFR+PVXL3h3V4BdqjTJ2ydM/flDj5jf
 ozyGF0Q2PYK0jm6Y0hWWQ6ETOTZtGNac84X4urxYVqSV1TCTXzpY6m/yWA==
X-Google-Smtp-Source: AGHT+IFCiql2dlsSg4Xfyl8xFyRpEwAgEChHVYa8iq83NGLnebPhesAo+zHE9CEYPYsZPGA3br3Jxw==
X-Received: by 2002:a05:6a00:4b13:b0:705:95ce:cfd3 with SMTP id
 d2e1a72fcca58-70c2ea02338mr2745027b3a.31.1721147186140; 
 Tue, 16 Jul 2024 09:26:26 -0700 (PDT)
Received: from wheely.local0.net ([203.220.44.216])
 by smtp.gmail.com with ESMTPSA id
 d2e1a72fcca58-70b7eca86d6sm6722161b3a.179.2024.07.16.09.26.22
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Tue, 16 Jul 2024 09:26:25 -0700 (PDT)
From: Nicholas Piggin <npiggin@gmail.com>
To: qemu-ppc@nongnu.org
Cc: Nicholas Piggin <npiggin@gmail.com>,
 =?UTF-8?q?C=C3=A9dric=20Le=20Goater?= <clg@kaod.org>,
 =?UTF-8?q?Fr=C3=A9d=C3=A9ric=20Barrat?= <fbarrat@linux.ibm.com>,
 Harsh Prateek Bora <harshpb@linux.ibm.com>, qemu-devel@nongnu.org
Subject: [PATCH v3 00/19] ppc/pnv: Better big-core model, lpar-per-core,
 PC unit
Date: Wed, 17 Jul 2024 02:25:56 +1000
Message-ID: <20240716162617.32161-1-npiggin@gmail.com>
X-Mailer: git-send-email 2.45.1
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::42b;
 envelope-from=npiggin@gmail.com; helo=mail-pf1-x42b.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Primary motivation for this series is to improve big-core support.

This also fixes POWER8 SMT running Linux with the msgsnd fix and
setting lpar-per-core mode (which is always true on POWER8).

Since v2:
- Converted big-core, lpar-per-core, and big-core tb quirk to
  object properties APIs in PnvChip and PnvCore, suggested
  by Cedric.
- Removed a stray cleanup hunk noticed by clg.

Since v1:
- Remove chip->pnv_machine pointer addition.
- Split cpu_pause() function into its own patch.
- Remove the _CORE_ID macro.
- Add has_lpar_per_thread machine class attribute to
  initialize the lpar mode to per-core on POWER8 machines
  instead of testing presence of machine state property.

Since rfc:
- Fixed POWER8 SMT so it doesn't have to be disabled.
- Fixed inadvertent spapr SMT bug.
- Renamed PnvCPUState.core pointer to pnv_core. (Harsh)
- Moved where it is initialised (clg)
- Avoided most qdev_get_machine() calls by adding a PnvMachineState
  pointer from PnvChip, new patch 3 (clg).
- Rename TB state to use camel case (Harsh and clg)
- Add comment to explain SPRC/SPRD is only accessed with powernv.
- Use mc->desc for error messages and avoid splitting machine init
  handlers (Harsh).
- Add max_smt_threads class attribute to avoid duplicating checks (clg)
- Rename processor_id() class method to get_pir_tir (Harsh and clg)
- Add a comment for get_pir_tir() (clg)
- Allow get_pir_tir() to be passed NULL pointers to avoid dummy
  pir/tir variables (Harsh)
- Move the PPC_CPU_HAS_CORE_SIBLINGS macros to inline functions (clg)
- Invert them (test for single-thread rather than for siblings)
  because the callers read a little better that way (Harsh).
- Propagate lpar and big-core options down to chip and core
  levels rather than having to test machine (clg)
- Significantly split the big-core patch (clg).
- Rework big-core device-tree handling to simplify it (clg).
- Make new has_smt_siblings property bool (Harsh)
- Make the big-core timebase tod quirk a machine class property
  rather than machine state (Harsh).

Thanks,
Nick


Nicholas Piggin (19):
  target/ppc: Fix msgsnd for POWER8
  ppc/pnv: Add pointer from PnvCPUState to PnvCore
  ppc/pnv: Move timebase state into PnvCore
  target/ppc: Move SPR indirect registers into PnvCore
  ppc/pnv: use class attribute to limit SMT threads for different
    machines
  ppc/pnv: Extend chip_pir class method to TIR as well
  ppc: Add a core_index to CPUPPCState for SMT vCPUs
  target/ppc: Add helpers to check for SMT sibling threads
  ppc: Add has_smt_siblings property to CPUPPCState
  ppc/pnv: Add a big-core mode that joins two regular cores
  ppc/pnv: Add allow for big-core differences in DT generation
  ppc/pnv: Implement big-core PVR for Power9/10
  ppc/pnv: Implement Power9 CPU core thread state indirect register
  ppc/pnv: Add POWER10 ChipTOD quirk for big-core
  ppc/pnv: Add big-core machine property
  system/cpus: Add cpu_pause() function
  ppc/pnv: Add a CPU nmi and resume function
  ppc/pnv: Implement POWER10 PC xscom registers for direct controls
  ppc/pnv: Add an LPAR per core machine option

 include/hw/core/cpu.h        |   8 +
 include/hw/ppc/pnv.h         |   8 +
 include/hw/ppc/pnv_chip.h    |   6 +-
 include/hw/ppc/pnv_core.h    |  31 ++++
 target/ppc/cpu.h             |  45 ++---
 hw/ppc/pnv.c                 | 310 ++++++++++++++++++++++++++++-------
 hw/ppc/pnv_chiptod.c         |   7 +-
 hw/ppc/pnv_core.c            | 127 +++++++++++++-
 hw/ppc/spapr_cpu_core.c      |  16 +-
 system/cpus.c                |  30 ++--
 target/ppc/cpu_init.c        |  26 +--
 target/ppc/excp_helper.c     |  69 ++++----
 target/ppc/misc_helper.c     | 104 ++++++------
 target/ppc/timebase_helper.c |  82 ++++-----
 14 files changed, 620 insertions(+), 249 deletions(-)

-- 
2.45.1


