{
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"/AXI_Peripheral|/CLK_AXI|/AD9364|/AD9361_CTRL|/SPI_MOD|/Control_from_SOM_0|/Current_turning_off_0|",
   "PinnedPorts":"AXI_RX_CLK_OUT|AXI_RX_DATA_OUT|AXI_TX_CLK_IN|AXI_TX_DATA_IN|FPGA_REF_40MHZ|ad9361_EN_1|ad9361_EN_2|ad9361_EN_3|ad9361_TXNRX_1|ad9361_TXNRX_2|ad9361_TXNRX_3|ad9364_EN|ad9364_TXNRX|ad9361_RESET_1|ad9361_RESET_2|ad9361_RESET_3|ad9364_RESET|ad9361_SPI_CS_3|ad9361_SPI_CLK_3|ad9361_SPI_DI_3|ad9361_SPI_CLK_1|ad9361_SPI_CS_1|ad9361_SPI_DI_1|ad9361_SPI_CLK_2|ad9361_SPI_CS_2|ad9361_SPI_DI_2|ad9364_SPI_CLK|ad9364_SPI_CS|ad9364_SPI_DI|ad9361_DCLK_1_P|ad9361_DCLK_1_N|ad9361_DCLK_2_N|ad9361_DCLK_2_P|ad9361_DCLK_3_N|ad9364_DCLK_P|ad9364_DCLK_N|ad9361_RX_FRAME1_P|ad9361_RX_FRAME1_N|ad9361_RX_FRAME2_P|ad9361_RX_FRAME2_N|ad9361_RX_FRAME3_P|ad9364_RX_FRAME_P|ad9361_RX_FRAME3_N|ad9364_RX_FRAME_N|ad9361_1_P1_P|ad9361_1_P1_N|ad9361_2_P1_N|ad9361_2_P1_P|ad9361_3_P1_N|ad9361_3_P1_P|ad9364_P1_N|ad9364_P1_P|ad9361_DCLK_3_P|ad9364_SPI_DO|ad9361_SPI_DO_3|ad9361_SPI_DO_1|ad9361_SPI_DO_2|ad9361_FB_CLK_1_P|ad9361_FB_CLK_1_N|ad9361_TX_FRAME1_N|ad9361_TX_FRAME1_P|ad9361_FB_CLK_2_N|ad9361_FB_CLK_2_P|ad9361_FB_CLK_3_N|ad9361_FB_CLK_3_P|ad9364_FB_CLK_N|ad9364_FB_CLK_P|ad9361_TX_FRAME2_N|ad9361_TX_FRAME2_P|ad9361_TX_FRAME3_N|ad9364_TX_FRAME_N|ad9361_TX_FRAME3_P|ad9364_TX_FRAME_P|ad9361_1_P0_N|ad9361_1_P0_P|ad9361_2_P0_N|ad9361_2_P0_P|ad9361_3_P0_N|ad9361_3_P0_P|ad9364_P0_N|ad9364_P0_P|ad9361_EN_AGC_2|ad9361_EN_AGC_3|ad9361_EN_AGC_1|ad9364_EN_AGC|PIN_1|PIN_2|LED3|LED2|LED1|fpga_28v_en_link1|fpga_28v_en_link2|fpga_28v_en_service1|fpga_28v_en_service2|fpga_28v_en_service3|fpga_28v_en_service4|fpga_5v_en_link|spi_cs_n_0|spi_sclk_0|spi_mosi_0|spi_cs_n_1|spi_sclk_1|spi_mosi_1|som_28v_en_link1|som_28v_en_link2|som_28v_en_service1|som_28v_en_service2|som_28v_en_service3|som_28v_en_service4|som_5v_en_link|spi_miso_0|spi_miso_1|PIN_0|",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port AXI_RX_CLK_OUT -pg 1 -lvl 10 -x 30430 -y 800 -defaultsOSRD
preplace port AXI_TX_CLK_IN -pg 1 -lvl 0 -x -1310 -y 1280 -defaultsOSRD
preplace port FPGA_REF_40MHZ -pg 1 -lvl 0 -x -1310 -y 1790 -defaultsOSRD
preplace port ad9361_EN_3 -pg 1 -lvl 10 -x 30430 -y 880 -defaultsOSRD
preplace port ad9361_TXNRX_3 -pg 1 -lvl 10 -x 30430 -y 860 -defaultsOSRD
preplace port ad9364_EN -pg 1 -lvl 10 -x 30430 -y 1830 -defaultsOSRD
preplace port ad9364_TXNRX -pg 1 -lvl 10 -x 30430 -y 1850 -defaultsOSRD
preplace port ad9361_SPI_CLK_3 -pg 1 -lvl 10 -x 30430 -y 580 -defaultsOSRD
preplace port ad9361_SPI_DI_3 -pg 1 -lvl 10 -x 30430 -y 740 -defaultsOSRD
preplace port ad9361_SPI_CLK_1 -pg 1 -lvl 10 -x 30430 -y 540 -defaultsOSRD
preplace port ad9361_SPI_DI_1 -pg 1 -lvl 10 -x 30430 -y 680 -defaultsOSRD
preplace port ad9361_SPI_CLK_2 -pg 1 -lvl 10 -x 30430 -y 560 -defaultsOSRD
preplace port ad9361_SPI_DI_2 -pg 1 -lvl 10 -x 30430 -y 700 -defaultsOSRD
preplace port ad9364_SPI_CLK -pg 1 -lvl 10 -x 30430 -y 600 -defaultsOSRD
preplace port ad9364_SPI_DI -pg 1 -lvl 10 -x 30430 -y 720 -defaultsOSRD
preplace port ad9361_DCLK_1_P -pg 1 -lvl 0 -x -1310 -y 1250 -defaultsOSRD
preplace port ad9361_DCLK_1_N -pg 1 -lvl 0 -x -1310 -y 1090 -defaultsOSRD
preplace port ad9361_DCLK_2_N -pg 1 -lvl 0 -x -1310 -y 970 -defaultsOSRD
preplace port ad9361_DCLK_2_P -pg 1 -lvl 0 -x -1310 -y 930 -defaultsOSRD
preplace port ad9361_DCLK_3_N -pg 1 -lvl 0 -x -1310 -y 1150 -defaultsOSRD
preplace port ad9364_DCLK_P -pg 1 -lvl 0 -x -1310 -y 1900 -defaultsOSRD
preplace port ad9364_DCLK_N -pg 1 -lvl 0 -x -1310 -y 1920 -defaultsOSRD
preplace port ad9361_RX_FRAME1_P -pg 1 -lvl 0 -x -1310 -y 1110 -defaultsOSRD
preplace port ad9361_RX_FRAME1_N -pg 1 -lvl 0 -x -1310 -y 990 -defaultsOSRD
preplace port ad9361_RX_FRAME2_P -pg 1 -lvl 0 -x -1310 -y 950 -defaultsOSRD
preplace port ad9361_RX_FRAME2_N -pg 1 -lvl 0 -x -1310 -y 1170 -defaultsOSRD
preplace port ad9361_RX_FRAME3_P -pg 1 -lvl 0 -x -1310 -y 1130 -defaultsOSRD
preplace port ad9364_RX_FRAME_P -pg 1 -lvl 0 -x -1310 -y 1940 -defaultsOSRD
preplace port ad9361_RX_FRAME3_N -pg 1 -lvl 0 -x -1310 -y 1010 -defaultsOSRD
preplace port ad9364_RX_FRAME_N -pg 1 -lvl 0 -x -1310 -y 1960 -defaultsOSRD
preplace port ad9361_DCLK_3_P -pg 1 -lvl 0 -x -1310 -y 1520 -defaultsOSRD
preplace port ad9364_SPI_DO -pg 1 -lvl 0 -x -1310 -y 610 -defaultsOSRD
preplace port ad9361_SPI_DO_3 -pg 1 -lvl 0 -x -1310 -y 690 -defaultsOSRD
preplace port ad9361_SPI_DO_1 -pg 1 -lvl 0 -x -1310 -y 650 -defaultsOSRD
preplace port ad9361_SPI_DO_2 -pg 1 -lvl 0 -x -1310 -y 670 -defaultsOSRD
preplace port ad9361_FB_CLK_1_P -pg 1 -lvl 10 -x 30430 -y 900 -defaultsOSRD
preplace port ad9361_FB_CLK_1_N -pg 1 -lvl 10 -x 30430 -y 920 -defaultsOSRD
preplace port ad9361_TX_FRAME1_N -pg 1 -lvl 10 -x 30430 -y 960 -defaultsOSRD
preplace port ad9361_TX_FRAME1_P -pg 1 -lvl 10 -x 30430 -y 940 -defaultsOSRD
preplace port ad9361_FB_CLK_2_N -pg 1 -lvl 10 -x 30430 -y 1000 -defaultsOSRD
preplace port ad9361_FB_CLK_2_P -pg 1 -lvl 10 -x 30430 -y 980 -defaultsOSRD
preplace port ad9361_FB_CLK_3_N -pg 1 -lvl 10 -x 30430 -y 1080 -defaultsOSRD
preplace port ad9361_FB_CLK_3_P -pg 1 -lvl 10 -x 30430 -y 1060 -defaultsOSRD
preplace port ad9364_FB_CLK_N -pg 1 -lvl 10 -x 30430 -y 1890 -defaultsOSRD
preplace port ad9364_FB_CLK_P -pg 1 -lvl 10 -x 30430 -y 1870 -defaultsOSRD
preplace port ad9361_TX_FRAME2_N -pg 1 -lvl 10 -x 30430 -y 1040 -defaultsOSRD
preplace port ad9361_TX_FRAME2_P -pg 1 -lvl 10 -x 30430 -y 1020 -defaultsOSRD
preplace port ad9361_TX_FRAME3_N -pg 1 -lvl 10 -x 30430 -y 1120 -defaultsOSRD
preplace port ad9364_TX_FRAME_N -pg 1 -lvl 10 -x 30430 -y 1930 -defaultsOSRD
preplace port ad9361_TX_FRAME3_P -pg 1 -lvl 10 -x 30430 -y 1100 -defaultsOSRD
preplace port ad9364_TX_FRAME_P -pg 1 -lvl 10 -x 30430 -y 1910 -defaultsOSRD
preplace port PIN_1 -pg 1 -lvl 10 -x 30430 -y 100 -defaultsOSRD
preplace port PIN_2 -pg 1 -lvl 10 -x 30430 -y 140 -defaultsOSRD
preplace port fpga_28v_en_link1 -pg 1 -lvl 10 -x 30430 -y 2130 -defaultsOSRD
preplace port fpga_28v_en_link2 -pg 1 -lvl 10 -x 30430 -y 2150 -defaultsOSRD
preplace port fpga_28v_en_service1 -pg 1 -lvl 10 -x 30430 -y 2170 -defaultsOSRD
preplace port fpga_28v_en_service2 -pg 1 -lvl 10 -x 30430 -y 2190 -defaultsOSRD
preplace port fpga_28v_en_service3 -pg 1 -lvl 10 -x 30430 -y 2210 -defaultsOSRD
preplace port fpga_28v_en_service4 -pg 1 -lvl 10 -x 30430 -y 2230 -defaultsOSRD
preplace port fpga_5v_en_link -pg 1 -lvl 10 -x 30430 -y 2250 -defaultsOSRD
preplace port spi_cs_n_0 -pg 1 -lvl 10 -x 30430 -y 2270 -defaultsOSRD
preplace port spi_sclk_0 -pg 1 -lvl 10 -x 30430 -y 2290 -defaultsOSRD
preplace port spi_mosi_0 -pg 1 -lvl 10 -x 30430 -y 2310 -defaultsOSRD
preplace port spi_cs_n_1 -pg 1 -lvl 10 -x 30430 -y 2330 -defaultsOSRD
preplace port spi_sclk_1 -pg 1 -lvl 10 -x 30430 -y 2350 -defaultsOSRD
preplace port spi_mosi_1 -pg 1 -lvl 10 -x 30430 -y 2370 -defaultsOSRD
preplace port som_28v_en_link1 -pg 1 -lvl 0 -x -1310 -y 2160 -defaultsOSRD
preplace port som_28v_en_link2 -pg 1 -lvl 0 -x -1310 -y 2180 -defaultsOSRD
preplace port som_28v_en_service1 -pg 1 -lvl 0 -x -1310 -y 2200 -defaultsOSRD
preplace port som_28v_en_service2 -pg 1 -lvl 0 -x -1310 -y 2220 -defaultsOSRD
preplace port som_28v_en_service3 -pg 1 -lvl 0 -x -1310 -y 2240 -defaultsOSRD
preplace port som_28v_en_service4 -pg 1 -lvl 0 -x -1310 -y 2260 -defaultsOSRD
preplace port som_5v_en_link -pg 1 -lvl 0 -x -1310 -y 2280 -defaultsOSRD
preplace port spi_miso_0 -pg 1 -lvl 0 -x -1310 -y 2300 -defaultsOSRD
preplace port spi_miso_1 -pg 1 -lvl 0 -x -1310 -y 2320 -defaultsOSRD
preplace port PIN_0 -pg 1 -lvl 10 -x 30430 -y 120 -defaultsOSRD
preplace portBus AXI_RX_DATA_OUT -pg 1 -lvl 10 -x 30430 -y 1670 -defaultsOSRD
preplace portBus AXI_TX_DATA_IN -pg 1 -lvl 0 -x -1310 -y 1300 -defaultsOSRD
preplace portBus ad9361_EN_1 -pg 1 -lvl 10 -x 30430 -y 1260 -defaultsOSRD
preplace portBus ad9361_EN_2 -pg 1 -lvl 10 -x 30430 -y 1280 -defaultsOSRD
preplace portBus ad9361_TXNRX_1 -pg 1 -lvl 10 -x 30430 -y 1300 -defaultsOSRD
preplace portBus ad9361_TXNRX_2 -pg 1 -lvl 10 -x 30430 -y 1320 -defaultsOSRD
preplace portBus ad9361_RESET_1 -pg 1 -lvl 10 -x 30430 -y 200 -defaultsOSRD
preplace portBus ad9361_RESET_2 -pg 1 -lvl 10 -x 30430 -y 220 -defaultsOSRD
preplace portBus ad9361_RESET_3 -pg 1 -lvl 10 -x 30430 -y 240 -defaultsOSRD
preplace portBus ad9364_RESET -pg 1 -lvl 10 -x 30430 -y 260 -defaultsOSRD
preplace portBus ad9361_SPI_CS_3 -pg 1 -lvl 10 -x 30430 -y 620 -defaultsOSRD
preplace portBus ad9361_SPI_CS_1 -pg 1 -lvl 10 -x 30430 -y 640 -defaultsOSRD
preplace portBus ad9361_SPI_CS_2 -pg 1 -lvl 10 -x 30430 -y 660 -defaultsOSRD
preplace portBus ad9364_SPI_CS -pg 1 -lvl 10 -x 30430 -y 520 -defaultsOSRD
preplace portBus ad9361_1_P1_P -pg 1 -lvl 0 -x -1310 -y 1230 -defaultsOSRD
preplace portBus ad9361_1_P1_N -pg 1 -lvl 0 -x -1310 -y 1070 -defaultsOSRD
preplace portBus ad9361_2_P1_N -pg 1 -lvl 0 -x -1310 -y 1210 -defaultsOSRD
preplace portBus ad9361_2_P1_P -pg 1 -lvl 0 -x -1310 -y 1190 -defaultsOSRD
preplace portBus ad9361_3_P1_N -pg 1 -lvl 0 -x -1310 -y 1030 -defaultsOSRD
preplace portBus ad9361_3_P1_P -pg 1 -lvl 0 -x -1310 -y 1050 -defaultsOSRD
preplace portBus ad9364_P1_N -pg 1 -lvl 0 -x -1310 -y 2000 -defaultsOSRD
preplace portBus ad9364_P1_P -pg 1 -lvl 0 -x -1310 -y 1980 -defaultsOSRD
preplace portBus ad9361_1_P0_N -pg 1 -lvl 10 -x 30430 -y 1160 -defaultsOSRD
preplace portBus ad9361_1_P0_P -pg 1 -lvl 10 -x 30430 -y 1140 -defaultsOSRD
preplace portBus ad9361_2_P0_N -pg 1 -lvl 10 -x 30430 -y 1200 -defaultsOSRD
preplace portBus ad9361_2_P0_P -pg 1 -lvl 10 -x 30430 -y 1180 -defaultsOSRD
preplace portBus ad9361_3_P0_N -pg 1 -lvl 10 -x 30430 -y 1240 -defaultsOSRD
preplace portBus ad9361_3_P0_P -pg 1 -lvl 10 -x 30430 -y 1220 -defaultsOSRD
preplace portBus ad9364_P0_N -pg 1 -lvl 10 -x 30430 -y 1970 -defaultsOSRD
preplace portBus ad9364_P0_P -pg 1 -lvl 10 -x 30430 -y 1950 -defaultsOSRD
preplace portBus ad9361_EN_AGC_2 -pg 1 -lvl 10 -x 30430 -y 300 -defaultsOSRD
preplace portBus ad9361_EN_AGC_3 -pg 1 -lvl 10 -x 30430 -y 320 -defaultsOSRD
preplace portBus ad9361_EN_AGC_1 -pg 1 -lvl 10 -x 30430 -y 280 -defaultsOSRD
preplace portBus ad9364_EN_AGC -pg 1 -lvl 10 -x 30430 -y 340 -defaultsOSRD
preplace portBus LED3 -pg 1 -lvl 10 -x 30430 -y 180 -defaultsOSRD
preplace portBus LED2 -pg 1 -lvl 10 -x 30430 -y 80 -defaultsOSRD
preplace portBus LED1 -pg 1 -lvl 10 -x 30430 -y 60 -defaultsOSRD
preplace inst AXI_Peripheral -pg 1 -lvl 2 -x 5480 -y 922 -defaultsOSRD
preplace inst CLK_AXI -pg 1 -lvl 1 -x 4500 -y 1790 -defaultsOSRD
preplace inst AD9364 -pg 1 -lvl 9 -x 29546 -y 5060 -defaultsOSRD
preplace inst AD9361_CTRL -pg 1 -lvl 9 -x 29546 -y 3200 -defaultsOSRD
preplace inst SPI_MOD -pg 1 -lvl 9 -x 29546 -y 1640 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 26 32 30 23 28 33 18 25 20 27 31 24 29 21 22 19} -defaultsOSRD
preplace inst Control_from_SOM_0 -pg 1 -lvl 9 -x 29546 -y 1240 -defaultsOSRD
preplace inst Current_turning_off_0 -pg 1 -lvl 9 -x 29546 -y 5406 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 6 -x 28176 -y 1050 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 7 -x 28446 -y 980 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 24828 -y 230 -defaultsOSRD
preplace inst mqc_t_0 -pg 1 -lvl 9 -x 29546 -y 680 -defaultsOSRD
preplace inst IP_sync_0 -pg 1 -lvl 4 -x 25438 -y 1050 -defaultsOSRD
preplace inst AXI_Peripheral|Concat -pg 1 -lvl 2 -x 5790 -y 1212 -defaultsOSRD
preplace inst AXI_Peripheral|GND -pg 1 -lvl 1 -x 5490 -y 1222 -defaultsOSRD
preplace inst AXI_Peripheral|VCC -pg 1 -lvl 1 -x 5490 -y 902 -defaultsOSRD
preplace inst AXI_Peripheral|AXI_C2C -pg 1 -lvl 3 -x 6200 -y 982 -defaultsOSRD
preplace inst AXI_Peripheral|AXI_C2C_axi_periph -pg 1 -lvl 4 -x 6600 -y 1162 -defaultsOSRD
preplace inst AXI_Peripheral|AXI_DMA -pg 1 -lvl 2 -x 5790 -y 912 -defaultsOSRD
preplace inst AXI_Peripheral|xlconcat_1 -pg 1 -lvl 1 -x 5490 -y 1012 -defaultsOSRD
preplace netloc AXI_Peripheral_AXI_RX_CLK_OUT 1 2 8 7150 340 N 340 N 340 N 340 N 340 N 340 N 340 29750J
preplace netloc AXI_Peripheral_AXI_RX_DATA_OUT 1 2 8 N 1592 N 1592 N 1592 N 1592 N 1592 N 1592 29030 1780 30070J
preplace netloc AXI_TX_CLK_IN_1 1 0 2 -1230J 1120 4880
preplace netloc AXI_TX_DATA_IN_1 1 0 2 -1190J 1130 4810
preplace netloc clk_wiz_0_axi_periph_clk 1 1 8 4820 692 7020 770 24950 800 25660 830 N 830 N 830 28550 840 28790
preplace netloc rst_sys_ps7_100M_peripheral_aresetn 1 1 8 4890 702 7060 780 24940 790 25670 820 N 820 N 820 28560 830 28800
preplace netloc sys_200m_clk 1 1 8 4900 1770 N 1770 N 1770 N 1770 N 1770 N 1770 N 1770 28820
preplace netloc AD9364_ad9364_EN 1 9 1 30200J 1830n
preplace netloc AD9364_ad9364_TXNRX 1 9 1 30210J 1850n
preplace netloc ad9361_spi_clk_4 1 9 1 29890 540n
preplace netloc ad9361_spi_mosi_1 1 9 1 29940 680n
preplace netloc ad9364_DCLK_P_1 1 0 9 NJ 1900 N 1900 N 1900 N 1900 N 1900 N 1900 N 1900 N 1900 28780
preplace netloc ad9364_DCLK_N_1 1 0 9 NJ 1920 N 1920 N 1920 N 1920 N 1920 N 1920 N 1920 N 1920 28770
preplace netloc ad9364_TX_FRAME_P_1 1 0 9 NJ 1940 N 1940 N 1940 N 1940 N 1940 N 1940 N 1940 N 1940 28750
preplace netloc ad9364_TX_FRAME_N_1 1 0 9 NJ 1960 N 1960 N 1960 N 1960 N 1960 N 1960 N 1960 N 1960 28740
preplace netloc ad9364_P1_P_1 1 0 9 NJ 1980 N 1980 N 1980 N 1980 N 1980 N 1980 N 1980 N 1980 28730
preplace netloc ad9364_P1_N_1 1 0 9 NJ 2000 N 2000 N 2000 N 2000 N 2000 N 2000 N 2000 N 2000 28720
preplace netloc Decoder_SPI_0_num_cs_0 1 9 1 29900J 640n
preplace netloc Decoder_SPI_0_num_cs_1 1 9 1 29930J 660n
preplace netloc Decoder_SPI_0_num_cs_2 1 9 1 29920J 620n
preplace netloc Decoder_SPI_0_num_cs_3 1 9 1 29910J 520n
preplace netloc ad9361_SPI_DO_1_1 1 0 9 -1220J 990 4770 652 7090 730 N 730 25850 770 N 770 N 770 N 770 29160
preplace netloc ad9361_SPI_DO_2_1 1 0 9 -1230J 1000 4780 662 7050 740 N 740 25790 780 N 780 N 780 N 780 29130
preplace netloc ad9361_SPI_DO_3_1 1 0 9 -1250J 1010 4790 672 7030 750 N 750 25750 790 N 790 N 790 N 790 29120
preplace netloc ad9364_SPI_DO_1 1 0 9 -1190J 980 4760 642 7100 720 N 720 25810 760 N 760 N 760 N 760 29140
preplace netloc ad9361_DCLK_2_P_1 1 0 9 NJ 930 4710 592 7190 660 N 660 25900 700 N 700 N 700 N 700 28950
preplace netloc ad9361_RX_FRAME2_P_1 1 0 9 NJ 950 4730 612 7040 690 N 690 25860 730 N 730 N 730 N 730 29100
preplace netloc ad9361_DCLK_2_N_1 1 0 9 -1270J 920 4700 582 7200 650 N 650 25870 690 N 690 N 690 N 690 29150
preplace netloc ad9361_RX_FRAME1_N_1 1 0 9 -1290J 890 4670 552 7210 670 N 670 25770 710 N 710 N 710 N 710 29110
preplace netloc ad9361_RX_FRAME3_N_1 1 0 9 -1280J 960 4740 622 7070 700 N 700 25890 740 N 740 N 740 N 740 28930
preplace netloc ad9361_3_P1_N_1 1 0 9 -1260J 910 4690 572 7110 790 24960 780 25700 810 N 810 N 810 N 810 29040
preplace netloc ad9361_3_P1_P_1 1 0 9 -1200J 970 4750 632 7140 710 N 710 25760 750 N 750 N 750 N 750 29070
preplace netloc ad9361_DCLK_1_N_1 1 0 9 -1240J 900 4680 562 7220 640 N 640 25830 680 N 680 N 680 N 680 28940
preplace netloc ad9361_RX_FRAME1_P_1 1 0 9 -1210J 940 4720 602 7180 680 N 680 25820 720 N 720 N 720 N 720 28920
preplace netloc ad9361_RX_FRAME3_P_1 1 0 9 -1270J 1140 4740 1730 N 1730 N 1730 N 1730 N 1730 N 1730 N 1730 28900
preplace netloc ad9361_DCLK_3_N_1 1 0 9 NJ 1150 4880 1700 N 1700 N 1700 N 1700 N 1700 N 1700 N 1700 28630
preplace netloc ad9361_RX_FRAME2_N_1 1 0 9 NJ 1170 4870 1720 N 1720 N 1720 N 1720 N 1720 N 1720 N 1720 28890
preplace netloc ad9361_2_P1_P_1 1 0 9 NJ 1190 4840 1760 N 1760 N 1760 N 1760 N 1760 N 1760 N 1760 28840
preplace netloc ad9361_2_P1_N_1 1 0 9 NJ 1210 4830 1750 N 1750 N 1750 N 1750 N 1750 N 1750 N 1750 28850
preplace netloc ad9361_DCLK_1_P_1 1 0 9 NJ 1250 4860 1690 N 1690 N 1690 N 1690 N 1690 N 1690 N 1690 28880
preplace netloc DSP_ad9361_TXNRX_3 1 9 1 29950J 860n
preplace netloc DSP_ad9361_EN_3 1 9 1 29960J 880n
preplace netloc ad9361_DCLK_3_P_1 1 0 9 NJ 1520 4850 1710 N 1710 N 1710 N 1710 N 1710 N 1710 N 1710 28870
preplace netloc DSP_ad9361_FB_CLK_1_P 1 9 1 29970J 900n
preplace netloc DSP_ad9361_FB_CLK_1_N 1 9 1 29980J 920n
preplace netloc DSP_ad9361_TX_FRAME1_P 1 9 1 29990J 940n
preplace netloc DSP_ad9361_TX_FRAME1_N 1 9 1 30000J 960n
preplace netloc DSP_ad9361_FB_CLK_2_P 1 9 1 30010J 980n
preplace netloc DSP_ad9361_FB_CLK_2_N 1 9 1 30020J 1000n
preplace netloc DSP_ad9361_TX_FRAME2_P 1 9 1 30030J 1020n
preplace netloc DSP_ad9361_TX_FRAME2_N 1 9 1 30040J 1040n
preplace netloc DSP_ad9361_FB_CLK_3_P 1 9 1 30050J 1060n
preplace netloc DSP_ad9361_FB_CLK_3_N 1 9 1 30060J 1080n
preplace netloc DSP_ad9361_TX_FRAME3_P 1 9 1 30080J 1100n
preplace netloc DSP_ad9361_TX_FRAME3_N 1 9 1 30090J 1120n
preplace netloc AD9364_ad9361_FB_CLK_P 1 9 1 30220J 1870n
preplace netloc AD9364_ad9364_FB_CLK_N 1 9 1 30230J 1890n
preplace netloc AD9364_ad9364_TX_FRAME_P1 1 9 1 30240J 1910n
preplace netloc AD9364_ad9364_TX_FRAME_N1 1 9 1 30250J 1930n
preplace netloc DSP_ad9361_1_P0_P 1 9 1 30100J 1140n
preplace netloc DSP_ad9361_1_P0_N 1 9 1 30110J 1160n
preplace netloc DSP_ad9361_2_P0_P 1 9 1 30120J 1180n
preplace netloc DSP_ad9361_2_P0_N 1 9 1 30130J 1200n
preplace netloc DSP_ad9361_3_P0_P 1 9 1 30140J 1220n
preplace netloc DSP_ad9361_3_P0_N 1 9 1 30150J 1240n
preplace netloc AD9364_ad9364_P0_P 1 9 1 30260J 1950n
preplace netloc AD9364_ad9364_P0_N 1 9 1 30270J 1970n
preplace netloc SPI_MOD_ip2intc_irpt 1 1 9 4910 320 N 320 N 320 N 320 N 320 N 320 N 320 N 320 29780
preplace netloc DSP_ad9361_EN_1 1 9 1 30160J 1260n
preplace netloc DSP_ad9361_EN_2 1 9 1 30170J 1280n
preplace netloc DSP_ad9361_TXNRX_1 1 9 1 30180J 1300n
preplace netloc DSP_ad9361_TXNRX_2 1 9 1 30190J 1320n
preplace netloc ad9361_1_P1_P_1 1 0 9 NJ 1230 4680 1740 N 1740 N 1740 N 1740 N 1740 N 1740 N 1740 28860
preplace netloc ad9361_1_P1_N_1 1 0 9 NJ 1070 4800 682 7010 760 N 760 25710 800 N 800 N 800 N 800 29020
preplace netloc ibuf_0_out_ref 1 1 8 N 1830 N 1830 N 1830 N 1830 N 1830 N 1830 N 1830 28810
preplace netloc AD9361_ctrl_data_rate 1 1 9 4910 5190 N 5190 N 5190 N 5190 N 5190 N 5190 N 5190 29110 5586 29760
preplace netloc up_txnrx_1 1 8 2 29160 5596 29750
preplace netloc clk_axi_reset_n 1 1 8 N 1810 N 1810 N 1810 N 1810 N 1810 N 1810 N 1810 28760
preplace netloc reset_1 1 1 9 4930 2410 N 2410 N 2410 N 2410 N 2410 N 2410 N 2410 N 2410 29740
preplace netloc Current_turning_off_0_fpga_en_28v_l1 1 9 1 30280J 2130n
preplace netloc Current_turning_off_0_fpga_en_28v_l2 1 9 1 30290J 2150n
preplace netloc Current_turning_off_0_fpga_en_28v_s1 1 9 1 30300J 2170n
preplace netloc Current_turning_off_0_fpga_en_28v_s2 1 9 1 30310J 2190n
preplace netloc Current_turning_off_0_fpga_en_28v_s3 1 9 1 30320J 2210n
preplace netloc Current_turning_off_0_fpga_en_28v_s4 1 9 1 30330J 2230n
preplace netloc Current_turning_off_0_fpga_en_5v_s 1 9 1 30340J 2250n
preplace netloc Current_turning_off_0_spi_cs_n_0 1 9 1 30350J 2270n
preplace netloc Current_turning_off_0_spi_sclk_0 1 9 1 30360J 2290n
preplace netloc Current_turning_off_0_spi_mosi_0 1 9 1 30370J 2310n
preplace netloc Current_turning_off_0_spi_cs_n_1 1 9 1 30380J 2330n
preplace netloc Current_turning_off_0_spi_sclk_1 1 9 1 30390J 2350n
preplace netloc Current_turning_off_0_spi_mosi_1 1 9 1 30400J 2370n
preplace netloc som_en_28v_l1_1 1 0 9 NJ 2160 N 2160 N 2160 N 2160 N 2160 N 2160 N 2160 N 2160 28710
preplace netloc som_en_28v_l2_1 1 0 9 NJ 2180 N 2180 N 2180 N 2180 N 2180 N 2180 N 2180 N 2180 28700
preplace netloc som_en_28v_s1_1 1 0 9 NJ 2200 N 2200 N 2200 N 2200 N 2200 N 2200 N 2200 N 2200 28690
preplace netloc som_en_28v_s2_1 1 0 9 NJ 2220 N 2220 N 2220 N 2220 N 2220 N 2220 N 2220 N 2220 28680
preplace netloc som_en_28v_s3_1 1 0 9 NJ 2240 N 2240 N 2240 N 2240 N 2240 N 2240 N 2240 N 2240 28670
preplace netloc som_en_28v_s4_1 1 0 9 NJ 2260 N 2260 N 2260 N 2260 N 2260 N 2260 N 2260 N 2260 28660
preplace netloc som_en_5v_s_1 1 0 9 NJ 2280 N 2280 N 2280 N 2280 N 2280 N 2280 N 2280 N 2280 28650
preplace netloc spi_miso_0_1 1 0 9 NJ 2300 N 2300 N 2300 N 2300 N 2300 N 2300 N 2300 N 2300 28640
preplace netloc spi_miso_1_1 1 0 9 NJ 2320 N 2320 N 2320 N 2320 N 2320 N 2320 N 2320 N 2320 28620
preplace netloc Control_from_SOM_0_ad9361_1_reset 1 9 1 29810J 200n
preplace netloc Control_from_SOM_0_ad9361_2_reset 1 9 1 29820J 220n
preplace netloc Control_from_SOM_0_ad9361_2_en_agc 1 9 1 29860J 300n
preplace netloc Control_from_SOM_0_ad9361_1_en_agc 1 9 1 29850J 280n
preplace netloc Control_from_SOM_0_ad9364_en_agc 1 9 1 29880J 340n
preplace netloc Control_from_SOM_0_ad9361_3_en_agc 1 9 1 29870J 320n
preplace netloc Control_from_SOM_0_ad9364_reset 1 9 1 29840J 260n
preplace netloc Control_from_SOM_0_ad9361_3_reset 1 9 1 29830J 240n
preplace netloc FPGA_REF_40MHZ_1 1 0 1 NJ 1790
preplace netloc AD9361_CTRL_peripheral_aresetn1 1 3 7 25000 600 N 600 N 600 N 600 N 600 28950 380 29770
preplace netloc IP_sync_0_LED_en 1 4 6 25730 60 N 60 N 60 N 60 N 60 N
preplace netloc IP_sync_0_sync_osop 1 4 6 25690 120 N 120 N 120 N 120 N 120 N
preplace netloc AD9361_CTRL_dout_data_4 1 3 7 25010 810 25650 840 N 840 28270 1050 28580 980 N 980 29730
preplace netloc AD9361_CTRL_dout_data_5 1 3 7 24990 610 N 610 N 610 28280 310 N 310 N 310 29800
preplace netloc mqc_t_0_odata_buff_0 1 1 9 4920 350 N 350 N 350 N 350 N 350 N 350 N 350 N 350 29740
preplace netloc mqc_t_0_odata_buff_1 1 1 9 4930 370 N 370 N 370 N 370 N 370 N 370 N 370 N 370 29730
preplace netloc IP_sync_0_sync_odat_re 1 4 5 25910 660 N 660 28300 640 N 640 28970
preplace netloc IP_sync_0_sync_odat_im 1 4 5 25880 650 N 650 N 650 N 650 28990
preplace netloc mqc_t_0_oready_buff 1 3 7 24980 360 NJ 360 N 360 N 360 N 360 N 360 29760
preplace netloc IP_sync_0_sync_trh_hold 1 4 6 25720 180 N 180 N 180 N 180 N 180 NJ
preplace netloc xlconstant_0_dout 1 6 3 28260 910 N 910 29170
preplace netloc xlconcat_1_dout 1 7 2 28570 820 29010
preplace netloc IP_sync_0_sync_vrf_oval 1 4 6 25680 80 N 80 NJ 80 NJ 80 N 80 NJ
preplace netloc IP_sync_0_sync_rdy_wr_buff 1 4 5 25780 670 N 670 NJ 670 NJ 670 29000
preplace netloc AD9361_CTRL_clk_out1 1 2 8 7220 330 N 330 N 330 N 330 N 330 N 330 29010 330 29790
preplace netloc Net 1 3 6 24970 440 NJ 440 N 440 NJ 440 NJ 440 N
preplace netloc IP_sync_0_sync_osop_buff 1 4 5 25840 640 NJ 640 28290J 610 NJ 610 28960J
preplace netloc IP_sync_0_sync_str_frame 1 4 6 25800 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ
preplace netloc AXI_Peripheral_fifo_wr_xfer_req 1 2 7 7170J 630 NJ 630 NJ 630 NJ 630 NJ 630 NJ 630 28980
preplace netloc IP_sync_0_sync_val_osop 1 4 6 25740 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ
preplace netloc AXI_Peripheral_M03_AXI 1 2 7 7140 840 N 840 25620 870 N 870 N 870 N 870 28910
preplace netloc AXI_Peripheral_M10_AXI 1 2 2 7220 980 N
preplace netloc AXI_Peripheral_M01_AXI 1 2 7 7100 820 N 820 25640 850 N 850 N 850 N 850 29060
preplace netloc AXI_Peripheral_M04_AXI 1 2 7 7160 850 N 850 25610 880 N 880 N 880 N 880 29090
preplace netloc AXI_Peripheral_M00_AXI 1 2 7 7080 620 N 620 N 620 N 620 N 620 N 620 28960
preplace netloc AXI_Peripheral_M02_AXI 1 2 7 7130 830 N 830 25630 860 N 860 N 860 N 860 29050
preplace netloc AXI_Peripheral_M14_AXI 1 2 7 7210 870 N 870 25590 900 N 900 N 900 N 900 28830
preplace netloc AXI_Peripheral_M12_AXI 1 2 1 7120 200n
preplace netloc AXI_Peripheral_M06_AXI 1 2 7 7200 860 N 860 25600 890 N 890 N 890 N 890 29080
preplace netloc AXI_Peripheral|GND_dout 1 1 1 5600 1222n
preplace netloc AXI_Peripheral|In0_1 1 0 2 NJ 1152 5610
preplace netloc AXI_Peripheral|M12_ARESETN_1 1 0 4 NJ 1092 5600 752 5980 832 6450
preplace netloc AXI_Peripheral|Net 1 0 4 NJ 1132 5620 1072 5940 842 6440
preplace netloc AXI_Peripheral|axi_dmac_0_irq 1 1 2 5650 1122 5930
preplace netloc AXI_Peripheral|idelay_ref_clk_1 1 0 3 NJ 1112 NJ 1112 5970
preplace netloc AXI_Peripheral|AXI_TX_CLK_IN_1 1 0 3 5370J 1082 NJ 1082 5950
preplace netloc AXI_Peripheral|AXI_TX_DATA_IN_1 1 0 3 5350J 1102 NJ 1102 5980
preplace netloc AXI_Peripheral|AXI_C2C_axi_c2c_selio_tx_data_out 1 3 2 6420 1592 NJ
preplace netloc AXI_Peripheral|AXI_C2C_axi_c2c_selio_tx_clk_out 1 3 2 6430 1582 6790J
preplace netloc AXI_Peripheral|AXI_DMA_fifo_wr_xfer_req 1 1 4 5640 1632 NJ 1632 NJ 1632 NJ
preplace netloc AXI_Peripheral|fifo_wr_clk_1 1 0 2 5370J 1162 5630
preplace netloc AXI_Peripheral|VCC_dout 1 1 1 5590 852n
preplace netloc AXI_Peripheral|fifo_wr_data_0_1 1 0 1 5360 1002n
preplace netloc AXI_Peripheral|fifo_wr_data_1_1 1 0 1 5380 1022n
preplace netloc AXI_Peripheral|xlconcat_1_dout 1 1 1 5610 872n
preplace netloc AXI_Peripheral|Concat_dout 1 2 1 5960 962n
preplace netloc AXI_Peripheral|Conn7 1 4 1 N 1252
preplace netloc AXI_Peripheral|AXI_C2C_axi_periph_M01_AXI 1 4 1 6760 992n
preplace netloc AXI_Peripheral|AXI_C2C_axi_periph_M02_AXI 1 4 1 6780 1012n
preplace netloc AXI_Peripheral|AXI_C2C_axi_periph_M11_AXI 1 4 1 6820 1092n
preplace netloc AXI_Peripheral|Conn5 1 4 1 N 1192
preplace netloc AXI_Peripheral|Conn3 1 4 1 6830 1112n
preplace netloc AXI_Peripheral|AXI_C2C_axi_periph_M00_AXI 1 4 1 6770 1012n
preplace netloc AXI_Peripheral|Conn4 1 4 1 N 1172
preplace netloc AXI_Peripheral|Conn2 1 4 1 N 1152
preplace netloc AXI_Peripheral|Conn1 1 4 1 6810 1112n
preplace netloc AXI_Peripheral|AXI_C2C_axi_periph_M03_AXI 1 4 1 6790 1052n
preplace netloc AXI_Peripheral|AXI_C2C_axi_periph_M04_AXI 1 1 4 5610 742 NJ 742 NJ 742 6750
preplace netloc AXI_Peripheral|AXI_C2C_m_axi_lite 1 3 1 6420 802n
preplace netloc AXI_Peripheral|Conn6 1 4 1 N 1212
preplace netloc AXI_Peripheral|AXI_C2C_axi_periph_M06_AXI 1 4 1 6800 1072n
preplace netloc AXI_Peripheral|AXI_DMA_m_dest_axi 1 2 1 N 902
levelinfo -pg 1 -1310 4500 5480 24828 25438 25930 28176 28446 28600 29546 30430
levelinfo -hier AXI_Peripheral * 5490 5790 6200 6600 *
pagesize -pg 1 -db -bbox -sgen -1520 -2690 30650 7500
pagesize -hier AXI_Peripheral -db -bbox -sgen 5320 732 6860 1642
"
}
{
   "da_axi4_cnt":"91",
   "da_board_cnt":"5",
   "da_clkrst_cnt":"25"
}
