
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.2.1.288.0

// backanno -o FPGA_Intan_Driver_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui -msgset C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_RHS_Driver/promote.xml FPGA_Intan_Driver_impl_1.udb 
// Netlist created on Wed Jan 28 09:09:21 2026
// Netlist written on Wed Jan 28 09:09:32 2026
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top_level ( o_STM32_SPI4_CS_n, o_STM32_SPI4_Clk, o_STM32_SPI4_MOSI, 
                   i_RHS_SPI_MISO_1, i_clk, o_reset, o_Controller_Mode, 
                   LED4_OUT, LED3_OUT, LED2_OUT, LED1_OUT, o_BOOST_ENABLE, 
                   o_RHS_SPI_CS_n_1, o_RHS_SPI_Clk, o_RHS_SPI_MOSI, 
                   i_STM32_SPI4_MISO, RGB0_OUT, RGB2_OUT, RGB1_OUT, CTRL0_IN );
  input  i_RHS_SPI_MISO_1, i_clk, CTRL0_IN;
  output o_reset;
  output [3:0] o_Controller_Mode;
  output LED4_OUT, LED3_OUT, LED2_OUT, LED1_OUT, o_BOOST_ENABLE, 
         o_RHS_SPI_CS_n_1, o_RHS_SPI_Clk, o_RHS_SPI_MOSI, i_STM32_SPI4_MISO, 
         RGB0_OUT, RGB2_OUT, RGB1_OUT;
  inout  o_STM32_SPI4_CS_n, o_STM32_SPI4_Clk, o_STM32_SPI4_MOSI;
  wire   
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[10] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[9] 
         , \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9490 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[10] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1789 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8776 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[9] , 
         o_reset_c, pll_clk_int, 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[8] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[7] 
         , \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9487 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8774 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[6] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[5] 
         , \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9484 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8772 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[4] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[3] 
         , \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9481 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8770 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[2] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[1] 
         , \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9478 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8768 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[0] 
         , \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9475 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9469 
         , VCC_net, 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8735 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n1817 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9466 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8733 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9463 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8731 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9460 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] 
         , \reset_counter_27__N_1[27] , n9532, n8765, \reset_counter[27] , 
         \reset_counter_27__N_1[26] , \reset_counter_27__N_1[25] , n9529, 
         \reset_counter[26] , n8763, \reset_counter[25] , 
         \reset_counter_27__N_1[24] , \reset_counter_27__N_1[23] , n9526, 
         \reset_counter[24] , n8761, \reset_counter[23] , 
         \reset_counter_27__N_1[22] , \reset_counter_27__N_1[21] , n9523, 
         \reset_counter[22] , n8759, \reset_counter[21] , 
         \reset_counter_27__N_1[20] , \reset_counter_27__N_1[19] , n9520, 
         \reset_counter[20] , n8757, \reset_counter[19] , 
         \reset_counter_27__N_1[18] , \reset_counter_27__N_1[17] , n9517, 
         \reset_counter[18] , n8755, \reset_counter[17] , 
         \reset_counter_27__N_1[16] , \reset_counter_27__N_1[15] , n9514, 
         \reset_counter[16] , n8753, \reset_counter[15] , 
         \reset_counter_27__N_1[14] , \reset_counter_27__N_1[13] , n9511, 
         \reset_counter[14] , n8751, \reset_counter[13] , 
         \reset_counter_27__N_1[12] , \reset_counter_27__N_1[11] , n9508, 
         \reset_counter[12] , n8749, \reset_counter[11] , 
         \reset_counter_27__N_1[10] , \reset_counter_27__N_1[9] , n9505, 
         \reset_counter[10] , n8747, \reset_counter[9] , 
         \reset_counter_27__N_1[8] , \reset_counter_27__N_1[7] , n9502, 
         \reset_counter[8] , n8745, \reset_counter[7] , 
         \reset_counter_27__N_1[4] , \reset_counter_27__N_1[3] , n9496, 
         \reset_counter[4] , n8741, \reset_counter[3] , n8743, 
         \reset_counter_27__N_1[6] , \reset_counter_27__N_1[5] , n9499, 
         \reset_counter[6] , \reset_counter[5] , \reset_counter_27__N_1[2] , 
         \reset_counter_27__N_1[1] , n9493, \reset_counter[2] , n8739, 
         \reset_counter[1] , \reset_counter_27__N_1[0] , n9472, 
         \reset_counter[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk.sig_000.FeedThruLUT 
         , \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk , 
         int_STM32_SPI_Clk, 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_57[0] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n3 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8498 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_79[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8505 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk 
         , \GND_net\000.BUF0 , o_Controller_Mode_0_0, RGB1_OUT_c, 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12 , 
         n26, n37, n36, n40, n34, n39, n38, n8671, n7598, n8680, n9041, n8, 
         n8682, i_STM32_SPI4_MISO_c, i_RHS_SPI_MISO_1_c, o_reset_c_N_241, 
         o_RHS_SPI_MOSI_c_N_238, n1102, o_RHS_SPI_MOSI_c, 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk.sig_001.FeedThruLUT 
         , int_RHD2132_SPI_Clk, o_RHS_SPI_Clk_c_N_239, o_RHS_SPI_Clk_c, 
         \n8680$n0 , o_RHS_SPI_CS_n_1_c_N_240, o_RHS_SPI_CS_n_1_c, GND_net, 
         i_clk_c, \pll_inst.lscc_pll_inst.feedback_w ;

  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_0 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_0 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[10] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[9] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9490 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[10] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1789 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8776 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[9] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1789 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8776 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9490 ), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[9] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[10] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[9] )
    , 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[10] )
    , .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9490 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[8] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[7] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9487 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[8] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1789 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8774 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[7] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1789 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8774 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9487 ), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[7] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[8] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[7] )
    , 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[8] )
    , .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8776 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9487 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[6] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[5] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9484 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[6] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1789 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8772 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[5] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1789 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8772 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9484 ), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[5] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[5] )
    , 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[6] )
    , .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8774 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9484 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[4] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[3] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9481 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[4] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1789 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8770 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[3] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1789 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8770 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9481 ), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[3] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[4] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[3] )
    , 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[4] )
    , .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8772 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9481 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_4 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_4 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[2] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[1] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9478 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[2] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1789 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8768 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1789 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8768 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9478 ), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[1] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[1] )
    , 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[2] )
    , .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8770 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9478 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_5 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_5 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[0] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9475 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[0] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1789 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9475 ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[0] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_59[0] )
    , .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8768 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9475 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_6 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_6 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[6] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[5] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9469 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8735 )
    , .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n1817 )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8735 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9469 )
    , 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[5] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[6] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9469 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_7 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_7 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[4] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[3] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9466 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8733 )
    , .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n1817 )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8733 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9466 )
    , 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[4] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8735 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9466 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_8 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_8 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[2] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[1] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9463 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8731 )
    , .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n1817 )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8731 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9463 )
    , 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[2] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8733 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9463 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_9 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_9 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[0] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9460 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n1817 )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9460 )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n42[0] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8731 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9460 )
    );
  SLICE_10 SLICE_10( .DI0(\reset_counter_27__N_1[27] ), .D1(n9532), .D0(n8765), 
    .C0(\reset_counter[27] ), .CLK(pll_clk_int), .CIN0(n8765), .CIN1(n9532), 
    .Q0(\reset_counter[27] ), .F0(\reset_counter_27__N_1[27] ), .COUT0(n9532));
  SLICE_11 SLICE_11( .DI1(\reset_counter_27__N_1[26] ), 
    .DI0(\reset_counter_27__N_1[25] ), .D1(n9529), .C1(\reset_counter[26] ), 
    .D0(n8763), .C0(\reset_counter[25] ), .CLK(pll_clk_int), .CIN0(n8763), 
    .CIN1(n9529), .Q0(\reset_counter[25] ), .Q1(\reset_counter[26] ), 
    .F0(\reset_counter_27__N_1[25] ), .F1(\reset_counter_27__N_1[26] ), 
    .COUT1(n8765), .COUT0(n9529));
  SLICE_12 SLICE_12( .DI1(\reset_counter_27__N_1[24] ), 
    .DI0(\reset_counter_27__N_1[23] ), .D1(n9526), .C1(\reset_counter[24] ), 
    .D0(n8761), .C0(\reset_counter[23] ), .CLK(pll_clk_int), .CIN0(n8761), 
    .CIN1(n9526), .Q0(\reset_counter[23] ), .Q1(\reset_counter[24] ), 
    .F0(\reset_counter_27__N_1[23] ), .F1(\reset_counter_27__N_1[24] ), 
    .COUT1(n8763), .COUT0(n9526));
  SLICE_13 SLICE_13( .DI1(\reset_counter_27__N_1[22] ), 
    .DI0(\reset_counter_27__N_1[21] ), .D1(n9523), .C1(\reset_counter[22] ), 
    .D0(n8759), .C0(\reset_counter[21] ), .CLK(pll_clk_int), .CIN0(n8759), 
    .CIN1(n9523), .Q0(\reset_counter[21] ), .Q1(\reset_counter[22] ), 
    .F0(\reset_counter_27__N_1[21] ), .F1(\reset_counter_27__N_1[22] ), 
    .COUT1(n8761), .COUT0(n9523));
  SLICE_14 SLICE_14( .DI1(\reset_counter_27__N_1[20] ), 
    .DI0(\reset_counter_27__N_1[19] ), .D1(n9520), .C1(\reset_counter[20] ), 
    .D0(n8757), .C0(\reset_counter[19] ), .CLK(pll_clk_int), .CIN0(n8757), 
    .CIN1(n9520), .Q0(\reset_counter[19] ), .Q1(\reset_counter[20] ), 
    .F0(\reset_counter_27__N_1[19] ), .F1(\reset_counter_27__N_1[20] ), 
    .COUT1(n8759), .COUT0(n9520));
  SLICE_15 SLICE_15( .DI1(\reset_counter_27__N_1[18] ), 
    .DI0(\reset_counter_27__N_1[17] ), .D1(n9517), .C1(\reset_counter[18] ), 
    .D0(n8755), .C0(\reset_counter[17] ), .CLK(pll_clk_int), .CIN0(n8755), 
    .CIN1(n9517), .Q0(\reset_counter[17] ), .Q1(\reset_counter[18] ), 
    .F0(\reset_counter_27__N_1[17] ), .F1(\reset_counter_27__N_1[18] ), 
    .COUT1(n8757), .COUT0(n9517));
  SLICE_16 SLICE_16( .DI1(\reset_counter_27__N_1[16] ), 
    .DI0(\reset_counter_27__N_1[15] ), .D1(n9514), .C1(\reset_counter[16] ), 
    .D0(n8753), .C0(\reset_counter[15] ), .CLK(pll_clk_int), .CIN0(n8753), 
    .CIN1(n9514), .Q0(\reset_counter[15] ), .Q1(\reset_counter[16] ), 
    .F0(\reset_counter_27__N_1[15] ), .F1(\reset_counter_27__N_1[16] ), 
    .COUT1(n8755), .COUT0(n9514));
  SLICE_17 SLICE_17( .DI1(\reset_counter_27__N_1[14] ), 
    .DI0(\reset_counter_27__N_1[13] ), .D1(n9511), .C1(\reset_counter[14] ), 
    .D0(n8751), .C0(\reset_counter[13] ), .CLK(pll_clk_int), .CIN0(n8751), 
    .CIN1(n9511), .Q0(\reset_counter[13] ), .Q1(\reset_counter[14] ), 
    .F0(\reset_counter_27__N_1[13] ), .F1(\reset_counter_27__N_1[14] ), 
    .COUT1(n8753), .COUT0(n9511));
  SLICE_18 SLICE_18( .DI1(\reset_counter_27__N_1[12] ), 
    .DI0(\reset_counter_27__N_1[11] ), .D1(n9508), .C1(\reset_counter[12] ), 
    .D0(n8749), .C0(\reset_counter[11] ), .CLK(pll_clk_int), .CIN0(n8749), 
    .CIN1(n9508), .Q0(\reset_counter[11] ), .Q1(\reset_counter[12] ), 
    .F0(\reset_counter_27__N_1[11] ), .F1(\reset_counter_27__N_1[12] ), 
    .COUT1(n8751), .COUT0(n9508));
  SLICE_19 SLICE_19( .DI1(\reset_counter_27__N_1[10] ), 
    .DI0(\reset_counter_27__N_1[9] ), .D1(n9505), .C1(\reset_counter[10] ), 
    .D0(n8747), .C0(\reset_counter[9] ), .CLK(pll_clk_int), .CIN0(n8747), 
    .CIN1(n9505), .Q0(\reset_counter[9] ), .Q1(\reset_counter[10] ), 
    .F0(\reset_counter_27__N_1[9] ), .F1(\reset_counter_27__N_1[10] ), 
    .COUT1(n8749), .COUT0(n9505));
  SLICE_20 SLICE_20( .DI1(\reset_counter_27__N_1[8] ), 
    .DI0(\reset_counter_27__N_1[7] ), .D1(n9502), .C1(\reset_counter[8] ), 
    .D0(n8745), .C0(\reset_counter[7] ), .CLK(pll_clk_int), .CIN0(n8745), 
    .CIN1(n9502), .Q0(\reset_counter[7] ), .Q1(\reset_counter[8] ), 
    .F0(\reset_counter_27__N_1[7] ), .F1(\reset_counter_27__N_1[8] ), 
    .COUT1(n8747), .COUT0(n9502));
  SLICE_21 SLICE_21( .DI1(\reset_counter_27__N_1[4] ), 
    .DI0(\reset_counter_27__N_1[3] ), .D1(n9496), .C1(\reset_counter[4] ), 
    .D0(n8741), .C0(\reset_counter[3] ), .CLK(pll_clk_int), .CIN0(n8741), 
    .CIN1(n9496), .Q0(\reset_counter[3] ), .Q1(\reset_counter[4] ), 
    .F0(\reset_counter_27__N_1[3] ), .F1(\reset_counter_27__N_1[4] ), 
    .COUT1(n8743), .COUT0(n9496));
  SLICE_22 SLICE_22( .DI1(\reset_counter_27__N_1[6] ), 
    .DI0(\reset_counter_27__N_1[5] ), .D1(n9499), .C1(\reset_counter[6] ), 
    .D0(n8743), .C0(\reset_counter[5] ), .CLK(pll_clk_int), .CIN0(n8743), 
    .CIN1(n9499), .Q0(\reset_counter[5] ), .Q1(\reset_counter[6] ), 
    .F0(\reset_counter_27__N_1[5] ), .F1(\reset_counter_27__N_1[6] ), 
    .COUT1(n8745), .COUT0(n9499));
  SLICE_23 SLICE_23( .DI1(\reset_counter_27__N_1[2] ), 
    .DI0(\reset_counter_27__N_1[1] ), .D1(n9493), .C1(\reset_counter[2] ), 
    .D0(n8739), .C0(\reset_counter[1] ), .CLK(pll_clk_int), .CIN0(n8739), 
    .CIN1(n9493), .Q0(\reset_counter[1] ), .Q1(\reset_counter[2] ), 
    .F0(\reset_counter_27__N_1[1] ), .F1(\reset_counter_27__N_1[2] ), 
    .COUT1(n8741), .COUT0(n9493));
  SLICE_24 SLICE_24( .DI1(\reset_counter_27__N_1[0] ), .D1(n9472), 
    .C1(\reset_counter[0] ), .B1(VCC_net), .CLK(pll_clk_int), .CIN1(n9472), 
    .Q1(\reset_counter[0] ), .F1(\reset_counter_27__N_1[0] ), .COUT1(n8739), 
    .COUT0(n9472));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_25 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_25 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk.sig_000.FeedThruLUT )
    , .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(int_STM32_SPI_Clk), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk.sig_000.FeedThruLUT )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_26 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_26 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_57[0] )
    , 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n3 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_57[0] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_27 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_27 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8498 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n3 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8498 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_29 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_29 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_79[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_79[0] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_30 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_30 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8505 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8505 )
    );
  SLICE_31 SLICE_31( .DI0(\GND_net\000.BUF0 ), .CE(o_Controller_Mode_0_0), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(RGB1_OUT_c), 
    .F0(\GND_net\000.BUF0 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_34 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_34 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[5] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n3 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1789 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n3 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_36 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_36 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[4] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[6] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[3] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[7] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[8] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_38 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_38 
    ( 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n1817 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_39 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_39 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ));
  SLICE_40 SLICE_40( .D1(\reset_counter[21] ), .C1(\reset_counter[8] ), 
    .B1(\reset_counter[10] ), .A1(\reset_counter[7] ), 
    .D0(\reset_counter[14] ), .C0(\reset_counter[27] ), .F0(n26), .F1(n37));
  SLICE_41 SLICE_41( .D1(\reset_counter[11] ), .C1(n36), .B1(n26), 
    .A1(\reset_counter[15] ), .D0(\reset_counter[25] ), 
    .C0(\reset_counter[22] ), .B0(\reset_counter[23] ), 
    .A0(\reset_counter[6] ), .F0(n36), .F1(n40));
  SLICE_42 SLICE_42( .D1(\reset_counter[17] ), .C1(n34), 
    .B1(\reset_counter[16] ), .D0(\reset_counter[12] ), 
    .C0(\reset_counter[13] ), .B0(\reset_counter[9] ), 
    .A0(\reset_counter[26] ), .F0(n34), .F1(n39));
  SLICE_44 SLICE_44( .D0(\reset_counter[20] ), .C0(\reset_counter[19] ), 
    .B0(\reset_counter[18] ), .A0(\reset_counter[24] ), .F0(n38));
  SLICE_45 SLICE_45( .D1(n8671), .C1(n7598), .B1(\reset_counter[4] ), 
    .A1(\reset_counter[5] ), .D0(n38), .C0(n40), .B0(n37), .A0(n39), 
    .F0(n7598), .F1(n8680));
  SLICE_46 SLICE_46( .D1(\reset_counter[2] ), .C1(n9041), .B1(n7598), 
    .A1(\reset_counter[5] ), .D0(\reset_counter[4] ), .C0(\reset_counter[1] ), 
    .F0(n9041), .F1(n8));
  SLICE_48 SLICE_48( .D0(n8680), .C0(n8), .B0(\reset_counter[0] ), 
    .A0(\reset_counter[3] ), .F0(n8682));
  SLICE_50 SLICE_50( .F0(VCC_net));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_51 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_51 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[10] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[9] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16 ));
  SLICE_53 SLICE_53( .D0(i_STM32_SPI4_MISO_c), .C0(o_Controller_Mode_0_0), 
    .B0(i_RHS_SPI_MISO_1_c), .F0(i_STM32_SPI4_MISO_c));
  SLICE_56 SLICE_56( .DI1(o_reset_c_N_241), .D1(n7598), .C1(n8671), 
    .B1(\reset_counter[5] ), .A1(\reset_counter[4] ), .C0(\reset_counter[2] ), 
    .A0(\reset_counter[3] ), .CLK(pll_clk_int), .Q1(o_reset_c), .F0(n8671), 
    .F1(o_reset_c_N_241));
  SLICE_57 SLICE_57( .D1(o_RHS_SPI_MOSI_c_N_238), .C1(o_Controller_Mode_0_0), 
    .D0(o_Controller_Mode_0_0), .F0(n1102), .F1(o_RHS_SPI_MOSI_c));
  SLICE_59 SLICE_59( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk.sig_001.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk )
    , .D0(int_RHD2132_SPI_Clk), .C0(o_RHS_SPI_Clk_c_N_239), 
    .A0(o_Controller_Mode_0_0), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(int_RHD2132_SPI_Clk), .F0(o_RHS_SPI_Clk_c), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk.sig_001.FeedThruLUT )
    );
  SLICE_60 SLICE_60( .DI1(\n8680$n0 ), .D1(n8671), .C1(\reset_counter[4] ), 
    .B1(n7598), .A1(\reset_counter[5] ), .D0(o_RHS_SPI_CS_n_1_c_N_240), 
    .C0(o_Controller_Mode_0_0), .CE(n8682), .CLK(pll_clk_int), 
    .Q1(o_Controller_Mode_0_0), .F0(o_RHS_SPI_CS_n_1_c), .F1(\n8680$n0 ));
  SLICE_61 SLICE_61( .F0(GND_net));
  pll_inst_lscc_pll_inst_u_PLL_B \pll_inst.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(i_clk_c), .FEEDBACK(\pll_inst.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\pll_inst.lscc_pll_inst.feedback_w ), 
    .OUTGLOBAL(pll_clk_int));
  o_STM32_SPI4_CS_n o_STM32_SPI4_CS_n_I( .PADDT(n1102), .PADDO(VCC_net), 
    .PADDI(o_RHS_SPI_CS_n_1_c_N_240), .o_STM32_SPI4_CS_n(o_STM32_SPI4_CS_n));
  o_STM32_SPI4_Clk o_STM32_SPI4_Clk_I( .PADDT(n1102), 
    .PADDO(int_STM32_SPI_Clk), .PADDI(o_RHS_SPI_Clk_c_N_239), 
    .o_STM32_SPI4_Clk(o_STM32_SPI4_Clk));
  o_STM32_SPI4_MOSI o_STM32_SPI4_MOSI_I( .PADDT(n1102), .PADDO(GND_net), 
    .PADDI(o_RHS_SPI_MOSI_c_N_238), .o_STM32_SPI4_MOSI(o_STM32_SPI4_MOSI));
  i_RHS_SPI_MISO_1 i_RHS_SPI_MISO_1_I( .PADDI(i_RHS_SPI_MISO_1_c), 
    .i_RHS_SPI_MISO_1(i_RHS_SPI_MISO_1));
  i_clk i_clk_I( .PADDI(i_clk_c), .i_clk(i_clk));
  o_reset o_reset_I( .PADDO(o_reset_c), .o_reset(o_reset));
  o_Controller_Mode_0_ \o_Controller_Mode[0]_I ( .PADDO(o_Controller_Mode_0_0), 
    .oControllerMode0(o_Controller_Mode[0]));
  o_Controller_Mode_1_ \o_Controller_Mode[1]_I ( .PADDO(GND_net), 
    .oControllerMode1(o_Controller_Mode[1]));
  o_Controller_Mode_2_ \o_Controller_Mode[2]_I ( .PADDO(GND_net), 
    .oControllerMode2(o_Controller_Mode[2]));
  o_Controller_Mode_3_ \o_Controller_Mode[3]_I ( .PADDO(GND_net), 
    .oControllerMode3(o_Controller_Mode[3]));
  LED4_OUT LED4_OUT_I( .PADDO(VCC_net), .LED4_OUT(LED4_OUT));
  LED3_OUT LED3_OUT_I( .PADDO(VCC_net), .LED3_OUT(LED3_OUT));
  LED2_OUT LED2_OUT_I( .PADDO(VCC_net), .LED2_OUT(LED2_OUT));
  LED1_OUT LED1_OUT_I( .PADDO(VCC_net), .LED1_OUT(LED1_OUT));
  o_BOOST_ENABLE o_BOOST_ENABLE_I( .PADDO(VCC_net), 
    .o_BOOST_ENABLE(o_BOOST_ENABLE));
  o_RHS_SPI_CS_n_1 o_RHS_SPI_CS_n_1_I( .PADDO(o_RHS_SPI_CS_n_1_c), 
    .o_RHS_SPI_CS_n_1(o_RHS_SPI_CS_n_1));
  o_RHS_SPI_Clk o_RHS_SPI_Clk_I( .PADDO(o_RHS_SPI_Clk_c), 
    .o_RHS_SPI_Clk(o_RHS_SPI_Clk));
  o_RHS_SPI_MOSI o_RHS_SPI_MOSI_I( .PADDO(o_RHS_SPI_MOSI_c), 
    .o_RHS_SPI_MOSI(o_RHS_SPI_MOSI));
  i_STM32_SPI4_MISO i_STM32_SPI4_MISO_I( .PADDO(i_STM32_SPI4_MISO_c), 
    .i_STM32_SPI4_MISO(i_STM32_SPI4_MISO));
  RGB0_OUT RGB0_OUT_I( .PADDO(VCC_net), .RGB0_OUT(RGB0_OUT));
  RGB2_OUT RGB2_OUT_I( .PADDO(VCC_net), .RGB2_OUT(RGB2_OUT));
  RGB1_OUT RGB1_OUT_I( .PADDO(RGB1_OUT_c), .RGB1_OUT(RGB1_OUT));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_0 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_1436_add_4_11 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_1436__i9 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_1436__i10 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_1436_add_4_9 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_1436__i7 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_1436__i8 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_1436_add_4_7 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_1436__i5 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_1436__i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_1436_add_4_5 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_1436__i3 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_1436__i4 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_4 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_1436_add_4_3 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_1436__i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_1436__i2 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_5 ( input DI1, 
    D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_1436_add_4_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_1436__i0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_6
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/sub_163_add_2_add_5_7 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i5 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i6 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_7
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/sub_163_add_2_add_5_5 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i3 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i4 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_8
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/sub_163_add_2_add_5_3 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i2 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_9
   ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/sub_163_add_2_add_5_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_10 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 reset_counter_1066_add_4_29( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 reset_counter_1066__i27( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1066_add_4_27( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 reset_counter_1066__i25( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 reset_counter_1066__i26( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1066_add_4_25( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 reset_counter_1066__i23( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 reset_counter_1066__i24( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1066_add_4_23( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 reset_counter_1066__i21( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 reset_counter_1066__i22( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1066_add_4_21( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 reset_counter_1066__i19( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 reset_counter_1066__i20( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1066_add_4_19( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 reset_counter_1066__i17( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 reset_counter_1066__i18( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1066_add_4_17( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 reset_counter_1066__i15( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 reset_counter_1066__i16( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1066_add_4_15( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 reset_counter_1066__i13( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 reset_counter_1066__i14( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1066_add_4_13( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 reset_counter_1066__i11( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 reset_counter_1066__i12( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1066_add_4_11( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 reset_counter_1066__i9( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 reset_counter_1066__i10( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1066_add_4_9( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 reset_counter_1066__i7( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 reset_counter_1066__i8( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1066_add_4_5( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 reset_counter_1066__i3( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 reset_counter_1066__i4( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1066_add_4_7( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 reset_counter_1066__i5( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 reset_counter_1066__i6( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1066_add_4_3( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 reset_counter_1066__i1( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 reset_counter_1066__i2( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_24 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 reset_counter_1066_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 reset_counter_1066__i0( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_25 ( input DI0, 
    D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut4 \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_25_K0 ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_SPI_Clk ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_26 ( input DI0, 
    D0, C0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40002 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i3441_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Count_1079__i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_27 ( input DI0, 
    D0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5_2_lut_adj_6 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_c ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_29
   ( input DI0, D0, C0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40003 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i3427_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_1080__i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_30
   ( input DI0, D0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_c 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_31 ( input DI0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \GND_net\000.BUF0.BUF0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20005 \Controller_inst/rgd_info_sig_blue ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20005 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_34 ( input D1, 
    C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40006 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i10_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_2_lut ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_36 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40008 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i9_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_38
   ( input C0, A0, output F0 );
  wire   GNDI;

  lut40010 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_39
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40011 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i6_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40012 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_40 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40013 i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 i4_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_41 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40011 i18_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 i14_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_42 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40016 i17_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 i12_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_44 ( input D0, C0, B0, A0, output F0 );

  lut40018 i16_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_45 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40019 i2_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 i21_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_46 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40020 i3_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 i3636_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_48 ( input D0, C0, B0, A0, output F0 );

  lut40022 i3750_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x01FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_50 ( output F0 );
  wire   GNDI;

  lut40023 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_51 ( input D0, 
    C0, output F0 );
  wire   GNDI;

  lut40024 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_53 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40025 i_STM32_SPI4_MISO_c_I_0_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_56 ( input DI1, D1, C1, B1, A1, C0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40026 i3412_1_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 i3402_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 w_reset( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x0013") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_57 ( input D1, C1, D0, output F0, F1 );
  wire   GNDI;

  lut40028 i3343_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 equal_4_i8_1_lut( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_59 ( input DI1, D1, D0, C0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40030 SLICE_59_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 int_RHD2132_SPI_Clk_I_0_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_Clk 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_60 ( input DI1, D1, C1, B1, A1, D0, C0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40032 SLICE_60_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 i3344_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 w_Controller_Mode__i1( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_61 ( output F0 );
  wire   GNDI;

  lut40004 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module pll_inst_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \pll_inst/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "55";
  defparam INST10.DIVQ = "4";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module o_STM32_SPI4_CS_n ( input PADDT, PADDO, output PADDI, inout 
    o_STM32_SPI4_CS_n );

  BB_B_B o_STM32_SPI4_CS_n_pad( .T_N(PADDT), .I(PADDO), .O(PADDI), 
    .B(o_STM32_SPI4_CS_n));

  specify
    (PADDT => o_STM32_SPI4_CS_n) = (0:0:0,0:0:0);
    (PADDO => o_STM32_SPI4_CS_n) = (0:0:0,0:0:0);
    (o_STM32_SPI4_CS_n => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module o_STM32_SPI4_Clk ( input PADDT, PADDO, output PADDI, inout 
    o_STM32_SPI4_Clk );

  BB_B_B o_STM32_SPI4_Clk_pad( .T_N(PADDT), .I(PADDO), .O(PADDI), 
    .B(o_STM32_SPI4_Clk));

  specify
    (PADDT => o_STM32_SPI4_Clk) = (0:0:0,0:0:0);
    (PADDO => o_STM32_SPI4_Clk) = (0:0:0,0:0:0);
    (o_STM32_SPI4_Clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_STM32_SPI4_MOSI ( input PADDT, PADDO, output PADDI, inout 
    o_STM32_SPI4_MOSI );

  BB_B_B o_STM32_SPI4_MOSI_pad( .T_N(PADDT), .I(PADDO), .O(PADDI), 
    .B(o_STM32_SPI4_MOSI));

  specify
    (PADDT => o_STM32_SPI4_MOSI) = (0:0:0,0:0:0);
    (PADDO => o_STM32_SPI4_MOSI) = (0:0:0,0:0:0);
    (o_STM32_SPI4_MOSI => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_RHS_SPI_MISO_1 ( output PADDI, input i_RHS_SPI_MISO_1 );
  wire   GNDI;

  BB_B_B \i_RHS_SPI_MISO_1_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(i_RHS_SPI_MISO_1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (i_RHS_SPI_MISO_1 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_clk ( output PADDI, input i_clk );
  wire   GNDI;

  BB_B_B \i_clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(i_clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (i_clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_reset ( input PADDO, output o_reset );
  wire   VCCI;

  BB_B_B \o_reset_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(o_reset));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_reset) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_Controller_Mode_0_ ( input PADDO, output oControllerMode0 );
  wire   VCCI;

  BB_B_B \o_Controller_Mode_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(oControllerMode0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => oControllerMode0) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_Controller_Mode_1_ ( input PADDO, output oControllerMode1 );
  wire   VCCI;

  BB_B_B \o_Controller_Mode_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(oControllerMode1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => oControllerMode1) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_Controller_Mode_2_ ( input PADDO, output oControllerMode2 );
  wire   VCCI;

  BB_B_B \o_Controller_Mode_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(oControllerMode2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => oControllerMode2) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_Controller_Mode_3_ ( input PADDO, output oControllerMode3 );
  wire   VCCI;

  BB_B_B \o_Controller_Mode_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(oControllerMode3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => oControllerMode3) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED4_OUT ( input PADDO, output LED4_OUT );
  wire   VCCI;

  BB_B_B \LED4_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED4_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED4_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED3_OUT ( input PADDO, output LED3_OUT );
  wire   VCCI;

  BB_B_B \LED3_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED3_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED3_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED2_OUT ( input PADDO, output LED2_OUT );
  wire   VCCI;

  BB_B_B \LED2_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED2_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED2_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED1_OUT ( input PADDO, output LED1_OUT );
  wire   VCCI;

  BB_B_B \LED1_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED1_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED1_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_BOOST_ENABLE ( input PADDO, output o_BOOST_ENABLE );
  wire   VCCI;

  BB_B_B \o_BOOST_ENABLE_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_BOOST_ENABLE));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_BOOST_ENABLE) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHS_SPI_CS_n_1 ( input PADDO, output o_RHS_SPI_CS_n_1 );
  wire   VCCI;

  BB_B_B \o_RHS_SPI_CS_n_1_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHS_SPI_CS_n_1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHS_SPI_CS_n_1) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHS_SPI_Clk ( input PADDO, output o_RHS_SPI_Clk );
  wire   VCCI;

  BB_B_B \o_RHS_SPI_Clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHS_SPI_Clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHS_SPI_Clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHS_SPI_MOSI ( input PADDO, output o_RHS_SPI_MOSI );
  wire   VCCI;

  BB_B_B \o_RHS_SPI_MOSI_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHS_SPI_MOSI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHS_SPI_MOSI) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_STM32_SPI4_MISO ( input PADDO, output i_STM32_SPI4_MISO );
  wire   VCCI;

  BB_B_B \i_STM32_SPI4_MISO_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(i_STM32_SPI4_MISO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => i_STM32_SPI4_MISO) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB0_OUT ( input PADDO, output RGB0_OUT );
  wire   VCCI;

  BB_OD_B \RGB0_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_OD_B ( input T_N, I, output O, inout B );

  BB_OD INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module RGB2_OUT ( input PADDO, output RGB2_OUT );
  wire   VCCI;

  BB_OD_B \RGB2_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB1_OUT ( input PADDO, output RGB1_OUT );
  wire   VCCI;

  BB_OD_B \RGB1_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule
