To implement a frequency divider by 3 circuit using 3 flip flops (Sequence 1--->4--->2--->1) using Verilog.
