{"vcs1":{"timestamp_begin":1694384309.418009634, "rt":0.59, "ut":0.23, "st":0.23}}
{"vcselab":{"timestamp_begin":1694384310.122921036, "rt":0.71, "ut":0.43, "st":0.10}}
{"link":{"timestamp_begin":1694384310.929204096, "rt":0.55, "ut":0.24, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694384308.791952690}
{"VCS_COMP_START_TIME": 1694384308.791952690}
{"VCS_COMP_END_TIME": 1694384311.593065545}
{"VCS_USER_OPTIONS": "-sverilog hw1.sv -debug"}
{"vcs1": {"peak_mem": 336164}}
{"stitch_vcselab": {"peak_mem": 222640}}
