
module shift4 (
    input a[4],
    input b[4],
    input alufn[6],
    output out[4]
  ) {

  always {
    case(alufn[1:0]) {
      2b00:
        //left shift signed
        out = a <<< b[2:0];
      2b01:
        //right shift signed
        out = a >>> b[2:0];
      2b11:
        //right shift signed
        out = $signed(a) >>> b[2:0];
      default:
        out = 0;
    }
  }
}
