{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 13:49:09 2019 " "Info: Processing started: Tue Apr 23 13:49:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off course -c course --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course -c course --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PUSH " "Info: Assuming node \"PUSH\" is an undefined clock" {  } { { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 16 -8 160 32 "PUSH" "" } { 304 15 72 320 "POP,PUSH" "" } { 352 24 64 368 "PUSH" "" } { 56 360 400 72 "PUSH" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "PUSH" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "POP " "Info: Assuming node \"POP\" is an undefined clock" {  } { { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 40 -8 160 56 "POP" "" } { 304 15 72 320 "POP,PUSH" "" } { 336 24 64 352 "POP" "" } { 256 1088 1112 272 "POP" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "POP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\] " "Info: Detected gated clock \"Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 37 12 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\] " "Info: Detected gated clock \"Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 33 12 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\] " "Info: Detected gated clock \"Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 31 12 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\] " "Info: Detected gated clock \"Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 36 12 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\] " "Info: Detected gated clock \"Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 34 12 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\] " "Info: Detected gated clock \"Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 32 11 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\] " "Info: Detected gated clock \"Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 35 12 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 336 64 128 384 "inst16" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "PUSH register register SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\] SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] 500.0 MHz Internal " "Info: Clock \"PUSH\" Internal fmax is restricted to 500.0 MHz between source register \"SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\]\" and destination register \"SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.715 ns + Longest register register " "Info: + Longest register to register delay is 0.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\] 1 REG LCFF_X22_Y8_N17 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N17; Fanout = 34; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X22_Y8_N16 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X22_Y8_N16; Fanout = 2; COMB Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X22_Y8_N18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X22_Y8_N18; Fanout = 1; COMB Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.618 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita2 4 COMB LCCOMB_X22_Y8_N20 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X22_Y8_N20; Fanout = 1; COMB Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.715 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] 5 REG LCFF_X22_Y8_N21 18 " "Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X22_Y8_N21; Fanout = 18; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.715 ns ( 100.00 % ) " "Info: Total cell delay = 0.715 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PUSH destination 3.118 ns + Shortest register " "Info: + Shortest clock path from clock \"PUSH\" to destination register is 3.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns PUSH 1 CLK PIN_AB16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_AB16; Fanout = 1; CLK Node = 'PUSH'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PUSH } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 16 -8 160 32 "PUSH" "" } { 304 15 72 320 "POP,PUSH" "" } { 352 24 64 368 "PUSH" "" } { 56 360 400 72 "PUSH" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.053 ns) 2.287 ns inst16 2 COMB LCCOMB_X22_Y8_N22 3 " "Info: 2: + IC(1.367 ns) + CELL(0.053 ns) = 2.287 ns; Loc. = LCCOMB_X22_Y8_N22; Fanout = 3; COMB Node = 'inst16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { PUSH inst16 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 336 64 128 384 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 3.118 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] 3 REG LCFF_X22_Y8_N21 18 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 3.118 ns; Loc. = LCFF_X22_Y8_N21; Fanout = 18; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.538 ns ( 49.33 % ) " "Info: Total cell delay = 1.538 ns ( 49.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.580 ns ( 50.67 % ) " "Info: Total interconnect delay = 1.580 ns ( 50.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { PUSH inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.118 ns" { PUSH {} PUSH~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.367ns 0.213ns } { 0.000ns 0.867ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PUSH source 3.118 ns - Longest register " "Info: - Longest clock path from clock \"PUSH\" to source register is 3.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns PUSH 1 CLK PIN_AB16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_AB16; Fanout = 1; CLK Node = 'PUSH'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PUSH } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 16 -8 160 32 "PUSH" "" } { 304 15 72 320 "POP,PUSH" "" } { 352 24 64 368 "PUSH" "" } { 56 360 400 72 "PUSH" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.053 ns) 2.287 ns inst16 2 COMB LCCOMB_X22_Y8_N22 3 " "Info: 2: + IC(1.367 ns) + CELL(0.053 ns) = 2.287 ns; Loc. = LCCOMB_X22_Y8_N22; Fanout = 3; COMB Node = 'inst16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { PUSH inst16 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 336 64 128 384 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 3.118 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\] 3 REG LCFF_X22_Y8_N17 34 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 3.118 ns; Loc. = LCFF_X22_Y8_N17; Fanout = 34; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.538 ns ( 49.33 % ) " "Info: Total cell delay = 1.538 ns ( 49.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.580 ns ( 50.67 % ) " "Info: Total interconnect delay = 1.580 ns ( 50.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { PUSH inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.118 ns" { PUSH {} PUSH~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.367ns 0.213ns } { 0.000ns 0.867ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { PUSH inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.118 ns" { PUSH {} PUSH~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.367ns 0.213ns } { 0.000ns 0.867ns 0.053ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { PUSH inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.118 ns" { PUSH {} PUSH~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.367ns 0.213ns } { 0.000ns 0.867ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { PUSH inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.118 ns" { PUSH {} PUSH~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.367ns 0.213ns } { 0.000ns 0.867ns 0.053ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { PUSH inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.118 ns" { PUSH {} PUSH~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.367ns 0.213ns } { 0.000ns 0.867ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } {  } {  } "" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "POP register register SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\] SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] 500.0 MHz Internal " "Info: Clock \"POP\" Internal fmax is restricted to 500.0 MHz between source register \"SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\]\" and destination register \"SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.715 ns + Longest register register " "Info: + Longest register to register delay is 0.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\] 1 REG LCFF_X22_Y8_N17 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N17; Fanout = 34; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X22_Y8_N16 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X22_Y8_N16; Fanout = 2; COMB Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X22_Y8_N18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X22_Y8_N18; Fanout = 1; COMB Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.618 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita2 4 COMB LCCOMB_X22_Y8_N20 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X22_Y8_N20; Fanout = 1; COMB Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.715 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] 5 REG LCFF_X22_Y8_N21 18 " "Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X22_Y8_N21; Fanout = 18; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.715 ns ( 100.00 % ) " "Info: Total cell delay = 0.715 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "POP destination 2.968 ns + Shortest register " "Info: + Shortest clock path from clock \"POP\" to destination register is 2.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns POP 1 CLK PIN_Y10 14 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 14; CLK Node = 'POP'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { POP } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 40 -8 160 56 "POP" "" } { 304 15 72 320 "POP,PUSH" "" } { 336 24 64 352 "POP" "" } { 256 1088 1112 272 "POP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.225 ns) 2.137 ns inst16 2 COMB LCCOMB_X22_Y8_N22 3 " "Info: 2: + IC(1.113 ns) + CELL(0.225 ns) = 2.137 ns; Loc. = LCCOMB_X22_Y8_N22; Fanout = 3; COMB Node = 'inst16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { POP inst16 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 336 64 128 384 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 2.968 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] 3 REG LCFF_X22_Y8_N21 18 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 2.968 ns; Loc. = LCFF_X22_Y8_N21; Fanout = 18; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.642 ns ( 55.32 % ) " "Info: Total cell delay = 1.642 ns ( 55.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.326 ns ( 44.68 % ) " "Info: Total interconnect delay = 1.326 ns ( 44.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.968 ns" { POP inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.968 ns" { POP {} POP~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.113ns 0.213ns } { 0.000ns 0.799ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "POP source 2.968 ns - Longest register " "Info: - Longest clock path from clock \"POP\" to source register is 2.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns POP 1 CLK PIN_Y10 14 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 14; CLK Node = 'POP'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { POP } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 40 -8 160 56 "POP" "" } { 304 15 72 320 "POP,PUSH" "" } { 336 24 64 352 "POP" "" } { 256 1088 1112 272 "POP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.225 ns) 2.137 ns inst16 2 COMB LCCOMB_X22_Y8_N22 3 " "Info: 2: + IC(1.113 ns) + CELL(0.225 ns) = 2.137 ns; Loc. = LCCOMB_X22_Y8_N22; Fanout = 3; COMB Node = 'inst16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { POP inst16 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 336 64 128 384 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 2.968 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\] 3 REG LCFF_X22_Y8_N17 34 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 2.968 ns; Loc. = LCFF_X22_Y8_N17; Fanout = 34; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.642 ns ( 55.32 % ) " "Info: Total cell delay = 1.642 ns ( 55.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.326 ns ( 44.68 % ) " "Info: Total interconnect delay = 1.326 ns ( 44.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.968 ns" { POP inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.968 ns" { POP {} POP~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.113ns 0.213ns } { 0.000ns 0.799ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.968 ns" { POP inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.968 ns" { POP {} POP~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.113ns 0.213ns } { 0.000ns 0.799ns 0.225ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.968 ns" { POP inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.968 ns" { POP {} POP~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.113ns 0.213ns } { 0.000ns 0.799ns 0.225ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita0~COUT {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.968 ns" { POP inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.968 ns" { POP {} POP~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.113ns 0.213ns } { 0.000ns 0.799ns 0.225ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.968 ns" { POP inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.968 ns" { POP {} POP~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.113ns 0.213ns } { 0.000ns 0.799ns 0.225ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } {  } {  } "" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] POP POP 2.667 ns register " "Info: tsu for register \"SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]\" (data pin = \"POP\", clock pin = \"POP\") is 2.667 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.545 ns + Longest pin register " "Info: + Longest pin to register delay is 5.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns POP 1 CLK PIN_Y10 14 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 14; CLK Node = 'POP'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { POP } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 40 -8 160 56 "POP" "" } { 304 15 72 320 "POP,PUSH" "" } { 336 24 64 352 "POP" "" } { 256 1088 1112 272 "POP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.215 ns) + CELL(0.309 ns) 5.323 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita1~COUT 2 COMB LCCOMB_X22_Y8_N18 1 " "Info: 2: + IC(4.215 ns) + CELL(0.309 ns) = 5.323 ns; Loc. = LCCOMB_X22_Y8_N18; Fanout = 1; COMB Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.524 ns" { POP SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.448 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita2 3 COMB LCCOMB_X22_Y8_N20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 5.448 ns; Loc. = LCCOMB_X22_Y8_N20; Fanout = 1; COMB Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|counter_comb_bita2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 5.545 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] 4 REG LCFF_X22_Y8_N21 18 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 5.545 ns; Loc. = LCFF_X22_Y8_N21; Fanout = 18; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns ( 23.99 % ) " "Info: Total cell delay = 1.330 ns ( 23.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.215 ns ( 76.01 % ) " "Info: Total interconnect delay = 4.215 ns ( 76.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.545 ns" { POP SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.545 ns" { POP {} POP~combout {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 4.215ns 0.000ns 0.000ns } { 0.000ns 0.799ns 0.309ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "POP destination 2.968 ns - Shortest register " "Info: - Shortest clock path from clock \"POP\" to destination register is 2.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns POP 1 CLK PIN_Y10 14 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 14; CLK Node = 'POP'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { POP } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 40 -8 160 56 "POP" "" } { 304 15 72 320 "POP,PUSH" "" } { 336 24 64 352 "POP" "" } { 256 1088 1112 272 "POP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.225 ns) 2.137 ns inst16 2 COMB LCCOMB_X22_Y8_N22 3 " "Info: 2: + IC(1.113 ns) + CELL(0.225 ns) = 2.137 ns; Loc. = LCCOMB_X22_Y8_N22; Fanout = 3; COMB Node = 'inst16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { POP inst16 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 336 64 128 384 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 2.968 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\] 3 REG LCFF_X22_Y8_N21 18 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 2.968 ns; Loc. = LCFF_X22_Y8_N21; Fanout = 18; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.642 ns ( 55.32 % ) " "Info: Total cell delay = 1.642 ns ( 55.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.326 ns ( 44.68 % ) " "Info: Total interconnect delay = 1.326 ns ( 44.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.968 ns" { POP inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.968 ns" { POP {} POP~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.113ns 0.213ns } { 0.000ns 0.799ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.545 ns" { POP SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.545 ns" { POP {} POP~combout {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita1~COUT {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|counter_comb_bita2 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 4.215ns 0.000ns 0.000ns } { 0.000ns 0.799ns 0.309ns 0.125ns 0.097ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.968 ns" { POP inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.968 ns" { POP {} POP~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.113ns 0.213ns } { 0.000ns 0.799ns 0.225ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "PUSH outdata\[8\] Stack_register:inst5\|lpm_ff:lpm_ff_component\|dffs\[8\] 13.870 ns register " "Info: tco from clock \"PUSH\" to destination pin \"outdata\[8\]\" through register \"Stack_register:inst5\|lpm_ff:lpm_ff_component\|dffs\[8\]\" is 13.870 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PUSH source 7.247 ns + Longest register " "Info: + Longest clock path from clock \"PUSH\" to source register is 7.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns PUSH 1 CLK PIN_AB16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_AB16; Fanout = 1; CLK Node = 'PUSH'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PUSH } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 16 -8 160 32 "PUSH" "" } { 304 15 72 320 "POP,PUSH" "" } { 352 24 64 368 "PUSH" "" } { 56 360 400 72 "PUSH" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.053 ns) 2.287 ns inst16 2 COMB LCCOMB_X22_Y8_N22 3 " "Info: 2: + IC(1.367 ns) + CELL(0.053 ns) = 2.287 ns; Loc. = LCCOMB_X22_Y8_N22; Fanout = 3; COMB Node = 'inst16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { PUSH inst16 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 336 64 128 384 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.712 ns) 3.212 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\] 3 REG LCFF_X22_Y8_N17 34 " "Info: 3: + IC(0.213 ns) + CELL(0.712 ns) = 3.212 ns; Loc. = LCFF_X22_Y8_N17; Fanout = 34; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.228 ns) 4.080 ns Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\] 4 COMB LCCOMB_X19_Y8_N20 1 " "Info: 4: + IC(0.640 ns) + CELL(0.228 ns) = 4.080 ns; Loc. = LCCOMB_X19_Y8_N20; Fanout = 1; COMB Node = 'Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.000 ns) 5.955 ns Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]~clkctrl 5 COMB CLKCTRL_G1 10 " "Info: 5: + IC(1.875 ns) + CELL(0.000 ns) = 5.955 ns; Loc. = CLKCTRL_G1; Fanout = 10; COMB Node = 'Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 7.247 ns Stack_register:inst5\|lpm_ff:lpm_ff_component\|dffs\[8\] 6 REG LCFF_X11_Y10_N23 1 " "Info: 6: + IC(0.674 ns) + CELL(0.618 ns) = 7.247 ns; Loc. = LCFF_X11_Y10_N23; Fanout = 1; REG Node = 'Stack_register:inst5\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.478 ns ( 34.19 % ) " "Info: Total cell delay = 2.478 ns ( 34.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.769 ns ( 65.81 % ) " "Info: Total interconnect delay = 4.769 ns ( 65.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.247 ns" { PUSH inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.247 ns" { PUSH {} PUSH~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] {} Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl {} Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 1.367ns 0.213ns 0.640ns 1.875ns 0.674ns } { 0.000ns 0.867ns 0.053ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.529 ns + Longest register pin " "Info: + Longest register to pin delay is 6.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Stack_register:inst5\|lpm_ff:lpm_ff_component\|dffs\[8\] 1 REG LCFF_X11_Y10_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y10_N23; Fanout = 1; REG Node = 'Stack_register:inst5\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.378 ns) 1.669 ns stack_mux:inst18\|lpm_mux:lpm_mux_component\|mux_p5e:auto_generated\|l3_w8_n0_mux_dataout~0 2 COMB LCCOMB_X22_Y8_N24 1 " "Info: 2: + IC(1.291 ns) + CELL(0.378 ns) = 1.669 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 1; COMB Node = 'stack_mux:inst18\|lpm_mux:lpm_mux_component\|mux_p5e:auto_generated\|l3_w8_n0_mux_dataout~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[8] stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_p5e.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/mux_p5e.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.272 ns) 2.504 ns stack_mux:inst18\|lpm_mux:lpm_mux_component\|mux_p5e:auto_generated\|l3_w8_n0_mux_dataout~1 3 COMB LCCOMB_X21_Y8_N0 1 " "Info: 3: + IC(0.563 ns) + CELL(0.272 ns) = 2.504 ns; Loc. = LCCOMB_X21_Y8_N0; Fanout = 1; COMB Node = 'stack_mux:inst18\|lpm_mux:lpm_mux_component\|mux_p5e:auto_generated\|l3_w8_n0_mux_dataout~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~0 stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_p5e.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/mux_p5e.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(2.124 ns) 6.529 ns outdata\[8\] 4 PIN PIN_J5 0 " "Info: 4: + IC(1.901 ns) + CELL(2.124 ns) = 6.529 ns; Loc. = PIN_J5; Fanout = 0; PIN Node = 'outdata\[8\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.025 ns" { stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~1 outdata[8] } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 224 1168 1344 240 "outdata\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.774 ns ( 42.49 % ) " "Info: Total cell delay = 2.774 ns ( 42.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.755 ns ( 57.51 % ) " "Info: Total interconnect delay = 3.755 ns ( 57.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.529 ns" { Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[8] stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~0 stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~1 outdata[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.529 ns" { Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[8] {} stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~0 {} stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~1 {} outdata[8] {} } { 0.000ns 1.291ns 0.563ns 1.901ns } { 0.000ns 0.378ns 0.272ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.247 ns" { PUSH inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.247 ns" { PUSH {} PUSH~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] {} Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl {} Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 1.367ns 0.213ns 0.640ns 1.875ns 0.674ns } { 0.000ns 0.867ns 0.053ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.529 ns" { Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[8] stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~0 stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~1 outdata[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.529 ns" { Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[8] {} stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~0 {} stack_mux:inst18|lpm_mux:lpm_mux_component|mux_p5e:auto_generated|l3_w8_n0_mux_dataout~1 {} outdata[8] {} } { 0.000ns 1.291ns 0.563ns 1.901ns } { 0.000ns 0.378ns 0.272ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "POP outdata\[6\] 8.700 ns Longest " "Info: Longest tpd from source pin \"POP\" to destination pin \"outdata\[6\]\" is 8.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns POP 1 CLK PIN_Y10 14 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 14; CLK Node = 'POP'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { POP } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 40 -8 160 56 "POP" "" } { 304 15 72 320 "POP,PUSH" "" } { 336 24 64 352 "POP" "" } { 256 1088 1112 272 "POP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.771 ns) + CELL(2.130 ns) 8.700 ns outdata\[6\] 2 PIN PIN_R18 0 " "Info: 2: + IC(5.771 ns) + CELL(2.130 ns) = 8.700 ns; Loc. = PIN_R18; Fanout = 0; PIN Node = 'outdata\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.901 ns" { POP outdata[6] } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 224 1168 1344 240 "outdata\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.929 ns ( 33.67 % ) " "Info: Total cell delay = 2.929 ns ( 33.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.771 ns ( 66.33 % ) " "Info: Total interconnect delay = 5.771 ns ( 66.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { POP outdata[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { POP {} POP~combout {} outdata[6] {} } { 0.000ns 0.000ns 5.771ns } { 0.000ns 0.799ns 2.130ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Stack_register:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] indata\[4\] PUSH 2.284 ns register " "Info: th for register \"Stack_register:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"indata\[4\]\", clock pin = \"PUSH\") is 2.284 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PUSH destination 7.240 ns + Longest register " "Info: + Longest clock path from clock \"PUSH\" to destination register is 7.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns PUSH 1 CLK PIN_AB16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_AB16; Fanout = 1; CLK Node = 'PUSH'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PUSH } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 16 -8 160 32 "PUSH" "" } { 304 15 72 320 "POP,PUSH" "" } { 352 24 64 368 "PUSH" "" } { 56 360 400 72 "PUSH" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.053 ns) 2.287 ns inst16 2 COMB LCCOMB_X22_Y8_N22 3 " "Info: 2: + IC(1.367 ns) + CELL(0.053 ns) = 2.287 ns; Loc. = LCCOMB_X22_Y8_N22; Fanout = 3; COMB Node = 'inst16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { PUSH inst16 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { 336 64 128 384 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.712 ns) 3.212 ns SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\] 3 REG LCFF_X22_Y8_N17 34 " "Info: 3: + IC(0.213 ns) + CELL(0.712 ns) = 3.212 ns; Loc. = LCFF_X22_Y8_N17; Fanout = 34; REG Node = 'SP:inst7\|lpm_counter:lpm_counter_component\|cntr_vbh:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_vbh.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/cntr_vbh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.228 ns) 4.080 ns Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\] 4 COMB LCCOMB_X19_Y8_N20 1 " "Info: 4: + IC(0.640 ns) + CELL(0.228 ns) = 4.080 ns; Loc. = LCCOMB_X19_Y8_N20; Fanout = 1; COMB Node = 'Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.000 ns) 5.955 ns Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]~clkctrl 5 COMB CLKCTRL_G1 10 " "Info: 5: + IC(1.875 ns) + CELL(0.000 ns) = 5.955 ns; Loc. = CLKCTRL_G1; Fanout = 10; COMB Node = 'Stack_decoder:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "D:/3 курс/курсач СиФО/course_qw/db/decode_u7f.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 7.240 ns Stack_register:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] 6 REG LCFF_X26_Y9_N5 1 " "Info: 6: + IC(0.667 ns) + CELL(0.618 ns) = 7.240 ns; Loc. = LCFF_X26_Y9_N5; Fanout = 1; REG Node = 'Stack_register:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.478 ns ( 34.23 % ) " "Info: Total cell delay = 2.478 ns ( 34.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.762 ns ( 65.77 % ) " "Info: Total interconnect delay = 4.762 ns ( 65.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.240 ns" { PUSH inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.240 ns" { PUSH {} PUSH~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] {} Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl {} Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.367ns 0.213ns 0.640ns 1.875ns 0.667ns } { 0.000ns 0.867ns 0.053ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.105 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns indata\[4\] 1 PIN PIN_P8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_P8; Fanout = 7; PIN Node = 'indata\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { indata[4] } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/3 курс/курсач СиФО/course_qw/Stack.bdf" { { -16 -8 160 0 "indata\[9..0\]" "" } { -32 512 575 -16 "indata\[9..0\]" "" } { 48 512 575 64 "indata\[9..0\]" "" } { 128 512 575 144 "indata\[9..0\]" "" } { 208 512 575 224 "indata\[9..0\]" "" } { 288 512 575 304 "indata\[9..0\]" "" } { 368 512 575 384 "indata\[9..0\]" "" } { 448 512 575 464 "indata\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.016 ns) + CELL(0.309 ns) 5.105 ns Stack_register:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] 2 REG LCFF_X26_Y9_N5 1 " "Info: 2: + IC(4.016 ns) + CELL(0.309 ns) = 5.105 ns; Loc. = LCFF_X26_Y9_N5; Fanout = 1; REG Node = 'Stack_register:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.325 ns" { indata[4] Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.089 ns ( 21.33 % ) " "Info: Total cell delay = 1.089 ns ( 21.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.016 ns ( 78.67 % ) " "Info: Total interconnect delay = 4.016 ns ( 78.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.105 ns" { indata[4] Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.105 ns" { indata[4] {} indata[4]~combout {} Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 4.016ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.240 ns" { PUSH inst16 SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.240 ns" { PUSH {} PUSH~combout {} inst16 {} SP:inst7|lpm_counter:lpm_counter_component|cntr_vbh:auto_generated|safe_q[0] {} Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] {} Stack_decoder:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl {} Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.367ns 0.213ns 0.640ns 1.875ns 0.667ns } { 0.000ns 0.867ns 0.053ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.105 ns" { indata[4] Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.105 ns" { indata[4] {} indata[4]~combout {} Stack_register:inst5|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 4.016ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 13:49:10 2019 " "Info: Processing ended: Tue Apr 23 13:49:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
