<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Async_FIFO.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Async_Fifo_Top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Async_Fifo_Top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Async_Fifo_Top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Async_Fifo_Top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Async_Fifo_Top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Async_Fifo_Top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Async_Fifo_Top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Async_Fifo_Top.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Async_Fifo_Top_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FINAL_TEST_BENCH_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FINAL_TEST_BENCH_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Memory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Memory.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binary_to_gray.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="binary_to_gray.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="binary_to_gray.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="flip_flop.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="flip_flop.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="flip_flop.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="flip_flop.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flip_flop.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="flip_flop.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="flip_flop.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="flip_flop.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="flip_flop_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="flip_flop_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flip_flop_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="gray_to_binary.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="gray_to_binary.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="gray_to_binary.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="gray_to_binary.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="gray_to_binary.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="gray_to_binary.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="read_control.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="read_control.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="read_control.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="read_control.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="read_control.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="read_control.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="read_control.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="read_control.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="read_control.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="read_control.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="read_control_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="synchronizer.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="synchronizer.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="synchronizer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="synchronizer.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="synchronizer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="synchronizer.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="synchronizer.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="synchronizer.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="synchronizer.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="synchronizer.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="synchronizer.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="synchronizer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="synchronizer.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="synchronizer.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="synchronizer.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="synchronizer.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="synchronizer_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="synchronizer_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="synchronizer_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="synchronizer_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="synchronizer_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="synchronizer_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="synchronizer_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="synchronizer_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="synchronizer_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="synchronizer_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="synchronizer_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_bin_to_gray_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_bin_to_gray_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_flipflop_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_flipflop_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_gray_to_bin_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_gray_to_bin_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_memeory_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_memeory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_memeory_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_memeory_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_syncronizer_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_syncronizer_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="write_control.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="write_control.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="write_control.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="write_control.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="write_control.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="write_control.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="write_control.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="write_control.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="write_control.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="write_control.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="write_control.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="write_control.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="write_control.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="write_control.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="write_control.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="write_control.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="write_control.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="write_control.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="write_control.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="write_control_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="write_control_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="write_control_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="write_control_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="write_control_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="write_control_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="write_control_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="write_control_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="write_control_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="write_control_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="write_control_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="write_control_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="write_control_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1614449013" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1614449013">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614529888" xil_pn:in_ck="3267353293975081387" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1614529888">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Async_Fifo_Top.vhd"/>
      <outfile xil_pn:name="FINAL_TEST_BENCH.vhd"/>
      <outfile xil_pn:name="Memory.vhd"/>
      <outfile xil_pn:name="binary_to_gray.vhd"/>
      <outfile xil_pn:name="flip_flop.vhd"/>
      <outfile xil_pn:name="gray_to_binary.vhd"/>
      <outfile xil_pn:name="read_control.vhd"/>
      <outfile xil_pn:name="synchronizer.vhd"/>
      <outfile xil_pn:name="test_bin_to_gray.vhd"/>
      <outfile xil_pn:name="test_flipflop.vhd"/>
      <outfile xil_pn:name="test_gray_to_bin.vhd"/>
      <outfile xil_pn:name="test_memeory.vhd"/>
      <outfile xil_pn:name="test_syncronizer.vhd"/>
      <outfile xil_pn:name="write_control.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1614530044" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8952993662719800947" xil_pn:start_ts="1614530044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614530044" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3390726626726774993" xil_pn:start_ts="1614530044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614529285" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6627421647861829033" xil_pn:start_ts="1614529285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614529888" xil_pn:in_ck="3267353293975081387" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1614529888">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Async_Fifo_Top.vhd"/>
      <outfile xil_pn:name="FINAL_TEST_BENCH.vhd"/>
      <outfile xil_pn:name="Memory.vhd"/>
      <outfile xil_pn:name="binary_to_gray.vhd"/>
      <outfile xil_pn:name="flip_flop.vhd"/>
      <outfile xil_pn:name="gray_to_binary.vhd"/>
      <outfile xil_pn:name="read_control.vhd"/>
      <outfile xil_pn:name="synchronizer.vhd"/>
      <outfile xil_pn:name="test_bin_to_gray.vhd"/>
      <outfile xil_pn:name="test_flipflop.vhd"/>
      <outfile xil_pn:name="test_gray_to_bin.vhd"/>
      <outfile xil_pn:name="test_memeory.vhd"/>
      <outfile xil_pn:name="test_syncronizer.vhd"/>
      <outfile xil_pn:name="write_control.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1614530047" xil_pn:in_ck="3267353293975081387" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7352507641434638742" xil_pn:start_ts="1614530044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_memeory_beh.prj"/>
      <outfile xil_pn:name="test_memeory_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1614530047" xil_pn:in_ck="6045652971140998804" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1205116560231702659" xil_pn:start_ts="1614530047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_memeory_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1614448398" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1614448398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614524667" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2346244613569688065" xil_pn:start_ts="1614524667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614524667" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6627421647861829033" xil_pn:start_ts="1614524667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614524667" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1614524667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614524667" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8738771826384782627" xil_pn:start_ts="1614524667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614524667" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1614524667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614524667" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7012808246953432781" xil_pn:start_ts="1614524667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1614528942" xil_pn:in_ck="-5517037484225219154" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="397153823450873456" xil_pn:start_ts="1614528883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Async_Fifo_Top.lso"/>
      <outfile xil_pn:name="Async_Fifo_Top.ngc"/>
      <outfile xil_pn:name="Async_Fifo_Top.ngr"/>
      <outfile xil_pn:name="Async_Fifo_Top.prj"/>
      <outfile xil_pn:name="Async_Fifo_Top.stx"/>
      <outfile xil_pn:name="Async_Fifo_Top.syr"/>
      <outfile xil_pn:name="Async_Fifo_Top.xst"/>
      <outfile xil_pn:name="Async_Fifo_Top_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="flip_flop.ngr"/>
      <outfile xil_pn:name="read_control.ngr"/>
      <outfile xil_pn:name="synchronizer.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="write_control.ngr"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1614521679" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6003407862361084013" xil_pn:start_ts="1614521679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
