{"componentChunkName":"component---src-templates-post-js","path":"/course/dd/tool/logisim/","result":{"data":{"site":{"siteMetadata":{"title":"mem 的小站"}},"post":{"id":"164211e8-59cd-5691-9f55-49706be86891","excerpt":"Logisim 教程 @USTC 1. 编辑 1.1. 快捷键  对应工具栏的常用工具，参见下图  自定义器件 一个 Logisim 工程中可以有多个线路，点击左侧 1.2. 特殊元件 1.2.…","html":"<p><details open disabled class=\"callout callout-type-quote\"><summary>Useful Links</summary><div><p></p><ul>\n<li><a href=\"https://vlab.ustc.edu.cn/guide/doc_logisim.html\">Logisim 教程 @USTC</a></li>\n</ul></div></details></p>\n<h2 id=\"1-编辑\" style=\"position:relative;\">1. 编辑<a href=\"#1-%E7%BC%96%E8%BE%91\" aria-label=\"1 编辑 permalink\" class=\"anchor after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h2>\n<h3 id=\"11-快捷键\" style=\"position:relative;\">1.1. 快捷键<a href=\"#11-%E5%BF%AB%E6%8D%B7%E9%94%AE\" aria-label=\"11 快捷键 permalink\" class=\"anchor after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h3>\n<p><code class=\"language-text\">Ctrl + 1/2/.../9</code> 对应工具栏的常用工具，参见下图</p>\n<p><img src=\"https://static.memset0.cn/img/v6/2024/03/16/SgAO9fzz.png\"alt=\"\" style=\"width: 500px; \" ></p>\n<h3 id=\"自定义器件\" style=\"position:relative;\">自定义器件<a href=\"#%E8%87%AA%E5%AE%9A%E4%B9%89%E5%99%A8%E4%BB%B6\" aria-label=\"自定义器件 permalink\" class=\"anchor after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h3>\n<p>一个 Logisim 工程中可以有多个线路，点击左侧</p>\n<h3 id=\"12-特殊元件\" style=\"position:relative;\">1.2. 特殊元件<a href=\"#12-%E7%89%B9%E6%AE%8A%E5%85%83%E4%BB%B6\" aria-label=\"12 特殊元件 permalink\" class=\"anchor after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h3>\n<h4 id=\"121-分流器\" style=\"position:relative;\">1.2.1. 分流器<a href=\"#121-%E5%88%86%E6%B5%81%E5%99%A8\" aria-label=\"121 分流器 permalink\" class=\"anchor after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h4>\n<p>可以将一路信号分流为多路，或将多路信号汇总为一路。无论分流还是汇总，使用的分流器都是同一个模块，只不过连接方向不同，可以选中模块然后点击方向键修改。</p>\n<p><img src=\"https://static.memset0.cn/img/v6/2024/03/16/3PpJZPOr.png\"alt=\"\" style=\"width: 300px; \" ></p>\n<h2 id=\"2-仿真\" style=\"position:relative;\">2. 仿真<a href=\"#2-%E4%BB%BF%E7%9C%9F\" aria-label=\"2 仿真 permalink\" class=\"anchor after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h2>\n<p><code class=\"language-text\">Ctrl + 1</code> 后点击输入端口可以直接改变其 0 / 1 值，输出端口和连线的值也会相应的发生改变。深绿色表示低电平，亮绿色表示高电平。</p>\n<h2 id=\"3-导出\" style=\"position:relative;\">3. 导出<a href=\"#3-%E5%AF%BC%E5%87%BA\" aria-label=\"3 导出 permalink\" class=\"anchor after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h2>\n<h3 id=\"31-命名\" style=\"position:relative;\">3.1. 命名<a href=\"#31-%E5%91%BD%E5%90%8D\" aria-label=\"31 命名 permalink\" class=\"anchor after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h3>\n<ul>\n<li>选定 Top Layer 后可在左下角修改模块名称，命名后将会改变导出的模块名。</li>\n<li>双击输入/输出端口可以打开命名窗口，命名后将会改变导出的模块形参名。</li>\n</ul>\n<h3 id=\"32-导出为-Verilog\" style=\"position:relative;\">3.2. 导出为 Verilog<a href=\"#32-%E5%AF%BC%E5%87%BA%E4%B8%BA-Verilog\" aria-label=\"32 导出为 Verilog permalink\" class=\"anchor after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h3>\n<ul>\n<li>选择状态栏 <code class=\"language-text\">FPGA > Synthesize &amp; Download</code></li>\n<li>修改 Target Board 为 <code class=\"language-text\">FPGA4U</code></li>\n<li>点击 <code class=\"language-text\">Settings</code> 按钮，修改 Hardware discription language used for FPGA commander 为 <code class=\"language-text\">Verilog</code></li>\n<li>点击 <code class=\"language-text\">Execute</code> 并在随后的弹出窗口中点击 <code class=\"language-text\">Done</code> 完成。<em>可以忽略这一步给出的 Design is not completely mapped 的警告。—— <a href=\"https://guahao31.github.io/2024_DD/warmup/lab4/\">TA</a></em></li>\n</ul>","tableOfContents":"<ul>\n<li>\n<p><a href=\"#1-%E7%BC%96%E8%BE%91\">1. 编辑</a></p>\n<ul>\n<li><a href=\"#11-%E5%BF%AB%E6%8D%B7%E9%94%AE\">1.1. 快捷键</a></li>\n<li><a href=\"#%E8%87%AA%E5%AE%9A%E4%B9%89%E5%99%A8%E4%BB%B6\">自定义器件</a></li>\n<li><a href=\"#12-%E7%89%B9%E6%AE%8A%E5%85%83%E4%BB%B6\">1.2. 特殊元件</a></li>\n</ul>\n</li>\n<li>\n<p><a href=\"#2-%E4%BB%BF%E7%9C%9F\">2. 仿真</a></p>\n</li>\n<li>\n<p><a href=\"#3-%E5%AF%BC%E5%87%BA\">3. 导出</a></p>\n<ul>\n<li><a href=\"#31-%E5%91%BD%E5%90%8D\">3.1. 命名</a></li>\n<li><a href=\"#32-%E5%AF%BC%E5%87%BA%E4%B8%BA-verilog\">3.2. 导出为 Verilog</a></li>\n</ul>\n</li>\n</ul>","frontmatter":{"title":"Logisim Evolution","date":null,"description":null},"fields":{"cover":null,"slug":"/course/dd/tool/logisim/","isDoc":true,"category":"[{\"name\":\"课程笔记\",\"to\":\"/course/\"}]","propsJson":null}},"previous":null,"next":null},"pageContext":{"id":"164211e8-59cd-5691-9f55-49706be86891","previousPostId":null,"nextPostId":null,"navJson":"[{\"slug\":\"/course/dd\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/index.md\",\"title\":\"Intro\"},{\"title\":\"Notes\",\"children\":[{\"slug\":\"/course/dd/note/1\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/note/1.md\",\"title\":\"Ch1 Digital Systems and Information\"},{\"slug\":\"/course/dd/note/2\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/note/2.md\",\"title\":\"Ch2 Combinational Logic Circuits\"},{\"slug\":\"/course/dd/note/3\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/note/3.md\",\"title\":\"Ch3 Combinational Logic Design\"}]},{\"title\":\"Tools & Tutorials\",\"children\":[{\"slug\":\"/course/dd/tool/logisim\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/tool/logisim.md\",\"title\":\"Logisim Evolution\"},{\"slug\":\"/course/dd/tool/vivado\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/tool/vivado.md\",\"title\":\"Vivado\"}]}]"}},"staticQueryHashes":[],"slicesMap":{}}