$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  4 ' a_input [3:0] $end
  $var wire  4 * ans [3:0] $end
  $var wire  4 ( b_input [3:0] $end
  $var wire  1 ) clk [0:0] $end
  $var wire  3 & command_input [2:0] $end
  $var wire  1 + overflow_flag [0:0] $end
  $scope module top $end
   $var wire  4 ' a [3:0] $end
   $var wire  4 ' a_input [3:0] $end
   $var wire  4 * ans [3:0] $end
   $var wire  4 % b [3:0] $end
   $var wire  4 ( b_input [3:0] $end
   $var wire  1 ) clk [0:0] $end
   $var wire  3 & command [2:0] $end
   $var wire  3 & command_input [2:0] $end
   $var wire  1 + overflow_flag [0:0] $end
   $var wire  4 # temp_ans [3:0] $end
   $var wire  1 $ temp_overflow_flag [0:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b0000 #
0$
b0000 %
b000 &
b0001 '
b0000 (
0)
b0000 *
0+
#2
b1111 (
#3
b0001 (
#4
