# do P3_top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/PC.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:01:38 on Apr 24,2023
# vcom -reportprogress 300 -93 -work work /home/josh/school/ece4120/final_proj/p3single/PC.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture behavioral of PC
# End time: 11:01:38 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/Temp_PC_tb.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:01:38 on Apr 24,2023
# vcom -reportprogress 300 -93 -work work /home/josh/school/ece4120/final_proj/p3single/Temp_PC_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Temp_PC_tb
# -- Compiling architecture tb of Temp_PC_tb
# -- Loading entity PC
# ** Error: /home/josh/school/ece4120/final_proj/p3single/Temp_PC_tb.vhdl(53): (vcom-1027) Number of positional association elements (4) exceeds number of formals (3).
# ** Note: /home/josh/school/ece4120/final_proj/p3single/Temp_PC_tb.vhdl(62): VHDL Compiler exiting
# End time: 11:01:38 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./P3_top_run_msim_rtl_vhdl.do line 10
# /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/josh/school/ece4120/final_proj/p3single/Temp_PC_tb.vhdl}"
vsim work.temp_pc_tb
# vsim work.temp_pc_tb 
# Start time: 11:09:30 on Apr 24,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/josh/school/ece4120/final_proj/p3single/simulation/modelsim/rtl_work.temp_pc_tb' has no architecture.
# Error loading design
# End time: 11:09:30 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.pc
# vsim work.pc 
# Start time: 11:09:31 on Apr 24,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pc(behavioral)
add wave -position insertpoint sim:/pc/*
add wave -position insertpoint sim:/pc/*
# Load canceled
# End time: 11:10:19 on Apr 24,2023, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
