// Seed: 1611795519
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_2;
  wire id_6;
  assign id_1 = id_3;
  tri id_7;
  always #1;
  reg  id_8;
  wire id_9;
  wire id_10;
  always id_8 <= id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_3,
      id_3
  );
  assign id_2 = 1;
endmodule
