/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [20:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [18:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  reg [22:0] celloutsig_0_27z;
  reg [3:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_35z;
  wire [12:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [28:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  reg [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(celloutsig_0_2z[3] ? celloutsig_0_2z[0] : celloutsig_0_3z[9]);
  assign celloutsig_0_5z = !(celloutsig_0_4z ? celloutsig_0_0z : celloutsig_0_1z[3]);
  assign celloutsig_1_9z = !(celloutsig_1_8z[2] ? celloutsig_1_2z[2] : celloutsig_1_0z);
  assign celloutsig_0_6z = !(celloutsig_0_2z[3] ? celloutsig_0_2z[0] : celloutsig_0_4z);
  assign celloutsig_0_12z = !(celloutsig_0_1z[2] ? celloutsig_0_2z[0] : celloutsig_0_10z);
  assign celloutsig_0_24z = !(celloutsig_0_8z ? celloutsig_0_11z[1] : celloutsig_0_9z);
  assign celloutsig_0_25z = !(celloutsig_0_1z[3] ? celloutsig_0_1z[3] : celloutsig_0_24z);
  assign celloutsig_0_50z = celloutsig_0_35z[3] | ~(celloutsig_0_11z[8]);
  assign celloutsig_1_12z = celloutsig_1_5z[0] | ~(celloutsig_1_8z[2]);
  assign celloutsig_0_7z = celloutsig_0_4z | ~(celloutsig_0_1z[3]);
  assign celloutsig_0_9z = celloutsig_0_6z | ~(celloutsig_0_4z);
  assign celloutsig_0_10z = celloutsig_0_0z | ~(celloutsig_0_8z);
  assign celloutsig_1_1z = { in_data[132], celloutsig_1_0z, celloutsig_1_0z } + in_data[148:146];
  assign celloutsig_1_5z = { in_data[157:151], celloutsig_1_4z } + { in_data[145:143], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_17z = { in_data[173], celloutsig_1_3z, celloutsig_1_15z } + { celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[43:34] <= in_data[64:55];
  assign celloutsig_1_0z = in_data[120:98] <= in_data[139:117];
  assign celloutsig_1_7z = { in_data[124:122], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } <= { in_data[156:142], celloutsig_1_0z };
  assign celloutsig_1_16z = celloutsig_1_13z[8:6] <= { in_data[100:99], celloutsig_1_15z };
  assign celloutsig_0_8z = in_data[19:15] <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_17z = celloutsig_0_13z[19:0] <= { celloutsig_0_3z[11:5], celloutsig_0_3z };
  assign celloutsig_0_3z = in_data[13] ? { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z[4:2], celloutsig_0_1z[2], celloutsig_0_1z[2] } : in_data[71:59];
  assign celloutsig_0_35z = celloutsig_0_2z[1] ? { celloutsig_0_1z[3:2], celloutsig_0_1z[2], celloutsig_0_1z[2] } : { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_25z };
  assign celloutsig_1_2z = celloutsig_1_1z[1] ? in_data[125:123] : { 1'h0, celloutsig_1_1z[0], celloutsig_1_0z };
  assign celloutsig_1_13z = celloutsig_1_6z ? { celloutsig_1_10z[16:11], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_12z } : { in_data[139:136], celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_11z[11:1] = celloutsig_0_10z ? { in_data[1], celloutsig_0_1z[4:2], celloutsig_0_1z[2], celloutsig_0_1z[2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_5z } : { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_9z, 1'h0, celloutsig_0_6z };
  assign celloutsig_0_23z = celloutsig_0_13z[4] ? { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_15z } : { celloutsig_0_13z[8:5], 1'h0, celloutsig_0_13z[3:1], celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_0_26z = celloutsig_0_18z ? { celloutsig_0_3z[6:3], celloutsig_0_24z, 1'h1, celloutsig_0_8z, celloutsig_0_8z } : { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_24z, 1'h0 };
  assign celloutsig_0_49z = { celloutsig_0_27z[17:14], celloutsig_0_24z } | celloutsig_0_26z[7:3];
  assign celloutsig_1_10z = { celloutsig_1_5z[7:4], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z } | { in_data[119:96], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_13z = { in_data[90:76], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z } | { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_1z[4:2], celloutsig_0_1z[2], celloutsig_0_1z[2], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_10z } | celloutsig_0_13z[14:2];
  assign celloutsig_1_3z = & in_data[112:101];
  assign celloutsig_1_4z = & celloutsig_1_1z;
  assign celloutsig_1_11z = & { celloutsig_1_1z, in_data[167:164] };
  assign celloutsig_0_14z = & { celloutsig_0_11z[11:8], celloutsig_0_4z };
  assign celloutsig_0_19z = & { celloutsig_0_13z[15:3], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_20z = & { celloutsig_0_11z[8:3], celloutsig_0_9z };
  assign celloutsig_1_6z = ~((celloutsig_1_5z[5] & celloutsig_1_5z[7]) | celloutsig_1_2z[0]);
  assign celloutsig_1_15z = ~((celloutsig_1_7z & celloutsig_1_11z) | celloutsig_1_11z);
  assign celloutsig_1_19z = ~((celloutsig_1_3z & celloutsig_1_15z) | celloutsig_1_17z[0]);
  assign celloutsig_0_18z = ~((celloutsig_0_7z & celloutsig_0_7z) | celloutsig_0_17z);
  always_latch
    if (clkin_data[96]) celloutsig_1_8z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_8z = in_data[142:140];
  always_latch
    if (clkin_data[128]) celloutsig_1_18z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_6z };
  always_latch
    if (clkin_data[64]) celloutsig_0_2z = 4'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_2z = { in_data[70:68], celloutsig_0_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_27z = 23'h000000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_27z = { celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_6z };
  assign celloutsig_0_1z[4:2] = { in_data[4:3], celloutsig_0_0z } | { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_11z[0] = celloutsig_0_6z;
  assign celloutsig_0_1z[1:0] = { celloutsig_0_1z[2], celloutsig_0_1z[2] };
  assign { out_data[131:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
