// Seed: 1816487129
module module_0 (
    output logic id_0,
    input logic id_1,
    output logic id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output logic id_6,
    output logic id_7,
    output id_8,
    input logic id_9,
    input id_10,
    output logic id_11,
    input logic id_12
);
  assign id_11 = id_9;
  assign id_11 = 1'b0 + id_12;
  always @(posedge 1) id_2 = 1;
  logic id_13;
  type_26(
      1, 1'd0, {1{id_8}}, id_12
  ); defparam id_14.id_15 = id_9;
endmodule
