#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Mar 23 19:51:37 2021
# Process ID: 2268
# Current directory: F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1
# Command line: vivado.exe -log CSSTE_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source CSSTE_wrapper.tcl -notrace
# Log file: F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.vdi
# Journal file: F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source CSSTE_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desk/Success Vivado/OExp02-IP2SOC/IPCORE'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xlinx/Vivado/2017.4/data/ip'.
CRITICAL WARNING: [filemgmt 20-1440] File 'f:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ip/CSSTE_MSCPUE_0_0/MSCPUE.edf' already exists in the project as a part of sub-design file 'F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ip/CSSTE_MSCPUE_0_0/CSSTE_MSCPUE_0_0.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
CRITICAL WARNING: [filemgmt 20-1440] File 'f:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ip/CSSTE_Arraykeys_0_0/Arraykeys.edf' already exists in the project as a part of sub-design file 'F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ip/CSSTE_Arraykeys_0_0/CSSTE_Arraykeys_0_0.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
CRITICAL WARNING: [filemgmt 20-1440] File 'f:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ip/CSSTE_EnterT32_0_0/EnterT32.edf' already exists in the project as a part of sub-design file 'F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ip/CSSTE_EnterT32_0_0/CSSTE_EnterT32_0_0.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
CRITICAL WARNING: [filemgmt 20-1440] File 'f:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ip/CSSTE_DSEGIO_0_0/DSEGIO.edf' already exists in the project as a part of sub-design file 'F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ip/CSSTE_DSEGIO_0_0/CSSTE_DSEGIO_0_0.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
CRITICAL WARNING: [filemgmt 20-1440] File 'f:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ip/CSSTE_Disp2Hex_0_0/Disp2Hex.edf' already exists in the project as a part of sub-design file 'F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ip/CSSTE_Disp2Hex_0_0/CSSTE_Disp2Hex_0_0.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
CRITICAL WARNING: [filemgmt 20-1440] File 'f:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ip/CSSTE_Display_0_0/Display.edf' already exists in the project as a part of sub-design file 'F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ip/CSSTE_Display_0_0/CSSTE_Display_0_0.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
CRITICAL WARNING: [filemgmt 20-1440] File 'f:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ip/CSSTE_GPIO_0_0/GPIO.edf' already exists in the project as a part of sub-design file 'F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ip/CSSTE_GPIO_0_0/CSSTE_GPIO_0_0.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
CRITICAL WARNING: [filemgmt 20-1440] File 'f:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ip/CSSTE_PIO_0_0/PIO.edf' already exists in the project as a part of sub-design file 'F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ip/CSSTE_PIO_0_0/CSSTE_PIO_0_0.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
CRITICAL WARNING: [filemgmt 20-1440] File 'f:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ip/CSSTE_MIOBUS_0_0/MIOBUS.edf' already exists in the project as a part of sub-design file 'F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ip/CSSTE_MIOBUS_0_0/CSSTE_MIOBUS_0_0.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
Command: link_design -top CSSTE_wrapper -part xc7k160tffg676-2L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 783 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/M4/inst/readn' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:2403]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/CR' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:5229]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/KCOL[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7046]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/KCOL[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7059]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/KCOL[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7072]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/KCOL[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7086]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/KROW[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7095]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/KROW[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7103]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/KROW[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7111]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/KROW[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7119]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/KROW[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7127]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/RSTN' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:5342]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/SW[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7207]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/SW[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7307]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/SW[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7317]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/SW[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7327]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/SW[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7337]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/SW[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7347]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/SW[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7357]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/SW[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7217]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/SW[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7227]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/SW[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7237]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/SW[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7247]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/SW[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7257]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/SW[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7267]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/SW[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7277]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/SW[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7287]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/SW[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:7297]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/ARRARYBLOCK/U9/inst/readn' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:6359]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/DISPBLOCK/U6/inst/SEGEN' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:24441]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/DISPBLOCK/U61/inst/AN[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:26190]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/DISPBLOCK/U61/inst/AN[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:26198]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/DISPBLOCK/U61/inst/AN[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:26206]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/DISPBLOCK/U61/inst/AN[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:26214]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/DISPBLOCK/U61/inst/SEGMENT[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:26590]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/DISPBLOCK/U61/inst/SEGMENT[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:26598]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/DISPBLOCK/U61/inst/SEGMENT[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:26606]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/DISPBLOCK/U61/inst/SEGMENT[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:26614]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/DISPBLOCK/U61/inst/SEGMENT[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:26622]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/DISPBLOCK/U61/inst/SEGMENT[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:26630]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/DISPBLOCK/U61/inst/SEGMENT[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:26638]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/DISPBLOCK/U61/inst/SEGMENT[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:26646]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/GPIOBLOCK/U7/inst/LEDEN' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:30979]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/GPIOBLOCK/U71/inst/LED[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:32670]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/GPIOBLOCK/U71/inst/LED[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:32678]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/GPIOBLOCK/U71/inst/LED[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:32686]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/GPIOBLOCK/U71/inst/LED[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:32694]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/GPIOBLOCK/U71/inst/LED[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:32702]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/GPIOBLOCK/U71/inst/LED[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:32710]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/GPIOBLOCK/U71/inst/LED[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:32718]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'CSSTE_i/GPIOBLOCK/U71/inst/LED[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/.Xil/Vivado-2268-LAPTOP-0HOK14LD/dcp2/CSSTE_wrapper.edf:32726]
Parsing XDC File [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/constrs_1/imports/new/constraints_GPIO.xdc]
Finished Parsing XDC File [F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/constrs_1/imports/new/constraints_GPIO.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (inverted pins: WCLK) (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 10 instances
  RAM64X1D => RAM64X1D (inverted pins: WCLK) (RAMD64E, RAMD64E): 2 instances

10 Infos, 51 Warnings, 9 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 651.941 ; gain = 354.863
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.866 . Memory (MB): peak = 666.598 ; gain = 14.656
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: afd3dcfd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.457 . Memory (MB): peak = 1244.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 37 cells and removed 44 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 105556141

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.618 . Memory (MB): peak = 1244.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 20 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ec2c1f9b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.867 . Memory (MB): peak = 1244.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 222 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ec2c1f9b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1244.348 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ec2c1f9b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1244.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1244.348 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ec2c1f9b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1244.348 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 13c859213

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1452.465 ; gain = 0.000
Ending Power Optimization Task | Checksum: 13c859213

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1452.465 ; gain = 208.117
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 52 Warnings, 9 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1452.465 ; gain = 800.523
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1452.465 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CSSTE_wrapper_drc_opted.rpt -pb CSSTE_wrapper_drc_opted.pb -rpx CSSTE_wrapper_drc_opted.rpx
Command: report_drc -file CSSTE_wrapper_drc_opted.rpt -pb CSSTE_wrapper_drc_opted.pb -rpx CSSTE_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (CSSTE_i/U1/inst/U1_2/DU2/register_reg[16][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (CSSTE_i/U1/inst/U1_2/DU2/register_reg[16][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (CSSTE_i/U1/inst/U1_2/DU2/register_reg[17][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (CSSTE_i/U1/inst/U1_2/DU2/register_reg[17][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (CSSTE_i/U1/inst/U1_2/DU2/register_reg[17][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (CSSTE_i/U1/inst/U1_2/DU2/register_reg[17][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (CSSTE_i/U1/inst/U1_2/DU2/register_reg[17][14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (CSSTE_i/U1/inst/U1_2/DU2/register_reg[17][15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (CSSTE_i/U1/inst/U1_2/DU2/register_reg[17][17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (CSSTE_i/U1/inst/U1_2/DU2/register_reg[17][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (CSSTE_i/U1/inst/U1_2/PCURRENT_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (CSSTE_i/U1/inst/U1_2/PCURRENT_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (CSSTE_i/U1/inst/U1_2/PCURRENT_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (CSSTE_i/U1/inst/U1_2/PCURRENT_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (CSSTE_i/U1/inst/U1_2/PCURRENT_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (CSSTE_i/U1/inst/U1_2/PCURRENT_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (CSSTE_i/U1/inst/U1_2/PCURRENT_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (CSSTE_i/U1/inst/U1_2/PCURRENT_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (CSSTE_i/U1/inst/U1_2/PCURRENT_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (CSSTE_i/U1/inst/U1_2/PCURRENT_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1452.465 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a8743d36

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1452.465 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1452.465 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'CSSTE_i/CLKBLOCK/U8/inst/CPUClk_INST_0' is driving clock pin of 1025 registers. This could lead to large hold time violations. First few involved registers are:
	CSSTE_i/RAM_B/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram {RAMB36E1}
	CSSTE_i/U1/inst/U1_2/PCURRENT_reg[14] {FDCE}
	CSSTE_i/U1/inst/U1_2/PCURRENT_reg[16] {FDCE}
	CSSTE_i/U1/inst/U1_2/PCURRENT_reg[17] {FDCE}
	CSSTE_i/U1/inst/U1_2/PCURRENT_reg[20] {FDCE}
WARNING: [Place 30-568] A LUT 'CSSTE_i/CLKBLOCK/U8/inst/nCPUClk_INST_0' is driving clock pin of 109 registers. This could lead to large hold time violations. First few involved registers are:
	CSSTE_i/GPIOBLOCK/U7/inst/PTLED/Go_reg[0] {FDRE}
	CSSTE_i/GPIOBLOCK/U7/inst/PTLED/Go_reg[1] {FDRE}
	CSSTE_i/GPIOBLOCK/U7/inst/PTLED/EN_reg {FDRE}
	CSSTE_i/GPIOBLOCK/U7/inst/GPIOf0_reg[0] {FDCE}
	CSSTE_i/GPIOBLOCK/U7/inst/GPIOf0_reg[1] {FDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9b05c9b1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1452.465 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c4d2b316

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1452.465 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c4d2b316

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1452.465 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: c4d2b316

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1452.465 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: f04f4b4c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1452.465 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f04f4b4c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1452.465 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1331024f9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1452.465 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cb04cd82

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1452.465 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cb04cd82

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1452.465 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1331ab55b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1452.465 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1331ab55b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1452.465 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1331ab55b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1452.465 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1331ab55b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1452.465 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1331ab55b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1452.465 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1331ab55b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1452.465 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1331ab55b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1452.465 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1c09cb438

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1452.465 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c09cb438

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1452.465 ; gain = 0.000
Ending Placer Task | Checksum: 1311c2f6c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1452.465 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 75 Warnings, 9 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1452.465 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.514 . Memory (MB): peak = 1452.465 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file CSSTE_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1452.465 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CSSTE_wrapper_utilization_placed.rpt -pb CSSTE_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1452.465 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CSSTE_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1452.465 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 681658b6 ConstDB: 0 ShapeSum: c905d6b6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d4dcd8f0

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1484.914 ; gain = 32.449
Post Restoration Checksum: NetGraph: e702266b NumContArr: eddab285 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1d4dcd8f0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1488.656 ; gain = 36.191

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1d4dcd8f0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1488.656 ; gain = 36.191
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 14a9eac98

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1531.699 ; gain = 79.234

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fc9e2b32

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1531.699 ; gain = 79.234

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 653
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: aebf82ea

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.699 ; gain = 79.234
Phase 4 Rip-up And Reroute | Checksum: aebf82ea

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.699 ; gain = 79.234

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: aebf82ea

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.699 ; gain = 79.234

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: aebf82ea

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.699 ; gain = 79.234
Phase 6 Post Hold Fix | Checksum: aebf82ea

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.699 ; gain = 79.234

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.463742 %
  Global Horizontal Routing Utilization  = 0.636488 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
Phase 7 Route finalize | Checksum: aebf82ea

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.699 ; gain = 79.234

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: aebf82ea

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.699 ; gain = 79.234

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d3499b51

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.699 ; gain = 79.234
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.699 ; gain = 79.234

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 75 Warnings, 9 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1531.699 ; gain = 79.234
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.661 . Memory (MB): peak = 1531.699 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CSSTE_wrapper_drc_routed.rpt -pb CSSTE_wrapper_drc_routed.pb -rpx CSSTE_wrapper_drc_routed.rpx
Command: report_drc -file CSSTE_wrapper_drc_routed.rpt -pb CSSTE_wrapper_drc_routed.pb -rpx CSSTE_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file CSSTE_wrapper_methodology_drc_routed.rpt -pb CSSTE_wrapper_methodology_drc_routed.pb -rpx CSSTE_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file CSSTE_wrapper_methodology_drc_routed.rpt -pb CSSTE_wrapper_methodology_drc_routed.pb -rpx CSSTE_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file CSSTE_wrapper_power_routed.rpt -pb CSSTE_wrapper_power_summary_routed.pb -rpx CSSTE_wrapper_power_routed.rpx
Command: report_power -file CSSTE_wrapper_power_routed.rpt -pb CSSTE_wrapper_power_summary_routed.pb -rpx CSSTE_wrapper_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 76 Warnings, 9 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file CSSTE_wrapper_route_status.rpt -pb CSSTE_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file CSSTE_wrapper_timing_summary_routed.rpt -rpx CSSTE_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file CSSTE_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file CSSTE_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Mar 23 19:53:25 2021...
