# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Cannot open macro file: runlab.do
do runwave.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:34 on May 05,2023
# vlog -reportprogress 300 -work work ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:54:34 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:34 on May 05,2023
# vlog -reportprogress 300 -work work ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 12:54:35 on May 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:35 on May 05,2023
# vlog -reportprogress 300 -work work ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:54:35 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:35 on May 05,2023
# vlog -reportprogress 300 -work work ./reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 12:54:35 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:35 on May 05,2023
# vlog -reportprogress 300 -work work ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 12:54:35 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:35 on May 05,2023
# vlog -reportprogress 300 -work work ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 12:54:35 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:35 on May 05,2023
# vlog -reportprogress 300 -work work ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:54:35 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 1fs -novopt testbench 
# Start time: 12:54:36 on May 05,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# Task 3 Passed
# ** Note: $stop    : ./testbench.sv(41)
#    Time: 5200 fs  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./testbench.sv line 41
do runwave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:16 on May 05,2023
# vlog -reportprogress 300 -work work ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:56:16 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:17 on May 05,2023
# vlog -reportprogress 300 -work work ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 12:56:17 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:17 on May 05,2023
# vlog -reportprogress 300 -work work ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:56:17 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:17 on May 05,2023
# vlog -reportprogress 300 -work work ./reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 12:56:17 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:17 on May 05,2023
# vlog -reportprogress 300 -work work ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 12:56:17 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:17 on May 05,2023
# vlog -reportprogress 300 -work work ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 12:56:17 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:17 on May 05,2023
# vlog -reportprogress 300 -work work ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:56:17 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:56:18 on May 05,2023, Elapsed time: 0:01:42
# Errors: 0, Warnings: 0
# vsim -t 1fs -novopt testbench 
# Start time: 12:56:18 on May 05,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# Task 3 Passed
# ** Note: $stop    : ./testbench.sv(41)
#    Time: 5200 fs  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./testbench.sv line 41
# 0 fs
# 5460 fs
do runwave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:32 on May 05,2023
# vlog -reportprogress 300 -work work ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:56:32 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:32 on May 05,2023
# vlog -reportprogress 300 -work work ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 12:56:32 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:32 on May 05,2023
# vlog -reportprogress 300 -work work ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:56:32 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:32 on May 05,2023
# vlog -reportprogress 300 -work work ./reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 12:56:33 on May 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:33 on May 05,2023
# vlog -reportprogress 300 -work work ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 12:56:33 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:33 on May 05,2023
# vlog -reportprogress 300 -work work ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 12:56:33 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:33 on May 05,2023
# vlog -reportprogress 300 -work work ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:56:33 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:56:34 on May 05,2023, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
# vsim -t 1fs -novopt testbench 
# Start time: 12:56:34 on May 05,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# Task 3 Passed
# ** Note: $stop    : ./testbench.sv(41)
#    Time: 5200 fs  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./testbench.sv line 41
# 0 fs
# 5460 fs
do runwave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:12 on May 05,2023
# vlog -reportprogress 300 -work work ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:02:12 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:12 on May 05,2023
# vlog -reportprogress 300 -work work ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 13:02:12 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:12 on May 05,2023
# vlog -reportprogress 300 -work work ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:02:12 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:12 on May 05,2023
# vlog -reportprogress 300 -work work ./reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 13:02:12 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:12 on May 05,2023
# vlog -reportprogress 300 -work work ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 13:02:12 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:12 on May 05,2023
# vlog -reportprogress 300 -work work ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 13:02:12 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:12 on May 05,2023
# vlog -reportprogress 300 -work work ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:02:12 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Error: (vish-3296) Unknown option '-radix'.
# Use the -help option for complete vsim usage.
# ** Error: Error loading design
# Error in macro ./runwave.do line 16
# Error loading design
#     while executing
# "error "Error loading design""
#     (procedure "vsim" line 148)
#     invoked from within
# "vsim -t 1fs -novopt testbench -radix hexadeciaml"
do runwave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:10 on May 05,2023
# vlog -reportprogress 300 -work work ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:07:10 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:10 on May 05,2023
# vlog -reportprogress 300 -work work ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 13:07:10 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:10 on May 05,2023
# vlog -reportprogress 300 -work work ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:07:10 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:10 on May 05,2023
# vlog -reportprogress 300 -work work ./reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 13:07:10 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:10 on May 05,2023
# vlog -reportprogress 300 -work work ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 13:07:11 on May 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:11 on May 05,2023
# vlog -reportprogress 300 -work work ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 13:07:11 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:11 on May 05,2023
# vlog -reportprogress 300 -work work ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:07:11 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Error: (vish-3296) Unknown option '-radix'.
# Use the -help option for complete vsim usage.
# ** Error: Error loading design
# Error in macro ./runwave.do line 16
# Error loading design
#     while executing
# "error "Error loading design""
#     (procedure "vsim" line 148)
#     invoked from within
# "vsim -t 1fs -novopt testbench -radix hexadeciaml"
do runwave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:32 on May 05,2023
# vlog -reportprogress 300 -work work ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:07:32 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:32 on May 05,2023
# vlog -reportprogress 300 -work work ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 13:07:32 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:32 on May 05,2023
# vlog -reportprogress 300 -work work ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:07:32 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:32 on May 05,2023
# vlog -reportprogress 300 -work work ./reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 13:07:32 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:32 on May 05,2023
# vlog -reportprogress 300 -work work ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 13:07:32 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:32 on May 05,2023
# vlog -reportprogress 300 -work work ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 13:07:32 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:32 on May 05,2023
# vlog -reportprogress 300 -work work ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:07:33 on May 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:07:34 on May 05,2023, Elapsed time: 0:11:00
# Errors: 10, Warnings: 0
# vsim -t 1fs -novopt testbench 
# Start time: 13:07:34 on May 05,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: Unknown signal: sim:/testbench/cpu/processor/u_reg_file/memory/(16)
# Error in macro ./runwave.do line 35
# Unknown signal: sim:/testbench/cpu/processor/u_reg_file/memory/(16)
#     while executing
# "error "Unknown signal: $sig""
#     (procedure "radix" line 210)
#     invoked from within
# "radix signal sim:/testbench/cpu/processor/u_reg_file/memory/(16) hexadecimal"
do runwave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:21 on May 05,2023
# vlog -reportprogress 300 -work work ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:11:21 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:21 on May 05,2023
# vlog -reportprogress 300 -work work ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 13:11:21 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:21 on May 05,2023
# vlog -reportprogress 300 -work work ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:11:21 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:21 on May 05,2023
# vlog -reportprogress 300 -work work ./reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 13:11:21 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:21 on May 05,2023
# vlog -reportprogress 300 -work work ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 13:11:21 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:21 on May 05,2023
# vlog -reportprogress 300 -work work ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 13:11:21 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:21 on May 05,2023
# vlog -reportprogress 300 -work work ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:11:21 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:11:23 on May 05,2023, Elapsed time: 0:03:49
# Errors: 3, Warnings: 0
# vsim -t 1fs -novopt testbench 
# Start time: 13:11:23 on May 05,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# do runlab.do
# ** Error: Cannot open macro file: runlab.do
# Error in macro ./runwave.do line 34
# Cannot open macro file: runlab.do
#     while executing
# "^AE^BE^"
do runlab.do
# Cannot open macro file: runlab.do
do runlab.do
# Cannot open macro file: runlab.do
do wave.do
# Cannot open macro file: wave.do
do runwave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:29 on May 05,2023
# vlog -reportprogress 300 -work work ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:12:29 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:29 on May 05,2023
# vlog -reportprogress 300 -work work ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 13:12:30 on May 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:30 on May 05,2023
# vlog -reportprogress 300 -work work ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:12:30 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:30 on May 05,2023
# vlog -reportprogress 300 -work work ./reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 13:12:30 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:30 on May 05,2023
# vlog -reportprogress 300 -work work ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 13:12:30 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:30 on May 05,2023
# vlog -reportprogress 300 -work work ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 13:12:30 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:30 on May 05,2023
# vlog -reportprogress 300 -work work ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:12:30 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:12:31 on May 05,2023, Elapsed time: 0:01:08
# Errors: 6, Warnings: 0
# vsim -t 1fs -novopt testbench 
# Start time: 13:12:31 on May 05,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: no event matches "^AE^BE^"
# Error in macro ./runwave.do line 34
# no event matches "^AE^BE^"
#     while executing
# "!^AE^BE^"
do runwave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:34 on May 05,2023
# vlog -reportprogress 300 -work work ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:14:34 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:34 on May 05,2023
# vlog -reportprogress 300 -work work ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 13:14:34 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:34 on May 05,2023
# vlog -reportprogress 300 -work work ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:14:34 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:34 on May 05,2023
# vlog -reportprogress 300 -work work ./reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 13:14:34 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:34 on May 05,2023
# vlog -reportprogress 300 -work work ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 13:14:34 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:34 on May 05,2023
# vlog -reportprogress 300 -work work ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 13:14:34 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:34 on May 05,2023
# vlog -reportprogress 300 -work work ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:14:34 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:14:36 on May 05,2023, Elapsed time: 0:02:05
# Errors: 3, Warnings: 0
# vsim -t 1fs -novopt testbench 
# Start time: 13:14:36 on May 05,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: invalid command name "0-15"
# Error in macro ./runwave.do line 37
# invalid command name "0-15"
#     while executing
# "0-15"
#     invoked from within
# "radix signal sim:/testbench/cpu/processor/u_reg_file/memory/[0-15] hexadecimal"
do runwave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:10 on May 05,2023
# vlog -reportprogress 300 -work work ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:15:10 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:10 on May 05,2023
# vlog -reportprogress 300 -work work ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 13:15:10 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:10 on May 05,2023
# vlog -reportprogress 300 -work work ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:15:10 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:10 on May 05,2023
# vlog -reportprogress 300 -work work ./reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 13:15:10 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:10 on May 05,2023
# vlog -reportprogress 300 -work work ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 13:15:10 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:10 on May 05,2023
# vlog -reportprogress 300 -work work ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 13:15:10 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:10 on May 05,2023
# vlog -reportprogress 300 -work work ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:15:10 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:15:12 on May 05,2023, Elapsed time: 0:00:36
# Errors: 3, Warnings: 0
# vsim -t 1fs -novopt testbench 
# Start time: 13:15:12 on May 05,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: invalid command name "0-9"
# Error in macro ./runwave.do line 37
# invalid command name "0-9"
#     while executing
# "0-9"
#     invoked from within
# "radix signal sim:/testbench/cpu/processor/u_reg_file/memory/[0-9] hexadecimal"
do runwave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:53 on May 05,2023
# vlog -reportprogress 300 -work work ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:15:53 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:54 on May 05,2023
# vlog -reportprogress 300 -work work ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 13:15:54 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:54 on May 05,2023
# vlog -reportprogress 300 -work work ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:15:54 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:54 on May 05,2023
# vlog -reportprogress 300 -work work ./reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 13:15:54 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:54 on May 05,2023
# vlog -reportprogress 300 -work work ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 13:15:54 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:54 on May 05,2023
# vlog -reportprogress 300 -work work ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 13:15:54 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:54 on May 05,2023
# vlog -reportprogress 300 -work work ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:15:54 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:15:56 on May 05,2023, Elapsed time: 0:00:44
# Errors: 3, Warnings: 0
# vsim -t 1fs -novopt testbench 
# Start time: 13:15:56 on May 05,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: invalid command name "0-9"
# Error in macro ./runwave.do line 37
# invalid command name "0-9"
#     while executing
# "0-9"
#     invoked from within
# "radix signal "sim:/testbench/cpu/processor/u_reg_file/memory/[0-9]" hexadecimal"
do runwave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:09 on May 05,2023
# vlog -reportprogress 300 -work work ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:16:09 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:09 on May 05,2023
# vlog -reportprogress 300 -work work ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 13:16:09 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:09 on May 05,2023
# vlog -reportprogress 300 -work work ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:16:09 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:09 on May 05,2023
# vlog -reportprogress 300 -work work ./reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 13:16:09 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:09 on May 05,2023
# vlog -reportprogress 300 -work work ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 13:16:10 on May 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:10 on May 05,2023
# vlog -reportprogress 300 -work work ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 13:16:10 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:10 on May 05,2023
# vlog -reportprogress 300 -work work ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:16:10 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:16:11 on May 05,2023, Elapsed time: 0:00:15
# Errors: 3, Warnings: 0
# vsim -t 1fs -novopt testbench 
# Start time: 13:16:11 on May 05,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: invalid command name "0-9"
# Error in macro ./runwave.do line 37
# invalid command name "0-9"
#     while executing
# "0-9"
#     invoked from within
# "radix signal "sim:/testbench/cpu/processor/u_reg_file/memory/[0-9]+" hexadecimal"
do runwave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:00 on May 05,2023
# vlog -reportprogress 300 -work work ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:18:00 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:00 on May 05,2023
# vlog -reportprogress 300 -work work ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 13:18:00 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:00 on May 05,2023
# vlog -reportprogress 300 -work work ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:18:00 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:00 on May 05,2023
# vlog -reportprogress 300 -work work ./reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 13:18:01 on May 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:01 on May 05,2023
# vlog -reportprogress 300 -work work ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 13:18:01 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:01 on May 05,2023
# vlog -reportprogress 300 -work work ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 13:18:01 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:01 on May 05,2023
# vlog -reportprogress 300 -work work ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:18:01 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:18:02 on May 05,2023, Elapsed time: 0:01:51
# Errors: 3, Warnings: 0
# vsim -t 1fs -novopt testbench 
# Start time: 13:18:02 on May 05,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: Unknown signal: sim:/testbench/cpu/processor/u_reg_file/memory/0
# Error in macro ./runwave.do line 37
# Unknown signal: sim:/testbench/cpu/processor/u_reg_file/memory/0
#     while executing
# "error "Unknown signal: $sig""
#     (procedure "radix" line 210)
#     invoked from within
# "radix signal "sim:/testbench/cpu/processor/u_reg_file/memory/0" hexadecimal"
do runwave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:59 on May 05,2023
# vlog -reportprogress 300 -work work ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:18:59 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:59 on May 05,2023
# vlog -reportprogress 300 -work work ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 13:18:59 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:59 on May 05,2023
# vlog -reportprogress 300 -work work ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:18:59 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:59 on May 05,2023
# vlog -reportprogress 300 -work work ./reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 13:18:59 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:59 on May 05,2023
# vlog -reportprogress 300 -work work ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 13:18:59 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:59 on May 05,2023
# vlog -reportprogress 300 -work work ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 13:18:59 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:59 on May 05,2023
# vlog -reportprogress 300 -work work ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:18:59 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:19:01 on May 05,2023, Elapsed time: 0:00:59
# Errors: 3, Warnings: 0
# vsim -t 1fs -novopt testbench 
# Start time: 13:19:01 on May 05,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: (vish-4016) Invalid radix value: heaxadecimal.
# Usage: radix [-binary | -octal | -decimal | -hexadecimal | -unsigned | -ascii | -time] [-enumnumeric | -enumsymbolic | -showbase | -symbolic]
# Error in macro ./runwave.do line 21
# ** Error: (vish-4016) Invalid radix value: heaxadecimal.
# Usage: radix [-binary | -octal | -decimal | -hexadecimal | -unsigned | -ascii | -time] [-enumnumeric | -enumsymbolic | -showbase | -symbolic]
#     while executing
# "error $errmsg"
#     (procedure "ParseRadix" line 23)
#     invoked from within
# "ParseRadix $arg radix radix_flags"
#     (procedure "radix" line 271)
#     invoked from within
# "radix -heaxadecimal"
do runwave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:35 on May 05,2023
# vlog -reportprogress 300 -work work ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:19:35 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:35 on May 05,2023
# vlog -reportprogress 300 -work work ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 13:19:35 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:35 on May 05,2023
# vlog -reportprogress 300 -work work ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:19:35 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:35 on May 05,2023
# vlog -reportprogress 300 -work work ./reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 13:19:35 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:35 on May 05,2023
# vlog -reportprogress 300 -work work ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 13:19:35 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:35 on May 05,2023
# vlog -reportprogress 300 -work work ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 13:19:35 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:35 on May 05,2023
# vlog -reportprogress 300 -work work ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:19:35 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:19:37 on May 05,2023, Elapsed time: 0:00:36
# Errors: 2, Warnings: 0
# vsim -t 1fs -novopt testbench 
# Start time: 13:19:37 on May 05,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# hexadecimal
# Task 3 Passed
# ** Note: $stop    : ./testbench.sv(41)
#    Time: 5200 fs  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./testbench.sv line 41
# 0 fs
# 5460 fs
do runwave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:04 on May 05,2023
# vlog -reportprogress 300 -work work ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:21:04 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:04 on May 05,2023
# vlog -reportprogress 300 -work work ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 13:21:04 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:04 on May 05,2023
# vlog -reportprogress 300 -work work ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:21:04 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:04 on May 05,2023
# vlog -reportprogress 300 -work work ./reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 13:21:04 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:04 on May 05,2023
# vlog -reportprogress 300 -work work ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 13:21:04 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:04 on May 05,2023
# vlog -reportprogress 300 -work work ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 13:21:04 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:04 on May 05,2023
# vlog -reportprogress 300 -work work ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:21:04 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:21:06 on May 05,2023, Elapsed time: 0:01:29
# Errors: 0, Warnings: 0
# vsim -t 1fs -novopt testbench 
# Start time: 13:21:06 on May 05,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# hexadecimal
# binary
# binary
# binary
# binary
# Task 3 Passed
# ** Note: $stop    : ./testbench.sv(41)
#    Time: 5200 fs  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./testbench.sv line 41
# 0 fs
# 5460 fs
