$comment
	File created using the following command:
		vcd file ShiftRegister_Demo.msim.vcd -direction
$end
$date
	Fri Apr 28 15:57:57 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module shiftregistern_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " dataOut [3] $end
$var wire 1 # dataOut [2] $end
$var wire 1 $ dataOut [1] $end
$var wire 1 % dataOut [0] $end
$var wire 1 & sin $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var wire 1 * devoe $end
$var wire 1 + devclrn $end
$var wire 1 , devpor $end
$var wire 1 - ww_devoe $end
$var wire 1 . ww_devclrn $end
$var wire 1 / ww_devpor $end
$var wire 1 0 ww_clk $end
$var wire 1 1 ww_sin $end
$var wire 1 2 ww_dataOut [3] $end
$var wire 1 3 ww_dataOut [2] $end
$var wire 1 4 ww_dataOut [1] $end
$var wire 1 5 ww_dataOut [0] $end
$var wire 1 6 \dataOut[0]~output_o\ $end
$var wire 1 7 \dataOut[1]~output_o\ $end
$var wire 1 8 \dataOut[2]~output_o\ $end
$var wire 1 9 \dataOut[3]~output_o\ $end
$var wire 1 : \clk~input_o\ $end
$var wire 1 ; \sin~input_o\ $end
$var wire 1 < s_dataOut [3] $end
$var wire 1 = s_dataOut [2] $end
$var wire 1 > s_dataOut [1] $end
$var wire 1 ? s_dataOut [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0&
0'
1(
x)
1*
1+
1,
1-
1.
1/
00
01
06
07
08
09
0:
0;
0<
0=
0>
0?
0"
0#
0$
0%
02
03
04
05
$end
#20000
1&
11
1;
#30000
1!
10
1:
1?
16
15
1%
#60000
0!
00
0:
#90000
1!
10
1:
1>
17
14
1$
#120000
0!
00
0:
#140000
0&
01
0;
#150000
1!
10
1:
0?
1=
18
06
13
05
0%
1#
#180000
0!
00
0:
#210000
1!
10
1:
0>
1<
19
07
12
04
0$
1"
#240000
0!
00
0:
#260000
1&
11
1;
#270000
1!
10
1:
1?
0=
08
16
03
15
1%
0#
#300000
0!
0&
00
01
0;
0:
#330000
1!
10
1:
0?
1>
0<
09
17
06
02
14
05
0%
1$
0"
#340000
1&
11
1;
#360000
0&
0!
01
00
0:
0;
#380000
1&
11
1;
#390000
1!
10
1:
1?
0>
1=
18
07
16
13
04
15
1%
0$
1#
#400000
0&
01
0;
#420000
0!
00
0:
#440000
1&
11
1;
#450000
1!
10
1:
1>
0=
1<
19
08
17
12
03
14
1$
0#
1"
#460000
0&
01
0;
#480000
1&
0!
11
00
0:
1;
#510000
1!
10
1:
1=
0<
09
18
02
13
1#
0"
#540000
0!
00
0:
#570000
1!
10
1:
1<
19
12
1"
#580000
0&
01
0;
#600000
1&
0!
11
00
0:
1;
#630000
1!
10
1:
#640000
0&
01
0;
#660000
1&
0!
11
00
0:
1;
#690000
1!
10
1:
#720000
0!
0&
00
01
0;
0:
#740000
1&
11
1;
#750000
1!
10
1:
#780000
0!
0&
00
01
0;
0:
#800000
1&
11
1;
#810000
1!
10
1:
#820000
0&
01
0;
#840000
1&
0!
11
00
0:
1;
#860000
0&
01
0;
#870000
1!
10
1:
0?
06
05
0%
#900000
0!
00
0:
#920000
1&
11
1;
#930000
1!
10
1:
1?
0>
07
16
04
15
1%
0$
#960000
0!
00
0:
#990000
1!
10
1:
1>
0=
08
17
03
14
1$
0#
#1000000
