#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed May 25 01:55:39 2022
# Process ID: 1222
# Current directory: /home/vivado/project/nexus_a7_100/demos/NexusA7100_demo_kybd_hw/hw.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/vivado/project/nexus_a7_100/demos/NexusA7100_demo_kybd_hw/hw.runs/synth_1/top.vds
# Journal file: /home/vivado/project/nexus_a7_100/demos/NexusA7100_demo_kybd_hw/hw.runs/synth_1/vivado.jou
# Running On: 10ead46d1b71, OS: Linux, CPU Frequency: 4008.001 MHz, CPU Physical cores: 6, Host memory: 26864 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2627.965 ; gain = 11.922 ; free physical = 17286 ; free virtual = 27585
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top top -part xc7a100tcsg324-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1252
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2630.129 ; gain = 0.000 ; free physical = 15522 ; free virtual = 25839
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/vivado/project/nexus_a7_100/demos/NexusA7100_demo_kybd_hw/hw.srcs/sources_1/imports/hdl/top.v:26]
INFO: [Synth 8-6157] synthesizing module 'PS2Receiver' [/home/vivado/project/nexus_a7_100/demos/NexusA7100_demo_kybd_hw/hw.srcs/sources_1/imports/hdl/PS2Receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/vivado/project/nexus_a7_100/demos/NexusA7100_demo_kybd_hw/hw.srcs/sources_1/imports/hdl/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [/home/vivado/project/nexus_a7_100/demos/NexusA7100_demo_kybd_hw/hw.srcs/sources_1/imports/hdl/debouncer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/project/nexus_a7_100/demos/NexusA7100_demo_kybd_hw/hw.srcs/sources_1/imports/hdl/PS2Receiver.v:53]
INFO: [Synth 8-6155] done synthesizing module 'PS2Receiver' (2#1) [/home/vivado/project/nexus_a7_100/demos/NexusA7100_demo_kybd_hw/hw.srcs/sources_1/imports/hdl/PS2Receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7decimal' [/home/vivado/project/nexus_a7_100/demos/NexusA7100_demo_kybd_hw/hw.srcs/sources_1/imports/hdl/Seg_7_Display.v:21]
INFO: [Synth 8-226] default block is never used [/home/vivado/project/nexus_a7_100/demos/NexusA7100_demo_kybd_hw/hw.srcs/sources_1/imports/hdl/Seg_7_Display.v:45]
INFO: [Synth 8-226] default block is never used [/home/vivado/project/nexus_a7_100/demos/NexusA7100_demo_kybd_hw/hw.srcs/sources_1/imports/hdl/Seg_7_Display.v:62]
INFO: [Synth 8-6155] done synthesizing module 'seg7decimal' (3#1) [/home/vivado/project/nexus_a7_100/demos/NexusA7100_demo_kybd_hw/hw.srcs/sources_1/imports/hdl/Seg_7_Display.v:21]
WARNING: [Synth 8-3848] Net UART_TXD in module/entity top does not have driver. [/home/vivado/project/nexus_a7_100/demos/NexusA7100_demo_kybd_hw/hw.srcs/sources_1/imports/hdl/top.v:33]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/vivado/project/nexus_a7_100/demos/NexusA7100_demo_kybd_hw/hw.srcs/sources_1/imports/hdl/top.v:26]
WARNING: [Synth 8-7129] Port UART_TXD in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2630.129 ; gain = 0.000 ; free physical = 16364 ; free virtual = 26681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2630.129 ; gain = 0.000 ; free physical = 16429 ; free virtual = 26746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2630.129 ; gain = 0.000 ; free physical = 16429 ; free virtual = 26746
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.129 ; gain = 0.000 ; free physical = 16422 ; free virtual = 26739
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vivado/project/nexus_a7_100/demos/NexusA7100_demo_kybd_hw/hw.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/vivado/project/nexus_a7_100/demos/NexusA7100_demo_kybd_hw/hw.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vivado/project/nexus_a7_100/demos/NexusA7100_demo_kybd_hw/hw.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.113 ; gain = 0.000 ; free physical = 16243 ; free virtual = 26570
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.113 ; gain = 0.000 ; free physical = 16243 ; free virtual = 26570
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2694.113 ; gain = 63.984 ; free physical = 16390 ; free virtual = 26717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2694.113 ; gain = 63.984 ; free physical = 16390 ; free virtual = 26717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2694.113 ; gain = 63.984 ; free physical = 16390 ; free virtual = 26717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2694.113 ; gain = 63.984 ; free physical = 16379 ; free virtual = 26708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2694.113 ; gain = 63.984 ; free physical = 16367 ; free virtual = 26699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2694.113 ; gain = 63.984 ; free physical = 16240 ; free virtual = 26578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2694.113 ; gain = 63.984 ; free physical = 16238 ; free virtual = 26576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2694.113 ; gain = 63.984 ; free physical = 16235 ; free virtual = 26573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2694.113 ; gain = 63.984 ; free physical = 16235 ; free virtual = 26573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2694.113 ; gain = 63.984 ; free physical = 16235 ; free virtual = 26573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     5|
|3     |LUT1   |     5|
|4     |LUT2   |     7|
|5     |LUT3   |    11|
|6     |LUT4   |    12|
|7     |LUT5   |     5|
|8     |LUT6   |    21|
|9     |MUXF7  |     4|
|10    |FDRE   |    82|
|11    |FDSE   |     2|
|12    |IBUF   |     3|
|13    |OBUF   |    16|
|14    |OBUFT  |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2694.113 ; gain = 63.984 ; free physical = 16235 ; free virtual = 26573
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2694.113 ; gain = 0.000 ; free physical = 16286 ; free virtual = 26625
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2694.113 ; gain = 63.984 ; free physical = 16286 ; free virtual = 26625
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.113 ; gain = 0.000 ; free physical = 16280 ; free virtual = 26619
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.113 ; gain = 0.000 ; free physical = 16319 ; free virtual = 26658
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 14d6bd28
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2694.113 ; gain = 66.148 ; free physical = 16410 ; free virtual = 26749
INFO: [Common 17-1381] The checkpoint '/home/vivado/project/nexus_a7_100/demos/NexusA7100_demo_kybd_hw/hw.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 25 01:56:18 2022...
