
Microcontrollers-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc98  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  0800be20  0800be20  0000ce20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800be3c  0800be3c  0000d080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800be3c  0800be3c  0000ce3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800be44  0800be44  0000d080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800be44  0800be44  0000ce44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800be48  0800be48  0000ce48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800be4c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d080  2**0
                  CONTENTS
 10 .bss          00000adc  20000080  20000080  0000d080  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000b5c  20000b5c  0000d080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d080  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a5ec  00000000  00000000  0000d0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004150  00000000  00000000  0002769c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017b8  00000000  00000000  0002b7f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001255  00000000  00000000  0002cfa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000250b8  00000000  00000000  0002e1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ecfe  00000000  00000000  000532b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d501d  00000000  00000000  00071fb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00146fd0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000069b4  00000000  00000000  00147014  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000079  00000000  00000000  0014d9c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000080 	.word	0x20000080
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800be08 	.word	0x0800be08

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000084 	.word	0x20000084
 80001c4:	0800be08 	.word	0x0800be08

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__gedf2>:
 8000540:	f04f 3cff 	mov.w	ip, #4294967295
 8000544:	e006      	b.n	8000554 <__cmpdf2+0x4>
 8000546:	bf00      	nop

08000548 <__ledf2>:
 8000548:	f04f 0c01 	mov.w	ip, #1
 800054c:	e002      	b.n	8000554 <__cmpdf2+0x4>
 800054e:	bf00      	nop

08000550 <__cmpdf2>:
 8000550:	f04f 0c01 	mov.w	ip, #1
 8000554:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000558:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800055c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000560:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000564:	bf18      	it	ne
 8000566:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800056a:	d01b      	beq.n	80005a4 <__cmpdf2+0x54>
 800056c:	b001      	add	sp, #4
 800056e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000572:	bf0c      	ite	eq
 8000574:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000578:	ea91 0f03 	teqne	r1, r3
 800057c:	bf02      	ittt	eq
 800057e:	ea90 0f02 	teqeq	r0, r2
 8000582:	2000      	moveq	r0, #0
 8000584:	4770      	bxeq	lr
 8000586:	f110 0f00 	cmn.w	r0, #0
 800058a:	ea91 0f03 	teq	r1, r3
 800058e:	bf58      	it	pl
 8000590:	4299      	cmppl	r1, r3
 8000592:	bf08      	it	eq
 8000594:	4290      	cmpeq	r0, r2
 8000596:	bf2c      	ite	cs
 8000598:	17d8      	asrcs	r0, r3, #31
 800059a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800059e:	f040 0001 	orr.w	r0, r0, #1
 80005a2:	4770      	bx	lr
 80005a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005ac:	d102      	bne.n	80005b4 <__cmpdf2+0x64>
 80005ae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80005b2:	d107      	bne.n	80005c4 <__cmpdf2+0x74>
 80005b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005bc:	d1d6      	bne.n	800056c <__cmpdf2+0x1c>
 80005be:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80005c2:	d0d3      	beq.n	800056c <__cmpdf2+0x1c>
 80005c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <__aeabi_cdrcmple>:
 80005cc:	4684      	mov	ip, r0
 80005ce:	4610      	mov	r0, r2
 80005d0:	4662      	mov	r2, ip
 80005d2:	468c      	mov	ip, r1
 80005d4:	4619      	mov	r1, r3
 80005d6:	4663      	mov	r3, ip
 80005d8:	e000      	b.n	80005dc <__aeabi_cdcmpeq>
 80005da:	bf00      	nop

080005dc <__aeabi_cdcmpeq>:
 80005dc:	b501      	push	{r0, lr}
 80005de:	f7ff ffb7 	bl	8000550 <__cmpdf2>
 80005e2:	2800      	cmp	r0, #0
 80005e4:	bf48      	it	mi
 80005e6:	f110 0f00 	cmnmi.w	r0, #0
 80005ea:	bd01      	pop	{r0, pc}

080005ec <__aeabi_dcmpeq>:
 80005ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005f0:	f7ff fff4 	bl	80005dc <__aeabi_cdcmpeq>
 80005f4:	bf0c      	ite	eq
 80005f6:	2001      	moveq	r0, #1
 80005f8:	2000      	movne	r0, #0
 80005fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80005fe:	bf00      	nop

08000600 <__aeabi_dcmplt>:
 8000600:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000604:	f7ff ffea 	bl	80005dc <__aeabi_cdcmpeq>
 8000608:	bf34      	ite	cc
 800060a:	2001      	movcc	r0, #1
 800060c:	2000      	movcs	r0, #0
 800060e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000612:	bf00      	nop

08000614 <__aeabi_dcmple>:
 8000614:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000618:	f7ff ffe0 	bl	80005dc <__aeabi_cdcmpeq>
 800061c:	bf94      	ite	ls
 800061e:	2001      	movls	r0, #1
 8000620:	2000      	movhi	r0, #0
 8000622:	f85d fb08 	ldr.w	pc, [sp], #8
 8000626:	bf00      	nop

08000628 <__aeabi_dcmpge>:
 8000628:	f84d ed08 	str.w	lr, [sp, #-8]!
 800062c:	f7ff ffce 	bl	80005cc <__aeabi_cdrcmple>
 8000630:	bf94      	ite	ls
 8000632:	2001      	movls	r0, #1
 8000634:	2000      	movhi	r0, #0
 8000636:	f85d fb08 	ldr.w	pc, [sp], #8
 800063a:	bf00      	nop

0800063c <__aeabi_dcmpgt>:
 800063c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000640:	f7ff ffc4 	bl	80005cc <__aeabi_cdrcmple>
 8000644:	bf34      	ite	cc
 8000646:	2001      	movcc	r0, #1
 8000648:	2000      	movcs	r0, #0
 800064a:	f85d fb08 	ldr.w	pc, [sp], #8
 800064e:	bf00      	nop

08000650 <__aeabi_uldivmod>:
 8000650:	b953      	cbnz	r3, 8000668 <__aeabi_uldivmod+0x18>
 8000652:	b94a      	cbnz	r2, 8000668 <__aeabi_uldivmod+0x18>
 8000654:	2900      	cmp	r1, #0
 8000656:	bf08      	it	eq
 8000658:	2800      	cmpeq	r0, #0
 800065a:	bf1c      	itt	ne
 800065c:	f04f 31ff 	movne.w	r1, #4294967295
 8000660:	f04f 30ff 	movne.w	r0, #4294967295
 8000664:	f000 b988 	b.w	8000978 <__aeabi_idiv0>
 8000668:	f1ad 0c08 	sub.w	ip, sp, #8
 800066c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000670:	f000 f806 	bl	8000680 <__udivmoddi4>
 8000674:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000678:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800067c:	b004      	add	sp, #16
 800067e:	4770      	bx	lr

08000680 <__udivmoddi4>:
 8000680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000684:	9d08      	ldr	r5, [sp, #32]
 8000686:	468e      	mov	lr, r1
 8000688:	4604      	mov	r4, r0
 800068a:	4688      	mov	r8, r1
 800068c:	2b00      	cmp	r3, #0
 800068e:	d14a      	bne.n	8000726 <__udivmoddi4+0xa6>
 8000690:	428a      	cmp	r2, r1
 8000692:	4617      	mov	r7, r2
 8000694:	d962      	bls.n	800075c <__udivmoddi4+0xdc>
 8000696:	fab2 f682 	clz	r6, r2
 800069a:	b14e      	cbz	r6, 80006b0 <__udivmoddi4+0x30>
 800069c:	f1c6 0320 	rsb	r3, r6, #32
 80006a0:	fa01 f806 	lsl.w	r8, r1, r6
 80006a4:	fa20 f303 	lsr.w	r3, r0, r3
 80006a8:	40b7      	lsls	r7, r6
 80006aa:	ea43 0808 	orr.w	r8, r3, r8
 80006ae:	40b4      	lsls	r4, r6
 80006b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006b4:	fa1f fc87 	uxth.w	ip, r7
 80006b8:	fbb8 f1fe 	udiv	r1, r8, lr
 80006bc:	0c23      	lsrs	r3, r4, #16
 80006be:	fb0e 8811 	mls	r8, lr, r1, r8
 80006c2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006c6:	fb01 f20c 	mul.w	r2, r1, ip
 80006ca:	429a      	cmp	r2, r3
 80006cc:	d909      	bls.n	80006e2 <__udivmoddi4+0x62>
 80006ce:	18fb      	adds	r3, r7, r3
 80006d0:	f101 30ff 	add.w	r0, r1, #4294967295
 80006d4:	f080 80ea 	bcs.w	80008ac <__udivmoddi4+0x22c>
 80006d8:	429a      	cmp	r2, r3
 80006da:	f240 80e7 	bls.w	80008ac <__udivmoddi4+0x22c>
 80006de:	3902      	subs	r1, #2
 80006e0:	443b      	add	r3, r7
 80006e2:	1a9a      	subs	r2, r3, r2
 80006e4:	b2a3      	uxth	r3, r4
 80006e6:	fbb2 f0fe 	udiv	r0, r2, lr
 80006ea:	fb0e 2210 	mls	r2, lr, r0, r2
 80006ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80006f2:	fb00 fc0c 	mul.w	ip, r0, ip
 80006f6:	459c      	cmp	ip, r3
 80006f8:	d909      	bls.n	800070e <__udivmoddi4+0x8e>
 80006fa:	18fb      	adds	r3, r7, r3
 80006fc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000700:	f080 80d6 	bcs.w	80008b0 <__udivmoddi4+0x230>
 8000704:	459c      	cmp	ip, r3
 8000706:	f240 80d3 	bls.w	80008b0 <__udivmoddi4+0x230>
 800070a:	443b      	add	r3, r7
 800070c:	3802      	subs	r0, #2
 800070e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000712:	eba3 030c 	sub.w	r3, r3, ip
 8000716:	2100      	movs	r1, #0
 8000718:	b11d      	cbz	r5, 8000722 <__udivmoddi4+0xa2>
 800071a:	40f3      	lsrs	r3, r6
 800071c:	2200      	movs	r2, #0
 800071e:	e9c5 3200 	strd	r3, r2, [r5]
 8000722:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000726:	428b      	cmp	r3, r1
 8000728:	d905      	bls.n	8000736 <__udivmoddi4+0xb6>
 800072a:	b10d      	cbz	r5, 8000730 <__udivmoddi4+0xb0>
 800072c:	e9c5 0100 	strd	r0, r1, [r5]
 8000730:	2100      	movs	r1, #0
 8000732:	4608      	mov	r0, r1
 8000734:	e7f5      	b.n	8000722 <__udivmoddi4+0xa2>
 8000736:	fab3 f183 	clz	r1, r3
 800073a:	2900      	cmp	r1, #0
 800073c:	d146      	bne.n	80007cc <__udivmoddi4+0x14c>
 800073e:	4573      	cmp	r3, lr
 8000740:	d302      	bcc.n	8000748 <__udivmoddi4+0xc8>
 8000742:	4282      	cmp	r2, r0
 8000744:	f200 8105 	bhi.w	8000952 <__udivmoddi4+0x2d2>
 8000748:	1a84      	subs	r4, r0, r2
 800074a:	eb6e 0203 	sbc.w	r2, lr, r3
 800074e:	2001      	movs	r0, #1
 8000750:	4690      	mov	r8, r2
 8000752:	2d00      	cmp	r5, #0
 8000754:	d0e5      	beq.n	8000722 <__udivmoddi4+0xa2>
 8000756:	e9c5 4800 	strd	r4, r8, [r5]
 800075a:	e7e2      	b.n	8000722 <__udivmoddi4+0xa2>
 800075c:	2a00      	cmp	r2, #0
 800075e:	f000 8090 	beq.w	8000882 <__udivmoddi4+0x202>
 8000762:	fab2 f682 	clz	r6, r2
 8000766:	2e00      	cmp	r6, #0
 8000768:	f040 80a4 	bne.w	80008b4 <__udivmoddi4+0x234>
 800076c:	1a8a      	subs	r2, r1, r2
 800076e:	0c03      	lsrs	r3, r0, #16
 8000770:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000774:	b280      	uxth	r0, r0
 8000776:	b2bc      	uxth	r4, r7
 8000778:	2101      	movs	r1, #1
 800077a:	fbb2 fcfe 	udiv	ip, r2, lr
 800077e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000782:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000786:	fb04 f20c 	mul.w	r2, r4, ip
 800078a:	429a      	cmp	r2, r3
 800078c:	d907      	bls.n	800079e <__udivmoddi4+0x11e>
 800078e:	18fb      	adds	r3, r7, r3
 8000790:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000794:	d202      	bcs.n	800079c <__udivmoddi4+0x11c>
 8000796:	429a      	cmp	r2, r3
 8000798:	f200 80e0 	bhi.w	800095c <__udivmoddi4+0x2dc>
 800079c:	46c4      	mov	ip, r8
 800079e:	1a9b      	subs	r3, r3, r2
 80007a0:	fbb3 f2fe 	udiv	r2, r3, lr
 80007a4:	fb0e 3312 	mls	r3, lr, r2, r3
 80007a8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80007ac:	fb02 f404 	mul.w	r4, r2, r4
 80007b0:	429c      	cmp	r4, r3
 80007b2:	d907      	bls.n	80007c4 <__udivmoddi4+0x144>
 80007b4:	18fb      	adds	r3, r7, r3
 80007b6:	f102 30ff 	add.w	r0, r2, #4294967295
 80007ba:	d202      	bcs.n	80007c2 <__udivmoddi4+0x142>
 80007bc:	429c      	cmp	r4, r3
 80007be:	f200 80ca 	bhi.w	8000956 <__udivmoddi4+0x2d6>
 80007c2:	4602      	mov	r2, r0
 80007c4:	1b1b      	subs	r3, r3, r4
 80007c6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80007ca:	e7a5      	b.n	8000718 <__udivmoddi4+0x98>
 80007cc:	f1c1 0620 	rsb	r6, r1, #32
 80007d0:	408b      	lsls	r3, r1
 80007d2:	fa22 f706 	lsr.w	r7, r2, r6
 80007d6:	431f      	orrs	r7, r3
 80007d8:	fa0e f401 	lsl.w	r4, lr, r1
 80007dc:	fa20 f306 	lsr.w	r3, r0, r6
 80007e0:	fa2e fe06 	lsr.w	lr, lr, r6
 80007e4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80007e8:	4323      	orrs	r3, r4
 80007ea:	fa00 f801 	lsl.w	r8, r0, r1
 80007ee:	fa1f fc87 	uxth.w	ip, r7
 80007f2:	fbbe f0f9 	udiv	r0, lr, r9
 80007f6:	0c1c      	lsrs	r4, r3, #16
 80007f8:	fb09 ee10 	mls	lr, r9, r0, lr
 80007fc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000800:	fb00 fe0c 	mul.w	lr, r0, ip
 8000804:	45a6      	cmp	lr, r4
 8000806:	fa02 f201 	lsl.w	r2, r2, r1
 800080a:	d909      	bls.n	8000820 <__udivmoddi4+0x1a0>
 800080c:	193c      	adds	r4, r7, r4
 800080e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000812:	f080 809c 	bcs.w	800094e <__udivmoddi4+0x2ce>
 8000816:	45a6      	cmp	lr, r4
 8000818:	f240 8099 	bls.w	800094e <__udivmoddi4+0x2ce>
 800081c:	3802      	subs	r0, #2
 800081e:	443c      	add	r4, r7
 8000820:	eba4 040e 	sub.w	r4, r4, lr
 8000824:	fa1f fe83 	uxth.w	lr, r3
 8000828:	fbb4 f3f9 	udiv	r3, r4, r9
 800082c:	fb09 4413 	mls	r4, r9, r3, r4
 8000830:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000834:	fb03 fc0c 	mul.w	ip, r3, ip
 8000838:	45a4      	cmp	ip, r4
 800083a:	d908      	bls.n	800084e <__udivmoddi4+0x1ce>
 800083c:	193c      	adds	r4, r7, r4
 800083e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000842:	f080 8082 	bcs.w	800094a <__udivmoddi4+0x2ca>
 8000846:	45a4      	cmp	ip, r4
 8000848:	d97f      	bls.n	800094a <__udivmoddi4+0x2ca>
 800084a:	3b02      	subs	r3, #2
 800084c:	443c      	add	r4, r7
 800084e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000852:	eba4 040c 	sub.w	r4, r4, ip
 8000856:	fba0 ec02 	umull	lr, ip, r0, r2
 800085a:	4564      	cmp	r4, ip
 800085c:	4673      	mov	r3, lr
 800085e:	46e1      	mov	r9, ip
 8000860:	d362      	bcc.n	8000928 <__udivmoddi4+0x2a8>
 8000862:	d05f      	beq.n	8000924 <__udivmoddi4+0x2a4>
 8000864:	b15d      	cbz	r5, 800087e <__udivmoddi4+0x1fe>
 8000866:	ebb8 0203 	subs.w	r2, r8, r3
 800086a:	eb64 0409 	sbc.w	r4, r4, r9
 800086e:	fa04 f606 	lsl.w	r6, r4, r6
 8000872:	fa22 f301 	lsr.w	r3, r2, r1
 8000876:	431e      	orrs	r6, r3
 8000878:	40cc      	lsrs	r4, r1
 800087a:	e9c5 6400 	strd	r6, r4, [r5]
 800087e:	2100      	movs	r1, #0
 8000880:	e74f      	b.n	8000722 <__udivmoddi4+0xa2>
 8000882:	fbb1 fcf2 	udiv	ip, r1, r2
 8000886:	0c01      	lsrs	r1, r0, #16
 8000888:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800088c:	b280      	uxth	r0, r0
 800088e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000892:	463b      	mov	r3, r7
 8000894:	4638      	mov	r0, r7
 8000896:	463c      	mov	r4, r7
 8000898:	46b8      	mov	r8, r7
 800089a:	46be      	mov	lr, r7
 800089c:	2620      	movs	r6, #32
 800089e:	fbb1 f1f7 	udiv	r1, r1, r7
 80008a2:	eba2 0208 	sub.w	r2, r2, r8
 80008a6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80008aa:	e766      	b.n	800077a <__udivmoddi4+0xfa>
 80008ac:	4601      	mov	r1, r0
 80008ae:	e718      	b.n	80006e2 <__udivmoddi4+0x62>
 80008b0:	4610      	mov	r0, r2
 80008b2:	e72c      	b.n	800070e <__udivmoddi4+0x8e>
 80008b4:	f1c6 0220 	rsb	r2, r6, #32
 80008b8:	fa2e f302 	lsr.w	r3, lr, r2
 80008bc:	40b7      	lsls	r7, r6
 80008be:	40b1      	lsls	r1, r6
 80008c0:	fa20 f202 	lsr.w	r2, r0, r2
 80008c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008c8:	430a      	orrs	r2, r1
 80008ca:	fbb3 f8fe 	udiv	r8, r3, lr
 80008ce:	b2bc      	uxth	r4, r7
 80008d0:	fb0e 3318 	mls	r3, lr, r8, r3
 80008d4:	0c11      	lsrs	r1, r2, #16
 80008d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008da:	fb08 f904 	mul.w	r9, r8, r4
 80008de:	40b0      	lsls	r0, r6
 80008e0:	4589      	cmp	r9, r1
 80008e2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80008e6:	b280      	uxth	r0, r0
 80008e8:	d93e      	bls.n	8000968 <__udivmoddi4+0x2e8>
 80008ea:	1879      	adds	r1, r7, r1
 80008ec:	f108 3cff 	add.w	ip, r8, #4294967295
 80008f0:	d201      	bcs.n	80008f6 <__udivmoddi4+0x276>
 80008f2:	4589      	cmp	r9, r1
 80008f4:	d81f      	bhi.n	8000936 <__udivmoddi4+0x2b6>
 80008f6:	eba1 0109 	sub.w	r1, r1, r9
 80008fa:	fbb1 f9fe 	udiv	r9, r1, lr
 80008fe:	fb09 f804 	mul.w	r8, r9, r4
 8000902:	fb0e 1119 	mls	r1, lr, r9, r1
 8000906:	b292      	uxth	r2, r2
 8000908:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800090c:	4542      	cmp	r2, r8
 800090e:	d229      	bcs.n	8000964 <__udivmoddi4+0x2e4>
 8000910:	18ba      	adds	r2, r7, r2
 8000912:	f109 31ff 	add.w	r1, r9, #4294967295
 8000916:	d2c4      	bcs.n	80008a2 <__udivmoddi4+0x222>
 8000918:	4542      	cmp	r2, r8
 800091a:	d2c2      	bcs.n	80008a2 <__udivmoddi4+0x222>
 800091c:	f1a9 0102 	sub.w	r1, r9, #2
 8000920:	443a      	add	r2, r7
 8000922:	e7be      	b.n	80008a2 <__udivmoddi4+0x222>
 8000924:	45f0      	cmp	r8, lr
 8000926:	d29d      	bcs.n	8000864 <__udivmoddi4+0x1e4>
 8000928:	ebbe 0302 	subs.w	r3, lr, r2
 800092c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000930:	3801      	subs	r0, #1
 8000932:	46e1      	mov	r9, ip
 8000934:	e796      	b.n	8000864 <__udivmoddi4+0x1e4>
 8000936:	eba7 0909 	sub.w	r9, r7, r9
 800093a:	4449      	add	r1, r9
 800093c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000940:	fbb1 f9fe 	udiv	r9, r1, lr
 8000944:	fb09 f804 	mul.w	r8, r9, r4
 8000948:	e7db      	b.n	8000902 <__udivmoddi4+0x282>
 800094a:	4673      	mov	r3, lr
 800094c:	e77f      	b.n	800084e <__udivmoddi4+0x1ce>
 800094e:	4650      	mov	r0, sl
 8000950:	e766      	b.n	8000820 <__udivmoddi4+0x1a0>
 8000952:	4608      	mov	r0, r1
 8000954:	e6fd      	b.n	8000752 <__udivmoddi4+0xd2>
 8000956:	443b      	add	r3, r7
 8000958:	3a02      	subs	r2, #2
 800095a:	e733      	b.n	80007c4 <__udivmoddi4+0x144>
 800095c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000960:	443b      	add	r3, r7
 8000962:	e71c      	b.n	800079e <__udivmoddi4+0x11e>
 8000964:	4649      	mov	r1, r9
 8000966:	e79c      	b.n	80008a2 <__udivmoddi4+0x222>
 8000968:	eba1 0109 	sub.w	r1, r1, r9
 800096c:	46c4      	mov	ip, r8
 800096e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000972:	fb09 f804 	mul.w	r8, r9, r4
 8000976:	e7c4      	b.n	8000902 <__udivmoddi4+0x282>

08000978 <__aeabi_idiv0>:
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop

0800097c <writeReg>:

//---------------------------------------------------------
// I2C communication Functions
//---------------------------------------------------------
// Write an 8-bit register
void writeReg(uint8_t reg, uint8_t value) {
 800097c:	b580      	push	{r7, lr}
 800097e:	b086      	sub	sp, #24
 8000980:	af04      	add	r7, sp, #16
 8000982:	4603      	mov	r3, r0
 8000984:	460a      	mov	r2, r1
 8000986:	71fb      	strb	r3, [r7, #7]
 8000988:	4613      	mov	r3, r2
 800098a:	71bb      	strb	r3, [r7, #6]

  msgBuffer[0] = value; // Assign the value to the buffer.
 800098c:	4a0c      	ldr	r2, [pc, #48]	@ (80009c0 <writeReg+0x44>)
 800098e:	79bb      	ldrb	r3, [r7, #6]
 8000990:	7013      	strb	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8000992:	4b0c      	ldr	r3, [pc, #48]	@ (80009c4 <writeReg+0x48>)
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	4619      	mov	r1, r3
 8000998:	79fb      	ldrb	r3, [r7, #7]
 800099a:	b29a      	uxth	r2, r3
 800099c:	2364      	movs	r3, #100	@ 0x64
 800099e:	9302      	str	r3, [sp, #8]
 80009a0:	2301      	movs	r3, #1
 80009a2:	9301      	str	r3, [sp, #4]
 80009a4:	4b06      	ldr	r3, [pc, #24]	@ (80009c0 <writeReg+0x44>)
 80009a6:	9300      	str	r3, [sp, #0]
 80009a8:	2301      	movs	r3, #1
 80009aa:	4807      	ldr	r0, [pc, #28]	@ (80009c8 <writeReg+0x4c>)
 80009ac:	f004 fb84 	bl	80050b8 <HAL_I2C_Mem_Write>
 80009b0:	4603      	mov	r3, r0
 80009b2:	461a      	mov	r2, r3
 80009b4:	4b05      	ldr	r3, [pc, #20]	@ (80009cc <writeReg+0x50>)
 80009b6:	701a      	strb	r2, [r3, #0]
}
 80009b8:	bf00      	nop
 80009ba:	3708      	adds	r7, #8
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	200000fc 	.word	0x200000fc
 80009c4:	20000000 	.word	0x20000000
 80009c8:	200000a8 	.word	0x200000a8
 80009cc:	20000100 	.word	0x20000100

080009d0 <writeReg16Bit>:

// Write a 16-bit register
void writeReg16Bit(uint8_t reg, uint16_t value){
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b086      	sub	sp, #24
 80009d4:	af04      	add	r7, sp, #16
 80009d6:	4603      	mov	r3, r0
 80009d8:	460a      	mov	r2, r1
 80009da:	71fb      	strb	r3, [r7, #7]
 80009dc:	4613      	mov	r3, r2
 80009de:	80bb      	strh	r3, [r7, #4]

  memcpy(msgBuffer, &value, 2); // Assign the value to the buffer.
 80009e0:	88ba      	ldrh	r2, [r7, #4]
 80009e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000a14 <writeReg16Bit+0x44>)
 80009e4:	801a      	strh	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 80009e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000a18 <writeReg16Bit+0x48>)
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	4619      	mov	r1, r3
 80009ec:	79fb      	ldrb	r3, [r7, #7]
 80009ee:	b29a      	uxth	r2, r3
 80009f0:	2364      	movs	r3, #100	@ 0x64
 80009f2:	9302      	str	r3, [sp, #8]
 80009f4:	2302      	movs	r3, #2
 80009f6:	9301      	str	r3, [sp, #4]
 80009f8:	4b06      	ldr	r3, [pc, #24]	@ (8000a14 <writeReg16Bit+0x44>)
 80009fa:	9300      	str	r3, [sp, #0]
 80009fc:	2301      	movs	r3, #1
 80009fe:	4807      	ldr	r0, [pc, #28]	@ (8000a1c <writeReg16Bit+0x4c>)
 8000a00:	f004 fb5a 	bl	80050b8 <HAL_I2C_Mem_Write>
 8000a04:	4603      	mov	r3, r0
 8000a06:	461a      	mov	r2, r3
 8000a08:	4b05      	ldr	r3, [pc, #20]	@ (8000a20 <writeReg16Bit+0x50>)
 8000a0a:	701a      	strb	r2, [r3, #0]
}
 8000a0c:	bf00      	nop
 8000a0e:	3708      	adds	r7, #8
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	200000fc 	.word	0x200000fc
 8000a18:	20000000 	.word	0x20000000
 8000a1c:	200000a8 	.word	0x200000a8
 8000a20:	20000100 	.word	0x20000100

08000a24 <readReg>:
  memcpy(msgBuffer, &value, 4); // Assign the value to the buffer.
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 4, I2C_TIMEOUT);
}

// Read an 8-bit register
uint8_t readReg(uint8_t reg) {
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b088      	sub	sp, #32
 8000a28:	af04      	add	r7, sp, #16
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
  uint8_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8000a2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a6c <readReg+0x48>)
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	f043 0301 	orr.w	r3, r3, #1
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	4619      	mov	r1, r3
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	b29a      	uxth	r2, r3
 8000a3e:	2364      	movs	r3, #100	@ 0x64
 8000a40:	9302      	str	r3, [sp, #8]
 8000a42:	2301      	movs	r3, #1
 8000a44:	9301      	str	r3, [sp, #4]
 8000a46:	4b0a      	ldr	r3, [pc, #40]	@ (8000a70 <readReg+0x4c>)
 8000a48:	9300      	str	r3, [sp, #0]
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	4809      	ldr	r0, [pc, #36]	@ (8000a74 <readReg+0x50>)
 8000a4e:	f004 fc2d 	bl	80052ac <HAL_I2C_Mem_Read>
 8000a52:	4603      	mov	r3, r0
 8000a54:	461a      	mov	r2, r3
 8000a56:	4b08      	ldr	r3, [pc, #32]	@ (8000a78 <readReg+0x54>)
 8000a58:	701a      	strb	r2, [r3, #0]
  value = msgBuffer[0];
 8000a5a:	4b05      	ldr	r3, [pc, #20]	@ (8000a70 <readReg+0x4c>)
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	73fb      	strb	r3, [r7, #15]

  return value;
 8000a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3710      	adds	r7, #16
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	20000000 	.word	0x20000000
 8000a70:	200000fc 	.word	0x200000fc
 8000a74:	200000a8 	.word	0x200000a8
 8000a78:	20000100 	.word	0x20000100

08000a7c <readReg16Bit>:

// Read a 16-bit register
uint16_t readReg16Bit(uint8_t reg) {
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b088      	sub	sp, #32
 8000a80:	af04      	add	r7, sp, #16
 8000a82:	4603      	mov	r3, r0
 8000a84:	71fb      	strb	r3, [r7, #7]
  uint16_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 8000a86:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac4 <readReg16Bit+0x48>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	f043 0301 	orr.w	r3, r3, #1
 8000a8e:	b2db      	uxtb	r3, r3
 8000a90:	4619      	mov	r1, r3
 8000a92:	79fb      	ldrb	r3, [r7, #7]
 8000a94:	b29a      	uxth	r2, r3
 8000a96:	2364      	movs	r3, #100	@ 0x64
 8000a98:	9302      	str	r3, [sp, #8]
 8000a9a:	2302      	movs	r3, #2
 8000a9c:	9301      	str	r3, [sp, #4]
 8000a9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ac8 <readReg16Bit+0x4c>)
 8000aa0:	9300      	str	r3, [sp, #0]
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	4809      	ldr	r0, [pc, #36]	@ (8000acc <readReg16Bit+0x50>)
 8000aa6:	f004 fc01 	bl	80052ac <HAL_I2C_Mem_Read>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	461a      	mov	r2, r3
 8000aae:	4b08      	ldr	r3, [pc, #32]	@ (8000ad0 <readReg16Bit+0x54>)
 8000ab0:	701a      	strb	r2, [r3, #0]
  memcpy(&value, msgBuffer, 2);
 8000ab2:	4b05      	ldr	r3, [pc, #20]	@ (8000ac8 <readReg16Bit+0x4c>)
 8000ab4:	881b      	ldrh	r3, [r3, #0]
 8000ab6:	81fb      	strh	r3, [r7, #14]

  return value;
 8000ab8:	89fb      	ldrh	r3, [r7, #14]
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	3710      	adds	r7, #16
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	20000000 	.word	0x20000000
 8000ac8:	200000fc 	.word	0x200000fc
 8000acc:	200000a8 	.word	0x200000a8
 8000ad0:	20000100 	.word	0x20000100

08000ad4 <writeMulti>:
  return value;
}

// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
void writeMulti(uint8_t reg, uint8_t const *src, uint8_t count){
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b086      	sub	sp, #24
 8000ad8:	af04      	add	r7, sp, #16
 8000ada:	4603      	mov	r3, r0
 8000adc:	6039      	str	r1, [r7, #0]
 8000ade:	71fb      	strb	r3, [r7, #7]
 8000ae0:	4613      	mov	r3, r2
 8000ae2:	71bb      	strb	r3, [r7, #6]

  memcpy(msgBuffer, src, 4);
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	461a      	mov	r2, r3
 8000aea:	4b0d      	ldr	r3, [pc, #52]	@ (8000b20 <writeMulti+0x4c>)
 8000aec:	601a      	str	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, count, I2C_TIMEOUT);
 8000aee:	4b0d      	ldr	r3, [pc, #52]	@ (8000b24 <writeMulti+0x50>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	4618      	mov	r0, r3
 8000af4:	79fb      	ldrb	r3, [r7, #7]
 8000af6:	b29a      	uxth	r2, r3
 8000af8:	79bb      	ldrb	r3, [r7, #6]
 8000afa:	b29b      	uxth	r3, r3
 8000afc:	2164      	movs	r1, #100	@ 0x64
 8000afe:	9102      	str	r1, [sp, #8]
 8000b00:	9301      	str	r3, [sp, #4]
 8000b02:	4b07      	ldr	r3, [pc, #28]	@ (8000b20 <writeMulti+0x4c>)
 8000b04:	9300      	str	r3, [sp, #0]
 8000b06:	2301      	movs	r3, #1
 8000b08:	4601      	mov	r1, r0
 8000b0a:	4807      	ldr	r0, [pc, #28]	@ (8000b28 <writeMulti+0x54>)
 8000b0c:	f004 fad4 	bl	80050b8 <HAL_I2C_Mem_Write>
 8000b10:	4603      	mov	r3, r0
 8000b12:	461a      	mov	r2, r3
 8000b14:	4b05      	ldr	r3, [pc, #20]	@ (8000b2c <writeMulti+0x58>)
 8000b16:	701a      	strb	r2, [r3, #0]
}
 8000b18:	bf00      	nop
 8000b1a:	3708      	adds	r7, #8
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	200000fc 	.word	0x200000fc
 8000b24:	20000000 	.word	0x20000000
 8000b28:	200000a8 	.word	0x200000a8
 8000b2c:	20000100 	.word	0x20000100

08000b30 <readMulti>:

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void readMulti(uint8_t reg, uint8_t * dst, uint8_t count) {
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b086      	sub	sp, #24
 8000b34:	af04      	add	r7, sp, #16
 8000b36:	4603      	mov	r3, r0
 8000b38:	6039      	str	r1, [r7, #0]
 8000b3a:	71fb      	strb	r3, [r7, #7]
 8000b3c:	4613      	mov	r3, r2
 8000b3e:	71bb      	strb	r3, [r7, #6]

	i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 8000b40:	4b0d      	ldr	r3, [pc, #52]	@ (8000b78 <readMulti+0x48>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	f043 0301 	orr.w	r3, r3, #1
 8000b48:	b2db      	uxtb	r3, r3
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	79fb      	ldrb	r3, [r7, #7]
 8000b4e:	b29a      	uxth	r2, r3
 8000b50:	79bb      	ldrb	r3, [r7, #6]
 8000b52:	b29b      	uxth	r3, r3
 8000b54:	2164      	movs	r1, #100	@ 0x64
 8000b56:	9102      	str	r1, [sp, #8]
 8000b58:	9301      	str	r3, [sp, #4]
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	9300      	str	r3, [sp, #0]
 8000b5e:	2301      	movs	r3, #1
 8000b60:	4601      	mov	r1, r0
 8000b62:	4806      	ldr	r0, [pc, #24]	@ (8000b7c <readMulti+0x4c>)
 8000b64:	f004 fba2 	bl	80052ac <HAL_I2C_Mem_Read>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	461a      	mov	r2, r3
 8000b6c:	4b04      	ldr	r3, [pc, #16]	@ (8000b80 <readMulti+0x50>)
 8000b6e:	701a      	strb	r2, [r3, #0]
}
 8000b70:	bf00      	nop
 8000b72:	3708      	adds	r7, #8
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	20000000 	.word	0x20000000
 8000b7c:	200000a8 	.word	0x200000a8
 8000b80:	20000100 	.word	0x20000100

08000b84 <initVL53L0X>:
// (VL53L0X_PerformRefSpadManagement()), since the API user manual says that it
// is performed by ST on the bare modules; it seems like that should work well
// enough unless a cover glass is added.
// If io_2v8 (optional) is true or not given, the sensor is configured for 2V8
// mode.
bool initVL53L0X(bool io_2v8, I2C_HandleTypeDef *handler){
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	6039      	str	r1, [r7, #0]
 8000b8e:	71fb      	strb	r3, [r7, #7]
  // VL53L0X_DataInit() begin

  // Handler
  memcpy(&VL53L0X_I2C_Handler, handler, sizeof(*handler));
 8000b90:	2254      	movs	r2, #84	@ 0x54
 8000b92:	6839      	ldr	r1, [r7, #0]
 8000b94:	4854      	ldr	r0, [pc, #336]	@ (8000ce8 <initVL53L0X+0x164>)
 8000b96:	f00b f8df 	bl	800bd58 <memcpy>

  // Reset the message buffer.
  msgBuffer[0] = 0;
 8000b9a:	4b54      	ldr	r3, [pc, #336]	@ (8000cec <initVL53L0X+0x168>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	701a      	strb	r2, [r3, #0]
  msgBuffer[1] = 0;
 8000ba0:	4b52      	ldr	r3, [pc, #328]	@ (8000cec <initVL53L0X+0x168>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	705a      	strb	r2, [r3, #1]
  msgBuffer[2] = 0;
 8000ba6:	4b51      	ldr	r3, [pc, #324]	@ (8000cec <initVL53L0X+0x168>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	709a      	strb	r2, [r3, #2]
  msgBuffer[3] = 0;
 8000bac:	4b4f      	ldr	r3, [pc, #316]	@ (8000cec <initVL53L0X+0x168>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	70da      	strb	r2, [r3, #3]

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
 8000bb2:	79fb      	ldrb	r3, [r7, #7]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d00a      	beq.n	8000bce <initVL53L0X+0x4a>
  {
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 8000bb8:	2089      	movs	r0, #137	@ 0x89
 8000bba:	f7ff ff33 	bl	8000a24 <readReg>
 8000bbe:	4603      	mov	r3, r0
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 8000bc0:	f043 0301 	orr.w	r3, r3, #1
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	2089      	movs	r0, #137	@ 0x89
 8000bca:	f7ff fed7 	bl	800097c <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(0x88, 0x00);
 8000bce:	2100      	movs	r1, #0
 8000bd0:	2088      	movs	r0, #136	@ 0x88
 8000bd2:	f7ff fed3 	bl	800097c <writeReg>

  writeReg(0x80, 0x01);
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	2080      	movs	r0, #128	@ 0x80
 8000bda:	f7ff fecf 	bl	800097c <writeReg>
  writeReg(0xFF, 0x01);
 8000bde:	2101      	movs	r1, #1
 8000be0:	20ff      	movs	r0, #255	@ 0xff
 8000be2:	f7ff fecb 	bl	800097c <writeReg>
  writeReg(0x00, 0x00);
 8000be6:	2100      	movs	r1, #0
 8000be8:	2000      	movs	r0, #0
 8000bea:	f7ff fec7 	bl	800097c <writeReg>
  g_stopVariable = readReg(0x91);
 8000bee:	2091      	movs	r0, #145	@ 0x91
 8000bf0:	f7ff ff18 	bl	8000a24 <readReg>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	4b3d      	ldr	r3, [pc, #244]	@ (8000cf0 <initVL53L0X+0x16c>)
 8000bfa:	701a      	strb	r2, [r3, #0]
  writeReg(0x00, 0x01);
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	2000      	movs	r0, #0
 8000c00:	f7ff febc 	bl	800097c <writeReg>
  writeReg(0xFF, 0x00);
 8000c04:	2100      	movs	r1, #0
 8000c06:	20ff      	movs	r0, #255	@ 0xff
 8000c08:	f7ff feb8 	bl	800097c <writeReg>
  writeReg(0x80, 0x00);
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	2080      	movs	r0, #128	@ 0x80
 8000c10:	f7ff feb4 	bl	800097c <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(MSRC_CONFIG_CONTROL, readReg(MSRC_CONFIG_CONTROL) | 0x12);
 8000c14:	2060      	movs	r0, #96	@ 0x60
 8000c16:	f7ff ff05 	bl	8000a24 <readReg>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	f043 0312 	orr.w	r3, r3, #18
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	4619      	mov	r1, r3
 8000c24:	2060      	movs	r0, #96	@ 0x60
 8000c26:	f7ff fea9 	bl	800097c <writeReg>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(0.25);
 8000c2a:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 8000c2e:	f000 fa07 	bl	8001040 <setSignalRateLimit>

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 8000c32:	21ff      	movs	r1, #255	@ 0xff
 8000c34:	2001      	movs	r0, #1
 8000c36:	f7ff fea1 	bl	800097c <writeReg>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) { return false; }
 8000c3a:	f107 0213 	add.w	r2, r7, #19
 8000c3e:	f107 0314 	add.w	r3, r7, #20
 8000c42:	4611      	mov	r1, r2
 8000c44:	4618      	mov	r0, r3
 8000c46:	f000 fd71 	bl	800172c <getSpadInfo>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d101      	bne.n	8000c54 <initVL53L0X+0xd0>
 8000c50:	2300      	movs	r3, #0
 8000c52:	e1ee      	b.n	8001032 <initVL53L0X+0x4ae>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8000c54:	f107 030c 	add.w	r3, r7, #12
 8000c58:	2206      	movs	r2, #6
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	20b0      	movs	r0, #176	@ 0xb0
 8000c5e:	f7ff ff67 	bl	8000b30 <readMulti>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(0xFF, 0x01);
 8000c62:	2101      	movs	r1, #1
 8000c64:	20ff      	movs	r0, #255	@ 0xff
 8000c66:	f7ff fe89 	bl	800097c <writeReg>
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	204f      	movs	r0, #79	@ 0x4f
 8000c6e:	f7ff fe85 	bl	800097c <writeReg>
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 8000c72:	212c      	movs	r1, #44	@ 0x2c
 8000c74:	204e      	movs	r0, #78	@ 0x4e
 8000c76:	f7ff fe81 	bl	800097c <writeReg>
  writeReg(0xFF, 0x00);
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	20ff      	movs	r0, #255	@ 0xff
 8000c7e:	f7ff fe7d 	bl	800097c <writeReg>
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 8000c82:	21b4      	movs	r1, #180	@ 0xb4
 8000c84:	20b6      	movs	r0, #182	@ 0xb6
 8000c86:	f7ff fe79 	bl	800097c <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 8000c8a:	7cfb      	ldrb	r3, [r7, #19]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <initVL53L0X+0x110>
 8000c90:	230c      	movs	r3, #12
 8000c92:	e000      	b.n	8000c96 <initVL53L0X+0x112>
 8000c94:	2300      	movs	r3, #0
 8000c96:	757b      	strb	r3, [r7, #21]
  uint8_t spads_enabled = 0;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < 48; i++)
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	75bb      	strb	r3, [r7, #22]
 8000ca0:	e03f      	b.n	8000d22 <initVL53L0X+0x19e>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 8000ca2:	7dba      	ldrb	r2, [r7, #22]
 8000ca4:	7d7b      	ldrb	r3, [r7, #21]
 8000ca6:	429a      	cmp	r2, r3
 8000ca8:	d303      	bcc.n	8000cb2 <initVL53L0X+0x12e>
 8000caa:	7d3b      	ldrb	r3, [r7, #20]
 8000cac:	7dfa      	ldrb	r2, [r7, #23]
 8000cae:	429a      	cmp	r2, r3
 8000cb0:	d120      	bne.n	8000cf4 <initVL53L0X+0x170>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 8000cb2:	7dbb      	ldrb	r3, [r7, #22]
 8000cb4:	08db      	lsrs	r3, r3, #3
 8000cb6:	b2d8      	uxtb	r0, r3
 8000cb8:	4603      	mov	r3, r0
 8000cba:	3318      	adds	r3, #24
 8000cbc:	443b      	add	r3, r7
 8000cbe:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000cc2:	b25a      	sxtb	r2, r3
 8000cc4:	7dbb      	ldrb	r3, [r7, #22]
 8000cc6:	f003 0307 	and.w	r3, r3, #7
 8000cca:	2101      	movs	r1, #1
 8000ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd0:	b25b      	sxtb	r3, r3
 8000cd2:	43db      	mvns	r3, r3
 8000cd4:	b25b      	sxtb	r3, r3
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	b25a      	sxtb	r2, r3
 8000cda:	4603      	mov	r3, r0
 8000cdc:	b2d2      	uxtb	r2, r2
 8000cde:	3318      	adds	r3, #24
 8000ce0:	443b      	add	r3, r7
 8000ce2:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8000ce6:	e019      	b.n	8000d1c <initVL53L0X+0x198>
 8000ce8:	200000a8 	.word	0x200000a8
 8000cec:	200000fc 	.word	0x200000fc
 8000cf0:	200000a2 	.word	0x200000a2
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 8000cf4:	7dbb      	ldrb	r3, [r7, #22]
 8000cf6:	08db      	lsrs	r3, r3, #3
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	3318      	adds	r3, #24
 8000cfc:	443b      	add	r3, r7
 8000cfe:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000d02:	461a      	mov	r2, r3
 8000d04:	7dbb      	ldrb	r3, [r7, #22]
 8000d06:	f003 0307 	and.w	r3, r3, #7
 8000d0a:	fa42 f303 	asr.w	r3, r2, r3
 8000d0e:	f003 0301 	and.w	r3, r3, #1
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d002      	beq.n	8000d1c <initVL53L0X+0x198>
    {
      spads_enabled++;
 8000d16:	7dfb      	ldrb	r3, [r7, #23]
 8000d18:	3301      	adds	r3, #1
 8000d1a:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < 48; i++)
 8000d1c:	7dbb      	ldrb	r3, [r7, #22]
 8000d1e:	3301      	adds	r3, #1
 8000d20:	75bb      	strb	r3, [r7, #22]
 8000d22:	7dbb      	ldrb	r3, [r7, #22]
 8000d24:	2b2f      	cmp	r3, #47	@ 0x2f
 8000d26:	d9bc      	bls.n	8000ca2 <initVL53L0X+0x11e>
    }
  }

  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8000d28:	f107 030c 	add.w	r3, r7, #12
 8000d2c:	2206      	movs	r2, #6
 8000d2e:	4619      	mov	r1, r3
 8000d30:	20b0      	movs	r0, #176	@ 0xb0
 8000d32:	f7ff fecf 	bl	8000ad4 <writeMulti>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(0xFF, 0x01);
 8000d36:	2101      	movs	r1, #1
 8000d38:	20ff      	movs	r0, #255	@ 0xff
 8000d3a:	f7ff fe1f 	bl	800097c <writeReg>
  writeReg(0x00, 0x00);
 8000d3e:	2100      	movs	r1, #0
 8000d40:	2000      	movs	r0, #0
 8000d42:	f7ff fe1b 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8000d46:	2100      	movs	r1, #0
 8000d48:	20ff      	movs	r0, #255	@ 0xff
 8000d4a:	f7ff fe17 	bl	800097c <writeReg>
  writeReg(0x09, 0x00);
 8000d4e:	2100      	movs	r1, #0
 8000d50:	2009      	movs	r0, #9
 8000d52:	f7ff fe13 	bl	800097c <writeReg>
  writeReg(0x10, 0x00);
 8000d56:	2100      	movs	r1, #0
 8000d58:	2010      	movs	r0, #16
 8000d5a:	f7ff fe0f 	bl	800097c <writeReg>
  writeReg(0x11, 0x00);
 8000d5e:	2100      	movs	r1, #0
 8000d60:	2011      	movs	r0, #17
 8000d62:	f7ff fe0b 	bl	800097c <writeReg>

  writeReg(0x24, 0x01);
 8000d66:	2101      	movs	r1, #1
 8000d68:	2024      	movs	r0, #36	@ 0x24
 8000d6a:	f7ff fe07 	bl	800097c <writeReg>
  writeReg(0x25, 0xFF);
 8000d6e:	21ff      	movs	r1, #255	@ 0xff
 8000d70:	2025      	movs	r0, #37	@ 0x25
 8000d72:	f7ff fe03 	bl	800097c <writeReg>
  writeReg(0x75, 0x00);
 8000d76:	2100      	movs	r1, #0
 8000d78:	2075      	movs	r0, #117	@ 0x75
 8000d7a:	f7ff fdff 	bl	800097c <writeReg>

  writeReg(0xFF, 0x01);
 8000d7e:	2101      	movs	r1, #1
 8000d80:	20ff      	movs	r0, #255	@ 0xff
 8000d82:	f7ff fdfb 	bl	800097c <writeReg>
  writeReg(0x4E, 0x2C);
 8000d86:	212c      	movs	r1, #44	@ 0x2c
 8000d88:	204e      	movs	r0, #78	@ 0x4e
 8000d8a:	f7ff fdf7 	bl	800097c <writeReg>
  writeReg(0x48, 0x00);
 8000d8e:	2100      	movs	r1, #0
 8000d90:	2048      	movs	r0, #72	@ 0x48
 8000d92:	f7ff fdf3 	bl	800097c <writeReg>
  writeReg(0x30, 0x20);
 8000d96:	2120      	movs	r1, #32
 8000d98:	2030      	movs	r0, #48	@ 0x30
 8000d9a:	f7ff fdef 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8000d9e:	2100      	movs	r1, #0
 8000da0:	20ff      	movs	r0, #255	@ 0xff
 8000da2:	f7ff fdeb 	bl	800097c <writeReg>
  writeReg(0x30, 0x09);
 8000da6:	2109      	movs	r1, #9
 8000da8:	2030      	movs	r0, #48	@ 0x30
 8000daa:	f7ff fde7 	bl	800097c <writeReg>
  writeReg(0x54, 0x00);
 8000dae:	2100      	movs	r1, #0
 8000db0:	2054      	movs	r0, #84	@ 0x54
 8000db2:	f7ff fde3 	bl	800097c <writeReg>
  writeReg(0x31, 0x04);
 8000db6:	2104      	movs	r1, #4
 8000db8:	2031      	movs	r0, #49	@ 0x31
 8000dba:	f7ff fddf 	bl	800097c <writeReg>
  writeReg(0x32, 0x03);
 8000dbe:	2103      	movs	r1, #3
 8000dc0:	2032      	movs	r0, #50	@ 0x32
 8000dc2:	f7ff fddb 	bl	800097c <writeReg>
  writeReg(0x40, 0x83);
 8000dc6:	2183      	movs	r1, #131	@ 0x83
 8000dc8:	2040      	movs	r0, #64	@ 0x40
 8000dca:	f7ff fdd7 	bl	800097c <writeReg>
  writeReg(0x46, 0x25);
 8000dce:	2125      	movs	r1, #37	@ 0x25
 8000dd0:	2046      	movs	r0, #70	@ 0x46
 8000dd2:	f7ff fdd3 	bl	800097c <writeReg>
  writeReg(0x60, 0x00);
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	2060      	movs	r0, #96	@ 0x60
 8000dda:	f7ff fdcf 	bl	800097c <writeReg>
  writeReg(0x27, 0x00);
 8000dde:	2100      	movs	r1, #0
 8000de0:	2027      	movs	r0, #39	@ 0x27
 8000de2:	f7ff fdcb 	bl	800097c <writeReg>
  writeReg(0x50, 0x06);
 8000de6:	2106      	movs	r1, #6
 8000de8:	2050      	movs	r0, #80	@ 0x50
 8000dea:	f7ff fdc7 	bl	800097c <writeReg>
  writeReg(0x51, 0x00);
 8000dee:	2100      	movs	r1, #0
 8000df0:	2051      	movs	r0, #81	@ 0x51
 8000df2:	f7ff fdc3 	bl	800097c <writeReg>
  writeReg(0x52, 0x96);
 8000df6:	2196      	movs	r1, #150	@ 0x96
 8000df8:	2052      	movs	r0, #82	@ 0x52
 8000dfa:	f7ff fdbf 	bl	800097c <writeReg>
  writeReg(0x56, 0x08);
 8000dfe:	2108      	movs	r1, #8
 8000e00:	2056      	movs	r0, #86	@ 0x56
 8000e02:	f7ff fdbb 	bl	800097c <writeReg>
  writeReg(0x57, 0x30);
 8000e06:	2130      	movs	r1, #48	@ 0x30
 8000e08:	2057      	movs	r0, #87	@ 0x57
 8000e0a:	f7ff fdb7 	bl	800097c <writeReg>
  writeReg(0x61, 0x00);
 8000e0e:	2100      	movs	r1, #0
 8000e10:	2061      	movs	r0, #97	@ 0x61
 8000e12:	f7ff fdb3 	bl	800097c <writeReg>
  writeReg(0x62, 0x00);
 8000e16:	2100      	movs	r1, #0
 8000e18:	2062      	movs	r0, #98	@ 0x62
 8000e1a:	f7ff fdaf 	bl	800097c <writeReg>
  writeReg(0x64, 0x00);
 8000e1e:	2100      	movs	r1, #0
 8000e20:	2064      	movs	r0, #100	@ 0x64
 8000e22:	f7ff fdab 	bl	800097c <writeReg>
  writeReg(0x65, 0x00);
 8000e26:	2100      	movs	r1, #0
 8000e28:	2065      	movs	r0, #101	@ 0x65
 8000e2a:	f7ff fda7 	bl	800097c <writeReg>
  writeReg(0x66, 0xA0);
 8000e2e:	21a0      	movs	r1, #160	@ 0xa0
 8000e30:	2066      	movs	r0, #102	@ 0x66
 8000e32:	f7ff fda3 	bl	800097c <writeReg>

  writeReg(0xFF, 0x01);
 8000e36:	2101      	movs	r1, #1
 8000e38:	20ff      	movs	r0, #255	@ 0xff
 8000e3a:	f7ff fd9f 	bl	800097c <writeReg>
  writeReg(0x22, 0x32);
 8000e3e:	2132      	movs	r1, #50	@ 0x32
 8000e40:	2022      	movs	r0, #34	@ 0x22
 8000e42:	f7ff fd9b 	bl	800097c <writeReg>
  writeReg(0x47, 0x14);
 8000e46:	2114      	movs	r1, #20
 8000e48:	2047      	movs	r0, #71	@ 0x47
 8000e4a:	f7ff fd97 	bl	800097c <writeReg>
  writeReg(0x49, 0xFF);
 8000e4e:	21ff      	movs	r1, #255	@ 0xff
 8000e50:	2049      	movs	r0, #73	@ 0x49
 8000e52:	f7ff fd93 	bl	800097c <writeReg>
  writeReg(0x4A, 0x00);
 8000e56:	2100      	movs	r1, #0
 8000e58:	204a      	movs	r0, #74	@ 0x4a
 8000e5a:	f7ff fd8f 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8000e5e:	2100      	movs	r1, #0
 8000e60:	20ff      	movs	r0, #255	@ 0xff
 8000e62:	f7ff fd8b 	bl	800097c <writeReg>
  writeReg(0x7A, 0x0A);
 8000e66:	210a      	movs	r1, #10
 8000e68:	207a      	movs	r0, #122	@ 0x7a
 8000e6a:	f7ff fd87 	bl	800097c <writeReg>
  writeReg(0x7B, 0x00);
 8000e6e:	2100      	movs	r1, #0
 8000e70:	207b      	movs	r0, #123	@ 0x7b
 8000e72:	f7ff fd83 	bl	800097c <writeReg>
  writeReg(0x78, 0x21);
 8000e76:	2121      	movs	r1, #33	@ 0x21
 8000e78:	2078      	movs	r0, #120	@ 0x78
 8000e7a:	f7ff fd7f 	bl	800097c <writeReg>

  writeReg(0xFF, 0x01);
 8000e7e:	2101      	movs	r1, #1
 8000e80:	20ff      	movs	r0, #255	@ 0xff
 8000e82:	f7ff fd7b 	bl	800097c <writeReg>
  writeReg(0x23, 0x34);
 8000e86:	2134      	movs	r1, #52	@ 0x34
 8000e88:	2023      	movs	r0, #35	@ 0x23
 8000e8a:	f7ff fd77 	bl	800097c <writeReg>
  writeReg(0x42, 0x00);
 8000e8e:	2100      	movs	r1, #0
 8000e90:	2042      	movs	r0, #66	@ 0x42
 8000e92:	f7ff fd73 	bl	800097c <writeReg>
  writeReg(0x44, 0xFF);
 8000e96:	21ff      	movs	r1, #255	@ 0xff
 8000e98:	2044      	movs	r0, #68	@ 0x44
 8000e9a:	f7ff fd6f 	bl	800097c <writeReg>
  writeReg(0x45, 0x26);
 8000e9e:	2126      	movs	r1, #38	@ 0x26
 8000ea0:	2045      	movs	r0, #69	@ 0x45
 8000ea2:	f7ff fd6b 	bl	800097c <writeReg>
  writeReg(0x46, 0x05);
 8000ea6:	2105      	movs	r1, #5
 8000ea8:	2046      	movs	r0, #70	@ 0x46
 8000eaa:	f7ff fd67 	bl	800097c <writeReg>
  writeReg(0x40, 0x40);
 8000eae:	2140      	movs	r1, #64	@ 0x40
 8000eb0:	2040      	movs	r0, #64	@ 0x40
 8000eb2:	f7ff fd63 	bl	800097c <writeReg>
  writeReg(0x0E, 0x06);
 8000eb6:	2106      	movs	r1, #6
 8000eb8:	200e      	movs	r0, #14
 8000eba:	f7ff fd5f 	bl	800097c <writeReg>
  writeReg(0x20, 0x1A);
 8000ebe:	211a      	movs	r1, #26
 8000ec0:	2020      	movs	r0, #32
 8000ec2:	f7ff fd5b 	bl	800097c <writeReg>
  writeReg(0x43, 0x40);
 8000ec6:	2140      	movs	r1, #64	@ 0x40
 8000ec8:	2043      	movs	r0, #67	@ 0x43
 8000eca:	f7ff fd57 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8000ece:	2100      	movs	r1, #0
 8000ed0:	20ff      	movs	r0, #255	@ 0xff
 8000ed2:	f7ff fd53 	bl	800097c <writeReg>
  writeReg(0x34, 0x03);
 8000ed6:	2103      	movs	r1, #3
 8000ed8:	2034      	movs	r0, #52	@ 0x34
 8000eda:	f7ff fd4f 	bl	800097c <writeReg>
  writeReg(0x35, 0x44);
 8000ede:	2144      	movs	r1, #68	@ 0x44
 8000ee0:	2035      	movs	r0, #53	@ 0x35
 8000ee2:	f7ff fd4b 	bl	800097c <writeReg>

  writeReg(0xFF, 0x01);
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	20ff      	movs	r0, #255	@ 0xff
 8000eea:	f7ff fd47 	bl	800097c <writeReg>
  writeReg(0x31, 0x04);
 8000eee:	2104      	movs	r1, #4
 8000ef0:	2031      	movs	r0, #49	@ 0x31
 8000ef2:	f7ff fd43 	bl	800097c <writeReg>
  writeReg(0x4B, 0x09);
 8000ef6:	2109      	movs	r1, #9
 8000ef8:	204b      	movs	r0, #75	@ 0x4b
 8000efa:	f7ff fd3f 	bl	800097c <writeReg>
  writeReg(0x4C, 0x05);
 8000efe:	2105      	movs	r1, #5
 8000f00:	204c      	movs	r0, #76	@ 0x4c
 8000f02:	f7ff fd3b 	bl	800097c <writeReg>
  writeReg(0x4D, 0x04);
 8000f06:	2104      	movs	r1, #4
 8000f08:	204d      	movs	r0, #77	@ 0x4d
 8000f0a:	f7ff fd37 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8000f0e:	2100      	movs	r1, #0
 8000f10:	20ff      	movs	r0, #255	@ 0xff
 8000f12:	f7ff fd33 	bl	800097c <writeReg>
  writeReg(0x44, 0x00);
 8000f16:	2100      	movs	r1, #0
 8000f18:	2044      	movs	r0, #68	@ 0x44
 8000f1a:	f7ff fd2f 	bl	800097c <writeReg>
  writeReg(0x45, 0x20);
 8000f1e:	2120      	movs	r1, #32
 8000f20:	2045      	movs	r0, #69	@ 0x45
 8000f22:	f7ff fd2b 	bl	800097c <writeReg>
  writeReg(0x47, 0x08);
 8000f26:	2108      	movs	r1, #8
 8000f28:	2047      	movs	r0, #71	@ 0x47
 8000f2a:	f7ff fd27 	bl	800097c <writeReg>
  writeReg(0x48, 0x28);
 8000f2e:	2128      	movs	r1, #40	@ 0x28
 8000f30:	2048      	movs	r0, #72	@ 0x48
 8000f32:	f7ff fd23 	bl	800097c <writeReg>
  writeReg(0x67, 0x00);
 8000f36:	2100      	movs	r1, #0
 8000f38:	2067      	movs	r0, #103	@ 0x67
 8000f3a:	f7ff fd1f 	bl	800097c <writeReg>
  writeReg(0x70, 0x04);
 8000f3e:	2104      	movs	r1, #4
 8000f40:	2070      	movs	r0, #112	@ 0x70
 8000f42:	f7ff fd1b 	bl	800097c <writeReg>
  writeReg(0x71, 0x01);
 8000f46:	2101      	movs	r1, #1
 8000f48:	2071      	movs	r0, #113	@ 0x71
 8000f4a:	f7ff fd17 	bl	800097c <writeReg>
  writeReg(0x72, 0xFE);
 8000f4e:	21fe      	movs	r1, #254	@ 0xfe
 8000f50:	2072      	movs	r0, #114	@ 0x72
 8000f52:	f7ff fd13 	bl	800097c <writeReg>
  writeReg(0x76, 0x00);
 8000f56:	2100      	movs	r1, #0
 8000f58:	2076      	movs	r0, #118	@ 0x76
 8000f5a:	f7ff fd0f 	bl	800097c <writeReg>
  writeReg(0x77, 0x00);
 8000f5e:	2100      	movs	r1, #0
 8000f60:	2077      	movs	r0, #119	@ 0x77
 8000f62:	f7ff fd0b 	bl	800097c <writeReg>

  writeReg(0xFF, 0x01);
 8000f66:	2101      	movs	r1, #1
 8000f68:	20ff      	movs	r0, #255	@ 0xff
 8000f6a:	f7ff fd07 	bl	800097c <writeReg>
  writeReg(0x0D, 0x01);
 8000f6e:	2101      	movs	r1, #1
 8000f70:	200d      	movs	r0, #13
 8000f72:	f7ff fd03 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8000f76:	2100      	movs	r1, #0
 8000f78:	20ff      	movs	r0, #255	@ 0xff
 8000f7a:	f7ff fcff 	bl	800097c <writeReg>
  writeReg(0x80, 0x01);
 8000f7e:	2101      	movs	r1, #1
 8000f80:	2080      	movs	r0, #128	@ 0x80
 8000f82:	f7ff fcfb 	bl	800097c <writeReg>
  writeReg(0x01, 0xF8);
 8000f86:	21f8      	movs	r1, #248	@ 0xf8
 8000f88:	2001      	movs	r0, #1
 8000f8a:	f7ff fcf7 	bl	800097c <writeReg>

  writeReg(0xFF, 0x01);
 8000f8e:	2101      	movs	r1, #1
 8000f90:	20ff      	movs	r0, #255	@ 0xff
 8000f92:	f7ff fcf3 	bl	800097c <writeReg>
  writeReg(0x8E, 0x01);
 8000f96:	2101      	movs	r1, #1
 8000f98:	208e      	movs	r0, #142	@ 0x8e
 8000f9a:	f7ff fcef 	bl	800097c <writeReg>
  writeReg(0x00, 0x01);
 8000f9e:	2101      	movs	r1, #1
 8000fa0:	2000      	movs	r0, #0
 8000fa2:	f7ff fceb 	bl	800097c <writeReg>
  writeReg(0xFF, 0x00);
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	20ff      	movs	r0, #255	@ 0xff
 8000faa:	f7ff fce7 	bl	800097c <writeReg>
  writeReg(0x80, 0x00);
 8000fae:	2100      	movs	r1, #0
 8000fb0:	2080      	movs	r0, #128	@ 0x80
 8000fb2:	f7ff fce3 	bl	800097c <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8000fb6:	2104      	movs	r1, #4
 8000fb8:	200a      	movs	r0, #10
 8000fba:	f7ff fcdf 	bl	800097c <writeReg>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 8000fbe:	2084      	movs	r0, #132	@ 0x84
 8000fc0:	f7ff fd30 	bl	8000a24 <readReg>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	f023 0310 	bic.w	r3, r3, #16
 8000fca:	b2db      	uxtb	r3, r3
 8000fcc:	4619      	mov	r1, r3
 8000fce:	2084      	movs	r0, #132	@ 0x84
 8000fd0:	f7ff fcd4 	bl	800097c <writeReg>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8000fd4:	2101      	movs	r1, #1
 8000fd6:	200b      	movs	r0, #11
 8000fd8:	f7ff fcd0 	bl	800097c <writeReg>

  // -- VL53L0X_SetGpioConfig() end

  g_measTimBudUs = getMeasurementTimingBudget();
 8000fdc:	f000 f8fe 	bl	80011dc <getMeasurementTimingBudget>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	4a16      	ldr	r2, [pc, #88]	@ (800103c <initVL53L0X+0x4b8>)
 8000fe4:	6013      	str	r3, [r2, #0]
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8000fe6:	21e8      	movs	r1, #232	@ 0xe8
 8000fe8:	2001      	movs	r0, #1
 8000fea:	f7ff fcc7 	bl	800097c <writeReg>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(g_measTimBudUs);
 8000fee:	4b13      	ldr	r3, [pc, #76]	@ (800103c <initVL53L0X+0x4b8>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 f85a 	bl	80010ac <setMeasurementTimingBudget>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 8000ff8:	2101      	movs	r1, #1
 8000ffa:	2001      	movs	r0, #1
 8000ffc:	f7ff fcbe 	bl	800097c <writeReg>
  if (!performSingleRefCalibration(0x40)) { return false; }
 8001000:	2040      	movs	r0, #64	@ 0x40
 8001002:	f000 fd4b 	bl	8001a9c <performSingleRefCalibration>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d101      	bne.n	8001010 <initVL53L0X+0x48c>
 800100c:	2300      	movs	r3, #0
 800100e:	e010      	b.n	8001032 <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8001010:	2102      	movs	r1, #2
 8001012:	2001      	movs	r0, #1
 8001014:	f7ff fcb2 	bl	800097c <writeReg>
  if (!performSingleRefCalibration(0x00)) { return false; }
 8001018:	2000      	movs	r0, #0
 800101a:	f000 fd3f 	bl	8001a9c <performSingleRefCalibration>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d101      	bne.n	8001028 <initVL53L0X+0x4a4>
 8001024:	2300      	movs	r3, #0
 8001026:	e004      	b.n	8001032 <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8001028:	21e8      	movs	r1, #232	@ 0xe8
 800102a:	2001      	movs	r0, #1
 800102c:	f7ff fca6 	bl	800097c <writeReg>

  // VL53L0X_PerformRefCalibration() end

  return true;
 8001030:	2301      	movs	r3, #1
}
 8001032:	4618      	mov	r0, r3
 8001034:	3718      	adds	r7, #24
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	200000a4 	.word	0x200000a4

08001040 <setSignalRateLimit>:
// Setting a lower limit increases the potential range of the sensor but also
// seems to increase the likelihood of getting an inaccurate reading because of
// unwanted reflections from objects other than the intended target.
// Defaults to 0.25 MCPS as initialized by the ST API and this library.
bool setSignalRateLimit(float limit_Mcps)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	ed87 0a01 	vstr	s0, [r7, #4]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 800104a:	edd7 7a01 	vldr	s15, [r7, #4]
 800104e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001056:	d40a      	bmi.n	800106e <setSignalRateLimit+0x2e>
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f7ff fa19 	bl	8000490 <__aeabi_f2d>
 800105e:	a311      	add	r3, pc, #68	@ (adr r3, 80010a4 <setSignalRateLimit+0x64>)
 8001060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001064:	f7ff faea 	bl	800063c <__aeabi_dcmpgt>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <setSignalRateLimit+0x32>
 800106e:	2300      	movs	r3, #0
 8001070:	e00f      	b.n	8001092 <setSignalRateLimit+0x52>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 8001072:	edd7 7a01 	vldr	s15, [r7, #4]
 8001076:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80010a0 <setSignalRateLimit+0x60>
 800107a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800107e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001082:	ee17 3a90 	vmov	r3, s15
 8001086:	b29b      	uxth	r3, r3
 8001088:	4619      	mov	r1, r3
 800108a:	2044      	movs	r0, #68	@ 0x44
 800108c:	f7ff fca0 	bl	80009d0 <writeReg16Bit>
  return true;
 8001090:	2301      	movs	r3, #1
}
 8001092:	4618      	mov	r0, r3
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	f3af 8000 	nop.w
 80010a0:	43000000 	.word	0x43000000
 80010a4:	0a3d70a4 	.word	0x0a3d70a4
 80010a8:	407fffd7 	.word	0x407fffd7

080010ac <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
bool setMeasurementTimingBudget(uint32_t budget_us)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b092      	sub	sp, #72	@ 0x48
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 80010b4:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 80010b8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 80010bc:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80010c0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 80010c2:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80010c6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 80010c8:	f240 234e 	movw	r3, #590	@ 0x24e
 80010cc:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 80010ce:	f240 23b2 	movw	r3, #690	@ 0x2b2
 80010d2:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 80010d4:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80010d8:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 80010da:	f240 2326 	movw	r3, #550	@ 0x226
 80010de:	86bb      	strh	r3, [r7, #52]	@ 0x34

  uint32_t const MinTimingBudget = 20000;
 80010e0:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80010e4:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 80010e6:	687a      	ldr	r2, [r7, #4]
 80010e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d201      	bcs.n	80010f2 <setMeasurementTimingBudget+0x46>
 80010ee:	2300      	movs	r3, #0
 80010f0:	e06e      	b.n	80011d0 <setMeasurementTimingBudget+0x124>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 80010f2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80010f6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80010f8:	4413      	add	r3, r2
 80010fa:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(&enables);
 80010fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001100:	4618      	mov	r0, r3
 8001102:	f000 fba7 	bl	8001854 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8001106:	f107 020c 	add.w	r2, r7, #12
 800110a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800110e:	4611      	mov	r1, r2
 8001110:	4618      	mov	r0, r3
 8001112:	f000 fbd1 	bl	80018b8 <getSequenceStepTimeouts>

  if (enables.tcc)
 8001116:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800111a:	2b00      	cmp	r3, #0
 800111c:	d005      	beq.n	800112a <setMeasurementTimingBudget+0x7e>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 800111e:	69ba      	ldr	r2, [r7, #24]
 8001120:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001122:	4413      	add	r3, r2
 8001124:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001126:	4413      	add	r3, r2
 8001128:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.dss)
 800112a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800112e:	2b00      	cmp	r3, #0
 8001130:	d007      	beq.n	8001142 <setMeasurementTimingBudget+0x96>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001136:	4413      	add	r3, r2
 8001138:	005b      	lsls	r3, r3, #1
 800113a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800113c:	4413      	add	r3, r2
 800113e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001140:	e009      	b.n	8001156 <setMeasurementTimingBudget+0xaa>
  }
  else if (enables.msrc)
 8001142:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001146:	2b00      	cmp	r3, #0
 8001148:	d005      	beq.n	8001156 <setMeasurementTimingBudget+0xaa>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 800114a:	69ba      	ldr	r2, [r7, #24]
 800114c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800114e:	4413      	add	r3, r2
 8001150:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001152:	4413      	add	r3, r2
 8001154:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.pre_range)
 8001156:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800115a:	2b00      	cmp	r3, #0
 800115c:	d005      	beq.n	800116a <setMeasurementTimingBudget+0xbe>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 800115e:	69fa      	ldr	r2, [r7, #28]
 8001160:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001162:	4413      	add	r3, r2
 8001164:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001166:	4413      	add	r3, r2
 8001168:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.final_range)
 800116a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800116e:	2b00      	cmp	r3, #0
 8001170:	d02d      	beq.n	80011ce <setMeasurementTimingBudget+0x122>
  {
    used_budget_us += FinalRangeOverhead;
 8001172:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001174:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001176:	4413      	add	r3, r2
 8001178:	647b      	str	r3, [r7, #68]	@ 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 800117a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	429a      	cmp	r2, r3
 8001180:	d901      	bls.n	8001186 <setMeasurementTimingBudget+0xda>
    {
      // "Requested timeout too big."
      return false;
 8001182:	2300      	movs	r3, #0
 8001184:	e024      	b.n	80011d0 <setMeasurementTimingBudget+0x124>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 8001186:	687a      	ldr	r2, [r7, #4]
 8001188:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800118a:	1ad3      	subs	r3, r2, r3
 800118c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 800118e:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 8001190:	b2db      	uxtb	r3, r3
 8001192:	4619      	mov	r1, r3
 8001194:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001196:	f000 fc5b 	bl	8001a50 <timeoutMicrosecondsToMclks>
 800119a:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 800119c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range)
 80011a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d005      	beq.n	80011b4 <setMeasurementTimingBudget+0x108>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 80011a8:	8a7a      	ldrh	r2, [r7, #18]
 80011aa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80011ae:	4413      	add	r3, r2
 80011b0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 80011b4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80011b8:	4618      	mov	r0, r3
 80011ba:	f000 fbf6 	bl	80019aa <encodeTimeout>
 80011be:	4603      	mov	r3, r0
 80011c0:	4619      	mov	r1, r3
 80011c2:	2071      	movs	r0, #113	@ 0x71
 80011c4:	f7ff fc04 	bl	80009d0 <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    g_measTimBudUs = budget_us; // store for internal reuse
 80011c8:	4a03      	ldr	r2, [pc, #12]	@ (80011d8 <setMeasurementTimingBudget+0x12c>)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6013      	str	r3, [r2, #0]
  }
  return true;
 80011ce:	2301      	movs	r3, #1
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3748      	adds	r7, #72	@ 0x48
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	200000a4 	.word	0x200000a4

080011dc <getMeasurementTimingBudget>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t getMeasurementTimingBudget(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08c      	sub	sp, #48	@ 0x30
 80011e0:	af00      	add	r7, sp, #0
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 80011e2:	f240 7376 	movw	r3, #1910	@ 0x776
 80011e6:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const EndOverhead        = 960;
 80011e8:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80011ec:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const MsrcOverhead       = 660;
 80011ee:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80011f2:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t const TccOverhead        = 590;
 80011f4:	f240 234e 	movw	r3, #590	@ 0x24e
 80011f8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  uint16_t const DssOverhead        = 690;
 80011fa:	f240 23b2 	movw	r3, #690	@ 0x2b2
 80011fe:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t const PreRangeOverhead   = 660;
 8001200:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8001204:	843b      	strh	r3, [r7, #32]
  uint16_t const FinalRangeOverhead = 550;
 8001206:	f240 2326 	movw	r3, #550	@ 0x226
 800120a:	83fb      	strh	r3, [r7, #30]

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 800120c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800120e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001210:	4413      	add	r3, r2
 8001212:	62fb      	str	r3, [r7, #44]	@ 0x2c

  getSequenceStepEnables(&enables);
 8001214:	f107 0318 	add.w	r3, r7, #24
 8001218:	4618      	mov	r0, r3
 800121a:	f000 fb1b 	bl	8001854 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 800121e:	463a      	mov	r2, r7
 8001220:	f107 0318 	add.w	r3, r7, #24
 8001224:	4611      	mov	r1, r2
 8001226:	4618      	mov	r0, r3
 8001228:	f000 fb46 	bl	80018b8 <getSequenceStepTimeouts>

  if (enables.tcc)
 800122c:	7e3b      	ldrb	r3, [r7, #24]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d005      	beq.n	800123e <getMeasurementTimingBudget+0x62>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8001232:	68fa      	ldr	r2, [r7, #12]
 8001234:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001236:	4413      	add	r3, r2
 8001238:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800123a:	4413      	add	r3, r2
 800123c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.dss)
 800123e:	7ebb      	ldrb	r3, [r7, #26]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d007      	beq.n	8001254 <getMeasurementTimingBudget+0x78>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8001244:	68fa      	ldr	r2, [r7, #12]
 8001246:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001248:	4413      	add	r3, r2
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800124e:	4413      	add	r3, r2
 8001250:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001252:	e008      	b.n	8001266 <getMeasurementTimingBudget+0x8a>
  }
  else if (enables.msrc)
 8001254:	7e7b      	ldrb	r3, [r7, #25]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d005      	beq.n	8001266 <getMeasurementTimingBudget+0x8a>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 800125a:	68fa      	ldr	r2, [r7, #12]
 800125c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800125e:	4413      	add	r3, r2
 8001260:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001262:	4413      	add	r3, r2
 8001264:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.pre_range)
 8001266:	7efb      	ldrb	r3, [r7, #27]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d005      	beq.n	8001278 <getMeasurementTimingBudget+0x9c>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 800126c:	693a      	ldr	r2, [r7, #16]
 800126e:	8c3b      	ldrh	r3, [r7, #32]
 8001270:	4413      	add	r3, r2
 8001272:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001274:	4413      	add	r3, r2
 8001276:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.final_range)
 8001278:	7f3b      	ldrb	r3, [r7, #28]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d005      	beq.n	800128a <getMeasurementTimingBudget+0xae>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 800127e:	697a      	ldr	r2, [r7, #20]
 8001280:	8bfb      	ldrh	r3, [r7, #30]
 8001282:	4413      	add	r3, r2
 8001284:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001286:	4413      	add	r3, r2
 8001288:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  g_measTimBudUs = budget_us; // store for internal reuse
 800128a:	4a04      	ldr	r2, [pc, #16]	@ (800129c <getMeasurementTimingBudget+0xc0>)
 800128c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800128e:	6013      	str	r3, [r2, #0]
  return budget_us;
 8001290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001292:	4618      	mov	r0, r3
 8001294:	3730      	adds	r7, #48	@ 0x30
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	200000a4 	.word	0x200000a4

080012a0 <setVcselPulsePeriod>:
// Valid values are (even numbers only):
//  pre:  12 to 18 (initialized default: 14)
//  final: 8 to 14 (initialized default: 10)
// based on VL53L0X_set_vcsel_pulse_period()
bool setVcselPulsePeriod(vcselPeriodType type, uint8_t period_pclks)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b08c      	sub	sp, #48	@ 0x30
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	4603      	mov	r3, r0
 80012a8:	460a      	mov	r2, r1
 80012aa:	71fb      	strb	r3, [r7, #7]
 80012ac:	4613      	mov	r3, r2
 80012ae:	71bb      	strb	r3, [r7, #6]
  uint8_t vcsel_period_reg = encodeVcselPeriod(period_pclks);
 80012b0:	79bb      	ldrb	r3, [r7, #6]
 80012b2:	085b      	lsrs	r3, r3, #1
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	3b01      	subs	r3, #1
 80012b8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  getSequenceStepEnables(&enables);
 80012bc:	f107 0320 	add.w	r3, r7, #32
 80012c0:	4618      	mov	r0, r3
 80012c2:	f000 fac7 	bl	8001854 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 80012c6:	f107 0208 	add.w	r2, r7, #8
 80012ca:	f107 0320 	add.w	r3, r7, #32
 80012ce:	4611      	mov	r1, r2
 80012d0:	4618      	mov	r0, r3
 80012d2:	f000 faf1 	bl	80018b8 <getSequenceStepTimeouts>
  //
  // For the MSRC timeout, the same applies - this timeout being
  // dependant on the pre-range vcsel period."


  if (type == VcselPeriodPreRange)
 80012d6:	79fb      	ldrb	r3, [r7, #7]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d15d      	bne.n	8001398 <setVcselPulsePeriod+0xf8>
  {
    // "Set phase check limits"
    switch (period_pclks)
 80012dc:	79bb      	ldrb	r3, [r7, #6]
 80012de:	3b0c      	subs	r3, #12
 80012e0:	2b06      	cmp	r3, #6
 80012e2:	d825      	bhi.n	8001330 <setVcselPulsePeriod+0x90>
 80012e4:	a201      	add	r2, pc, #4	@ (adr r2, 80012ec <setVcselPulsePeriod+0x4c>)
 80012e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ea:	bf00      	nop
 80012ec:	08001309 	.word	0x08001309
 80012f0:	08001331 	.word	0x08001331
 80012f4:	08001313 	.word	0x08001313
 80012f8:	08001331 	.word	0x08001331
 80012fc:	0800131d 	.word	0x0800131d
 8001300:	08001331 	.word	0x08001331
 8001304:	08001327 	.word	0x08001327
    {
      case 12:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x18);
 8001308:	2118      	movs	r1, #24
 800130a:	2057      	movs	r0, #87	@ 0x57
 800130c:	f7ff fb36 	bl	800097c <writeReg>
        break;
 8001310:	e010      	b.n	8001334 <setVcselPulsePeriod+0x94>

      case 14:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x30);
 8001312:	2130      	movs	r1, #48	@ 0x30
 8001314:	2057      	movs	r0, #87	@ 0x57
 8001316:	f7ff fb31 	bl	800097c <writeReg>
        break;
 800131a:	e00b      	b.n	8001334 <setVcselPulsePeriod+0x94>

      case 16:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x40);
 800131c:	2140      	movs	r1, #64	@ 0x40
 800131e:	2057      	movs	r0, #87	@ 0x57
 8001320:	f7ff fb2c 	bl	800097c <writeReg>
        break;
 8001324:	e006      	b.n	8001334 <setVcselPulsePeriod+0x94>

      case 18:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x50);
 8001326:	2150      	movs	r1, #80	@ 0x50
 8001328:	2057      	movs	r0, #87	@ 0x57
 800132a:	f7ff fb27 	bl	800097c <writeReg>
        break;
 800132e:	e001      	b.n	8001334 <setVcselPulsePeriod+0x94>

      default:
        // invalid period
        return false;
 8001330:	2300      	movs	r3, #0
 8001332:	e0fc      	b.n	800152e <setVcselPulsePeriod+0x28e>
    }
    writeReg(PRE_RANGE_CONFIG_VALID_PHASE_LOW, 0x08);
 8001334:	2108      	movs	r1, #8
 8001336:	2056      	movs	r0, #86	@ 0x56
 8001338:	f7ff fb20 	bl	800097c <writeReg>

    // apply new VCSEL period
    writeReg(PRE_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 800133c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001340:	4619      	mov	r1, r3
 8001342:	2050      	movs	r0, #80	@ 0x50
 8001344:	f7ff fb1a 	bl	800097c <writeReg>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE)

    uint16_t new_pre_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.pre_range_us, period_pclks);
 8001348:	69bb      	ldr	r3, [r7, #24]
 800134a:	79ba      	ldrb	r2, [r7, #6]
 800134c:	4611      	mov	r1, r2
 800134e:	4618      	mov	r0, r3
 8001350:	f000 fb7e 	bl	8001a50 <timeoutMicrosecondsToMclks>
 8001354:	4603      	mov	r3, r0
    uint16_t new_pre_range_timeout_mclks =
 8001356:	857b      	strh	r3, [r7, #42]	@ 0x2a

    writeReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8001358:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800135a:	4618      	mov	r0, r3
 800135c:	f000 fb25 	bl	80019aa <encodeTimeout>
 8001360:	4603      	mov	r3, r0
 8001362:	4619      	mov	r1, r3
 8001364:	2051      	movs	r0, #81	@ 0x51
 8001366:	f7ff fb33 	bl	80009d0 <writeReg16Bit>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)

    uint16_t new_msrc_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.msrc_dss_tcc_us, period_pclks);
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	79ba      	ldrb	r2, [r7, #6]
 800136e:	4611      	mov	r1, r2
 8001370:	4618      	mov	r0, r3
 8001372:	f000 fb6d 	bl	8001a50 <timeoutMicrosecondsToMclks>
 8001376:	4603      	mov	r3, r0
    uint16_t new_msrc_timeout_mclks =
 8001378:	853b      	strh	r3, [r7, #40]	@ 0x28

    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 800137a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800137c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001380:	d804      	bhi.n	800138c <setVcselPulsePeriod+0xec>
      (new_msrc_timeout_mclks > 256) ? 255 : (new_msrc_timeout_mclks - 1));
 8001382:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001384:	b2db      	uxtb	r3, r3
    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 8001386:	3b01      	subs	r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	e000      	b.n	800138e <setVcselPulsePeriod+0xee>
 800138c:	23ff      	movs	r3, #255	@ 0xff
 800138e:	4619      	mov	r1, r3
 8001390:	2046      	movs	r0, #70	@ 0x46
 8001392:	f7ff faf3 	bl	800097c <writeReg>
 8001396:	e0b1      	b.n	80014fc <setVcselPulsePeriod+0x25c>

    // set_sequence_step_timeout() end
  }
  else if (type == VcselPeriodFinalRange)
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	2b01      	cmp	r3, #1
 800139c:	f040 80ac 	bne.w	80014f8 <setVcselPulsePeriod+0x258>
  {
    switch (period_pclks)
 80013a0:	79bb      	ldrb	r3, [r7, #6]
 80013a2:	3b08      	subs	r3, #8
 80013a4:	2b06      	cmp	r3, #6
 80013a6:	f200 8085 	bhi.w	80014b4 <setVcselPulsePeriod+0x214>
 80013aa:	a201      	add	r2, pc, #4	@ (adr r2, 80013b0 <setVcselPulsePeriod+0x110>)
 80013ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013b0:	080013cd 	.word	0x080013cd
 80013b4:	080014b5 	.word	0x080014b5
 80013b8:	08001407 	.word	0x08001407
 80013bc:	080014b5 	.word	0x080014b5
 80013c0:	08001441 	.word	0x08001441
 80013c4:	080014b5 	.word	0x080014b5
 80013c8:	0800147b 	.word	0x0800147b
    {
      case 8:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x10);
 80013cc:	2110      	movs	r1, #16
 80013ce:	2048      	movs	r0, #72	@ 0x48
 80013d0:	f7ff fad4 	bl	800097c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 80013d4:	2108      	movs	r1, #8
 80013d6:	2047      	movs	r0, #71	@ 0x47
 80013d8:	f7ff fad0 	bl	800097c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
 80013dc:	2102      	movs	r1, #2
 80013de:	2032      	movs	r0, #50	@ 0x32
 80013e0:	f7ff facc 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);
 80013e4:	210c      	movs	r1, #12
 80013e6:	2030      	movs	r0, #48	@ 0x30
 80013e8:	f7ff fac8 	bl	800097c <writeReg>
        writeReg(0xFF, 0x01);
 80013ec:	2101      	movs	r1, #1
 80013ee:	20ff      	movs	r0, #255	@ 0xff
 80013f0:	f7ff fac4 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x30);
 80013f4:	2130      	movs	r1, #48	@ 0x30
 80013f6:	2030      	movs	r0, #48	@ 0x30
 80013f8:	f7ff fac0 	bl	800097c <writeReg>
        writeReg(0xFF, 0x00);
 80013fc:	2100      	movs	r1, #0
 80013fe:	20ff      	movs	r0, #255	@ 0xff
 8001400:	f7ff fabc 	bl	800097c <writeReg>
        break;
 8001404:	e058      	b.n	80014b8 <setVcselPulsePeriod+0x218>

      case 10:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x28);
 8001406:	2128      	movs	r1, #40	@ 0x28
 8001408:	2048      	movs	r0, #72	@ 0x48
 800140a:	f7ff fab7 	bl	800097c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 800140e:	2108      	movs	r1, #8
 8001410:	2047      	movs	r0, #71	@ 0x47
 8001412:	f7ff fab3 	bl	800097c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8001416:	2103      	movs	r1, #3
 8001418:	2032      	movs	r0, #50	@ 0x32
 800141a:	f7ff faaf 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);
 800141e:	2109      	movs	r1, #9
 8001420:	2030      	movs	r0, #48	@ 0x30
 8001422:	f7ff faab 	bl	800097c <writeReg>
        writeReg(0xFF, 0x01);
 8001426:	2101      	movs	r1, #1
 8001428:	20ff      	movs	r0, #255	@ 0xff
 800142a:	f7ff faa7 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 800142e:	2120      	movs	r1, #32
 8001430:	2030      	movs	r0, #48	@ 0x30
 8001432:	f7ff faa3 	bl	800097c <writeReg>
        writeReg(0xFF, 0x00);
 8001436:	2100      	movs	r1, #0
 8001438:	20ff      	movs	r0, #255	@ 0xff
 800143a:	f7ff fa9f 	bl	800097c <writeReg>
        break;
 800143e:	e03b      	b.n	80014b8 <setVcselPulsePeriod+0x218>

      case 12:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x38);
 8001440:	2138      	movs	r1, #56	@ 0x38
 8001442:	2048      	movs	r0, #72	@ 0x48
 8001444:	f7ff fa9a 	bl	800097c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8001448:	2108      	movs	r1, #8
 800144a:	2047      	movs	r0, #71	@ 0x47
 800144c:	f7ff fa96 	bl	800097c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8001450:	2103      	movs	r1, #3
 8001452:	2032      	movs	r0, #50	@ 0x32
 8001454:	f7ff fa92 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);
 8001458:	2108      	movs	r1, #8
 800145a:	2030      	movs	r0, #48	@ 0x30
 800145c:	f7ff fa8e 	bl	800097c <writeReg>
        writeReg(0xFF, 0x01);
 8001460:	2101      	movs	r1, #1
 8001462:	20ff      	movs	r0, #255	@ 0xff
 8001464:	f7ff fa8a 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 8001468:	2120      	movs	r1, #32
 800146a:	2030      	movs	r0, #48	@ 0x30
 800146c:	f7ff fa86 	bl	800097c <writeReg>
        writeReg(0xFF, 0x00);
 8001470:	2100      	movs	r1, #0
 8001472:	20ff      	movs	r0, #255	@ 0xff
 8001474:	f7ff fa82 	bl	800097c <writeReg>
        break;
 8001478:	e01e      	b.n	80014b8 <setVcselPulsePeriod+0x218>

      case 14:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x48);
 800147a:	2148      	movs	r1, #72	@ 0x48
 800147c:	2048      	movs	r0, #72	@ 0x48
 800147e:	f7ff fa7d 	bl	800097c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8001482:	2108      	movs	r1, #8
 8001484:	2047      	movs	r0, #71	@ 0x47
 8001486:	f7ff fa79 	bl	800097c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 800148a:	2103      	movs	r1, #3
 800148c:	2032      	movs	r0, #50	@ 0x32
 800148e:	f7ff fa75 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);
 8001492:	2107      	movs	r1, #7
 8001494:	2030      	movs	r0, #48	@ 0x30
 8001496:	f7ff fa71 	bl	800097c <writeReg>
        writeReg(0xFF, 0x01);
 800149a:	2101      	movs	r1, #1
 800149c:	20ff      	movs	r0, #255	@ 0xff
 800149e:	f7ff fa6d 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 80014a2:	2120      	movs	r1, #32
 80014a4:	2030      	movs	r0, #48	@ 0x30
 80014a6:	f7ff fa69 	bl	800097c <writeReg>
        writeReg(0xFF, 0x00);
 80014aa:	2100      	movs	r1, #0
 80014ac:	20ff      	movs	r0, #255	@ 0xff
 80014ae:	f7ff fa65 	bl	800097c <writeReg>
        break;
 80014b2:	e001      	b.n	80014b8 <setVcselPulsePeriod+0x218>

      default:
        // invalid period
        return false;
 80014b4:	2300      	movs	r3, #0
 80014b6:	e03a      	b.n	800152e <setVcselPulsePeriod+0x28e>
    }

    // apply new VCSEL period
    writeReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 80014b8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80014bc:	4619      	mov	r1, r3
 80014be:	2070      	movs	r0, #112	@ 0x70
 80014c0:	f7ff fa5c 	bl	800097c <writeReg>
    //  must be added. To do this both final and pre-range
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t new_final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.final_range_us, period_pclks);
 80014c4:	69fb      	ldr	r3, [r7, #28]
 80014c6:	79ba      	ldrb	r2, [r7, #6]
 80014c8:	4611      	mov	r1, r2
 80014ca:	4618      	mov	r0, r3
 80014cc:	f000 fac0 	bl	8001a50 <timeoutMicrosecondsToMclks>
 80014d0:	4603      	mov	r3, r0
    uint16_t new_final_range_timeout_mclks =
 80014d2:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    if (enables.pre_range)
 80014d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d003      	beq.n	80014e4 <setVcselPulsePeriod+0x244>
    {
      new_final_range_timeout_mclks += timeouts.pre_range_mclks;
 80014dc:	89fa      	ldrh	r2, [r7, #14]
 80014de:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80014e0:	4413      	add	r3, r2
 80014e2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 80014e4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80014e6:	4618      	mov	r0, r3
 80014e8:	f000 fa5f 	bl	80019aa <encodeTimeout>
 80014ec:	4603      	mov	r3, r0
 80014ee:	4619      	mov	r1, r3
 80014f0:	2071      	movs	r0, #113	@ 0x71
 80014f2:	f7ff fa6d 	bl	80009d0 <writeReg16Bit>
 80014f6:	e001      	b.n	80014fc <setVcselPulsePeriod+0x25c>
    // set_sequence_step_timeout end
  }
  else
  {
    // invalid type
    return false;
 80014f8:	2300      	movs	r3, #0
 80014fa:	e018      	b.n	800152e <setVcselPulsePeriod+0x28e>
  }

  // "Finally, the timing budget must be re-applied"

  setMeasurementTimingBudget(g_measTimBudUs);
 80014fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001538 <setVcselPulsePeriod+0x298>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff fdd3 	bl	80010ac <setMeasurementTimingBudget>

  // "Perform the phase calibration. This is needed after changing on vcsel period."
  // VL53L0X_perform_phase_calibration() begin

  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8001506:	2001      	movs	r0, #1
 8001508:	f7ff fa8c 	bl	8000a24 <readReg>
 800150c:	4603      	mov	r3, r0
 800150e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8001512:	2102      	movs	r1, #2
 8001514:	2001      	movs	r0, #1
 8001516:	f7ff fa31 	bl	800097c <writeReg>
  performSingleRefCalibration(0x0);
 800151a:	2000      	movs	r0, #0
 800151c:	f000 fabe 	bl	8001a9c <performSingleRefCalibration>
  writeReg(SYSTEM_SEQUENCE_CONFIG, sequence_config);
 8001520:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001524:	4619      	mov	r1, r3
 8001526:	2001      	movs	r0, #1
 8001528:	f7ff fa28 	bl	800097c <writeReg>

  // VL53L0X_perform_phase_calibration() end

  return true;
 800152c:	2301      	movs	r3, #1
}
 800152e:	4618      	mov	r0, r3
 8001530:	3730      	adds	r7, #48	@ 0x30
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	200000a4 	.word	0x200000a4

0800153c <getVcselPulsePeriod>:

// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t getVcselPulsePeriod(vcselPeriodType type)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	4603      	mov	r3, r0
 8001544:	71fb      	strb	r3, [r7, #7]
  if (type == VcselPeriodPreRange)
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d108      	bne.n	800155e <getVcselPulsePeriod+0x22>
  {
    return decodeVcselPeriod(readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD));
 800154c:	2050      	movs	r0, #80	@ 0x50
 800154e:	f7ff fa69 	bl	8000a24 <readReg>
 8001552:	4603      	mov	r3, r0
 8001554:	3301      	adds	r3, #1
 8001556:	b2db      	uxtb	r3, r3
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	b2db      	uxtb	r3, r3
 800155c:	e00c      	b.n	8001578 <getVcselPulsePeriod+0x3c>
  }
  else if (type == VcselPeriodFinalRange)
 800155e:	79fb      	ldrb	r3, [r7, #7]
 8001560:	2b01      	cmp	r3, #1
 8001562:	d108      	bne.n	8001576 <getVcselPulsePeriod+0x3a>
  {
    return decodeVcselPeriod(readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 8001564:	2070      	movs	r0, #112	@ 0x70
 8001566:	f7ff fa5d 	bl	8000a24 <readReg>
 800156a:	4603      	mov	r3, r0
 800156c:	3301      	adds	r3, #1
 800156e:	b2db      	uxtb	r3, r3
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	b2db      	uxtb	r3, r3
 8001574:	e000      	b.n	8001578 <getVcselPulsePeriod+0x3c>
  }
  else { return 255; }
 8001576:	23ff      	movs	r3, #255	@ 0xff
}
 8001578:	4618      	mov	r0, r3
 800157a:	3708      	adds	r7, #8
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}

08001580 <readRangeContinuousMillimeters>:

// Returns a range reading in millimeters when continuous mode is active
// (readRangeSingleMillimeters() also calls this function after starting a
// single-shot range measurement)
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeContinuousMillimeters( statInfo_t_VL53L0X *extraStats ) {
 8001580:	b580      	push	{r7, lr}
 8001582:	b086      	sub	sp, #24
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  uint8_t tempBuffer[12];
  uint16_t temp;
  startTimeout();
 8001588:	f001 f84a 	bl	8002620 <HAL_GetTick>
 800158c:	4603      	mov	r3, r0
 800158e:	b29a      	uxth	r2, r3
 8001590:	4b35      	ldr	r3, [pc, #212]	@ (8001668 <readRangeContinuousMillimeters+0xe8>)
 8001592:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8001594:	e015      	b.n	80015c2 <readRangeContinuousMillimeters+0x42>
    if (checkTimeoutExpired())
 8001596:	4b35      	ldr	r3, [pc, #212]	@ (800166c <readRangeContinuousMillimeters+0xec>)
 8001598:	881b      	ldrh	r3, [r3, #0]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d011      	beq.n	80015c2 <readRangeContinuousMillimeters+0x42>
 800159e:	f001 f83f 	bl	8002620 <HAL_GetTick>
 80015a2:	4603      	mov	r3, r0
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	461a      	mov	r2, r3
 80015a8:	4b2f      	ldr	r3, [pc, #188]	@ (8001668 <readRangeContinuousMillimeters+0xe8>)
 80015aa:	881b      	ldrh	r3, [r3, #0]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	4a2f      	ldr	r2, [pc, #188]	@ (800166c <readRangeContinuousMillimeters+0xec>)
 80015b0:	8812      	ldrh	r2, [r2, #0]
 80015b2:	4293      	cmp	r3, r2
 80015b4:	dd05      	ble.n	80015c2 <readRangeContinuousMillimeters+0x42>
    {
      g_isTimeout = true;
 80015b6:	4b2e      	ldr	r3, [pc, #184]	@ (8001670 <readRangeContinuousMillimeters+0xf0>)
 80015b8:	2201      	movs	r2, #1
 80015ba:	701a      	strb	r2, [r3, #0]
      return 65535;
 80015bc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015c0:	e04e      	b.n	8001660 <readRangeContinuousMillimeters+0xe0>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 80015c2:	2013      	movs	r0, #19
 80015c4:	f7ff fa2e 	bl	8000a24 <readReg>
 80015c8:	4603      	mov	r3, r0
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d0e1      	beq.n	8001596 <readRangeContinuousMillimeters+0x16>
    }
  }
  if( extraStats == 0 ){
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d105      	bne.n	80015e4 <readRangeContinuousMillimeters+0x64>
    // assumptions: Linearity Corrective Gain is 1000 (default);
    // fractional ranging is not enabled
    temp = readReg16Bit(RESULT_RANGE_STATUS + 10);
 80015d8:	201e      	movs	r0, #30
 80015da:	f7ff fa4f 	bl	8000a7c <readReg16Bit>
 80015de:	4603      	mov	r3, r0
 80015e0:	82fb      	strh	r3, [r7, #22]
 80015e2:	e038      	b.n	8001656 <readRangeContinuousMillimeters+0xd6>
    //   4: 0 ?
    //   5: ???
    // 6,7: signal count rate [mcps], uint16_t, fixpoint9.7
    // 9,8: AmbientRateRtnMegaCps  [mcps], uint16_t, fixpoimt9.7
    // A,B: uncorrected distance [mm], uint16_t
    readMulti(0x14, tempBuffer, 12);
 80015e4:	f107 0308 	add.w	r3, r7, #8
 80015e8:	220c      	movs	r2, #12
 80015ea:	4619      	mov	r1, r3
 80015ec:	2014      	movs	r0, #20
 80015ee:	f7ff fa9f 	bl	8000b30 <readMulti>
    extraStats->rangeStatus =  tempBuffer[0x00]>>3;
 80015f2:	7a3b      	ldrb	r3, [r7, #8]
 80015f4:	08db      	lsrs	r3, r3, #3
 80015f6:	b2da      	uxtb	r2, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	721a      	strb	r2, [r3, #8]
    extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
 80015fc:	7abb      	ldrb	r3, [r7, #10]
 80015fe:	b21b      	sxth	r3, r3
 8001600:	021b      	lsls	r3, r3, #8
 8001602:	b21a      	sxth	r2, r3
 8001604:	7afb      	ldrb	r3, [r7, #11]
 8001606:	b21b      	sxth	r3, r3
 8001608:	4313      	orrs	r3, r2
 800160a:	b21b      	sxth	r3, r3
 800160c:	b29a      	uxth	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	80da      	strh	r2, [r3, #6]
    extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
 8001612:	7bbb      	ldrb	r3, [r7, #14]
 8001614:	b21b      	sxth	r3, r3
 8001616:	021b      	lsls	r3, r3, #8
 8001618:	b21a      	sxth	r2, r3
 800161a:	7bfb      	ldrb	r3, [r7, #15]
 800161c:	b21b      	sxth	r3, r3
 800161e:	4313      	orrs	r3, r2
 8001620:	b21b      	sxth	r3, r3
 8001622:	b29a      	uxth	r2, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	805a      	strh	r2, [r3, #2]
    extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];    
 8001628:	7c3b      	ldrb	r3, [r7, #16]
 800162a:	b21b      	sxth	r3, r3
 800162c:	021b      	lsls	r3, r3, #8
 800162e:	b21a      	sxth	r2, r3
 8001630:	7c7b      	ldrb	r3, [r7, #17]
 8001632:	b21b      	sxth	r3, r3
 8001634:	4313      	orrs	r3, r2
 8001636:	b21b      	sxth	r3, r3
 8001638:	b29a      	uxth	r2, r3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	809a      	strh	r2, [r3, #4]
    temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 800163e:	7cbb      	ldrb	r3, [r7, #18]
 8001640:	b21b      	sxth	r3, r3
 8001642:	021b      	lsls	r3, r3, #8
 8001644:	b21a      	sxth	r2, r3
 8001646:	7cfb      	ldrb	r3, [r7, #19]
 8001648:	b21b      	sxth	r3, r3
 800164a:	4313      	orrs	r3, r2
 800164c:	b21b      	sxth	r3, r3
 800164e:	82fb      	strh	r3, [r7, #22]
    extraStats->rawDistance = temp;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	8afa      	ldrh	r2, [r7, #22]
 8001654:	801a      	strh	r2, [r3, #0]
  }
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8001656:	2101      	movs	r1, #1
 8001658:	200b      	movs	r0, #11
 800165a:	f7ff f98f 	bl	800097c <writeReg>
  return temp;
 800165e:	8afb      	ldrh	r3, [r7, #22]
}
 8001660:	4618      	mov	r0, r3
 8001662:	3718      	adds	r7, #24
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	200000a0 	.word	0x200000a0
 800166c:	2000009c 	.word	0x2000009c
 8001670:	2000009e 	.word	0x2000009e

08001674 <readRangeSingleMillimeters>:

// Performs a single-shot range measurement and returns the reading in
// millimeters
// based on VL53L0X_PerformSingleRangingMeasurement()
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeSingleMillimeters( statInfo_t_VL53L0X *extraStats ) {
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  writeReg(0x80, 0x01);
 800167c:	2101      	movs	r1, #1
 800167e:	2080      	movs	r0, #128	@ 0x80
 8001680:	f7ff f97c 	bl	800097c <writeReg>
  writeReg(0xFF, 0x01);
 8001684:	2101      	movs	r1, #1
 8001686:	20ff      	movs	r0, #255	@ 0xff
 8001688:	f7ff f978 	bl	800097c <writeReg>
  writeReg(0x00, 0x00);
 800168c:	2100      	movs	r1, #0
 800168e:	2000      	movs	r0, #0
 8001690:	f7ff f974 	bl	800097c <writeReg>
  writeReg(0x91, g_stopVariable);
 8001694:	4b21      	ldr	r3, [pc, #132]	@ (800171c <readRangeSingleMillimeters+0xa8>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	4619      	mov	r1, r3
 800169a:	2091      	movs	r0, #145	@ 0x91
 800169c:	f7ff f96e 	bl	800097c <writeReg>
  writeReg(0x00, 0x01);
 80016a0:	2101      	movs	r1, #1
 80016a2:	2000      	movs	r0, #0
 80016a4:	f7ff f96a 	bl	800097c <writeReg>
  writeReg(0xFF, 0x00);
 80016a8:	2100      	movs	r1, #0
 80016aa:	20ff      	movs	r0, #255	@ 0xff
 80016ac:	f7ff f966 	bl	800097c <writeReg>
  writeReg(0x80, 0x00);
 80016b0:	2100      	movs	r1, #0
 80016b2:	2080      	movs	r0, #128	@ 0x80
 80016b4:	f7ff f962 	bl	800097c <writeReg>
  writeReg(SYSRANGE_START, 0x01);
 80016b8:	2101      	movs	r1, #1
 80016ba:	2000      	movs	r0, #0
 80016bc:	f7ff f95e 	bl	800097c <writeReg>
  // "Wait until start bit has been cleared"
  startTimeout();
 80016c0:	f000 ffae 	bl	8002620 <HAL_GetTick>
 80016c4:	4603      	mov	r3, r0
 80016c6:	b29a      	uxth	r2, r3
 80016c8:	4b15      	ldr	r3, [pc, #84]	@ (8001720 <readRangeSingleMillimeters+0xac>)
 80016ca:	801a      	strh	r2, [r3, #0]
  while (readReg(SYSRANGE_START) & 0x01){
 80016cc:	e015      	b.n	80016fa <readRangeSingleMillimeters+0x86>
    if (checkTimeoutExpired()){
 80016ce:	4b15      	ldr	r3, [pc, #84]	@ (8001724 <readRangeSingleMillimeters+0xb0>)
 80016d0:	881b      	ldrh	r3, [r3, #0]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d011      	beq.n	80016fa <readRangeSingleMillimeters+0x86>
 80016d6:	f000 ffa3 	bl	8002620 <HAL_GetTick>
 80016da:	4603      	mov	r3, r0
 80016dc:	b29b      	uxth	r3, r3
 80016de:	461a      	mov	r2, r3
 80016e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001720 <readRangeSingleMillimeters+0xac>)
 80016e2:	881b      	ldrh	r3, [r3, #0]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	4a0f      	ldr	r2, [pc, #60]	@ (8001724 <readRangeSingleMillimeters+0xb0>)
 80016e8:	8812      	ldrh	r2, [r2, #0]
 80016ea:	4293      	cmp	r3, r2
 80016ec:	dd05      	ble.n	80016fa <readRangeSingleMillimeters+0x86>
      g_isTimeout = true;
 80016ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001728 <readRangeSingleMillimeters+0xb4>)
 80016f0:	2201      	movs	r2, #1
 80016f2:	701a      	strb	r2, [r3, #0]
      return 65535;
 80016f4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80016f8:	e00b      	b.n	8001712 <readRangeSingleMillimeters+0x9e>
  while (readReg(SYSRANGE_START) & 0x01){
 80016fa:	2000      	movs	r0, #0
 80016fc:	f7ff f992 	bl	8000a24 <readReg>
 8001700:	4603      	mov	r3, r0
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	2b00      	cmp	r3, #0
 8001708:	d1e1      	bne.n	80016ce <readRangeSingleMillimeters+0x5a>
    }
  }
  return readRangeContinuousMillimeters( extraStats );
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f7ff ff38 	bl	8001580 <readRangeContinuousMillimeters>
 8001710:	4603      	mov	r3, r0
}
 8001712:	4618      	mov	r0, r3
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	200000a2 	.word	0x200000a2
 8001720:	200000a0 	.word	0x200000a0
 8001724:	2000009c 	.word	0x2000009c
 8001728:	2000009e 	.word	0x2000009e

0800172c <getSpadInfo>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
bool getSpadInfo(uint8_t * count, bool * type_is_aperture)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  writeReg(0x80, 0x01);
 8001736:	2101      	movs	r1, #1
 8001738:	2080      	movs	r0, #128	@ 0x80
 800173a:	f7ff f91f 	bl	800097c <writeReg>
  writeReg(0xFF, 0x01);
 800173e:	2101      	movs	r1, #1
 8001740:	20ff      	movs	r0, #255	@ 0xff
 8001742:	f7ff f91b 	bl	800097c <writeReg>
  writeReg(0x00, 0x00);
 8001746:	2100      	movs	r1, #0
 8001748:	2000      	movs	r0, #0
 800174a:	f7ff f917 	bl	800097c <writeReg>

  writeReg(0xFF, 0x06);
 800174e:	2106      	movs	r1, #6
 8001750:	20ff      	movs	r0, #255	@ 0xff
 8001752:	f7ff f913 	bl	800097c <writeReg>
  writeReg(0x83, readReg(0x83) | 0x04);
 8001756:	2083      	movs	r0, #131	@ 0x83
 8001758:	f7ff f964 	bl	8000a24 <readReg>
 800175c:	4603      	mov	r3, r0
 800175e:	f043 0304 	orr.w	r3, r3, #4
 8001762:	b2db      	uxtb	r3, r3
 8001764:	4619      	mov	r1, r3
 8001766:	2083      	movs	r0, #131	@ 0x83
 8001768:	f7ff f908 	bl	800097c <writeReg>
  writeReg(0xFF, 0x07);
 800176c:	2107      	movs	r1, #7
 800176e:	20ff      	movs	r0, #255	@ 0xff
 8001770:	f7ff f904 	bl	800097c <writeReg>
  writeReg(0x81, 0x01);
 8001774:	2101      	movs	r1, #1
 8001776:	2081      	movs	r0, #129	@ 0x81
 8001778:	f7ff f900 	bl	800097c <writeReg>

  writeReg(0x80, 0x01);
 800177c:	2101      	movs	r1, #1
 800177e:	2080      	movs	r0, #128	@ 0x80
 8001780:	f7ff f8fc 	bl	800097c <writeReg>

  writeReg(0x94, 0x6b);
 8001784:	216b      	movs	r1, #107	@ 0x6b
 8001786:	2094      	movs	r0, #148	@ 0x94
 8001788:	f7ff f8f8 	bl	800097c <writeReg>
  writeReg(0x83, 0x00);
 800178c:	2100      	movs	r1, #0
 800178e:	2083      	movs	r0, #131	@ 0x83
 8001790:	f7ff f8f4 	bl	800097c <writeReg>
  startTimeout();
 8001794:	f000 ff44 	bl	8002620 <HAL_GetTick>
 8001798:	4603      	mov	r3, r0
 800179a:	b29a      	uxth	r2, r3
 800179c:	4b2b      	ldr	r3, [pc, #172]	@ (800184c <getSpadInfo+0x120>)
 800179e:	801a      	strh	r2, [r3, #0]
  while (readReg(0x83) == 0x00)
 80017a0:	e011      	b.n	80017c6 <getSpadInfo+0x9a>
  {
    if (checkTimeoutExpired()) { return false; }
 80017a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001850 <getSpadInfo+0x124>)
 80017a4:	881b      	ldrh	r3, [r3, #0]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d00d      	beq.n	80017c6 <getSpadInfo+0x9a>
 80017aa:	f000 ff39 	bl	8002620 <HAL_GetTick>
 80017ae:	4603      	mov	r3, r0
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	461a      	mov	r2, r3
 80017b4:	4b25      	ldr	r3, [pc, #148]	@ (800184c <getSpadInfo+0x120>)
 80017b6:	881b      	ldrh	r3, [r3, #0]
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	4a25      	ldr	r2, [pc, #148]	@ (8001850 <getSpadInfo+0x124>)
 80017bc:	8812      	ldrh	r2, [r2, #0]
 80017be:	4293      	cmp	r3, r2
 80017c0:	dd01      	ble.n	80017c6 <getSpadInfo+0x9a>
 80017c2:	2300      	movs	r3, #0
 80017c4:	e03d      	b.n	8001842 <getSpadInfo+0x116>
  while (readReg(0x83) == 0x00)
 80017c6:	2083      	movs	r0, #131	@ 0x83
 80017c8:	f7ff f92c 	bl	8000a24 <readReg>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d0e7      	beq.n	80017a2 <getSpadInfo+0x76>
  }
  writeReg(0x83, 0x01);
 80017d2:	2101      	movs	r1, #1
 80017d4:	2083      	movs	r0, #131	@ 0x83
 80017d6:	f7ff f8d1 	bl	800097c <writeReg>
  tmp = readReg(0x92);
 80017da:	2092      	movs	r0, #146	@ 0x92
 80017dc:	f7ff f922 	bl	8000a24 <readReg>
 80017e0:	4603      	mov	r3, r0
 80017e2:	73fb      	strb	r3, [r7, #15]

  *count = tmp & 0x7f;
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
 80017e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80017ea:	b2da      	uxtb	r2, r3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 80017f0:	7bfb      	ldrb	r3, [r7, #15]
 80017f2:	09db      	lsrs	r3, r3, #7
 80017f4:	b2da      	uxtb	r2, r3
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	701a      	strb	r2, [r3, #0]

  writeReg(0x81, 0x00);
 80017fa:	2100      	movs	r1, #0
 80017fc:	2081      	movs	r0, #129	@ 0x81
 80017fe:	f7ff f8bd 	bl	800097c <writeReg>
  writeReg(0xFF, 0x06);
 8001802:	2106      	movs	r1, #6
 8001804:	20ff      	movs	r0, #255	@ 0xff
 8001806:	f7ff f8b9 	bl	800097c <writeReg>
  writeReg(0x83, readReg(0x83)  & ~0x04);
 800180a:	2083      	movs	r0, #131	@ 0x83
 800180c:	f7ff f90a 	bl	8000a24 <readReg>
 8001810:	4603      	mov	r3, r0
 8001812:	f023 0304 	bic.w	r3, r3, #4
 8001816:	b2db      	uxtb	r3, r3
 8001818:	4619      	mov	r1, r3
 800181a:	2083      	movs	r0, #131	@ 0x83
 800181c:	f7ff f8ae 	bl	800097c <writeReg>
  writeReg(0xFF, 0x01);
 8001820:	2101      	movs	r1, #1
 8001822:	20ff      	movs	r0, #255	@ 0xff
 8001824:	f7ff f8aa 	bl	800097c <writeReg>
  writeReg(0x00, 0x01);
 8001828:	2101      	movs	r1, #1
 800182a:	2000      	movs	r0, #0
 800182c:	f7ff f8a6 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8001830:	2100      	movs	r1, #0
 8001832:	20ff      	movs	r0, #255	@ 0xff
 8001834:	f7ff f8a2 	bl	800097c <writeReg>
  writeReg(0x80, 0x00);
 8001838:	2100      	movs	r1, #0
 800183a:	2080      	movs	r0, #128	@ 0x80
 800183c:	f7ff f89e 	bl	800097c <writeReg>

  return true;
 8001840:	2301      	movs	r3, #1
}
 8001842:	4618      	mov	r0, r3
 8001844:	3710      	adds	r7, #16
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	200000a0 	.word	0x200000a0
 8001850:	2000009c 	.word	0x2000009c

08001854 <getSequenceStepEnables>:

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void getSequenceStepEnables(SequenceStepEnables * enables)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 800185c:	2001      	movs	r0, #1
 800185e:	f7ff f8e1 	bl	8000a24 <readReg>
 8001862:	4603      	mov	r3, r0
 8001864:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 8001866:	7bfb      	ldrb	r3, [r7, #15]
 8001868:	091b      	lsrs	r3, r3, #4
 800186a:	b2db      	uxtb	r3, r3
 800186c:	f003 0301 	and.w	r3, r3, #1
 8001870:	b2da      	uxtb	r2, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8001876:	7bfb      	ldrb	r3, [r7, #15]
 8001878:	08db      	lsrs	r3, r3, #3
 800187a:	b2db      	uxtb	r3, r3
 800187c:	f003 0301 	and.w	r3, r3, #1
 8001880:	b2da      	uxtb	r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8001886:	7bfb      	ldrb	r3, [r7, #15]
 8001888:	089b      	lsrs	r3, r3, #2
 800188a:	b2db      	uxtb	r3, r3
 800188c:	f003 0301 	and.w	r3, r3, #1
 8001890:	b2da      	uxtb	r2, r3
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 8001896:	7bfb      	ldrb	r3, [r7, #15]
 8001898:	099b      	lsrs	r3, r3, #6
 800189a:	b2db      	uxtb	r3, r3
 800189c:	f003 0301 	and.w	r3, r3, #1
 80018a0:	b2da      	uxtb	r2, r3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
 80018a8:	09db      	lsrs	r3, r3, #7
 80018aa:	b2da      	uxtb	r2, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	711a      	strb	r2, [r3, #4]
}
 80018b0:	bf00      	nop
 80018b2:	3710      	adds	r7, #16
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <getSequenceStepTimeouts>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void getSequenceStepTimeouts(SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	6039      	str	r1, [r7, #0]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
 80018c2:	2000      	movs	r0, #0
 80018c4:	f7ff fe3a 	bl	800153c <getVcselPulsePeriod>
 80018c8:	4603      	mov	r3, r0
 80018ca:	461a      	mov	r2, r3
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 80018d0:	2046      	movs	r0, #70	@ 0x46
 80018d2:	f7ff f8a7 	bl	8000a24 <readReg>
 80018d6:	4603      	mov	r3, r0
 80018d8:	3301      	adds	r3, #1
 80018da:	b29a      	uxth	r2, r3
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	4619      	mov	r1, r3
 80018ec:	4610      	mov	r0, r2
 80018ee:	f000 f887 	bl	8001a00 <timeoutMclksToMicroseconds>
 80018f2:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 80018f8:	2051      	movs	r0, #81	@ 0x51
 80018fa:	f7ff f8bf 	bl	8000a7c <readReg16Bit>
 80018fe:	4603      	mov	r3, r0
 8001900:	4618      	mov	r0, r3
 8001902:	f000 f83e 	bl	8001982 <decodeTimeout>
 8001906:	4603      	mov	r3, r0
 8001908:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8001916:	b2db      	uxtb	r3, r3
 8001918:	4619      	mov	r1, r3
 800191a:	4610      	mov	r0, r2
 800191c:	f000 f870 	bl	8001a00 <timeoutMclksToMicroseconds>
 8001920:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
 8001926:	2001      	movs	r0, #1
 8001928:	f7ff fe08 	bl	800153c <getVcselPulsePeriod>
 800192c:	4603      	mov	r3, r0
 800192e:	461a      	mov	r2, r3
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8001934:	2071      	movs	r0, #113	@ 0x71
 8001936:	f7ff f8a1 	bl	8000a7c <readReg16Bit>
 800193a:	4603      	mov	r3, r0
 800193c:	4618      	mov	r0, r3
 800193e:	f000 f820 	bl	8001982 <decodeTimeout>
 8001942:	4603      	mov	r3, r0
 8001944:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	78db      	ldrb	r3, [r3, #3]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d007      	beq.n	8001962 <getSequenceStepTimeouts+0xaa>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	891a      	ldrh	r2, [r3, #8]
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	88db      	ldrh	r3, [r3, #6]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	b29a      	uxth	r2, r3
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 800196a:	b2db      	uxtb	r3, r3
 800196c:	4619      	mov	r1, r3
 800196e:	4610      	mov	r0, r2
 8001970:	f000 f846 	bl	8001a00 <timeoutMclksToMicroseconds>
 8001974:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	615a      	str	r2, [r3, #20]
}
 800197a:	bf00      	nop
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t decodeTimeout(uint16_t reg_val)
{
 8001982:	b480      	push	{r7}
 8001984:	b083      	sub	sp, #12
 8001986:	af00      	add	r7, sp, #0
 8001988:	4603      	mov	r3, r0
 800198a:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 800198c:	88fb      	ldrh	r3, [r7, #6]
 800198e:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8001990:	88fa      	ldrh	r2, [r7, #6]
 8001992:	0a12      	lsrs	r2, r2, #8
 8001994:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8001996:	4093      	lsls	r3, r2
 8001998:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 800199a:	3301      	adds	r3, #1
 800199c:	b29b      	uxth	r3, r3
}
 800199e:	4618      	mov	r0, r3
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <encodeTimeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 80019aa:	b480      	push	{r7}
 80019ac:	b085      	sub	sp, #20
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	4603      	mov	r3, r0
 80019b2:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 80019b4:	2300      	movs	r3, #0
 80019b6:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 80019b8:	2300      	movs	r3, #0
 80019ba:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 80019bc:	88fb      	ldrh	r3, [r7, #6]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d016      	beq.n	80019f0 <encodeTimeout+0x46>
  {
    ls_byte = timeout_mclks - 1;
 80019c2:	88fb      	ldrh	r3, [r7, #6]
 80019c4:	3b01      	subs	r3, #1
 80019c6:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 80019c8:	e005      	b.n	80019d6 <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	085b      	lsrs	r3, r3, #1
 80019ce:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 80019d0:	897b      	ldrh	r3, [r7, #10]
 80019d2:	3301      	adds	r3, #1
 80019d4:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	2bff      	cmp	r3, #255	@ 0xff
 80019da:	d8f6      	bhi.n	80019ca <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 80019dc:	897b      	ldrh	r3, [r7, #10]
 80019de:	021b      	lsls	r3, r3, #8
 80019e0:	b29a      	uxth	r2, r3
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	4313      	orrs	r3, r2
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	e000      	b.n	80019f2 <encodeTimeout+0x48>
  }
  else { return 0; }
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3714      	adds	r7, #20
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
	...

08001a00 <timeoutMclksToMicroseconds>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b085      	sub	sp, #20
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	4603      	mov	r3, r0
 8001a08:	460a      	mov	r2, r1
 8001a0a:	80fb      	strh	r3, [r7, #6]
 8001a0c:	4613      	mov	r3, r2
 8001a0e:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001a10:	797b      	ldrb	r3, [r7, #5]
 8001a12:	4a0d      	ldr	r2, [pc, #52]	@ (8001a48 <timeoutMclksToMicroseconds+0x48>)
 8001a14:	fb02 f303 	mul.w	r3, r2, r3
 8001a18:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001a1c:	4a0b      	ldr	r2, [pc, #44]	@ (8001a4c <timeoutMclksToMicroseconds+0x4c>)
 8001a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a22:	099b      	lsrs	r3, r3, #6
 8001a24:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8001a26:	88fb      	ldrh	r3, [r7, #6]
 8001a28:	68fa      	ldr	r2, [r7, #12]
 8001a2a:	fb03 f202 	mul.w	r2, r3, r2
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	085b      	lsrs	r3, r3, #1
 8001a32:	4413      	add	r3, r2
 8001a34:	4a05      	ldr	r2, [pc, #20]	@ (8001a4c <timeoutMclksToMicroseconds+0x4c>)
 8001a36:	fba2 2303 	umull	r2, r3, r2, r3
 8001a3a:	099b      	lsrs	r3, r3, #6
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3714      	adds	r7, #20
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr
 8001a48:	003a2f00 	.word	0x003a2f00
 8001a4c:	10624dd3 	.word	0x10624dd3

08001a50 <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	460b      	mov	r3, r1
 8001a5a:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001a5c:	78fb      	ldrb	r3, [r7, #3]
 8001a5e:	4a0d      	ldr	r2, [pc, #52]	@ (8001a94 <timeoutMicrosecondsToMclks+0x44>)
 8001a60:	fb02 f303 	mul.w	r3, r2, r3
 8001a64:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001a68:	4a0b      	ldr	r2, [pc, #44]	@ (8001a98 <timeoutMicrosecondsToMclks+0x48>)
 8001a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a6e:	099b      	lsrs	r3, r3, #6
 8001a70:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001a78:	fb03 f202 	mul.w	r2, r3, r2
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	085b      	lsrs	r3, r3, #1
 8001a80:	441a      	add	r2, r3
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3714      	adds	r7, #20
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	003a2f00 	.word	0x003a2f00
 8001a98:	10624dd3 	.word	0x10624dd3

08001a9c <performSingleRefCalibration>:


// based on VL53L0X_perform_single_ref_calibration()
bool performSingleRefCalibration(uint8_t vhv_init_byte)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	71fb      	strb	r3, [r7, #7]
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 8001aa6:	79fb      	ldrb	r3, [r7, #7]
 8001aa8:	f043 0301 	orr.w	r3, r3, #1
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	4619      	mov	r1, r3
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	f7fe ff63 	bl	800097c <writeReg>

  startTimeout();
 8001ab6:	f000 fdb3 	bl	8002620 <HAL_GetTick>
 8001aba:	4603      	mov	r3, r0
 8001abc:	b29a      	uxth	r2, r3
 8001abe:	4b15      	ldr	r3, [pc, #84]	@ (8001b14 <performSingleRefCalibration+0x78>)
 8001ac0:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8001ac2:	e011      	b.n	8001ae8 <performSingleRefCalibration+0x4c>
  {
    if (checkTimeoutExpired()) { return false; }
 8001ac4:	4b14      	ldr	r3, [pc, #80]	@ (8001b18 <performSingleRefCalibration+0x7c>)
 8001ac6:	881b      	ldrh	r3, [r3, #0]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d00d      	beq.n	8001ae8 <performSingleRefCalibration+0x4c>
 8001acc:	f000 fda8 	bl	8002620 <HAL_GetTick>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	b29b      	uxth	r3, r3
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	4b0f      	ldr	r3, [pc, #60]	@ (8001b14 <performSingleRefCalibration+0x78>)
 8001ad8:	881b      	ldrh	r3, [r3, #0]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	4a0e      	ldr	r2, [pc, #56]	@ (8001b18 <performSingleRefCalibration+0x7c>)
 8001ade:	8812      	ldrh	r2, [r2, #0]
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	dd01      	ble.n	8001ae8 <performSingleRefCalibration+0x4c>
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	e010      	b.n	8001b0a <performSingleRefCalibration+0x6e>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8001ae8:	2013      	movs	r0, #19
 8001aea:	f7fe ff9b 	bl	8000a24 <readReg>
 8001aee:	4603      	mov	r3, r0
 8001af0:	f003 0307 	and.w	r3, r3, #7
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d0e5      	beq.n	8001ac4 <performSingleRefCalibration+0x28>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8001af8:	2101      	movs	r1, #1
 8001afa:	200b      	movs	r0, #11
 8001afc:	f7fe ff3e 	bl	800097c <writeReg>

  writeReg(SYSRANGE_START, 0x00);
 8001b00:	2100      	movs	r1, #0
 8001b02:	2000      	movs	r0, #0
 8001b04:	f7fe ff3a 	bl	800097c <writeReg>

  return true;
 8001b08:	2301      	movs	r3, #1
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	200000a0 	.word	0x200000a0
 8001b18:	2000009c 	.word	0x2000009c

08001b1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b22:	f000 fd17 	bl	8002554 <HAL_Init>

  /* USER CODE BEGIN Init */
  int i = 1000;
 8001b26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b2a:	607b      	str	r3, [r7, #4]
  uint8_t flag_Sentido_Horario = 1;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	70fb      	strb	r3, [r7, #3]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b30:	f000 f86c 	bl	8001c0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b34:	f000 f9de 	bl	8001ef4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001b38:	f000 f8d2 	bl	8001ce0 <MX_I2C1_Init>
  MX_I2S3_Init();
 8001b3c:	f000 f8fe 	bl	8001d3c <MX_I2S3_Init>
  MX_SPI1_Init();
 8001b40:	f000 f92c 	bl	8001d9c <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8001b44:	f009 fd0e 	bl	800b564 <MX_USB_HOST_Init>
  MX_TIM2_Init();
 8001b48:	f000 f95e 	bl	8001e08 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	4828      	ldr	r0, [pc, #160]	@ (8001bf0 <main+0xd4>)
 8001b50:	f005 fd2a 	bl	80075a8 <HAL_TIM_PWM_Start>

  volatile int sensor_ok = (ok == HAL_OK);  // <-- esto se mira en Watch
  __NOP();*/

  //Inicializacion del sensor con el .h y .c de github:
  memset(&distanceStr, 0, sizeof(distanceStr));
 8001b54:	220a      	movs	r2, #10
 8001b56:	2100      	movs	r1, #0
 8001b58:	4826      	ldr	r0, [pc, #152]	@ (8001bf4 <main+0xd8>)
 8001b5a:	f00a f8b9 	bl	800bcd0 <memset>
  initVL53L0X(1, &hi2c1);  // Inicializa el VL53L0X: el primer parmetro es el ID del sensor (1) y luego el I2C handle
 8001b5e:	4926      	ldr	r1, [pc, #152]	@ (8001bf8 <main+0xdc>)
 8001b60:	2001      	movs	r0, #1
 8001b62:	f7ff f80f 	bl	8000b84 <initVL53L0X>
  // (Opcional recomendado por el autor) Configuracin para mejor precisin en distancias largas (1 ~ 2m)
  setSignalRateLimit(0.1f);
 8001b66:	ed9f 0a25 	vldr	s0, [pc, #148]	@ 8001bfc <main+0xe0>
 8001b6a:	f7ff fa69 	bl	8001040 <setSignalRateLimit>
  setVcselPulsePeriod(VcselPeriodPreRange, 18);
 8001b6e:	2112      	movs	r1, #18
 8001b70:	2000      	movs	r0, #0
 8001b72:	f7ff fb95 	bl	80012a0 <setVcselPulsePeriod>
  setVcselPulsePeriod(VcselPeriodFinalRange, 14);
 8001b76:	210e      	movs	r1, #14
 8001b78:	2001      	movs	r0, #1
 8001b7a:	f7ff fb91 	bl	80012a0 <setVcselPulsePeriod>
  setMeasurementTimingBudget(200000); //  (priorizando precisin para medir mayores distancias, a costa de la velocidad) Si se requiere ms velocidad disminuir el TimingBudget
 8001b7e:	4820      	ldr	r0, [pc, #128]	@ (8001c00 <main+0xe4>)
 8001b80:	f7ff fa94 	bl	80010ac <setMeasurementTimingBudget>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001b84:	f009 fd14 	bl	800b5b0 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    // Aqui se programa el movimiento del motor del radar
    if(flag_Sentido_Horario == 1){
 8001b88:	78fb      	ldrb	r3, [r7, #3]
 8001b8a:	2b01      	cmp	r3, #1
 8001b8c:	d103      	bne.n	8001b96 <main+0x7a>
    	i++;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	3301      	adds	r3, #1
 8001b92:	607b      	str	r3, [r7, #4]
 8001b94:	e002      	b.n	8001b9c <main+0x80>
    }else{
    	i--;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	3b01      	subs	r3, #1
 8001b9a:	607b      	str	r3, [r7, #4]
    }

    if(i == 2000) flag_Sentido_Horario =  0;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001ba2:	d102      	bne.n	8001baa <main+0x8e>
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	70fb      	strb	r3, [r7, #3]
 8001ba8:	e005      	b.n	8001bb6 <main+0x9a>
    else if (i == 1000) flag_Sentido_Horario = 1;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001bb0:	d101      	bne.n	8001bb6 <main+0x9a>
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	70fb      	strb	r3, [r7, #3]
    htim2.Instance -> CCR1 = i;
 8001bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf0 <main+0xd4>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	687a      	ldr	r2, [r7, #4]
 8001bbc:	635a      	str	r2, [r3, #52]	@ 0x34
    // Fin codigo movimiento motor radar

    //Inicio lecturas del sensor de distancia
    static uint32_t t_last = 0;
    if (HAL_GetTick() - t_last >= 50) {   // lee cada 50 ms sin interrumpir al motor
 8001bbe:	f000 fd2f 	bl	8002620 <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c04 <main+0xe8>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	2b31      	cmp	r3, #49	@ 0x31
 8001bcc:	d90b      	bls.n	8001be6 <main+0xca>
        t_last = HAL_GetTick();
 8001bce:	f000 fd27 	bl	8002620 <HAL_GetTick>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	4a0b      	ldr	r2, [pc, #44]	@ (8001c04 <main+0xe8>)
 8001bd6:	6013      	str	r3, [r2, #0]
        distance_mm = readRangeSingleMillimeters(&distanceStr);
 8001bd8:	4806      	ldr	r0, [pc, #24]	@ (8001bf4 <main+0xd8>)
 8001bda:	f7ff fd4b 	bl	8001674 <readRangeSingleMillimeters>
 8001bde:	4603      	mov	r3, r0
 8001be0:	461a      	mov	r2, r3
 8001be2:	4b09      	ldr	r3, [pc, #36]	@ (8001c08 <main+0xec>)
 8001be4:	801a      	strh	r2, [r3, #0]
    }
    //Fin lecturas del sensor de distancia

    HAL_Delay(2);
 8001be6:	2002      	movs	r0, #2
 8001be8:	f000 fd26 	bl	8002638 <HAL_Delay>
  {
 8001bec:	e7ca      	b.n	8001b84 <main+0x68>
 8001bee:	bf00      	nop
 8001bf0:	200001f8 	.word	0x200001f8
 8001bf4:	20000240 	.word	0x20000240
 8001bf8:	20000104 	.word	0x20000104
 8001bfc:	3dcccccd 	.word	0x3dcccccd
 8001c00:	00030d40 	.word	0x00030d40
 8001c04:	2000024c 	.word	0x2000024c
 8001c08:	2000024a 	.word	0x2000024a

08001c0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b094      	sub	sp, #80	@ 0x50
 8001c10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c12:	f107 0320 	add.w	r3, r7, #32
 8001c16:	2230      	movs	r2, #48	@ 0x30
 8001c18:	2100      	movs	r1, #0
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f00a f858 	bl	800bcd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c20:	f107 030c 	add.w	r3, r7, #12
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]
 8001c28:	605a      	str	r2, [r3, #4]
 8001c2a:	609a      	str	r2, [r3, #8]
 8001c2c:	60da      	str	r2, [r3, #12]
 8001c2e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c30:	2300      	movs	r3, #0
 8001c32:	60bb      	str	r3, [r7, #8]
 8001c34:	4b28      	ldr	r3, [pc, #160]	@ (8001cd8 <SystemClock_Config+0xcc>)
 8001c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c38:	4a27      	ldr	r2, [pc, #156]	@ (8001cd8 <SystemClock_Config+0xcc>)
 8001c3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c40:	4b25      	ldr	r3, [pc, #148]	@ (8001cd8 <SystemClock_Config+0xcc>)
 8001c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c48:	60bb      	str	r3, [r7, #8]
 8001c4a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	607b      	str	r3, [r7, #4]
 8001c50:	4b22      	ldr	r3, [pc, #136]	@ (8001cdc <SystemClock_Config+0xd0>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a21      	ldr	r2, [pc, #132]	@ (8001cdc <SystemClock_Config+0xd0>)
 8001c56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c5a:	6013      	str	r3, [r2, #0]
 8001c5c:	4b1f      	ldr	r3, [pc, #124]	@ (8001cdc <SystemClock_Config+0xd0>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c64:	607b      	str	r3, [r7, #4]
 8001c66:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001c6c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001c70:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c72:	2302      	movs	r3, #2
 8001c74:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c76:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001c7c:	2308      	movs	r3, #8
 8001c7e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001c80:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001c84:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c86:	2302      	movs	r3, #2
 8001c88:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001c8a:	2307      	movs	r3, #7
 8001c8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c8e:	f107 0320 	add.w	r3, r7, #32
 8001c92:	4618      	mov	r0, r3
 8001c94:	f004 fd90 	bl	80067b8 <HAL_RCC_OscConfig>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001c9e:	f000 fa17 	bl	80020d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ca2:	230f      	movs	r3, #15
 8001ca4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001cae:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001cb2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001cb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cb8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001cba:	f107 030c 	add.w	r3, r7, #12
 8001cbe:	2105      	movs	r1, #5
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f004 fff1 	bl	8006ca8 <HAL_RCC_ClockConfig>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001ccc:	f000 fa00 	bl	80020d0 <Error_Handler>
  }
}
 8001cd0:	bf00      	nop
 8001cd2:	3750      	adds	r7, #80	@ 0x50
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40023800 	.word	0x40023800
 8001cdc:	40007000 	.word	0x40007000

08001ce0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ce4:	4b12      	ldr	r3, [pc, #72]	@ (8001d30 <MX_I2C1_Init+0x50>)
 8001ce6:	4a13      	ldr	r2, [pc, #76]	@ (8001d34 <MX_I2C1_Init+0x54>)
 8001ce8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001cea:	4b11      	ldr	r3, [pc, #68]	@ (8001d30 <MX_I2C1_Init+0x50>)
 8001cec:	4a12      	ldr	r2, [pc, #72]	@ (8001d38 <MX_I2C1_Init+0x58>)
 8001cee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8001d30 <MX_I2C1_Init+0x50>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001cf6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d30 <MX_I2C1_Init+0x50>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cfc:	4b0c      	ldr	r3, [pc, #48]	@ (8001d30 <MX_I2C1_Init+0x50>)
 8001cfe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d02:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d04:	4b0a      	ldr	r3, [pc, #40]	@ (8001d30 <MX_I2C1_Init+0x50>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d0a:	4b09      	ldr	r3, [pc, #36]	@ (8001d30 <MX_I2C1_Init+0x50>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d10:	4b07      	ldr	r3, [pc, #28]	@ (8001d30 <MX_I2C1_Init+0x50>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d16:	4b06      	ldr	r3, [pc, #24]	@ (8001d30 <MX_I2C1_Init+0x50>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d1c:	4804      	ldr	r0, [pc, #16]	@ (8001d30 <MX_I2C1_Init+0x50>)
 8001d1e:	f003 f887 	bl	8004e30 <HAL_I2C_Init>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d28:	f000 f9d2 	bl	80020d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d2c:	bf00      	nop
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	20000104 	.word	0x20000104
 8001d34:	40005400 	.word	0x40005400
 8001d38:	000186a0 	.word	0x000186a0

08001d3c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001d40:	4b13      	ldr	r3, [pc, #76]	@ (8001d90 <MX_I2S3_Init+0x54>)
 8001d42:	4a14      	ldr	r2, [pc, #80]	@ (8001d94 <MX_I2S3_Init+0x58>)
 8001d44:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001d46:	4b12      	ldr	r3, [pc, #72]	@ (8001d90 <MX_I2S3_Init+0x54>)
 8001d48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d4c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001d4e:	4b10      	ldr	r3, [pc, #64]	@ (8001d90 <MX_I2S3_Init+0x54>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001d54:	4b0e      	ldr	r3, [pc, #56]	@ (8001d90 <MX_I2S3_Init+0x54>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d90 <MX_I2S3_Init+0x54>)
 8001d5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d60:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001d62:	4b0b      	ldr	r3, [pc, #44]	@ (8001d90 <MX_I2S3_Init+0x54>)
 8001d64:	4a0c      	ldr	r2, [pc, #48]	@ (8001d98 <MX_I2S3_Init+0x5c>)
 8001d66:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001d68:	4b09      	ldr	r3, [pc, #36]	@ (8001d90 <MX_I2S3_Init+0x54>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001d6e:	4b08      	ldr	r3, [pc, #32]	@ (8001d90 <MX_I2S3_Init+0x54>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001d74:	4b06      	ldr	r3, [pc, #24]	@ (8001d90 <MX_I2S3_Init+0x54>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001d7a:	4805      	ldr	r0, [pc, #20]	@ (8001d90 <MX_I2S3_Init+0x54>)
 8001d7c:	f004 f87c 	bl	8005e78 <HAL_I2S_Init>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8001d86:	f000 f9a3 	bl	80020d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001d8a:	bf00      	nop
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	20000158 	.word	0x20000158
 8001d94:	40003c00 	.word	0x40003c00
 8001d98:	00017700 	.word	0x00017700

08001d9c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001da0:	4b17      	ldr	r3, [pc, #92]	@ (8001e00 <MX_SPI1_Init+0x64>)
 8001da2:	4a18      	ldr	r2, [pc, #96]	@ (8001e04 <MX_SPI1_Init+0x68>)
 8001da4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001da6:	4b16      	ldr	r3, [pc, #88]	@ (8001e00 <MX_SPI1_Init+0x64>)
 8001da8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001dac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001dae:	4b14      	ldr	r3, [pc, #80]	@ (8001e00 <MX_SPI1_Init+0x64>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001db4:	4b12      	ldr	r3, [pc, #72]	@ (8001e00 <MX_SPI1_Init+0x64>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001dba:	4b11      	ldr	r3, [pc, #68]	@ (8001e00 <MX_SPI1_Init+0x64>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8001e00 <MX_SPI1_Init+0x64>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001e00 <MX_SPI1_Init+0x64>)
 8001dc8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001dcc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001dce:	4b0c      	ldr	r3, [pc, #48]	@ (8001e00 <MX_SPI1_Init+0x64>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001dd4:	4b0a      	ldr	r3, [pc, #40]	@ (8001e00 <MX_SPI1_Init+0x64>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001dda:	4b09      	ldr	r3, [pc, #36]	@ (8001e00 <MX_SPI1_Init+0x64>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001de0:	4b07      	ldr	r3, [pc, #28]	@ (8001e00 <MX_SPI1_Init+0x64>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001de6:	4b06      	ldr	r3, [pc, #24]	@ (8001e00 <MX_SPI1_Init+0x64>)
 8001de8:	220a      	movs	r2, #10
 8001dea:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001dec:	4804      	ldr	r0, [pc, #16]	@ (8001e00 <MX_SPI1_Init+0x64>)
 8001dee:	f005 faa9 	bl	8007344 <HAL_SPI_Init>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001df8:	f000 f96a 	bl	80020d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001dfc:	bf00      	nop
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	200001a0 	.word	0x200001a0
 8001e04:	40013000 	.word	0x40013000

08001e08 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b08e      	sub	sp, #56	@ 0x38
 8001e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e0e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e12:	2200      	movs	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]
 8001e16:	605a      	str	r2, [r3, #4]
 8001e18:	609a      	str	r2, [r3, #8]
 8001e1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e1c:	f107 0320 	add.w	r3, r7, #32
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e26:	1d3b      	adds	r3, r7, #4
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	609a      	str	r2, [r3, #8]
 8001e30:	60da      	str	r2, [r3, #12]
 8001e32:	611a      	str	r2, [r3, #16]
 8001e34:	615a      	str	r2, [r3, #20]
 8001e36:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e38:	4b2d      	ldr	r3, [pc, #180]	@ (8001ef0 <MX_TIM2_Init+0xe8>)
 8001e3a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e3e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 168-1;
 8001e40:	4b2b      	ldr	r3, [pc, #172]	@ (8001ef0 <MX_TIM2_Init+0xe8>)
 8001e42:	22a7      	movs	r2, #167	@ 0xa7
 8001e44:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e46:	4b2a      	ldr	r3, [pc, #168]	@ (8001ef0 <MX_TIM2_Init+0xe8>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 8001e4c:	4b28      	ldr	r3, [pc, #160]	@ (8001ef0 <MX_TIM2_Init+0xe8>)
 8001e4e:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001e52:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e54:	4b26      	ldr	r3, [pc, #152]	@ (8001ef0 <MX_TIM2_Init+0xe8>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e5a:	4b25      	ldr	r3, [pc, #148]	@ (8001ef0 <MX_TIM2_Init+0xe8>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e60:	4823      	ldr	r0, [pc, #140]	@ (8001ef0 <MX_TIM2_Init+0xe8>)
 8001e62:	f005 faf8 	bl	8007456 <HAL_TIM_Base_Init>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001e6c:	f000 f930 	bl	80020d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e74:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e76:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	481c      	ldr	r0, [pc, #112]	@ (8001ef0 <MX_TIM2_Init+0xe8>)
 8001e7e:	f005 fd1d 	bl	80078bc <HAL_TIM_ConfigClockSource>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001e88:	f000 f922 	bl	80020d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001e8c:	4818      	ldr	r0, [pc, #96]	@ (8001ef0 <MX_TIM2_Init+0xe8>)
 8001e8e:	f005 fb31 	bl	80074f4 <HAL_TIM_PWM_Init>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001e98:	f000 f91a 	bl	80020d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ea4:	f107 0320 	add.w	r3, r7, #32
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	4811      	ldr	r0, [pc, #68]	@ (8001ef0 <MX_TIM2_Init+0xe8>)
 8001eac:	f006 f8e4 	bl	8008078 <HAL_TIMEx_MasterConfigSynchronization>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001eb6:	f000 f90b 	bl	80020d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001eba:	2360      	movs	r3, #96	@ 0x60
 8001ebc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8001ebe:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001ec2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ecc:	1d3b      	adds	r3, r7, #4
 8001ece:	2200      	movs	r2, #0
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4807      	ldr	r0, [pc, #28]	@ (8001ef0 <MX_TIM2_Init+0xe8>)
 8001ed4:	f005 fc30 	bl	8007738 <HAL_TIM_PWM_ConfigChannel>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001ede:	f000 f8f7 	bl	80020d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001ee2:	4803      	ldr	r0, [pc, #12]	@ (8001ef0 <MX_TIM2_Init+0xe8>)
 8001ee4:	f000 fa52 	bl	800238c <HAL_TIM_MspPostInit>

}
 8001ee8:	bf00      	nop
 8001eea:	3738      	adds	r7, #56	@ 0x38
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	200001f8 	.word	0x200001f8

08001ef4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b08c      	sub	sp, #48	@ 0x30
 8001ef8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001efa:	f107 031c 	add.w	r3, r7, #28
 8001efe:	2200      	movs	r2, #0
 8001f00:	601a      	str	r2, [r3, #0]
 8001f02:	605a      	str	r2, [r3, #4]
 8001f04:	609a      	str	r2, [r3, #8]
 8001f06:	60da      	str	r2, [r3, #12]
 8001f08:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	61bb      	str	r3, [r7, #24]
 8001f0e:	4b6b      	ldr	r3, [pc, #428]	@ (80020bc <MX_GPIO_Init+0x1c8>)
 8001f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f12:	4a6a      	ldr	r2, [pc, #424]	@ (80020bc <MX_GPIO_Init+0x1c8>)
 8001f14:	f043 0310 	orr.w	r3, r3, #16
 8001f18:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f1a:	4b68      	ldr	r3, [pc, #416]	@ (80020bc <MX_GPIO_Init+0x1c8>)
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1e:	f003 0310 	and.w	r3, r3, #16
 8001f22:	61bb      	str	r3, [r7, #24]
 8001f24:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f26:	2300      	movs	r3, #0
 8001f28:	617b      	str	r3, [r7, #20]
 8001f2a:	4b64      	ldr	r3, [pc, #400]	@ (80020bc <MX_GPIO_Init+0x1c8>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2e:	4a63      	ldr	r2, [pc, #396]	@ (80020bc <MX_GPIO_Init+0x1c8>)
 8001f30:	f043 0304 	orr.w	r3, r3, #4
 8001f34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f36:	4b61      	ldr	r3, [pc, #388]	@ (80020bc <MX_GPIO_Init+0x1c8>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	f003 0304 	and.w	r3, r3, #4
 8001f3e:	617b      	str	r3, [r7, #20]
 8001f40:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f42:	2300      	movs	r3, #0
 8001f44:	613b      	str	r3, [r7, #16]
 8001f46:	4b5d      	ldr	r3, [pc, #372]	@ (80020bc <MX_GPIO_Init+0x1c8>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4a:	4a5c      	ldr	r2, [pc, #368]	@ (80020bc <MX_GPIO_Init+0x1c8>)
 8001f4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f52:	4b5a      	ldr	r3, [pc, #360]	@ (80020bc <MX_GPIO_Init+0x1c8>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f5a:	613b      	str	r3, [r7, #16]
 8001f5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	60fb      	str	r3, [r7, #12]
 8001f62:	4b56      	ldr	r3, [pc, #344]	@ (80020bc <MX_GPIO_Init+0x1c8>)
 8001f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f66:	4a55      	ldr	r2, [pc, #340]	@ (80020bc <MX_GPIO_Init+0x1c8>)
 8001f68:	f043 0301 	orr.w	r3, r3, #1
 8001f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f6e:	4b53      	ldr	r3, [pc, #332]	@ (80020bc <MX_GPIO_Init+0x1c8>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	60fb      	str	r3, [r7, #12]
 8001f78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	60bb      	str	r3, [r7, #8]
 8001f7e:	4b4f      	ldr	r3, [pc, #316]	@ (80020bc <MX_GPIO_Init+0x1c8>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f82:	4a4e      	ldr	r2, [pc, #312]	@ (80020bc <MX_GPIO_Init+0x1c8>)
 8001f84:	f043 0302 	orr.w	r3, r3, #2
 8001f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f8a:	4b4c      	ldr	r3, [pc, #304]	@ (80020bc <MX_GPIO_Init+0x1c8>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	60bb      	str	r3, [r7, #8]
 8001f94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f96:	2300      	movs	r3, #0
 8001f98:	607b      	str	r3, [r7, #4]
 8001f9a:	4b48      	ldr	r3, [pc, #288]	@ (80020bc <MX_GPIO_Init+0x1c8>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9e:	4a47      	ldr	r2, [pc, #284]	@ (80020bc <MX_GPIO_Init+0x1c8>)
 8001fa0:	f043 0308 	orr.w	r3, r3, #8
 8001fa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fa6:	4b45      	ldr	r3, [pc, #276]	@ (80020bc <MX_GPIO_Init+0x1c8>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001faa:	f003 0308 	and.w	r3, r3, #8
 8001fae:	607b      	str	r3, [r7, #4]
 8001fb0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	2108      	movs	r1, #8
 8001fb6:	4842      	ldr	r0, [pc, #264]	@ (80020c0 <MX_GPIO_Init+0x1cc>)
 8001fb8:	f000 fe10 	bl	8002bdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	2101      	movs	r1, #1
 8001fc0:	4840      	ldr	r0, [pc, #256]	@ (80020c4 <MX_GPIO_Init+0x1d0>)
 8001fc2:	f000 fe0b 	bl	8002bdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001fcc:	483e      	ldr	r0, [pc, #248]	@ (80020c8 <MX_GPIO_Init+0x1d4>)
 8001fce:	f000 fe05 	bl	8002bdc <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001fd2:	2308      	movs	r3, #8
 8001fd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001fe2:	f107 031c 	add.w	r3, r7, #28
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4835      	ldr	r0, [pc, #212]	@ (80020c0 <MX_GPIO_Init+0x1cc>)
 8001fea:	f000 fc5b 	bl	80028a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001ffe:	f107 031c 	add.w	r3, r7, #28
 8002002:	4619      	mov	r1, r3
 8002004:	482f      	ldr	r0, [pc, #188]	@ (80020c4 <MX_GPIO_Init+0x1d0>)
 8002006:	f000 fc4d 	bl	80028a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800200a:	2308      	movs	r3, #8
 800200c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200e:	2302      	movs	r3, #2
 8002010:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002012:	2300      	movs	r3, #0
 8002014:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002016:	2300      	movs	r3, #0
 8002018:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800201a:	2305      	movs	r3, #5
 800201c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800201e:	f107 031c 	add.w	r3, r7, #28
 8002022:	4619      	mov	r1, r3
 8002024:	4827      	ldr	r0, [pc, #156]	@ (80020c4 <MX_GPIO_Init+0x1d0>)
 8002026:	f000 fc3d 	bl	80028a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800202a:	2304      	movs	r3, #4
 800202c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800202e:	2300      	movs	r3, #0
 8002030:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002032:	2300      	movs	r3, #0
 8002034:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002036:	f107 031c 	add.w	r3, r7, #28
 800203a:	4619      	mov	r1, r3
 800203c:	4823      	ldr	r0, [pc, #140]	@ (80020cc <MX_GPIO_Init+0x1d8>)
 800203e:	f000 fc31 	bl	80028a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8002042:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002046:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002048:	2302      	movs	r3, #2
 800204a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204c:	2300      	movs	r3, #0
 800204e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002050:	2300      	movs	r3, #0
 8002052:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002054:	2305      	movs	r3, #5
 8002056:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8002058:	f107 031c 	add.w	r3, r7, #28
 800205c:	4619      	mov	r1, r3
 800205e:	481b      	ldr	r0, [pc, #108]	@ (80020cc <MX_GPIO_Init+0x1d8>)
 8002060:	f000 fc20 	bl	80028a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8002064:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8002068:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800206a:	2301      	movs	r3, #1
 800206c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206e:	2300      	movs	r3, #0
 8002070:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002072:	2300      	movs	r3, #0
 8002074:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002076:	f107 031c 	add.w	r3, r7, #28
 800207a:	4619      	mov	r1, r3
 800207c:	4812      	ldr	r0, [pc, #72]	@ (80020c8 <MX_GPIO_Init+0x1d4>)
 800207e:	f000 fc11 	bl	80028a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8002082:	2320      	movs	r3, #32
 8002084:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002086:	2300      	movs	r3, #0
 8002088:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208a:	2300      	movs	r3, #0
 800208c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800208e:	f107 031c 	add.w	r3, r7, #28
 8002092:	4619      	mov	r1, r3
 8002094:	480c      	ldr	r0, [pc, #48]	@ (80020c8 <MX_GPIO_Init+0x1d4>)
 8002096:	f000 fc05 	bl	80028a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800209a:	2302      	movs	r3, #2
 800209c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800209e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80020a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a4:	2300      	movs	r3, #0
 80020a6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80020a8:	f107 031c 	add.w	r3, r7, #28
 80020ac:	4619      	mov	r1, r3
 80020ae:	4804      	ldr	r0, [pc, #16]	@ (80020c0 <MX_GPIO_Init+0x1cc>)
 80020b0:	f000 fbf8 	bl	80028a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80020b4:	bf00      	nop
 80020b6:	3730      	adds	r7, #48	@ 0x30
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	40023800 	.word	0x40023800
 80020c0:	40021000 	.word	0x40021000
 80020c4:	40020800 	.word	0x40020800
 80020c8:	40020c00 	.word	0x40020c00
 80020cc:	40020400 	.word	0x40020400

080020d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020d4:	b672      	cpsid	i
}
 80020d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020d8:	bf00      	nop
 80020da:	e7fd      	b.n	80020d8 <Error_Handler+0x8>

080020dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	607b      	str	r3, [r7, #4]
 80020e6:	4b10      	ldr	r3, [pc, #64]	@ (8002128 <HAL_MspInit+0x4c>)
 80020e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ea:	4a0f      	ldr	r2, [pc, #60]	@ (8002128 <HAL_MspInit+0x4c>)
 80020ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80020f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002128 <HAL_MspInit+0x4c>)
 80020f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020fa:	607b      	str	r3, [r7, #4]
 80020fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	603b      	str	r3, [r7, #0]
 8002102:	4b09      	ldr	r3, [pc, #36]	@ (8002128 <HAL_MspInit+0x4c>)
 8002104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002106:	4a08      	ldr	r2, [pc, #32]	@ (8002128 <HAL_MspInit+0x4c>)
 8002108:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800210c:	6413      	str	r3, [r2, #64]	@ 0x40
 800210e:	4b06      	ldr	r3, [pc, #24]	@ (8002128 <HAL_MspInit+0x4c>)
 8002110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002112:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002116:	603b      	str	r3, [r7, #0]
 8002118:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800211a:	2007      	movs	r0, #7
 800211c:	f000 fb80 	bl	8002820 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002120:	bf00      	nop
 8002122:	3708      	adds	r7, #8
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	40023800 	.word	0x40023800

0800212c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b08a      	sub	sp, #40	@ 0x28
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002134:	f107 0314 	add.w	r3, r7, #20
 8002138:	2200      	movs	r2, #0
 800213a:	601a      	str	r2, [r3, #0]
 800213c:	605a      	str	r2, [r3, #4]
 800213e:	609a      	str	r2, [r3, #8]
 8002140:	60da      	str	r2, [r3, #12]
 8002142:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a19      	ldr	r2, [pc, #100]	@ (80021b0 <HAL_I2C_MspInit+0x84>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d12b      	bne.n	80021a6 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800214e:	2300      	movs	r3, #0
 8002150:	613b      	str	r3, [r7, #16]
 8002152:	4b18      	ldr	r3, [pc, #96]	@ (80021b4 <HAL_I2C_MspInit+0x88>)
 8002154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002156:	4a17      	ldr	r2, [pc, #92]	@ (80021b4 <HAL_I2C_MspInit+0x88>)
 8002158:	f043 0302 	orr.w	r3, r3, #2
 800215c:	6313      	str	r3, [r2, #48]	@ 0x30
 800215e:	4b15      	ldr	r3, [pc, #84]	@ (80021b4 <HAL_I2C_MspInit+0x88>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002162:	f003 0302 	and.w	r3, r3, #2
 8002166:	613b      	str	r3, [r7, #16]
 8002168:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800216a:	23c0      	movs	r3, #192	@ 0xc0
 800216c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800216e:	2312      	movs	r3, #18
 8002170:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002172:	2300      	movs	r3, #0
 8002174:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002176:	2303      	movs	r3, #3
 8002178:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800217a:	2304      	movs	r3, #4
 800217c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800217e:	f107 0314 	add.w	r3, r7, #20
 8002182:	4619      	mov	r1, r3
 8002184:	480c      	ldr	r0, [pc, #48]	@ (80021b8 <HAL_I2C_MspInit+0x8c>)
 8002186:	f000 fb8d 	bl	80028a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800218a:	2300      	movs	r3, #0
 800218c:	60fb      	str	r3, [r7, #12]
 800218e:	4b09      	ldr	r3, [pc, #36]	@ (80021b4 <HAL_I2C_MspInit+0x88>)
 8002190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002192:	4a08      	ldr	r2, [pc, #32]	@ (80021b4 <HAL_I2C_MspInit+0x88>)
 8002194:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002198:	6413      	str	r3, [r2, #64]	@ 0x40
 800219a:	4b06      	ldr	r3, [pc, #24]	@ (80021b4 <HAL_I2C_MspInit+0x88>)
 800219c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021a2:	60fb      	str	r3, [r7, #12]
 80021a4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80021a6:	bf00      	nop
 80021a8:	3728      	adds	r7, #40	@ 0x28
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	40005400 	.word	0x40005400
 80021b4:	40023800 	.word	0x40023800
 80021b8:	40020400 	.word	0x40020400

080021bc <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b08e      	sub	sp, #56	@ 0x38
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021c8:	2200      	movs	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]
 80021cc:	605a      	str	r2, [r3, #4]
 80021ce:	609a      	str	r2, [r3, #8]
 80021d0:	60da      	str	r2, [r3, #12]
 80021d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80021d4:	f107 0314 	add.w	r3, r7, #20
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	605a      	str	r2, [r3, #4]
 80021de:	609a      	str	r2, [r3, #8]
 80021e0:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a31      	ldr	r2, [pc, #196]	@ (80022ac <HAL_I2S_MspInit+0xf0>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d15a      	bne.n	80022a2 <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80021ec:	2301      	movs	r3, #1
 80021ee:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80021f0:	23c0      	movs	r3, #192	@ 0xc0
 80021f2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80021f4:	2302      	movs	r3, #2
 80021f6:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021f8:	f107 0314 	add.w	r3, r7, #20
 80021fc:	4618      	mov	r0, r3
 80021fe:	f004 ff5f 	bl	80070c0 <HAL_RCCEx_PeriphCLKConfig>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d001      	beq.n	800220c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8002208:	f7ff ff62 	bl	80020d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800220c:	2300      	movs	r3, #0
 800220e:	613b      	str	r3, [r7, #16]
 8002210:	4b27      	ldr	r3, [pc, #156]	@ (80022b0 <HAL_I2S_MspInit+0xf4>)
 8002212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002214:	4a26      	ldr	r2, [pc, #152]	@ (80022b0 <HAL_I2S_MspInit+0xf4>)
 8002216:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800221a:	6413      	str	r3, [r2, #64]	@ 0x40
 800221c:	4b24      	ldr	r3, [pc, #144]	@ (80022b0 <HAL_I2S_MspInit+0xf4>)
 800221e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002220:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002224:	613b      	str	r3, [r7, #16]
 8002226:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002228:	2300      	movs	r3, #0
 800222a:	60fb      	str	r3, [r7, #12]
 800222c:	4b20      	ldr	r3, [pc, #128]	@ (80022b0 <HAL_I2S_MspInit+0xf4>)
 800222e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002230:	4a1f      	ldr	r2, [pc, #124]	@ (80022b0 <HAL_I2S_MspInit+0xf4>)
 8002232:	f043 0301 	orr.w	r3, r3, #1
 8002236:	6313      	str	r3, [r2, #48]	@ 0x30
 8002238:	4b1d      	ldr	r3, [pc, #116]	@ (80022b0 <HAL_I2S_MspInit+0xf4>)
 800223a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223c:	f003 0301 	and.w	r3, r3, #1
 8002240:	60fb      	str	r3, [r7, #12]
 8002242:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002244:	2300      	movs	r3, #0
 8002246:	60bb      	str	r3, [r7, #8]
 8002248:	4b19      	ldr	r3, [pc, #100]	@ (80022b0 <HAL_I2S_MspInit+0xf4>)
 800224a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224c:	4a18      	ldr	r2, [pc, #96]	@ (80022b0 <HAL_I2S_MspInit+0xf4>)
 800224e:	f043 0304 	orr.w	r3, r3, #4
 8002252:	6313      	str	r3, [r2, #48]	@ 0x30
 8002254:	4b16      	ldr	r3, [pc, #88]	@ (80022b0 <HAL_I2S_MspInit+0xf4>)
 8002256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002258:	f003 0304 	and.w	r3, r3, #4
 800225c:	60bb      	str	r3, [r7, #8]
 800225e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8002260:	2310      	movs	r3, #16
 8002262:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002264:	2302      	movs	r3, #2
 8002266:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002268:	2300      	movs	r3, #0
 800226a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800226c:	2300      	movs	r3, #0
 800226e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002270:	2306      	movs	r3, #6
 8002272:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8002274:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002278:	4619      	mov	r1, r3
 800227a:	480e      	ldr	r0, [pc, #56]	@ (80022b4 <HAL_I2S_MspInit+0xf8>)
 800227c:	f000 fb12 	bl	80028a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8002280:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8002284:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002286:	2302      	movs	r3, #2
 8002288:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228a:	2300      	movs	r3, #0
 800228c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800228e:	2300      	movs	r3, #0
 8002290:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002292:	2306      	movs	r3, #6
 8002294:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002296:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800229a:	4619      	mov	r1, r3
 800229c:	4806      	ldr	r0, [pc, #24]	@ (80022b8 <HAL_I2S_MspInit+0xfc>)
 800229e:	f000 fb01 	bl	80028a4 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 80022a2:	bf00      	nop
 80022a4:	3738      	adds	r7, #56	@ 0x38
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	40003c00 	.word	0x40003c00
 80022b0:	40023800 	.word	0x40023800
 80022b4:	40020000 	.word	0x40020000
 80022b8:	40020800 	.word	0x40020800

080022bc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b08a      	sub	sp, #40	@ 0x28
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c4:	f107 0314 	add.w	r3, r7, #20
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
 80022cc:	605a      	str	r2, [r3, #4]
 80022ce:	609a      	str	r2, [r3, #8]
 80022d0:	60da      	str	r2, [r3, #12]
 80022d2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a19      	ldr	r2, [pc, #100]	@ (8002340 <HAL_SPI_MspInit+0x84>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d12b      	bne.n	8002336 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022de:	2300      	movs	r3, #0
 80022e0:	613b      	str	r3, [r7, #16]
 80022e2:	4b18      	ldr	r3, [pc, #96]	@ (8002344 <HAL_SPI_MspInit+0x88>)
 80022e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022e6:	4a17      	ldr	r2, [pc, #92]	@ (8002344 <HAL_SPI_MspInit+0x88>)
 80022e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80022ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80022ee:	4b15      	ldr	r3, [pc, #84]	@ (8002344 <HAL_SPI_MspInit+0x88>)
 80022f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022f6:	613b      	str	r3, [r7, #16]
 80022f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022fa:	2300      	movs	r3, #0
 80022fc:	60fb      	str	r3, [r7, #12]
 80022fe:	4b11      	ldr	r3, [pc, #68]	@ (8002344 <HAL_SPI_MspInit+0x88>)
 8002300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002302:	4a10      	ldr	r2, [pc, #64]	@ (8002344 <HAL_SPI_MspInit+0x88>)
 8002304:	f043 0301 	orr.w	r3, r3, #1
 8002308:	6313      	str	r3, [r2, #48]	@ 0x30
 800230a:	4b0e      	ldr	r3, [pc, #56]	@ (8002344 <HAL_SPI_MspInit+0x88>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230e:	f003 0301 	and.w	r3, r3, #1
 8002312:	60fb      	str	r3, [r7, #12]
 8002314:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8002316:	23e0      	movs	r3, #224	@ 0xe0
 8002318:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231a:	2302      	movs	r3, #2
 800231c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231e:	2300      	movs	r3, #0
 8002320:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002322:	2300      	movs	r3, #0
 8002324:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002326:	2305      	movs	r3, #5
 8002328:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800232a:	f107 0314 	add.w	r3, r7, #20
 800232e:	4619      	mov	r1, r3
 8002330:	4805      	ldr	r0, [pc, #20]	@ (8002348 <HAL_SPI_MspInit+0x8c>)
 8002332:	f000 fab7 	bl	80028a4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002336:	bf00      	nop
 8002338:	3728      	adds	r7, #40	@ 0x28
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	40013000 	.word	0x40013000
 8002344:	40023800 	.word	0x40023800
 8002348:	40020000 	.word	0x40020000

0800234c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800235c:	d10d      	bne.n	800237a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800235e:	2300      	movs	r3, #0
 8002360:	60fb      	str	r3, [r7, #12]
 8002362:	4b09      	ldr	r3, [pc, #36]	@ (8002388 <HAL_TIM_Base_MspInit+0x3c>)
 8002364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002366:	4a08      	ldr	r2, [pc, #32]	@ (8002388 <HAL_TIM_Base_MspInit+0x3c>)
 8002368:	f043 0301 	orr.w	r3, r3, #1
 800236c:	6413      	str	r3, [r2, #64]	@ 0x40
 800236e:	4b06      	ldr	r3, [pc, #24]	@ (8002388 <HAL_TIM_Base_MspInit+0x3c>)
 8002370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	60fb      	str	r3, [r7, #12]
 8002378:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800237a:	bf00      	nop
 800237c:	3714      	adds	r7, #20
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	40023800 	.word	0x40023800

0800238c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b088      	sub	sp, #32
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002394:	f107 030c 	add.w	r3, r7, #12
 8002398:	2200      	movs	r2, #0
 800239a:	601a      	str	r2, [r3, #0]
 800239c:	605a      	str	r2, [r3, #4]
 800239e:	609a      	str	r2, [r3, #8]
 80023a0:	60da      	str	r2, [r3, #12]
 80023a2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023ac:	d11d      	bne.n	80023ea <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ae:	2300      	movs	r3, #0
 80023b0:	60bb      	str	r3, [r7, #8]
 80023b2:	4b10      	ldr	r3, [pc, #64]	@ (80023f4 <HAL_TIM_MspPostInit+0x68>)
 80023b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b6:	4a0f      	ldr	r2, [pc, #60]	@ (80023f4 <HAL_TIM_MspPostInit+0x68>)
 80023b8:	f043 0301 	orr.w	r3, r3, #1
 80023bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80023be:	4b0d      	ldr	r3, [pc, #52]	@ (80023f4 <HAL_TIM_MspPostInit+0x68>)
 80023c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c2:	f003 0301 	and.w	r3, r3, #1
 80023c6:	60bb      	str	r3, [r7, #8]
 80023c8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80023ca:	2301      	movs	r3, #1
 80023cc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ce:	2302      	movs	r3, #2
 80023d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d2:	2300      	movs	r3, #0
 80023d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023d6:	2300      	movs	r3, #0
 80023d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80023da:	2301      	movs	r3, #1
 80023dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023de:	f107 030c 	add.w	r3, r7, #12
 80023e2:	4619      	mov	r1, r3
 80023e4:	4804      	ldr	r0, [pc, #16]	@ (80023f8 <HAL_TIM_MspPostInit+0x6c>)
 80023e6:	f000 fa5d 	bl	80028a4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80023ea:	bf00      	nop
 80023ec:	3720      	adds	r7, #32
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	40023800 	.word	0x40023800
 80023f8:	40020000 	.word	0x40020000

080023fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002400:	bf00      	nop
 8002402:	e7fd      	b.n	8002400 <NMI_Handler+0x4>

08002404 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002408:	bf00      	nop
 800240a:	e7fd      	b.n	8002408 <HardFault_Handler+0x4>

0800240c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002410:	bf00      	nop
 8002412:	e7fd      	b.n	8002410 <MemManage_Handler+0x4>

08002414 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002418:	bf00      	nop
 800241a:	e7fd      	b.n	8002418 <BusFault_Handler+0x4>

0800241c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002420:	bf00      	nop
 8002422:	e7fd      	b.n	8002420 <UsageFault_Handler+0x4>

08002424 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002428:	bf00      	nop
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr

08002432 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002432:	b480      	push	{r7}
 8002434:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002436:	bf00      	nop
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002444:	bf00      	nop
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr

0800244e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800244e:	b580      	push	{r7, lr}
 8002450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002452:	f000 f8d1 	bl	80025f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002456:	bf00      	nop
 8002458:	bd80      	pop	{r7, pc}
	...

0800245c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002460:	4802      	ldr	r0, [pc, #8]	@ (800246c <OTG_FS_IRQHandler+0x10>)
 8002462:	f000 fe91 	bl	8003188 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002466:	bf00      	nop
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	20000634 	.word	0x20000634

08002470 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b086      	sub	sp, #24
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002478:	4a14      	ldr	r2, [pc, #80]	@ (80024cc <_sbrk+0x5c>)
 800247a:	4b15      	ldr	r3, [pc, #84]	@ (80024d0 <_sbrk+0x60>)
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002484:	4b13      	ldr	r3, [pc, #76]	@ (80024d4 <_sbrk+0x64>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d102      	bne.n	8002492 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800248c:	4b11      	ldr	r3, [pc, #68]	@ (80024d4 <_sbrk+0x64>)
 800248e:	4a12      	ldr	r2, [pc, #72]	@ (80024d8 <_sbrk+0x68>)
 8002490:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002492:	4b10      	ldr	r3, [pc, #64]	@ (80024d4 <_sbrk+0x64>)
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4413      	add	r3, r2
 800249a:	693a      	ldr	r2, [r7, #16]
 800249c:	429a      	cmp	r2, r3
 800249e:	d207      	bcs.n	80024b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024a0:	f009 fc2e 	bl	800bd00 <__errno>
 80024a4:	4603      	mov	r3, r0
 80024a6:	220c      	movs	r2, #12
 80024a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024aa:	f04f 33ff 	mov.w	r3, #4294967295
 80024ae:	e009      	b.n	80024c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024b0:	4b08      	ldr	r3, [pc, #32]	@ (80024d4 <_sbrk+0x64>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024b6:	4b07      	ldr	r3, [pc, #28]	@ (80024d4 <_sbrk+0x64>)
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4413      	add	r3, r2
 80024be:	4a05      	ldr	r2, [pc, #20]	@ (80024d4 <_sbrk+0x64>)
 80024c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024c2:	68fb      	ldr	r3, [r7, #12]
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3718      	adds	r7, #24
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	20020000 	.word	0x20020000
 80024d0:	00000400 	.word	0x00000400
 80024d4:	20000250 	.word	0x20000250
 80024d8:	20000b60 	.word	0x20000b60

080024dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024e0:	4b06      	ldr	r3, [pc, #24]	@ (80024fc <SystemInit+0x20>)
 80024e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024e6:	4a05      	ldr	r2, [pc, #20]	@ (80024fc <SystemInit+0x20>)
 80024e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024f0:	bf00      	nop
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	e000ed00 	.word	0xe000ed00

08002500 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002500:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002538 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002504:	f7ff ffea 	bl	80024dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002508:	480c      	ldr	r0, [pc, #48]	@ (800253c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800250a:	490d      	ldr	r1, [pc, #52]	@ (8002540 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800250c:	4a0d      	ldr	r2, [pc, #52]	@ (8002544 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800250e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002510:	e002      	b.n	8002518 <LoopCopyDataInit>

08002512 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002512:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002514:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002516:	3304      	adds	r3, #4

08002518 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002518:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800251a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800251c:	d3f9      	bcc.n	8002512 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800251e:	4a0a      	ldr	r2, [pc, #40]	@ (8002548 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002520:	4c0a      	ldr	r4, [pc, #40]	@ (800254c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002522:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002524:	e001      	b.n	800252a <LoopFillZerobss>

08002526 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002526:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002528:	3204      	adds	r2, #4

0800252a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800252a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800252c:	d3fb      	bcc.n	8002526 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800252e:	f009 fbed 	bl	800bd0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002532:	f7ff faf3 	bl	8001b1c <main>
  bx  lr    
 8002536:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002538:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800253c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002540:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002544:	0800be4c 	.word	0x0800be4c
  ldr r2, =_sbss
 8002548:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 800254c:	20000b5c 	.word	0x20000b5c

08002550 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002550:	e7fe      	b.n	8002550 <ADC_IRQHandler>
	...

08002554 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002558:	4b0e      	ldr	r3, [pc, #56]	@ (8002594 <HAL_Init+0x40>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a0d      	ldr	r2, [pc, #52]	@ (8002594 <HAL_Init+0x40>)
 800255e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002562:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002564:	4b0b      	ldr	r3, [pc, #44]	@ (8002594 <HAL_Init+0x40>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a0a      	ldr	r2, [pc, #40]	@ (8002594 <HAL_Init+0x40>)
 800256a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800256e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002570:	4b08      	ldr	r3, [pc, #32]	@ (8002594 <HAL_Init+0x40>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a07      	ldr	r2, [pc, #28]	@ (8002594 <HAL_Init+0x40>)
 8002576:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800257a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800257c:	2003      	movs	r0, #3
 800257e:	f000 f94f 	bl	8002820 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002582:	2000      	movs	r0, #0
 8002584:	f000 f808 	bl	8002598 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002588:	f7ff fda8 	bl	80020dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800258c:	2300      	movs	r3, #0
}
 800258e:	4618      	mov	r0, r3
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	40023c00 	.word	0x40023c00

08002598 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025a0:	4b12      	ldr	r3, [pc, #72]	@ (80025ec <HAL_InitTick+0x54>)
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	4b12      	ldr	r3, [pc, #72]	@ (80025f0 <HAL_InitTick+0x58>)
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	4619      	mov	r1, r3
 80025aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80025b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025b6:	4618      	mov	r0, r3
 80025b8:	f000 f967 	bl	800288a <HAL_SYSTICK_Config>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d001      	beq.n	80025c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e00e      	b.n	80025e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2b0f      	cmp	r3, #15
 80025ca:	d80a      	bhi.n	80025e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025cc:	2200      	movs	r2, #0
 80025ce:	6879      	ldr	r1, [r7, #4]
 80025d0:	f04f 30ff 	mov.w	r0, #4294967295
 80025d4:	f000 f92f 	bl	8002836 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025d8:	4a06      	ldr	r2, [pc, #24]	@ (80025f4 <HAL_InitTick+0x5c>)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025de:	2300      	movs	r3, #0
 80025e0:	e000      	b.n	80025e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3708      	adds	r7, #8
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	20000004 	.word	0x20000004
 80025f0:	2000000c 	.word	0x2000000c
 80025f4:	20000008 	.word	0x20000008

080025f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025fc:	4b06      	ldr	r3, [pc, #24]	@ (8002618 <HAL_IncTick+0x20>)
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	461a      	mov	r2, r3
 8002602:	4b06      	ldr	r3, [pc, #24]	@ (800261c <HAL_IncTick+0x24>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4413      	add	r3, r2
 8002608:	4a04      	ldr	r2, [pc, #16]	@ (800261c <HAL_IncTick+0x24>)
 800260a:	6013      	str	r3, [r2, #0]
}
 800260c:	bf00      	nop
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	2000000c 	.word	0x2000000c
 800261c:	20000254 	.word	0x20000254

08002620 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  return uwTick;
 8002624:	4b03      	ldr	r3, [pc, #12]	@ (8002634 <HAL_GetTick+0x14>)
 8002626:	681b      	ldr	r3, [r3, #0]
}
 8002628:	4618      	mov	r0, r3
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	20000254 	.word	0x20000254

08002638 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002640:	f7ff ffee 	bl	8002620 <HAL_GetTick>
 8002644:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002650:	d005      	beq.n	800265e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002652:	4b0a      	ldr	r3, [pc, #40]	@ (800267c <HAL_Delay+0x44>)
 8002654:	781b      	ldrb	r3, [r3, #0]
 8002656:	461a      	mov	r2, r3
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	4413      	add	r3, r2
 800265c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800265e:	bf00      	nop
 8002660:	f7ff ffde 	bl	8002620 <HAL_GetTick>
 8002664:	4602      	mov	r2, r0
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	68fa      	ldr	r2, [r7, #12]
 800266c:	429a      	cmp	r2, r3
 800266e:	d8f7      	bhi.n	8002660 <HAL_Delay+0x28>
  {
  }
}
 8002670:	bf00      	nop
 8002672:	bf00      	nop
 8002674:	3710      	adds	r7, #16
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	2000000c 	.word	0x2000000c

08002680 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002680:	b480      	push	{r7}
 8002682:	b085      	sub	sp, #20
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f003 0307 	and.w	r3, r3, #7
 800268e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002690:	4b0c      	ldr	r3, [pc, #48]	@ (80026c4 <__NVIC_SetPriorityGrouping+0x44>)
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002696:	68ba      	ldr	r2, [r7, #8]
 8002698:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800269c:	4013      	ands	r3, r2
 800269e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026b2:	4a04      	ldr	r2, [pc, #16]	@ (80026c4 <__NVIC_SetPriorityGrouping+0x44>)
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	60d3      	str	r3, [r2, #12]
}
 80026b8:	bf00      	nop
 80026ba:	3714      	adds	r7, #20
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr
 80026c4:	e000ed00 	.word	0xe000ed00

080026c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026cc:	4b04      	ldr	r3, [pc, #16]	@ (80026e0 <__NVIC_GetPriorityGrouping+0x18>)
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	0a1b      	lsrs	r3, r3, #8
 80026d2:	f003 0307 	and.w	r3, r3, #7
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr
 80026e0:	e000ed00 	.word	0xe000ed00

080026e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	4603      	mov	r3, r0
 80026ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	db0b      	blt.n	800270e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026f6:	79fb      	ldrb	r3, [r7, #7]
 80026f8:	f003 021f 	and.w	r2, r3, #31
 80026fc:	4907      	ldr	r1, [pc, #28]	@ (800271c <__NVIC_EnableIRQ+0x38>)
 80026fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002702:	095b      	lsrs	r3, r3, #5
 8002704:	2001      	movs	r0, #1
 8002706:	fa00 f202 	lsl.w	r2, r0, r2
 800270a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800270e:	bf00      	nop
 8002710:	370c      	adds	r7, #12
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	e000e100 	.word	0xe000e100

08002720 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	4603      	mov	r3, r0
 8002728:	6039      	str	r1, [r7, #0]
 800272a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800272c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002730:	2b00      	cmp	r3, #0
 8002732:	db0a      	blt.n	800274a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	b2da      	uxtb	r2, r3
 8002738:	490c      	ldr	r1, [pc, #48]	@ (800276c <__NVIC_SetPriority+0x4c>)
 800273a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273e:	0112      	lsls	r2, r2, #4
 8002740:	b2d2      	uxtb	r2, r2
 8002742:	440b      	add	r3, r1
 8002744:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002748:	e00a      	b.n	8002760 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	b2da      	uxtb	r2, r3
 800274e:	4908      	ldr	r1, [pc, #32]	@ (8002770 <__NVIC_SetPriority+0x50>)
 8002750:	79fb      	ldrb	r3, [r7, #7]
 8002752:	f003 030f 	and.w	r3, r3, #15
 8002756:	3b04      	subs	r3, #4
 8002758:	0112      	lsls	r2, r2, #4
 800275a:	b2d2      	uxtb	r2, r2
 800275c:	440b      	add	r3, r1
 800275e:	761a      	strb	r2, [r3, #24]
}
 8002760:	bf00      	nop
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr
 800276c:	e000e100 	.word	0xe000e100
 8002770:	e000ed00 	.word	0xe000ed00

08002774 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002774:	b480      	push	{r7}
 8002776:	b089      	sub	sp, #36	@ 0x24
 8002778:	af00      	add	r7, sp, #0
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	60b9      	str	r1, [r7, #8]
 800277e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f003 0307 	and.w	r3, r3, #7
 8002786:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	f1c3 0307 	rsb	r3, r3, #7
 800278e:	2b04      	cmp	r3, #4
 8002790:	bf28      	it	cs
 8002792:	2304      	movcs	r3, #4
 8002794:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	3304      	adds	r3, #4
 800279a:	2b06      	cmp	r3, #6
 800279c:	d902      	bls.n	80027a4 <NVIC_EncodePriority+0x30>
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	3b03      	subs	r3, #3
 80027a2:	e000      	b.n	80027a6 <NVIC_EncodePriority+0x32>
 80027a4:	2300      	movs	r3, #0
 80027a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027a8:	f04f 32ff 	mov.w	r2, #4294967295
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	fa02 f303 	lsl.w	r3, r2, r3
 80027b2:	43da      	mvns	r2, r3
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	401a      	ands	r2, r3
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027bc:	f04f 31ff 	mov.w	r1, #4294967295
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	fa01 f303 	lsl.w	r3, r1, r3
 80027c6:	43d9      	mvns	r1, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027cc:	4313      	orrs	r3, r2
         );
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3724      	adds	r7, #36	@ 0x24
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
	...

080027dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	3b01      	subs	r3, #1
 80027e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027ec:	d301      	bcc.n	80027f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027ee:	2301      	movs	r3, #1
 80027f0:	e00f      	b.n	8002812 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027f2:	4a0a      	ldr	r2, [pc, #40]	@ (800281c <SysTick_Config+0x40>)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	3b01      	subs	r3, #1
 80027f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027fa:	210f      	movs	r1, #15
 80027fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002800:	f7ff ff8e 	bl	8002720 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002804:	4b05      	ldr	r3, [pc, #20]	@ (800281c <SysTick_Config+0x40>)
 8002806:	2200      	movs	r2, #0
 8002808:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800280a:	4b04      	ldr	r3, [pc, #16]	@ (800281c <SysTick_Config+0x40>)
 800280c:	2207      	movs	r2, #7
 800280e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	e000e010 	.word	0xe000e010

08002820 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f7ff ff29 	bl	8002680 <__NVIC_SetPriorityGrouping>
}
 800282e:	bf00      	nop
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002836:	b580      	push	{r7, lr}
 8002838:	b086      	sub	sp, #24
 800283a:	af00      	add	r7, sp, #0
 800283c:	4603      	mov	r3, r0
 800283e:	60b9      	str	r1, [r7, #8]
 8002840:	607a      	str	r2, [r7, #4]
 8002842:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002844:	2300      	movs	r3, #0
 8002846:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002848:	f7ff ff3e 	bl	80026c8 <__NVIC_GetPriorityGrouping>
 800284c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	68b9      	ldr	r1, [r7, #8]
 8002852:	6978      	ldr	r0, [r7, #20]
 8002854:	f7ff ff8e 	bl	8002774 <NVIC_EncodePriority>
 8002858:	4602      	mov	r2, r0
 800285a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800285e:	4611      	mov	r1, r2
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff ff5d 	bl	8002720 <__NVIC_SetPriority>
}
 8002866:	bf00      	nop
 8002868:	3718      	adds	r7, #24
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}

0800286e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	b082      	sub	sp, #8
 8002872:	af00      	add	r7, sp, #0
 8002874:	4603      	mov	r3, r0
 8002876:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800287c:	4618      	mov	r0, r3
 800287e:	f7ff ff31 	bl	80026e4 <__NVIC_EnableIRQ>
}
 8002882:	bf00      	nop
 8002884:	3708      	adds	r7, #8
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}

0800288a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b082      	sub	sp, #8
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f7ff ffa2 	bl	80027dc <SysTick_Config>
 8002898:	4603      	mov	r3, r0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
	...

080028a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b089      	sub	sp, #36	@ 0x24
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028ae:	2300      	movs	r3, #0
 80028b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028b2:	2300      	movs	r3, #0
 80028b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028b6:	2300      	movs	r3, #0
 80028b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028ba:	2300      	movs	r3, #0
 80028bc:	61fb      	str	r3, [r7, #28]
 80028be:	e16b      	b.n	8002b98 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028c0:	2201      	movs	r2, #1
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	fa02 f303 	lsl.w	r3, r2, r3
 80028c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	697a      	ldr	r2, [r7, #20]
 80028d0:	4013      	ands	r3, r2
 80028d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028d4:	693a      	ldr	r2, [r7, #16]
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	429a      	cmp	r2, r3
 80028da:	f040 815a 	bne.w	8002b92 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	f003 0303 	and.w	r3, r3, #3
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d005      	beq.n	80028f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d130      	bne.n	8002958 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	005b      	lsls	r3, r3, #1
 8002900:	2203      	movs	r2, #3
 8002902:	fa02 f303 	lsl.w	r3, r2, r3
 8002906:	43db      	mvns	r3, r3
 8002908:	69ba      	ldr	r2, [r7, #24]
 800290a:	4013      	ands	r3, r2
 800290c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	68da      	ldr	r2, [r3, #12]
 8002912:	69fb      	ldr	r3, [r7, #28]
 8002914:	005b      	lsls	r3, r3, #1
 8002916:	fa02 f303 	lsl.w	r3, r2, r3
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	4313      	orrs	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	69ba      	ldr	r2, [r7, #24]
 8002924:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800292c:	2201      	movs	r2, #1
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	fa02 f303 	lsl.w	r3, r2, r3
 8002934:	43db      	mvns	r3, r3
 8002936:	69ba      	ldr	r2, [r7, #24]
 8002938:	4013      	ands	r3, r2
 800293a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	091b      	lsrs	r3, r3, #4
 8002942:	f003 0201 	and.w	r2, r3, #1
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	fa02 f303 	lsl.w	r3, r2, r3
 800294c:	69ba      	ldr	r2, [r7, #24]
 800294e:	4313      	orrs	r3, r2
 8002950:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	69ba      	ldr	r2, [r7, #24]
 8002956:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f003 0303 	and.w	r3, r3, #3
 8002960:	2b03      	cmp	r3, #3
 8002962:	d017      	beq.n	8002994 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	005b      	lsls	r3, r3, #1
 800296e:	2203      	movs	r2, #3
 8002970:	fa02 f303 	lsl.w	r3, r2, r3
 8002974:	43db      	mvns	r3, r3
 8002976:	69ba      	ldr	r2, [r7, #24]
 8002978:	4013      	ands	r3, r2
 800297a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	689a      	ldr	r2, [r3, #8]
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	005b      	lsls	r3, r3, #1
 8002984:	fa02 f303 	lsl.w	r3, r2, r3
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	4313      	orrs	r3, r2
 800298c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	69ba      	ldr	r2, [r7, #24]
 8002992:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f003 0303 	and.w	r3, r3, #3
 800299c:	2b02      	cmp	r3, #2
 800299e:	d123      	bne.n	80029e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	08da      	lsrs	r2, r3, #3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	3208      	adds	r2, #8
 80029a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029ae:	69fb      	ldr	r3, [r7, #28]
 80029b0:	f003 0307 	and.w	r3, r3, #7
 80029b4:	009b      	lsls	r3, r3, #2
 80029b6:	220f      	movs	r2, #15
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	43db      	mvns	r3, r3
 80029be:	69ba      	ldr	r2, [r7, #24]
 80029c0:	4013      	ands	r3, r2
 80029c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	691a      	ldr	r2, [r3, #16]
 80029c8:	69fb      	ldr	r3, [r7, #28]
 80029ca:	f003 0307 	and.w	r3, r3, #7
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	fa02 f303 	lsl.w	r3, r2, r3
 80029d4:	69ba      	ldr	r2, [r7, #24]
 80029d6:	4313      	orrs	r3, r2
 80029d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	08da      	lsrs	r2, r3, #3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	3208      	adds	r2, #8
 80029e2:	69b9      	ldr	r1, [r7, #24]
 80029e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	005b      	lsls	r3, r3, #1
 80029f2:	2203      	movs	r2, #3
 80029f4:	fa02 f303 	lsl.w	r3, r2, r3
 80029f8:	43db      	mvns	r3, r3
 80029fa:	69ba      	ldr	r2, [r7, #24]
 80029fc:	4013      	ands	r3, r2
 80029fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f003 0203 	and.w	r2, r3, #3
 8002a08:	69fb      	ldr	r3, [r7, #28]
 8002a0a:	005b      	lsls	r3, r3, #1
 8002a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a10:	69ba      	ldr	r2, [r7, #24]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	69ba      	ldr	r2, [r7, #24]
 8002a1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	f000 80b4 	beq.w	8002b92 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	60fb      	str	r3, [r7, #12]
 8002a2e:	4b60      	ldr	r3, [pc, #384]	@ (8002bb0 <HAL_GPIO_Init+0x30c>)
 8002a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a32:	4a5f      	ldr	r2, [pc, #380]	@ (8002bb0 <HAL_GPIO_Init+0x30c>)
 8002a34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a38:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a3a:	4b5d      	ldr	r3, [pc, #372]	@ (8002bb0 <HAL_GPIO_Init+0x30c>)
 8002a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a42:	60fb      	str	r3, [r7, #12]
 8002a44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a46:	4a5b      	ldr	r2, [pc, #364]	@ (8002bb4 <HAL_GPIO_Init+0x310>)
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	089b      	lsrs	r3, r3, #2
 8002a4c:	3302      	adds	r3, #2
 8002a4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a54:	69fb      	ldr	r3, [r7, #28]
 8002a56:	f003 0303 	and.w	r3, r3, #3
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	220f      	movs	r2, #15
 8002a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a62:	43db      	mvns	r3, r3
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	4013      	ands	r3, r2
 8002a68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a52      	ldr	r2, [pc, #328]	@ (8002bb8 <HAL_GPIO_Init+0x314>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d02b      	beq.n	8002aca <HAL_GPIO_Init+0x226>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a51      	ldr	r2, [pc, #324]	@ (8002bbc <HAL_GPIO_Init+0x318>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d025      	beq.n	8002ac6 <HAL_GPIO_Init+0x222>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a50      	ldr	r2, [pc, #320]	@ (8002bc0 <HAL_GPIO_Init+0x31c>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d01f      	beq.n	8002ac2 <HAL_GPIO_Init+0x21e>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a4f      	ldr	r2, [pc, #316]	@ (8002bc4 <HAL_GPIO_Init+0x320>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d019      	beq.n	8002abe <HAL_GPIO_Init+0x21a>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a4e      	ldr	r2, [pc, #312]	@ (8002bc8 <HAL_GPIO_Init+0x324>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d013      	beq.n	8002aba <HAL_GPIO_Init+0x216>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a4d      	ldr	r2, [pc, #308]	@ (8002bcc <HAL_GPIO_Init+0x328>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d00d      	beq.n	8002ab6 <HAL_GPIO_Init+0x212>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a4c      	ldr	r2, [pc, #304]	@ (8002bd0 <HAL_GPIO_Init+0x32c>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d007      	beq.n	8002ab2 <HAL_GPIO_Init+0x20e>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a4b      	ldr	r2, [pc, #300]	@ (8002bd4 <HAL_GPIO_Init+0x330>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d101      	bne.n	8002aae <HAL_GPIO_Init+0x20a>
 8002aaa:	2307      	movs	r3, #7
 8002aac:	e00e      	b.n	8002acc <HAL_GPIO_Init+0x228>
 8002aae:	2308      	movs	r3, #8
 8002ab0:	e00c      	b.n	8002acc <HAL_GPIO_Init+0x228>
 8002ab2:	2306      	movs	r3, #6
 8002ab4:	e00a      	b.n	8002acc <HAL_GPIO_Init+0x228>
 8002ab6:	2305      	movs	r3, #5
 8002ab8:	e008      	b.n	8002acc <HAL_GPIO_Init+0x228>
 8002aba:	2304      	movs	r3, #4
 8002abc:	e006      	b.n	8002acc <HAL_GPIO_Init+0x228>
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e004      	b.n	8002acc <HAL_GPIO_Init+0x228>
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	e002      	b.n	8002acc <HAL_GPIO_Init+0x228>
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e000      	b.n	8002acc <HAL_GPIO_Init+0x228>
 8002aca:	2300      	movs	r3, #0
 8002acc:	69fa      	ldr	r2, [r7, #28]
 8002ace:	f002 0203 	and.w	r2, r2, #3
 8002ad2:	0092      	lsls	r2, r2, #2
 8002ad4:	4093      	lsls	r3, r2
 8002ad6:	69ba      	ldr	r2, [r7, #24]
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002adc:	4935      	ldr	r1, [pc, #212]	@ (8002bb4 <HAL_GPIO_Init+0x310>)
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	089b      	lsrs	r3, r3, #2
 8002ae2:	3302      	adds	r3, #2
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002aea:	4b3b      	ldr	r3, [pc, #236]	@ (8002bd8 <HAL_GPIO_Init+0x334>)
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	43db      	mvns	r3, r3
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	4013      	ands	r3, r2
 8002af8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d003      	beq.n	8002b0e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002b06:	69ba      	ldr	r2, [r7, #24]
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b0e:	4a32      	ldr	r2, [pc, #200]	@ (8002bd8 <HAL_GPIO_Init+0x334>)
 8002b10:	69bb      	ldr	r3, [r7, #24]
 8002b12:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b14:	4b30      	ldr	r3, [pc, #192]	@ (8002bd8 <HAL_GPIO_Init+0x334>)
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	43db      	mvns	r3, r3
 8002b1e:	69ba      	ldr	r2, [r7, #24]
 8002b20:	4013      	ands	r3, r2
 8002b22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d003      	beq.n	8002b38 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	4313      	orrs	r3, r2
 8002b36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b38:	4a27      	ldr	r2, [pc, #156]	@ (8002bd8 <HAL_GPIO_Init+0x334>)
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b3e:	4b26      	ldr	r3, [pc, #152]	@ (8002bd8 <HAL_GPIO_Init+0x334>)
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	43db      	mvns	r3, r3
 8002b48:	69ba      	ldr	r2, [r7, #24]
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d003      	beq.n	8002b62 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002b5a:	69ba      	ldr	r2, [r7, #24]
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b62:	4a1d      	ldr	r2, [pc, #116]	@ (8002bd8 <HAL_GPIO_Init+0x334>)
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b68:	4b1b      	ldr	r3, [pc, #108]	@ (8002bd8 <HAL_GPIO_Init+0x334>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	43db      	mvns	r3, r3
 8002b72:	69ba      	ldr	r2, [r7, #24]
 8002b74:	4013      	ands	r3, r2
 8002b76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d003      	beq.n	8002b8c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b8c:	4a12      	ldr	r2, [pc, #72]	@ (8002bd8 <HAL_GPIO_Init+0x334>)
 8002b8e:	69bb      	ldr	r3, [r7, #24]
 8002b90:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	3301      	adds	r3, #1
 8002b96:	61fb      	str	r3, [r7, #28]
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	2b0f      	cmp	r3, #15
 8002b9c:	f67f ae90 	bls.w	80028c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ba0:	bf00      	nop
 8002ba2:	bf00      	nop
 8002ba4:	3724      	adds	r7, #36	@ 0x24
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	40023800 	.word	0x40023800
 8002bb4:	40013800 	.word	0x40013800
 8002bb8:	40020000 	.word	0x40020000
 8002bbc:	40020400 	.word	0x40020400
 8002bc0:	40020800 	.word	0x40020800
 8002bc4:	40020c00 	.word	0x40020c00
 8002bc8:	40021000 	.word	0x40021000
 8002bcc:	40021400 	.word	0x40021400
 8002bd0:	40021800 	.word	0x40021800
 8002bd4:	40021c00 	.word	0x40021c00
 8002bd8:	40013c00 	.word	0x40013c00

08002bdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	460b      	mov	r3, r1
 8002be6:	807b      	strh	r3, [r7, #2]
 8002be8:	4613      	mov	r3, r2
 8002bea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bec:	787b      	ldrb	r3, [r7, #1]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d003      	beq.n	8002bfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bf2:	887a      	ldrh	r2, [r7, #2]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002bf8:	e003      	b.n	8002c02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002bfa:	887b      	ldrh	r3, [r7, #2]
 8002bfc:	041a      	lsls	r2, r3, #16
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	619a      	str	r2, [r3, #24]
}
 8002c02:	bf00      	nop
 8002c04:	370c      	adds	r7, #12
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr

08002c0e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002c0e:	b580      	push	{r7, lr}
 8002c10:	b086      	sub	sp, #24
 8002c12:	af02      	add	r7, sp, #8
 8002c14:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d101      	bne.n	8002c20 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e059      	b.n	8002cd4 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d106      	bne.n	8002c40 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002c3a:	6878      	ldr	r0, [r7, #4]
 8002c3c:	f008 fcf0 	bl	800b620 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2203      	movs	r2, #3
 8002c44:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c4e:	d102      	bne.n	8002c56 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f005 fafd 	bl	800825a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6818      	ldr	r0, [r3, #0]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	7c1a      	ldrb	r2, [r3, #16]
 8002c68:	f88d 2000 	strb.w	r2, [sp]
 8002c6c:	3304      	adds	r3, #4
 8002c6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c70:	f005 fa7e 	bl	8008170 <USB_CoreInit>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d005      	beq.n	8002c86 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2202      	movs	r2, #2
 8002c7e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e026      	b.n	8002cd4 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	2101      	movs	r1, #1
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f005 faf5 	bl	800827c <USB_SetCurrentMode>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d005      	beq.n	8002ca4 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2202      	movs	r2, #2
 8002c9c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e017      	b.n	8002cd4 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6818      	ldr	r0, [r3, #0]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	7c1a      	ldrb	r2, [r3, #16]
 8002cac:	f88d 2000 	strb.w	r2, [sp]
 8002cb0:	3304      	adds	r3, #4
 8002cb2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002cb4:	f005 fc9e 	bl	80085f4 <USB_HostInit>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d005      	beq.n	8002cca <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2202      	movs	r2, #2
 8002cc2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e004      	b.n	8002cd4 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002cd2:	2300      	movs	r3, #0
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002cdc:	b590      	push	{r4, r7, lr}
 8002cde:	b08b      	sub	sp, #44	@ 0x2c
 8002ce0:	af04      	add	r7, sp, #16
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	4608      	mov	r0, r1
 8002ce6:	4611      	mov	r1, r2
 8002ce8:	461a      	mov	r2, r3
 8002cea:	4603      	mov	r3, r0
 8002cec:	70fb      	strb	r3, [r7, #3]
 8002cee:	460b      	mov	r3, r1
 8002cf0:	70bb      	strb	r3, [r7, #2]
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002cf6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002cf8:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d101      	bne.n	8002d08 <HAL_HCD_HC_Init+0x2c>
 8002d04:	2302      	movs	r3, #2
 8002d06:	e09d      	b.n	8002e44 <HAL_HCD_HC_Init+0x168>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002d10:	78fa      	ldrb	r2, [r7, #3]
 8002d12:	6879      	ldr	r1, [r7, #4]
 8002d14:	4613      	mov	r3, r2
 8002d16:	011b      	lsls	r3, r3, #4
 8002d18:	1a9b      	subs	r3, r3, r2
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	440b      	add	r3, r1
 8002d1e:	3319      	adds	r3, #25
 8002d20:	2200      	movs	r2, #0
 8002d22:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002d24:	78fa      	ldrb	r2, [r7, #3]
 8002d26:	6879      	ldr	r1, [r7, #4]
 8002d28:	4613      	mov	r3, r2
 8002d2a:	011b      	lsls	r3, r3, #4
 8002d2c:	1a9b      	subs	r3, r3, r2
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	440b      	add	r3, r1
 8002d32:	3314      	adds	r3, #20
 8002d34:	787a      	ldrb	r2, [r7, #1]
 8002d36:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002d38:	78fa      	ldrb	r2, [r7, #3]
 8002d3a:	6879      	ldr	r1, [r7, #4]
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	011b      	lsls	r3, r3, #4
 8002d40:	1a9b      	subs	r3, r3, r2
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	440b      	add	r3, r1
 8002d46:	3315      	adds	r3, #21
 8002d48:	78fa      	ldrb	r2, [r7, #3]
 8002d4a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002d4c:	78fa      	ldrb	r2, [r7, #3]
 8002d4e:	6879      	ldr	r1, [r7, #4]
 8002d50:	4613      	mov	r3, r2
 8002d52:	011b      	lsls	r3, r3, #4
 8002d54:	1a9b      	subs	r3, r3, r2
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	440b      	add	r3, r1
 8002d5a:	3326      	adds	r3, #38	@ 0x26
 8002d5c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8002d60:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002d62:	78fa      	ldrb	r2, [r7, #3]
 8002d64:	78bb      	ldrb	r3, [r7, #2]
 8002d66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d6a:	b2d8      	uxtb	r0, r3
 8002d6c:	6879      	ldr	r1, [r7, #4]
 8002d6e:	4613      	mov	r3, r2
 8002d70:	011b      	lsls	r3, r3, #4
 8002d72:	1a9b      	subs	r3, r3, r2
 8002d74:	009b      	lsls	r3, r3, #2
 8002d76:	440b      	add	r3, r1
 8002d78:	3316      	adds	r3, #22
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002d7e:	78fb      	ldrb	r3, [r7, #3]
 8002d80:	4619      	mov	r1, r3
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f000 fba4 	bl	80034d0 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002d88:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	da0a      	bge.n	8002da6 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002d90:	78fa      	ldrb	r2, [r7, #3]
 8002d92:	6879      	ldr	r1, [r7, #4]
 8002d94:	4613      	mov	r3, r2
 8002d96:	011b      	lsls	r3, r3, #4
 8002d98:	1a9b      	subs	r3, r3, r2
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	440b      	add	r3, r1
 8002d9e:	3317      	adds	r3, #23
 8002da0:	2201      	movs	r2, #1
 8002da2:	701a      	strb	r2, [r3, #0]
 8002da4:	e009      	b.n	8002dba <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002da6:	78fa      	ldrb	r2, [r7, #3]
 8002da8:	6879      	ldr	r1, [r7, #4]
 8002daa:	4613      	mov	r3, r2
 8002dac:	011b      	lsls	r3, r3, #4
 8002dae:	1a9b      	subs	r3, r3, r2
 8002db0:	009b      	lsls	r3, r3, #2
 8002db2:	440b      	add	r3, r1
 8002db4:	3317      	adds	r3, #23
 8002db6:	2200      	movs	r2, #0
 8002db8:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f005 fd7c 	bl	80088bc <USB_GetHostSpeed>
 8002dc4:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002dc6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d10b      	bne.n	8002de6 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8002dce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d107      	bne.n	8002de6 <HAL_HCD_HC_Init+0x10a>
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d104      	bne.n	8002de6 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	2bbc      	cmp	r3, #188	@ 0xbc
 8002de0:	d901      	bls.n	8002de6 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8002de2:	23bc      	movs	r3, #188	@ 0xbc
 8002de4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8002de6:	78fa      	ldrb	r2, [r7, #3]
 8002de8:	6879      	ldr	r1, [r7, #4]
 8002dea:	4613      	mov	r3, r2
 8002dec:	011b      	lsls	r3, r3, #4
 8002dee:	1a9b      	subs	r3, r3, r2
 8002df0:	009b      	lsls	r3, r3, #2
 8002df2:	440b      	add	r3, r1
 8002df4:	3318      	adds	r3, #24
 8002df6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002dfa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002dfc:	78fa      	ldrb	r2, [r7, #3]
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	b298      	uxth	r0, r3
 8002e02:	6879      	ldr	r1, [r7, #4]
 8002e04:	4613      	mov	r3, r2
 8002e06:	011b      	lsls	r3, r3, #4
 8002e08:	1a9b      	subs	r3, r3, r2
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	440b      	add	r3, r1
 8002e0e:	3328      	adds	r3, #40	@ 0x28
 8002e10:	4602      	mov	r2, r0
 8002e12:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6818      	ldr	r0, [r3, #0]
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	787c      	ldrb	r4, [r7, #1]
 8002e1e:	78ba      	ldrb	r2, [r7, #2]
 8002e20:	78f9      	ldrb	r1, [r7, #3]
 8002e22:	9302      	str	r3, [sp, #8]
 8002e24:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002e28:	9301      	str	r3, [sp, #4]
 8002e2a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002e2e:	9300      	str	r3, [sp, #0]
 8002e30:	4623      	mov	r3, r4
 8002e32:	f005 fd6b 	bl	800890c <USB_HC_Init>
 8002e36:	4603      	mov	r3, r0
 8002e38:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002e42:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	371c      	adds	r7, #28
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd90      	pop	{r4, r7, pc}

08002e4c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	4608      	mov	r0, r1
 8002e56:	4611      	mov	r1, r2
 8002e58:	461a      	mov	r2, r3
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	70fb      	strb	r3, [r7, #3]
 8002e5e:	460b      	mov	r3, r1
 8002e60:	70bb      	strb	r3, [r7, #2]
 8002e62:	4613      	mov	r3, r2
 8002e64:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002e66:	78fa      	ldrb	r2, [r7, #3]
 8002e68:	6879      	ldr	r1, [r7, #4]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	011b      	lsls	r3, r3, #4
 8002e6e:	1a9b      	subs	r3, r3, r2
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	440b      	add	r3, r1
 8002e74:	3317      	adds	r3, #23
 8002e76:	78ba      	ldrb	r2, [r7, #2]
 8002e78:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002e7a:	78fa      	ldrb	r2, [r7, #3]
 8002e7c:	6879      	ldr	r1, [r7, #4]
 8002e7e:	4613      	mov	r3, r2
 8002e80:	011b      	lsls	r3, r3, #4
 8002e82:	1a9b      	subs	r3, r3, r2
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	440b      	add	r3, r1
 8002e88:	3326      	adds	r3, #38	@ 0x26
 8002e8a:	787a      	ldrb	r2, [r7, #1]
 8002e8c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002e8e:	7c3b      	ldrb	r3, [r7, #16]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d114      	bne.n	8002ebe <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002e94:	78fa      	ldrb	r2, [r7, #3]
 8002e96:	6879      	ldr	r1, [r7, #4]
 8002e98:	4613      	mov	r3, r2
 8002e9a:	011b      	lsls	r3, r3, #4
 8002e9c:	1a9b      	subs	r3, r3, r2
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	440b      	add	r3, r1
 8002ea2:	332a      	adds	r3, #42	@ 0x2a
 8002ea4:	2203      	movs	r2, #3
 8002ea6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002ea8:	78fa      	ldrb	r2, [r7, #3]
 8002eaa:	6879      	ldr	r1, [r7, #4]
 8002eac:	4613      	mov	r3, r2
 8002eae:	011b      	lsls	r3, r3, #4
 8002eb0:	1a9b      	subs	r3, r3, r2
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	440b      	add	r3, r1
 8002eb6:	3319      	adds	r3, #25
 8002eb8:	7f3a      	ldrb	r2, [r7, #28]
 8002eba:	701a      	strb	r2, [r3, #0]
 8002ebc:	e009      	b.n	8002ed2 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002ebe:	78fa      	ldrb	r2, [r7, #3]
 8002ec0:	6879      	ldr	r1, [r7, #4]
 8002ec2:	4613      	mov	r3, r2
 8002ec4:	011b      	lsls	r3, r3, #4
 8002ec6:	1a9b      	subs	r3, r3, r2
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	440b      	add	r3, r1
 8002ecc:	332a      	adds	r3, #42	@ 0x2a
 8002ece:	2202      	movs	r2, #2
 8002ed0:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002ed2:	787b      	ldrb	r3, [r7, #1]
 8002ed4:	2b03      	cmp	r3, #3
 8002ed6:	f200 8102 	bhi.w	80030de <HAL_HCD_HC_SubmitRequest+0x292>
 8002eda:	a201      	add	r2, pc, #4	@ (adr r2, 8002ee0 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ee0:	08002ef1 	.word	0x08002ef1
 8002ee4:	080030c9 	.word	0x080030c9
 8002ee8:	08002fb5 	.word	0x08002fb5
 8002eec:	0800303f 	.word	0x0800303f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002ef0:	7c3b      	ldrb	r3, [r7, #16]
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	f040 80f5 	bne.w	80030e2 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002ef8:	78bb      	ldrb	r3, [r7, #2]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d12d      	bne.n	8002f5a <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8002efe:	8b3b      	ldrh	r3, [r7, #24]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d109      	bne.n	8002f18 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8002f04:	78fa      	ldrb	r2, [r7, #3]
 8002f06:	6879      	ldr	r1, [r7, #4]
 8002f08:	4613      	mov	r3, r2
 8002f0a:	011b      	lsls	r3, r3, #4
 8002f0c:	1a9b      	subs	r3, r3, r2
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	440b      	add	r3, r1
 8002f12:	333d      	adds	r3, #61	@ 0x3d
 8002f14:	2201      	movs	r2, #1
 8002f16:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8002f18:	78fa      	ldrb	r2, [r7, #3]
 8002f1a:	6879      	ldr	r1, [r7, #4]
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	011b      	lsls	r3, r3, #4
 8002f20:	1a9b      	subs	r3, r3, r2
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	440b      	add	r3, r1
 8002f26:	333d      	adds	r3, #61	@ 0x3d
 8002f28:	781b      	ldrb	r3, [r3, #0]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d10a      	bne.n	8002f44 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f2e:	78fa      	ldrb	r2, [r7, #3]
 8002f30:	6879      	ldr	r1, [r7, #4]
 8002f32:	4613      	mov	r3, r2
 8002f34:	011b      	lsls	r3, r3, #4
 8002f36:	1a9b      	subs	r3, r3, r2
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	440b      	add	r3, r1
 8002f3c:	332a      	adds	r3, #42	@ 0x2a
 8002f3e:	2200      	movs	r2, #0
 8002f40:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8002f42:	e0ce      	b.n	80030e2 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f44:	78fa      	ldrb	r2, [r7, #3]
 8002f46:	6879      	ldr	r1, [r7, #4]
 8002f48:	4613      	mov	r3, r2
 8002f4a:	011b      	lsls	r3, r3, #4
 8002f4c:	1a9b      	subs	r3, r3, r2
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	440b      	add	r3, r1
 8002f52:	332a      	adds	r3, #42	@ 0x2a
 8002f54:	2202      	movs	r2, #2
 8002f56:	701a      	strb	r2, [r3, #0]
      break;
 8002f58:	e0c3      	b.n	80030e2 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8002f5a:	78fa      	ldrb	r2, [r7, #3]
 8002f5c:	6879      	ldr	r1, [r7, #4]
 8002f5e:	4613      	mov	r3, r2
 8002f60:	011b      	lsls	r3, r3, #4
 8002f62:	1a9b      	subs	r3, r3, r2
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	440b      	add	r3, r1
 8002f68:	331a      	adds	r3, #26
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	f040 80b8 	bne.w	80030e2 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8002f72:	78fa      	ldrb	r2, [r7, #3]
 8002f74:	6879      	ldr	r1, [r7, #4]
 8002f76:	4613      	mov	r3, r2
 8002f78:	011b      	lsls	r3, r3, #4
 8002f7a:	1a9b      	subs	r3, r3, r2
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	440b      	add	r3, r1
 8002f80:	333c      	adds	r3, #60	@ 0x3c
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d10a      	bne.n	8002f9e <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f88:	78fa      	ldrb	r2, [r7, #3]
 8002f8a:	6879      	ldr	r1, [r7, #4]
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	011b      	lsls	r3, r3, #4
 8002f90:	1a9b      	subs	r3, r3, r2
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	440b      	add	r3, r1
 8002f96:	332a      	adds	r3, #42	@ 0x2a
 8002f98:	2200      	movs	r2, #0
 8002f9a:	701a      	strb	r2, [r3, #0]
      break;
 8002f9c:	e0a1      	b.n	80030e2 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f9e:	78fa      	ldrb	r2, [r7, #3]
 8002fa0:	6879      	ldr	r1, [r7, #4]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	011b      	lsls	r3, r3, #4
 8002fa6:	1a9b      	subs	r3, r3, r2
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	440b      	add	r3, r1
 8002fac:	332a      	adds	r3, #42	@ 0x2a
 8002fae:	2202      	movs	r2, #2
 8002fb0:	701a      	strb	r2, [r3, #0]
      break;
 8002fb2:	e096      	b.n	80030e2 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002fb4:	78bb      	ldrb	r3, [r7, #2]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d120      	bne.n	8002ffc <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002fba:	78fa      	ldrb	r2, [r7, #3]
 8002fbc:	6879      	ldr	r1, [r7, #4]
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	011b      	lsls	r3, r3, #4
 8002fc2:	1a9b      	subs	r3, r3, r2
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	440b      	add	r3, r1
 8002fc8:	333d      	adds	r3, #61	@ 0x3d
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d10a      	bne.n	8002fe6 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002fd0:	78fa      	ldrb	r2, [r7, #3]
 8002fd2:	6879      	ldr	r1, [r7, #4]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	011b      	lsls	r3, r3, #4
 8002fd8:	1a9b      	subs	r3, r3, r2
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	440b      	add	r3, r1
 8002fde:	332a      	adds	r3, #42	@ 0x2a
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002fe4:	e07e      	b.n	80030e4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002fe6:	78fa      	ldrb	r2, [r7, #3]
 8002fe8:	6879      	ldr	r1, [r7, #4]
 8002fea:	4613      	mov	r3, r2
 8002fec:	011b      	lsls	r3, r3, #4
 8002fee:	1a9b      	subs	r3, r3, r2
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	440b      	add	r3, r1
 8002ff4:	332a      	adds	r3, #42	@ 0x2a
 8002ff6:	2202      	movs	r2, #2
 8002ff8:	701a      	strb	r2, [r3, #0]
      break;
 8002ffa:	e073      	b.n	80030e4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002ffc:	78fa      	ldrb	r2, [r7, #3]
 8002ffe:	6879      	ldr	r1, [r7, #4]
 8003000:	4613      	mov	r3, r2
 8003002:	011b      	lsls	r3, r3, #4
 8003004:	1a9b      	subs	r3, r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	440b      	add	r3, r1
 800300a:	333c      	adds	r3, #60	@ 0x3c
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d10a      	bne.n	8003028 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003012:	78fa      	ldrb	r2, [r7, #3]
 8003014:	6879      	ldr	r1, [r7, #4]
 8003016:	4613      	mov	r3, r2
 8003018:	011b      	lsls	r3, r3, #4
 800301a:	1a9b      	subs	r3, r3, r2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	440b      	add	r3, r1
 8003020:	332a      	adds	r3, #42	@ 0x2a
 8003022:	2200      	movs	r2, #0
 8003024:	701a      	strb	r2, [r3, #0]
      break;
 8003026:	e05d      	b.n	80030e4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003028:	78fa      	ldrb	r2, [r7, #3]
 800302a:	6879      	ldr	r1, [r7, #4]
 800302c:	4613      	mov	r3, r2
 800302e:	011b      	lsls	r3, r3, #4
 8003030:	1a9b      	subs	r3, r3, r2
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	440b      	add	r3, r1
 8003036:	332a      	adds	r3, #42	@ 0x2a
 8003038:	2202      	movs	r2, #2
 800303a:	701a      	strb	r2, [r3, #0]
      break;
 800303c:	e052      	b.n	80030e4 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800303e:	78bb      	ldrb	r3, [r7, #2]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d120      	bne.n	8003086 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003044:	78fa      	ldrb	r2, [r7, #3]
 8003046:	6879      	ldr	r1, [r7, #4]
 8003048:	4613      	mov	r3, r2
 800304a:	011b      	lsls	r3, r3, #4
 800304c:	1a9b      	subs	r3, r3, r2
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	440b      	add	r3, r1
 8003052:	333d      	adds	r3, #61	@ 0x3d
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d10a      	bne.n	8003070 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800305a:	78fa      	ldrb	r2, [r7, #3]
 800305c:	6879      	ldr	r1, [r7, #4]
 800305e:	4613      	mov	r3, r2
 8003060:	011b      	lsls	r3, r3, #4
 8003062:	1a9b      	subs	r3, r3, r2
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	440b      	add	r3, r1
 8003068:	332a      	adds	r3, #42	@ 0x2a
 800306a:	2200      	movs	r2, #0
 800306c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800306e:	e039      	b.n	80030e4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003070:	78fa      	ldrb	r2, [r7, #3]
 8003072:	6879      	ldr	r1, [r7, #4]
 8003074:	4613      	mov	r3, r2
 8003076:	011b      	lsls	r3, r3, #4
 8003078:	1a9b      	subs	r3, r3, r2
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	440b      	add	r3, r1
 800307e:	332a      	adds	r3, #42	@ 0x2a
 8003080:	2202      	movs	r2, #2
 8003082:	701a      	strb	r2, [r3, #0]
      break;
 8003084:	e02e      	b.n	80030e4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003086:	78fa      	ldrb	r2, [r7, #3]
 8003088:	6879      	ldr	r1, [r7, #4]
 800308a:	4613      	mov	r3, r2
 800308c:	011b      	lsls	r3, r3, #4
 800308e:	1a9b      	subs	r3, r3, r2
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	440b      	add	r3, r1
 8003094:	333c      	adds	r3, #60	@ 0x3c
 8003096:	781b      	ldrb	r3, [r3, #0]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d10a      	bne.n	80030b2 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800309c:	78fa      	ldrb	r2, [r7, #3]
 800309e:	6879      	ldr	r1, [r7, #4]
 80030a0:	4613      	mov	r3, r2
 80030a2:	011b      	lsls	r3, r3, #4
 80030a4:	1a9b      	subs	r3, r3, r2
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	440b      	add	r3, r1
 80030aa:	332a      	adds	r3, #42	@ 0x2a
 80030ac:	2200      	movs	r2, #0
 80030ae:	701a      	strb	r2, [r3, #0]
      break;
 80030b0:	e018      	b.n	80030e4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80030b2:	78fa      	ldrb	r2, [r7, #3]
 80030b4:	6879      	ldr	r1, [r7, #4]
 80030b6:	4613      	mov	r3, r2
 80030b8:	011b      	lsls	r3, r3, #4
 80030ba:	1a9b      	subs	r3, r3, r2
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	440b      	add	r3, r1
 80030c0:	332a      	adds	r3, #42	@ 0x2a
 80030c2:	2202      	movs	r2, #2
 80030c4:	701a      	strb	r2, [r3, #0]
      break;
 80030c6:	e00d      	b.n	80030e4 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80030c8:	78fa      	ldrb	r2, [r7, #3]
 80030ca:	6879      	ldr	r1, [r7, #4]
 80030cc:	4613      	mov	r3, r2
 80030ce:	011b      	lsls	r3, r3, #4
 80030d0:	1a9b      	subs	r3, r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	440b      	add	r3, r1
 80030d6:	332a      	adds	r3, #42	@ 0x2a
 80030d8:	2200      	movs	r2, #0
 80030da:	701a      	strb	r2, [r3, #0]
      break;
 80030dc:	e002      	b.n	80030e4 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80030de:	bf00      	nop
 80030e0:	e000      	b.n	80030e4 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80030e2:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80030e4:	78fa      	ldrb	r2, [r7, #3]
 80030e6:	6879      	ldr	r1, [r7, #4]
 80030e8:	4613      	mov	r3, r2
 80030ea:	011b      	lsls	r3, r3, #4
 80030ec:	1a9b      	subs	r3, r3, r2
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	440b      	add	r3, r1
 80030f2:	332c      	adds	r3, #44	@ 0x2c
 80030f4:	697a      	ldr	r2, [r7, #20]
 80030f6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80030f8:	78fa      	ldrb	r2, [r7, #3]
 80030fa:	8b39      	ldrh	r1, [r7, #24]
 80030fc:	6878      	ldr	r0, [r7, #4]
 80030fe:	4613      	mov	r3, r2
 8003100:	011b      	lsls	r3, r3, #4
 8003102:	1a9b      	subs	r3, r3, r2
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	4403      	add	r3, r0
 8003108:	3334      	adds	r3, #52	@ 0x34
 800310a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800310c:	78fa      	ldrb	r2, [r7, #3]
 800310e:	6879      	ldr	r1, [r7, #4]
 8003110:	4613      	mov	r3, r2
 8003112:	011b      	lsls	r3, r3, #4
 8003114:	1a9b      	subs	r3, r3, r2
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	440b      	add	r3, r1
 800311a:	334c      	adds	r3, #76	@ 0x4c
 800311c:	2200      	movs	r2, #0
 800311e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003120:	78fa      	ldrb	r2, [r7, #3]
 8003122:	6879      	ldr	r1, [r7, #4]
 8003124:	4613      	mov	r3, r2
 8003126:	011b      	lsls	r3, r3, #4
 8003128:	1a9b      	subs	r3, r3, r2
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	440b      	add	r3, r1
 800312e:	3338      	adds	r3, #56	@ 0x38
 8003130:	2200      	movs	r2, #0
 8003132:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003134:	78fa      	ldrb	r2, [r7, #3]
 8003136:	6879      	ldr	r1, [r7, #4]
 8003138:	4613      	mov	r3, r2
 800313a:	011b      	lsls	r3, r3, #4
 800313c:	1a9b      	subs	r3, r3, r2
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	440b      	add	r3, r1
 8003142:	3315      	adds	r3, #21
 8003144:	78fa      	ldrb	r2, [r7, #3]
 8003146:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003148:	78fa      	ldrb	r2, [r7, #3]
 800314a:	6879      	ldr	r1, [r7, #4]
 800314c:	4613      	mov	r3, r2
 800314e:	011b      	lsls	r3, r3, #4
 8003150:	1a9b      	subs	r3, r3, r2
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	440b      	add	r3, r1
 8003156:	334d      	adds	r3, #77	@ 0x4d
 8003158:	2200      	movs	r2, #0
 800315a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6818      	ldr	r0, [r3, #0]
 8003160:	78fa      	ldrb	r2, [r7, #3]
 8003162:	4613      	mov	r3, r2
 8003164:	011b      	lsls	r3, r3, #4
 8003166:	1a9b      	subs	r3, r3, r2
 8003168:	009b      	lsls	r3, r3, #2
 800316a:	3310      	adds	r3, #16
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	4413      	add	r3, r2
 8003170:	1d19      	adds	r1, r3, #4
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	799b      	ldrb	r3, [r3, #6]
 8003176:	461a      	mov	r2, r3
 8003178:	f005 fcf4 	bl	8008b64 <USB_HC_StartXfer>
 800317c:	4603      	mov	r3, r0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3708      	adds	r7, #8
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop

08003188 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4618      	mov	r0, r3
 80031a0:	f005 f9e2 	bl	8008568 <USB_GetMode>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	f040 80fb 	bne.w	80033a2 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4618      	mov	r0, r3
 80031b2:	f005 f9a5 	bl	8008500 <USB_ReadInterrupts>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	f000 80f1 	beq.w	80033a0 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4618      	mov	r0, r3
 80031c4:	f005 f99c 	bl	8008500 <USB_ReadInterrupts>
 80031c8:	4603      	mov	r3, r0
 80031ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80031d2:	d104      	bne.n	80031de <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80031dc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4618      	mov	r0, r3
 80031e4:	f005 f98c 	bl	8008500 <USB_ReadInterrupts>
 80031e8:	4603      	mov	r3, r0
 80031ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80031f2:	d104      	bne.n	80031fe <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80031fc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4618      	mov	r0, r3
 8003204:	f005 f97c 	bl	8008500 <USB_ReadInterrupts>
 8003208:	4603      	mov	r3, r0
 800320a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800320e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003212:	d104      	bne.n	800321e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800321c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4618      	mov	r0, r3
 8003224:	f005 f96c 	bl	8008500 <USB_ReadInterrupts>
 8003228:	4603      	mov	r3, r0
 800322a:	f003 0302 	and.w	r3, r3, #2
 800322e:	2b02      	cmp	r3, #2
 8003230:	d103      	bne.n	800323a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	2202      	movs	r2, #2
 8003238:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4618      	mov	r0, r3
 8003240:	f005 f95e 	bl	8008500 <USB_ReadInterrupts>
 8003244:	4603      	mov	r3, r0
 8003246:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800324a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800324e:	d120      	bne.n	8003292 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003258:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 0301 	and.w	r3, r3, #1
 8003266:	2b00      	cmp	r3, #0
 8003268:	d113      	bne.n	8003292 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800326a:	2110      	movs	r1, #16
 800326c:	6938      	ldr	r0, [r7, #16]
 800326e:	f005 f851 	bl	8008314 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003272:	6938      	ldr	r0, [r7, #16]
 8003274:	f005 f880 	bl	8008378 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	7a5b      	ldrb	r3, [r3, #9]
 800327c:	2b02      	cmp	r3, #2
 800327e:	d105      	bne.n	800328c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	2101      	movs	r1, #1
 8003286:	4618      	mov	r0, r3
 8003288:	f005 fa78 	bl	800877c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f008 fa45 	bl	800b71c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4618      	mov	r0, r3
 8003298:	f005 f932 	bl	8008500 <USB_ReadInterrupts>
 800329c:	4603      	mov	r3, r0
 800329e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032a6:	d102      	bne.n	80032ae <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f001 fd4d 	bl	8004d48 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4618      	mov	r0, r3
 80032b4:	f005 f924 	bl	8008500 <USB_ReadInterrupts>
 80032b8:	4603      	mov	r3, r0
 80032ba:	f003 0308 	and.w	r3, r3, #8
 80032be:	2b08      	cmp	r3, #8
 80032c0:	d106      	bne.n	80032d0 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f008 fa0e 	bl	800b6e4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2208      	movs	r2, #8
 80032ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4618      	mov	r0, r3
 80032d6:	f005 f913 	bl	8008500 <USB_ReadInterrupts>
 80032da:	4603      	mov	r3, r0
 80032dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80032e4:	d139      	bne.n	800335a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4618      	mov	r0, r3
 80032ec:	f005 feb4 	bl	8009058 <USB_HC_ReadInterrupt>
 80032f0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80032f2:	2300      	movs	r3, #0
 80032f4:	617b      	str	r3, [r7, #20]
 80032f6:	e025      	b.n	8003344 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	f003 030f 	and.w	r3, r3, #15
 80032fe:	68ba      	ldr	r2, [r7, #8]
 8003300:	fa22 f303 	lsr.w	r3, r2, r3
 8003304:	f003 0301 	and.w	r3, r3, #1
 8003308:	2b00      	cmp	r3, #0
 800330a:	d018      	beq.n	800333e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	015a      	lsls	r2, r3, #5
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	4413      	add	r3, r2
 8003314:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800331e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003322:	d106      	bne.n	8003332 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	b2db      	uxtb	r3, r3
 8003328:	4619      	mov	r1, r3
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f000 f905 	bl	800353a <HCD_HC_IN_IRQHandler>
 8003330:	e005      	b.n	800333e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	b2db      	uxtb	r3, r3
 8003336:	4619      	mov	r1, r3
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	f000 ff67 	bl	800420c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	3301      	adds	r3, #1
 8003342:	617b      	str	r3, [r7, #20]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	795b      	ldrb	r3, [r3, #5]
 8003348:	461a      	mov	r2, r3
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	4293      	cmp	r3, r2
 800334e:	d3d3      	bcc.n	80032f8 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003358:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4618      	mov	r0, r3
 8003360:	f005 f8ce 	bl	8008500 <USB_ReadInterrupts>
 8003364:	4603      	mov	r3, r0
 8003366:	f003 0310 	and.w	r3, r3, #16
 800336a:	2b10      	cmp	r3, #16
 800336c:	d101      	bne.n	8003372 <HAL_HCD_IRQHandler+0x1ea>
 800336e:	2301      	movs	r3, #1
 8003370:	e000      	b.n	8003374 <HAL_HCD_IRQHandler+0x1ec>
 8003372:	2300      	movs	r3, #0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d014      	beq.n	80033a2 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	699a      	ldr	r2, [r3, #24]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 0210 	bic.w	r2, r2, #16
 8003386:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	f001 fbfe 	bl	8004b8a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	699a      	ldr	r2, [r3, #24]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f042 0210 	orr.w	r2, r2, #16
 800339c:	619a      	str	r2, [r3, #24]
 800339e:	e000      	b.n	80033a2 <HAL_HCD_IRQHandler+0x21a>
      return;
 80033a0:	bf00      	nop
    }
  }
}
 80033a2:	3718      	adds	r7, #24
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d101      	bne.n	80033be <HAL_HCD_Start+0x16>
 80033ba:	2302      	movs	r3, #2
 80033bc:	e013      	b.n	80033e6 <HAL_HCD_Start+0x3e>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2201      	movs	r2, #1
 80033c2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	2101      	movs	r1, #1
 80033cc:	4618      	mov	r0, r3
 80033ce:	f005 fa3c 	bl	800884a <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4618      	mov	r0, r3
 80033d8:	f004 ff2e 	bl	8008238 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2200      	movs	r2, #0
 80033e0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3708      	adds	r7, #8
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}

080033ee <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80033ee:	b580      	push	{r7, lr}
 80033f0:	b082      	sub	sp, #8
 80033f2:	af00      	add	r7, sp, #0
 80033f4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d101      	bne.n	8003404 <HAL_HCD_Stop+0x16>
 8003400:	2302      	movs	r3, #2
 8003402:	e00d      	b.n	8003420 <HAL_HCD_Stop+0x32>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4618      	mov	r0, r3
 8003412:	f005 ff8f 	bl	8009334 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800341e:	2300      	movs	r3, #0
}
 8003420:	4618      	mov	r0, r3
 8003422:	3708      	adds	r7, #8
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}

08003428 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b082      	sub	sp, #8
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4618      	mov	r0, r3
 8003436:	f005 f9de 	bl	80087f6 <USB_ResetPort>
 800343a:	4603      	mov	r3, r0
}
 800343c:	4618      	mov	r0, r3
 800343e:	3708      	adds	r7, #8
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}

08003444 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
 800344c:	460b      	mov	r3, r1
 800344e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003450:	78fa      	ldrb	r2, [r7, #3]
 8003452:	6879      	ldr	r1, [r7, #4]
 8003454:	4613      	mov	r3, r2
 8003456:	011b      	lsls	r3, r3, #4
 8003458:	1a9b      	subs	r3, r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	440b      	add	r3, r1
 800345e:	334c      	adds	r3, #76	@ 0x4c
 8003460:	781b      	ldrb	r3, [r3, #0]
}
 8003462:	4618      	mov	r0, r3
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr

0800346e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800346e:	b480      	push	{r7}
 8003470:	b083      	sub	sp, #12
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
 8003476:	460b      	mov	r3, r1
 8003478:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800347a:	78fa      	ldrb	r2, [r7, #3]
 800347c:	6879      	ldr	r1, [r7, #4]
 800347e:	4613      	mov	r3, r2
 8003480:	011b      	lsls	r3, r3, #4
 8003482:	1a9b      	subs	r3, r3, r2
 8003484:	009b      	lsls	r3, r3, #2
 8003486:	440b      	add	r3, r1
 8003488:	3338      	adds	r3, #56	@ 0x38
 800348a:	681b      	ldr	r3, [r3, #0]
}
 800348c:	4618      	mov	r0, r3
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b082      	sub	sp, #8
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4618      	mov	r0, r3
 80034a6:	f005 fa20 	bl	80088ea <USB_GetCurrentFrame>
 80034aa:	4603      	mov	r3, r0
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	3708      	adds	r7, #8
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b082      	sub	sp, #8
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4618      	mov	r0, r3
 80034c2:	f005 f9fb 	bl	80088bc <USB_GetHostSpeed>
 80034c6:	4603      	mov	r3, r0
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3708      	adds	r7, #8
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}

080034d0 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	460b      	mov	r3, r1
 80034da:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80034dc:	78fa      	ldrb	r2, [r7, #3]
 80034de:	6879      	ldr	r1, [r7, #4]
 80034e0:	4613      	mov	r3, r2
 80034e2:	011b      	lsls	r3, r3, #4
 80034e4:	1a9b      	subs	r3, r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	440b      	add	r3, r1
 80034ea:	331a      	adds	r3, #26
 80034ec:	2200      	movs	r2, #0
 80034ee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80034f0:	78fa      	ldrb	r2, [r7, #3]
 80034f2:	6879      	ldr	r1, [r7, #4]
 80034f4:	4613      	mov	r3, r2
 80034f6:	011b      	lsls	r3, r3, #4
 80034f8:	1a9b      	subs	r3, r3, r2
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	440b      	add	r3, r1
 80034fe:	331b      	adds	r3, #27
 8003500:	2200      	movs	r2, #0
 8003502:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003504:	78fa      	ldrb	r2, [r7, #3]
 8003506:	6879      	ldr	r1, [r7, #4]
 8003508:	4613      	mov	r3, r2
 800350a:	011b      	lsls	r3, r3, #4
 800350c:	1a9b      	subs	r3, r3, r2
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	440b      	add	r3, r1
 8003512:	3325      	adds	r3, #37	@ 0x25
 8003514:	2200      	movs	r2, #0
 8003516:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003518:	78fa      	ldrb	r2, [r7, #3]
 800351a:	6879      	ldr	r1, [r7, #4]
 800351c:	4613      	mov	r3, r2
 800351e:	011b      	lsls	r3, r3, #4
 8003520:	1a9b      	subs	r3, r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	440b      	add	r3, r1
 8003526:	3324      	adds	r3, #36	@ 0x24
 8003528:	2200      	movs	r2, #0
 800352a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	370c      	adds	r7, #12
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr

0800353a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800353a:	b580      	push	{r7, lr}
 800353c:	b086      	sub	sp, #24
 800353e:	af00      	add	r7, sp, #0
 8003540:	6078      	str	r0, [r7, #4]
 8003542:	460b      	mov	r3, r1
 8003544:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	78fa      	ldrb	r2, [r7, #3]
 8003556:	4611      	mov	r1, r2
 8003558:	4618      	mov	r0, r3
 800355a:	f004 ffe4 	bl	8008526 <USB_ReadChInterrupts>
 800355e:	4603      	mov	r3, r0
 8003560:	f003 0304 	and.w	r3, r3, #4
 8003564:	2b04      	cmp	r3, #4
 8003566:	d11a      	bne.n	800359e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003568:	78fb      	ldrb	r3, [r7, #3]
 800356a:	015a      	lsls	r2, r3, #5
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	4413      	add	r3, r2
 8003570:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003574:	461a      	mov	r2, r3
 8003576:	2304      	movs	r3, #4
 8003578:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800357a:	78fa      	ldrb	r2, [r7, #3]
 800357c:	6879      	ldr	r1, [r7, #4]
 800357e:	4613      	mov	r3, r2
 8003580:	011b      	lsls	r3, r3, #4
 8003582:	1a9b      	subs	r3, r3, r2
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	440b      	add	r3, r1
 8003588:	334d      	adds	r3, #77	@ 0x4d
 800358a:	2207      	movs	r2, #7
 800358c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	78fa      	ldrb	r2, [r7, #3]
 8003594:	4611      	mov	r1, r2
 8003596:	4618      	mov	r0, r3
 8003598:	f005 fd6f 	bl	800907a <USB_HC_Halt>
 800359c:	e09e      	b.n	80036dc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	78fa      	ldrb	r2, [r7, #3]
 80035a4:	4611      	mov	r1, r2
 80035a6:	4618      	mov	r0, r3
 80035a8:	f004 ffbd 	bl	8008526 <USB_ReadChInterrupts>
 80035ac:	4603      	mov	r3, r0
 80035ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035b6:	d11b      	bne.n	80035f0 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80035b8:	78fb      	ldrb	r3, [r7, #3]
 80035ba:	015a      	lsls	r2, r3, #5
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	4413      	add	r3, r2
 80035c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035c4:	461a      	mov	r2, r3
 80035c6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80035ca:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80035cc:	78fa      	ldrb	r2, [r7, #3]
 80035ce:	6879      	ldr	r1, [r7, #4]
 80035d0:	4613      	mov	r3, r2
 80035d2:	011b      	lsls	r3, r3, #4
 80035d4:	1a9b      	subs	r3, r3, r2
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	440b      	add	r3, r1
 80035da:	334d      	adds	r3, #77	@ 0x4d
 80035dc:	2208      	movs	r2, #8
 80035de:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	78fa      	ldrb	r2, [r7, #3]
 80035e6:	4611      	mov	r1, r2
 80035e8:	4618      	mov	r0, r3
 80035ea:	f005 fd46 	bl	800907a <USB_HC_Halt>
 80035ee:	e075      	b.n	80036dc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	78fa      	ldrb	r2, [r7, #3]
 80035f6:	4611      	mov	r1, r2
 80035f8:	4618      	mov	r0, r3
 80035fa:	f004 ff94 	bl	8008526 <USB_ReadChInterrupts>
 80035fe:	4603      	mov	r3, r0
 8003600:	f003 0308 	and.w	r3, r3, #8
 8003604:	2b08      	cmp	r3, #8
 8003606:	d11a      	bne.n	800363e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003608:	78fb      	ldrb	r3, [r7, #3]
 800360a:	015a      	lsls	r2, r3, #5
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	4413      	add	r3, r2
 8003610:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003614:	461a      	mov	r2, r3
 8003616:	2308      	movs	r3, #8
 8003618:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800361a:	78fa      	ldrb	r2, [r7, #3]
 800361c:	6879      	ldr	r1, [r7, #4]
 800361e:	4613      	mov	r3, r2
 8003620:	011b      	lsls	r3, r3, #4
 8003622:	1a9b      	subs	r3, r3, r2
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	440b      	add	r3, r1
 8003628:	334d      	adds	r3, #77	@ 0x4d
 800362a:	2206      	movs	r2, #6
 800362c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	78fa      	ldrb	r2, [r7, #3]
 8003634:	4611      	mov	r1, r2
 8003636:	4618      	mov	r0, r3
 8003638:	f005 fd1f 	bl	800907a <USB_HC_Halt>
 800363c:	e04e      	b.n	80036dc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	78fa      	ldrb	r2, [r7, #3]
 8003644:	4611      	mov	r1, r2
 8003646:	4618      	mov	r0, r3
 8003648:	f004 ff6d 	bl	8008526 <USB_ReadChInterrupts>
 800364c:	4603      	mov	r3, r0
 800364e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003652:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003656:	d11b      	bne.n	8003690 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003658:	78fb      	ldrb	r3, [r7, #3]
 800365a:	015a      	lsls	r2, r3, #5
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	4413      	add	r3, r2
 8003660:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003664:	461a      	mov	r2, r3
 8003666:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800366a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800366c:	78fa      	ldrb	r2, [r7, #3]
 800366e:	6879      	ldr	r1, [r7, #4]
 8003670:	4613      	mov	r3, r2
 8003672:	011b      	lsls	r3, r3, #4
 8003674:	1a9b      	subs	r3, r3, r2
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	440b      	add	r3, r1
 800367a:	334d      	adds	r3, #77	@ 0x4d
 800367c:	2209      	movs	r2, #9
 800367e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	78fa      	ldrb	r2, [r7, #3]
 8003686:	4611      	mov	r1, r2
 8003688:	4618      	mov	r0, r3
 800368a:	f005 fcf6 	bl	800907a <USB_HC_Halt>
 800368e:	e025      	b.n	80036dc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	78fa      	ldrb	r2, [r7, #3]
 8003696:	4611      	mov	r1, r2
 8003698:	4618      	mov	r0, r3
 800369a:	f004 ff44 	bl	8008526 <USB_ReadChInterrupts>
 800369e:	4603      	mov	r3, r0
 80036a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036a4:	2b80      	cmp	r3, #128	@ 0x80
 80036a6:	d119      	bne.n	80036dc <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80036a8:	78fb      	ldrb	r3, [r7, #3]
 80036aa:	015a      	lsls	r2, r3, #5
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	4413      	add	r3, r2
 80036b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036b4:	461a      	mov	r2, r3
 80036b6:	2380      	movs	r3, #128	@ 0x80
 80036b8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80036ba:	78fa      	ldrb	r2, [r7, #3]
 80036bc:	6879      	ldr	r1, [r7, #4]
 80036be:	4613      	mov	r3, r2
 80036c0:	011b      	lsls	r3, r3, #4
 80036c2:	1a9b      	subs	r3, r3, r2
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	440b      	add	r3, r1
 80036c8:	334d      	adds	r3, #77	@ 0x4d
 80036ca:	2207      	movs	r2, #7
 80036cc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	78fa      	ldrb	r2, [r7, #3]
 80036d4:	4611      	mov	r1, r2
 80036d6:	4618      	mov	r0, r3
 80036d8:	f005 fccf 	bl	800907a <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	78fa      	ldrb	r2, [r7, #3]
 80036e2:	4611      	mov	r1, r2
 80036e4:	4618      	mov	r0, r3
 80036e6:	f004 ff1e 	bl	8008526 <USB_ReadChInterrupts>
 80036ea:	4603      	mov	r3, r0
 80036ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036f4:	d112      	bne.n	800371c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	78fa      	ldrb	r2, [r7, #3]
 80036fc:	4611      	mov	r1, r2
 80036fe:	4618      	mov	r0, r3
 8003700:	f005 fcbb 	bl	800907a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003704:	78fb      	ldrb	r3, [r7, #3]
 8003706:	015a      	lsls	r2, r3, #5
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	4413      	add	r3, r2
 800370c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003710:	461a      	mov	r2, r3
 8003712:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003716:	6093      	str	r3, [r2, #8]
 8003718:	f000 bd75 	b.w	8004206 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	78fa      	ldrb	r2, [r7, #3]
 8003722:	4611      	mov	r1, r2
 8003724:	4618      	mov	r0, r3
 8003726:	f004 fefe 	bl	8008526 <USB_ReadChInterrupts>
 800372a:	4603      	mov	r3, r0
 800372c:	f003 0301 	and.w	r3, r3, #1
 8003730:	2b01      	cmp	r3, #1
 8003732:	f040 8128 	bne.w	8003986 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003736:	78fb      	ldrb	r3, [r7, #3]
 8003738:	015a      	lsls	r2, r3, #5
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	4413      	add	r3, r2
 800373e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003742:	461a      	mov	r2, r3
 8003744:	2320      	movs	r3, #32
 8003746:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003748:	78fa      	ldrb	r2, [r7, #3]
 800374a:	6879      	ldr	r1, [r7, #4]
 800374c:	4613      	mov	r3, r2
 800374e:	011b      	lsls	r3, r3, #4
 8003750:	1a9b      	subs	r3, r3, r2
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	440b      	add	r3, r1
 8003756:	331b      	adds	r3, #27
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	2b01      	cmp	r3, #1
 800375c:	d119      	bne.n	8003792 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800375e:	78fa      	ldrb	r2, [r7, #3]
 8003760:	6879      	ldr	r1, [r7, #4]
 8003762:	4613      	mov	r3, r2
 8003764:	011b      	lsls	r3, r3, #4
 8003766:	1a9b      	subs	r3, r3, r2
 8003768:	009b      	lsls	r3, r3, #2
 800376a:	440b      	add	r3, r1
 800376c:	331b      	adds	r3, #27
 800376e:	2200      	movs	r2, #0
 8003770:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003772:	78fb      	ldrb	r3, [r7, #3]
 8003774:	015a      	lsls	r2, r3, #5
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	4413      	add	r3, r2
 800377a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	78fa      	ldrb	r2, [r7, #3]
 8003782:	0151      	lsls	r1, r2, #5
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	440a      	add	r2, r1
 8003788:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800378c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003790:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	799b      	ldrb	r3, [r3, #6]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d01b      	beq.n	80037d2 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800379a:	78fa      	ldrb	r2, [r7, #3]
 800379c:	6879      	ldr	r1, [r7, #4]
 800379e:	4613      	mov	r3, r2
 80037a0:	011b      	lsls	r3, r3, #4
 80037a2:	1a9b      	subs	r3, r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	440b      	add	r3, r1
 80037a8:	3330      	adds	r3, #48	@ 0x30
 80037aa:	6819      	ldr	r1, [r3, #0]
 80037ac:	78fb      	ldrb	r3, [r7, #3]
 80037ae:	015a      	lsls	r2, r3, #5
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	4413      	add	r3, r2
 80037b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037b8:	691b      	ldr	r3, [r3, #16]
 80037ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037be:	78fa      	ldrb	r2, [r7, #3]
 80037c0:	1ac9      	subs	r1, r1, r3
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	4613      	mov	r3, r2
 80037c6:	011b      	lsls	r3, r3, #4
 80037c8:	1a9b      	subs	r3, r3, r2
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	4403      	add	r3, r0
 80037ce:	3338      	adds	r3, #56	@ 0x38
 80037d0:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80037d2:	78fa      	ldrb	r2, [r7, #3]
 80037d4:	6879      	ldr	r1, [r7, #4]
 80037d6:	4613      	mov	r3, r2
 80037d8:	011b      	lsls	r3, r3, #4
 80037da:	1a9b      	subs	r3, r3, r2
 80037dc:	009b      	lsls	r3, r3, #2
 80037de:	440b      	add	r3, r1
 80037e0:	334d      	adds	r3, #77	@ 0x4d
 80037e2:	2201      	movs	r2, #1
 80037e4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80037e6:	78fa      	ldrb	r2, [r7, #3]
 80037e8:	6879      	ldr	r1, [r7, #4]
 80037ea:	4613      	mov	r3, r2
 80037ec:	011b      	lsls	r3, r3, #4
 80037ee:	1a9b      	subs	r3, r3, r2
 80037f0:	009b      	lsls	r3, r3, #2
 80037f2:	440b      	add	r3, r1
 80037f4:	3344      	adds	r3, #68	@ 0x44
 80037f6:	2200      	movs	r2, #0
 80037f8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80037fa:	78fb      	ldrb	r3, [r7, #3]
 80037fc:	015a      	lsls	r2, r3, #5
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	4413      	add	r3, r2
 8003802:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003806:	461a      	mov	r2, r3
 8003808:	2301      	movs	r3, #1
 800380a:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800380c:	78fa      	ldrb	r2, [r7, #3]
 800380e:	6879      	ldr	r1, [r7, #4]
 8003810:	4613      	mov	r3, r2
 8003812:	011b      	lsls	r3, r3, #4
 8003814:	1a9b      	subs	r3, r3, r2
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	440b      	add	r3, r1
 800381a:	3326      	adds	r3, #38	@ 0x26
 800381c:	781b      	ldrb	r3, [r3, #0]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d00a      	beq.n	8003838 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003822:	78fa      	ldrb	r2, [r7, #3]
 8003824:	6879      	ldr	r1, [r7, #4]
 8003826:	4613      	mov	r3, r2
 8003828:	011b      	lsls	r3, r3, #4
 800382a:	1a9b      	subs	r3, r3, r2
 800382c:	009b      	lsls	r3, r3, #2
 800382e:	440b      	add	r3, r1
 8003830:	3326      	adds	r3, #38	@ 0x26
 8003832:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003834:	2b02      	cmp	r3, #2
 8003836:	d110      	bne.n	800385a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	78fa      	ldrb	r2, [r7, #3]
 800383e:	4611      	mov	r1, r2
 8003840:	4618      	mov	r0, r3
 8003842:	f005 fc1a 	bl	800907a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003846:	78fb      	ldrb	r3, [r7, #3]
 8003848:	015a      	lsls	r2, r3, #5
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	4413      	add	r3, r2
 800384e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003852:	461a      	mov	r2, r3
 8003854:	2310      	movs	r3, #16
 8003856:	6093      	str	r3, [r2, #8]
 8003858:	e03d      	b.n	80038d6 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800385a:	78fa      	ldrb	r2, [r7, #3]
 800385c:	6879      	ldr	r1, [r7, #4]
 800385e:	4613      	mov	r3, r2
 8003860:	011b      	lsls	r3, r3, #4
 8003862:	1a9b      	subs	r3, r3, r2
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	440b      	add	r3, r1
 8003868:	3326      	adds	r3, #38	@ 0x26
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	2b03      	cmp	r3, #3
 800386e:	d00a      	beq.n	8003886 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003870:	78fa      	ldrb	r2, [r7, #3]
 8003872:	6879      	ldr	r1, [r7, #4]
 8003874:	4613      	mov	r3, r2
 8003876:	011b      	lsls	r3, r3, #4
 8003878:	1a9b      	subs	r3, r3, r2
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	440b      	add	r3, r1
 800387e:	3326      	adds	r3, #38	@ 0x26
 8003880:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003882:	2b01      	cmp	r3, #1
 8003884:	d127      	bne.n	80038d6 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003886:	78fb      	ldrb	r3, [r7, #3]
 8003888:	015a      	lsls	r2, r3, #5
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	4413      	add	r3, r2
 800388e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	78fa      	ldrb	r2, [r7, #3]
 8003896:	0151      	lsls	r1, r2, #5
 8003898:	693a      	ldr	r2, [r7, #16]
 800389a:	440a      	add	r2, r1
 800389c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80038a0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80038a4:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80038a6:	78fa      	ldrb	r2, [r7, #3]
 80038a8:	6879      	ldr	r1, [r7, #4]
 80038aa:	4613      	mov	r3, r2
 80038ac:	011b      	lsls	r3, r3, #4
 80038ae:	1a9b      	subs	r3, r3, r2
 80038b0:	009b      	lsls	r3, r3, #2
 80038b2:	440b      	add	r3, r1
 80038b4:	334c      	adds	r3, #76	@ 0x4c
 80038b6:	2201      	movs	r2, #1
 80038b8:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80038ba:	78fa      	ldrb	r2, [r7, #3]
 80038bc:	6879      	ldr	r1, [r7, #4]
 80038be:	4613      	mov	r3, r2
 80038c0:	011b      	lsls	r3, r3, #4
 80038c2:	1a9b      	subs	r3, r3, r2
 80038c4:	009b      	lsls	r3, r3, #2
 80038c6:	440b      	add	r3, r1
 80038c8:	334c      	adds	r3, #76	@ 0x4c
 80038ca:	781a      	ldrb	r2, [r3, #0]
 80038cc:	78fb      	ldrb	r3, [r7, #3]
 80038ce:	4619      	mov	r1, r3
 80038d0:	6878      	ldr	r0, [r7, #4]
 80038d2:	f007 ff31 	bl	800b738 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	799b      	ldrb	r3, [r3, #6]
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d13b      	bne.n	8003956 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80038de:	78fa      	ldrb	r2, [r7, #3]
 80038e0:	6879      	ldr	r1, [r7, #4]
 80038e2:	4613      	mov	r3, r2
 80038e4:	011b      	lsls	r3, r3, #4
 80038e6:	1a9b      	subs	r3, r3, r2
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	440b      	add	r3, r1
 80038ec:	3338      	adds	r3, #56	@ 0x38
 80038ee:	6819      	ldr	r1, [r3, #0]
 80038f0:	78fa      	ldrb	r2, [r7, #3]
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	4613      	mov	r3, r2
 80038f6:	011b      	lsls	r3, r3, #4
 80038f8:	1a9b      	subs	r3, r3, r2
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	4403      	add	r3, r0
 80038fe:	3328      	adds	r3, #40	@ 0x28
 8003900:	881b      	ldrh	r3, [r3, #0]
 8003902:	440b      	add	r3, r1
 8003904:	1e59      	subs	r1, r3, #1
 8003906:	78fa      	ldrb	r2, [r7, #3]
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	4613      	mov	r3, r2
 800390c:	011b      	lsls	r3, r3, #4
 800390e:	1a9b      	subs	r3, r3, r2
 8003910:	009b      	lsls	r3, r3, #2
 8003912:	4403      	add	r3, r0
 8003914:	3328      	adds	r3, #40	@ 0x28
 8003916:	881b      	ldrh	r3, [r3, #0]
 8003918:	fbb1 f3f3 	udiv	r3, r1, r3
 800391c:	f003 0301 	and.w	r3, r3, #1
 8003920:	2b00      	cmp	r3, #0
 8003922:	f000 8470 	beq.w	8004206 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8003926:	78fa      	ldrb	r2, [r7, #3]
 8003928:	6879      	ldr	r1, [r7, #4]
 800392a:	4613      	mov	r3, r2
 800392c:	011b      	lsls	r3, r3, #4
 800392e:	1a9b      	subs	r3, r3, r2
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	440b      	add	r3, r1
 8003934:	333c      	adds	r3, #60	@ 0x3c
 8003936:	781b      	ldrb	r3, [r3, #0]
 8003938:	78fa      	ldrb	r2, [r7, #3]
 800393a:	f083 0301 	eor.w	r3, r3, #1
 800393e:	b2d8      	uxtb	r0, r3
 8003940:	6879      	ldr	r1, [r7, #4]
 8003942:	4613      	mov	r3, r2
 8003944:	011b      	lsls	r3, r3, #4
 8003946:	1a9b      	subs	r3, r3, r2
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	440b      	add	r3, r1
 800394c:	333c      	adds	r3, #60	@ 0x3c
 800394e:	4602      	mov	r2, r0
 8003950:	701a      	strb	r2, [r3, #0]
 8003952:	f000 bc58 	b.w	8004206 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003956:	78fa      	ldrb	r2, [r7, #3]
 8003958:	6879      	ldr	r1, [r7, #4]
 800395a:	4613      	mov	r3, r2
 800395c:	011b      	lsls	r3, r3, #4
 800395e:	1a9b      	subs	r3, r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	440b      	add	r3, r1
 8003964:	333c      	adds	r3, #60	@ 0x3c
 8003966:	781b      	ldrb	r3, [r3, #0]
 8003968:	78fa      	ldrb	r2, [r7, #3]
 800396a:	f083 0301 	eor.w	r3, r3, #1
 800396e:	b2d8      	uxtb	r0, r3
 8003970:	6879      	ldr	r1, [r7, #4]
 8003972:	4613      	mov	r3, r2
 8003974:	011b      	lsls	r3, r3, #4
 8003976:	1a9b      	subs	r3, r3, r2
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	440b      	add	r3, r1
 800397c:	333c      	adds	r3, #60	@ 0x3c
 800397e:	4602      	mov	r2, r0
 8003980:	701a      	strb	r2, [r3, #0]
 8003982:	f000 bc40 	b.w	8004206 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	78fa      	ldrb	r2, [r7, #3]
 800398c:	4611      	mov	r1, r2
 800398e:	4618      	mov	r0, r3
 8003990:	f004 fdc9 	bl	8008526 <USB_ReadChInterrupts>
 8003994:	4603      	mov	r3, r0
 8003996:	f003 0320 	and.w	r3, r3, #32
 800399a:	2b20      	cmp	r3, #32
 800399c:	d131      	bne.n	8003a02 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800399e:	78fb      	ldrb	r3, [r7, #3]
 80039a0:	015a      	lsls	r2, r3, #5
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	4413      	add	r3, r2
 80039a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039aa:	461a      	mov	r2, r3
 80039ac:	2320      	movs	r3, #32
 80039ae:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80039b0:	78fa      	ldrb	r2, [r7, #3]
 80039b2:	6879      	ldr	r1, [r7, #4]
 80039b4:	4613      	mov	r3, r2
 80039b6:	011b      	lsls	r3, r3, #4
 80039b8:	1a9b      	subs	r3, r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	440b      	add	r3, r1
 80039be:	331a      	adds	r3, #26
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	f040 841f 	bne.w	8004206 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80039c8:	78fa      	ldrb	r2, [r7, #3]
 80039ca:	6879      	ldr	r1, [r7, #4]
 80039cc:	4613      	mov	r3, r2
 80039ce:	011b      	lsls	r3, r3, #4
 80039d0:	1a9b      	subs	r3, r3, r2
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	440b      	add	r3, r1
 80039d6:	331b      	adds	r3, #27
 80039d8:	2201      	movs	r2, #1
 80039da:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80039dc:	78fa      	ldrb	r2, [r7, #3]
 80039de:	6879      	ldr	r1, [r7, #4]
 80039e0:	4613      	mov	r3, r2
 80039e2:	011b      	lsls	r3, r3, #4
 80039e4:	1a9b      	subs	r3, r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	440b      	add	r3, r1
 80039ea:	334d      	adds	r3, #77	@ 0x4d
 80039ec:	2203      	movs	r2, #3
 80039ee:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	78fa      	ldrb	r2, [r7, #3]
 80039f6:	4611      	mov	r1, r2
 80039f8:	4618      	mov	r0, r3
 80039fa:	f005 fb3e 	bl	800907a <USB_HC_Halt>
 80039fe:	f000 bc02 	b.w	8004206 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	78fa      	ldrb	r2, [r7, #3]
 8003a08:	4611      	mov	r1, r2
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f004 fd8b 	bl	8008526 <USB_ReadChInterrupts>
 8003a10:	4603      	mov	r3, r0
 8003a12:	f003 0302 	and.w	r3, r3, #2
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	f040 8305 	bne.w	8004026 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003a1c:	78fb      	ldrb	r3, [r7, #3]
 8003a1e:	015a      	lsls	r2, r3, #5
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	4413      	add	r3, r2
 8003a24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a28:	461a      	mov	r2, r3
 8003a2a:	2302      	movs	r3, #2
 8003a2c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003a2e:	78fa      	ldrb	r2, [r7, #3]
 8003a30:	6879      	ldr	r1, [r7, #4]
 8003a32:	4613      	mov	r3, r2
 8003a34:	011b      	lsls	r3, r3, #4
 8003a36:	1a9b      	subs	r3, r3, r2
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	440b      	add	r3, r1
 8003a3c:	334d      	adds	r3, #77	@ 0x4d
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d114      	bne.n	8003a6e <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a44:	78fa      	ldrb	r2, [r7, #3]
 8003a46:	6879      	ldr	r1, [r7, #4]
 8003a48:	4613      	mov	r3, r2
 8003a4a:	011b      	lsls	r3, r3, #4
 8003a4c:	1a9b      	subs	r3, r3, r2
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	440b      	add	r3, r1
 8003a52:	334d      	adds	r3, #77	@ 0x4d
 8003a54:	2202      	movs	r2, #2
 8003a56:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003a58:	78fa      	ldrb	r2, [r7, #3]
 8003a5a:	6879      	ldr	r1, [r7, #4]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	011b      	lsls	r3, r3, #4
 8003a60:	1a9b      	subs	r3, r3, r2
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	440b      	add	r3, r1
 8003a66:	334c      	adds	r3, #76	@ 0x4c
 8003a68:	2201      	movs	r2, #1
 8003a6a:	701a      	strb	r2, [r3, #0]
 8003a6c:	e2cc      	b.n	8004008 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003a6e:	78fa      	ldrb	r2, [r7, #3]
 8003a70:	6879      	ldr	r1, [r7, #4]
 8003a72:	4613      	mov	r3, r2
 8003a74:	011b      	lsls	r3, r3, #4
 8003a76:	1a9b      	subs	r3, r3, r2
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	440b      	add	r3, r1
 8003a7c:	334d      	adds	r3, #77	@ 0x4d
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	2b06      	cmp	r3, #6
 8003a82:	d114      	bne.n	8003aae <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a84:	78fa      	ldrb	r2, [r7, #3]
 8003a86:	6879      	ldr	r1, [r7, #4]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	011b      	lsls	r3, r3, #4
 8003a8c:	1a9b      	subs	r3, r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	440b      	add	r3, r1
 8003a92:	334d      	adds	r3, #77	@ 0x4d
 8003a94:	2202      	movs	r2, #2
 8003a96:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003a98:	78fa      	ldrb	r2, [r7, #3]
 8003a9a:	6879      	ldr	r1, [r7, #4]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	011b      	lsls	r3, r3, #4
 8003aa0:	1a9b      	subs	r3, r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	440b      	add	r3, r1
 8003aa6:	334c      	adds	r3, #76	@ 0x4c
 8003aa8:	2205      	movs	r2, #5
 8003aaa:	701a      	strb	r2, [r3, #0]
 8003aac:	e2ac      	b.n	8004008 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003aae:	78fa      	ldrb	r2, [r7, #3]
 8003ab0:	6879      	ldr	r1, [r7, #4]
 8003ab2:	4613      	mov	r3, r2
 8003ab4:	011b      	lsls	r3, r3, #4
 8003ab6:	1a9b      	subs	r3, r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	440b      	add	r3, r1
 8003abc:	334d      	adds	r3, #77	@ 0x4d
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	2b07      	cmp	r3, #7
 8003ac2:	d00b      	beq.n	8003adc <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003ac4:	78fa      	ldrb	r2, [r7, #3]
 8003ac6:	6879      	ldr	r1, [r7, #4]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	011b      	lsls	r3, r3, #4
 8003acc:	1a9b      	subs	r3, r3, r2
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	440b      	add	r3, r1
 8003ad2:	334d      	adds	r3, #77	@ 0x4d
 8003ad4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003ad6:	2b09      	cmp	r3, #9
 8003ad8:	f040 80a6 	bne.w	8003c28 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003adc:	78fa      	ldrb	r2, [r7, #3]
 8003ade:	6879      	ldr	r1, [r7, #4]
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	011b      	lsls	r3, r3, #4
 8003ae4:	1a9b      	subs	r3, r3, r2
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	440b      	add	r3, r1
 8003aea:	334d      	adds	r3, #77	@ 0x4d
 8003aec:	2202      	movs	r2, #2
 8003aee:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003af0:	78fa      	ldrb	r2, [r7, #3]
 8003af2:	6879      	ldr	r1, [r7, #4]
 8003af4:	4613      	mov	r3, r2
 8003af6:	011b      	lsls	r3, r3, #4
 8003af8:	1a9b      	subs	r3, r3, r2
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	440b      	add	r3, r1
 8003afe:	3344      	adds	r3, #68	@ 0x44
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	1c59      	adds	r1, r3, #1
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	4613      	mov	r3, r2
 8003b08:	011b      	lsls	r3, r3, #4
 8003b0a:	1a9b      	subs	r3, r3, r2
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	4403      	add	r3, r0
 8003b10:	3344      	adds	r3, #68	@ 0x44
 8003b12:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003b14:	78fa      	ldrb	r2, [r7, #3]
 8003b16:	6879      	ldr	r1, [r7, #4]
 8003b18:	4613      	mov	r3, r2
 8003b1a:	011b      	lsls	r3, r3, #4
 8003b1c:	1a9b      	subs	r3, r3, r2
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	440b      	add	r3, r1
 8003b22:	3344      	adds	r3, #68	@ 0x44
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	2b02      	cmp	r3, #2
 8003b28:	d943      	bls.n	8003bb2 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003b2a:	78fa      	ldrb	r2, [r7, #3]
 8003b2c:	6879      	ldr	r1, [r7, #4]
 8003b2e:	4613      	mov	r3, r2
 8003b30:	011b      	lsls	r3, r3, #4
 8003b32:	1a9b      	subs	r3, r3, r2
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	440b      	add	r3, r1
 8003b38:	3344      	adds	r3, #68	@ 0x44
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003b3e:	78fa      	ldrb	r2, [r7, #3]
 8003b40:	6879      	ldr	r1, [r7, #4]
 8003b42:	4613      	mov	r3, r2
 8003b44:	011b      	lsls	r3, r3, #4
 8003b46:	1a9b      	subs	r3, r3, r2
 8003b48:	009b      	lsls	r3, r3, #2
 8003b4a:	440b      	add	r3, r1
 8003b4c:	331a      	adds	r3, #26
 8003b4e:	781b      	ldrb	r3, [r3, #0]
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d123      	bne.n	8003b9c <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003b54:	78fa      	ldrb	r2, [r7, #3]
 8003b56:	6879      	ldr	r1, [r7, #4]
 8003b58:	4613      	mov	r3, r2
 8003b5a:	011b      	lsls	r3, r3, #4
 8003b5c:	1a9b      	subs	r3, r3, r2
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	440b      	add	r3, r1
 8003b62:	331b      	adds	r3, #27
 8003b64:	2200      	movs	r2, #0
 8003b66:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003b68:	78fa      	ldrb	r2, [r7, #3]
 8003b6a:	6879      	ldr	r1, [r7, #4]
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	011b      	lsls	r3, r3, #4
 8003b70:	1a9b      	subs	r3, r3, r2
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	440b      	add	r3, r1
 8003b76:	331c      	adds	r3, #28
 8003b78:	2200      	movs	r2, #0
 8003b7a:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003b7c:	78fb      	ldrb	r3, [r7, #3]
 8003b7e:	015a      	lsls	r2, r3, #5
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	4413      	add	r3, r2
 8003b84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	78fa      	ldrb	r2, [r7, #3]
 8003b8c:	0151      	lsls	r1, r2, #5
 8003b8e:	693a      	ldr	r2, [r7, #16]
 8003b90:	440a      	add	r2, r1
 8003b92:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003b96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b9a:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003b9c:	78fa      	ldrb	r2, [r7, #3]
 8003b9e:	6879      	ldr	r1, [r7, #4]
 8003ba0:	4613      	mov	r3, r2
 8003ba2:	011b      	lsls	r3, r3, #4
 8003ba4:	1a9b      	subs	r3, r3, r2
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	440b      	add	r3, r1
 8003baa:	334c      	adds	r3, #76	@ 0x4c
 8003bac:	2204      	movs	r2, #4
 8003bae:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003bb0:	e229      	b.n	8004006 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003bb2:	78fa      	ldrb	r2, [r7, #3]
 8003bb4:	6879      	ldr	r1, [r7, #4]
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	011b      	lsls	r3, r3, #4
 8003bba:	1a9b      	subs	r3, r3, r2
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	440b      	add	r3, r1
 8003bc0:	334c      	adds	r3, #76	@ 0x4c
 8003bc2:	2202      	movs	r2, #2
 8003bc4:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003bc6:	78fa      	ldrb	r2, [r7, #3]
 8003bc8:	6879      	ldr	r1, [r7, #4]
 8003bca:	4613      	mov	r3, r2
 8003bcc:	011b      	lsls	r3, r3, #4
 8003bce:	1a9b      	subs	r3, r3, r2
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	440b      	add	r3, r1
 8003bd4:	3326      	adds	r3, #38	@ 0x26
 8003bd6:	781b      	ldrb	r3, [r3, #0]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00b      	beq.n	8003bf4 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003bdc:	78fa      	ldrb	r2, [r7, #3]
 8003bde:	6879      	ldr	r1, [r7, #4]
 8003be0:	4613      	mov	r3, r2
 8003be2:	011b      	lsls	r3, r3, #4
 8003be4:	1a9b      	subs	r3, r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	440b      	add	r3, r1
 8003bea:	3326      	adds	r3, #38	@ 0x26
 8003bec:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	f040 8209 	bne.w	8004006 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003bf4:	78fb      	ldrb	r3, [r7, #3]
 8003bf6:	015a      	lsls	r2, r3, #5
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	4413      	add	r3, r2
 8003bfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003c0a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003c12:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003c14:	78fb      	ldrb	r3, [r7, #3]
 8003c16:	015a      	lsls	r2, r3, #5
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	4413      	add	r3, r2
 8003c1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c20:	461a      	mov	r2, r3
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003c26:	e1ee      	b.n	8004006 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003c28:	78fa      	ldrb	r2, [r7, #3]
 8003c2a:	6879      	ldr	r1, [r7, #4]
 8003c2c:	4613      	mov	r3, r2
 8003c2e:	011b      	lsls	r3, r3, #4
 8003c30:	1a9b      	subs	r3, r3, r2
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	440b      	add	r3, r1
 8003c36:	334d      	adds	r3, #77	@ 0x4d
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	2b05      	cmp	r3, #5
 8003c3c:	f040 80c8 	bne.w	8003dd0 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003c40:	78fa      	ldrb	r2, [r7, #3]
 8003c42:	6879      	ldr	r1, [r7, #4]
 8003c44:	4613      	mov	r3, r2
 8003c46:	011b      	lsls	r3, r3, #4
 8003c48:	1a9b      	subs	r3, r3, r2
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	440b      	add	r3, r1
 8003c4e:	334d      	adds	r3, #77	@ 0x4d
 8003c50:	2202      	movs	r2, #2
 8003c52:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003c54:	78fa      	ldrb	r2, [r7, #3]
 8003c56:	6879      	ldr	r1, [r7, #4]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	011b      	lsls	r3, r3, #4
 8003c5c:	1a9b      	subs	r3, r3, r2
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	440b      	add	r3, r1
 8003c62:	331b      	adds	r3, #27
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	f040 81ce 	bne.w	8004008 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003c6c:	78fa      	ldrb	r2, [r7, #3]
 8003c6e:	6879      	ldr	r1, [r7, #4]
 8003c70:	4613      	mov	r3, r2
 8003c72:	011b      	lsls	r3, r3, #4
 8003c74:	1a9b      	subs	r3, r3, r2
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	440b      	add	r3, r1
 8003c7a:	3326      	adds	r3, #38	@ 0x26
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	2b03      	cmp	r3, #3
 8003c80:	d16b      	bne.n	8003d5a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003c82:	78fa      	ldrb	r2, [r7, #3]
 8003c84:	6879      	ldr	r1, [r7, #4]
 8003c86:	4613      	mov	r3, r2
 8003c88:	011b      	lsls	r3, r3, #4
 8003c8a:	1a9b      	subs	r3, r3, r2
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	440b      	add	r3, r1
 8003c90:	3348      	adds	r3, #72	@ 0x48
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	1c59      	adds	r1, r3, #1
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	4613      	mov	r3, r2
 8003c9a:	011b      	lsls	r3, r3, #4
 8003c9c:	1a9b      	subs	r3, r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	4403      	add	r3, r0
 8003ca2:	3348      	adds	r3, #72	@ 0x48
 8003ca4:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003ca6:	78fa      	ldrb	r2, [r7, #3]
 8003ca8:	6879      	ldr	r1, [r7, #4]
 8003caa:	4613      	mov	r3, r2
 8003cac:	011b      	lsls	r3, r3, #4
 8003cae:	1a9b      	subs	r3, r3, r2
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	440b      	add	r3, r1
 8003cb4:	3348      	adds	r3, #72	@ 0x48
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	2b02      	cmp	r3, #2
 8003cba:	d943      	bls.n	8003d44 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003cbc:	78fa      	ldrb	r2, [r7, #3]
 8003cbe:	6879      	ldr	r1, [r7, #4]
 8003cc0:	4613      	mov	r3, r2
 8003cc2:	011b      	lsls	r3, r3, #4
 8003cc4:	1a9b      	subs	r3, r3, r2
 8003cc6:	009b      	lsls	r3, r3, #2
 8003cc8:	440b      	add	r3, r1
 8003cca:	3348      	adds	r3, #72	@ 0x48
 8003ccc:	2200      	movs	r2, #0
 8003cce:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003cd0:	78fa      	ldrb	r2, [r7, #3]
 8003cd2:	6879      	ldr	r1, [r7, #4]
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	011b      	lsls	r3, r3, #4
 8003cd8:	1a9b      	subs	r3, r3, r2
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	440b      	add	r3, r1
 8003cde:	331b      	adds	r3, #27
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003ce4:	78fa      	ldrb	r2, [r7, #3]
 8003ce6:	6879      	ldr	r1, [r7, #4]
 8003ce8:	4613      	mov	r3, r2
 8003cea:	011b      	lsls	r3, r3, #4
 8003cec:	1a9b      	subs	r3, r3, r2
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	440b      	add	r3, r1
 8003cf2:	3344      	adds	r3, #68	@ 0x44
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d809      	bhi.n	8003d0e <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003cfa:	78fa      	ldrb	r2, [r7, #3]
 8003cfc:	6879      	ldr	r1, [r7, #4]
 8003cfe:	4613      	mov	r3, r2
 8003d00:	011b      	lsls	r3, r3, #4
 8003d02:	1a9b      	subs	r3, r3, r2
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	440b      	add	r3, r1
 8003d08:	331c      	adds	r3, #28
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003d0e:	78fb      	ldrb	r3, [r7, #3]
 8003d10:	015a      	lsls	r2, r3, #5
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	4413      	add	r3, r2
 8003d16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	78fa      	ldrb	r2, [r7, #3]
 8003d1e:	0151      	lsls	r1, r2, #5
 8003d20:	693a      	ldr	r2, [r7, #16]
 8003d22:	440a      	add	r2, r1
 8003d24:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003d28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d2c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8003d2e:	78fa      	ldrb	r2, [r7, #3]
 8003d30:	6879      	ldr	r1, [r7, #4]
 8003d32:	4613      	mov	r3, r2
 8003d34:	011b      	lsls	r3, r3, #4
 8003d36:	1a9b      	subs	r3, r3, r2
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	440b      	add	r3, r1
 8003d3c:	334c      	adds	r3, #76	@ 0x4c
 8003d3e:	2204      	movs	r2, #4
 8003d40:	701a      	strb	r2, [r3, #0]
 8003d42:	e014      	b.n	8003d6e <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003d44:	78fa      	ldrb	r2, [r7, #3]
 8003d46:	6879      	ldr	r1, [r7, #4]
 8003d48:	4613      	mov	r3, r2
 8003d4a:	011b      	lsls	r3, r3, #4
 8003d4c:	1a9b      	subs	r3, r3, r2
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	440b      	add	r3, r1
 8003d52:	334c      	adds	r3, #76	@ 0x4c
 8003d54:	2202      	movs	r2, #2
 8003d56:	701a      	strb	r2, [r3, #0]
 8003d58:	e009      	b.n	8003d6e <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003d5a:	78fa      	ldrb	r2, [r7, #3]
 8003d5c:	6879      	ldr	r1, [r7, #4]
 8003d5e:	4613      	mov	r3, r2
 8003d60:	011b      	lsls	r3, r3, #4
 8003d62:	1a9b      	subs	r3, r3, r2
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	440b      	add	r3, r1
 8003d68:	334c      	adds	r3, #76	@ 0x4c
 8003d6a:	2202      	movs	r2, #2
 8003d6c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003d6e:	78fa      	ldrb	r2, [r7, #3]
 8003d70:	6879      	ldr	r1, [r7, #4]
 8003d72:	4613      	mov	r3, r2
 8003d74:	011b      	lsls	r3, r3, #4
 8003d76:	1a9b      	subs	r3, r3, r2
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	440b      	add	r3, r1
 8003d7c:	3326      	adds	r3, #38	@ 0x26
 8003d7e:	781b      	ldrb	r3, [r3, #0]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d00b      	beq.n	8003d9c <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003d84:	78fa      	ldrb	r2, [r7, #3]
 8003d86:	6879      	ldr	r1, [r7, #4]
 8003d88:	4613      	mov	r3, r2
 8003d8a:	011b      	lsls	r3, r3, #4
 8003d8c:	1a9b      	subs	r3, r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	440b      	add	r3, r1
 8003d92:	3326      	adds	r3, #38	@ 0x26
 8003d94:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003d96:	2b02      	cmp	r3, #2
 8003d98:	f040 8136 	bne.w	8004008 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003d9c:	78fb      	ldrb	r3, [r7, #3]
 8003d9e:	015a      	lsls	r2, r3, #5
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	4413      	add	r3, r2
 8003da4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003db2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003dba:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003dbc:	78fb      	ldrb	r3, [r7, #3]
 8003dbe:	015a      	lsls	r2, r3, #5
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	4413      	add	r3, r2
 8003dc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dc8:	461a      	mov	r2, r3
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6013      	str	r3, [r2, #0]
 8003dce:	e11b      	b.n	8004008 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003dd0:	78fa      	ldrb	r2, [r7, #3]
 8003dd2:	6879      	ldr	r1, [r7, #4]
 8003dd4:	4613      	mov	r3, r2
 8003dd6:	011b      	lsls	r3, r3, #4
 8003dd8:	1a9b      	subs	r3, r3, r2
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	440b      	add	r3, r1
 8003dde:	334d      	adds	r3, #77	@ 0x4d
 8003de0:	781b      	ldrb	r3, [r3, #0]
 8003de2:	2b03      	cmp	r3, #3
 8003de4:	f040 8081 	bne.w	8003eea <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003de8:	78fa      	ldrb	r2, [r7, #3]
 8003dea:	6879      	ldr	r1, [r7, #4]
 8003dec:	4613      	mov	r3, r2
 8003dee:	011b      	lsls	r3, r3, #4
 8003df0:	1a9b      	subs	r3, r3, r2
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	440b      	add	r3, r1
 8003df6:	334d      	adds	r3, #77	@ 0x4d
 8003df8:	2202      	movs	r2, #2
 8003dfa:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003dfc:	78fa      	ldrb	r2, [r7, #3]
 8003dfe:	6879      	ldr	r1, [r7, #4]
 8003e00:	4613      	mov	r3, r2
 8003e02:	011b      	lsls	r3, r3, #4
 8003e04:	1a9b      	subs	r3, r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	440b      	add	r3, r1
 8003e0a:	331b      	adds	r3, #27
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	f040 80fa 	bne.w	8004008 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003e14:	78fa      	ldrb	r2, [r7, #3]
 8003e16:	6879      	ldr	r1, [r7, #4]
 8003e18:	4613      	mov	r3, r2
 8003e1a:	011b      	lsls	r3, r3, #4
 8003e1c:	1a9b      	subs	r3, r3, r2
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	440b      	add	r3, r1
 8003e22:	334c      	adds	r3, #76	@ 0x4c
 8003e24:	2202      	movs	r2, #2
 8003e26:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8003e28:	78fb      	ldrb	r3, [r7, #3]
 8003e2a:	015a      	lsls	r2, r3, #5
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	4413      	add	r3, r2
 8003e30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	78fa      	ldrb	r2, [r7, #3]
 8003e38:	0151      	lsls	r1, r2, #5
 8003e3a:	693a      	ldr	r2, [r7, #16]
 8003e3c:	440a      	add	r2, r1
 8003e3e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e46:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8003e48:	78fb      	ldrb	r3, [r7, #3]
 8003e4a:	015a      	lsls	r2, r3, #5
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	4413      	add	r3, r2
 8003e50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e54:	68db      	ldr	r3, [r3, #12]
 8003e56:	78fa      	ldrb	r2, [r7, #3]
 8003e58:	0151      	lsls	r1, r2, #5
 8003e5a:	693a      	ldr	r2, [r7, #16]
 8003e5c:	440a      	add	r2, r1
 8003e5e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e66:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003e68:	78fb      	ldrb	r3, [r7, #3]
 8003e6a:	015a      	lsls	r2, r3, #5
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	4413      	add	r3, r2
 8003e70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e74:	68db      	ldr	r3, [r3, #12]
 8003e76:	78fa      	ldrb	r2, [r7, #3]
 8003e78:	0151      	lsls	r1, r2, #5
 8003e7a:	693a      	ldr	r2, [r7, #16]
 8003e7c:	440a      	add	r2, r1
 8003e7e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e82:	f023 0320 	bic.w	r3, r3, #32
 8003e86:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e88:	78fa      	ldrb	r2, [r7, #3]
 8003e8a:	6879      	ldr	r1, [r7, #4]
 8003e8c:	4613      	mov	r3, r2
 8003e8e:	011b      	lsls	r3, r3, #4
 8003e90:	1a9b      	subs	r3, r3, r2
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	440b      	add	r3, r1
 8003e96:	3326      	adds	r3, #38	@ 0x26
 8003e98:	781b      	ldrb	r3, [r3, #0]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d00b      	beq.n	8003eb6 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003e9e:	78fa      	ldrb	r2, [r7, #3]
 8003ea0:	6879      	ldr	r1, [r7, #4]
 8003ea2:	4613      	mov	r3, r2
 8003ea4:	011b      	lsls	r3, r3, #4
 8003ea6:	1a9b      	subs	r3, r3, r2
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	440b      	add	r3, r1
 8003eac:	3326      	adds	r3, #38	@ 0x26
 8003eae:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003eb0:	2b02      	cmp	r3, #2
 8003eb2:	f040 80a9 	bne.w	8004008 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003eb6:	78fb      	ldrb	r3, [r7, #3]
 8003eb8:	015a      	lsls	r2, r3, #5
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	4413      	add	r3, r2
 8003ebe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003ecc:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003ed4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003ed6:	78fb      	ldrb	r3, [r7, #3]
 8003ed8:	015a      	lsls	r2, r3, #5
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	4413      	add	r3, r2
 8003ede:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ee2:	461a      	mov	r2, r3
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6013      	str	r3, [r2, #0]
 8003ee8:	e08e      	b.n	8004008 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003eea:	78fa      	ldrb	r2, [r7, #3]
 8003eec:	6879      	ldr	r1, [r7, #4]
 8003eee:	4613      	mov	r3, r2
 8003ef0:	011b      	lsls	r3, r3, #4
 8003ef2:	1a9b      	subs	r3, r3, r2
 8003ef4:	009b      	lsls	r3, r3, #2
 8003ef6:	440b      	add	r3, r1
 8003ef8:	334d      	adds	r3, #77	@ 0x4d
 8003efa:	781b      	ldrb	r3, [r3, #0]
 8003efc:	2b04      	cmp	r3, #4
 8003efe:	d143      	bne.n	8003f88 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f00:	78fa      	ldrb	r2, [r7, #3]
 8003f02:	6879      	ldr	r1, [r7, #4]
 8003f04:	4613      	mov	r3, r2
 8003f06:	011b      	lsls	r3, r3, #4
 8003f08:	1a9b      	subs	r3, r3, r2
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	440b      	add	r3, r1
 8003f0e:	334d      	adds	r3, #77	@ 0x4d
 8003f10:	2202      	movs	r2, #2
 8003f12:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003f14:	78fa      	ldrb	r2, [r7, #3]
 8003f16:	6879      	ldr	r1, [r7, #4]
 8003f18:	4613      	mov	r3, r2
 8003f1a:	011b      	lsls	r3, r3, #4
 8003f1c:	1a9b      	subs	r3, r3, r2
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	440b      	add	r3, r1
 8003f22:	334c      	adds	r3, #76	@ 0x4c
 8003f24:	2202      	movs	r2, #2
 8003f26:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003f28:	78fa      	ldrb	r2, [r7, #3]
 8003f2a:	6879      	ldr	r1, [r7, #4]
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	011b      	lsls	r3, r3, #4
 8003f30:	1a9b      	subs	r3, r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	440b      	add	r3, r1
 8003f36:	3326      	adds	r3, #38	@ 0x26
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d00a      	beq.n	8003f54 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003f3e:	78fa      	ldrb	r2, [r7, #3]
 8003f40:	6879      	ldr	r1, [r7, #4]
 8003f42:	4613      	mov	r3, r2
 8003f44:	011b      	lsls	r3, r3, #4
 8003f46:	1a9b      	subs	r3, r3, r2
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	440b      	add	r3, r1
 8003f4c:	3326      	adds	r3, #38	@ 0x26
 8003f4e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003f50:	2b02      	cmp	r3, #2
 8003f52:	d159      	bne.n	8004008 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003f54:	78fb      	ldrb	r3, [r7, #3]
 8003f56:	015a      	lsls	r2, r3, #5
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	4413      	add	r3, r2
 8003f5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003f6a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003f72:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003f74:	78fb      	ldrb	r3, [r7, #3]
 8003f76:	015a      	lsls	r2, r3, #5
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	4413      	add	r3, r2
 8003f7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f80:	461a      	mov	r2, r3
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6013      	str	r3, [r2, #0]
 8003f86:	e03f      	b.n	8004008 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003f88:	78fa      	ldrb	r2, [r7, #3]
 8003f8a:	6879      	ldr	r1, [r7, #4]
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	011b      	lsls	r3, r3, #4
 8003f90:	1a9b      	subs	r3, r3, r2
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	440b      	add	r3, r1
 8003f96:	334d      	adds	r3, #77	@ 0x4d
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	2b08      	cmp	r3, #8
 8003f9c:	d126      	bne.n	8003fec <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f9e:	78fa      	ldrb	r2, [r7, #3]
 8003fa0:	6879      	ldr	r1, [r7, #4]
 8003fa2:	4613      	mov	r3, r2
 8003fa4:	011b      	lsls	r3, r3, #4
 8003fa6:	1a9b      	subs	r3, r3, r2
 8003fa8:	009b      	lsls	r3, r3, #2
 8003faa:	440b      	add	r3, r1
 8003fac:	334d      	adds	r3, #77	@ 0x4d
 8003fae:	2202      	movs	r2, #2
 8003fb0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003fb2:	78fa      	ldrb	r2, [r7, #3]
 8003fb4:	6879      	ldr	r1, [r7, #4]
 8003fb6:	4613      	mov	r3, r2
 8003fb8:	011b      	lsls	r3, r3, #4
 8003fba:	1a9b      	subs	r3, r3, r2
 8003fbc:	009b      	lsls	r3, r3, #2
 8003fbe:	440b      	add	r3, r1
 8003fc0:	3344      	adds	r3, #68	@ 0x44
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	1c59      	adds	r1, r3, #1
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	4613      	mov	r3, r2
 8003fca:	011b      	lsls	r3, r3, #4
 8003fcc:	1a9b      	subs	r3, r3, r2
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	4403      	add	r3, r0
 8003fd2:	3344      	adds	r3, #68	@ 0x44
 8003fd4:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003fd6:	78fa      	ldrb	r2, [r7, #3]
 8003fd8:	6879      	ldr	r1, [r7, #4]
 8003fda:	4613      	mov	r3, r2
 8003fdc:	011b      	lsls	r3, r3, #4
 8003fde:	1a9b      	subs	r3, r3, r2
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	440b      	add	r3, r1
 8003fe4:	334c      	adds	r3, #76	@ 0x4c
 8003fe6:	2204      	movs	r2, #4
 8003fe8:	701a      	strb	r2, [r3, #0]
 8003fea:	e00d      	b.n	8004008 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003fec:	78fa      	ldrb	r2, [r7, #3]
 8003fee:	6879      	ldr	r1, [r7, #4]
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	011b      	lsls	r3, r3, #4
 8003ff4:	1a9b      	subs	r3, r3, r2
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	440b      	add	r3, r1
 8003ffa:	334d      	adds	r3, #77	@ 0x4d
 8003ffc:	781b      	ldrb	r3, [r3, #0]
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	f000 8100 	beq.w	8004204 <HCD_HC_IN_IRQHandler+0xcca>
 8004004:	e000      	b.n	8004008 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004006:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004008:	78fa      	ldrb	r2, [r7, #3]
 800400a:	6879      	ldr	r1, [r7, #4]
 800400c:	4613      	mov	r3, r2
 800400e:	011b      	lsls	r3, r3, #4
 8004010:	1a9b      	subs	r3, r3, r2
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	440b      	add	r3, r1
 8004016:	334c      	adds	r3, #76	@ 0x4c
 8004018:	781a      	ldrb	r2, [r3, #0]
 800401a:	78fb      	ldrb	r3, [r7, #3]
 800401c:	4619      	mov	r1, r3
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f007 fb8a 	bl	800b738 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004024:	e0ef      	b.n	8004206 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	78fa      	ldrb	r2, [r7, #3]
 800402c:	4611      	mov	r1, r2
 800402e:	4618      	mov	r0, r3
 8004030:	f004 fa79 	bl	8008526 <USB_ReadChInterrupts>
 8004034:	4603      	mov	r3, r0
 8004036:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800403a:	2b40      	cmp	r3, #64	@ 0x40
 800403c:	d12f      	bne.n	800409e <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800403e:	78fb      	ldrb	r3, [r7, #3]
 8004040:	015a      	lsls	r2, r3, #5
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	4413      	add	r3, r2
 8004046:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800404a:	461a      	mov	r2, r3
 800404c:	2340      	movs	r3, #64	@ 0x40
 800404e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004050:	78fa      	ldrb	r2, [r7, #3]
 8004052:	6879      	ldr	r1, [r7, #4]
 8004054:	4613      	mov	r3, r2
 8004056:	011b      	lsls	r3, r3, #4
 8004058:	1a9b      	subs	r3, r3, r2
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	440b      	add	r3, r1
 800405e:	334d      	adds	r3, #77	@ 0x4d
 8004060:	2205      	movs	r2, #5
 8004062:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004064:	78fa      	ldrb	r2, [r7, #3]
 8004066:	6879      	ldr	r1, [r7, #4]
 8004068:	4613      	mov	r3, r2
 800406a:	011b      	lsls	r3, r3, #4
 800406c:	1a9b      	subs	r3, r3, r2
 800406e:	009b      	lsls	r3, r3, #2
 8004070:	440b      	add	r3, r1
 8004072:	331a      	adds	r3, #26
 8004074:	781b      	ldrb	r3, [r3, #0]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d109      	bne.n	800408e <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800407a:	78fa      	ldrb	r2, [r7, #3]
 800407c:	6879      	ldr	r1, [r7, #4]
 800407e:	4613      	mov	r3, r2
 8004080:	011b      	lsls	r3, r3, #4
 8004082:	1a9b      	subs	r3, r3, r2
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	440b      	add	r3, r1
 8004088:	3344      	adds	r3, #68	@ 0x44
 800408a:	2200      	movs	r2, #0
 800408c:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	78fa      	ldrb	r2, [r7, #3]
 8004094:	4611      	mov	r1, r2
 8004096:	4618      	mov	r0, r3
 8004098:	f004 ffef 	bl	800907a <USB_HC_Halt>
 800409c:	e0b3      	b.n	8004206 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	78fa      	ldrb	r2, [r7, #3]
 80040a4:	4611      	mov	r1, r2
 80040a6:	4618      	mov	r0, r3
 80040a8:	f004 fa3d 	bl	8008526 <USB_ReadChInterrupts>
 80040ac:	4603      	mov	r3, r0
 80040ae:	f003 0310 	and.w	r3, r3, #16
 80040b2:	2b10      	cmp	r3, #16
 80040b4:	f040 80a7 	bne.w	8004206 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80040b8:	78fa      	ldrb	r2, [r7, #3]
 80040ba:	6879      	ldr	r1, [r7, #4]
 80040bc:	4613      	mov	r3, r2
 80040be:	011b      	lsls	r3, r3, #4
 80040c0:	1a9b      	subs	r3, r3, r2
 80040c2:	009b      	lsls	r3, r3, #2
 80040c4:	440b      	add	r3, r1
 80040c6:	3326      	adds	r3, #38	@ 0x26
 80040c8:	781b      	ldrb	r3, [r3, #0]
 80040ca:	2b03      	cmp	r3, #3
 80040cc:	d11b      	bne.n	8004106 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80040ce:	78fa      	ldrb	r2, [r7, #3]
 80040d0:	6879      	ldr	r1, [r7, #4]
 80040d2:	4613      	mov	r3, r2
 80040d4:	011b      	lsls	r3, r3, #4
 80040d6:	1a9b      	subs	r3, r3, r2
 80040d8:	009b      	lsls	r3, r3, #2
 80040da:	440b      	add	r3, r1
 80040dc:	3344      	adds	r3, #68	@ 0x44
 80040de:	2200      	movs	r2, #0
 80040e0:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80040e2:	78fa      	ldrb	r2, [r7, #3]
 80040e4:	6879      	ldr	r1, [r7, #4]
 80040e6:	4613      	mov	r3, r2
 80040e8:	011b      	lsls	r3, r3, #4
 80040ea:	1a9b      	subs	r3, r3, r2
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	440b      	add	r3, r1
 80040f0:	334d      	adds	r3, #77	@ 0x4d
 80040f2:	2204      	movs	r2, #4
 80040f4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	78fa      	ldrb	r2, [r7, #3]
 80040fc:	4611      	mov	r1, r2
 80040fe:	4618      	mov	r0, r3
 8004100:	f004 ffbb 	bl	800907a <USB_HC_Halt>
 8004104:	e03f      	b.n	8004186 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004106:	78fa      	ldrb	r2, [r7, #3]
 8004108:	6879      	ldr	r1, [r7, #4]
 800410a:	4613      	mov	r3, r2
 800410c:	011b      	lsls	r3, r3, #4
 800410e:	1a9b      	subs	r3, r3, r2
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	440b      	add	r3, r1
 8004114:	3326      	adds	r3, #38	@ 0x26
 8004116:	781b      	ldrb	r3, [r3, #0]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d00a      	beq.n	8004132 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800411c:	78fa      	ldrb	r2, [r7, #3]
 800411e:	6879      	ldr	r1, [r7, #4]
 8004120:	4613      	mov	r3, r2
 8004122:	011b      	lsls	r3, r3, #4
 8004124:	1a9b      	subs	r3, r3, r2
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	440b      	add	r3, r1
 800412a:	3326      	adds	r3, #38	@ 0x26
 800412c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800412e:	2b02      	cmp	r3, #2
 8004130:	d129      	bne.n	8004186 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004132:	78fa      	ldrb	r2, [r7, #3]
 8004134:	6879      	ldr	r1, [r7, #4]
 8004136:	4613      	mov	r3, r2
 8004138:	011b      	lsls	r3, r3, #4
 800413a:	1a9b      	subs	r3, r3, r2
 800413c:	009b      	lsls	r3, r3, #2
 800413e:	440b      	add	r3, r1
 8004140:	3344      	adds	r3, #68	@ 0x44
 8004142:	2200      	movs	r2, #0
 8004144:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	799b      	ldrb	r3, [r3, #6]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d00a      	beq.n	8004164 <HCD_HC_IN_IRQHandler+0xc2a>
 800414e:	78fa      	ldrb	r2, [r7, #3]
 8004150:	6879      	ldr	r1, [r7, #4]
 8004152:	4613      	mov	r3, r2
 8004154:	011b      	lsls	r3, r3, #4
 8004156:	1a9b      	subs	r3, r3, r2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	440b      	add	r3, r1
 800415c:	331b      	adds	r3, #27
 800415e:	781b      	ldrb	r3, [r3, #0]
 8004160:	2b01      	cmp	r3, #1
 8004162:	d110      	bne.n	8004186 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8004164:	78fa      	ldrb	r2, [r7, #3]
 8004166:	6879      	ldr	r1, [r7, #4]
 8004168:	4613      	mov	r3, r2
 800416a:	011b      	lsls	r3, r3, #4
 800416c:	1a9b      	subs	r3, r3, r2
 800416e:	009b      	lsls	r3, r3, #2
 8004170:	440b      	add	r3, r1
 8004172:	334d      	adds	r3, #77	@ 0x4d
 8004174:	2204      	movs	r2, #4
 8004176:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	78fa      	ldrb	r2, [r7, #3]
 800417e:	4611      	mov	r1, r2
 8004180:	4618      	mov	r0, r3
 8004182:	f004 ff7a 	bl	800907a <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004186:	78fa      	ldrb	r2, [r7, #3]
 8004188:	6879      	ldr	r1, [r7, #4]
 800418a:	4613      	mov	r3, r2
 800418c:	011b      	lsls	r3, r3, #4
 800418e:	1a9b      	subs	r3, r3, r2
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	440b      	add	r3, r1
 8004194:	331b      	adds	r3, #27
 8004196:	781b      	ldrb	r3, [r3, #0]
 8004198:	2b01      	cmp	r3, #1
 800419a:	d129      	bne.n	80041f0 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800419c:	78fa      	ldrb	r2, [r7, #3]
 800419e:	6879      	ldr	r1, [r7, #4]
 80041a0:	4613      	mov	r3, r2
 80041a2:	011b      	lsls	r3, r3, #4
 80041a4:	1a9b      	subs	r3, r3, r2
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	440b      	add	r3, r1
 80041aa:	331b      	adds	r3, #27
 80041ac:	2200      	movs	r2, #0
 80041ae:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80041b0:	78fb      	ldrb	r3, [r7, #3]
 80041b2:	015a      	lsls	r2, r3, #5
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	4413      	add	r3, r2
 80041b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	78fa      	ldrb	r2, [r7, #3]
 80041c0:	0151      	lsls	r1, r2, #5
 80041c2:	693a      	ldr	r2, [r7, #16]
 80041c4:	440a      	add	r2, r1
 80041c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80041ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041ce:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80041d0:	78fb      	ldrb	r3, [r7, #3]
 80041d2:	015a      	lsls	r2, r3, #5
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	4413      	add	r3, r2
 80041d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041dc:	68db      	ldr	r3, [r3, #12]
 80041de:	78fa      	ldrb	r2, [r7, #3]
 80041e0:	0151      	lsls	r1, r2, #5
 80041e2:	693a      	ldr	r2, [r7, #16]
 80041e4:	440a      	add	r2, r1
 80041e6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80041ea:	f043 0320 	orr.w	r3, r3, #32
 80041ee:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80041f0:	78fb      	ldrb	r3, [r7, #3]
 80041f2:	015a      	lsls	r2, r3, #5
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	4413      	add	r3, r2
 80041f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041fc:	461a      	mov	r2, r3
 80041fe:	2310      	movs	r3, #16
 8004200:	6093      	str	r3, [r2, #8]
 8004202:	e000      	b.n	8004206 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8004204:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8004206:	3718      	adds	r7, #24
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}

0800420c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b086      	sub	sp, #24
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
 8004214:	460b      	mov	r3, r1
 8004216:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	78fa      	ldrb	r2, [r7, #3]
 8004228:	4611      	mov	r1, r2
 800422a:	4618      	mov	r0, r3
 800422c:	f004 f97b 	bl	8008526 <USB_ReadChInterrupts>
 8004230:	4603      	mov	r3, r0
 8004232:	f003 0304 	and.w	r3, r3, #4
 8004236:	2b04      	cmp	r3, #4
 8004238:	d11b      	bne.n	8004272 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800423a:	78fb      	ldrb	r3, [r7, #3]
 800423c:	015a      	lsls	r2, r3, #5
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	4413      	add	r3, r2
 8004242:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004246:	461a      	mov	r2, r3
 8004248:	2304      	movs	r3, #4
 800424a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800424c:	78fa      	ldrb	r2, [r7, #3]
 800424e:	6879      	ldr	r1, [r7, #4]
 8004250:	4613      	mov	r3, r2
 8004252:	011b      	lsls	r3, r3, #4
 8004254:	1a9b      	subs	r3, r3, r2
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	440b      	add	r3, r1
 800425a:	334d      	adds	r3, #77	@ 0x4d
 800425c:	2207      	movs	r2, #7
 800425e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	78fa      	ldrb	r2, [r7, #3]
 8004266:	4611      	mov	r1, r2
 8004268:	4618      	mov	r0, r3
 800426a:	f004 ff06 	bl	800907a <USB_HC_Halt>
 800426e:	f000 bc89 	b.w	8004b84 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	78fa      	ldrb	r2, [r7, #3]
 8004278:	4611      	mov	r1, r2
 800427a:	4618      	mov	r0, r3
 800427c:	f004 f953 	bl	8008526 <USB_ReadChInterrupts>
 8004280:	4603      	mov	r3, r0
 8004282:	f003 0320 	and.w	r3, r3, #32
 8004286:	2b20      	cmp	r3, #32
 8004288:	f040 8082 	bne.w	8004390 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800428c:	78fb      	ldrb	r3, [r7, #3]
 800428e:	015a      	lsls	r2, r3, #5
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	4413      	add	r3, r2
 8004294:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004298:	461a      	mov	r2, r3
 800429a:	2320      	movs	r3, #32
 800429c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800429e:	78fa      	ldrb	r2, [r7, #3]
 80042a0:	6879      	ldr	r1, [r7, #4]
 80042a2:	4613      	mov	r3, r2
 80042a4:	011b      	lsls	r3, r3, #4
 80042a6:	1a9b      	subs	r3, r3, r2
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	440b      	add	r3, r1
 80042ac:	3319      	adds	r3, #25
 80042ae:	781b      	ldrb	r3, [r3, #0]
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d124      	bne.n	80042fe <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80042b4:	78fa      	ldrb	r2, [r7, #3]
 80042b6:	6879      	ldr	r1, [r7, #4]
 80042b8:	4613      	mov	r3, r2
 80042ba:	011b      	lsls	r3, r3, #4
 80042bc:	1a9b      	subs	r3, r3, r2
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	440b      	add	r3, r1
 80042c2:	3319      	adds	r3, #25
 80042c4:	2200      	movs	r2, #0
 80042c6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80042c8:	78fa      	ldrb	r2, [r7, #3]
 80042ca:	6879      	ldr	r1, [r7, #4]
 80042cc:	4613      	mov	r3, r2
 80042ce:	011b      	lsls	r3, r3, #4
 80042d0:	1a9b      	subs	r3, r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	440b      	add	r3, r1
 80042d6:	334c      	adds	r3, #76	@ 0x4c
 80042d8:	2202      	movs	r2, #2
 80042da:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80042dc:	78fa      	ldrb	r2, [r7, #3]
 80042de:	6879      	ldr	r1, [r7, #4]
 80042e0:	4613      	mov	r3, r2
 80042e2:	011b      	lsls	r3, r3, #4
 80042e4:	1a9b      	subs	r3, r3, r2
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	440b      	add	r3, r1
 80042ea:	334d      	adds	r3, #77	@ 0x4d
 80042ec:	2203      	movs	r2, #3
 80042ee:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	78fa      	ldrb	r2, [r7, #3]
 80042f6:	4611      	mov	r1, r2
 80042f8:	4618      	mov	r0, r3
 80042fa:	f004 febe 	bl	800907a <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80042fe:	78fa      	ldrb	r2, [r7, #3]
 8004300:	6879      	ldr	r1, [r7, #4]
 8004302:	4613      	mov	r3, r2
 8004304:	011b      	lsls	r3, r3, #4
 8004306:	1a9b      	subs	r3, r3, r2
 8004308:	009b      	lsls	r3, r3, #2
 800430a:	440b      	add	r3, r1
 800430c:	331a      	adds	r3, #26
 800430e:	781b      	ldrb	r3, [r3, #0]
 8004310:	2b01      	cmp	r3, #1
 8004312:	f040 8437 	bne.w	8004b84 <HCD_HC_OUT_IRQHandler+0x978>
 8004316:	78fa      	ldrb	r2, [r7, #3]
 8004318:	6879      	ldr	r1, [r7, #4]
 800431a:	4613      	mov	r3, r2
 800431c:	011b      	lsls	r3, r3, #4
 800431e:	1a9b      	subs	r3, r3, r2
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	440b      	add	r3, r1
 8004324:	331b      	adds	r3, #27
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	2b00      	cmp	r3, #0
 800432a:	f040 842b 	bne.w	8004b84 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800432e:	78fa      	ldrb	r2, [r7, #3]
 8004330:	6879      	ldr	r1, [r7, #4]
 8004332:	4613      	mov	r3, r2
 8004334:	011b      	lsls	r3, r3, #4
 8004336:	1a9b      	subs	r3, r3, r2
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	440b      	add	r3, r1
 800433c:	3326      	adds	r3, #38	@ 0x26
 800433e:	781b      	ldrb	r3, [r3, #0]
 8004340:	2b01      	cmp	r3, #1
 8004342:	d009      	beq.n	8004358 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004344:	78fa      	ldrb	r2, [r7, #3]
 8004346:	6879      	ldr	r1, [r7, #4]
 8004348:	4613      	mov	r3, r2
 800434a:	011b      	lsls	r3, r3, #4
 800434c:	1a9b      	subs	r3, r3, r2
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	440b      	add	r3, r1
 8004352:	331b      	adds	r3, #27
 8004354:	2201      	movs	r2, #1
 8004356:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004358:	78fa      	ldrb	r2, [r7, #3]
 800435a:	6879      	ldr	r1, [r7, #4]
 800435c:	4613      	mov	r3, r2
 800435e:	011b      	lsls	r3, r3, #4
 8004360:	1a9b      	subs	r3, r3, r2
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	440b      	add	r3, r1
 8004366:	334d      	adds	r3, #77	@ 0x4d
 8004368:	2203      	movs	r2, #3
 800436a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	78fa      	ldrb	r2, [r7, #3]
 8004372:	4611      	mov	r1, r2
 8004374:	4618      	mov	r0, r3
 8004376:	f004 fe80 	bl	800907a <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800437a:	78fa      	ldrb	r2, [r7, #3]
 800437c:	6879      	ldr	r1, [r7, #4]
 800437e:	4613      	mov	r3, r2
 8004380:	011b      	lsls	r3, r3, #4
 8004382:	1a9b      	subs	r3, r3, r2
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	440b      	add	r3, r1
 8004388:	3344      	adds	r3, #68	@ 0x44
 800438a:	2200      	movs	r2, #0
 800438c:	601a      	str	r2, [r3, #0]
 800438e:	e3f9      	b.n	8004b84 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	78fa      	ldrb	r2, [r7, #3]
 8004396:	4611      	mov	r1, r2
 8004398:	4618      	mov	r0, r3
 800439a:	f004 f8c4 	bl	8008526 <USB_ReadChInterrupts>
 800439e:	4603      	mov	r3, r0
 80043a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043a8:	d111      	bne.n	80043ce <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80043aa:	78fb      	ldrb	r3, [r7, #3]
 80043ac:	015a      	lsls	r2, r3, #5
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	4413      	add	r3, r2
 80043b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043b6:	461a      	mov	r2, r3
 80043b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80043bc:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	78fa      	ldrb	r2, [r7, #3]
 80043c4:	4611      	mov	r1, r2
 80043c6:	4618      	mov	r0, r3
 80043c8:	f004 fe57 	bl	800907a <USB_HC_Halt>
 80043cc:	e3da      	b.n	8004b84 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	78fa      	ldrb	r2, [r7, #3]
 80043d4:	4611      	mov	r1, r2
 80043d6:	4618      	mov	r0, r3
 80043d8:	f004 f8a5 	bl	8008526 <USB_ReadChInterrupts>
 80043dc:	4603      	mov	r3, r0
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d168      	bne.n	80044b8 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80043e6:	78fa      	ldrb	r2, [r7, #3]
 80043e8:	6879      	ldr	r1, [r7, #4]
 80043ea:	4613      	mov	r3, r2
 80043ec:	011b      	lsls	r3, r3, #4
 80043ee:	1a9b      	subs	r3, r3, r2
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	440b      	add	r3, r1
 80043f4:	3344      	adds	r3, #68	@ 0x44
 80043f6:	2200      	movs	r2, #0
 80043f8:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	78fa      	ldrb	r2, [r7, #3]
 8004400:	4611      	mov	r1, r2
 8004402:	4618      	mov	r0, r3
 8004404:	f004 f88f 	bl	8008526 <USB_ReadChInterrupts>
 8004408:	4603      	mov	r3, r0
 800440a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800440e:	2b40      	cmp	r3, #64	@ 0x40
 8004410:	d112      	bne.n	8004438 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004412:	78fa      	ldrb	r2, [r7, #3]
 8004414:	6879      	ldr	r1, [r7, #4]
 8004416:	4613      	mov	r3, r2
 8004418:	011b      	lsls	r3, r3, #4
 800441a:	1a9b      	subs	r3, r3, r2
 800441c:	009b      	lsls	r3, r3, #2
 800441e:	440b      	add	r3, r1
 8004420:	3319      	adds	r3, #25
 8004422:	2201      	movs	r2, #1
 8004424:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004426:	78fb      	ldrb	r3, [r7, #3]
 8004428:	015a      	lsls	r2, r3, #5
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	4413      	add	r3, r2
 800442e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004432:	461a      	mov	r2, r3
 8004434:	2340      	movs	r3, #64	@ 0x40
 8004436:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8004438:	78fa      	ldrb	r2, [r7, #3]
 800443a:	6879      	ldr	r1, [r7, #4]
 800443c:	4613      	mov	r3, r2
 800443e:	011b      	lsls	r3, r3, #4
 8004440:	1a9b      	subs	r3, r3, r2
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	440b      	add	r3, r1
 8004446:	331b      	adds	r3, #27
 8004448:	781b      	ldrb	r3, [r3, #0]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d019      	beq.n	8004482 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800444e:	78fa      	ldrb	r2, [r7, #3]
 8004450:	6879      	ldr	r1, [r7, #4]
 8004452:	4613      	mov	r3, r2
 8004454:	011b      	lsls	r3, r3, #4
 8004456:	1a9b      	subs	r3, r3, r2
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	440b      	add	r3, r1
 800445c:	331b      	adds	r3, #27
 800445e:	2200      	movs	r2, #0
 8004460:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004462:	78fb      	ldrb	r3, [r7, #3]
 8004464:	015a      	lsls	r2, r3, #5
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	4413      	add	r3, r2
 800446a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	78fa      	ldrb	r2, [r7, #3]
 8004472:	0151      	lsls	r1, r2, #5
 8004474:	693a      	ldr	r2, [r7, #16]
 8004476:	440a      	add	r2, r1
 8004478:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800447c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004480:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004482:	78fb      	ldrb	r3, [r7, #3]
 8004484:	015a      	lsls	r2, r3, #5
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	4413      	add	r3, r2
 800448a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800448e:	461a      	mov	r2, r3
 8004490:	2301      	movs	r3, #1
 8004492:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8004494:	78fa      	ldrb	r2, [r7, #3]
 8004496:	6879      	ldr	r1, [r7, #4]
 8004498:	4613      	mov	r3, r2
 800449a:	011b      	lsls	r3, r3, #4
 800449c:	1a9b      	subs	r3, r3, r2
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	440b      	add	r3, r1
 80044a2:	334d      	adds	r3, #77	@ 0x4d
 80044a4:	2201      	movs	r2, #1
 80044a6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	78fa      	ldrb	r2, [r7, #3]
 80044ae:	4611      	mov	r1, r2
 80044b0:	4618      	mov	r0, r3
 80044b2:	f004 fde2 	bl	800907a <USB_HC_Halt>
 80044b6:	e365      	b.n	8004b84 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	78fa      	ldrb	r2, [r7, #3]
 80044be:	4611      	mov	r1, r2
 80044c0:	4618      	mov	r0, r3
 80044c2:	f004 f830 	bl	8008526 <USB_ReadChInterrupts>
 80044c6:	4603      	mov	r3, r0
 80044c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044cc:	2b40      	cmp	r3, #64	@ 0x40
 80044ce:	d139      	bne.n	8004544 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80044d0:	78fa      	ldrb	r2, [r7, #3]
 80044d2:	6879      	ldr	r1, [r7, #4]
 80044d4:	4613      	mov	r3, r2
 80044d6:	011b      	lsls	r3, r3, #4
 80044d8:	1a9b      	subs	r3, r3, r2
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	440b      	add	r3, r1
 80044de:	334d      	adds	r3, #77	@ 0x4d
 80044e0:	2205      	movs	r2, #5
 80044e2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80044e4:	78fa      	ldrb	r2, [r7, #3]
 80044e6:	6879      	ldr	r1, [r7, #4]
 80044e8:	4613      	mov	r3, r2
 80044ea:	011b      	lsls	r3, r3, #4
 80044ec:	1a9b      	subs	r3, r3, r2
 80044ee:	009b      	lsls	r3, r3, #2
 80044f0:	440b      	add	r3, r1
 80044f2:	331a      	adds	r3, #26
 80044f4:	781b      	ldrb	r3, [r3, #0]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d109      	bne.n	800450e <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80044fa:	78fa      	ldrb	r2, [r7, #3]
 80044fc:	6879      	ldr	r1, [r7, #4]
 80044fe:	4613      	mov	r3, r2
 8004500:	011b      	lsls	r3, r3, #4
 8004502:	1a9b      	subs	r3, r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	440b      	add	r3, r1
 8004508:	3319      	adds	r3, #25
 800450a:	2201      	movs	r2, #1
 800450c:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800450e:	78fa      	ldrb	r2, [r7, #3]
 8004510:	6879      	ldr	r1, [r7, #4]
 8004512:	4613      	mov	r3, r2
 8004514:	011b      	lsls	r3, r3, #4
 8004516:	1a9b      	subs	r3, r3, r2
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	440b      	add	r3, r1
 800451c:	3344      	adds	r3, #68	@ 0x44
 800451e:	2200      	movs	r2, #0
 8004520:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	78fa      	ldrb	r2, [r7, #3]
 8004528:	4611      	mov	r1, r2
 800452a:	4618      	mov	r0, r3
 800452c:	f004 fda5 	bl	800907a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004530:	78fb      	ldrb	r3, [r7, #3]
 8004532:	015a      	lsls	r2, r3, #5
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	4413      	add	r3, r2
 8004538:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800453c:	461a      	mov	r2, r3
 800453e:	2340      	movs	r3, #64	@ 0x40
 8004540:	6093      	str	r3, [r2, #8]
 8004542:	e31f      	b.n	8004b84 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	78fa      	ldrb	r2, [r7, #3]
 800454a:	4611      	mov	r1, r2
 800454c:	4618      	mov	r0, r3
 800454e:	f003 ffea 	bl	8008526 <USB_ReadChInterrupts>
 8004552:	4603      	mov	r3, r0
 8004554:	f003 0308 	and.w	r3, r3, #8
 8004558:	2b08      	cmp	r3, #8
 800455a:	d11a      	bne.n	8004592 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800455c:	78fb      	ldrb	r3, [r7, #3]
 800455e:	015a      	lsls	r2, r3, #5
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	4413      	add	r3, r2
 8004564:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004568:	461a      	mov	r2, r3
 800456a:	2308      	movs	r3, #8
 800456c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800456e:	78fa      	ldrb	r2, [r7, #3]
 8004570:	6879      	ldr	r1, [r7, #4]
 8004572:	4613      	mov	r3, r2
 8004574:	011b      	lsls	r3, r3, #4
 8004576:	1a9b      	subs	r3, r3, r2
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	440b      	add	r3, r1
 800457c:	334d      	adds	r3, #77	@ 0x4d
 800457e:	2206      	movs	r2, #6
 8004580:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	78fa      	ldrb	r2, [r7, #3]
 8004588:	4611      	mov	r1, r2
 800458a:	4618      	mov	r0, r3
 800458c:	f004 fd75 	bl	800907a <USB_HC_Halt>
 8004590:	e2f8      	b.n	8004b84 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	78fa      	ldrb	r2, [r7, #3]
 8004598:	4611      	mov	r1, r2
 800459a:	4618      	mov	r0, r3
 800459c:	f003 ffc3 	bl	8008526 <USB_ReadChInterrupts>
 80045a0:	4603      	mov	r3, r0
 80045a2:	f003 0310 	and.w	r3, r3, #16
 80045a6:	2b10      	cmp	r3, #16
 80045a8:	d144      	bne.n	8004634 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80045aa:	78fa      	ldrb	r2, [r7, #3]
 80045ac:	6879      	ldr	r1, [r7, #4]
 80045ae:	4613      	mov	r3, r2
 80045b0:	011b      	lsls	r3, r3, #4
 80045b2:	1a9b      	subs	r3, r3, r2
 80045b4:	009b      	lsls	r3, r3, #2
 80045b6:	440b      	add	r3, r1
 80045b8:	3344      	adds	r3, #68	@ 0x44
 80045ba:	2200      	movs	r2, #0
 80045bc:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80045be:	78fa      	ldrb	r2, [r7, #3]
 80045c0:	6879      	ldr	r1, [r7, #4]
 80045c2:	4613      	mov	r3, r2
 80045c4:	011b      	lsls	r3, r3, #4
 80045c6:	1a9b      	subs	r3, r3, r2
 80045c8:	009b      	lsls	r3, r3, #2
 80045ca:	440b      	add	r3, r1
 80045cc:	334d      	adds	r3, #77	@ 0x4d
 80045ce:	2204      	movs	r2, #4
 80045d0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80045d2:	78fa      	ldrb	r2, [r7, #3]
 80045d4:	6879      	ldr	r1, [r7, #4]
 80045d6:	4613      	mov	r3, r2
 80045d8:	011b      	lsls	r3, r3, #4
 80045da:	1a9b      	subs	r3, r3, r2
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	440b      	add	r3, r1
 80045e0:	3319      	adds	r3, #25
 80045e2:	781b      	ldrb	r3, [r3, #0]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d114      	bne.n	8004612 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80045e8:	78fa      	ldrb	r2, [r7, #3]
 80045ea:	6879      	ldr	r1, [r7, #4]
 80045ec:	4613      	mov	r3, r2
 80045ee:	011b      	lsls	r3, r3, #4
 80045f0:	1a9b      	subs	r3, r3, r2
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	440b      	add	r3, r1
 80045f6:	3318      	adds	r3, #24
 80045f8:	781b      	ldrb	r3, [r3, #0]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d109      	bne.n	8004612 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80045fe:	78fa      	ldrb	r2, [r7, #3]
 8004600:	6879      	ldr	r1, [r7, #4]
 8004602:	4613      	mov	r3, r2
 8004604:	011b      	lsls	r3, r3, #4
 8004606:	1a9b      	subs	r3, r3, r2
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	440b      	add	r3, r1
 800460c:	3319      	adds	r3, #25
 800460e:	2201      	movs	r2, #1
 8004610:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	78fa      	ldrb	r2, [r7, #3]
 8004618:	4611      	mov	r1, r2
 800461a:	4618      	mov	r0, r3
 800461c:	f004 fd2d 	bl	800907a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004620:	78fb      	ldrb	r3, [r7, #3]
 8004622:	015a      	lsls	r2, r3, #5
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	4413      	add	r3, r2
 8004628:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800462c:	461a      	mov	r2, r3
 800462e:	2310      	movs	r3, #16
 8004630:	6093      	str	r3, [r2, #8]
 8004632:	e2a7      	b.n	8004b84 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	78fa      	ldrb	r2, [r7, #3]
 800463a:	4611      	mov	r1, r2
 800463c:	4618      	mov	r0, r3
 800463e:	f003 ff72 	bl	8008526 <USB_ReadChInterrupts>
 8004642:	4603      	mov	r3, r0
 8004644:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004648:	2b80      	cmp	r3, #128	@ 0x80
 800464a:	f040 8083 	bne.w	8004754 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	799b      	ldrb	r3, [r3, #6]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d111      	bne.n	800467a <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8004656:	78fa      	ldrb	r2, [r7, #3]
 8004658:	6879      	ldr	r1, [r7, #4]
 800465a:	4613      	mov	r3, r2
 800465c:	011b      	lsls	r3, r3, #4
 800465e:	1a9b      	subs	r3, r3, r2
 8004660:	009b      	lsls	r3, r3, #2
 8004662:	440b      	add	r3, r1
 8004664:	334d      	adds	r3, #77	@ 0x4d
 8004666:	2207      	movs	r2, #7
 8004668:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	78fa      	ldrb	r2, [r7, #3]
 8004670:	4611      	mov	r1, r2
 8004672:	4618      	mov	r0, r3
 8004674:	f004 fd01 	bl	800907a <USB_HC_Halt>
 8004678:	e062      	b.n	8004740 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800467a:	78fa      	ldrb	r2, [r7, #3]
 800467c:	6879      	ldr	r1, [r7, #4]
 800467e:	4613      	mov	r3, r2
 8004680:	011b      	lsls	r3, r3, #4
 8004682:	1a9b      	subs	r3, r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	440b      	add	r3, r1
 8004688:	3344      	adds	r3, #68	@ 0x44
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	1c59      	adds	r1, r3, #1
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	4613      	mov	r3, r2
 8004692:	011b      	lsls	r3, r3, #4
 8004694:	1a9b      	subs	r3, r3, r2
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	4403      	add	r3, r0
 800469a:	3344      	adds	r3, #68	@ 0x44
 800469c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800469e:	78fa      	ldrb	r2, [r7, #3]
 80046a0:	6879      	ldr	r1, [r7, #4]
 80046a2:	4613      	mov	r3, r2
 80046a4:	011b      	lsls	r3, r3, #4
 80046a6:	1a9b      	subs	r3, r3, r2
 80046a8:	009b      	lsls	r3, r3, #2
 80046aa:	440b      	add	r3, r1
 80046ac:	3344      	adds	r3, #68	@ 0x44
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d922      	bls.n	80046fa <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80046b4:	78fa      	ldrb	r2, [r7, #3]
 80046b6:	6879      	ldr	r1, [r7, #4]
 80046b8:	4613      	mov	r3, r2
 80046ba:	011b      	lsls	r3, r3, #4
 80046bc:	1a9b      	subs	r3, r3, r2
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	440b      	add	r3, r1
 80046c2:	3344      	adds	r3, #68	@ 0x44
 80046c4:	2200      	movs	r2, #0
 80046c6:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80046c8:	78fa      	ldrb	r2, [r7, #3]
 80046ca:	6879      	ldr	r1, [r7, #4]
 80046cc:	4613      	mov	r3, r2
 80046ce:	011b      	lsls	r3, r3, #4
 80046d0:	1a9b      	subs	r3, r3, r2
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	440b      	add	r3, r1
 80046d6:	334c      	adds	r3, #76	@ 0x4c
 80046d8:	2204      	movs	r2, #4
 80046da:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80046dc:	78fa      	ldrb	r2, [r7, #3]
 80046de:	6879      	ldr	r1, [r7, #4]
 80046e0:	4613      	mov	r3, r2
 80046e2:	011b      	lsls	r3, r3, #4
 80046e4:	1a9b      	subs	r3, r3, r2
 80046e6:	009b      	lsls	r3, r3, #2
 80046e8:	440b      	add	r3, r1
 80046ea:	334c      	adds	r3, #76	@ 0x4c
 80046ec:	781a      	ldrb	r2, [r3, #0]
 80046ee:	78fb      	ldrb	r3, [r7, #3]
 80046f0:	4619      	mov	r1, r3
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f007 f820 	bl	800b738 <HAL_HCD_HC_NotifyURBChange_Callback>
 80046f8:	e022      	b.n	8004740 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80046fa:	78fa      	ldrb	r2, [r7, #3]
 80046fc:	6879      	ldr	r1, [r7, #4]
 80046fe:	4613      	mov	r3, r2
 8004700:	011b      	lsls	r3, r3, #4
 8004702:	1a9b      	subs	r3, r3, r2
 8004704:	009b      	lsls	r3, r3, #2
 8004706:	440b      	add	r3, r1
 8004708:	334c      	adds	r3, #76	@ 0x4c
 800470a:	2202      	movs	r2, #2
 800470c:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800470e:	78fb      	ldrb	r3, [r7, #3]
 8004710:	015a      	lsls	r2, r3, #5
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	4413      	add	r3, r2
 8004716:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004724:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800472c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800472e:	78fb      	ldrb	r3, [r7, #3]
 8004730:	015a      	lsls	r2, r3, #5
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	4413      	add	r3, r2
 8004736:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800473a:	461a      	mov	r2, r3
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004740:	78fb      	ldrb	r3, [r7, #3]
 8004742:	015a      	lsls	r2, r3, #5
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	4413      	add	r3, r2
 8004748:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800474c:	461a      	mov	r2, r3
 800474e:	2380      	movs	r3, #128	@ 0x80
 8004750:	6093      	str	r3, [r2, #8]
 8004752:	e217      	b.n	8004b84 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	78fa      	ldrb	r2, [r7, #3]
 800475a:	4611      	mov	r1, r2
 800475c:	4618      	mov	r0, r3
 800475e:	f003 fee2 	bl	8008526 <USB_ReadChInterrupts>
 8004762:	4603      	mov	r3, r0
 8004764:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004768:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800476c:	d11b      	bne.n	80047a6 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800476e:	78fa      	ldrb	r2, [r7, #3]
 8004770:	6879      	ldr	r1, [r7, #4]
 8004772:	4613      	mov	r3, r2
 8004774:	011b      	lsls	r3, r3, #4
 8004776:	1a9b      	subs	r3, r3, r2
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	440b      	add	r3, r1
 800477c:	334d      	adds	r3, #77	@ 0x4d
 800477e:	2209      	movs	r2, #9
 8004780:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	78fa      	ldrb	r2, [r7, #3]
 8004788:	4611      	mov	r1, r2
 800478a:	4618      	mov	r0, r3
 800478c:	f004 fc75 	bl	800907a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004790:	78fb      	ldrb	r3, [r7, #3]
 8004792:	015a      	lsls	r2, r3, #5
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	4413      	add	r3, r2
 8004798:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800479c:	461a      	mov	r2, r3
 800479e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80047a2:	6093      	str	r3, [r2, #8]
 80047a4:	e1ee      	b.n	8004b84 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	78fa      	ldrb	r2, [r7, #3]
 80047ac:	4611      	mov	r1, r2
 80047ae:	4618      	mov	r0, r3
 80047b0:	f003 feb9 	bl	8008526 <USB_ReadChInterrupts>
 80047b4:	4603      	mov	r3, r0
 80047b6:	f003 0302 	and.w	r3, r3, #2
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	f040 81df 	bne.w	8004b7e <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80047c0:	78fb      	ldrb	r3, [r7, #3]
 80047c2:	015a      	lsls	r2, r3, #5
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	4413      	add	r3, r2
 80047c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047cc:	461a      	mov	r2, r3
 80047ce:	2302      	movs	r3, #2
 80047d0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80047d2:	78fa      	ldrb	r2, [r7, #3]
 80047d4:	6879      	ldr	r1, [r7, #4]
 80047d6:	4613      	mov	r3, r2
 80047d8:	011b      	lsls	r3, r3, #4
 80047da:	1a9b      	subs	r3, r3, r2
 80047dc:	009b      	lsls	r3, r3, #2
 80047de:	440b      	add	r3, r1
 80047e0:	334d      	adds	r3, #77	@ 0x4d
 80047e2:	781b      	ldrb	r3, [r3, #0]
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	f040 8093 	bne.w	8004910 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80047ea:	78fa      	ldrb	r2, [r7, #3]
 80047ec:	6879      	ldr	r1, [r7, #4]
 80047ee:	4613      	mov	r3, r2
 80047f0:	011b      	lsls	r3, r3, #4
 80047f2:	1a9b      	subs	r3, r3, r2
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	440b      	add	r3, r1
 80047f8:	334d      	adds	r3, #77	@ 0x4d
 80047fa:	2202      	movs	r2, #2
 80047fc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80047fe:	78fa      	ldrb	r2, [r7, #3]
 8004800:	6879      	ldr	r1, [r7, #4]
 8004802:	4613      	mov	r3, r2
 8004804:	011b      	lsls	r3, r3, #4
 8004806:	1a9b      	subs	r3, r3, r2
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	440b      	add	r3, r1
 800480c:	334c      	adds	r3, #76	@ 0x4c
 800480e:	2201      	movs	r2, #1
 8004810:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004812:	78fa      	ldrb	r2, [r7, #3]
 8004814:	6879      	ldr	r1, [r7, #4]
 8004816:	4613      	mov	r3, r2
 8004818:	011b      	lsls	r3, r3, #4
 800481a:	1a9b      	subs	r3, r3, r2
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	440b      	add	r3, r1
 8004820:	3326      	adds	r3, #38	@ 0x26
 8004822:	781b      	ldrb	r3, [r3, #0]
 8004824:	2b02      	cmp	r3, #2
 8004826:	d00b      	beq.n	8004840 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004828:	78fa      	ldrb	r2, [r7, #3]
 800482a:	6879      	ldr	r1, [r7, #4]
 800482c:	4613      	mov	r3, r2
 800482e:	011b      	lsls	r3, r3, #4
 8004830:	1a9b      	subs	r3, r3, r2
 8004832:	009b      	lsls	r3, r3, #2
 8004834:	440b      	add	r3, r1
 8004836:	3326      	adds	r3, #38	@ 0x26
 8004838:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800483a:	2b03      	cmp	r3, #3
 800483c:	f040 8190 	bne.w	8004b60 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	799b      	ldrb	r3, [r3, #6]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d115      	bne.n	8004874 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004848:	78fa      	ldrb	r2, [r7, #3]
 800484a:	6879      	ldr	r1, [r7, #4]
 800484c:	4613      	mov	r3, r2
 800484e:	011b      	lsls	r3, r3, #4
 8004850:	1a9b      	subs	r3, r3, r2
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	440b      	add	r3, r1
 8004856:	333d      	adds	r3, #61	@ 0x3d
 8004858:	781b      	ldrb	r3, [r3, #0]
 800485a:	78fa      	ldrb	r2, [r7, #3]
 800485c:	f083 0301 	eor.w	r3, r3, #1
 8004860:	b2d8      	uxtb	r0, r3
 8004862:	6879      	ldr	r1, [r7, #4]
 8004864:	4613      	mov	r3, r2
 8004866:	011b      	lsls	r3, r3, #4
 8004868:	1a9b      	subs	r3, r3, r2
 800486a:	009b      	lsls	r3, r3, #2
 800486c:	440b      	add	r3, r1
 800486e:	333d      	adds	r3, #61	@ 0x3d
 8004870:	4602      	mov	r2, r0
 8004872:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	799b      	ldrb	r3, [r3, #6]
 8004878:	2b01      	cmp	r3, #1
 800487a:	f040 8171 	bne.w	8004b60 <HCD_HC_OUT_IRQHandler+0x954>
 800487e:	78fa      	ldrb	r2, [r7, #3]
 8004880:	6879      	ldr	r1, [r7, #4]
 8004882:	4613      	mov	r3, r2
 8004884:	011b      	lsls	r3, r3, #4
 8004886:	1a9b      	subs	r3, r3, r2
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	440b      	add	r3, r1
 800488c:	3334      	adds	r3, #52	@ 0x34
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2b00      	cmp	r3, #0
 8004892:	f000 8165 	beq.w	8004b60 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8004896:	78fa      	ldrb	r2, [r7, #3]
 8004898:	6879      	ldr	r1, [r7, #4]
 800489a:	4613      	mov	r3, r2
 800489c:	011b      	lsls	r3, r3, #4
 800489e:	1a9b      	subs	r3, r3, r2
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	440b      	add	r3, r1
 80048a4:	3334      	adds	r3, #52	@ 0x34
 80048a6:	6819      	ldr	r1, [r3, #0]
 80048a8:	78fa      	ldrb	r2, [r7, #3]
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	4613      	mov	r3, r2
 80048ae:	011b      	lsls	r3, r3, #4
 80048b0:	1a9b      	subs	r3, r3, r2
 80048b2:	009b      	lsls	r3, r3, #2
 80048b4:	4403      	add	r3, r0
 80048b6:	3328      	adds	r3, #40	@ 0x28
 80048b8:	881b      	ldrh	r3, [r3, #0]
 80048ba:	440b      	add	r3, r1
 80048bc:	1e59      	subs	r1, r3, #1
 80048be:	78fa      	ldrb	r2, [r7, #3]
 80048c0:	6878      	ldr	r0, [r7, #4]
 80048c2:	4613      	mov	r3, r2
 80048c4:	011b      	lsls	r3, r3, #4
 80048c6:	1a9b      	subs	r3, r3, r2
 80048c8:	009b      	lsls	r3, r3, #2
 80048ca:	4403      	add	r3, r0
 80048cc:	3328      	adds	r3, #40	@ 0x28
 80048ce:	881b      	ldrh	r3, [r3, #0]
 80048d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80048d4:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	f003 0301 	and.w	r3, r3, #1
 80048dc:	2b00      	cmp	r3, #0
 80048de:	f000 813f 	beq.w	8004b60 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80048e2:	78fa      	ldrb	r2, [r7, #3]
 80048e4:	6879      	ldr	r1, [r7, #4]
 80048e6:	4613      	mov	r3, r2
 80048e8:	011b      	lsls	r3, r3, #4
 80048ea:	1a9b      	subs	r3, r3, r2
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	440b      	add	r3, r1
 80048f0:	333d      	adds	r3, #61	@ 0x3d
 80048f2:	781b      	ldrb	r3, [r3, #0]
 80048f4:	78fa      	ldrb	r2, [r7, #3]
 80048f6:	f083 0301 	eor.w	r3, r3, #1
 80048fa:	b2d8      	uxtb	r0, r3
 80048fc:	6879      	ldr	r1, [r7, #4]
 80048fe:	4613      	mov	r3, r2
 8004900:	011b      	lsls	r3, r3, #4
 8004902:	1a9b      	subs	r3, r3, r2
 8004904:	009b      	lsls	r3, r3, #2
 8004906:	440b      	add	r3, r1
 8004908:	333d      	adds	r3, #61	@ 0x3d
 800490a:	4602      	mov	r2, r0
 800490c:	701a      	strb	r2, [r3, #0]
 800490e:	e127      	b.n	8004b60 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004910:	78fa      	ldrb	r2, [r7, #3]
 8004912:	6879      	ldr	r1, [r7, #4]
 8004914:	4613      	mov	r3, r2
 8004916:	011b      	lsls	r3, r3, #4
 8004918:	1a9b      	subs	r3, r3, r2
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	440b      	add	r3, r1
 800491e:	334d      	adds	r3, #77	@ 0x4d
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	2b03      	cmp	r3, #3
 8004924:	d120      	bne.n	8004968 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004926:	78fa      	ldrb	r2, [r7, #3]
 8004928:	6879      	ldr	r1, [r7, #4]
 800492a:	4613      	mov	r3, r2
 800492c:	011b      	lsls	r3, r3, #4
 800492e:	1a9b      	subs	r3, r3, r2
 8004930:	009b      	lsls	r3, r3, #2
 8004932:	440b      	add	r3, r1
 8004934:	334d      	adds	r3, #77	@ 0x4d
 8004936:	2202      	movs	r2, #2
 8004938:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800493a:	78fa      	ldrb	r2, [r7, #3]
 800493c:	6879      	ldr	r1, [r7, #4]
 800493e:	4613      	mov	r3, r2
 8004940:	011b      	lsls	r3, r3, #4
 8004942:	1a9b      	subs	r3, r3, r2
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	440b      	add	r3, r1
 8004948:	331b      	adds	r3, #27
 800494a:	781b      	ldrb	r3, [r3, #0]
 800494c:	2b01      	cmp	r3, #1
 800494e:	f040 8107 	bne.w	8004b60 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004952:	78fa      	ldrb	r2, [r7, #3]
 8004954:	6879      	ldr	r1, [r7, #4]
 8004956:	4613      	mov	r3, r2
 8004958:	011b      	lsls	r3, r3, #4
 800495a:	1a9b      	subs	r3, r3, r2
 800495c:	009b      	lsls	r3, r3, #2
 800495e:	440b      	add	r3, r1
 8004960:	334c      	adds	r3, #76	@ 0x4c
 8004962:	2202      	movs	r2, #2
 8004964:	701a      	strb	r2, [r3, #0]
 8004966:	e0fb      	b.n	8004b60 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004968:	78fa      	ldrb	r2, [r7, #3]
 800496a:	6879      	ldr	r1, [r7, #4]
 800496c:	4613      	mov	r3, r2
 800496e:	011b      	lsls	r3, r3, #4
 8004970:	1a9b      	subs	r3, r3, r2
 8004972:	009b      	lsls	r3, r3, #2
 8004974:	440b      	add	r3, r1
 8004976:	334d      	adds	r3, #77	@ 0x4d
 8004978:	781b      	ldrb	r3, [r3, #0]
 800497a:	2b04      	cmp	r3, #4
 800497c:	d13a      	bne.n	80049f4 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800497e:	78fa      	ldrb	r2, [r7, #3]
 8004980:	6879      	ldr	r1, [r7, #4]
 8004982:	4613      	mov	r3, r2
 8004984:	011b      	lsls	r3, r3, #4
 8004986:	1a9b      	subs	r3, r3, r2
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	440b      	add	r3, r1
 800498c:	334d      	adds	r3, #77	@ 0x4d
 800498e:	2202      	movs	r2, #2
 8004990:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004992:	78fa      	ldrb	r2, [r7, #3]
 8004994:	6879      	ldr	r1, [r7, #4]
 8004996:	4613      	mov	r3, r2
 8004998:	011b      	lsls	r3, r3, #4
 800499a:	1a9b      	subs	r3, r3, r2
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	440b      	add	r3, r1
 80049a0:	334c      	adds	r3, #76	@ 0x4c
 80049a2:	2202      	movs	r2, #2
 80049a4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80049a6:	78fa      	ldrb	r2, [r7, #3]
 80049a8:	6879      	ldr	r1, [r7, #4]
 80049aa:	4613      	mov	r3, r2
 80049ac:	011b      	lsls	r3, r3, #4
 80049ae:	1a9b      	subs	r3, r3, r2
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	440b      	add	r3, r1
 80049b4:	331b      	adds	r3, #27
 80049b6:	781b      	ldrb	r3, [r3, #0]
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	f040 80d1 	bne.w	8004b60 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80049be:	78fa      	ldrb	r2, [r7, #3]
 80049c0:	6879      	ldr	r1, [r7, #4]
 80049c2:	4613      	mov	r3, r2
 80049c4:	011b      	lsls	r3, r3, #4
 80049c6:	1a9b      	subs	r3, r3, r2
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	440b      	add	r3, r1
 80049cc:	331b      	adds	r3, #27
 80049ce:	2200      	movs	r2, #0
 80049d0:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80049d2:	78fb      	ldrb	r3, [r7, #3]
 80049d4:	015a      	lsls	r2, r3, #5
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	4413      	add	r3, r2
 80049da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	78fa      	ldrb	r2, [r7, #3]
 80049e2:	0151      	lsls	r1, r2, #5
 80049e4:	693a      	ldr	r2, [r7, #16]
 80049e6:	440a      	add	r2, r1
 80049e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80049ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049f0:	6053      	str	r3, [r2, #4]
 80049f2:	e0b5      	b.n	8004b60 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80049f4:	78fa      	ldrb	r2, [r7, #3]
 80049f6:	6879      	ldr	r1, [r7, #4]
 80049f8:	4613      	mov	r3, r2
 80049fa:	011b      	lsls	r3, r3, #4
 80049fc:	1a9b      	subs	r3, r3, r2
 80049fe:	009b      	lsls	r3, r3, #2
 8004a00:	440b      	add	r3, r1
 8004a02:	334d      	adds	r3, #77	@ 0x4d
 8004a04:	781b      	ldrb	r3, [r3, #0]
 8004a06:	2b05      	cmp	r3, #5
 8004a08:	d114      	bne.n	8004a34 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a0a:	78fa      	ldrb	r2, [r7, #3]
 8004a0c:	6879      	ldr	r1, [r7, #4]
 8004a0e:	4613      	mov	r3, r2
 8004a10:	011b      	lsls	r3, r3, #4
 8004a12:	1a9b      	subs	r3, r3, r2
 8004a14:	009b      	lsls	r3, r3, #2
 8004a16:	440b      	add	r3, r1
 8004a18:	334d      	adds	r3, #77	@ 0x4d
 8004a1a:	2202      	movs	r2, #2
 8004a1c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004a1e:	78fa      	ldrb	r2, [r7, #3]
 8004a20:	6879      	ldr	r1, [r7, #4]
 8004a22:	4613      	mov	r3, r2
 8004a24:	011b      	lsls	r3, r3, #4
 8004a26:	1a9b      	subs	r3, r3, r2
 8004a28:	009b      	lsls	r3, r3, #2
 8004a2a:	440b      	add	r3, r1
 8004a2c:	334c      	adds	r3, #76	@ 0x4c
 8004a2e:	2202      	movs	r2, #2
 8004a30:	701a      	strb	r2, [r3, #0]
 8004a32:	e095      	b.n	8004b60 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004a34:	78fa      	ldrb	r2, [r7, #3]
 8004a36:	6879      	ldr	r1, [r7, #4]
 8004a38:	4613      	mov	r3, r2
 8004a3a:	011b      	lsls	r3, r3, #4
 8004a3c:	1a9b      	subs	r3, r3, r2
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	440b      	add	r3, r1
 8004a42:	334d      	adds	r3, #77	@ 0x4d
 8004a44:	781b      	ldrb	r3, [r3, #0]
 8004a46:	2b06      	cmp	r3, #6
 8004a48:	d114      	bne.n	8004a74 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a4a:	78fa      	ldrb	r2, [r7, #3]
 8004a4c:	6879      	ldr	r1, [r7, #4]
 8004a4e:	4613      	mov	r3, r2
 8004a50:	011b      	lsls	r3, r3, #4
 8004a52:	1a9b      	subs	r3, r3, r2
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	440b      	add	r3, r1
 8004a58:	334d      	adds	r3, #77	@ 0x4d
 8004a5a:	2202      	movs	r2, #2
 8004a5c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004a5e:	78fa      	ldrb	r2, [r7, #3]
 8004a60:	6879      	ldr	r1, [r7, #4]
 8004a62:	4613      	mov	r3, r2
 8004a64:	011b      	lsls	r3, r3, #4
 8004a66:	1a9b      	subs	r3, r3, r2
 8004a68:	009b      	lsls	r3, r3, #2
 8004a6a:	440b      	add	r3, r1
 8004a6c:	334c      	adds	r3, #76	@ 0x4c
 8004a6e:	2205      	movs	r2, #5
 8004a70:	701a      	strb	r2, [r3, #0]
 8004a72:	e075      	b.n	8004b60 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004a74:	78fa      	ldrb	r2, [r7, #3]
 8004a76:	6879      	ldr	r1, [r7, #4]
 8004a78:	4613      	mov	r3, r2
 8004a7a:	011b      	lsls	r3, r3, #4
 8004a7c:	1a9b      	subs	r3, r3, r2
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	440b      	add	r3, r1
 8004a82:	334d      	adds	r3, #77	@ 0x4d
 8004a84:	781b      	ldrb	r3, [r3, #0]
 8004a86:	2b07      	cmp	r3, #7
 8004a88:	d00a      	beq.n	8004aa0 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004a8a:	78fa      	ldrb	r2, [r7, #3]
 8004a8c:	6879      	ldr	r1, [r7, #4]
 8004a8e:	4613      	mov	r3, r2
 8004a90:	011b      	lsls	r3, r3, #4
 8004a92:	1a9b      	subs	r3, r3, r2
 8004a94:	009b      	lsls	r3, r3, #2
 8004a96:	440b      	add	r3, r1
 8004a98:	334d      	adds	r3, #77	@ 0x4d
 8004a9a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004a9c:	2b09      	cmp	r3, #9
 8004a9e:	d170      	bne.n	8004b82 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004aa0:	78fa      	ldrb	r2, [r7, #3]
 8004aa2:	6879      	ldr	r1, [r7, #4]
 8004aa4:	4613      	mov	r3, r2
 8004aa6:	011b      	lsls	r3, r3, #4
 8004aa8:	1a9b      	subs	r3, r3, r2
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	440b      	add	r3, r1
 8004aae:	334d      	adds	r3, #77	@ 0x4d
 8004ab0:	2202      	movs	r2, #2
 8004ab2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004ab4:	78fa      	ldrb	r2, [r7, #3]
 8004ab6:	6879      	ldr	r1, [r7, #4]
 8004ab8:	4613      	mov	r3, r2
 8004aba:	011b      	lsls	r3, r3, #4
 8004abc:	1a9b      	subs	r3, r3, r2
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	440b      	add	r3, r1
 8004ac2:	3344      	adds	r3, #68	@ 0x44
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	1c59      	adds	r1, r3, #1
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	4613      	mov	r3, r2
 8004acc:	011b      	lsls	r3, r3, #4
 8004ace:	1a9b      	subs	r3, r3, r2
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	4403      	add	r3, r0
 8004ad4:	3344      	adds	r3, #68	@ 0x44
 8004ad6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004ad8:	78fa      	ldrb	r2, [r7, #3]
 8004ada:	6879      	ldr	r1, [r7, #4]
 8004adc:	4613      	mov	r3, r2
 8004ade:	011b      	lsls	r3, r3, #4
 8004ae0:	1a9b      	subs	r3, r3, r2
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	440b      	add	r3, r1
 8004ae6:	3344      	adds	r3, #68	@ 0x44
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	2b02      	cmp	r3, #2
 8004aec:	d914      	bls.n	8004b18 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004aee:	78fa      	ldrb	r2, [r7, #3]
 8004af0:	6879      	ldr	r1, [r7, #4]
 8004af2:	4613      	mov	r3, r2
 8004af4:	011b      	lsls	r3, r3, #4
 8004af6:	1a9b      	subs	r3, r3, r2
 8004af8:	009b      	lsls	r3, r3, #2
 8004afa:	440b      	add	r3, r1
 8004afc:	3344      	adds	r3, #68	@ 0x44
 8004afe:	2200      	movs	r2, #0
 8004b00:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004b02:	78fa      	ldrb	r2, [r7, #3]
 8004b04:	6879      	ldr	r1, [r7, #4]
 8004b06:	4613      	mov	r3, r2
 8004b08:	011b      	lsls	r3, r3, #4
 8004b0a:	1a9b      	subs	r3, r3, r2
 8004b0c:	009b      	lsls	r3, r3, #2
 8004b0e:	440b      	add	r3, r1
 8004b10:	334c      	adds	r3, #76	@ 0x4c
 8004b12:	2204      	movs	r2, #4
 8004b14:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004b16:	e022      	b.n	8004b5e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004b18:	78fa      	ldrb	r2, [r7, #3]
 8004b1a:	6879      	ldr	r1, [r7, #4]
 8004b1c:	4613      	mov	r3, r2
 8004b1e:	011b      	lsls	r3, r3, #4
 8004b20:	1a9b      	subs	r3, r3, r2
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	440b      	add	r3, r1
 8004b26:	334c      	adds	r3, #76	@ 0x4c
 8004b28:	2202      	movs	r2, #2
 8004b2a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004b2c:	78fb      	ldrb	r3, [r7, #3]
 8004b2e:	015a      	lsls	r2, r3, #5
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	4413      	add	r3, r2
 8004b34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004b42:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004b4a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004b4c:	78fb      	ldrb	r3, [r7, #3]
 8004b4e:	015a      	lsls	r2, r3, #5
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	4413      	add	r3, r2
 8004b54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b58:	461a      	mov	r2, r3
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004b5e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004b60:	78fa      	ldrb	r2, [r7, #3]
 8004b62:	6879      	ldr	r1, [r7, #4]
 8004b64:	4613      	mov	r3, r2
 8004b66:	011b      	lsls	r3, r3, #4
 8004b68:	1a9b      	subs	r3, r3, r2
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	440b      	add	r3, r1
 8004b6e:	334c      	adds	r3, #76	@ 0x4c
 8004b70:	781a      	ldrb	r2, [r3, #0]
 8004b72:	78fb      	ldrb	r3, [r7, #3]
 8004b74:	4619      	mov	r1, r3
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f006 fdde 	bl	800b738 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004b7c:	e002      	b.n	8004b84 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004b7e:	bf00      	nop
 8004b80:	e000      	b.n	8004b84 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004b82:	bf00      	nop
  }
}
 8004b84:	3718      	adds	r7, #24
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}

08004b8a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004b8a:	b580      	push	{r7, lr}
 8004b8c:	b08a      	sub	sp, #40	@ 0x28
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b9a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	6a1b      	ldr	r3, [r3, #32]
 8004ba2:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	f003 030f 	and.w	r3, r3, #15
 8004baa:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004bac:	69fb      	ldr	r3, [r7, #28]
 8004bae:	0c5b      	lsrs	r3, r3, #17
 8004bb0:	f003 030f 	and.w	r3, r3, #15
 8004bb4:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004bb6:	69fb      	ldr	r3, [r7, #28]
 8004bb8:	091b      	lsrs	r3, r3, #4
 8004bba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004bbe:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	2b02      	cmp	r3, #2
 8004bc4:	d004      	beq.n	8004bd0 <HCD_RXQLVL_IRQHandler+0x46>
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	2b05      	cmp	r3, #5
 8004bca:	f000 80b6 	beq.w	8004d3a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004bce:	e0b7      	b.n	8004d40 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	f000 80b3 	beq.w	8004d3e <HCD_RXQLVL_IRQHandler+0x1b4>
 8004bd8:	6879      	ldr	r1, [r7, #4]
 8004bda:	69ba      	ldr	r2, [r7, #24]
 8004bdc:	4613      	mov	r3, r2
 8004bde:	011b      	lsls	r3, r3, #4
 8004be0:	1a9b      	subs	r3, r3, r2
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	440b      	add	r3, r1
 8004be6:	332c      	adds	r3, #44	@ 0x2c
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	f000 80a7 	beq.w	8004d3e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004bf0:	6879      	ldr	r1, [r7, #4]
 8004bf2:	69ba      	ldr	r2, [r7, #24]
 8004bf4:	4613      	mov	r3, r2
 8004bf6:	011b      	lsls	r3, r3, #4
 8004bf8:	1a9b      	subs	r3, r3, r2
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	440b      	add	r3, r1
 8004bfe:	3338      	adds	r3, #56	@ 0x38
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	18d1      	adds	r1, r2, r3
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	69ba      	ldr	r2, [r7, #24]
 8004c0a:	4613      	mov	r3, r2
 8004c0c:	011b      	lsls	r3, r3, #4
 8004c0e:	1a9b      	subs	r3, r3, r2
 8004c10:	009b      	lsls	r3, r3, #2
 8004c12:	4403      	add	r3, r0
 8004c14:	3334      	adds	r3, #52	@ 0x34
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4299      	cmp	r1, r3
 8004c1a:	f200 8083 	bhi.w	8004d24 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6818      	ldr	r0, [r3, #0]
 8004c22:	6879      	ldr	r1, [r7, #4]
 8004c24:	69ba      	ldr	r2, [r7, #24]
 8004c26:	4613      	mov	r3, r2
 8004c28:	011b      	lsls	r3, r3, #4
 8004c2a:	1a9b      	subs	r3, r3, r2
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	440b      	add	r3, r1
 8004c30:	332c      	adds	r3, #44	@ 0x2c
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	693a      	ldr	r2, [r7, #16]
 8004c36:	b292      	uxth	r2, r2
 8004c38:	4619      	mov	r1, r3
 8004c3a:	f003 fc09 	bl	8008450 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004c3e:	6879      	ldr	r1, [r7, #4]
 8004c40:	69ba      	ldr	r2, [r7, #24]
 8004c42:	4613      	mov	r3, r2
 8004c44:	011b      	lsls	r3, r3, #4
 8004c46:	1a9b      	subs	r3, r3, r2
 8004c48:	009b      	lsls	r3, r3, #2
 8004c4a:	440b      	add	r3, r1
 8004c4c:	332c      	adds	r3, #44	@ 0x2c
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	18d1      	adds	r1, r2, r3
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	69ba      	ldr	r2, [r7, #24]
 8004c58:	4613      	mov	r3, r2
 8004c5a:	011b      	lsls	r3, r3, #4
 8004c5c:	1a9b      	subs	r3, r3, r2
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	4403      	add	r3, r0
 8004c62:	332c      	adds	r3, #44	@ 0x2c
 8004c64:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004c66:	6879      	ldr	r1, [r7, #4]
 8004c68:	69ba      	ldr	r2, [r7, #24]
 8004c6a:	4613      	mov	r3, r2
 8004c6c:	011b      	lsls	r3, r3, #4
 8004c6e:	1a9b      	subs	r3, r3, r2
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	440b      	add	r3, r1
 8004c74:	3338      	adds	r3, #56	@ 0x38
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	18d1      	adds	r1, r2, r3
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	69ba      	ldr	r2, [r7, #24]
 8004c80:	4613      	mov	r3, r2
 8004c82:	011b      	lsls	r3, r3, #4
 8004c84:	1a9b      	subs	r3, r3, r2
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	4403      	add	r3, r0
 8004c8a:	3338      	adds	r3, #56	@ 0x38
 8004c8c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004c8e:	69bb      	ldr	r3, [r7, #24]
 8004c90:	015a      	lsls	r2, r3, #5
 8004c92:	6a3b      	ldr	r3, [r7, #32]
 8004c94:	4413      	add	r3, r2
 8004c96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c9a:	691b      	ldr	r3, [r3, #16]
 8004c9c:	0cdb      	lsrs	r3, r3, #19
 8004c9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ca2:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004ca4:	6879      	ldr	r1, [r7, #4]
 8004ca6:	69ba      	ldr	r2, [r7, #24]
 8004ca8:	4613      	mov	r3, r2
 8004caa:	011b      	lsls	r3, r3, #4
 8004cac:	1a9b      	subs	r3, r3, r2
 8004cae:	009b      	lsls	r3, r3, #2
 8004cb0:	440b      	add	r3, r1
 8004cb2:	3328      	adds	r3, #40	@ 0x28
 8004cb4:	881b      	ldrh	r3, [r3, #0]
 8004cb6:	461a      	mov	r2, r3
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d13f      	bne.n	8004d3e <HCD_RXQLVL_IRQHandler+0x1b4>
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d03c      	beq.n	8004d3e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004cc4:	69bb      	ldr	r3, [r7, #24]
 8004cc6:	015a      	lsls	r2, r3, #5
 8004cc8:	6a3b      	ldr	r3, [r7, #32]
 8004cca:	4413      	add	r3, r2
 8004ccc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004cda:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004ce2:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004ce4:	69bb      	ldr	r3, [r7, #24]
 8004ce6:	015a      	lsls	r2, r3, #5
 8004ce8:	6a3b      	ldr	r3, [r7, #32]
 8004cea:	4413      	add	r3, r2
 8004cec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004cf6:	6879      	ldr	r1, [r7, #4]
 8004cf8:	69ba      	ldr	r2, [r7, #24]
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	011b      	lsls	r3, r3, #4
 8004cfe:	1a9b      	subs	r3, r3, r2
 8004d00:	009b      	lsls	r3, r3, #2
 8004d02:	440b      	add	r3, r1
 8004d04:	333c      	adds	r3, #60	@ 0x3c
 8004d06:	781b      	ldrb	r3, [r3, #0]
 8004d08:	f083 0301 	eor.w	r3, r3, #1
 8004d0c:	b2d8      	uxtb	r0, r3
 8004d0e:	6879      	ldr	r1, [r7, #4]
 8004d10:	69ba      	ldr	r2, [r7, #24]
 8004d12:	4613      	mov	r3, r2
 8004d14:	011b      	lsls	r3, r3, #4
 8004d16:	1a9b      	subs	r3, r3, r2
 8004d18:	009b      	lsls	r3, r3, #2
 8004d1a:	440b      	add	r3, r1
 8004d1c:	333c      	adds	r3, #60	@ 0x3c
 8004d1e:	4602      	mov	r2, r0
 8004d20:	701a      	strb	r2, [r3, #0]
      break;
 8004d22:	e00c      	b.n	8004d3e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004d24:	6879      	ldr	r1, [r7, #4]
 8004d26:	69ba      	ldr	r2, [r7, #24]
 8004d28:	4613      	mov	r3, r2
 8004d2a:	011b      	lsls	r3, r3, #4
 8004d2c:	1a9b      	subs	r3, r3, r2
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	440b      	add	r3, r1
 8004d32:	334c      	adds	r3, #76	@ 0x4c
 8004d34:	2204      	movs	r2, #4
 8004d36:	701a      	strb	r2, [r3, #0]
      break;
 8004d38:	e001      	b.n	8004d3e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8004d3a:	bf00      	nop
 8004d3c:	e000      	b.n	8004d40 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8004d3e:	bf00      	nop
  }
}
 8004d40:	bf00      	nop
 8004d42:	3728      	adds	r7, #40	@ 0x28
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}

08004d48 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b086      	sub	sp, #24
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004d74:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f003 0302 	and.w	r3, r3, #2
 8004d7c:	2b02      	cmp	r3, #2
 8004d7e:	d10b      	bne.n	8004d98 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f003 0301 	and.w	r3, r3, #1
 8004d86:	2b01      	cmp	r3, #1
 8004d88:	d102      	bne.n	8004d90 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f006 fcb8 	bl	800b700 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	f043 0302 	orr.w	r3, r3, #2
 8004d96:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f003 0308 	and.w	r3, r3, #8
 8004d9e:	2b08      	cmp	r3, #8
 8004da0:	d132      	bne.n	8004e08 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	f043 0308 	orr.w	r3, r3, #8
 8004da8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	f003 0304 	and.w	r3, r3, #4
 8004db0:	2b04      	cmp	r3, #4
 8004db2:	d126      	bne.n	8004e02 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	7a5b      	ldrb	r3, [r3, #9]
 8004db8:	2b02      	cmp	r3, #2
 8004dba:	d113      	bne.n	8004de4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004dc2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004dc6:	d106      	bne.n	8004dd6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2102      	movs	r1, #2
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f003 fcd4 	bl	800877c <USB_InitFSLSPClkSel>
 8004dd4:	e011      	b.n	8004dfa <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2101      	movs	r1, #1
 8004ddc:	4618      	mov	r0, r3
 8004dde:	f003 fccd 	bl	800877c <USB_InitFSLSPClkSel>
 8004de2:	e00a      	b.n	8004dfa <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	79db      	ldrb	r3, [r3, #7]
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d106      	bne.n	8004dfa <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004df2:	461a      	mov	r2, r3
 8004df4:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004df8:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f006 fcaa 	bl	800b754 <HAL_HCD_PortEnabled_Callback>
 8004e00:	e002      	b.n	8004e08 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f006 fcb4 	bl	800b770 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f003 0320 	and.w	r3, r3, #32
 8004e0e:	2b20      	cmp	r3, #32
 8004e10:	d103      	bne.n	8004e1a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	f043 0320 	orr.w	r3, r3, #32
 8004e18:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004e20:	461a      	mov	r2, r3
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	6013      	str	r3, [r2, #0]
}
 8004e26:	bf00      	nop
 8004e28:	3718      	adds	r7, #24
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
	...

08004e30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b084      	sub	sp, #16
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d101      	bne.n	8004e42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e12b      	b.n	800509a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d106      	bne.n	8004e5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f7fd f968 	bl	800212c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2224      	movs	r2, #36	@ 0x24
 8004e60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f022 0201 	bic.w	r2, r2, #1
 8004e72:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e82:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e92:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004e94:	f002 f900 	bl	8007098 <HAL_RCC_GetPCLK1Freq>
 8004e98:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	4a81      	ldr	r2, [pc, #516]	@ (80050a4 <HAL_I2C_Init+0x274>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d807      	bhi.n	8004eb4 <HAL_I2C_Init+0x84>
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	4a80      	ldr	r2, [pc, #512]	@ (80050a8 <HAL_I2C_Init+0x278>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	bf94      	ite	ls
 8004eac:	2301      	movls	r3, #1
 8004eae:	2300      	movhi	r3, #0
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	e006      	b.n	8004ec2 <HAL_I2C_Init+0x92>
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	4a7d      	ldr	r2, [pc, #500]	@ (80050ac <HAL_I2C_Init+0x27c>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	bf94      	ite	ls
 8004ebc:	2301      	movls	r3, #1
 8004ebe:	2300      	movhi	r3, #0
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d001      	beq.n	8004eca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	e0e7      	b.n	800509a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	4a78      	ldr	r2, [pc, #480]	@ (80050b0 <HAL_I2C_Init+0x280>)
 8004ece:	fba2 2303 	umull	r2, r3, r2, r3
 8004ed2:	0c9b      	lsrs	r3, r3, #18
 8004ed4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68ba      	ldr	r2, [r7, #8]
 8004ee6:	430a      	orrs	r2, r1
 8004ee8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	6a1b      	ldr	r3, [r3, #32]
 8004ef0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	4a6a      	ldr	r2, [pc, #424]	@ (80050a4 <HAL_I2C_Init+0x274>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d802      	bhi.n	8004f04 <HAL_I2C_Init+0xd4>
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	3301      	adds	r3, #1
 8004f02:	e009      	b.n	8004f18 <HAL_I2C_Init+0xe8>
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004f0a:	fb02 f303 	mul.w	r3, r2, r3
 8004f0e:	4a69      	ldr	r2, [pc, #420]	@ (80050b4 <HAL_I2C_Init+0x284>)
 8004f10:	fba2 2303 	umull	r2, r3, r2, r3
 8004f14:	099b      	lsrs	r3, r3, #6
 8004f16:	3301      	adds	r3, #1
 8004f18:	687a      	ldr	r2, [r7, #4]
 8004f1a:	6812      	ldr	r2, [r2, #0]
 8004f1c:	430b      	orrs	r3, r1
 8004f1e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	69db      	ldr	r3, [r3, #28]
 8004f26:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004f2a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	495c      	ldr	r1, [pc, #368]	@ (80050a4 <HAL_I2C_Init+0x274>)
 8004f34:	428b      	cmp	r3, r1
 8004f36:	d819      	bhi.n	8004f6c <HAL_I2C_Init+0x13c>
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	1e59      	subs	r1, r3, #1
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	005b      	lsls	r3, r3, #1
 8004f42:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f46:	1c59      	adds	r1, r3, #1
 8004f48:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004f4c:	400b      	ands	r3, r1
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d00a      	beq.n	8004f68 <HAL_I2C_Init+0x138>
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	1e59      	subs	r1, r3, #1
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	005b      	lsls	r3, r3, #1
 8004f5c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f60:	3301      	adds	r3, #1
 8004f62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f66:	e051      	b.n	800500c <HAL_I2C_Init+0x1dc>
 8004f68:	2304      	movs	r3, #4
 8004f6a:	e04f      	b.n	800500c <HAL_I2C_Init+0x1dc>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d111      	bne.n	8004f98 <HAL_I2C_Init+0x168>
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	1e58      	subs	r0, r3, #1
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6859      	ldr	r1, [r3, #4]
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	005b      	lsls	r3, r3, #1
 8004f80:	440b      	add	r3, r1
 8004f82:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f86:	3301      	adds	r3, #1
 8004f88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	bf0c      	ite	eq
 8004f90:	2301      	moveq	r3, #1
 8004f92:	2300      	movne	r3, #0
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	e012      	b.n	8004fbe <HAL_I2C_Init+0x18e>
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	1e58      	subs	r0, r3, #1
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6859      	ldr	r1, [r3, #4]
 8004fa0:	460b      	mov	r3, r1
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	440b      	add	r3, r1
 8004fa6:	0099      	lsls	r1, r3, #2
 8004fa8:	440b      	add	r3, r1
 8004faa:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fae:	3301      	adds	r3, #1
 8004fb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	bf0c      	ite	eq
 8004fb8:	2301      	moveq	r3, #1
 8004fba:	2300      	movne	r3, #0
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d001      	beq.n	8004fc6 <HAL_I2C_Init+0x196>
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e022      	b.n	800500c <HAL_I2C_Init+0x1dc>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d10e      	bne.n	8004fec <HAL_I2C_Init+0x1bc>
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	1e58      	subs	r0, r3, #1
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6859      	ldr	r1, [r3, #4]
 8004fd6:	460b      	mov	r3, r1
 8004fd8:	005b      	lsls	r3, r3, #1
 8004fda:	440b      	add	r3, r1
 8004fdc:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fe0:	3301      	adds	r3, #1
 8004fe2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fe6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004fea:	e00f      	b.n	800500c <HAL_I2C_Init+0x1dc>
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	1e58      	subs	r0, r3, #1
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6859      	ldr	r1, [r3, #4]
 8004ff4:	460b      	mov	r3, r1
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	440b      	add	r3, r1
 8004ffa:	0099      	lsls	r1, r3, #2
 8004ffc:	440b      	add	r3, r1
 8004ffe:	fbb0 f3f3 	udiv	r3, r0, r3
 8005002:	3301      	adds	r3, #1
 8005004:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005008:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800500c:	6879      	ldr	r1, [r7, #4]
 800500e:	6809      	ldr	r1, [r1, #0]
 8005010:	4313      	orrs	r3, r2
 8005012:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	69da      	ldr	r2, [r3, #28]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a1b      	ldr	r3, [r3, #32]
 8005026:	431a      	orrs	r2, r3
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	430a      	orrs	r2, r1
 800502e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800503a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800503e:	687a      	ldr	r2, [r7, #4]
 8005040:	6911      	ldr	r1, [r2, #16]
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	68d2      	ldr	r2, [r2, #12]
 8005046:	4311      	orrs	r1, r2
 8005048:	687a      	ldr	r2, [r7, #4]
 800504a:	6812      	ldr	r2, [r2, #0]
 800504c:	430b      	orrs	r3, r1
 800504e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	68db      	ldr	r3, [r3, #12]
 8005056:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	695a      	ldr	r2, [r3, #20]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	699b      	ldr	r3, [r3, #24]
 8005062:	431a      	orrs	r2, r3
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	430a      	orrs	r2, r1
 800506a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f042 0201 	orr.w	r2, r2, #1
 800507a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2220      	movs	r2, #32
 8005086:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2200      	movs	r2, #0
 800508e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2200      	movs	r2, #0
 8005094:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	3710      	adds	r7, #16
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
 80050a2:	bf00      	nop
 80050a4:	000186a0 	.word	0x000186a0
 80050a8:	001e847f 	.word	0x001e847f
 80050ac:	003d08ff 	.word	0x003d08ff
 80050b0:	431bde83 	.word	0x431bde83
 80050b4:	10624dd3 	.word	0x10624dd3

080050b8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b088      	sub	sp, #32
 80050bc:	af02      	add	r7, sp, #8
 80050be:	60f8      	str	r0, [r7, #12]
 80050c0:	4608      	mov	r0, r1
 80050c2:	4611      	mov	r1, r2
 80050c4:	461a      	mov	r2, r3
 80050c6:	4603      	mov	r3, r0
 80050c8:	817b      	strh	r3, [r7, #10]
 80050ca:	460b      	mov	r3, r1
 80050cc:	813b      	strh	r3, [r7, #8]
 80050ce:	4613      	mov	r3, r2
 80050d0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80050d2:	f7fd faa5 	bl	8002620 <HAL_GetTick>
 80050d6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	2b20      	cmp	r3, #32
 80050e2:	f040 80d9 	bne.w	8005298 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	9300      	str	r3, [sp, #0]
 80050ea:	2319      	movs	r3, #25
 80050ec:	2201      	movs	r2, #1
 80050ee:	496d      	ldr	r1, [pc, #436]	@ (80052a4 <HAL_I2C_Mem_Write+0x1ec>)
 80050f0:	68f8      	ldr	r0, [r7, #12]
 80050f2:	f000 fc8b 	bl	8005a0c <I2C_WaitOnFlagUntilTimeout>
 80050f6:	4603      	mov	r3, r0
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d001      	beq.n	8005100 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80050fc:	2302      	movs	r3, #2
 80050fe:	e0cc      	b.n	800529a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005106:	2b01      	cmp	r3, #1
 8005108:	d101      	bne.n	800510e <HAL_I2C_Mem_Write+0x56>
 800510a:	2302      	movs	r3, #2
 800510c:	e0c5      	b.n	800529a <HAL_I2C_Mem_Write+0x1e2>
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2201      	movs	r2, #1
 8005112:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f003 0301 	and.w	r3, r3, #1
 8005120:	2b01      	cmp	r3, #1
 8005122:	d007      	beq.n	8005134 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f042 0201 	orr.w	r2, r2, #1
 8005132:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	681a      	ldr	r2, [r3, #0]
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005142:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2221      	movs	r2, #33	@ 0x21
 8005148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2240      	movs	r2, #64	@ 0x40
 8005150:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2200      	movs	r2, #0
 8005158:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	6a3a      	ldr	r2, [r7, #32]
 800515e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005164:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800516a:	b29a      	uxth	r2, r3
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	4a4d      	ldr	r2, [pc, #308]	@ (80052a8 <HAL_I2C_Mem_Write+0x1f0>)
 8005174:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005176:	88f8      	ldrh	r0, [r7, #6]
 8005178:	893a      	ldrh	r2, [r7, #8]
 800517a:	8979      	ldrh	r1, [r7, #10]
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	9301      	str	r3, [sp, #4]
 8005180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005182:	9300      	str	r3, [sp, #0]
 8005184:	4603      	mov	r3, r0
 8005186:	68f8      	ldr	r0, [r7, #12]
 8005188:	f000 fac2 	bl	8005710 <I2C_RequestMemoryWrite>
 800518c:	4603      	mov	r3, r0
 800518e:	2b00      	cmp	r3, #0
 8005190:	d052      	beq.n	8005238 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e081      	b.n	800529a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005196:	697a      	ldr	r2, [r7, #20]
 8005198:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800519a:	68f8      	ldr	r0, [r7, #12]
 800519c:	f000 fd50 	bl	8005c40 <I2C_WaitOnTXEFlagUntilTimeout>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d00d      	beq.n	80051c2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051aa:	2b04      	cmp	r3, #4
 80051ac:	d107      	bne.n	80051be <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	e06b      	b.n	800529a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c6:	781a      	ldrb	r2, [r3, #0]
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d2:	1c5a      	adds	r2, r3, #1
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051dc:	3b01      	subs	r3, #1
 80051de:	b29a      	uxth	r2, r3
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	3b01      	subs	r3, #1
 80051ec:	b29a      	uxth	r2, r3
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	695b      	ldr	r3, [r3, #20]
 80051f8:	f003 0304 	and.w	r3, r3, #4
 80051fc:	2b04      	cmp	r3, #4
 80051fe:	d11b      	bne.n	8005238 <HAL_I2C_Mem_Write+0x180>
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005204:	2b00      	cmp	r3, #0
 8005206:	d017      	beq.n	8005238 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800520c:	781a      	ldrb	r2, [r3, #0]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005218:	1c5a      	adds	r2, r3, #1
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005222:	3b01      	subs	r3, #1
 8005224:	b29a      	uxth	r2, r3
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800522e:	b29b      	uxth	r3, r3
 8005230:	3b01      	subs	r3, #1
 8005232:	b29a      	uxth	r2, r3
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800523c:	2b00      	cmp	r3, #0
 800523e:	d1aa      	bne.n	8005196 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005240:	697a      	ldr	r2, [r7, #20]
 8005242:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005244:	68f8      	ldr	r0, [r7, #12]
 8005246:	f000 fd43 	bl	8005cd0 <I2C_WaitOnBTFFlagUntilTimeout>
 800524a:	4603      	mov	r3, r0
 800524c:	2b00      	cmp	r3, #0
 800524e:	d00d      	beq.n	800526c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005254:	2b04      	cmp	r3, #4
 8005256:	d107      	bne.n	8005268 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005266:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	e016      	b.n	800529a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800527a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2220      	movs	r2, #32
 8005280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2200      	movs	r2, #0
 8005288:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2200      	movs	r2, #0
 8005290:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005294:	2300      	movs	r3, #0
 8005296:	e000      	b.n	800529a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005298:	2302      	movs	r3, #2
  }
}
 800529a:	4618      	mov	r0, r3
 800529c:	3718      	adds	r7, #24
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}
 80052a2:	bf00      	nop
 80052a4:	00100002 	.word	0x00100002
 80052a8:	ffff0000 	.word	0xffff0000

080052ac <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b08c      	sub	sp, #48	@ 0x30
 80052b0:	af02      	add	r7, sp, #8
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	4608      	mov	r0, r1
 80052b6:	4611      	mov	r1, r2
 80052b8:	461a      	mov	r2, r3
 80052ba:	4603      	mov	r3, r0
 80052bc:	817b      	strh	r3, [r7, #10]
 80052be:	460b      	mov	r3, r1
 80052c0:	813b      	strh	r3, [r7, #8]
 80052c2:	4613      	mov	r3, r2
 80052c4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80052c6:	f7fd f9ab 	bl	8002620 <HAL_GetTick>
 80052ca:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052d2:	b2db      	uxtb	r3, r3
 80052d4:	2b20      	cmp	r3, #32
 80052d6:	f040 8214 	bne.w	8005702 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80052da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052dc:	9300      	str	r3, [sp, #0]
 80052de:	2319      	movs	r3, #25
 80052e0:	2201      	movs	r2, #1
 80052e2:	497b      	ldr	r1, [pc, #492]	@ (80054d0 <HAL_I2C_Mem_Read+0x224>)
 80052e4:	68f8      	ldr	r0, [r7, #12]
 80052e6:	f000 fb91 	bl	8005a0c <I2C_WaitOnFlagUntilTimeout>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d001      	beq.n	80052f4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80052f0:	2302      	movs	r3, #2
 80052f2:	e207      	b.n	8005704 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d101      	bne.n	8005302 <HAL_I2C_Mem_Read+0x56>
 80052fe:	2302      	movs	r3, #2
 8005300:	e200      	b.n	8005704 <HAL_I2C_Mem_Read+0x458>
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2201      	movs	r2, #1
 8005306:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f003 0301 	and.w	r3, r3, #1
 8005314:	2b01      	cmp	r3, #1
 8005316:	d007      	beq.n	8005328 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f042 0201 	orr.w	r2, r2, #1
 8005326:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	681a      	ldr	r2, [r3, #0]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005336:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2222      	movs	r2, #34	@ 0x22
 800533c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2240      	movs	r2, #64	@ 0x40
 8005344:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005352:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005358:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800535e:	b29a      	uxth	r2, r3
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	4a5b      	ldr	r2, [pc, #364]	@ (80054d4 <HAL_I2C_Mem_Read+0x228>)
 8005368:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800536a:	88f8      	ldrh	r0, [r7, #6]
 800536c:	893a      	ldrh	r2, [r7, #8]
 800536e:	8979      	ldrh	r1, [r7, #10]
 8005370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005372:	9301      	str	r3, [sp, #4]
 8005374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005376:	9300      	str	r3, [sp, #0]
 8005378:	4603      	mov	r3, r0
 800537a:	68f8      	ldr	r0, [r7, #12]
 800537c:	f000 fa5e 	bl	800583c <I2C_RequestMemoryRead>
 8005380:	4603      	mov	r3, r0
 8005382:	2b00      	cmp	r3, #0
 8005384:	d001      	beq.n	800538a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e1bc      	b.n	8005704 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800538e:	2b00      	cmp	r3, #0
 8005390:	d113      	bne.n	80053ba <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005392:	2300      	movs	r3, #0
 8005394:	623b      	str	r3, [r7, #32]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	695b      	ldr	r3, [r3, #20]
 800539c:	623b      	str	r3, [r7, #32]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	699b      	ldr	r3, [r3, #24]
 80053a4:	623b      	str	r3, [r7, #32]
 80053a6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053b6:	601a      	str	r2, [r3, #0]
 80053b8:	e190      	b.n	80056dc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d11b      	bne.n	80053fa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053d2:	2300      	movs	r3, #0
 80053d4:	61fb      	str	r3, [r7, #28]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	695b      	ldr	r3, [r3, #20]
 80053dc:	61fb      	str	r3, [r7, #28]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	699b      	ldr	r3, [r3, #24]
 80053e4:	61fb      	str	r3, [r7, #28]
 80053e6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053f6:	601a      	str	r2, [r3, #0]
 80053f8:	e170      	b.n	80056dc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053fe:	2b02      	cmp	r3, #2
 8005400:	d11b      	bne.n	800543a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005410:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005420:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005422:	2300      	movs	r3, #0
 8005424:	61bb      	str	r3, [r7, #24]
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	695b      	ldr	r3, [r3, #20]
 800542c:	61bb      	str	r3, [r7, #24]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	699b      	ldr	r3, [r3, #24]
 8005434:	61bb      	str	r3, [r7, #24]
 8005436:	69bb      	ldr	r3, [r7, #24]
 8005438:	e150      	b.n	80056dc <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800543a:	2300      	movs	r3, #0
 800543c:	617b      	str	r3, [r7, #20]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	695b      	ldr	r3, [r3, #20]
 8005444:	617b      	str	r3, [r7, #20]
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	699b      	ldr	r3, [r3, #24]
 800544c:	617b      	str	r3, [r7, #20]
 800544e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005450:	e144      	b.n	80056dc <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005456:	2b03      	cmp	r3, #3
 8005458:	f200 80f1 	bhi.w	800563e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005460:	2b01      	cmp	r3, #1
 8005462:	d123      	bne.n	80054ac <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005464:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005466:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005468:	68f8      	ldr	r0, [r7, #12]
 800546a:	f000 fc79 	bl	8005d60 <I2C_WaitOnRXNEFlagUntilTimeout>
 800546e:	4603      	mov	r3, r0
 8005470:	2b00      	cmp	r3, #0
 8005472:	d001      	beq.n	8005478 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	e145      	b.n	8005704 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	691a      	ldr	r2, [r3, #16]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005482:	b2d2      	uxtb	r2, r2
 8005484:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800548a:	1c5a      	adds	r2, r3, #1
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005494:	3b01      	subs	r3, #1
 8005496:	b29a      	uxth	r2, r3
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054a0:	b29b      	uxth	r3, r3
 80054a2:	3b01      	subs	r3, #1
 80054a4:	b29a      	uxth	r2, r3
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80054aa:	e117      	b.n	80056dc <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054b0:	2b02      	cmp	r3, #2
 80054b2:	d14e      	bne.n	8005552 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80054b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b6:	9300      	str	r3, [sp, #0]
 80054b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054ba:	2200      	movs	r2, #0
 80054bc:	4906      	ldr	r1, [pc, #24]	@ (80054d8 <HAL_I2C_Mem_Read+0x22c>)
 80054be:	68f8      	ldr	r0, [r7, #12]
 80054c0:	f000 faa4 	bl	8005a0c <I2C_WaitOnFlagUntilTimeout>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d008      	beq.n	80054dc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e11a      	b.n	8005704 <HAL_I2C_Mem_Read+0x458>
 80054ce:	bf00      	nop
 80054d0:	00100002 	.word	0x00100002
 80054d4:	ffff0000 	.word	0xffff0000
 80054d8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	691a      	ldr	r2, [r3, #16]
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f6:	b2d2      	uxtb	r2, r2
 80054f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054fe:	1c5a      	adds	r2, r3, #1
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005508:	3b01      	subs	r3, #1
 800550a:	b29a      	uxth	r2, r3
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005514:	b29b      	uxth	r3, r3
 8005516:	3b01      	subs	r3, #1
 8005518:	b29a      	uxth	r2, r3
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	691a      	ldr	r2, [r3, #16]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005528:	b2d2      	uxtb	r2, r2
 800552a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005530:	1c5a      	adds	r2, r3, #1
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800553a:	3b01      	subs	r3, #1
 800553c:	b29a      	uxth	r2, r3
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005546:	b29b      	uxth	r3, r3
 8005548:	3b01      	subs	r3, #1
 800554a:	b29a      	uxth	r2, r3
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005550:	e0c4      	b.n	80056dc <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005554:	9300      	str	r3, [sp, #0]
 8005556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005558:	2200      	movs	r2, #0
 800555a:	496c      	ldr	r1, [pc, #432]	@ (800570c <HAL_I2C_Mem_Read+0x460>)
 800555c:	68f8      	ldr	r0, [r7, #12]
 800555e:	f000 fa55 	bl	8005a0c <I2C_WaitOnFlagUntilTimeout>
 8005562:	4603      	mov	r3, r0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d001      	beq.n	800556c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	e0cb      	b.n	8005704 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800557a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	691a      	ldr	r2, [r3, #16]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005586:	b2d2      	uxtb	r2, r2
 8005588:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800558e:	1c5a      	adds	r2, r3, #1
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005598:	3b01      	subs	r3, #1
 800559a:	b29a      	uxth	r2, r3
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	3b01      	subs	r3, #1
 80055a8:	b29a      	uxth	r2, r3
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80055ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b0:	9300      	str	r3, [sp, #0]
 80055b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055b4:	2200      	movs	r2, #0
 80055b6:	4955      	ldr	r1, [pc, #340]	@ (800570c <HAL_I2C_Mem_Read+0x460>)
 80055b8:	68f8      	ldr	r0, [r7, #12]
 80055ba:	f000 fa27 	bl	8005a0c <I2C_WaitOnFlagUntilTimeout>
 80055be:	4603      	mov	r3, r0
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d001      	beq.n	80055c8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	e09d      	b.n	8005704 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	691a      	ldr	r2, [r3, #16]
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055e2:	b2d2      	uxtb	r2, r2
 80055e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ea:	1c5a      	adds	r2, r3, #1
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055f4:	3b01      	subs	r3, #1
 80055f6:	b29a      	uxth	r2, r3
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005600:	b29b      	uxth	r3, r3
 8005602:	3b01      	subs	r3, #1
 8005604:	b29a      	uxth	r2, r3
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	691a      	ldr	r2, [r3, #16]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005614:	b2d2      	uxtb	r2, r2
 8005616:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800561c:	1c5a      	adds	r2, r3, #1
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005626:	3b01      	subs	r3, #1
 8005628:	b29a      	uxth	r2, r3
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005632:	b29b      	uxth	r3, r3
 8005634:	3b01      	subs	r3, #1
 8005636:	b29a      	uxth	r2, r3
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800563c:	e04e      	b.n	80056dc <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800563e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005640:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005642:	68f8      	ldr	r0, [r7, #12]
 8005644:	f000 fb8c 	bl	8005d60 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005648:	4603      	mov	r3, r0
 800564a:	2b00      	cmp	r3, #0
 800564c:	d001      	beq.n	8005652 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e058      	b.n	8005704 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	691a      	ldr	r2, [r3, #16]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800565c:	b2d2      	uxtb	r2, r2
 800565e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005664:	1c5a      	adds	r2, r3, #1
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800566e:	3b01      	subs	r3, #1
 8005670:	b29a      	uxth	r2, r3
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800567a:	b29b      	uxth	r3, r3
 800567c:	3b01      	subs	r3, #1
 800567e:	b29a      	uxth	r2, r3
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	695b      	ldr	r3, [r3, #20]
 800568a:	f003 0304 	and.w	r3, r3, #4
 800568e:	2b04      	cmp	r3, #4
 8005690:	d124      	bne.n	80056dc <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005696:	2b03      	cmp	r3, #3
 8005698:	d107      	bne.n	80056aa <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056a8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	691a      	ldr	r2, [r3, #16]
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056b4:	b2d2      	uxtb	r2, r2
 80056b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056bc:	1c5a      	adds	r2, r3, #1
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056c6:	3b01      	subs	r3, #1
 80056c8:	b29a      	uxth	r2, r3
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056d2:	b29b      	uxth	r3, r3
 80056d4:	3b01      	subs	r3, #1
 80056d6:	b29a      	uxth	r2, r3
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	f47f aeb6 	bne.w	8005452 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2220      	movs	r2, #32
 80056ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2200      	movs	r2, #0
 80056f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2200      	movs	r2, #0
 80056fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80056fe:	2300      	movs	r3, #0
 8005700:	e000      	b.n	8005704 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005702:	2302      	movs	r3, #2
  }
}
 8005704:	4618      	mov	r0, r3
 8005706:	3728      	adds	r7, #40	@ 0x28
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}
 800570c:	00010004 	.word	0x00010004

08005710 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b088      	sub	sp, #32
 8005714:	af02      	add	r7, sp, #8
 8005716:	60f8      	str	r0, [r7, #12]
 8005718:	4608      	mov	r0, r1
 800571a:	4611      	mov	r1, r2
 800571c:	461a      	mov	r2, r3
 800571e:	4603      	mov	r3, r0
 8005720:	817b      	strh	r3, [r7, #10]
 8005722:	460b      	mov	r3, r1
 8005724:	813b      	strh	r3, [r7, #8]
 8005726:	4613      	mov	r3, r2
 8005728:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005738:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800573a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800573c:	9300      	str	r3, [sp, #0]
 800573e:	6a3b      	ldr	r3, [r7, #32]
 8005740:	2200      	movs	r2, #0
 8005742:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005746:	68f8      	ldr	r0, [r7, #12]
 8005748:	f000 f960 	bl	8005a0c <I2C_WaitOnFlagUntilTimeout>
 800574c:	4603      	mov	r3, r0
 800574e:	2b00      	cmp	r3, #0
 8005750:	d00d      	beq.n	800576e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800575c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005760:	d103      	bne.n	800576a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005768:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800576a:	2303      	movs	r3, #3
 800576c:	e05f      	b.n	800582e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800576e:	897b      	ldrh	r3, [r7, #10]
 8005770:	b2db      	uxtb	r3, r3
 8005772:	461a      	mov	r2, r3
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800577c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800577e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005780:	6a3a      	ldr	r2, [r7, #32]
 8005782:	492d      	ldr	r1, [pc, #180]	@ (8005838 <I2C_RequestMemoryWrite+0x128>)
 8005784:	68f8      	ldr	r0, [r7, #12]
 8005786:	f000 f9bb 	bl	8005b00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800578a:	4603      	mov	r3, r0
 800578c:	2b00      	cmp	r3, #0
 800578e:	d001      	beq.n	8005794 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	e04c      	b.n	800582e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005794:	2300      	movs	r3, #0
 8005796:	617b      	str	r3, [r7, #20]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	695b      	ldr	r3, [r3, #20]
 800579e:	617b      	str	r3, [r7, #20]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	699b      	ldr	r3, [r3, #24]
 80057a6:	617b      	str	r3, [r7, #20]
 80057a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057ac:	6a39      	ldr	r1, [r7, #32]
 80057ae:	68f8      	ldr	r0, [r7, #12]
 80057b0:	f000 fa46 	bl	8005c40 <I2C_WaitOnTXEFlagUntilTimeout>
 80057b4:	4603      	mov	r3, r0
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d00d      	beq.n	80057d6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057be:	2b04      	cmp	r3, #4
 80057c0:	d107      	bne.n	80057d2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	e02b      	b.n	800582e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80057d6:	88fb      	ldrh	r3, [r7, #6]
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d105      	bne.n	80057e8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80057dc:	893b      	ldrh	r3, [r7, #8]
 80057de:	b2da      	uxtb	r2, r3
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	611a      	str	r2, [r3, #16]
 80057e6:	e021      	b.n	800582c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80057e8:	893b      	ldrh	r3, [r7, #8]
 80057ea:	0a1b      	lsrs	r3, r3, #8
 80057ec:	b29b      	uxth	r3, r3
 80057ee:	b2da      	uxtb	r2, r3
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057f8:	6a39      	ldr	r1, [r7, #32]
 80057fa:	68f8      	ldr	r0, [r7, #12]
 80057fc:	f000 fa20 	bl	8005c40 <I2C_WaitOnTXEFlagUntilTimeout>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d00d      	beq.n	8005822 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800580a:	2b04      	cmp	r3, #4
 800580c:	d107      	bne.n	800581e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800581c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e005      	b.n	800582e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005822:	893b      	ldrh	r3, [r7, #8]
 8005824:	b2da      	uxtb	r2, r3
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800582c:	2300      	movs	r3, #0
}
 800582e:	4618      	mov	r0, r3
 8005830:	3718      	adds	r7, #24
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}
 8005836:	bf00      	nop
 8005838:	00010002 	.word	0x00010002

0800583c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b088      	sub	sp, #32
 8005840:	af02      	add	r7, sp, #8
 8005842:	60f8      	str	r0, [r7, #12]
 8005844:	4608      	mov	r0, r1
 8005846:	4611      	mov	r1, r2
 8005848:	461a      	mov	r2, r3
 800584a:	4603      	mov	r3, r0
 800584c:	817b      	strh	r3, [r7, #10]
 800584e:	460b      	mov	r3, r1
 8005850:	813b      	strh	r3, [r7, #8]
 8005852:	4613      	mov	r3, r2
 8005854:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005864:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005874:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005878:	9300      	str	r3, [sp, #0]
 800587a:	6a3b      	ldr	r3, [r7, #32]
 800587c:	2200      	movs	r2, #0
 800587e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005882:	68f8      	ldr	r0, [r7, #12]
 8005884:	f000 f8c2 	bl	8005a0c <I2C_WaitOnFlagUntilTimeout>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d00d      	beq.n	80058aa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005898:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800589c:	d103      	bne.n	80058a6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80058a4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80058a6:	2303      	movs	r3, #3
 80058a8:	e0aa      	b.n	8005a00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80058aa:	897b      	ldrh	r3, [r7, #10]
 80058ac:	b2db      	uxtb	r3, r3
 80058ae:	461a      	mov	r2, r3
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80058b8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80058ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058bc:	6a3a      	ldr	r2, [r7, #32]
 80058be:	4952      	ldr	r1, [pc, #328]	@ (8005a08 <I2C_RequestMemoryRead+0x1cc>)
 80058c0:	68f8      	ldr	r0, [r7, #12]
 80058c2:	f000 f91d 	bl	8005b00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058c6:	4603      	mov	r3, r0
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d001      	beq.n	80058d0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	e097      	b.n	8005a00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058d0:	2300      	movs	r3, #0
 80058d2:	617b      	str	r3, [r7, #20]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	695b      	ldr	r3, [r3, #20]
 80058da:	617b      	str	r3, [r7, #20]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	699b      	ldr	r3, [r3, #24]
 80058e2:	617b      	str	r3, [r7, #20]
 80058e4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058e8:	6a39      	ldr	r1, [r7, #32]
 80058ea:	68f8      	ldr	r0, [r7, #12]
 80058ec:	f000 f9a8 	bl	8005c40 <I2C_WaitOnTXEFlagUntilTimeout>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d00d      	beq.n	8005912 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058fa:	2b04      	cmp	r3, #4
 80058fc:	d107      	bne.n	800590e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800590c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	e076      	b.n	8005a00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005912:	88fb      	ldrh	r3, [r7, #6]
 8005914:	2b01      	cmp	r3, #1
 8005916:	d105      	bne.n	8005924 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005918:	893b      	ldrh	r3, [r7, #8]
 800591a:	b2da      	uxtb	r2, r3
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	611a      	str	r2, [r3, #16]
 8005922:	e021      	b.n	8005968 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005924:	893b      	ldrh	r3, [r7, #8]
 8005926:	0a1b      	lsrs	r3, r3, #8
 8005928:	b29b      	uxth	r3, r3
 800592a:	b2da      	uxtb	r2, r3
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005932:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005934:	6a39      	ldr	r1, [r7, #32]
 8005936:	68f8      	ldr	r0, [r7, #12]
 8005938:	f000 f982 	bl	8005c40 <I2C_WaitOnTXEFlagUntilTimeout>
 800593c:	4603      	mov	r3, r0
 800593e:	2b00      	cmp	r3, #0
 8005940:	d00d      	beq.n	800595e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005946:	2b04      	cmp	r3, #4
 8005948:	d107      	bne.n	800595a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005958:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e050      	b.n	8005a00 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800595e:	893b      	ldrh	r3, [r7, #8]
 8005960:	b2da      	uxtb	r2, r3
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005968:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800596a:	6a39      	ldr	r1, [r7, #32]
 800596c:	68f8      	ldr	r0, [r7, #12]
 800596e:	f000 f967 	bl	8005c40 <I2C_WaitOnTXEFlagUntilTimeout>
 8005972:	4603      	mov	r3, r0
 8005974:	2b00      	cmp	r3, #0
 8005976:	d00d      	beq.n	8005994 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800597c:	2b04      	cmp	r3, #4
 800597e:	d107      	bne.n	8005990 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	681a      	ldr	r2, [r3, #0]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800598e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005990:	2301      	movs	r3, #1
 8005992:	e035      	b.n	8005a00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80059a2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80059a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a6:	9300      	str	r3, [sp, #0]
 80059a8:	6a3b      	ldr	r3, [r7, #32]
 80059aa:	2200      	movs	r2, #0
 80059ac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80059b0:	68f8      	ldr	r0, [r7, #12]
 80059b2:	f000 f82b 	bl	8005a0c <I2C_WaitOnFlagUntilTimeout>
 80059b6:	4603      	mov	r3, r0
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d00d      	beq.n	80059d8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059ca:	d103      	bne.n	80059d4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059d2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80059d4:	2303      	movs	r3, #3
 80059d6:	e013      	b.n	8005a00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80059d8:	897b      	ldrh	r3, [r7, #10]
 80059da:	b2db      	uxtb	r3, r3
 80059dc:	f043 0301 	orr.w	r3, r3, #1
 80059e0:	b2da      	uxtb	r2, r3
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80059e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ea:	6a3a      	ldr	r2, [r7, #32]
 80059ec:	4906      	ldr	r1, [pc, #24]	@ (8005a08 <I2C_RequestMemoryRead+0x1cc>)
 80059ee:	68f8      	ldr	r0, [r7, #12]
 80059f0:	f000 f886 	bl	8005b00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80059f4:	4603      	mov	r3, r0
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d001      	beq.n	80059fe <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e000      	b.n	8005a00 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80059fe:	2300      	movs	r3, #0
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	3718      	adds	r7, #24
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bd80      	pop	{r7, pc}
 8005a08:	00010002 	.word	0x00010002

08005a0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b084      	sub	sp, #16
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	60f8      	str	r0, [r7, #12]
 8005a14:	60b9      	str	r1, [r7, #8]
 8005a16:	603b      	str	r3, [r7, #0]
 8005a18:	4613      	mov	r3, r2
 8005a1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a1c:	e048      	b.n	8005ab0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a24:	d044      	beq.n	8005ab0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a26:	f7fc fdfb 	bl	8002620 <HAL_GetTick>
 8005a2a:	4602      	mov	r2, r0
 8005a2c:	69bb      	ldr	r3, [r7, #24]
 8005a2e:	1ad3      	subs	r3, r2, r3
 8005a30:	683a      	ldr	r2, [r7, #0]
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d302      	bcc.n	8005a3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d139      	bne.n	8005ab0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	0c1b      	lsrs	r3, r3, #16
 8005a40:	b2db      	uxtb	r3, r3
 8005a42:	2b01      	cmp	r3, #1
 8005a44:	d10d      	bne.n	8005a62 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	695b      	ldr	r3, [r3, #20]
 8005a4c:	43da      	mvns	r2, r3
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	4013      	ands	r3, r2
 8005a52:	b29b      	uxth	r3, r3
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	bf0c      	ite	eq
 8005a58:	2301      	moveq	r3, #1
 8005a5a:	2300      	movne	r3, #0
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	461a      	mov	r2, r3
 8005a60:	e00c      	b.n	8005a7c <I2C_WaitOnFlagUntilTimeout+0x70>
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	699b      	ldr	r3, [r3, #24]
 8005a68:	43da      	mvns	r2, r3
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	4013      	ands	r3, r2
 8005a6e:	b29b      	uxth	r3, r3
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	bf0c      	ite	eq
 8005a74:	2301      	moveq	r3, #1
 8005a76:	2300      	movne	r3, #0
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	461a      	mov	r2, r3
 8005a7c:	79fb      	ldrb	r3, [r7, #7]
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	d116      	bne.n	8005ab0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2200      	movs	r2, #0
 8005a86:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2220      	movs	r2, #32
 8005a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2200      	movs	r2, #0
 8005a94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a9c:	f043 0220 	orr.w	r2, r3, #32
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	e023      	b.n	8005af8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	0c1b      	lsrs	r3, r3, #16
 8005ab4:	b2db      	uxtb	r3, r3
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d10d      	bne.n	8005ad6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	695b      	ldr	r3, [r3, #20]
 8005ac0:	43da      	mvns	r2, r3
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	b29b      	uxth	r3, r3
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	bf0c      	ite	eq
 8005acc:	2301      	moveq	r3, #1
 8005ace:	2300      	movne	r3, #0
 8005ad0:	b2db      	uxtb	r3, r3
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	e00c      	b.n	8005af0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	699b      	ldr	r3, [r3, #24]
 8005adc:	43da      	mvns	r2, r3
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	4013      	ands	r3, r2
 8005ae2:	b29b      	uxth	r3, r3
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	bf0c      	ite	eq
 8005ae8:	2301      	moveq	r3, #1
 8005aea:	2300      	movne	r3, #0
 8005aec:	b2db      	uxtb	r3, r3
 8005aee:	461a      	mov	r2, r3
 8005af0:	79fb      	ldrb	r3, [r7, #7]
 8005af2:	429a      	cmp	r2, r3
 8005af4:	d093      	beq.n	8005a1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005af6:	2300      	movs	r3, #0
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3710      	adds	r7, #16
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}

08005b00 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b084      	sub	sp, #16
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	60f8      	str	r0, [r7, #12]
 8005b08:	60b9      	str	r1, [r7, #8]
 8005b0a:	607a      	str	r2, [r7, #4]
 8005b0c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005b0e:	e071      	b.n	8005bf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	695b      	ldr	r3, [r3, #20]
 8005b16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b1e:	d123      	bne.n	8005b68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	681a      	ldr	r2, [r3, #0]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b2e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005b38:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2220      	movs	r2, #32
 8005b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b54:	f043 0204 	orr.w	r2, r3, #4
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005b64:	2301      	movs	r3, #1
 8005b66:	e067      	b.n	8005c38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b6e:	d041      	beq.n	8005bf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b70:	f7fc fd56 	bl	8002620 <HAL_GetTick>
 8005b74:	4602      	mov	r2, r0
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d302      	bcc.n	8005b86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d136      	bne.n	8005bf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	0c1b      	lsrs	r3, r3, #16
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d10c      	bne.n	8005baa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	695b      	ldr	r3, [r3, #20]
 8005b96:	43da      	mvns	r2, r3
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	4013      	ands	r3, r2
 8005b9c:	b29b      	uxth	r3, r3
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	bf14      	ite	ne
 8005ba2:	2301      	movne	r3, #1
 8005ba4:	2300      	moveq	r3, #0
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	e00b      	b.n	8005bc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	699b      	ldr	r3, [r3, #24]
 8005bb0:	43da      	mvns	r2, r3
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	4013      	ands	r3, r2
 8005bb6:	b29b      	uxth	r3, r3
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	bf14      	ite	ne
 8005bbc:	2301      	movne	r3, #1
 8005bbe:	2300      	moveq	r3, #0
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d016      	beq.n	8005bf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2220      	movs	r2, #32
 8005bd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be0:	f043 0220 	orr.w	r2, r3, #32
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2200      	movs	r2, #0
 8005bec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	e021      	b.n	8005c38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	0c1b      	lsrs	r3, r3, #16
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d10c      	bne.n	8005c18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	695b      	ldr	r3, [r3, #20]
 8005c04:	43da      	mvns	r2, r3
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	4013      	ands	r3, r2
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	bf14      	ite	ne
 8005c10:	2301      	movne	r3, #1
 8005c12:	2300      	moveq	r3, #0
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	e00b      	b.n	8005c30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	699b      	ldr	r3, [r3, #24]
 8005c1e:	43da      	mvns	r2, r3
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	4013      	ands	r3, r2
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	bf14      	ite	ne
 8005c2a:	2301      	movne	r3, #1
 8005c2c:	2300      	moveq	r3, #0
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	f47f af6d 	bne.w	8005b10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005c36:	2300      	movs	r3, #0
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3710      	adds	r7, #16
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}

08005c40 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b084      	sub	sp, #16
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	60f8      	str	r0, [r7, #12]
 8005c48:	60b9      	str	r1, [r7, #8]
 8005c4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005c4c:	e034      	b.n	8005cb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005c4e:	68f8      	ldr	r0, [r7, #12]
 8005c50:	f000 f8e3 	bl	8005e1a <I2C_IsAcknowledgeFailed>
 8005c54:	4603      	mov	r3, r0
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d001      	beq.n	8005c5e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	e034      	b.n	8005cc8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c64:	d028      	beq.n	8005cb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c66:	f7fc fcdb 	bl	8002620 <HAL_GetTick>
 8005c6a:	4602      	mov	r2, r0
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	1ad3      	subs	r3, r2, r3
 8005c70:	68ba      	ldr	r2, [r7, #8]
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d302      	bcc.n	8005c7c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d11d      	bne.n	8005cb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	695b      	ldr	r3, [r3, #20]
 8005c82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c86:	2b80      	cmp	r3, #128	@ 0x80
 8005c88:	d016      	beq.n	8005cb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2220      	movs	r2, #32
 8005c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca4:	f043 0220 	orr.w	r2, r3, #32
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	e007      	b.n	8005cc8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	695b      	ldr	r3, [r3, #20]
 8005cbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cc2:	2b80      	cmp	r3, #128	@ 0x80
 8005cc4:	d1c3      	bne.n	8005c4e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005cc6:	2300      	movs	r3, #0
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3710      	adds	r7, #16
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b084      	sub	sp, #16
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005cdc:	e034      	b.n	8005d48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005cde:	68f8      	ldr	r0, [r7, #12]
 8005ce0:	f000 f89b 	bl	8005e1a <I2C_IsAcknowledgeFailed>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d001      	beq.n	8005cee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	e034      	b.n	8005d58 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf4:	d028      	beq.n	8005d48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cf6:	f7fc fc93 	bl	8002620 <HAL_GetTick>
 8005cfa:	4602      	mov	r2, r0
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	1ad3      	subs	r3, r2, r3
 8005d00:	68ba      	ldr	r2, [r7, #8]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d302      	bcc.n	8005d0c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d11d      	bne.n	8005d48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	695b      	ldr	r3, [r3, #20]
 8005d12:	f003 0304 	and.w	r3, r3, #4
 8005d16:	2b04      	cmp	r3, #4
 8005d18:	d016      	beq.n	8005d48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2220      	movs	r2, #32
 8005d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d34:	f043 0220 	orr.w	r2, r3, #32
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005d44:	2301      	movs	r3, #1
 8005d46:	e007      	b.n	8005d58 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	695b      	ldr	r3, [r3, #20]
 8005d4e:	f003 0304 	and.w	r3, r3, #4
 8005d52:	2b04      	cmp	r3, #4
 8005d54:	d1c3      	bne.n	8005cde <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005d56:	2300      	movs	r3, #0
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3710      	adds	r7, #16
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}

08005d60 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b084      	sub	sp, #16
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	60f8      	str	r0, [r7, #12]
 8005d68:	60b9      	str	r1, [r7, #8]
 8005d6a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005d6c:	e049      	b.n	8005e02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	695b      	ldr	r3, [r3, #20]
 8005d74:	f003 0310 	and.w	r3, r3, #16
 8005d78:	2b10      	cmp	r3, #16
 8005d7a:	d119      	bne.n	8005db0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f06f 0210 	mvn.w	r2, #16
 8005d84:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2220      	movs	r2, #32
 8005d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	2200      	movs	r2, #0
 8005d98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	2200      	movs	r2, #0
 8005da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005dac:	2301      	movs	r3, #1
 8005dae:	e030      	b.n	8005e12 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005db0:	f7fc fc36 	bl	8002620 <HAL_GetTick>
 8005db4:	4602      	mov	r2, r0
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	1ad3      	subs	r3, r2, r3
 8005dba:	68ba      	ldr	r2, [r7, #8]
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d302      	bcc.n	8005dc6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d11d      	bne.n	8005e02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	695b      	ldr	r3, [r3, #20]
 8005dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dd0:	2b40      	cmp	r3, #64	@ 0x40
 8005dd2:	d016      	beq.n	8005e02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2220      	movs	r2, #32
 8005dde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	2200      	movs	r2, #0
 8005de6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dee:	f043 0220 	orr.w	r2, r3, #32
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e007      	b.n	8005e12 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	695b      	ldr	r3, [r3, #20]
 8005e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e0c:	2b40      	cmp	r3, #64	@ 0x40
 8005e0e:	d1ae      	bne.n	8005d6e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005e10:	2300      	movs	r3, #0
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3710      	adds	r7, #16
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}

08005e1a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005e1a:	b480      	push	{r7}
 8005e1c:	b083      	sub	sp, #12
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	695b      	ldr	r3, [r3, #20]
 8005e28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e30:	d11b      	bne.n	8005e6a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005e3a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2220      	movs	r2, #32
 8005e46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e56:	f043 0204 	orr.w	r2, r3, #4
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	e000      	b.n	8005e6c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005e6a:	2300      	movs	r3, #0
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	370c      	adds	r7, #12
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr

08005e78 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b088      	sub	sp, #32
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d101      	bne.n	8005e8a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	e128      	b.n	80060dc <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d109      	bne.n	8005eaa <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a90      	ldr	r2, [pc, #576]	@ (80060e4 <HAL_I2S_Init+0x26c>)
 8005ea2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f7fc f989 	bl	80021bc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2202      	movs	r2, #2
 8005eae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	69db      	ldr	r3, [r3, #28]
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	6812      	ldr	r2, [r2, #0]
 8005ebc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005ec0:	f023 030f 	bic.w	r3, r3, #15
 8005ec4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	2202      	movs	r2, #2
 8005ecc:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	695b      	ldr	r3, [r3, #20]
 8005ed2:	2b02      	cmp	r3, #2
 8005ed4:	d060      	beq.n	8005f98 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	68db      	ldr	r3, [r3, #12]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d102      	bne.n	8005ee4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005ede:	2310      	movs	r3, #16
 8005ee0:	617b      	str	r3, [r7, #20]
 8005ee2:	e001      	b.n	8005ee8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005ee4:	2320      	movs	r3, #32
 8005ee6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	2b20      	cmp	r3, #32
 8005eee:	d802      	bhi.n	8005ef6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	005b      	lsls	r3, r3, #1
 8005ef4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005ef6:	2001      	movs	r0, #1
 8005ef8:	f001 f9c4 	bl	8007284 <HAL_RCCEx_GetPeriphCLKFreq>
 8005efc:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	691b      	ldr	r3, [r3, #16]
 8005f02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f06:	d125      	bne.n	8005f54 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	68db      	ldr	r3, [r3, #12]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d010      	beq.n	8005f32 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005f10:	697b      	ldr	r3, [r7, #20]
 8005f12:	009b      	lsls	r3, r3, #2
 8005f14:	68fa      	ldr	r2, [r7, #12]
 8005f16:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f1a:	4613      	mov	r3, r2
 8005f1c:	009b      	lsls	r3, r3, #2
 8005f1e:	4413      	add	r3, r2
 8005f20:	005b      	lsls	r3, r3, #1
 8005f22:	461a      	mov	r2, r3
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	695b      	ldr	r3, [r3, #20]
 8005f28:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f2c:	3305      	adds	r3, #5
 8005f2e:	613b      	str	r3, [r7, #16]
 8005f30:	e01f      	b.n	8005f72 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	00db      	lsls	r3, r3, #3
 8005f36:	68fa      	ldr	r2, [r7, #12]
 8005f38:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f3c:	4613      	mov	r3, r2
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	4413      	add	r3, r2
 8005f42:	005b      	lsls	r3, r3, #1
 8005f44:	461a      	mov	r2, r3
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	695b      	ldr	r3, [r3, #20]
 8005f4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f4e:	3305      	adds	r3, #5
 8005f50:	613b      	str	r3, [r7, #16]
 8005f52:	e00e      	b.n	8005f72 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005f54:	68fa      	ldr	r2, [r7, #12]
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f5c:	4613      	mov	r3, r2
 8005f5e:	009b      	lsls	r3, r3, #2
 8005f60:	4413      	add	r3, r2
 8005f62:	005b      	lsls	r3, r3, #1
 8005f64:	461a      	mov	r2, r3
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	695b      	ldr	r3, [r3, #20]
 8005f6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f6e:	3305      	adds	r3, #5
 8005f70:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	4a5c      	ldr	r2, [pc, #368]	@ (80060e8 <HAL_I2S_Init+0x270>)
 8005f76:	fba2 2303 	umull	r2, r3, r2, r3
 8005f7a:	08db      	lsrs	r3, r3, #3
 8005f7c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	f003 0301 	and.w	r3, r3, #1
 8005f84:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005f86:	693a      	ldr	r2, [r7, #16]
 8005f88:	69bb      	ldr	r3, [r7, #24]
 8005f8a:	1ad3      	subs	r3, r2, r3
 8005f8c:	085b      	lsrs	r3, r3, #1
 8005f8e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005f90:	69bb      	ldr	r3, [r7, #24]
 8005f92:	021b      	lsls	r3, r3, #8
 8005f94:	61bb      	str	r3, [r7, #24]
 8005f96:	e003      	b.n	8005fa0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005f98:	2302      	movs	r3, #2
 8005f9a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005fa0:	69fb      	ldr	r3, [r7, #28]
 8005fa2:	2b01      	cmp	r3, #1
 8005fa4:	d902      	bls.n	8005fac <HAL_I2S_Init+0x134>
 8005fa6:	69fb      	ldr	r3, [r7, #28]
 8005fa8:	2bff      	cmp	r3, #255	@ 0xff
 8005faa:	d907      	bls.n	8005fbc <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fb0:	f043 0210 	orr.w	r2, r3, #16
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	e08f      	b.n	80060dc <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	691a      	ldr	r2, [r3, #16]
 8005fc0:	69bb      	ldr	r3, [r7, #24]
 8005fc2:	ea42 0103 	orr.w	r1, r2, r3
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	69fa      	ldr	r2, [r7, #28]
 8005fcc:	430a      	orrs	r2, r1
 8005fce:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	69db      	ldr	r3, [r3, #28]
 8005fd6:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005fda:	f023 030f 	bic.w	r3, r3, #15
 8005fde:	687a      	ldr	r2, [r7, #4]
 8005fe0:	6851      	ldr	r1, [r2, #4]
 8005fe2:	687a      	ldr	r2, [r7, #4]
 8005fe4:	6892      	ldr	r2, [r2, #8]
 8005fe6:	4311      	orrs	r1, r2
 8005fe8:	687a      	ldr	r2, [r7, #4]
 8005fea:	68d2      	ldr	r2, [r2, #12]
 8005fec:	4311      	orrs	r1, r2
 8005fee:	687a      	ldr	r2, [r7, #4]
 8005ff0:	6992      	ldr	r2, [r2, #24]
 8005ff2:	430a      	orrs	r2, r1
 8005ff4:	431a      	orrs	r2, r3
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ffe:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6a1b      	ldr	r3, [r3, #32]
 8006004:	2b01      	cmp	r3, #1
 8006006:	d161      	bne.n	80060cc <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	4a38      	ldr	r2, [pc, #224]	@ (80060ec <HAL_I2S_Init+0x274>)
 800600c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a37      	ldr	r2, [pc, #220]	@ (80060f0 <HAL_I2S_Init+0x278>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d101      	bne.n	800601c <HAL_I2S_Init+0x1a4>
 8006018:	4b36      	ldr	r3, [pc, #216]	@ (80060f4 <HAL_I2S_Init+0x27c>)
 800601a:	e001      	b.n	8006020 <HAL_I2S_Init+0x1a8>
 800601c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006020:	69db      	ldr	r3, [r3, #28]
 8006022:	687a      	ldr	r2, [r7, #4]
 8006024:	6812      	ldr	r2, [r2, #0]
 8006026:	4932      	ldr	r1, [pc, #200]	@ (80060f0 <HAL_I2S_Init+0x278>)
 8006028:	428a      	cmp	r2, r1
 800602a:	d101      	bne.n	8006030 <HAL_I2S_Init+0x1b8>
 800602c:	4a31      	ldr	r2, [pc, #196]	@ (80060f4 <HAL_I2S_Init+0x27c>)
 800602e:	e001      	b.n	8006034 <HAL_I2S_Init+0x1bc>
 8006030:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8006034:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8006038:	f023 030f 	bic.w	r3, r3, #15
 800603c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a2b      	ldr	r2, [pc, #172]	@ (80060f0 <HAL_I2S_Init+0x278>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d101      	bne.n	800604c <HAL_I2S_Init+0x1d4>
 8006048:	4b2a      	ldr	r3, [pc, #168]	@ (80060f4 <HAL_I2S_Init+0x27c>)
 800604a:	e001      	b.n	8006050 <HAL_I2S_Init+0x1d8>
 800604c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006050:	2202      	movs	r2, #2
 8006052:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4a25      	ldr	r2, [pc, #148]	@ (80060f0 <HAL_I2S_Init+0x278>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d101      	bne.n	8006062 <HAL_I2S_Init+0x1ea>
 800605e:	4b25      	ldr	r3, [pc, #148]	@ (80060f4 <HAL_I2S_Init+0x27c>)
 8006060:	e001      	b.n	8006066 <HAL_I2S_Init+0x1ee>
 8006062:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006066:	69db      	ldr	r3, [r3, #28]
 8006068:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006072:	d003      	beq.n	800607c <HAL_I2S_Init+0x204>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d103      	bne.n	8006084 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800607c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006080:	613b      	str	r3, [r7, #16]
 8006082:	e001      	b.n	8006088 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8006084:	2300      	movs	r3, #0
 8006086:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006092:	4313      	orrs	r3, r2
 8006094:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800609c:	4313      	orrs	r3, r2
 800609e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	699b      	ldr	r3, [r3, #24]
 80060a4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80060a6:	4313      	orrs	r3, r2
 80060a8:	b29a      	uxth	r2, r3
 80060aa:	897b      	ldrh	r3, [r7, #10]
 80060ac:	4313      	orrs	r3, r2
 80060ae:	b29b      	uxth	r3, r3
 80060b0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80060b4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a0d      	ldr	r2, [pc, #52]	@ (80060f0 <HAL_I2S_Init+0x278>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d101      	bne.n	80060c4 <HAL_I2S_Init+0x24c>
 80060c0:	4b0c      	ldr	r3, [pc, #48]	@ (80060f4 <HAL_I2S_Init+0x27c>)
 80060c2:	e001      	b.n	80060c8 <HAL_I2S_Init+0x250>
 80060c4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80060c8:	897a      	ldrh	r2, [r7, #10]
 80060ca:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2200      	movs	r2, #0
 80060d0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2201      	movs	r2, #1
 80060d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80060da:	2300      	movs	r3, #0
}
 80060dc:	4618      	mov	r0, r3
 80060de:	3720      	adds	r7, #32
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}
 80060e4:	080061ef 	.word	0x080061ef
 80060e8:	cccccccd 	.word	0xcccccccd
 80060ec:	08006305 	.word	0x08006305
 80060f0:	40003800 	.word	0x40003800
 80060f4:	40003400 	.word	0x40003400

080060f8 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b083      	sub	sp, #12
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8006100:	bf00      	nop
 8006102:	370c      	adds	r7, #12
 8006104:	46bd      	mov	sp, r7
 8006106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610a:	4770      	bx	lr

0800610c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800610c:	b480      	push	{r7}
 800610e:	b083      	sub	sp, #12
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8006114:	bf00      	nop
 8006116:	370c      	adds	r7, #12
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr

08006120 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8006120:	b480      	push	{r7}
 8006122:	b083      	sub	sp, #12
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8006128:	bf00      	nop
 800612a:	370c      	adds	r7, #12
 800612c:	46bd      	mov	sp, r7
 800612e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006132:	4770      	bx	lr

08006134 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b082      	sub	sp, #8
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006140:	881a      	ldrh	r2, [r3, #0]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800614c:	1c9a      	adds	r2, r3, #2
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006156:	b29b      	uxth	r3, r3
 8006158:	3b01      	subs	r3, #1
 800615a:	b29a      	uxth	r2, r3
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006164:	b29b      	uxth	r3, r3
 8006166:	2b00      	cmp	r3, #0
 8006168:	d10e      	bne.n	8006188 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	685a      	ldr	r2, [r3, #4]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006178:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2201      	movs	r2, #1
 800617e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f7ff ffb8 	bl	80060f8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006188:	bf00      	nop
 800618a:	3708      	adds	r7, #8
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}

08006190 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b082      	sub	sp, #8
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	68da      	ldr	r2, [r3, #12]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a2:	b292      	uxth	r2, r2
 80061a4:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061aa:	1c9a      	adds	r2, r3, #2
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80061b4:	b29b      	uxth	r3, r3
 80061b6:	3b01      	subs	r3, #1
 80061b8:	b29a      	uxth	r2, r3
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d10e      	bne.n	80061e6 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	685a      	ldr	r2, [r3, #4]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80061d6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f7ff ff93 	bl	800610c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80061e6:	bf00      	nop
 80061e8:	3708      	adds	r7, #8
 80061ea:	46bd      	mov	sp, r7
 80061ec:	bd80      	pop	{r7, pc}

080061ee <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80061ee:	b580      	push	{r7, lr}
 80061f0:	b086      	sub	sp, #24
 80061f2:	af00      	add	r7, sp, #0
 80061f4:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	689b      	ldr	r3, [r3, #8]
 80061fc:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006204:	b2db      	uxtb	r3, r3
 8006206:	2b04      	cmp	r3, #4
 8006208:	d13a      	bne.n	8006280 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800620a:	697b      	ldr	r3, [r7, #20]
 800620c:	f003 0301 	and.w	r3, r3, #1
 8006210:	2b01      	cmp	r3, #1
 8006212:	d109      	bne.n	8006228 <I2S_IRQHandler+0x3a>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800621e:	2b40      	cmp	r3, #64	@ 0x40
 8006220:	d102      	bne.n	8006228 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f7ff ffb4 	bl	8006190 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800622e:	2b40      	cmp	r3, #64	@ 0x40
 8006230:	d126      	bne.n	8006280 <I2S_IRQHandler+0x92>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	f003 0320 	and.w	r3, r3, #32
 800623c:	2b20      	cmp	r3, #32
 800623e:	d11f      	bne.n	8006280 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	685a      	ldr	r2, [r3, #4]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800624e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006250:	2300      	movs	r3, #0
 8006252:	613b      	str	r3, [r7, #16]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68db      	ldr	r3, [r3, #12]
 800625a:	613b      	str	r3, [r7, #16]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	613b      	str	r3, [r7, #16]
 8006264:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2201      	movs	r2, #1
 800626a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006272:	f043 0202 	orr.w	r2, r3, #2
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f7ff ff50 	bl	8006120 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006286:	b2db      	uxtb	r3, r3
 8006288:	2b03      	cmp	r3, #3
 800628a:	d136      	bne.n	80062fa <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	f003 0302 	and.w	r3, r3, #2
 8006292:	2b02      	cmp	r3, #2
 8006294:	d109      	bne.n	80062aa <I2S_IRQHandler+0xbc>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062a0:	2b80      	cmp	r3, #128	@ 0x80
 80062a2:	d102      	bne.n	80062aa <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80062a4:	6878      	ldr	r0, [r7, #4]
 80062a6:	f7ff ff45 	bl	8006134 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	f003 0308 	and.w	r3, r3, #8
 80062b0:	2b08      	cmp	r3, #8
 80062b2:	d122      	bne.n	80062fa <I2S_IRQHandler+0x10c>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	f003 0320 	and.w	r3, r3, #32
 80062be:	2b20      	cmp	r3, #32
 80062c0:	d11b      	bne.n	80062fa <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	685a      	ldr	r2, [r3, #4]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80062d0:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80062d2:	2300      	movs	r3, #0
 80062d4:	60fb      	str	r3, [r7, #12]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	60fb      	str	r3, [r7, #12]
 80062de:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062ec:	f043 0204 	orr.w	r2, r3, #4
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80062f4:	6878      	ldr	r0, [r7, #4]
 80062f6:	f7ff ff13 	bl	8006120 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80062fa:	bf00      	nop
 80062fc:	3718      	adds	r7, #24
 80062fe:	46bd      	mov	sp, r7
 8006300:	bd80      	pop	{r7, pc}
	...

08006304 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b088      	sub	sp, #32
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a92      	ldr	r2, [pc, #584]	@ (8006564 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d101      	bne.n	8006322 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800631e:	4b92      	ldr	r3, [pc, #584]	@ (8006568 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006320:	e001      	b.n	8006326 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8006322:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a8b      	ldr	r2, [pc, #556]	@ (8006564 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d101      	bne.n	8006340 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800633c:	4b8a      	ldr	r3, [pc, #552]	@ (8006568 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800633e:	e001      	b.n	8006344 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8006340:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006350:	d004      	beq.n	800635c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	2b00      	cmp	r3, #0
 8006358:	f040 8099 	bne.w	800648e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800635c:	69fb      	ldr	r3, [r7, #28]
 800635e:	f003 0302 	and.w	r3, r3, #2
 8006362:	2b02      	cmp	r3, #2
 8006364:	d107      	bne.n	8006376 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800636c:	2b00      	cmp	r3, #0
 800636e:	d002      	beq.n	8006376 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	f000 f925 	bl	80065c0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8006376:	69bb      	ldr	r3, [r7, #24]
 8006378:	f003 0301 	and.w	r3, r3, #1
 800637c:	2b01      	cmp	r3, #1
 800637e:	d107      	bne.n	8006390 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006386:	2b00      	cmp	r3, #0
 8006388:	d002      	beq.n	8006390 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f000 f9c8 	bl	8006720 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006390:	69bb      	ldr	r3, [r7, #24]
 8006392:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006396:	2b40      	cmp	r3, #64	@ 0x40
 8006398:	d13a      	bne.n	8006410 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	f003 0320 	and.w	r3, r3, #32
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d035      	beq.n	8006410 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a6e      	ldr	r2, [pc, #440]	@ (8006564 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d101      	bne.n	80063b2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80063ae:	4b6e      	ldr	r3, [pc, #440]	@ (8006568 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80063b0:	e001      	b.n	80063b6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80063b2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80063b6:	685a      	ldr	r2, [r3, #4]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4969      	ldr	r1, [pc, #420]	@ (8006564 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80063be:	428b      	cmp	r3, r1
 80063c0:	d101      	bne.n	80063c6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80063c2:	4b69      	ldr	r3, [pc, #420]	@ (8006568 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80063c4:	e001      	b.n	80063ca <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80063c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80063ca:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80063ce:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	685a      	ldr	r2, [r3, #4]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80063de:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80063e0:	2300      	movs	r3, #0
 80063e2:	60fb      	str	r3, [r7, #12]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	68db      	ldr	r3, [r3, #12]
 80063ea:	60fb      	str	r3, [r7, #12]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	60fb      	str	r3, [r7, #12]
 80063f4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2201      	movs	r2, #1
 80063fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006402:	f043 0202 	orr.w	r2, r3, #2
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f7ff fe88 	bl	8006120 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006410:	69fb      	ldr	r3, [r7, #28]
 8006412:	f003 0308 	and.w	r3, r3, #8
 8006416:	2b08      	cmp	r3, #8
 8006418:	f040 80c3 	bne.w	80065a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	f003 0320 	and.w	r3, r3, #32
 8006422:	2b00      	cmp	r3, #0
 8006424:	f000 80bd 	beq.w	80065a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	685a      	ldr	r2, [r3, #4]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006436:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a49      	ldr	r2, [pc, #292]	@ (8006564 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d101      	bne.n	8006446 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8006442:	4b49      	ldr	r3, [pc, #292]	@ (8006568 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006444:	e001      	b.n	800644a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8006446:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800644a:	685a      	ldr	r2, [r3, #4]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4944      	ldr	r1, [pc, #272]	@ (8006564 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006452:	428b      	cmp	r3, r1
 8006454:	d101      	bne.n	800645a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8006456:	4b44      	ldr	r3, [pc, #272]	@ (8006568 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006458:	e001      	b.n	800645e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800645a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800645e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006462:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006464:	2300      	movs	r3, #0
 8006466:	60bb      	str	r3, [r7, #8]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	60bb      	str	r3, [r7, #8]
 8006470:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2201      	movs	r2, #1
 8006476:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800647e:	f043 0204 	orr.w	r2, r3, #4
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f7ff fe4a 	bl	8006120 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800648c:	e089      	b.n	80065a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800648e:	69bb      	ldr	r3, [r7, #24]
 8006490:	f003 0302 	and.w	r3, r3, #2
 8006494:	2b02      	cmp	r3, #2
 8006496:	d107      	bne.n	80064a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d002      	beq.n	80064a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f000 f8be 	bl	8006624 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80064a8:	69fb      	ldr	r3, [r7, #28]
 80064aa:	f003 0301 	and.w	r3, r3, #1
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d107      	bne.n	80064c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d002      	beq.n	80064c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	f000 f8fd 	bl	80066bc <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80064c2:	69fb      	ldr	r3, [r7, #28]
 80064c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064c8:	2b40      	cmp	r3, #64	@ 0x40
 80064ca:	d12f      	bne.n	800652c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	f003 0320 	and.w	r3, r3, #32
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d02a      	beq.n	800652c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	685a      	ldr	r2, [r3, #4]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80064e4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a1e      	ldr	r2, [pc, #120]	@ (8006564 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d101      	bne.n	80064f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80064f0:	4b1d      	ldr	r3, [pc, #116]	@ (8006568 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80064f2:	e001      	b.n	80064f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80064f4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80064f8:	685a      	ldr	r2, [r3, #4]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4919      	ldr	r1, [pc, #100]	@ (8006564 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006500:	428b      	cmp	r3, r1
 8006502:	d101      	bne.n	8006508 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8006504:	4b18      	ldr	r3, [pc, #96]	@ (8006568 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006506:	e001      	b.n	800650c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8006508:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800650c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006510:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2201      	movs	r2, #1
 8006516:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800651e:	f043 0202 	orr.w	r2, r3, #2
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f7ff fdfa 	bl	8006120 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800652c:	69bb      	ldr	r3, [r7, #24]
 800652e:	f003 0308 	and.w	r3, r3, #8
 8006532:	2b08      	cmp	r3, #8
 8006534:	d136      	bne.n	80065a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8006536:	693b      	ldr	r3, [r7, #16]
 8006538:	f003 0320 	and.w	r3, r3, #32
 800653c:	2b00      	cmp	r3, #0
 800653e:	d031      	beq.n	80065a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a07      	ldr	r2, [pc, #28]	@ (8006564 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d101      	bne.n	800654e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800654a:	4b07      	ldr	r3, [pc, #28]	@ (8006568 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800654c:	e001      	b.n	8006552 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800654e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006552:	685a      	ldr	r2, [r3, #4]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4902      	ldr	r1, [pc, #8]	@ (8006564 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800655a:	428b      	cmp	r3, r1
 800655c:	d106      	bne.n	800656c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800655e:	4b02      	ldr	r3, [pc, #8]	@ (8006568 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006560:	e006      	b.n	8006570 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8006562:	bf00      	nop
 8006564:	40003800 	.word	0x40003800
 8006568:	40003400 	.word	0x40003400
 800656c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006570:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006574:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	685a      	ldr	r2, [r3, #4]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006584:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2201      	movs	r2, #1
 800658a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006592:	f043 0204 	orr.w	r2, r3, #4
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f7ff fdc0 	bl	8006120 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80065a0:	e000      	b.n	80065a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80065a2:	bf00      	nop
}
 80065a4:	bf00      	nop
 80065a6:	3720      	adds	r7, #32
 80065a8:	46bd      	mov	sp, r7
 80065aa:	bd80      	pop	{r7, pc}

080065ac <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80065ac:	b480      	push	{r7}
 80065ae:	b083      	sub	sp, #12
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80065b4:	bf00      	nop
 80065b6:	370c      	adds	r7, #12
 80065b8:	46bd      	mov	sp, r7
 80065ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065be:	4770      	bx	lr

080065c0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b082      	sub	sp, #8
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065cc:	1c99      	adds	r1, r3, #2
 80065ce:	687a      	ldr	r2, [r7, #4]
 80065d0:	6251      	str	r1, [r2, #36]	@ 0x24
 80065d2:	881a      	ldrh	r2, [r3, #0]
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065de:	b29b      	uxth	r3, r3
 80065e0:	3b01      	subs	r3, #1
 80065e2:	b29a      	uxth	r2, r3
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d113      	bne.n	800661a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	685a      	ldr	r2, [r3, #4]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006600:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006606:	b29b      	uxth	r3, r3
 8006608:	2b00      	cmp	r3, #0
 800660a:	d106      	bne.n	800661a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	f7ff ffc9 	bl	80065ac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800661a:	bf00      	nop
 800661c:	3708      	adds	r7, #8
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}
	...

08006624 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b082      	sub	sp, #8
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006630:	1c99      	adds	r1, r3, #2
 8006632:	687a      	ldr	r2, [r7, #4]
 8006634:	6251      	str	r1, [r2, #36]	@ 0x24
 8006636:	8819      	ldrh	r1, [r3, #0]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a1d      	ldr	r2, [pc, #116]	@ (80066b4 <I2SEx_TxISR_I2SExt+0x90>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d101      	bne.n	8006646 <I2SEx_TxISR_I2SExt+0x22>
 8006642:	4b1d      	ldr	r3, [pc, #116]	@ (80066b8 <I2SEx_TxISR_I2SExt+0x94>)
 8006644:	e001      	b.n	800664a <I2SEx_TxISR_I2SExt+0x26>
 8006646:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800664a:	460a      	mov	r2, r1
 800664c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006652:	b29b      	uxth	r3, r3
 8006654:	3b01      	subs	r3, #1
 8006656:	b29a      	uxth	r2, r3
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006660:	b29b      	uxth	r3, r3
 8006662:	2b00      	cmp	r3, #0
 8006664:	d121      	bne.n	80066aa <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4a12      	ldr	r2, [pc, #72]	@ (80066b4 <I2SEx_TxISR_I2SExt+0x90>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d101      	bne.n	8006674 <I2SEx_TxISR_I2SExt+0x50>
 8006670:	4b11      	ldr	r3, [pc, #68]	@ (80066b8 <I2SEx_TxISR_I2SExt+0x94>)
 8006672:	e001      	b.n	8006678 <I2SEx_TxISR_I2SExt+0x54>
 8006674:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006678:	685a      	ldr	r2, [r3, #4]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	490d      	ldr	r1, [pc, #52]	@ (80066b4 <I2SEx_TxISR_I2SExt+0x90>)
 8006680:	428b      	cmp	r3, r1
 8006682:	d101      	bne.n	8006688 <I2SEx_TxISR_I2SExt+0x64>
 8006684:	4b0c      	ldr	r3, [pc, #48]	@ (80066b8 <I2SEx_TxISR_I2SExt+0x94>)
 8006686:	e001      	b.n	800668c <I2SEx_TxISR_I2SExt+0x68>
 8006688:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800668c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006690:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006696:	b29b      	uxth	r3, r3
 8006698:	2b00      	cmp	r3, #0
 800669a:	d106      	bne.n	80066aa <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f7ff ff81 	bl	80065ac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80066aa:	bf00      	nop
 80066ac:	3708      	adds	r7, #8
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}
 80066b2:	bf00      	nop
 80066b4:	40003800 	.word	0x40003800
 80066b8:	40003400 	.word	0x40003400

080066bc <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b082      	sub	sp, #8
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	68d8      	ldr	r0, [r3, #12]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ce:	1c99      	adds	r1, r3, #2
 80066d0:	687a      	ldr	r2, [r7, #4]
 80066d2:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80066d4:	b282      	uxth	r2, r0
 80066d6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80066dc:	b29b      	uxth	r3, r3
 80066de:	3b01      	subs	r3, #1
 80066e0:	b29a      	uxth	r2, r3
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d113      	bne.n	8006718 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	685a      	ldr	r2, [r3, #4]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80066fe:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006704:	b29b      	uxth	r3, r3
 8006706:	2b00      	cmp	r3, #0
 8006708:	d106      	bne.n	8006718 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2201      	movs	r2, #1
 800670e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f7ff ff4a 	bl	80065ac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006718:	bf00      	nop
 800671a:	3708      	adds	r7, #8
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}

08006720 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b082      	sub	sp, #8
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a20      	ldr	r2, [pc, #128]	@ (80067b0 <I2SEx_RxISR_I2SExt+0x90>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d101      	bne.n	8006736 <I2SEx_RxISR_I2SExt+0x16>
 8006732:	4b20      	ldr	r3, [pc, #128]	@ (80067b4 <I2SEx_RxISR_I2SExt+0x94>)
 8006734:	e001      	b.n	800673a <I2SEx_RxISR_I2SExt+0x1a>
 8006736:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800673a:	68d8      	ldr	r0, [r3, #12]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006740:	1c99      	adds	r1, r3, #2
 8006742:	687a      	ldr	r2, [r7, #4]
 8006744:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8006746:	b282      	uxth	r2, r0
 8006748:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800674e:	b29b      	uxth	r3, r3
 8006750:	3b01      	subs	r3, #1
 8006752:	b29a      	uxth	r2, r3
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800675c:	b29b      	uxth	r3, r3
 800675e:	2b00      	cmp	r3, #0
 8006760:	d121      	bne.n	80067a6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a12      	ldr	r2, [pc, #72]	@ (80067b0 <I2SEx_RxISR_I2SExt+0x90>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d101      	bne.n	8006770 <I2SEx_RxISR_I2SExt+0x50>
 800676c:	4b11      	ldr	r3, [pc, #68]	@ (80067b4 <I2SEx_RxISR_I2SExt+0x94>)
 800676e:	e001      	b.n	8006774 <I2SEx_RxISR_I2SExt+0x54>
 8006770:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006774:	685a      	ldr	r2, [r3, #4]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	490d      	ldr	r1, [pc, #52]	@ (80067b0 <I2SEx_RxISR_I2SExt+0x90>)
 800677c:	428b      	cmp	r3, r1
 800677e:	d101      	bne.n	8006784 <I2SEx_RxISR_I2SExt+0x64>
 8006780:	4b0c      	ldr	r3, [pc, #48]	@ (80067b4 <I2SEx_RxISR_I2SExt+0x94>)
 8006782:	e001      	b.n	8006788 <I2SEx_RxISR_I2SExt+0x68>
 8006784:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006788:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800678c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006792:	b29b      	uxth	r3, r3
 8006794:	2b00      	cmp	r3, #0
 8006796:	d106      	bne.n	80067a6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2201      	movs	r2, #1
 800679c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f7ff ff03 	bl	80065ac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80067a6:	bf00      	nop
 80067a8:	3708      	adds	r7, #8
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}
 80067ae:	bf00      	nop
 80067b0:	40003800 	.word	0x40003800
 80067b4:	40003400 	.word	0x40003400

080067b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b086      	sub	sp, #24
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d101      	bne.n	80067ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	e267      	b.n	8006c9a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f003 0301 	and.w	r3, r3, #1
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d075      	beq.n	80068c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80067d6:	4b88      	ldr	r3, [pc, #544]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	f003 030c 	and.w	r3, r3, #12
 80067de:	2b04      	cmp	r3, #4
 80067e0:	d00c      	beq.n	80067fc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067e2:	4b85      	ldr	r3, [pc, #532]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 80067e4:	689b      	ldr	r3, [r3, #8]
 80067e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80067ea:	2b08      	cmp	r3, #8
 80067ec:	d112      	bne.n	8006814 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067ee:	4b82      	ldr	r3, [pc, #520]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80067fa:	d10b      	bne.n	8006814 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067fc:	4b7e      	ldr	r3, [pc, #504]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006804:	2b00      	cmp	r3, #0
 8006806:	d05b      	beq.n	80068c0 <HAL_RCC_OscConfig+0x108>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d157      	bne.n	80068c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006810:	2301      	movs	r3, #1
 8006812:	e242      	b.n	8006c9a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800681c:	d106      	bne.n	800682c <HAL_RCC_OscConfig+0x74>
 800681e:	4b76      	ldr	r3, [pc, #472]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a75      	ldr	r2, [pc, #468]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 8006824:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006828:	6013      	str	r3, [r2, #0]
 800682a:	e01d      	b.n	8006868 <HAL_RCC_OscConfig+0xb0>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	685b      	ldr	r3, [r3, #4]
 8006830:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006834:	d10c      	bne.n	8006850 <HAL_RCC_OscConfig+0x98>
 8006836:	4b70      	ldr	r3, [pc, #448]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a6f      	ldr	r2, [pc, #444]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 800683c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006840:	6013      	str	r3, [r2, #0]
 8006842:	4b6d      	ldr	r3, [pc, #436]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4a6c      	ldr	r2, [pc, #432]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 8006848:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800684c:	6013      	str	r3, [r2, #0]
 800684e:	e00b      	b.n	8006868 <HAL_RCC_OscConfig+0xb0>
 8006850:	4b69      	ldr	r3, [pc, #420]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4a68      	ldr	r2, [pc, #416]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 8006856:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800685a:	6013      	str	r3, [r2, #0]
 800685c:	4b66      	ldr	r3, [pc, #408]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a65      	ldr	r2, [pc, #404]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 8006862:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006866:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	685b      	ldr	r3, [r3, #4]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d013      	beq.n	8006898 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006870:	f7fb fed6 	bl	8002620 <HAL_GetTick>
 8006874:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006876:	e008      	b.n	800688a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006878:	f7fb fed2 	bl	8002620 <HAL_GetTick>
 800687c:	4602      	mov	r2, r0
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	1ad3      	subs	r3, r2, r3
 8006882:	2b64      	cmp	r3, #100	@ 0x64
 8006884:	d901      	bls.n	800688a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006886:	2303      	movs	r3, #3
 8006888:	e207      	b.n	8006c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800688a:	4b5b      	ldr	r3, [pc, #364]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006892:	2b00      	cmp	r3, #0
 8006894:	d0f0      	beq.n	8006878 <HAL_RCC_OscConfig+0xc0>
 8006896:	e014      	b.n	80068c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006898:	f7fb fec2 	bl	8002620 <HAL_GetTick>
 800689c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800689e:	e008      	b.n	80068b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068a0:	f7fb febe 	bl	8002620 <HAL_GetTick>
 80068a4:	4602      	mov	r2, r0
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	1ad3      	subs	r3, r2, r3
 80068aa:	2b64      	cmp	r3, #100	@ 0x64
 80068ac:	d901      	bls.n	80068b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80068ae:	2303      	movs	r3, #3
 80068b0:	e1f3      	b.n	8006c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068b2:	4b51      	ldr	r3, [pc, #324]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d1f0      	bne.n	80068a0 <HAL_RCC_OscConfig+0xe8>
 80068be:	e000      	b.n	80068c2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f003 0302 	and.w	r3, r3, #2
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d063      	beq.n	8006996 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80068ce:	4b4a      	ldr	r3, [pc, #296]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 80068d0:	689b      	ldr	r3, [r3, #8]
 80068d2:	f003 030c 	and.w	r3, r3, #12
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d00b      	beq.n	80068f2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80068da:	4b47      	ldr	r3, [pc, #284]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80068e2:	2b08      	cmp	r3, #8
 80068e4:	d11c      	bne.n	8006920 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80068e6:	4b44      	ldr	r3, [pc, #272]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d116      	bne.n	8006920 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068f2:	4b41      	ldr	r3, [pc, #260]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f003 0302 	and.w	r3, r3, #2
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d005      	beq.n	800690a <HAL_RCC_OscConfig+0x152>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	68db      	ldr	r3, [r3, #12]
 8006902:	2b01      	cmp	r3, #1
 8006904:	d001      	beq.n	800690a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	e1c7      	b.n	8006c9a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800690a:	4b3b      	ldr	r3, [pc, #236]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	691b      	ldr	r3, [r3, #16]
 8006916:	00db      	lsls	r3, r3, #3
 8006918:	4937      	ldr	r1, [pc, #220]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 800691a:	4313      	orrs	r3, r2
 800691c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800691e:	e03a      	b.n	8006996 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	68db      	ldr	r3, [r3, #12]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d020      	beq.n	800696a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006928:	4b34      	ldr	r3, [pc, #208]	@ (80069fc <HAL_RCC_OscConfig+0x244>)
 800692a:	2201      	movs	r2, #1
 800692c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800692e:	f7fb fe77 	bl	8002620 <HAL_GetTick>
 8006932:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006934:	e008      	b.n	8006948 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006936:	f7fb fe73 	bl	8002620 <HAL_GetTick>
 800693a:	4602      	mov	r2, r0
 800693c:	693b      	ldr	r3, [r7, #16]
 800693e:	1ad3      	subs	r3, r2, r3
 8006940:	2b02      	cmp	r3, #2
 8006942:	d901      	bls.n	8006948 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006944:	2303      	movs	r3, #3
 8006946:	e1a8      	b.n	8006c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006948:	4b2b      	ldr	r3, [pc, #172]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f003 0302 	and.w	r3, r3, #2
 8006950:	2b00      	cmp	r3, #0
 8006952:	d0f0      	beq.n	8006936 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006954:	4b28      	ldr	r3, [pc, #160]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	691b      	ldr	r3, [r3, #16]
 8006960:	00db      	lsls	r3, r3, #3
 8006962:	4925      	ldr	r1, [pc, #148]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 8006964:	4313      	orrs	r3, r2
 8006966:	600b      	str	r3, [r1, #0]
 8006968:	e015      	b.n	8006996 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800696a:	4b24      	ldr	r3, [pc, #144]	@ (80069fc <HAL_RCC_OscConfig+0x244>)
 800696c:	2200      	movs	r2, #0
 800696e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006970:	f7fb fe56 	bl	8002620 <HAL_GetTick>
 8006974:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006976:	e008      	b.n	800698a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006978:	f7fb fe52 	bl	8002620 <HAL_GetTick>
 800697c:	4602      	mov	r2, r0
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	1ad3      	subs	r3, r2, r3
 8006982:	2b02      	cmp	r3, #2
 8006984:	d901      	bls.n	800698a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006986:	2303      	movs	r3, #3
 8006988:	e187      	b.n	8006c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800698a:	4b1b      	ldr	r3, [pc, #108]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f003 0302 	and.w	r3, r3, #2
 8006992:	2b00      	cmp	r3, #0
 8006994:	d1f0      	bne.n	8006978 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f003 0308 	and.w	r3, r3, #8
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d036      	beq.n	8006a10 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	695b      	ldr	r3, [r3, #20]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d016      	beq.n	80069d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069aa:	4b15      	ldr	r3, [pc, #84]	@ (8006a00 <HAL_RCC_OscConfig+0x248>)
 80069ac:	2201      	movs	r2, #1
 80069ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069b0:	f7fb fe36 	bl	8002620 <HAL_GetTick>
 80069b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069b6:	e008      	b.n	80069ca <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80069b8:	f7fb fe32 	bl	8002620 <HAL_GetTick>
 80069bc:	4602      	mov	r2, r0
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	1ad3      	subs	r3, r2, r3
 80069c2:	2b02      	cmp	r3, #2
 80069c4:	d901      	bls.n	80069ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80069c6:	2303      	movs	r3, #3
 80069c8:	e167      	b.n	8006c9a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069ca:	4b0b      	ldr	r3, [pc, #44]	@ (80069f8 <HAL_RCC_OscConfig+0x240>)
 80069cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069ce:	f003 0302 	and.w	r3, r3, #2
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d0f0      	beq.n	80069b8 <HAL_RCC_OscConfig+0x200>
 80069d6:	e01b      	b.n	8006a10 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80069d8:	4b09      	ldr	r3, [pc, #36]	@ (8006a00 <HAL_RCC_OscConfig+0x248>)
 80069da:	2200      	movs	r2, #0
 80069dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069de:	f7fb fe1f 	bl	8002620 <HAL_GetTick>
 80069e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069e4:	e00e      	b.n	8006a04 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80069e6:	f7fb fe1b 	bl	8002620 <HAL_GetTick>
 80069ea:	4602      	mov	r2, r0
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	1ad3      	subs	r3, r2, r3
 80069f0:	2b02      	cmp	r3, #2
 80069f2:	d907      	bls.n	8006a04 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80069f4:	2303      	movs	r3, #3
 80069f6:	e150      	b.n	8006c9a <HAL_RCC_OscConfig+0x4e2>
 80069f8:	40023800 	.word	0x40023800
 80069fc:	42470000 	.word	0x42470000
 8006a00:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a04:	4b88      	ldr	r3, [pc, #544]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006a06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a08:	f003 0302 	and.w	r3, r3, #2
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d1ea      	bne.n	80069e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f003 0304 	and.w	r3, r3, #4
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	f000 8097 	beq.w	8006b4c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a1e:	2300      	movs	r3, #0
 8006a20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a22:	4b81      	ldr	r3, [pc, #516]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d10f      	bne.n	8006a4e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a2e:	2300      	movs	r3, #0
 8006a30:	60bb      	str	r3, [r7, #8]
 8006a32:	4b7d      	ldr	r3, [pc, #500]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a36:	4a7c      	ldr	r2, [pc, #496]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006a38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8006a3e:	4b7a      	ldr	r3, [pc, #488]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a46:	60bb      	str	r3, [r7, #8]
 8006a48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a4e:	4b77      	ldr	r3, [pc, #476]	@ (8006c2c <HAL_RCC_OscConfig+0x474>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d118      	bne.n	8006a8c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a5a:	4b74      	ldr	r3, [pc, #464]	@ (8006c2c <HAL_RCC_OscConfig+0x474>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4a73      	ldr	r2, [pc, #460]	@ (8006c2c <HAL_RCC_OscConfig+0x474>)
 8006a60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a66:	f7fb fddb 	bl	8002620 <HAL_GetTick>
 8006a6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a6c:	e008      	b.n	8006a80 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a6e:	f7fb fdd7 	bl	8002620 <HAL_GetTick>
 8006a72:	4602      	mov	r2, r0
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	1ad3      	subs	r3, r2, r3
 8006a78:	2b02      	cmp	r3, #2
 8006a7a:	d901      	bls.n	8006a80 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006a7c:	2303      	movs	r3, #3
 8006a7e:	e10c      	b.n	8006c9a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a80:	4b6a      	ldr	r3, [pc, #424]	@ (8006c2c <HAL_RCC_OscConfig+0x474>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d0f0      	beq.n	8006a6e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	d106      	bne.n	8006aa2 <HAL_RCC_OscConfig+0x2ea>
 8006a94:	4b64      	ldr	r3, [pc, #400]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006a96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a98:	4a63      	ldr	r2, [pc, #396]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006a9a:	f043 0301 	orr.w	r3, r3, #1
 8006a9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006aa0:	e01c      	b.n	8006adc <HAL_RCC_OscConfig+0x324>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	689b      	ldr	r3, [r3, #8]
 8006aa6:	2b05      	cmp	r3, #5
 8006aa8:	d10c      	bne.n	8006ac4 <HAL_RCC_OscConfig+0x30c>
 8006aaa:	4b5f      	ldr	r3, [pc, #380]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006aac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006aae:	4a5e      	ldr	r2, [pc, #376]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006ab0:	f043 0304 	orr.w	r3, r3, #4
 8006ab4:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ab6:	4b5c      	ldr	r3, [pc, #368]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006ab8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006aba:	4a5b      	ldr	r2, [pc, #364]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006abc:	f043 0301 	orr.w	r3, r3, #1
 8006ac0:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ac2:	e00b      	b.n	8006adc <HAL_RCC_OscConfig+0x324>
 8006ac4:	4b58      	ldr	r3, [pc, #352]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006ac6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ac8:	4a57      	ldr	r2, [pc, #348]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006aca:	f023 0301 	bic.w	r3, r3, #1
 8006ace:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ad0:	4b55      	ldr	r3, [pc, #340]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006ad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ad4:	4a54      	ldr	r2, [pc, #336]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006ad6:	f023 0304 	bic.w	r3, r3, #4
 8006ada:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d015      	beq.n	8006b10 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ae4:	f7fb fd9c 	bl	8002620 <HAL_GetTick>
 8006ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006aea:	e00a      	b.n	8006b02 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006aec:	f7fb fd98 	bl	8002620 <HAL_GetTick>
 8006af0:	4602      	mov	r2, r0
 8006af2:	693b      	ldr	r3, [r7, #16]
 8006af4:	1ad3      	subs	r3, r2, r3
 8006af6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d901      	bls.n	8006b02 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006afe:	2303      	movs	r3, #3
 8006b00:	e0cb      	b.n	8006c9a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b02:	4b49      	ldr	r3, [pc, #292]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006b04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b06:	f003 0302 	and.w	r3, r3, #2
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d0ee      	beq.n	8006aec <HAL_RCC_OscConfig+0x334>
 8006b0e:	e014      	b.n	8006b3a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b10:	f7fb fd86 	bl	8002620 <HAL_GetTick>
 8006b14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b16:	e00a      	b.n	8006b2e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b18:	f7fb fd82 	bl	8002620 <HAL_GetTick>
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	693b      	ldr	r3, [r7, #16]
 8006b20:	1ad3      	subs	r3, r2, r3
 8006b22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d901      	bls.n	8006b2e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006b2a:	2303      	movs	r3, #3
 8006b2c:	e0b5      	b.n	8006c9a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b2e:	4b3e      	ldr	r3, [pc, #248]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b32:	f003 0302 	and.w	r3, r3, #2
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d1ee      	bne.n	8006b18 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006b3a:	7dfb      	ldrb	r3, [r7, #23]
 8006b3c:	2b01      	cmp	r3, #1
 8006b3e:	d105      	bne.n	8006b4c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b40:	4b39      	ldr	r3, [pc, #228]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b44:	4a38      	ldr	r2, [pc, #224]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006b46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b4a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	699b      	ldr	r3, [r3, #24]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	f000 80a1 	beq.w	8006c98 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006b56:	4b34      	ldr	r3, [pc, #208]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006b58:	689b      	ldr	r3, [r3, #8]
 8006b5a:	f003 030c 	and.w	r3, r3, #12
 8006b5e:	2b08      	cmp	r3, #8
 8006b60:	d05c      	beq.n	8006c1c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	699b      	ldr	r3, [r3, #24]
 8006b66:	2b02      	cmp	r3, #2
 8006b68:	d141      	bne.n	8006bee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b6a:	4b31      	ldr	r3, [pc, #196]	@ (8006c30 <HAL_RCC_OscConfig+0x478>)
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b70:	f7fb fd56 	bl	8002620 <HAL_GetTick>
 8006b74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b76:	e008      	b.n	8006b8a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b78:	f7fb fd52 	bl	8002620 <HAL_GetTick>
 8006b7c:	4602      	mov	r2, r0
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	1ad3      	subs	r3, r2, r3
 8006b82:	2b02      	cmp	r3, #2
 8006b84:	d901      	bls.n	8006b8a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006b86:	2303      	movs	r3, #3
 8006b88:	e087      	b.n	8006c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b8a:	4b27      	ldr	r3, [pc, #156]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d1f0      	bne.n	8006b78 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	69da      	ldr	r2, [r3, #28]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6a1b      	ldr	r3, [r3, #32]
 8006b9e:	431a      	orrs	r2, r3
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ba4:	019b      	lsls	r3, r3, #6
 8006ba6:	431a      	orrs	r2, r3
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bac:	085b      	lsrs	r3, r3, #1
 8006bae:	3b01      	subs	r3, #1
 8006bb0:	041b      	lsls	r3, r3, #16
 8006bb2:	431a      	orrs	r2, r3
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bb8:	061b      	lsls	r3, r3, #24
 8006bba:	491b      	ldr	r1, [pc, #108]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006bc0:	4b1b      	ldr	r3, [pc, #108]	@ (8006c30 <HAL_RCC_OscConfig+0x478>)
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bc6:	f7fb fd2b 	bl	8002620 <HAL_GetTick>
 8006bca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bcc:	e008      	b.n	8006be0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bce:	f7fb fd27 	bl	8002620 <HAL_GetTick>
 8006bd2:	4602      	mov	r2, r0
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	1ad3      	subs	r3, r2, r3
 8006bd8:	2b02      	cmp	r3, #2
 8006bda:	d901      	bls.n	8006be0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006bdc:	2303      	movs	r3, #3
 8006bde:	e05c      	b.n	8006c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006be0:	4b11      	ldr	r3, [pc, #68]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d0f0      	beq.n	8006bce <HAL_RCC_OscConfig+0x416>
 8006bec:	e054      	b.n	8006c98 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006bee:	4b10      	ldr	r3, [pc, #64]	@ (8006c30 <HAL_RCC_OscConfig+0x478>)
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bf4:	f7fb fd14 	bl	8002620 <HAL_GetTick>
 8006bf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bfa:	e008      	b.n	8006c0e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bfc:	f7fb fd10 	bl	8002620 <HAL_GetTick>
 8006c00:	4602      	mov	r2, r0
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	1ad3      	subs	r3, r2, r3
 8006c06:	2b02      	cmp	r3, #2
 8006c08:	d901      	bls.n	8006c0e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006c0a:	2303      	movs	r3, #3
 8006c0c:	e045      	b.n	8006c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c0e:	4b06      	ldr	r3, [pc, #24]	@ (8006c28 <HAL_RCC_OscConfig+0x470>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d1f0      	bne.n	8006bfc <HAL_RCC_OscConfig+0x444>
 8006c1a:	e03d      	b.n	8006c98 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	699b      	ldr	r3, [r3, #24]
 8006c20:	2b01      	cmp	r3, #1
 8006c22:	d107      	bne.n	8006c34 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006c24:	2301      	movs	r3, #1
 8006c26:	e038      	b.n	8006c9a <HAL_RCC_OscConfig+0x4e2>
 8006c28:	40023800 	.word	0x40023800
 8006c2c:	40007000 	.word	0x40007000
 8006c30:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006c34:	4b1b      	ldr	r3, [pc, #108]	@ (8006ca4 <HAL_RCC_OscConfig+0x4ec>)
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	699b      	ldr	r3, [r3, #24]
 8006c3e:	2b01      	cmp	r3, #1
 8006c40:	d028      	beq.n	8006c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	d121      	bne.n	8006c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d11a      	bne.n	8006c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c5e:	68fa      	ldr	r2, [r7, #12]
 8006c60:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006c64:	4013      	ands	r3, r2
 8006c66:	687a      	ldr	r2, [r7, #4]
 8006c68:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006c6a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d111      	bne.n	8006c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c7a:	085b      	lsrs	r3, r3, #1
 8006c7c:	3b01      	subs	r3, #1
 8006c7e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c80:	429a      	cmp	r2, r3
 8006c82:	d107      	bne.n	8006c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c8e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d001      	beq.n	8006c98 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006c94:	2301      	movs	r3, #1
 8006c96:	e000      	b.n	8006c9a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006c98:	2300      	movs	r3, #0
}
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	3718      	adds	r7, #24
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bd80      	pop	{r7, pc}
 8006ca2:	bf00      	nop
 8006ca4:	40023800 	.word	0x40023800

08006ca8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b084      	sub	sp, #16
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
 8006cb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d101      	bne.n	8006cbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	e0cc      	b.n	8006e56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006cbc:	4b68      	ldr	r3, [pc, #416]	@ (8006e60 <HAL_RCC_ClockConfig+0x1b8>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f003 0307 	and.w	r3, r3, #7
 8006cc4:	683a      	ldr	r2, [r7, #0]
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d90c      	bls.n	8006ce4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cca:	4b65      	ldr	r3, [pc, #404]	@ (8006e60 <HAL_RCC_ClockConfig+0x1b8>)
 8006ccc:	683a      	ldr	r2, [r7, #0]
 8006cce:	b2d2      	uxtb	r2, r2
 8006cd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cd2:	4b63      	ldr	r3, [pc, #396]	@ (8006e60 <HAL_RCC_ClockConfig+0x1b8>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f003 0307 	and.w	r3, r3, #7
 8006cda:	683a      	ldr	r2, [r7, #0]
 8006cdc:	429a      	cmp	r2, r3
 8006cde:	d001      	beq.n	8006ce4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	e0b8      	b.n	8006e56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f003 0302 	and.w	r3, r3, #2
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d020      	beq.n	8006d32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f003 0304 	and.w	r3, r3, #4
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d005      	beq.n	8006d08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006cfc:	4b59      	ldr	r3, [pc, #356]	@ (8006e64 <HAL_RCC_ClockConfig+0x1bc>)
 8006cfe:	689b      	ldr	r3, [r3, #8]
 8006d00:	4a58      	ldr	r2, [pc, #352]	@ (8006e64 <HAL_RCC_ClockConfig+0x1bc>)
 8006d02:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006d06:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f003 0308 	and.w	r3, r3, #8
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d005      	beq.n	8006d20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006d14:	4b53      	ldr	r3, [pc, #332]	@ (8006e64 <HAL_RCC_ClockConfig+0x1bc>)
 8006d16:	689b      	ldr	r3, [r3, #8]
 8006d18:	4a52      	ldr	r2, [pc, #328]	@ (8006e64 <HAL_RCC_ClockConfig+0x1bc>)
 8006d1a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006d1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d20:	4b50      	ldr	r3, [pc, #320]	@ (8006e64 <HAL_RCC_ClockConfig+0x1bc>)
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	494d      	ldr	r1, [pc, #308]	@ (8006e64 <HAL_RCC_ClockConfig+0x1bc>)
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f003 0301 	and.w	r3, r3, #1
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d044      	beq.n	8006dc8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	685b      	ldr	r3, [r3, #4]
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	d107      	bne.n	8006d56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d46:	4b47      	ldr	r3, [pc, #284]	@ (8006e64 <HAL_RCC_ClockConfig+0x1bc>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d119      	bne.n	8006d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d52:	2301      	movs	r3, #1
 8006d54:	e07f      	b.n	8006e56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	2b02      	cmp	r3, #2
 8006d5c:	d003      	beq.n	8006d66 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d62:	2b03      	cmp	r3, #3
 8006d64:	d107      	bne.n	8006d76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d66:	4b3f      	ldr	r3, [pc, #252]	@ (8006e64 <HAL_RCC_ClockConfig+0x1bc>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d109      	bne.n	8006d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e06f      	b.n	8006e56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d76:	4b3b      	ldr	r3, [pc, #236]	@ (8006e64 <HAL_RCC_ClockConfig+0x1bc>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f003 0302 	and.w	r3, r3, #2
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d101      	bne.n	8006d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	e067      	b.n	8006e56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006d86:	4b37      	ldr	r3, [pc, #220]	@ (8006e64 <HAL_RCC_ClockConfig+0x1bc>)
 8006d88:	689b      	ldr	r3, [r3, #8]
 8006d8a:	f023 0203 	bic.w	r2, r3, #3
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	4934      	ldr	r1, [pc, #208]	@ (8006e64 <HAL_RCC_ClockConfig+0x1bc>)
 8006d94:	4313      	orrs	r3, r2
 8006d96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d98:	f7fb fc42 	bl	8002620 <HAL_GetTick>
 8006d9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d9e:	e00a      	b.n	8006db6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006da0:	f7fb fc3e 	bl	8002620 <HAL_GetTick>
 8006da4:	4602      	mov	r2, r0
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	1ad3      	subs	r3, r2, r3
 8006daa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d901      	bls.n	8006db6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006db2:	2303      	movs	r3, #3
 8006db4:	e04f      	b.n	8006e56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006db6:	4b2b      	ldr	r3, [pc, #172]	@ (8006e64 <HAL_RCC_ClockConfig+0x1bc>)
 8006db8:	689b      	ldr	r3, [r3, #8]
 8006dba:	f003 020c 	and.w	r2, r3, #12
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	009b      	lsls	r3, r3, #2
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d1eb      	bne.n	8006da0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006dc8:	4b25      	ldr	r3, [pc, #148]	@ (8006e60 <HAL_RCC_ClockConfig+0x1b8>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f003 0307 	and.w	r3, r3, #7
 8006dd0:	683a      	ldr	r2, [r7, #0]
 8006dd2:	429a      	cmp	r2, r3
 8006dd4:	d20c      	bcs.n	8006df0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006dd6:	4b22      	ldr	r3, [pc, #136]	@ (8006e60 <HAL_RCC_ClockConfig+0x1b8>)
 8006dd8:	683a      	ldr	r2, [r7, #0]
 8006dda:	b2d2      	uxtb	r2, r2
 8006ddc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006dde:	4b20      	ldr	r3, [pc, #128]	@ (8006e60 <HAL_RCC_ClockConfig+0x1b8>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f003 0307 	and.w	r3, r3, #7
 8006de6:	683a      	ldr	r2, [r7, #0]
 8006de8:	429a      	cmp	r2, r3
 8006dea:	d001      	beq.n	8006df0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	e032      	b.n	8006e56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f003 0304 	and.w	r3, r3, #4
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d008      	beq.n	8006e0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006dfc:	4b19      	ldr	r3, [pc, #100]	@ (8006e64 <HAL_RCC_ClockConfig+0x1bc>)
 8006dfe:	689b      	ldr	r3, [r3, #8]
 8006e00:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	68db      	ldr	r3, [r3, #12]
 8006e08:	4916      	ldr	r1, [pc, #88]	@ (8006e64 <HAL_RCC_ClockConfig+0x1bc>)
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f003 0308 	and.w	r3, r3, #8
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d009      	beq.n	8006e2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006e1a:	4b12      	ldr	r3, [pc, #72]	@ (8006e64 <HAL_RCC_ClockConfig+0x1bc>)
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	691b      	ldr	r3, [r3, #16]
 8006e26:	00db      	lsls	r3, r3, #3
 8006e28:	490e      	ldr	r1, [pc, #56]	@ (8006e64 <HAL_RCC_ClockConfig+0x1bc>)
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006e2e:	f000 f821 	bl	8006e74 <HAL_RCC_GetSysClockFreq>
 8006e32:	4602      	mov	r2, r0
 8006e34:	4b0b      	ldr	r3, [pc, #44]	@ (8006e64 <HAL_RCC_ClockConfig+0x1bc>)
 8006e36:	689b      	ldr	r3, [r3, #8]
 8006e38:	091b      	lsrs	r3, r3, #4
 8006e3a:	f003 030f 	and.w	r3, r3, #15
 8006e3e:	490a      	ldr	r1, [pc, #40]	@ (8006e68 <HAL_RCC_ClockConfig+0x1c0>)
 8006e40:	5ccb      	ldrb	r3, [r1, r3]
 8006e42:	fa22 f303 	lsr.w	r3, r2, r3
 8006e46:	4a09      	ldr	r2, [pc, #36]	@ (8006e6c <HAL_RCC_ClockConfig+0x1c4>)
 8006e48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006e4a:	4b09      	ldr	r3, [pc, #36]	@ (8006e70 <HAL_RCC_ClockConfig+0x1c8>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4618      	mov	r0, r3
 8006e50:	f7fb fba2 	bl	8002598 <HAL_InitTick>

  return HAL_OK;
 8006e54:	2300      	movs	r3, #0
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3710      	adds	r7, #16
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}
 8006e5e:	bf00      	nop
 8006e60:	40023c00 	.word	0x40023c00
 8006e64:	40023800 	.word	0x40023800
 8006e68:	0800be24 	.word	0x0800be24
 8006e6c:	20000004 	.word	0x20000004
 8006e70:	20000008 	.word	0x20000008

08006e74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e78:	b094      	sub	sp, #80	@ 0x50
 8006e7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006e80:	2300      	movs	r3, #0
 8006e82:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006e84:	2300      	movs	r3, #0
 8006e86:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006e88:	2300      	movs	r3, #0
 8006e8a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e8c:	4b79      	ldr	r3, [pc, #484]	@ (8007074 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e8e:	689b      	ldr	r3, [r3, #8]
 8006e90:	f003 030c 	and.w	r3, r3, #12
 8006e94:	2b08      	cmp	r3, #8
 8006e96:	d00d      	beq.n	8006eb4 <HAL_RCC_GetSysClockFreq+0x40>
 8006e98:	2b08      	cmp	r3, #8
 8006e9a:	f200 80e1 	bhi.w	8007060 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d002      	beq.n	8006ea8 <HAL_RCC_GetSysClockFreq+0x34>
 8006ea2:	2b04      	cmp	r3, #4
 8006ea4:	d003      	beq.n	8006eae <HAL_RCC_GetSysClockFreq+0x3a>
 8006ea6:	e0db      	b.n	8007060 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ea8:	4b73      	ldr	r3, [pc, #460]	@ (8007078 <HAL_RCC_GetSysClockFreq+0x204>)
 8006eaa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006eac:	e0db      	b.n	8007066 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006eae:	4b73      	ldr	r3, [pc, #460]	@ (800707c <HAL_RCC_GetSysClockFreq+0x208>)
 8006eb0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006eb2:	e0d8      	b.n	8007066 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006eb4:	4b6f      	ldr	r3, [pc, #444]	@ (8007074 <HAL_RCC_GetSysClockFreq+0x200>)
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ebc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006ebe:	4b6d      	ldr	r3, [pc, #436]	@ (8007074 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d063      	beq.n	8006f92 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006eca:	4b6a      	ldr	r3, [pc, #424]	@ (8007074 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	099b      	lsrs	r3, r3, #6
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006ed4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ed8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006edc:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ede:	2300      	movs	r3, #0
 8006ee0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ee2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006ee6:	4622      	mov	r2, r4
 8006ee8:	462b      	mov	r3, r5
 8006eea:	f04f 0000 	mov.w	r0, #0
 8006eee:	f04f 0100 	mov.w	r1, #0
 8006ef2:	0159      	lsls	r1, r3, #5
 8006ef4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006ef8:	0150      	lsls	r0, r2, #5
 8006efa:	4602      	mov	r2, r0
 8006efc:	460b      	mov	r3, r1
 8006efe:	4621      	mov	r1, r4
 8006f00:	1a51      	subs	r1, r2, r1
 8006f02:	6139      	str	r1, [r7, #16]
 8006f04:	4629      	mov	r1, r5
 8006f06:	eb63 0301 	sbc.w	r3, r3, r1
 8006f0a:	617b      	str	r3, [r7, #20]
 8006f0c:	f04f 0200 	mov.w	r2, #0
 8006f10:	f04f 0300 	mov.w	r3, #0
 8006f14:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006f18:	4659      	mov	r1, fp
 8006f1a:	018b      	lsls	r3, r1, #6
 8006f1c:	4651      	mov	r1, sl
 8006f1e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006f22:	4651      	mov	r1, sl
 8006f24:	018a      	lsls	r2, r1, #6
 8006f26:	4651      	mov	r1, sl
 8006f28:	ebb2 0801 	subs.w	r8, r2, r1
 8006f2c:	4659      	mov	r1, fp
 8006f2e:	eb63 0901 	sbc.w	r9, r3, r1
 8006f32:	f04f 0200 	mov.w	r2, #0
 8006f36:	f04f 0300 	mov.w	r3, #0
 8006f3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006f3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006f42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006f46:	4690      	mov	r8, r2
 8006f48:	4699      	mov	r9, r3
 8006f4a:	4623      	mov	r3, r4
 8006f4c:	eb18 0303 	adds.w	r3, r8, r3
 8006f50:	60bb      	str	r3, [r7, #8]
 8006f52:	462b      	mov	r3, r5
 8006f54:	eb49 0303 	adc.w	r3, r9, r3
 8006f58:	60fb      	str	r3, [r7, #12]
 8006f5a:	f04f 0200 	mov.w	r2, #0
 8006f5e:	f04f 0300 	mov.w	r3, #0
 8006f62:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006f66:	4629      	mov	r1, r5
 8006f68:	024b      	lsls	r3, r1, #9
 8006f6a:	4621      	mov	r1, r4
 8006f6c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006f70:	4621      	mov	r1, r4
 8006f72:	024a      	lsls	r2, r1, #9
 8006f74:	4610      	mov	r0, r2
 8006f76:	4619      	mov	r1, r3
 8006f78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006f80:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006f84:	f7f9 fb64 	bl	8000650 <__aeabi_uldivmod>
 8006f88:	4602      	mov	r2, r0
 8006f8a:	460b      	mov	r3, r1
 8006f8c:	4613      	mov	r3, r2
 8006f8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f90:	e058      	b.n	8007044 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f92:	4b38      	ldr	r3, [pc, #224]	@ (8007074 <HAL_RCC_GetSysClockFreq+0x200>)
 8006f94:	685b      	ldr	r3, [r3, #4]
 8006f96:	099b      	lsrs	r3, r3, #6
 8006f98:	2200      	movs	r2, #0
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	4611      	mov	r1, r2
 8006f9e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006fa2:	623b      	str	r3, [r7, #32]
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	627b      	str	r3, [r7, #36]	@ 0x24
 8006fa8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006fac:	4642      	mov	r2, r8
 8006fae:	464b      	mov	r3, r9
 8006fb0:	f04f 0000 	mov.w	r0, #0
 8006fb4:	f04f 0100 	mov.w	r1, #0
 8006fb8:	0159      	lsls	r1, r3, #5
 8006fba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006fbe:	0150      	lsls	r0, r2, #5
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	460b      	mov	r3, r1
 8006fc4:	4641      	mov	r1, r8
 8006fc6:	ebb2 0a01 	subs.w	sl, r2, r1
 8006fca:	4649      	mov	r1, r9
 8006fcc:	eb63 0b01 	sbc.w	fp, r3, r1
 8006fd0:	f04f 0200 	mov.w	r2, #0
 8006fd4:	f04f 0300 	mov.w	r3, #0
 8006fd8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006fdc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006fe0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006fe4:	ebb2 040a 	subs.w	r4, r2, sl
 8006fe8:	eb63 050b 	sbc.w	r5, r3, fp
 8006fec:	f04f 0200 	mov.w	r2, #0
 8006ff0:	f04f 0300 	mov.w	r3, #0
 8006ff4:	00eb      	lsls	r3, r5, #3
 8006ff6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006ffa:	00e2      	lsls	r2, r4, #3
 8006ffc:	4614      	mov	r4, r2
 8006ffe:	461d      	mov	r5, r3
 8007000:	4643      	mov	r3, r8
 8007002:	18e3      	adds	r3, r4, r3
 8007004:	603b      	str	r3, [r7, #0]
 8007006:	464b      	mov	r3, r9
 8007008:	eb45 0303 	adc.w	r3, r5, r3
 800700c:	607b      	str	r3, [r7, #4]
 800700e:	f04f 0200 	mov.w	r2, #0
 8007012:	f04f 0300 	mov.w	r3, #0
 8007016:	e9d7 4500 	ldrd	r4, r5, [r7]
 800701a:	4629      	mov	r1, r5
 800701c:	028b      	lsls	r3, r1, #10
 800701e:	4621      	mov	r1, r4
 8007020:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007024:	4621      	mov	r1, r4
 8007026:	028a      	lsls	r2, r1, #10
 8007028:	4610      	mov	r0, r2
 800702a:	4619      	mov	r1, r3
 800702c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800702e:	2200      	movs	r2, #0
 8007030:	61bb      	str	r3, [r7, #24]
 8007032:	61fa      	str	r2, [r7, #28]
 8007034:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007038:	f7f9 fb0a 	bl	8000650 <__aeabi_uldivmod>
 800703c:	4602      	mov	r2, r0
 800703e:	460b      	mov	r3, r1
 8007040:	4613      	mov	r3, r2
 8007042:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007044:	4b0b      	ldr	r3, [pc, #44]	@ (8007074 <HAL_RCC_GetSysClockFreq+0x200>)
 8007046:	685b      	ldr	r3, [r3, #4]
 8007048:	0c1b      	lsrs	r3, r3, #16
 800704a:	f003 0303 	and.w	r3, r3, #3
 800704e:	3301      	adds	r3, #1
 8007050:	005b      	lsls	r3, r3, #1
 8007052:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007054:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007056:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007058:	fbb2 f3f3 	udiv	r3, r2, r3
 800705c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800705e:	e002      	b.n	8007066 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007060:	4b05      	ldr	r3, [pc, #20]	@ (8007078 <HAL_RCC_GetSysClockFreq+0x204>)
 8007062:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007064:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007066:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007068:	4618      	mov	r0, r3
 800706a:	3750      	adds	r7, #80	@ 0x50
 800706c:	46bd      	mov	sp, r7
 800706e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007072:	bf00      	nop
 8007074:	40023800 	.word	0x40023800
 8007078:	00f42400 	.word	0x00f42400
 800707c:	007a1200 	.word	0x007a1200

08007080 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007080:	b480      	push	{r7}
 8007082:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007084:	4b03      	ldr	r3, [pc, #12]	@ (8007094 <HAL_RCC_GetHCLKFreq+0x14>)
 8007086:	681b      	ldr	r3, [r3, #0]
}
 8007088:	4618      	mov	r0, r3
 800708a:	46bd      	mov	sp, r7
 800708c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007090:	4770      	bx	lr
 8007092:	bf00      	nop
 8007094:	20000004 	.word	0x20000004

08007098 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800709c:	f7ff fff0 	bl	8007080 <HAL_RCC_GetHCLKFreq>
 80070a0:	4602      	mov	r2, r0
 80070a2:	4b05      	ldr	r3, [pc, #20]	@ (80070b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	0a9b      	lsrs	r3, r3, #10
 80070a8:	f003 0307 	and.w	r3, r3, #7
 80070ac:	4903      	ldr	r1, [pc, #12]	@ (80070bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80070ae:	5ccb      	ldrb	r3, [r1, r3]
 80070b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	bd80      	pop	{r7, pc}
 80070b8:	40023800 	.word	0x40023800
 80070bc:	0800be34 	.word	0x0800be34

080070c0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b086      	sub	sp, #24
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80070c8:	2300      	movs	r3, #0
 80070ca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80070cc:	2300      	movs	r3, #0
 80070ce:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f003 0301 	and.w	r3, r3, #1
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d105      	bne.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d035      	beq.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80070e8:	4b62      	ldr	r3, [pc, #392]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80070ea:	2200      	movs	r2, #0
 80070ec:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80070ee:	f7fb fa97 	bl	8002620 <HAL_GetTick>
 80070f2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80070f4:	e008      	b.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80070f6:	f7fb fa93 	bl	8002620 <HAL_GetTick>
 80070fa:	4602      	mov	r2, r0
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	1ad3      	subs	r3, r2, r3
 8007100:	2b02      	cmp	r3, #2
 8007102:	d901      	bls.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007104:	2303      	movs	r3, #3
 8007106:	e0b0      	b.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007108:	4b5b      	ldr	r3, [pc, #364]	@ (8007278 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007110:	2b00      	cmp	r3, #0
 8007112:	d1f0      	bne.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	019a      	lsls	r2, r3, #6
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	689b      	ldr	r3, [r3, #8]
 800711e:	071b      	lsls	r3, r3, #28
 8007120:	4955      	ldr	r1, [pc, #340]	@ (8007278 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007122:	4313      	orrs	r3, r2
 8007124:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007128:	4b52      	ldr	r3, [pc, #328]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800712a:	2201      	movs	r2, #1
 800712c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800712e:	f7fb fa77 	bl	8002620 <HAL_GetTick>
 8007132:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007134:	e008      	b.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007136:	f7fb fa73 	bl	8002620 <HAL_GetTick>
 800713a:	4602      	mov	r2, r0
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	1ad3      	subs	r3, r2, r3
 8007140:	2b02      	cmp	r3, #2
 8007142:	d901      	bls.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007144:	2303      	movs	r3, #3
 8007146:	e090      	b.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007148:	4b4b      	ldr	r3, [pc, #300]	@ (8007278 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007150:	2b00      	cmp	r3, #0
 8007152:	d0f0      	beq.n	8007136 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f003 0302 	and.w	r3, r3, #2
 800715c:	2b00      	cmp	r3, #0
 800715e:	f000 8083 	beq.w	8007268 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007162:	2300      	movs	r3, #0
 8007164:	60fb      	str	r3, [r7, #12]
 8007166:	4b44      	ldr	r3, [pc, #272]	@ (8007278 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800716a:	4a43      	ldr	r2, [pc, #268]	@ (8007278 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800716c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007170:	6413      	str	r3, [r2, #64]	@ 0x40
 8007172:	4b41      	ldr	r3, [pc, #260]	@ (8007278 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007176:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800717a:	60fb      	str	r3, [r7, #12]
 800717c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800717e:	4b3f      	ldr	r3, [pc, #252]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a3e      	ldr	r2, [pc, #248]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007184:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007188:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800718a:	f7fb fa49 	bl	8002620 <HAL_GetTick>
 800718e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007190:	e008      	b.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007192:	f7fb fa45 	bl	8002620 <HAL_GetTick>
 8007196:	4602      	mov	r2, r0
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	1ad3      	subs	r3, r2, r3
 800719c:	2b02      	cmp	r3, #2
 800719e:	d901      	bls.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80071a0:	2303      	movs	r3, #3
 80071a2:	e062      	b.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80071a4:	4b35      	ldr	r3, [pc, #212]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d0f0      	beq.n	8007192 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80071b0:	4b31      	ldr	r3, [pc, #196]	@ (8007278 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80071b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071b8:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80071ba:	693b      	ldr	r3, [r7, #16]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d02f      	beq.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	68db      	ldr	r3, [r3, #12]
 80071c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071c8:	693a      	ldr	r2, [r7, #16]
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d028      	beq.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80071ce:	4b2a      	ldr	r3, [pc, #168]	@ (8007278 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80071d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071d6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80071d8:	4b29      	ldr	r3, [pc, #164]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80071da:	2201      	movs	r2, #1
 80071dc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80071de:	4b28      	ldr	r3, [pc, #160]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80071e0:	2200      	movs	r2, #0
 80071e2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80071e4:	4a24      	ldr	r2, [pc, #144]	@ (8007278 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80071e6:	693b      	ldr	r3, [r7, #16]
 80071e8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80071ea:	4b23      	ldr	r3, [pc, #140]	@ (8007278 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80071ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071ee:	f003 0301 	and.w	r3, r3, #1
 80071f2:	2b01      	cmp	r3, #1
 80071f4:	d114      	bne.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80071f6:	f7fb fa13 	bl	8002620 <HAL_GetTick>
 80071fa:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071fc:	e00a      	b.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071fe:	f7fb fa0f 	bl	8002620 <HAL_GetTick>
 8007202:	4602      	mov	r2, r0
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	1ad3      	subs	r3, r2, r3
 8007208:	f241 3288 	movw	r2, #5000	@ 0x1388
 800720c:	4293      	cmp	r3, r2
 800720e:	d901      	bls.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8007210:	2303      	movs	r3, #3
 8007212:	e02a      	b.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007214:	4b18      	ldr	r3, [pc, #96]	@ (8007278 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007216:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007218:	f003 0302 	and.w	r3, r3, #2
 800721c:	2b00      	cmp	r3, #0
 800721e:	d0ee      	beq.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	68db      	ldr	r3, [r3, #12]
 8007224:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007228:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800722c:	d10d      	bne.n	800724a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800722e:	4b12      	ldr	r3, [pc, #72]	@ (8007278 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007230:	689b      	ldr	r3, [r3, #8]
 8007232:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	68db      	ldr	r3, [r3, #12]
 800723a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800723e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007242:	490d      	ldr	r1, [pc, #52]	@ (8007278 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007244:	4313      	orrs	r3, r2
 8007246:	608b      	str	r3, [r1, #8]
 8007248:	e005      	b.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800724a:	4b0b      	ldr	r3, [pc, #44]	@ (8007278 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800724c:	689b      	ldr	r3, [r3, #8]
 800724e:	4a0a      	ldr	r2, [pc, #40]	@ (8007278 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007250:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007254:	6093      	str	r3, [r2, #8]
 8007256:	4b08      	ldr	r3, [pc, #32]	@ (8007278 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007258:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	68db      	ldr	r3, [r3, #12]
 800725e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007262:	4905      	ldr	r1, [pc, #20]	@ (8007278 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007264:	4313      	orrs	r3, r2
 8007266:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007268:	2300      	movs	r3, #0
}
 800726a:	4618      	mov	r0, r3
 800726c:	3718      	adds	r7, #24
 800726e:	46bd      	mov	sp, r7
 8007270:	bd80      	pop	{r7, pc}
 8007272:	bf00      	nop
 8007274:	42470068 	.word	0x42470068
 8007278:	40023800 	.word	0x40023800
 800727c:	40007000 	.word	0x40007000
 8007280:	42470e40 	.word	0x42470e40

08007284 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007284:	b480      	push	{r7}
 8007286:	b087      	sub	sp, #28
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800728c:	2300      	movs	r3, #0
 800728e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007290:	2300      	movs	r3, #0
 8007292:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007294:	2300      	movs	r3, #0
 8007296:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007298:	2300      	movs	r3, #0
 800729a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2b01      	cmp	r3, #1
 80072a0:	d13f      	bne.n	8007322 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80072a2:	4b24      	ldr	r3, [pc, #144]	@ (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80072aa:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d006      	beq.n	80072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80072b8:	d12f      	bne.n	800731a <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80072ba:	4b1f      	ldr	r3, [pc, #124]	@ (8007338 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80072bc:	617b      	str	r3, [r7, #20]
          break;
 80072be:	e02f      	b.n	8007320 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80072c0:	4b1c      	ldr	r3, [pc, #112]	@ (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80072c2:	685b      	ldr	r3, [r3, #4]
 80072c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80072c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80072cc:	d108      	bne.n	80072e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80072ce:	4b19      	ldr	r3, [pc, #100]	@ (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80072d0:	685b      	ldr	r3, [r3, #4]
 80072d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80072d6:	4a19      	ldr	r2, [pc, #100]	@ (800733c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80072d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80072dc:	613b      	str	r3, [r7, #16]
 80072de:	e007      	b.n	80072f0 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80072e0:	4b14      	ldr	r3, [pc, #80]	@ (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80072e2:	685b      	ldr	r3, [r3, #4]
 80072e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80072e8:	4a15      	ldr	r2, [pc, #84]	@ (8007340 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80072ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80072ee:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80072f0:	4b10      	ldr	r3, [pc, #64]	@ (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80072f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072f6:	099b      	lsrs	r3, r3, #6
 80072f8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	fb02 f303 	mul.w	r3, r2, r3
 8007302:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007304:	4b0b      	ldr	r3, [pc, #44]	@ (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007306:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800730a:	0f1b      	lsrs	r3, r3, #28
 800730c:	f003 0307 	and.w	r3, r3, #7
 8007310:	68ba      	ldr	r2, [r7, #8]
 8007312:	fbb2 f3f3 	udiv	r3, r2, r3
 8007316:	617b      	str	r3, [r7, #20]
          break;
 8007318:	e002      	b.n	8007320 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800731a:	2300      	movs	r3, #0
 800731c:	617b      	str	r3, [r7, #20]
          break;
 800731e:	bf00      	nop
        }
      }
      break;
 8007320:	e000      	b.n	8007324 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8007322:	bf00      	nop
    }
  }
  return frequency;
 8007324:	697b      	ldr	r3, [r7, #20]
}
 8007326:	4618      	mov	r0, r3
 8007328:	371c      	adds	r7, #28
 800732a:	46bd      	mov	sp, r7
 800732c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007330:	4770      	bx	lr
 8007332:	bf00      	nop
 8007334:	40023800 	.word	0x40023800
 8007338:	00bb8000 	.word	0x00bb8000
 800733c:	007a1200 	.word	0x007a1200
 8007340:	00f42400 	.word	0x00f42400

08007344 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b082      	sub	sp, #8
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d101      	bne.n	8007356 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	e07b      	b.n	800744e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800735a:	2b00      	cmp	r3, #0
 800735c:	d108      	bne.n	8007370 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	685b      	ldr	r3, [r3, #4]
 8007362:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007366:	d009      	beq.n	800737c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2200      	movs	r2, #0
 800736c:	61da      	str	r2, [r3, #28]
 800736e:	e005      	b.n	800737c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2200      	movs	r2, #0
 8007374:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2200      	movs	r2, #0
 800737a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2200      	movs	r2, #0
 8007380:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007388:	b2db      	uxtb	r3, r3
 800738a:	2b00      	cmp	r3, #0
 800738c:	d106      	bne.n	800739c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2200      	movs	r2, #0
 8007392:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f7fa ff90 	bl	80022bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2202      	movs	r2, #2
 80073a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	681a      	ldr	r2, [r3, #0]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80073b2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	689b      	ldr	r3, [r3, #8]
 80073c0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80073c4:	431a      	orrs	r2, r3
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	68db      	ldr	r3, [r3, #12]
 80073ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80073ce:	431a      	orrs	r2, r3
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	691b      	ldr	r3, [r3, #16]
 80073d4:	f003 0302 	and.w	r3, r3, #2
 80073d8:	431a      	orrs	r2, r3
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	695b      	ldr	r3, [r3, #20]
 80073de:	f003 0301 	and.w	r3, r3, #1
 80073e2:	431a      	orrs	r2, r3
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	699b      	ldr	r3, [r3, #24]
 80073e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073ec:	431a      	orrs	r2, r3
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	69db      	ldr	r3, [r3, #28]
 80073f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80073f6:	431a      	orrs	r2, r3
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6a1b      	ldr	r3, [r3, #32]
 80073fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007400:	ea42 0103 	orr.w	r1, r2, r3
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007408:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	430a      	orrs	r2, r1
 8007412:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	699b      	ldr	r3, [r3, #24]
 8007418:	0c1b      	lsrs	r3, r3, #16
 800741a:	f003 0104 	and.w	r1, r3, #4
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007422:	f003 0210 	and.w	r2, r3, #16
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	430a      	orrs	r2, r1
 800742c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	69da      	ldr	r2, [r3, #28]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800743c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2200      	movs	r2, #0
 8007442:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2201      	movs	r2, #1
 8007448:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800744c:	2300      	movs	r3, #0
}
 800744e:	4618      	mov	r0, r3
 8007450:	3708      	adds	r7, #8
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}

08007456 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007456:	b580      	push	{r7, lr}
 8007458:	b082      	sub	sp, #8
 800745a:	af00      	add	r7, sp, #0
 800745c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d101      	bne.n	8007468 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007464:	2301      	movs	r3, #1
 8007466:	e041      	b.n	80074ec <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800746e:	b2db      	uxtb	r3, r3
 8007470:	2b00      	cmp	r3, #0
 8007472:	d106      	bne.n	8007482 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2200      	movs	r2, #0
 8007478:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f7fa ff65 	bl	800234c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2202      	movs	r2, #2
 8007486:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681a      	ldr	r2, [r3, #0]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	3304      	adds	r3, #4
 8007492:	4619      	mov	r1, r3
 8007494:	4610      	mov	r0, r2
 8007496:	f000 fad9 	bl	8007a4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2201      	movs	r2, #1
 800749e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2201      	movs	r2, #1
 80074a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2201      	movs	r2, #1
 80074ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2201      	movs	r2, #1
 80074b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2201      	movs	r2, #1
 80074be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2201      	movs	r2, #1
 80074c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2201      	movs	r2, #1
 80074ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2201      	movs	r2, #1
 80074d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2201      	movs	r2, #1
 80074de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2201      	movs	r2, #1
 80074e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80074ea:	2300      	movs	r3, #0
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	3708      	adds	r7, #8
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}

080074f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b082      	sub	sp, #8
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d101      	bne.n	8007506 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007502:	2301      	movs	r3, #1
 8007504:	e041      	b.n	800758a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800750c:	b2db      	uxtb	r3, r3
 800750e:	2b00      	cmp	r3, #0
 8007510:	d106      	bne.n	8007520 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2200      	movs	r2, #0
 8007516:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f000 f839 	bl	8007592 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2202      	movs	r2, #2
 8007524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681a      	ldr	r2, [r3, #0]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	3304      	adds	r3, #4
 8007530:	4619      	mov	r1, r3
 8007532:	4610      	mov	r0, r2
 8007534:	f000 fa8a 	bl	8007a4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2201      	movs	r2, #1
 800753c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2201      	movs	r2, #1
 8007544:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2201      	movs	r2, #1
 800754c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2201      	movs	r2, #1
 8007554:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2201      	movs	r2, #1
 800755c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2201      	movs	r2, #1
 8007564:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2201      	movs	r2, #1
 800756c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2201      	movs	r2, #1
 8007574:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2201      	movs	r2, #1
 800757c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2201      	movs	r2, #1
 8007584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007588:	2300      	movs	r3, #0
}
 800758a:	4618      	mov	r0, r3
 800758c:	3708      	adds	r7, #8
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}

08007592 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007592:	b480      	push	{r7}
 8007594:	b083      	sub	sp, #12
 8007596:	af00      	add	r7, sp, #0
 8007598:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800759a:	bf00      	nop
 800759c:	370c      	adds	r7, #12
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr
	...

080075a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b084      	sub	sp, #16
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
 80075b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d109      	bne.n	80075cc <HAL_TIM_PWM_Start+0x24>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	bf14      	ite	ne
 80075c4:	2301      	movne	r3, #1
 80075c6:	2300      	moveq	r3, #0
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	e022      	b.n	8007612 <HAL_TIM_PWM_Start+0x6a>
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	2b04      	cmp	r3, #4
 80075d0:	d109      	bne.n	80075e6 <HAL_TIM_PWM_Start+0x3e>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80075d8:	b2db      	uxtb	r3, r3
 80075da:	2b01      	cmp	r3, #1
 80075dc:	bf14      	ite	ne
 80075de:	2301      	movne	r3, #1
 80075e0:	2300      	moveq	r3, #0
 80075e2:	b2db      	uxtb	r3, r3
 80075e4:	e015      	b.n	8007612 <HAL_TIM_PWM_Start+0x6a>
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	2b08      	cmp	r3, #8
 80075ea:	d109      	bne.n	8007600 <HAL_TIM_PWM_Start+0x58>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80075f2:	b2db      	uxtb	r3, r3
 80075f4:	2b01      	cmp	r3, #1
 80075f6:	bf14      	ite	ne
 80075f8:	2301      	movne	r3, #1
 80075fa:	2300      	moveq	r3, #0
 80075fc:	b2db      	uxtb	r3, r3
 80075fe:	e008      	b.n	8007612 <HAL_TIM_PWM_Start+0x6a>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007606:	b2db      	uxtb	r3, r3
 8007608:	2b01      	cmp	r3, #1
 800760a:	bf14      	ite	ne
 800760c:	2301      	movne	r3, #1
 800760e:	2300      	moveq	r3, #0
 8007610:	b2db      	uxtb	r3, r3
 8007612:	2b00      	cmp	r3, #0
 8007614:	d001      	beq.n	800761a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007616:	2301      	movs	r3, #1
 8007618:	e07c      	b.n	8007714 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d104      	bne.n	800762a <HAL_TIM_PWM_Start+0x82>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2202      	movs	r2, #2
 8007624:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007628:	e013      	b.n	8007652 <HAL_TIM_PWM_Start+0xaa>
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	2b04      	cmp	r3, #4
 800762e:	d104      	bne.n	800763a <HAL_TIM_PWM_Start+0x92>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2202      	movs	r2, #2
 8007634:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007638:	e00b      	b.n	8007652 <HAL_TIM_PWM_Start+0xaa>
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	2b08      	cmp	r3, #8
 800763e:	d104      	bne.n	800764a <HAL_TIM_PWM_Start+0xa2>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2202      	movs	r2, #2
 8007644:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007648:	e003      	b.n	8007652 <HAL_TIM_PWM_Start+0xaa>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2202      	movs	r2, #2
 800764e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	2201      	movs	r2, #1
 8007658:	6839      	ldr	r1, [r7, #0]
 800765a:	4618      	mov	r0, r3
 800765c:	f000 fce6 	bl	800802c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4a2d      	ldr	r2, [pc, #180]	@ (800771c <HAL_TIM_PWM_Start+0x174>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d004      	beq.n	8007674 <HAL_TIM_PWM_Start+0xcc>
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	4a2c      	ldr	r2, [pc, #176]	@ (8007720 <HAL_TIM_PWM_Start+0x178>)
 8007670:	4293      	cmp	r3, r2
 8007672:	d101      	bne.n	8007678 <HAL_TIM_PWM_Start+0xd0>
 8007674:	2301      	movs	r3, #1
 8007676:	e000      	b.n	800767a <HAL_TIM_PWM_Start+0xd2>
 8007678:	2300      	movs	r3, #0
 800767a:	2b00      	cmp	r3, #0
 800767c:	d007      	beq.n	800768e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800768c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4a22      	ldr	r2, [pc, #136]	@ (800771c <HAL_TIM_PWM_Start+0x174>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d022      	beq.n	80076de <HAL_TIM_PWM_Start+0x136>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076a0:	d01d      	beq.n	80076de <HAL_TIM_PWM_Start+0x136>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	4a1f      	ldr	r2, [pc, #124]	@ (8007724 <HAL_TIM_PWM_Start+0x17c>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d018      	beq.n	80076de <HAL_TIM_PWM_Start+0x136>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a1d      	ldr	r2, [pc, #116]	@ (8007728 <HAL_TIM_PWM_Start+0x180>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d013      	beq.n	80076de <HAL_TIM_PWM_Start+0x136>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	4a1c      	ldr	r2, [pc, #112]	@ (800772c <HAL_TIM_PWM_Start+0x184>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d00e      	beq.n	80076de <HAL_TIM_PWM_Start+0x136>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a16      	ldr	r2, [pc, #88]	@ (8007720 <HAL_TIM_PWM_Start+0x178>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d009      	beq.n	80076de <HAL_TIM_PWM_Start+0x136>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4a18      	ldr	r2, [pc, #96]	@ (8007730 <HAL_TIM_PWM_Start+0x188>)
 80076d0:	4293      	cmp	r3, r2
 80076d2:	d004      	beq.n	80076de <HAL_TIM_PWM_Start+0x136>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	4a16      	ldr	r2, [pc, #88]	@ (8007734 <HAL_TIM_PWM_Start+0x18c>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d111      	bne.n	8007702 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	689b      	ldr	r3, [r3, #8]
 80076e4:	f003 0307 	and.w	r3, r3, #7
 80076e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	2b06      	cmp	r3, #6
 80076ee:	d010      	beq.n	8007712 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	681a      	ldr	r2, [r3, #0]
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f042 0201 	orr.w	r2, r2, #1
 80076fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007700:	e007      	b.n	8007712 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	681a      	ldr	r2, [r3, #0]
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f042 0201 	orr.w	r2, r2, #1
 8007710:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007712:	2300      	movs	r3, #0
}
 8007714:	4618      	mov	r0, r3
 8007716:	3710      	adds	r7, #16
 8007718:	46bd      	mov	sp, r7
 800771a:	bd80      	pop	{r7, pc}
 800771c:	40010000 	.word	0x40010000
 8007720:	40010400 	.word	0x40010400
 8007724:	40000400 	.word	0x40000400
 8007728:	40000800 	.word	0x40000800
 800772c:	40000c00 	.word	0x40000c00
 8007730:	40014000 	.word	0x40014000
 8007734:	40001800 	.word	0x40001800

08007738 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b086      	sub	sp, #24
 800773c:	af00      	add	r7, sp, #0
 800773e:	60f8      	str	r0, [r7, #12]
 8007740:	60b9      	str	r1, [r7, #8]
 8007742:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007744:	2300      	movs	r3, #0
 8007746:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800774e:	2b01      	cmp	r3, #1
 8007750:	d101      	bne.n	8007756 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007752:	2302      	movs	r3, #2
 8007754:	e0ae      	b.n	80078b4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	2201      	movs	r2, #1
 800775a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2b0c      	cmp	r3, #12
 8007762:	f200 809f 	bhi.w	80078a4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007766:	a201      	add	r2, pc, #4	@ (adr r2, 800776c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800776c:	080077a1 	.word	0x080077a1
 8007770:	080078a5 	.word	0x080078a5
 8007774:	080078a5 	.word	0x080078a5
 8007778:	080078a5 	.word	0x080078a5
 800777c:	080077e1 	.word	0x080077e1
 8007780:	080078a5 	.word	0x080078a5
 8007784:	080078a5 	.word	0x080078a5
 8007788:	080078a5 	.word	0x080078a5
 800778c:	08007823 	.word	0x08007823
 8007790:	080078a5 	.word	0x080078a5
 8007794:	080078a5 	.word	0x080078a5
 8007798:	080078a5 	.word	0x080078a5
 800779c:	08007863 	.word	0x08007863
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	68b9      	ldr	r1, [r7, #8]
 80077a6:	4618      	mov	r0, r3
 80077a8:	f000 f9f6 	bl	8007b98 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	699a      	ldr	r2, [r3, #24]
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f042 0208 	orr.w	r2, r2, #8
 80077ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	699a      	ldr	r2, [r3, #24]
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f022 0204 	bic.w	r2, r2, #4
 80077ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	6999      	ldr	r1, [r3, #24]
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	691a      	ldr	r2, [r3, #16]
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	430a      	orrs	r2, r1
 80077dc:	619a      	str	r2, [r3, #24]
      break;
 80077de:	e064      	b.n	80078aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	68b9      	ldr	r1, [r7, #8]
 80077e6:	4618      	mov	r0, r3
 80077e8:	f000 fa46 	bl	8007c78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	699a      	ldr	r2, [r3, #24]
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80077fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	699a      	ldr	r2, [r3, #24]
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800780a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	6999      	ldr	r1, [r3, #24]
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	691b      	ldr	r3, [r3, #16]
 8007816:	021a      	lsls	r2, r3, #8
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	430a      	orrs	r2, r1
 800781e:	619a      	str	r2, [r3, #24]
      break;
 8007820:	e043      	b.n	80078aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	68b9      	ldr	r1, [r7, #8]
 8007828:	4618      	mov	r0, r3
 800782a:	f000 fa9b 	bl	8007d64 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	69da      	ldr	r2, [r3, #28]
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f042 0208 	orr.w	r2, r2, #8
 800783c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	69da      	ldr	r2, [r3, #28]
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f022 0204 	bic.w	r2, r2, #4
 800784c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	69d9      	ldr	r1, [r3, #28]
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	691a      	ldr	r2, [r3, #16]
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	430a      	orrs	r2, r1
 800785e:	61da      	str	r2, [r3, #28]
      break;
 8007860:	e023      	b.n	80078aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	68b9      	ldr	r1, [r7, #8]
 8007868:	4618      	mov	r0, r3
 800786a:	f000 faef 	bl	8007e4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	69da      	ldr	r2, [r3, #28]
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800787c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	69da      	ldr	r2, [r3, #28]
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800788c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	69d9      	ldr	r1, [r3, #28]
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	691b      	ldr	r3, [r3, #16]
 8007898:	021a      	lsls	r2, r3, #8
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	430a      	orrs	r2, r1
 80078a0:	61da      	str	r2, [r3, #28]
      break;
 80078a2:	e002      	b.n	80078aa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80078a4:	2301      	movs	r3, #1
 80078a6:	75fb      	strb	r3, [r7, #23]
      break;
 80078a8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	2200      	movs	r2, #0
 80078ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80078b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80078b4:	4618      	mov	r0, r3
 80078b6:	3718      	adds	r7, #24
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bd80      	pop	{r7, pc}

080078bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b084      	sub	sp, #16
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
 80078c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80078c6:	2300      	movs	r3, #0
 80078c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80078d0:	2b01      	cmp	r3, #1
 80078d2:	d101      	bne.n	80078d8 <HAL_TIM_ConfigClockSource+0x1c>
 80078d4:	2302      	movs	r3, #2
 80078d6:	e0b4      	b.n	8007a42 <HAL_TIM_ConfigClockSource+0x186>
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2201      	movs	r2, #1
 80078dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2202      	movs	r2, #2
 80078e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80078f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80078fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	68ba      	ldr	r2, [r7, #8]
 8007906:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007910:	d03e      	beq.n	8007990 <HAL_TIM_ConfigClockSource+0xd4>
 8007912:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007916:	f200 8087 	bhi.w	8007a28 <HAL_TIM_ConfigClockSource+0x16c>
 800791a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800791e:	f000 8086 	beq.w	8007a2e <HAL_TIM_ConfigClockSource+0x172>
 8007922:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007926:	d87f      	bhi.n	8007a28 <HAL_TIM_ConfigClockSource+0x16c>
 8007928:	2b70      	cmp	r3, #112	@ 0x70
 800792a:	d01a      	beq.n	8007962 <HAL_TIM_ConfigClockSource+0xa6>
 800792c:	2b70      	cmp	r3, #112	@ 0x70
 800792e:	d87b      	bhi.n	8007a28 <HAL_TIM_ConfigClockSource+0x16c>
 8007930:	2b60      	cmp	r3, #96	@ 0x60
 8007932:	d050      	beq.n	80079d6 <HAL_TIM_ConfigClockSource+0x11a>
 8007934:	2b60      	cmp	r3, #96	@ 0x60
 8007936:	d877      	bhi.n	8007a28 <HAL_TIM_ConfigClockSource+0x16c>
 8007938:	2b50      	cmp	r3, #80	@ 0x50
 800793a:	d03c      	beq.n	80079b6 <HAL_TIM_ConfigClockSource+0xfa>
 800793c:	2b50      	cmp	r3, #80	@ 0x50
 800793e:	d873      	bhi.n	8007a28 <HAL_TIM_ConfigClockSource+0x16c>
 8007940:	2b40      	cmp	r3, #64	@ 0x40
 8007942:	d058      	beq.n	80079f6 <HAL_TIM_ConfigClockSource+0x13a>
 8007944:	2b40      	cmp	r3, #64	@ 0x40
 8007946:	d86f      	bhi.n	8007a28 <HAL_TIM_ConfigClockSource+0x16c>
 8007948:	2b30      	cmp	r3, #48	@ 0x30
 800794a:	d064      	beq.n	8007a16 <HAL_TIM_ConfigClockSource+0x15a>
 800794c:	2b30      	cmp	r3, #48	@ 0x30
 800794e:	d86b      	bhi.n	8007a28 <HAL_TIM_ConfigClockSource+0x16c>
 8007950:	2b20      	cmp	r3, #32
 8007952:	d060      	beq.n	8007a16 <HAL_TIM_ConfigClockSource+0x15a>
 8007954:	2b20      	cmp	r3, #32
 8007956:	d867      	bhi.n	8007a28 <HAL_TIM_ConfigClockSource+0x16c>
 8007958:	2b00      	cmp	r3, #0
 800795a:	d05c      	beq.n	8007a16 <HAL_TIM_ConfigClockSource+0x15a>
 800795c:	2b10      	cmp	r3, #16
 800795e:	d05a      	beq.n	8007a16 <HAL_TIM_ConfigClockSource+0x15a>
 8007960:	e062      	b.n	8007a28 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007972:	f000 fb3b 	bl	8007fec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007984:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	68ba      	ldr	r2, [r7, #8]
 800798c:	609a      	str	r2, [r3, #8]
      break;
 800798e:	e04f      	b.n	8007a30 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80079a0:	f000 fb24 	bl	8007fec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	689a      	ldr	r2, [r3, #8]
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80079b2:	609a      	str	r2, [r3, #8]
      break;
 80079b4:	e03c      	b.n	8007a30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80079c2:	461a      	mov	r2, r3
 80079c4:	f000 fa98 	bl	8007ef8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	2150      	movs	r1, #80	@ 0x50
 80079ce:	4618      	mov	r0, r3
 80079d0:	f000 faf1 	bl	8007fb6 <TIM_ITRx_SetConfig>
      break;
 80079d4:	e02c      	b.n	8007a30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80079e2:	461a      	mov	r2, r3
 80079e4:	f000 fab7 	bl	8007f56 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	2160      	movs	r1, #96	@ 0x60
 80079ee:	4618      	mov	r0, r3
 80079f0:	f000 fae1 	bl	8007fb6 <TIM_ITRx_SetConfig>
      break;
 80079f4:	e01c      	b.n	8007a30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a02:	461a      	mov	r2, r3
 8007a04:	f000 fa78 	bl	8007ef8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	2140      	movs	r1, #64	@ 0x40
 8007a0e:	4618      	mov	r0, r3
 8007a10:	f000 fad1 	bl	8007fb6 <TIM_ITRx_SetConfig>
      break;
 8007a14:	e00c      	b.n	8007a30 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681a      	ldr	r2, [r3, #0]
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4619      	mov	r1, r3
 8007a20:	4610      	mov	r0, r2
 8007a22:	f000 fac8 	bl	8007fb6 <TIM_ITRx_SetConfig>
      break;
 8007a26:	e003      	b.n	8007a30 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	73fb      	strb	r3, [r7, #15]
      break;
 8007a2c:	e000      	b.n	8007a30 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007a2e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2201      	movs	r2, #1
 8007a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007a40:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a42:	4618      	mov	r0, r3
 8007a44:	3710      	adds	r7, #16
 8007a46:	46bd      	mov	sp, r7
 8007a48:	bd80      	pop	{r7, pc}
	...

08007a4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b085      	sub	sp, #20
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
 8007a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	4a43      	ldr	r2, [pc, #268]	@ (8007b6c <TIM_Base_SetConfig+0x120>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d013      	beq.n	8007a8c <TIM_Base_SetConfig+0x40>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a6a:	d00f      	beq.n	8007a8c <TIM_Base_SetConfig+0x40>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	4a40      	ldr	r2, [pc, #256]	@ (8007b70 <TIM_Base_SetConfig+0x124>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d00b      	beq.n	8007a8c <TIM_Base_SetConfig+0x40>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	4a3f      	ldr	r2, [pc, #252]	@ (8007b74 <TIM_Base_SetConfig+0x128>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d007      	beq.n	8007a8c <TIM_Base_SetConfig+0x40>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	4a3e      	ldr	r2, [pc, #248]	@ (8007b78 <TIM_Base_SetConfig+0x12c>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d003      	beq.n	8007a8c <TIM_Base_SetConfig+0x40>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	4a3d      	ldr	r2, [pc, #244]	@ (8007b7c <TIM_Base_SetConfig+0x130>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d108      	bne.n	8007a9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	685b      	ldr	r3, [r3, #4]
 8007a98:	68fa      	ldr	r2, [r7, #12]
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	4a32      	ldr	r2, [pc, #200]	@ (8007b6c <TIM_Base_SetConfig+0x120>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d02b      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007aac:	d027      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	4a2f      	ldr	r2, [pc, #188]	@ (8007b70 <TIM_Base_SetConfig+0x124>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d023      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	4a2e      	ldr	r2, [pc, #184]	@ (8007b74 <TIM_Base_SetConfig+0x128>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d01f      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	4a2d      	ldr	r2, [pc, #180]	@ (8007b78 <TIM_Base_SetConfig+0x12c>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d01b      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	4a2c      	ldr	r2, [pc, #176]	@ (8007b7c <TIM_Base_SetConfig+0x130>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d017      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	4a2b      	ldr	r2, [pc, #172]	@ (8007b80 <TIM_Base_SetConfig+0x134>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d013      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	4a2a      	ldr	r2, [pc, #168]	@ (8007b84 <TIM_Base_SetConfig+0x138>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d00f      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	4a29      	ldr	r2, [pc, #164]	@ (8007b88 <TIM_Base_SetConfig+0x13c>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d00b      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	4a28      	ldr	r2, [pc, #160]	@ (8007b8c <TIM_Base_SetConfig+0x140>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d007      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	4a27      	ldr	r2, [pc, #156]	@ (8007b90 <TIM_Base_SetConfig+0x144>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d003      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	4a26      	ldr	r2, [pc, #152]	@ (8007b94 <TIM_Base_SetConfig+0x148>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d108      	bne.n	8007b10 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	68db      	ldr	r3, [r3, #12]
 8007b0a:	68fa      	ldr	r2, [r7, #12]
 8007b0c:	4313      	orrs	r3, r2
 8007b0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	695b      	ldr	r3, [r3, #20]
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	689a      	ldr	r2, [r3, #8]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	681a      	ldr	r2, [r3, #0]
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	4a0e      	ldr	r2, [pc, #56]	@ (8007b6c <TIM_Base_SetConfig+0x120>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d003      	beq.n	8007b3e <TIM_Base_SetConfig+0xf2>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	4a10      	ldr	r2, [pc, #64]	@ (8007b7c <TIM_Base_SetConfig+0x130>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d103      	bne.n	8007b46 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	691a      	ldr	r2, [r3, #16]
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f043 0204 	orr.w	r2, r3, #4
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2201      	movs	r2, #1
 8007b56:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	68fa      	ldr	r2, [r7, #12]
 8007b5c:	601a      	str	r2, [r3, #0]
}
 8007b5e:	bf00      	nop
 8007b60:	3714      	adds	r7, #20
 8007b62:	46bd      	mov	sp, r7
 8007b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b68:	4770      	bx	lr
 8007b6a:	bf00      	nop
 8007b6c:	40010000 	.word	0x40010000
 8007b70:	40000400 	.word	0x40000400
 8007b74:	40000800 	.word	0x40000800
 8007b78:	40000c00 	.word	0x40000c00
 8007b7c:	40010400 	.word	0x40010400
 8007b80:	40014000 	.word	0x40014000
 8007b84:	40014400 	.word	0x40014400
 8007b88:	40014800 	.word	0x40014800
 8007b8c:	40001800 	.word	0x40001800
 8007b90:	40001c00 	.word	0x40001c00
 8007b94:	40002000 	.word	0x40002000

08007b98 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b087      	sub	sp, #28
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
 8007ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6a1b      	ldr	r3, [r3, #32]
 8007ba6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	6a1b      	ldr	r3, [r3, #32]
 8007bac:	f023 0201 	bic.w	r2, r3, #1
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	685b      	ldr	r3, [r3, #4]
 8007bb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	699b      	ldr	r3, [r3, #24]
 8007bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f023 0303 	bic.w	r3, r3, #3
 8007bce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	68fa      	ldr	r2, [r7, #12]
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	f023 0302 	bic.w	r3, r3, #2
 8007be0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	689b      	ldr	r3, [r3, #8]
 8007be6:	697a      	ldr	r2, [r7, #20]
 8007be8:	4313      	orrs	r3, r2
 8007bea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	4a20      	ldr	r2, [pc, #128]	@ (8007c70 <TIM_OC1_SetConfig+0xd8>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d003      	beq.n	8007bfc <TIM_OC1_SetConfig+0x64>
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	4a1f      	ldr	r2, [pc, #124]	@ (8007c74 <TIM_OC1_SetConfig+0xdc>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d10c      	bne.n	8007c16 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007bfc:	697b      	ldr	r3, [r7, #20]
 8007bfe:	f023 0308 	bic.w	r3, r3, #8
 8007c02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	68db      	ldr	r3, [r3, #12]
 8007c08:	697a      	ldr	r2, [r7, #20]
 8007c0a:	4313      	orrs	r3, r2
 8007c0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007c0e:	697b      	ldr	r3, [r7, #20]
 8007c10:	f023 0304 	bic.w	r3, r3, #4
 8007c14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	4a15      	ldr	r2, [pc, #84]	@ (8007c70 <TIM_OC1_SetConfig+0xd8>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d003      	beq.n	8007c26 <TIM_OC1_SetConfig+0x8e>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	4a14      	ldr	r2, [pc, #80]	@ (8007c74 <TIM_OC1_SetConfig+0xdc>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d111      	bne.n	8007c4a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007c34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	695b      	ldr	r3, [r3, #20]
 8007c3a:	693a      	ldr	r2, [r7, #16]
 8007c3c:	4313      	orrs	r3, r2
 8007c3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	699b      	ldr	r3, [r3, #24]
 8007c44:	693a      	ldr	r2, [r7, #16]
 8007c46:	4313      	orrs	r3, r2
 8007c48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	693a      	ldr	r2, [r7, #16]
 8007c4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	68fa      	ldr	r2, [r7, #12]
 8007c54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	685a      	ldr	r2, [r3, #4]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	697a      	ldr	r2, [r7, #20]
 8007c62:	621a      	str	r2, [r3, #32]
}
 8007c64:	bf00      	nop
 8007c66:	371c      	adds	r7, #28
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6e:	4770      	bx	lr
 8007c70:	40010000 	.word	0x40010000
 8007c74:	40010400 	.word	0x40010400

08007c78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b087      	sub	sp, #28
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
 8007c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6a1b      	ldr	r3, [r3, #32]
 8007c86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6a1b      	ldr	r3, [r3, #32]
 8007c8c:	f023 0210 	bic.w	r2, r3, #16
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	685b      	ldr	r3, [r3, #4]
 8007c98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	699b      	ldr	r3, [r3, #24]
 8007c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ca6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007cae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	021b      	lsls	r3, r3, #8
 8007cb6:	68fa      	ldr	r2, [r7, #12]
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	f023 0320 	bic.w	r3, r3, #32
 8007cc2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	689b      	ldr	r3, [r3, #8]
 8007cc8:	011b      	lsls	r3, r3, #4
 8007cca:	697a      	ldr	r2, [r7, #20]
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	4a22      	ldr	r2, [pc, #136]	@ (8007d5c <TIM_OC2_SetConfig+0xe4>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	d003      	beq.n	8007ce0 <TIM_OC2_SetConfig+0x68>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	4a21      	ldr	r2, [pc, #132]	@ (8007d60 <TIM_OC2_SetConfig+0xe8>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d10d      	bne.n	8007cfc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ce6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	68db      	ldr	r3, [r3, #12]
 8007cec:	011b      	lsls	r3, r3, #4
 8007cee:	697a      	ldr	r2, [r7, #20]
 8007cf0:	4313      	orrs	r3, r2
 8007cf2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007cfa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	4a17      	ldr	r2, [pc, #92]	@ (8007d5c <TIM_OC2_SetConfig+0xe4>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d003      	beq.n	8007d0c <TIM_OC2_SetConfig+0x94>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	4a16      	ldr	r2, [pc, #88]	@ (8007d60 <TIM_OC2_SetConfig+0xe8>)
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	d113      	bne.n	8007d34 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007d0c:	693b      	ldr	r3, [r7, #16]
 8007d0e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007d12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007d14:	693b      	ldr	r3, [r7, #16]
 8007d16:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007d1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	695b      	ldr	r3, [r3, #20]
 8007d20:	009b      	lsls	r3, r3, #2
 8007d22:	693a      	ldr	r2, [r7, #16]
 8007d24:	4313      	orrs	r3, r2
 8007d26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	699b      	ldr	r3, [r3, #24]
 8007d2c:	009b      	lsls	r3, r3, #2
 8007d2e:	693a      	ldr	r2, [r7, #16]
 8007d30:	4313      	orrs	r3, r2
 8007d32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	693a      	ldr	r2, [r7, #16]
 8007d38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	68fa      	ldr	r2, [r7, #12]
 8007d3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	685a      	ldr	r2, [r3, #4]
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	697a      	ldr	r2, [r7, #20]
 8007d4c:	621a      	str	r2, [r3, #32]
}
 8007d4e:	bf00      	nop
 8007d50:	371c      	adds	r7, #28
 8007d52:	46bd      	mov	sp, r7
 8007d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d58:	4770      	bx	lr
 8007d5a:	bf00      	nop
 8007d5c:	40010000 	.word	0x40010000
 8007d60:	40010400 	.word	0x40010400

08007d64 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b087      	sub	sp, #28
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
 8007d6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6a1b      	ldr	r3, [r3, #32]
 8007d72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6a1b      	ldr	r3, [r3, #32]
 8007d78:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	69db      	ldr	r3, [r3, #28]
 8007d8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	f023 0303 	bic.w	r3, r3, #3
 8007d9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	68fa      	ldr	r2, [r7, #12]
 8007da2:	4313      	orrs	r3, r2
 8007da4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007da6:	697b      	ldr	r3, [r7, #20]
 8007da8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007dac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	689b      	ldr	r3, [r3, #8]
 8007db2:	021b      	lsls	r3, r3, #8
 8007db4:	697a      	ldr	r2, [r7, #20]
 8007db6:	4313      	orrs	r3, r2
 8007db8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	4a21      	ldr	r2, [pc, #132]	@ (8007e44 <TIM_OC3_SetConfig+0xe0>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d003      	beq.n	8007dca <TIM_OC3_SetConfig+0x66>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	4a20      	ldr	r2, [pc, #128]	@ (8007e48 <TIM_OC3_SetConfig+0xe4>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d10d      	bne.n	8007de6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007dca:	697b      	ldr	r3, [r7, #20]
 8007dcc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007dd0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	68db      	ldr	r3, [r3, #12]
 8007dd6:	021b      	lsls	r3, r3, #8
 8007dd8:	697a      	ldr	r2, [r7, #20]
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007de4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	4a16      	ldr	r2, [pc, #88]	@ (8007e44 <TIM_OC3_SetConfig+0xe0>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d003      	beq.n	8007df6 <TIM_OC3_SetConfig+0x92>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	4a15      	ldr	r2, [pc, #84]	@ (8007e48 <TIM_OC3_SetConfig+0xe4>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d113      	bne.n	8007e1e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007df6:	693b      	ldr	r3, [r7, #16]
 8007df8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007dfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007e04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	695b      	ldr	r3, [r3, #20]
 8007e0a:	011b      	lsls	r3, r3, #4
 8007e0c:	693a      	ldr	r2, [r7, #16]
 8007e0e:	4313      	orrs	r3, r2
 8007e10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	699b      	ldr	r3, [r3, #24]
 8007e16:	011b      	lsls	r3, r3, #4
 8007e18:	693a      	ldr	r2, [r7, #16]
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	693a      	ldr	r2, [r7, #16]
 8007e22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	68fa      	ldr	r2, [r7, #12]
 8007e28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	685a      	ldr	r2, [r3, #4]
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	697a      	ldr	r2, [r7, #20]
 8007e36:	621a      	str	r2, [r3, #32]
}
 8007e38:	bf00      	nop
 8007e3a:	371c      	adds	r7, #28
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e42:	4770      	bx	lr
 8007e44:	40010000 	.word	0x40010000
 8007e48:	40010400 	.word	0x40010400

08007e4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b087      	sub	sp, #28
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
 8007e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6a1b      	ldr	r3, [r3, #32]
 8007e5a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	6a1b      	ldr	r3, [r3, #32]
 8007e60:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	685b      	ldr	r3, [r3, #4]
 8007e6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	69db      	ldr	r3, [r3, #28]
 8007e72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	021b      	lsls	r3, r3, #8
 8007e8a:	68fa      	ldr	r2, [r7, #12]
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007e96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	031b      	lsls	r3, r3, #12
 8007e9e:	693a      	ldr	r2, [r7, #16]
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	4a12      	ldr	r2, [pc, #72]	@ (8007ef0 <TIM_OC4_SetConfig+0xa4>)
 8007ea8:	4293      	cmp	r3, r2
 8007eaa:	d003      	beq.n	8007eb4 <TIM_OC4_SetConfig+0x68>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	4a11      	ldr	r2, [pc, #68]	@ (8007ef4 <TIM_OC4_SetConfig+0xa8>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d109      	bne.n	8007ec8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007eba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	695b      	ldr	r3, [r3, #20]
 8007ec0:	019b      	lsls	r3, r3, #6
 8007ec2:	697a      	ldr	r2, [r7, #20]
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	697a      	ldr	r2, [r7, #20]
 8007ecc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	68fa      	ldr	r2, [r7, #12]
 8007ed2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	685a      	ldr	r2, [r3, #4]
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	693a      	ldr	r2, [r7, #16]
 8007ee0:	621a      	str	r2, [r3, #32]
}
 8007ee2:	bf00      	nop
 8007ee4:	371c      	adds	r7, #28
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eec:	4770      	bx	lr
 8007eee:	bf00      	nop
 8007ef0:	40010000 	.word	0x40010000
 8007ef4:	40010400 	.word	0x40010400

08007ef8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b087      	sub	sp, #28
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	60f8      	str	r0, [r7, #12]
 8007f00:	60b9      	str	r1, [r7, #8]
 8007f02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	6a1b      	ldr	r3, [r3, #32]
 8007f08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	6a1b      	ldr	r3, [r3, #32]
 8007f0e:	f023 0201 	bic.w	r2, r3, #1
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	699b      	ldr	r3, [r3, #24]
 8007f1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007f1c:	693b      	ldr	r3, [r7, #16]
 8007f1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007f22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	011b      	lsls	r3, r3, #4
 8007f28:	693a      	ldr	r2, [r7, #16]
 8007f2a:	4313      	orrs	r3, r2
 8007f2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	f023 030a 	bic.w	r3, r3, #10
 8007f34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007f36:	697a      	ldr	r2, [r7, #20]
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	693a      	ldr	r2, [r7, #16]
 8007f42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	697a      	ldr	r2, [r7, #20]
 8007f48:	621a      	str	r2, [r3, #32]
}
 8007f4a:	bf00      	nop
 8007f4c:	371c      	adds	r7, #28
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f54:	4770      	bx	lr

08007f56 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f56:	b480      	push	{r7}
 8007f58:	b087      	sub	sp, #28
 8007f5a:	af00      	add	r7, sp, #0
 8007f5c:	60f8      	str	r0, [r7, #12]
 8007f5e:	60b9      	str	r1, [r7, #8]
 8007f60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	6a1b      	ldr	r3, [r3, #32]
 8007f66:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	6a1b      	ldr	r3, [r3, #32]
 8007f6c:	f023 0210 	bic.w	r2, r3, #16
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	699b      	ldr	r3, [r3, #24]
 8007f78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007f80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	031b      	lsls	r3, r3, #12
 8007f86:	693a      	ldr	r2, [r7, #16]
 8007f88:	4313      	orrs	r3, r2
 8007f8a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007f92:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	011b      	lsls	r3, r3, #4
 8007f98:	697a      	ldr	r2, [r7, #20]
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	693a      	ldr	r2, [r7, #16]
 8007fa2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	697a      	ldr	r2, [r7, #20]
 8007fa8:	621a      	str	r2, [r3, #32]
}
 8007faa:	bf00      	nop
 8007fac:	371c      	adds	r7, #28
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb4:	4770      	bx	lr

08007fb6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007fb6:	b480      	push	{r7}
 8007fb8:	b085      	sub	sp, #20
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	6078      	str	r0, [r7, #4]
 8007fbe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	689b      	ldr	r3, [r3, #8]
 8007fc4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fcc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007fce:	683a      	ldr	r2, [r7, #0]
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	4313      	orrs	r3, r2
 8007fd4:	f043 0307 	orr.w	r3, r3, #7
 8007fd8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	68fa      	ldr	r2, [r7, #12]
 8007fde:	609a      	str	r2, [r3, #8]
}
 8007fe0:	bf00      	nop
 8007fe2:	3714      	adds	r7, #20
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr

08007fec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b087      	sub	sp, #28
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	60f8      	str	r0, [r7, #12]
 8007ff4:	60b9      	str	r1, [r7, #8]
 8007ff6:	607a      	str	r2, [r7, #4]
 8007ff8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	689b      	ldr	r3, [r3, #8]
 8007ffe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008006:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	021a      	lsls	r2, r3, #8
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	431a      	orrs	r2, r3
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	4313      	orrs	r3, r2
 8008014:	697a      	ldr	r2, [r7, #20]
 8008016:	4313      	orrs	r3, r2
 8008018:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	697a      	ldr	r2, [r7, #20]
 800801e:	609a      	str	r2, [r3, #8]
}
 8008020:	bf00      	nop
 8008022:	371c      	adds	r7, #28
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr

0800802c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800802c:	b480      	push	{r7}
 800802e:	b087      	sub	sp, #28
 8008030:	af00      	add	r7, sp, #0
 8008032:	60f8      	str	r0, [r7, #12]
 8008034:	60b9      	str	r1, [r7, #8]
 8008036:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	f003 031f 	and.w	r3, r3, #31
 800803e:	2201      	movs	r2, #1
 8008040:	fa02 f303 	lsl.w	r3, r2, r3
 8008044:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	6a1a      	ldr	r2, [r3, #32]
 800804a:	697b      	ldr	r3, [r7, #20]
 800804c:	43db      	mvns	r3, r3
 800804e:	401a      	ands	r2, r3
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	6a1a      	ldr	r2, [r3, #32]
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	f003 031f 	and.w	r3, r3, #31
 800805e:	6879      	ldr	r1, [r7, #4]
 8008060:	fa01 f303 	lsl.w	r3, r1, r3
 8008064:	431a      	orrs	r2, r3
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	621a      	str	r2, [r3, #32]
}
 800806a:	bf00      	nop
 800806c:	371c      	adds	r7, #28
 800806e:	46bd      	mov	sp, r7
 8008070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008074:	4770      	bx	lr
	...

08008078 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008078:	b480      	push	{r7}
 800807a:	b085      	sub	sp, #20
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
 8008080:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008088:	2b01      	cmp	r3, #1
 800808a:	d101      	bne.n	8008090 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800808c:	2302      	movs	r3, #2
 800808e:	e05a      	b.n	8008146 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2201      	movs	r2, #1
 8008094:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2202      	movs	r2, #2
 800809c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	685b      	ldr	r3, [r3, #4]
 80080a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	689b      	ldr	r3, [r3, #8]
 80080ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	68fa      	ldr	r2, [r7, #12]
 80080be:	4313      	orrs	r3, r2
 80080c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	68fa      	ldr	r2, [r7, #12]
 80080c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	4a21      	ldr	r2, [pc, #132]	@ (8008154 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80080d0:	4293      	cmp	r3, r2
 80080d2:	d022      	beq.n	800811a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080dc:	d01d      	beq.n	800811a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	4a1d      	ldr	r2, [pc, #116]	@ (8008158 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d018      	beq.n	800811a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	4a1b      	ldr	r2, [pc, #108]	@ (800815c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80080ee:	4293      	cmp	r3, r2
 80080f0:	d013      	beq.n	800811a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a1a      	ldr	r2, [pc, #104]	@ (8008160 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d00e      	beq.n	800811a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a18      	ldr	r2, [pc, #96]	@ (8008164 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d009      	beq.n	800811a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4a17      	ldr	r2, [pc, #92]	@ (8008168 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d004      	beq.n	800811a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4a15      	ldr	r2, [pc, #84]	@ (800816c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d10c      	bne.n	8008134 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800811a:	68bb      	ldr	r3, [r7, #8]
 800811c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008120:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	685b      	ldr	r3, [r3, #4]
 8008126:	68ba      	ldr	r2, [r7, #8]
 8008128:	4313      	orrs	r3, r2
 800812a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	68ba      	ldr	r2, [r7, #8]
 8008132:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2201      	movs	r2, #1
 8008138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2200      	movs	r2, #0
 8008140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008144:	2300      	movs	r3, #0
}
 8008146:	4618      	mov	r0, r3
 8008148:	3714      	adds	r7, #20
 800814a:	46bd      	mov	sp, r7
 800814c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008150:	4770      	bx	lr
 8008152:	bf00      	nop
 8008154:	40010000 	.word	0x40010000
 8008158:	40000400 	.word	0x40000400
 800815c:	40000800 	.word	0x40000800
 8008160:	40000c00 	.word	0x40000c00
 8008164:	40010400 	.word	0x40010400
 8008168:	40014000 	.word	0x40014000
 800816c:	40001800 	.word	0x40001800

08008170 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008170:	b084      	sub	sp, #16
 8008172:	b580      	push	{r7, lr}
 8008174:	b084      	sub	sp, #16
 8008176:	af00      	add	r7, sp, #0
 8008178:	6078      	str	r0, [r7, #4]
 800817a:	f107 001c 	add.w	r0, r7, #28
 800817e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008182:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8008186:	2b01      	cmp	r3, #1
 8008188:	d123      	bne.n	80081d2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800818e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	68db      	ldr	r3, [r3, #12]
 800819a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800819e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081a2:	687a      	ldr	r2, [r7, #4]
 80081a4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	68db      	ldr	r3, [r3, #12]
 80081aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80081b2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80081b6:	2b01      	cmp	r3, #1
 80081b8:	d105      	bne.n	80081c6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	68db      	ldr	r3, [r3, #12]
 80081be:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80081c6:	6878      	ldr	r0, [r7, #4]
 80081c8:	f000 f9dc 	bl	8008584 <USB_CoreReset>
 80081cc:	4603      	mov	r3, r0
 80081ce:	73fb      	strb	r3, [r7, #15]
 80081d0:	e01b      	b.n	800820a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	68db      	ldr	r3, [r3, #12]
 80081d6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f000 f9d0 	bl	8008584 <USB_CoreReset>
 80081e4:	4603      	mov	r3, r0
 80081e6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80081e8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d106      	bne.n	80081fe <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081f4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	639a      	str	r2, [r3, #56]	@ 0x38
 80081fc:	e005      	b.n	800820a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008202:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800820a:	7fbb      	ldrb	r3, [r7, #30]
 800820c:	2b01      	cmp	r3, #1
 800820e:	d10b      	bne.n	8008228 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	689b      	ldr	r3, [r3, #8]
 8008214:	f043 0206 	orr.w	r2, r3, #6
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	689b      	ldr	r3, [r3, #8]
 8008220:	f043 0220 	orr.w	r2, r3, #32
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008228:	7bfb      	ldrb	r3, [r7, #15]
}
 800822a:	4618      	mov	r0, r3
 800822c:	3710      	adds	r7, #16
 800822e:	46bd      	mov	sp, r7
 8008230:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008234:	b004      	add	sp, #16
 8008236:	4770      	bx	lr

08008238 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008238:	b480      	push	{r7}
 800823a:	b083      	sub	sp, #12
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	689b      	ldr	r3, [r3, #8]
 8008244:	f043 0201 	orr.w	r2, r3, #1
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800824c:	2300      	movs	r3, #0
}
 800824e:	4618      	mov	r0, r3
 8008250:	370c      	adds	r7, #12
 8008252:	46bd      	mov	sp, r7
 8008254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008258:	4770      	bx	lr

0800825a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800825a:	b480      	push	{r7}
 800825c:	b083      	sub	sp, #12
 800825e:	af00      	add	r7, sp, #0
 8008260:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	689b      	ldr	r3, [r3, #8]
 8008266:	f023 0201 	bic.w	r2, r3, #1
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800826e:	2300      	movs	r3, #0
}
 8008270:	4618      	mov	r0, r3
 8008272:	370c      	adds	r7, #12
 8008274:	46bd      	mov	sp, r7
 8008276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827a:	4770      	bx	lr

0800827c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b084      	sub	sp, #16
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
 8008284:	460b      	mov	r3, r1
 8008286:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008288:	2300      	movs	r3, #0
 800828a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	68db      	ldr	r3, [r3, #12]
 8008290:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008298:	78fb      	ldrb	r3, [r7, #3]
 800829a:	2b01      	cmp	r3, #1
 800829c:	d115      	bne.n	80082ca <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	68db      	ldr	r3, [r3, #12]
 80082a2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80082aa:	200a      	movs	r0, #10
 80082ac:	f7fa f9c4 	bl	8002638 <HAL_Delay>
      ms += 10U;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	330a      	adds	r3, #10
 80082b4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f000 f956 	bl	8008568 <USB_GetMode>
 80082bc:	4603      	mov	r3, r0
 80082be:	2b01      	cmp	r3, #1
 80082c0:	d01e      	beq.n	8008300 <USB_SetCurrentMode+0x84>
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	2bc7      	cmp	r3, #199	@ 0xc7
 80082c6:	d9f0      	bls.n	80082aa <USB_SetCurrentMode+0x2e>
 80082c8:	e01a      	b.n	8008300 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80082ca:	78fb      	ldrb	r3, [r7, #3]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d115      	bne.n	80082fc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	68db      	ldr	r3, [r3, #12]
 80082d4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80082dc:	200a      	movs	r0, #10
 80082de:	f7fa f9ab 	bl	8002638 <HAL_Delay>
      ms += 10U;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	330a      	adds	r3, #10
 80082e6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f000 f93d 	bl	8008568 <USB_GetMode>
 80082ee:	4603      	mov	r3, r0
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d005      	beq.n	8008300 <USB_SetCurrentMode+0x84>
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	2bc7      	cmp	r3, #199	@ 0xc7
 80082f8:	d9f0      	bls.n	80082dc <USB_SetCurrentMode+0x60>
 80082fa:	e001      	b.n	8008300 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80082fc:	2301      	movs	r3, #1
 80082fe:	e005      	b.n	800830c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	2bc8      	cmp	r3, #200	@ 0xc8
 8008304:	d101      	bne.n	800830a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008306:	2301      	movs	r3, #1
 8008308:	e000      	b.n	800830c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800830a:	2300      	movs	r3, #0
}
 800830c:	4618      	mov	r0, r3
 800830e:	3710      	adds	r7, #16
 8008310:	46bd      	mov	sp, r7
 8008312:	bd80      	pop	{r7, pc}

08008314 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008314:	b480      	push	{r7}
 8008316:	b085      	sub	sp, #20
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
 800831c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800831e:	2300      	movs	r3, #0
 8008320:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	3301      	adds	r3, #1
 8008326:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800832e:	d901      	bls.n	8008334 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008330:	2303      	movs	r3, #3
 8008332:	e01b      	b.n	800836c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	691b      	ldr	r3, [r3, #16]
 8008338:	2b00      	cmp	r3, #0
 800833a:	daf2      	bge.n	8008322 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800833c:	2300      	movs	r3, #0
 800833e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	019b      	lsls	r3, r3, #6
 8008344:	f043 0220 	orr.w	r2, r3, #32
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	3301      	adds	r3, #1
 8008350:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008358:	d901      	bls.n	800835e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800835a:	2303      	movs	r3, #3
 800835c:	e006      	b.n	800836c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	691b      	ldr	r3, [r3, #16]
 8008362:	f003 0320 	and.w	r3, r3, #32
 8008366:	2b20      	cmp	r3, #32
 8008368:	d0f0      	beq.n	800834c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800836a:	2300      	movs	r3, #0
}
 800836c:	4618      	mov	r0, r3
 800836e:	3714      	adds	r7, #20
 8008370:	46bd      	mov	sp, r7
 8008372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008376:	4770      	bx	lr

08008378 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008378:	b480      	push	{r7}
 800837a:	b085      	sub	sp, #20
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008380:	2300      	movs	r3, #0
 8008382:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	3301      	adds	r3, #1
 8008388:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008390:	d901      	bls.n	8008396 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008392:	2303      	movs	r3, #3
 8008394:	e018      	b.n	80083c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	691b      	ldr	r3, [r3, #16]
 800839a:	2b00      	cmp	r3, #0
 800839c:	daf2      	bge.n	8008384 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800839e:	2300      	movs	r3, #0
 80083a0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2210      	movs	r2, #16
 80083a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	3301      	adds	r3, #1
 80083ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80083b4:	d901      	bls.n	80083ba <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80083b6:	2303      	movs	r3, #3
 80083b8:	e006      	b.n	80083c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	691b      	ldr	r3, [r3, #16]
 80083be:	f003 0310 	and.w	r3, r3, #16
 80083c2:	2b10      	cmp	r3, #16
 80083c4:	d0f0      	beq.n	80083a8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80083c6:	2300      	movs	r3, #0
}
 80083c8:	4618      	mov	r0, r3
 80083ca:	3714      	adds	r7, #20
 80083cc:	46bd      	mov	sp, r7
 80083ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d2:	4770      	bx	lr

080083d4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80083d4:	b480      	push	{r7}
 80083d6:	b089      	sub	sp, #36	@ 0x24
 80083d8:	af00      	add	r7, sp, #0
 80083da:	60f8      	str	r0, [r7, #12]
 80083dc:	60b9      	str	r1, [r7, #8]
 80083de:	4611      	mov	r1, r2
 80083e0:	461a      	mov	r2, r3
 80083e2:	460b      	mov	r3, r1
 80083e4:	71fb      	strb	r3, [r7, #7]
 80083e6:	4613      	mov	r3, r2
 80083e8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80083f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d123      	bne.n	8008442 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80083fa:	88bb      	ldrh	r3, [r7, #4]
 80083fc:	3303      	adds	r3, #3
 80083fe:	089b      	lsrs	r3, r3, #2
 8008400:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008402:	2300      	movs	r3, #0
 8008404:	61bb      	str	r3, [r7, #24]
 8008406:	e018      	b.n	800843a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008408:	79fb      	ldrb	r3, [r7, #7]
 800840a:	031a      	lsls	r2, r3, #12
 800840c:	697b      	ldr	r3, [r7, #20]
 800840e:	4413      	add	r3, r2
 8008410:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008414:	461a      	mov	r2, r3
 8008416:	69fb      	ldr	r3, [r7, #28]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800841c:	69fb      	ldr	r3, [r7, #28]
 800841e:	3301      	adds	r3, #1
 8008420:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008422:	69fb      	ldr	r3, [r7, #28]
 8008424:	3301      	adds	r3, #1
 8008426:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008428:	69fb      	ldr	r3, [r7, #28]
 800842a:	3301      	adds	r3, #1
 800842c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800842e:	69fb      	ldr	r3, [r7, #28]
 8008430:	3301      	adds	r3, #1
 8008432:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008434:	69bb      	ldr	r3, [r7, #24]
 8008436:	3301      	adds	r3, #1
 8008438:	61bb      	str	r3, [r7, #24]
 800843a:	69ba      	ldr	r2, [r7, #24]
 800843c:	693b      	ldr	r3, [r7, #16]
 800843e:	429a      	cmp	r2, r3
 8008440:	d3e2      	bcc.n	8008408 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008442:	2300      	movs	r3, #0
}
 8008444:	4618      	mov	r0, r3
 8008446:	3724      	adds	r7, #36	@ 0x24
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr

08008450 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008450:	b480      	push	{r7}
 8008452:	b08b      	sub	sp, #44	@ 0x2c
 8008454:	af00      	add	r7, sp, #0
 8008456:	60f8      	str	r0, [r7, #12]
 8008458:	60b9      	str	r1, [r7, #8]
 800845a:	4613      	mov	r3, r2
 800845c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008466:	88fb      	ldrh	r3, [r7, #6]
 8008468:	089b      	lsrs	r3, r3, #2
 800846a:	b29b      	uxth	r3, r3
 800846c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800846e:	88fb      	ldrh	r3, [r7, #6]
 8008470:	f003 0303 	and.w	r3, r3, #3
 8008474:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008476:	2300      	movs	r3, #0
 8008478:	623b      	str	r3, [r7, #32]
 800847a:	e014      	b.n	80084a6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800847c:	69bb      	ldr	r3, [r7, #24]
 800847e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008482:	681a      	ldr	r2, [r3, #0]
 8008484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008486:	601a      	str	r2, [r3, #0]
    pDest++;
 8008488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800848a:	3301      	adds	r3, #1
 800848c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800848e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008490:	3301      	adds	r3, #1
 8008492:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008496:	3301      	adds	r3, #1
 8008498:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800849a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800849c:	3301      	adds	r3, #1
 800849e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80084a0:	6a3b      	ldr	r3, [r7, #32]
 80084a2:	3301      	adds	r3, #1
 80084a4:	623b      	str	r3, [r7, #32]
 80084a6:	6a3a      	ldr	r2, [r7, #32]
 80084a8:	697b      	ldr	r3, [r7, #20]
 80084aa:	429a      	cmp	r2, r3
 80084ac:	d3e6      	bcc.n	800847c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80084ae:	8bfb      	ldrh	r3, [r7, #30]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d01e      	beq.n	80084f2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80084b4:	2300      	movs	r3, #0
 80084b6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80084b8:	69bb      	ldr	r3, [r7, #24]
 80084ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80084be:	461a      	mov	r2, r3
 80084c0:	f107 0310 	add.w	r3, r7, #16
 80084c4:	6812      	ldr	r2, [r2, #0]
 80084c6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80084c8:	693a      	ldr	r2, [r7, #16]
 80084ca:	6a3b      	ldr	r3, [r7, #32]
 80084cc:	b2db      	uxtb	r3, r3
 80084ce:	00db      	lsls	r3, r3, #3
 80084d0:	fa22 f303 	lsr.w	r3, r2, r3
 80084d4:	b2da      	uxtb	r2, r3
 80084d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084d8:	701a      	strb	r2, [r3, #0]
      i++;
 80084da:	6a3b      	ldr	r3, [r7, #32]
 80084dc:	3301      	adds	r3, #1
 80084de:	623b      	str	r3, [r7, #32]
      pDest++;
 80084e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084e2:	3301      	adds	r3, #1
 80084e4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80084e6:	8bfb      	ldrh	r3, [r7, #30]
 80084e8:	3b01      	subs	r3, #1
 80084ea:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80084ec:	8bfb      	ldrh	r3, [r7, #30]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d1ea      	bne.n	80084c8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80084f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	372c      	adds	r7, #44	@ 0x2c
 80084f8:	46bd      	mov	sp, r7
 80084fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fe:	4770      	bx	lr

08008500 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008500:	b480      	push	{r7}
 8008502:	b085      	sub	sp, #20
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	695b      	ldr	r3, [r3, #20]
 800850c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	699b      	ldr	r3, [r3, #24]
 8008512:	68fa      	ldr	r2, [r7, #12]
 8008514:	4013      	ands	r3, r2
 8008516:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008518:	68fb      	ldr	r3, [r7, #12]
}
 800851a:	4618      	mov	r0, r3
 800851c:	3714      	adds	r7, #20
 800851e:	46bd      	mov	sp, r7
 8008520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008524:	4770      	bx	lr

08008526 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8008526:	b480      	push	{r7}
 8008528:	b085      	sub	sp, #20
 800852a:	af00      	add	r7, sp, #0
 800852c:	6078      	str	r0, [r7, #4]
 800852e:	460b      	mov	r3, r1
 8008530:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8008536:	78fb      	ldrb	r3, [r7, #3]
 8008538:	015a      	lsls	r2, r3, #5
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	4413      	add	r3, r2
 800853e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008542:	689b      	ldr	r3, [r3, #8]
 8008544:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8008546:	78fb      	ldrb	r3, [r7, #3]
 8008548:	015a      	lsls	r2, r3, #5
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	4413      	add	r3, r2
 800854e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008552:	68db      	ldr	r3, [r3, #12]
 8008554:	68ba      	ldr	r2, [r7, #8]
 8008556:	4013      	ands	r3, r2
 8008558:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800855a:	68bb      	ldr	r3, [r7, #8]
}
 800855c:	4618      	mov	r0, r3
 800855e:	3714      	adds	r7, #20
 8008560:	46bd      	mov	sp, r7
 8008562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008566:	4770      	bx	lr

08008568 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008568:	b480      	push	{r7}
 800856a:	b083      	sub	sp, #12
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	695b      	ldr	r3, [r3, #20]
 8008574:	f003 0301 	and.w	r3, r3, #1
}
 8008578:	4618      	mov	r0, r3
 800857a:	370c      	adds	r7, #12
 800857c:	46bd      	mov	sp, r7
 800857e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008582:	4770      	bx	lr

08008584 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008584:	b480      	push	{r7}
 8008586:	b085      	sub	sp, #20
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800858c:	2300      	movs	r3, #0
 800858e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	3301      	adds	r3, #1
 8008594:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800859c:	d901      	bls.n	80085a2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800859e:	2303      	movs	r3, #3
 80085a0:	e022      	b.n	80085e8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	691b      	ldr	r3, [r3, #16]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	daf2      	bge.n	8008590 <USB_CoreReset+0xc>

  count = 10U;
 80085aa:	230a      	movs	r3, #10
 80085ac:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80085ae:	e002      	b.n	80085b6 <USB_CoreReset+0x32>
  {
    count--;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	3b01      	subs	r3, #1
 80085b4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d1f9      	bne.n	80085b0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	691b      	ldr	r3, [r3, #16]
 80085c0:	f043 0201 	orr.w	r2, r3, #1
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	3301      	adds	r3, #1
 80085cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80085d4:	d901      	bls.n	80085da <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80085d6:	2303      	movs	r3, #3
 80085d8:	e006      	b.n	80085e8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	691b      	ldr	r3, [r3, #16]
 80085de:	f003 0301 	and.w	r3, r3, #1
 80085e2:	2b01      	cmp	r3, #1
 80085e4:	d0f0      	beq.n	80085c8 <USB_CoreReset+0x44>

  return HAL_OK;
 80085e6:	2300      	movs	r3, #0
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	3714      	adds	r7, #20
 80085ec:	46bd      	mov	sp, r7
 80085ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f2:	4770      	bx	lr

080085f4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80085f4:	b084      	sub	sp, #16
 80085f6:	b580      	push	{r7, lr}
 80085f8:	b086      	sub	sp, #24
 80085fa:	af00      	add	r7, sp, #0
 80085fc:	6078      	str	r0, [r7, #4]
 80085fe:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008602:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008606:	2300      	movs	r3, #0
 8008608:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008614:	461a      	mov	r2, r3
 8008616:	2300      	movs	r3, #0
 8008618:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800861e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800862a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008636:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	68db      	ldr	r3, [r3, #12]
 8008642:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008646:	2b00      	cmp	r3, #0
 8008648:	d119      	bne.n	800867e <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800864a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800864e:	2b01      	cmp	r3, #1
 8008650:	d10a      	bne.n	8008668 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	68fa      	ldr	r2, [r7, #12]
 800865c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008660:	f043 0304 	orr.w	r3, r3, #4
 8008664:	6013      	str	r3, [r2, #0]
 8008666:	e014      	b.n	8008692 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	68fa      	ldr	r2, [r7, #12]
 8008672:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008676:	f023 0304 	bic.w	r3, r3, #4
 800867a:	6013      	str	r3, [r2, #0]
 800867c:	e009      	b.n	8008692 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	68fa      	ldr	r2, [r7, #12]
 8008688:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800868c:	f023 0304 	bic.w	r3, r3, #4
 8008690:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008692:	2110      	movs	r1, #16
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f7ff fe3d 	bl	8008314 <USB_FlushTxFifo>
 800869a:	4603      	mov	r3, r0
 800869c:	2b00      	cmp	r3, #0
 800869e:	d001      	beq.n	80086a4 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 80086a0:	2301      	movs	r3, #1
 80086a2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80086a4:	6878      	ldr	r0, [r7, #4]
 80086a6:	f7ff fe67 	bl	8008378 <USB_FlushRxFifo>
 80086aa:	4603      	mov	r3, r0
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d001      	beq.n	80086b4 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 80086b0:	2301      	movs	r3, #1
 80086b2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80086b4:	2300      	movs	r3, #0
 80086b6:	613b      	str	r3, [r7, #16]
 80086b8:	e015      	b.n	80086e6 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80086ba:	693b      	ldr	r3, [r7, #16]
 80086bc:	015a      	lsls	r2, r3, #5
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	4413      	add	r3, r2
 80086c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086c6:	461a      	mov	r2, r3
 80086c8:	f04f 33ff 	mov.w	r3, #4294967295
 80086cc:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	015a      	lsls	r2, r3, #5
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	4413      	add	r3, r2
 80086d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086da:	461a      	mov	r2, r3
 80086dc:	2300      	movs	r3, #0
 80086de:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80086e0:	693b      	ldr	r3, [r7, #16]
 80086e2:	3301      	adds	r3, #1
 80086e4:	613b      	str	r3, [r7, #16]
 80086e6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80086ea:	461a      	mov	r2, r3
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d3e3      	bcc.n	80086ba <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2200      	movs	r2, #0
 80086f6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	f04f 32ff 	mov.w	r2, #4294967295
 80086fe:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	4a18      	ldr	r2, [pc, #96]	@ (8008764 <USB_HostInit+0x170>)
 8008704:	4293      	cmp	r3, r2
 8008706:	d10b      	bne.n	8008720 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800870e:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	4a15      	ldr	r2, [pc, #84]	@ (8008768 <USB_HostInit+0x174>)
 8008714:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	4a14      	ldr	r2, [pc, #80]	@ (800876c <USB_HostInit+0x178>)
 800871a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800871e:	e009      	b.n	8008734 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2280      	movs	r2, #128	@ 0x80
 8008724:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	4a11      	ldr	r2, [pc, #68]	@ (8008770 <USB_HostInit+0x17c>)
 800872a:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	4a11      	ldr	r2, [pc, #68]	@ (8008774 <USB_HostInit+0x180>)
 8008730:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008734:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008738:	2b00      	cmp	r3, #0
 800873a:	d105      	bne.n	8008748 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	699b      	ldr	r3, [r3, #24]
 8008740:	f043 0210 	orr.w	r2, r3, #16
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	699a      	ldr	r2, [r3, #24]
 800874c:	4b0a      	ldr	r3, [pc, #40]	@ (8008778 <USB_HostInit+0x184>)
 800874e:	4313      	orrs	r3, r2
 8008750:	687a      	ldr	r2, [r7, #4]
 8008752:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8008754:	7dfb      	ldrb	r3, [r7, #23]
}
 8008756:	4618      	mov	r0, r3
 8008758:	3718      	adds	r7, #24
 800875a:	46bd      	mov	sp, r7
 800875c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008760:	b004      	add	sp, #16
 8008762:	4770      	bx	lr
 8008764:	40040000 	.word	0x40040000
 8008768:	01000200 	.word	0x01000200
 800876c:	00e00300 	.word	0x00e00300
 8008770:	00600080 	.word	0x00600080
 8008774:	004000e0 	.word	0x004000e0
 8008778:	a3200008 	.word	0xa3200008

0800877c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800877c:	b480      	push	{r7}
 800877e:	b085      	sub	sp, #20
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
 8008784:	460b      	mov	r3, r1
 8008786:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	68fa      	ldr	r2, [r7, #12]
 8008796:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800879a:	f023 0303 	bic.w	r3, r3, #3
 800879e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80087a6:	681a      	ldr	r2, [r3, #0]
 80087a8:	78fb      	ldrb	r3, [r7, #3]
 80087aa:	f003 0303 	and.w	r3, r3, #3
 80087ae:	68f9      	ldr	r1, [r7, #12]
 80087b0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80087b4:	4313      	orrs	r3, r2
 80087b6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80087b8:	78fb      	ldrb	r3, [r7, #3]
 80087ba:	2b01      	cmp	r3, #1
 80087bc:	d107      	bne.n	80087ce <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80087c4:	461a      	mov	r2, r3
 80087c6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80087ca:	6053      	str	r3, [r2, #4]
 80087cc:	e00c      	b.n	80087e8 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80087ce:	78fb      	ldrb	r3, [r7, #3]
 80087d0:	2b02      	cmp	r3, #2
 80087d2:	d107      	bne.n	80087e4 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80087da:	461a      	mov	r2, r3
 80087dc:	f241 7370 	movw	r3, #6000	@ 0x1770
 80087e0:	6053      	str	r3, [r2, #4]
 80087e2:	e001      	b.n	80087e8 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80087e4:	2301      	movs	r3, #1
 80087e6:	e000      	b.n	80087ea <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80087e8:	2300      	movs	r3, #0
}
 80087ea:	4618      	mov	r0, r3
 80087ec:	3714      	adds	r7, #20
 80087ee:	46bd      	mov	sp, r7
 80087f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f4:	4770      	bx	lr

080087f6 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80087f6:	b580      	push	{r7, lr}
 80087f8:	b084      	sub	sp, #16
 80087fa:	af00      	add	r7, sp, #0
 80087fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8008802:	2300      	movs	r3, #0
 8008804:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008810:	68bb      	ldr	r3, [r7, #8]
 8008812:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8008816:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8008818:	68bb      	ldr	r3, [r7, #8]
 800881a:	68fa      	ldr	r2, [r7, #12]
 800881c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008820:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008824:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8008826:	2064      	movs	r0, #100	@ 0x64
 8008828:	f7f9 ff06 	bl	8002638 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	68fa      	ldr	r2, [r7, #12]
 8008830:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008834:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008838:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800883a:	200a      	movs	r0, #10
 800883c:	f7f9 fefc 	bl	8002638 <HAL_Delay>

  return HAL_OK;
 8008840:	2300      	movs	r3, #0
}
 8008842:	4618      	mov	r0, r3
 8008844:	3710      	adds	r7, #16
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}

0800884a <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800884a:	b480      	push	{r7}
 800884c:	b085      	sub	sp, #20
 800884e:	af00      	add	r7, sp, #0
 8008850:	6078      	str	r0, [r7, #4]
 8008852:	460b      	mov	r3, r1
 8008854:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800885a:	2300      	movs	r3, #0
 800885c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800886e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008876:	2b00      	cmp	r3, #0
 8008878:	d109      	bne.n	800888e <USB_DriveVbus+0x44>
 800887a:	78fb      	ldrb	r3, [r7, #3]
 800887c:	2b01      	cmp	r3, #1
 800887e:	d106      	bne.n	800888e <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	68fa      	ldr	r2, [r7, #12]
 8008884:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008888:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800888c:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008894:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008898:	d109      	bne.n	80088ae <USB_DriveVbus+0x64>
 800889a:	78fb      	ldrb	r3, [r7, #3]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d106      	bne.n	80088ae <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	68fa      	ldr	r2, [r7, #12]
 80088a4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80088a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80088ac:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80088ae:	2300      	movs	r3, #0
}
 80088b0:	4618      	mov	r0, r3
 80088b2:	3714      	adds	r7, #20
 80088b4:	46bd      	mov	sp, r7
 80088b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ba:	4770      	bx	lr

080088bc <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80088bc:	b480      	push	{r7}
 80088be:	b085      	sub	sp, #20
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80088c8:	2300      	movs	r3, #0
 80088ca:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	0c5b      	lsrs	r3, r3, #17
 80088da:	f003 0303 	and.w	r3, r3, #3
}
 80088de:	4618      	mov	r0, r3
 80088e0:	3714      	adds	r7, #20
 80088e2:	46bd      	mov	sp, r7
 80088e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e8:	4770      	bx	lr

080088ea <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80088ea:	b480      	push	{r7}
 80088ec:	b085      	sub	sp, #20
 80088ee:	af00      	add	r7, sp, #0
 80088f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80088fc:	689b      	ldr	r3, [r3, #8]
 80088fe:	b29b      	uxth	r3, r3
}
 8008900:	4618      	mov	r0, r3
 8008902:	3714      	adds	r7, #20
 8008904:	46bd      	mov	sp, r7
 8008906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890a:	4770      	bx	lr

0800890c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b088      	sub	sp, #32
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
 8008914:	4608      	mov	r0, r1
 8008916:	4611      	mov	r1, r2
 8008918:	461a      	mov	r2, r3
 800891a:	4603      	mov	r3, r0
 800891c:	70fb      	strb	r3, [r7, #3]
 800891e:	460b      	mov	r3, r1
 8008920:	70bb      	strb	r3, [r7, #2]
 8008922:	4613      	mov	r3, r2
 8008924:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8008926:	2300      	movs	r3, #0
 8008928:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800892e:	78fb      	ldrb	r3, [r7, #3]
 8008930:	015a      	lsls	r2, r3, #5
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	4413      	add	r3, r2
 8008936:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800893a:	461a      	mov	r2, r3
 800893c:	f04f 33ff 	mov.w	r3, #4294967295
 8008940:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008942:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008946:	2b03      	cmp	r3, #3
 8008948:	d87c      	bhi.n	8008a44 <USB_HC_Init+0x138>
 800894a:	a201      	add	r2, pc, #4	@ (adr r2, 8008950 <USB_HC_Init+0x44>)
 800894c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008950:	08008961 	.word	0x08008961
 8008954:	08008a07 	.word	0x08008a07
 8008958:	08008961 	.word	0x08008961
 800895c:	080089c9 	.word	0x080089c9
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008960:	78fb      	ldrb	r3, [r7, #3]
 8008962:	015a      	lsls	r2, r3, #5
 8008964:	693b      	ldr	r3, [r7, #16]
 8008966:	4413      	add	r3, r2
 8008968:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800896c:	461a      	mov	r2, r3
 800896e:	f240 439d 	movw	r3, #1181	@ 0x49d
 8008972:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8008974:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008978:	2b00      	cmp	r3, #0
 800897a:	da10      	bge.n	800899e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800897c:	78fb      	ldrb	r3, [r7, #3]
 800897e:	015a      	lsls	r2, r3, #5
 8008980:	693b      	ldr	r3, [r7, #16]
 8008982:	4413      	add	r3, r2
 8008984:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008988:	68db      	ldr	r3, [r3, #12]
 800898a:	78fa      	ldrb	r2, [r7, #3]
 800898c:	0151      	lsls	r1, r2, #5
 800898e:	693a      	ldr	r2, [r7, #16]
 8008990:	440a      	add	r2, r1
 8008992:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008996:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800899a:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800899c:	e055      	b.n	8008a4a <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	4a6f      	ldr	r2, [pc, #444]	@ (8008b60 <USB_HC_Init+0x254>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d151      	bne.n	8008a4a <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80089a6:	78fb      	ldrb	r3, [r7, #3]
 80089a8:	015a      	lsls	r2, r3, #5
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	4413      	add	r3, r2
 80089ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089b2:	68db      	ldr	r3, [r3, #12]
 80089b4:	78fa      	ldrb	r2, [r7, #3]
 80089b6:	0151      	lsls	r1, r2, #5
 80089b8:	693a      	ldr	r2, [r7, #16]
 80089ba:	440a      	add	r2, r1
 80089bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80089c0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80089c4:	60d3      	str	r3, [r2, #12]
      break;
 80089c6:	e040      	b.n	8008a4a <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80089c8:	78fb      	ldrb	r3, [r7, #3]
 80089ca:	015a      	lsls	r2, r3, #5
 80089cc:	693b      	ldr	r3, [r7, #16]
 80089ce:	4413      	add	r3, r2
 80089d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089d4:	461a      	mov	r2, r3
 80089d6:	f240 639d 	movw	r3, #1693	@ 0x69d
 80089da:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80089dc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	da34      	bge.n	8008a4e <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80089e4:	78fb      	ldrb	r3, [r7, #3]
 80089e6:	015a      	lsls	r2, r3, #5
 80089e8:	693b      	ldr	r3, [r7, #16]
 80089ea:	4413      	add	r3, r2
 80089ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089f0:	68db      	ldr	r3, [r3, #12]
 80089f2:	78fa      	ldrb	r2, [r7, #3]
 80089f4:	0151      	lsls	r1, r2, #5
 80089f6:	693a      	ldr	r2, [r7, #16]
 80089f8:	440a      	add	r2, r1
 80089fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80089fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a02:	60d3      	str	r3, [r2, #12]
      }

      break;
 8008a04:	e023      	b.n	8008a4e <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008a06:	78fb      	ldrb	r3, [r7, #3]
 8008a08:	015a      	lsls	r2, r3, #5
 8008a0a:	693b      	ldr	r3, [r7, #16]
 8008a0c:	4413      	add	r3, r2
 8008a0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a12:	461a      	mov	r2, r3
 8008a14:	f240 2325 	movw	r3, #549	@ 0x225
 8008a18:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008a1a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	da17      	bge.n	8008a52 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8008a22:	78fb      	ldrb	r3, [r7, #3]
 8008a24:	015a      	lsls	r2, r3, #5
 8008a26:	693b      	ldr	r3, [r7, #16]
 8008a28:	4413      	add	r3, r2
 8008a2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a2e:	68db      	ldr	r3, [r3, #12]
 8008a30:	78fa      	ldrb	r2, [r7, #3]
 8008a32:	0151      	lsls	r1, r2, #5
 8008a34:	693a      	ldr	r2, [r7, #16]
 8008a36:	440a      	add	r2, r1
 8008a38:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a3c:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8008a40:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008a42:	e006      	b.n	8008a52 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8008a44:	2301      	movs	r3, #1
 8008a46:	77fb      	strb	r3, [r7, #31]
      break;
 8008a48:	e004      	b.n	8008a54 <USB_HC_Init+0x148>
      break;
 8008a4a:	bf00      	nop
 8008a4c:	e002      	b.n	8008a54 <USB_HC_Init+0x148>
      break;
 8008a4e:	bf00      	nop
 8008a50:	e000      	b.n	8008a54 <USB_HC_Init+0x148>
      break;
 8008a52:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8008a54:	78fb      	ldrb	r3, [r7, #3]
 8008a56:	015a      	lsls	r2, r3, #5
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	4413      	add	r3, r2
 8008a5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a60:	461a      	mov	r2, r3
 8008a62:	2300      	movs	r3, #0
 8008a64:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8008a66:	78fb      	ldrb	r3, [r7, #3]
 8008a68:	015a      	lsls	r2, r3, #5
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	4413      	add	r3, r2
 8008a6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a72:	68db      	ldr	r3, [r3, #12]
 8008a74:	78fa      	ldrb	r2, [r7, #3]
 8008a76:	0151      	lsls	r1, r2, #5
 8008a78:	693a      	ldr	r2, [r7, #16]
 8008a7a:	440a      	add	r2, r1
 8008a7c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a80:	f043 0302 	orr.w	r3, r3, #2
 8008a84:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8008a86:	693b      	ldr	r3, [r7, #16]
 8008a88:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008a8c:	699a      	ldr	r2, [r3, #24]
 8008a8e:	78fb      	ldrb	r3, [r7, #3]
 8008a90:	f003 030f 	and.w	r3, r3, #15
 8008a94:	2101      	movs	r1, #1
 8008a96:	fa01 f303 	lsl.w	r3, r1, r3
 8008a9a:	6939      	ldr	r1, [r7, #16]
 8008a9c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	699b      	ldr	r3, [r3, #24]
 8008aa8:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8008ab0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	da03      	bge.n	8008ac0 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8008ab8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008abc:	61bb      	str	r3, [r7, #24]
 8008abe:	e001      	b.n	8008ac4 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8008ac4:	6878      	ldr	r0, [r7, #4]
 8008ac6:	f7ff fef9 	bl	80088bc <USB_GetHostSpeed>
 8008aca:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8008acc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008ad0:	2b02      	cmp	r3, #2
 8008ad2:	d106      	bne.n	8008ae2 <USB_HC_Init+0x1d6>
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2b02      	cmp	r3, #2
 8008ad8:	d003      	beq.n	8008ae2 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8008ada:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008ade:	617b      	str	r3, [r7, #20]
 8008ae0:	e001      	b.n	8008ae6 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008ae6:	787b      	ldrb	r3, [r7, #1]
 8008ae8:	059b      	lsls	r3, r3, #22
 8008aea:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008aee:	78bb      	ldrb	r3, [r7, #2]
 8008af0:	02db      	lsls	r3, r3, #11
 8008af2:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008af6:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008af8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008afc:	049b      	lsls	r3, r3, #18
 8008afe:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008b02:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8008b04:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008b06:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008b0a:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008b0c:	69bb      	ldr	r3, [r7, #24]
 8008b0e:	431a      	orrs	r2, r3
 8008b10:	697b      	ldr	r3, [r7, #20]
 8008b12:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008b14:	78fa      	ldrb	r2, [r7, #3]
 8008b16:	0151      	lsls	r1, r2, #5
 8008b18:	693a      	ldr	r2, [r7, #16]
 8008b1a:	440a      	add	r2, r1
 8008b1c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008b20:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008b24:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8008b26:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008b2a:	2b03      	cmp	r3, #3
 8008b2c:	d003      	beq.n	8008b36 <USB_HC_Init+0x22a>
 8008b2e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008b32:	2b01      	cmp	r3, #1
 8008b34:	d10f      	bne.n	8008b56 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008b36:	78fb      	ldrb	r3, [r7, #3]
 8008b38:	015a      	lsls	r2, r3, #5
 8008b3a:	693b      	ldr	r3, [r7, #16]
 8008b3c:	4413      	add	r3, r2
 8008b3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	78fa      	ldrb	r2, [r7, #3]
 8008b46:	0151      	lsls	r1, r2, #5
 8008b48:	693a      	ldr	r2, [r7, #16]
 8008b4a:	440a      	add	r2, r1
 8008b4c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b50:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008b54:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8008b56:	7ffb      	ldrb	r3, [r7, #31]
}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	3720      	adds	r7, #32
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}
 8008b60:	40040000 	.word	0x40040000

08008b64 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b08c      	sub	sp, #48	@ 0x30
 8008b68:	af02      	add	r7, sp, #8
 8008b6a:	60f8      	str	r0, [r7, #12]
 8008b6c:	60b9      	str	r1, [r7, #8]
 8008b6e:	4613      	mov	r3, r2
 8008b70:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	785b      	ldrb	r3, [r3, #1]
 8008b7a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8008b7c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008b80:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	4a5d      	ldr	r2, [pc, #372]	@ (8008cfc <USB_HC_StartXfer+0x198>)
 8008b86:	4293      	cmp	r3, r2
 8008b88:	d12f      	bne.n	8008bea <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8008b8a:	79fb      	ldrb	r3, [r7, #7]
 8008b8c:	2b01      	cmp	r3, #1
 8008b8e:	d11c      	bne.n	8008bca <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	7c9b      	ldrb	r3, [r3, #18]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d003      	beq.n	8008ba0 <USB_HC_StartXfer+0x3c>
 8008b98:	68bb      	ldr	r3, [r7, #8]
 8008b9a:	7c9b      	ldrb	r3, [r3, #18]
 8008b9c:	2b02      	cmp	r3, #2
 8008b9e:	d124      	bne.n	8008bea <USB_HC_StartXfer+0x86>
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	799b      	ldrb	r3, [r3, #6]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d120      	bne.n	8008bea <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8008ba8:	69fb      	ldr	r3, [r7, #28]
 8008baa:	015a      	lsls	r2, r3, #5
 8008bac:	6a3b      	ldr	r3, [r7, #32]
 8008bae:	4413      	add	r3, r2
 8008bb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bb4:	68db      	ldr	r3, [r3, #12]
 8008bb6:	69fa      	ldr	r2, [r7, #28]
 8008bb8:	0151      	lsls	r1, r2, #5
 8008bba:	6a3a      	ldr	r2, [r7, #32]
 8008bbc:	440a      	add	r2, r1
 8008bbe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008bc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bc6:	60d3      	str	r3, [r2, #12]
 8008bc8:	e00f      	b.n	8008bea <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	791b      	ldrb	r3, [r3, #4]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d10b      	bne.n	8008bea <USB_HC_StartXfer+0x86>
 8008bd2:	68bb      	ldr	r3, [r7, #8]
 8008bd4:	795b      	ldrb	r3, [r3, #5]
 8008bd6:	2b01      	cmp	r3, #1
 8008bd8:	d107      	bne.n	8008bea <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8008bda:	68bb      	ldr	r3, [r7, #8]
 8008bdc:	785b      	ldrb	r3, [r3, #1]
 8008bde:	4619      	mov	r1, r3
 8008be0:	68f8      	ldr	r0, [r7, #12]
 8008be2:	f000 fb6b 	bl	80092bc <USB_DoPing>
        return HAL_OK;
 8008be6:	2300      	movs	r3, #0
 8008be8:	e232      	b.n	8009050 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	799b      	ldrb	r3, [r3, #6]
 8008bee:	2b01      	cmp	r3, #1
 8008bf0:	d158      	bne.n	8008ca4 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	78db      	ldrb	r3, [r3, #3]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d007      	beq.n	8008c0e <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008bfe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008c00:	68ba      	ldr	r2, [r7, #8]
 8008c02:	8a92      	ldrh	r2, [r2, #20]
 8008c04:	fb03 f202 	mul.w	r2, r3, r2
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	61da      	str	r2, [r3, #28]
 8008c0c:	e07c      	b.n	8008d08 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	7c9b      	ldrb	r3, [r3, #18]
 8008c12:	2b01      	cmp	r3, #1
 8008c14:	d130      	bne.n	8008c78 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	6a1b      	ldr	r3, [r3, #32]
 8008c1a:	2bbc      	cmp	r3, #188	@ 0xbc
 8008c1c:	d918      	bls.n	8008c50 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	8a9b      	ldrh	r3, [r3, #20]
 8008c22:	461a      	mov	r2, r3
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	69da      	ldr	r2, [r3, #28]
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	68db      	ldr	r3, [r3, #12]
 8008c34:	2b01      	cmp	r3, #1
 8008c36:	d003      	beq.n	8008c40 <USB_HC_StartXfer+0xdc>
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	68db      	ldr	r3, [r3, #12]
 8008c3c:	2b02      	cmp	r3, #2
 8008c3e:	d103      	bne.n	8008c48 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	2202      	movs	r2, #2
 8008c44:	60da      	str	r2, [r3, #12]
 8008c46:	e05f      	b.n	8008d08 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	60da      	str	r2, [r3, #12]
 8008c4e:	e05b      	b.n	8008d08 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	6a1a      	ldr	r2, [r3, #32]
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	68db      	ldr	r3, [r3, #12]
 8008c5c:	2b01      	cmp	r3, #1
 8008c5e:	d007      	beq.n	8008c70 <USB_HC_StartXfer+0x10c>
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	68db      	ldr	r3, [r3, #12]
 8008c64:	2b02      	cmp	r3, #2
 8008c66:	d003      	beq.n	8008c70 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	2204      	movs	r2, #4
 8008c6c:	60da      	str	r2, [r3, #12]
 8008c6e:	e04b      	b.n	8008d08 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	2203      	movs	r2, #3
 8008c74:	60da      	str	r2, [r3, #12]
 8008c76:	e047      	b.n	8008d08 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8008c78:	79fb      	ldrb	r3, [r7, #7]
 8008c7a:	2b01      	cmp	r3, #1
 8008c7c:	d10d      	bne.n	8008c9a <USB_HC_StartXfer+0x136>
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	6a1b      	ldr	r3, [r3, #32]
 8008c82:	68ba      	ldr	r2, [r7, #8]
 8008c84:	8a92      	ldrh	r2, [r2, #20]
 8008c86:	4293      	cmp	r3, r2
 8008c88:	d907      	bls.n	8008c9a <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008c8a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008c8c:	68ba      	ldr	r2, [r7, #8]
 8008c8e:	8a92      	ldrh	r2, [r2, #20]
 8008c90:	fb03 f202 	mul.w	r2, r3, r2
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	61da      	str	r2, [r3, #28]
 8008c98:	e036      	b.n	8008d08 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	6a1a      	ldr	r2, [r3, #32]
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	61da      	str	r2, [r3, #28]
 8008ca2:	e031      	b.n	8008d08 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	6a1b      	ldr	r3, [r3, #32]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d018      	beq.n	8008cde <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	6a1b      	ldr	r3, [r3, #32]
 8008cb0:	68ba      	ldr	r2, [r7, #8]
 8008cb2:	8a92      	ldrh	r2, [r2, #20]
 8008cb4:	4413      	add	r3, r2
 8008cb6:	3b01      	subs	r3, #1
 8008cb8:	68ba      	ldr	r2, [r7, #8]
 8008cba:	8a92      	ldrh	r2, [r2, #20]
 8008cbc:	fbb3 f3f2 	udiv	r3, r3, r2
 8008cc0:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8008cc2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008cc4:	8b7b      	ldrh	r3, [r7, #26]
 8008cc6:	429a      	cmp	r2, r3
 8008cc8:	d90b      	bls.n	8008ce2 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8008cca:	8b7b      	ldrh	r3, [r7, #26]
 8008ccc:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008cce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008cd0:	68ba      	ldr	r2, [r7, #8]
 8008cd2:	8a92      	ldrh	r2, [r2, #20]
 8008cd4:	fb03 f202 	mul.w	r2, r3, r2
 8008cd8:	68bb      	ldr	r3, [r7, #8]
 8008cda:	61da      	str	r2, [r3, #28]
 8008cdc:	e001      	b.n	8008ce2 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8008cde:	2301      	movs	r3, #1
 8008ce0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	78db      	ldrb	r3, [r3, #3]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d00a      	beq.n	8008d00 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008cea:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008cec:	68ba      	ldr	r2, [r7, #8]
 8008cee:	8a92      	ldrh	r2, [r2, #20]
 8008cf0:	fb03 f202 	mul.w	r2, r3, r2
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	61da      	str	r2, [r3, #28]
 8008cf8:	e006      	b.n	8008d08 <USB_HC_StartXfer+0x1a4>
 8008cfa:	bf00      	nop
 8008cfc:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	6a1a      	ldr	r2, [r3, #32]
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	69db      	ldr	r3, [r3, #28]
 8008d0c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008d10:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008d12:	04d9      	lsls	r1, r3, #19
 8008d14:	4ba3      	ldr	r3, [pc, #652]	@ (8008fa4 <USB_HC_StartXfer+0x440>)
 8008d16:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008d18:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8008d1a:	68bb      	ldr	r3, [r7, #8]
 8008d1c:	7d9b      	ldrb	r3, [r3, #22]
 8008d1e:	075b      	lsls	r3, r3, #29
 8008d20:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008d24:	69f9      	ldr	r1, [r7, #28]
 8008d26:	0148      	lsls	r0, r1, #5
 8008d28:	6a39      	ldr	r1, [r7, #32]
 8008d2a:	4401      	add	r1, r0
 8008d2c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008d30:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008d32:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8008d34:	79fb      	ldrb	r3, [r7, #7]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d009      	beq.n	8008d4e <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008d3a:	68bb      	ldr	r3, [r7, #8]
 8008d3c:	6999      	ldr	r1, [r3, #24]
 8008d3e:	69fb      	ldr	r3, [r7, #28]
 8008d40:	015a      	lsls	r2, r3, #5
 8008d42:	6a3b      	ldr	r3, [r7, #32]
 8008d44:	4413      	add	r3, r2
 8008d46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d4a:	460a      	mov	r2, r1
 8008d4c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8008d4e:	6a3b      	ldr	r3, [r7, #32]
 8008d50:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008d54:	689b      	ldr	r3, [r3, #8]
 8008d56:	f003 0301 	and.w	r3, r3, #1
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	bf0c      	ite	eq
 8008d5e:	2301      	moveq	r3, #1
 8008d60:	2300      	movne	r3, #0
 8008d62:	b2db      	uxtb	r3, r3
 8008d64:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008d66:	69fb      	ldr	r3, [r7, #28]
 8008d68:	015a      	lsls	r2, r3, #5
 8008d6a:	6a3b      	ldr	r3, [r7, #32]
 8008d6c:	4413      	add	r3, r2
 8008d6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	69fa      	ldr	r2, [r7, #28]
 8008d76:	0151      	lsls	r1, r2, #5
 8008d78:	6a3a      	ldr	r2, [r7, #32]
 8008d7a:	440a      	add	r2, r1
 8008d7c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d80:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008d84:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8008d86:	69fb      	ldr	r3, [r7, #28]
 8008d88:	015a      	lsls	r2, r3, #5
 8008d8a:	6a3b      	ldr	r3, [r7, #32]
 8008d8c:	4413      	add	r3, r2
 8008d8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d92:	681a      	ldr	r2, [r3, #0]
 8008d94:	7e7b      	ldrb	r3, [r7, #25]
 8008d96:	075b      	lsls	r3, r3, #29
 8008d98:	69f9      	ldr	r1, [r7, #28]
 8008d9a:	0148      	lsls	r0, r1, #5
 8008d9c:	6a39      	ldr	r1, [r7, #32]
 8008d9e:	4401      	add	r1, r0
 8008da0:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8008da4:	4313      	orrs	r3, r2
 8008da6:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8008da8:	68bb      	ldr	r3, [r7, #8]
 8008daa:	799b      	ldrb	r3, [r3, #6]
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	f040 80c3 	bne.w	8008f38 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	7c5b      	ldrb	r3, [r3, #17]
 8008db6:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008db8:	68ba      	ldr	r2, [r7, #8]
 8008dba:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008dbc:	4313      	orrs	r3, r2
 8008dbe:	69fa      	ldr	r2, [r7, #28]
 8008dc0:	0151      	lsls	r1, r2, #5
 8008dc2:	6a3a      	ldr	r2, [r7, #32]
 8008dc4:	440a      	add	r2, r1
 8008dc6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008dca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008dce:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8008dd0:	69fb      	ldr	r3, [r7, #28]
 8008dd2:	015a      	lsls	r2, r3, #5
 8008dd4:	6a3b      	ldr	r3, [r7, #32]
 8008dd6:	4413      	add	r3, r2
 8008dd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ddc:	68db      	ldr	r3, [r3, #12]
 8008dde:	69fa      	ldr	r2, [r7, #28]
 8008de0:	0151      	lsls	r1, r2, #5
 8008de2:	6a3a      	ldr	r2, [r7, #32]
 8008de4:	440a      	add	r2, r1
 8008de6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008dea:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8008dee:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8008df0:	68bb      	ldr	r3, [r7, #8]
 8008df2:	79db      	ldrb	r3, [r3, #7]
 8008df4:	2b01      	cmp	r3, #1
 8008df6:	d123      	bne.n	8008e40 <USB_HC_StartXfer+0x2dc>
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	78db      	ldrb	r3, [r3, #3]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d11f      	bne.n	8008e40 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008e00:	69fb      	ldr	r3, [r7, #28]
 8008e02:	015a      	lsls	r2, r3, #5
 8008e04:	6a3b      	ldr	r3, [r7, #32]
 8008e06:	4413      	add	r3, r2
 8008e08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e0c:	685b      	ldr	r3, [r3, #4]
 8008e0e:	69fa      	ldr	r2, [r7, #28]
 8008e10:	0151      	lsls	r1, r2, #5
 8008e12:	6a3a      	ldr	r2, [r7, #32]
 8008e14:	440a      	add	r2, r1
 8008e16:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008e1e:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8008e20:	69fb      	ldr	r3, [r7, #28]
 8008e22:	015a      	lsls	r2, r3, #5
 8008e24:	6a3b      	ldr	r3, [r7, #32]
 8008e26:	4413      	add	r3, r2
 8008e28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e2c:	68db      	ldr	r3, [r3, #12]
 8008e2e:	69fa      	ldr	r2, [r7, #28]
 8008e30:	0151      	lsls	r1, r2, #5
 8008e32:	6a3a      	ldr	r2, [r7, #32]
 8008e34:	440a      	add	r2, r1
 8008e36:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e3e:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	7c9b      	ldrb	r3, [r3, #18]
 8008e44:	2b01      	cmp	r3, #1
 8008e46:	d003      	beq.n	8008e50 <USB_HC_StartXfer+0x2ec>
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	7c9b      	ldrb	r3, [r3, #18]
 8008e4c:	2b03      	cmp	r3, #3
 8008e4e:	d117      	bne.n	8008e80 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8008e54:	2b01      	cmp	r3, #1
 8008e56:	d113      	bne.n	8008e80 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	78db      	ldrb	r3, [r3, #3]
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	d10f      	bne.n	8008e80 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008e60:	69fb      	ldr	r3, [r7, #28]
 8008e62:	015a      	lsls	r2, r3, #5
 8008e64:	6a3b      	ldr	r3, [r7, #32]
 8008e66:	4413      	add	r3, r2
 8008e68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e6c:	685b      	ldr	r3, [r3, #4]
 8008e6e:	69fa      	ldr	r2, [r7, #28]
 8008e70:	0151      	lsls	r1, r2, #5
 8008e72:	6a3a      	ldr	r2, [r7, #32]
 8008e74:	440a      	add	r2, r1
 8008e76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008e7e:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	7c9b      	ldrb	r3, [r3, #18]
 8008e84:	2b01      	cmp	r3, #1
 8008e86:	d162      	bne.n	8008f4e <USB_HC_StartXfer+0x3ea>
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	78db      	ldrb	r3, [r3, #3]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d15e      	bne.n	8008f4e <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	68db      	ldr	r3, [r3, #12]
 8008e94:	3b01      	subs	r3, #1
 8008e96:	2b03      	cmp	r3, #3
 8008e98:	d858      	bhi.n	8008f4c <USB_HC_StartXfer+0x3e8>
 8008e9a:	a201      	add	r2, pc, #4	@ (adr r2, 8008ea0 <USB_HC_StartXfer+0x33c>)
 8008e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ea0:	08008eb1 	.word	0x08008eb1
 8008ea4:	08008ed3 	.word	0x08008ed3
 8008ea8:	08008ef5 	.word	0x08008ef5
 8008eac:	08008f17 	.word	0x08008f17
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8008eb0:	69fb      	ldr	r3, [r7, #28]
 8008eb2:	015a      	lsls	r2, r3, #5
 8008eb4:	6a3b      	ldr	r3, [r7, #32]
 8008eb6:	4413      	add	r3, r2
 8008eb8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ebc:	685b      	ldr	r3, [r3, #4]
 8008ebe:	69fa      	ldr	r2, [r7, #28]
 8008ec0:	0151      	lsls	r1, r2, #5
 8008ec2:	6a3a      	ldr	r2, [r7, #32]
 8008ec4:	440a      	add	r2, r1
 8008ec6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008eca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008ece:	6053      	str	r3, [r2, #4]
          break;
 8008ed0:	e03d      	b.n	8008f4e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8008ed2:	69fb      	ldr	r3, [r7, #28]
 8008ed4:	015a      	lsls	r2, r3, #5
 8008ed6:	6a3b      	ldr	r3, [r7, #32]
 8008ed8:	4413      	add	r3, r2
 8008eda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ede:	685b      	ldr	r3, [r3, #4]
 8008ee0:	69fa      	ldr	r2, [r7, #28]
 8008ee2:	0151      	lsls	r1, r2, #5
 8008ee4:	6a3a      	ldr	r2, [r7, #32]
 8008ee6:	440a      	add	r2, r1
 8008ee8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008eec:	f043 030e 	orr.w	r3, r3, #14
 8008ef0:	6053      	str	r3, [r2, #4]
          break;
 8008ef2:	e02c      	b.n	8008f4e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8008ef4:	69fb      	ldr	r3, [r7, #28]
 8008ef6:	015a      	lsls	r2, r3, #5
 8008ef8:	6a3b      	ldr	r3, [r7, #32]
 8008efa:	4413      	add	r3, r2
 8008efc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f00:	685b      	ldr	r3, [r3, #4]
 8008f02:	69fa      	ldr	r2, [r7, #28]
 8008f04:	0151      	lsls	r1, r2, #5
 8008f06:	6a3a      	ldr	r2, [r7, #32]
 8008f08:	440a      	add	r2, r1
 8008f0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f0e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008f12:	6053      	str	r3, [r2, #4]
          break;
 8008f14:	e01b      	b.n	8008f4e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8008f16:	69fb      	ldr	r3, [r7, #28]
 8008f18:	015a      	lsls	r2, r3, #5
 8008f1a:	6a3b      	ldr	r3, [r7, #32]
 8008f1c:	4413      	add	r3, r2
 8008f1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f22:	685b      	ldr	r3, [r3, #4]
 8008f24:	69fa      	ldr	r2, [r7, #28]
 8008f26:	0151      	lsls	r1, r2, #5
 8008f28:	6a3a      	ldr	r2, [r7, #32]
 8008f2a:	440a      	add	r2, r1
 8008f2c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f30:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008f34:	6053      	str	r3, [r2, #4]
          break;
 8008f36:	e00a      	b.n	8008f4e <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8008f38:	69fb      	ldr	r3, [r7, #28]
 8008f3a:	015a      	lsls	r2, r3, #5
 8008f3c:	6a3b      	ldr	r3, [r7, #32]
 8008f3e:	4413      	add	r3, r2
 8008f40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f44:	461a      	mov	r2, r3
 8008f46:	2300      	movs	r3, #0
 8008f48:	6053      	str	r3, [r2, #4]
 8008f4a:	e000      	b.n	8008f4e <USB_HC_StartXfer+0x3ea>
          break;
 8008f4c:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008f4e:	69fb      	ldr	r3, [r7, #28]
 8008f50:	015a      	lsls	r2, r3, #5
 8008f52:	6a3b      	ldr	r3, [r7, #32]
 8008f54:	4413      	add	r3, r2
 8008f56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008f5e:	693b      	ldr	r3, [r7, #16]
 8008f60:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008f64:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	78db      	ldrb	r3, [r3, #3]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d004      	beq.n	8008f78 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008f74:	613b      	str	r3, [r7, #16]
 8008f76:	e003      	b.n	8008f80 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008f78:	693b      	ldr	r3, [r7, #16]
 8008f7a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008f7e:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008f80:	693b      	ldr	r3, [r7, #16]
 8008f82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008f86:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008f88:	69fb      	ldr	r3, [r7, #28]
 8008f8a:	015a      	lsls	r2, r3, #5
 8008f8c:	6a3b      	ldr	r3, [r7, #32]
 8008f8e:	4413      	add	r3, r2
 8008f90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f94:	461a      	mov	r2, r3
 8008f96:	693b      	ldr	r3, [r7, #16]
 8008f98:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8008f9a:	79fb      	ldrb	r3, [r7, #7]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d003      	beq.n	8008fa8 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	e055      	b.n	8009050 <USB_HC_StartXfer+0x4ec>
 8008fa4:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8008fa8:	68bb      	ldr	r3, [r7, #8]
 8008faa:	78db      	ldrb	r3, [r3, #3]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d14e      	bne.n	800904e <USB_HC_StartXfer+0x4ea>
 8008fb0:	68bb      	ldr	r3, [r7, #8]
 8008fb2:	6a1b      	ldr	r3, [r3, #32]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d04a      	beq.n	800904e <USB_HC_StartXfer+0x4ea>
 8008fb8:	68bb      	ldr	r3, [r7, #8]
 8008fba:	79db      	ldrb	r3, [r3, #7]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d146      	bne.n	800904e <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	7c9b      	ldrb	r3, [r3, #18]
 8008fc4:	2b03      	cmp	r3, #3
 8008fc6:	d831      	bhi.n	800902c <USB_HC_StartXfer+0x4c8>
 8008fc8:	a201      	add	r2, pc, #4	@ (adr r2, 8008fd0 <USB_HC_StartXfer+0x46c>)
 8008fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fce:	bf00      	nop
 8008fd0:	08008fe1 	.word	0x08008fe1
 8008fd4:	08009005 	.word	0x08009005
 8008fd8:	08008fe1 	.word	0x08008fe1
 8008fdc:	08009005 	.word	0x08009005
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	6a1b      	ldr	r3, [r3, #32]
 8008fe4:	3303      	adds	r3, #3
 8008fe6:	089b      	lsrs	r3, r3, #2
 8008fe8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8008fea:	8afa      	ldrh	r2, [r7, #22]
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ff0:	b29b      	uxth	r3, r3
 8008ff2:	429a      	cmp	r2, r3
 8008ff4:	d91c      	bls.n	8009030 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	699b      	ldr	r3, [r3, #24]
 8008ffa:	f043 0220 	orr.w	r2, r3, #32
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	619a      	str	r2, [r3, #24]
        }
        break;
 8009002:	e015      	b.n	8009030 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	6a1b      	ldr	r3, [r3, #32]
 8009008:	3303      	adds	r3, #3
 800900a:	089b      	lsrs	r3, r3, #2
 800900c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800900e:	8afa      	ldrh	r2, [r7, #22]
 8009010:	6a3b      	ldr	r3, [r7, #32]
 8009012:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009016:	691b      	ldr	r3, [r3, #16]
 8009018:	b29b      	uxth	r3, r3
 800901a:	429a      	cmp	r2, r3
 800901c:	d90a      	bls.n	8009034 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	699b      	ldr	r3, [r3, #24]
 8009022:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	619a      	str	r2, [r3, #24]
        }
        break;
 800902a:	e003      	b.n	8009034 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800902c:	bf00      	nop
 800902e:	e002      	b.n	8009036 <USB_HC_StartXfer+0x4d2>
        break;
 8009030:	bf00      	nop
 8009032:	e000      	b.n	8009036 <USB_HC_StartXfer+0x4d2>
        break;
 8009034:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	6999      	ldr	r1, [r3, #24]
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	785a      	ldrb	r2, [r3, #1]
 800903e:	68bb      	ldr	r3, [r7, #8]
 8009040:	6a1b      	ldr	r3, [r3, #32]
 8009042:	b29b      	uxth	r3, r3
 8009044:	2000      	movs	r0, #0
 8009046:	9000      	str	r0, [sp, #0]
 8009048:	68f8      	ldr	r0, [r7, #12]
 800904a:	f7ff f9c3 	bl	80083d4 <USB_WritePacket>
  }

  return HAL_OK;
 800904e:	2300      	movs	r3, #0
}
 8009050:	4618      	mov	r0, r3
 8009052:	3728      	adds	r7, #40	@ 0x28
 8009054:	46bd      	mov	sp, r7
 8009056:	bd80      	pop	{r7, pc}

08009058 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009058:	b480      	push	{r7}
 800905a:	b085      	sub	sp, #20
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800906a:	695b      	ldr	r3, [r3, #20]
 800906c:	b29b      	uxth	r3, r3
}
 800906e:	4618      	mov	r0, r3
 8009070:	3714      	adds	r7, #20
 8009072:	46bd      	mov	sp, r7
 8009074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009078:	4770      	bx	lr

0800907a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800907a:	b480      	push	{r7}
 800907c:	b089      	sub	sp, #36	@ 0x24
 800907e:	af00      	add	r7, sp, #0
 8009080:	6078      	str	r0, [r7, #4]
 8009082:	460b      	mov	r3, r1
 8009084:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800908a:	78fb      	ldrb	r3, [r7, #3]
 800908c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800908e:	2300      	movs	r3, #0
 8009090:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8009092:	69bb      	ldr	r3, [r7, #24]
 8009094:	015a      	lsls	r2, r3, #5
 8009096:	69fb      	ldr	r3, [r7, #28]
 8009098:	4413      	add	r3, r2
 800909a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	0c9b      	lsrs	r3, r3, #18
 80090a2:	f003 0303 	and.w	r3, r3, #3
 80090a6:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80090a8:	69bb      	ldr	r3, [r7, #24]
 80090aa:	015a      	lsls	r2, r3, #5
 80090ac:	69fb      	ldr	r3, [r7, #28]
 80090ae:	4413      	add	r3, r2
 80090b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	0fdb      	lsrs	r3, r3, #31
 80090b8:	f003 0301 	and.w	r3, r3, #1
 80090bc:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80090be:	69bb      	ldr	r3, [r7, #24]
 80090c0:	015a      	lsls	r2, r3, #5
 80090c2:	69fb      	ldr	r3, [r7, #28]
 80090c4:	4413      	add	r3, r2
 80090c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090ca:	685b      	ldr	r3, [r3, #4]
 80090cc:	0fdb      	lsrs	r3, r3, #31
 80090ce:	f003 0301 	and.w	r3, r3, #1
 80090d2:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	689b      	ldr	r3, [r3, #8]
 80090d8:	f003 0320 	and.w	r3, r3, #32
 80090dc:	2b20      	cmp	r3, #32
 80090de:	d10d      	bne.n	80090fc <USB_HC_Halt+0x82>
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d10a      	bne.n	80090fc <USB_HC_Halt+0x82>
 80090e6:	693b      	ldr	r3, [r7, #16]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d005      	beq.n	80090f8 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80090ec:	697b      	ldr	r3, [r7, #20]
 80090ee:	2b01      	cmp	r3, #1
 80090f0:	d002      	beq.n	80090f8 <USB_HC_Halt+0x7e>
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	2b03      	cmp	r3, #3
 80090f6:	d101      	bne.n	80090fc <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80090f8:	2300      	movs	r3, #0
 80090fa:	e0d8      	b.n	80092ae <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80090fc:	697b      	ldr	r3, [r7, #20]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d002      	beq.n	8009108 <USB_HC_Halt+0x8e>
 8009102:	697b      	ldr	r3, [r7, #20]
 8009104:	2b02      	cmp	r3, #2
 8009106:	d173      	bne.n	80091f0 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009108:	69bb      	ldr	r3, [r7, #24]
 800910a:	015a      	lsls	r2, r3, #5
 800910c:	69fb      	ldr	r3, [r7, #28]
 800910e:	4413      	add	r3, r2
 8009110:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	69ba      	ldr	r2, [r7, #24]
 8009118:	0151      	lsls	r1, r2, #5
 800911a:	69fa      	ldr	r2, [r7, #28]
 800911c:	440a      	add	r2, r1
 800911e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009122:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009126:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	689b      	ldr	r3, [r3, #8]
 800912c:	f003 0320 	and.w	r3, r3, #32
 8009130:	2b00      	cmp	r3, #0
 8009132:	d14a      	bne.n	80091ca <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009138:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800913c:	2b00      	cmp	r3, #0
 800913e:	d133      	bne.n	80091a8 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009140:	69bb      	ldr	r3, [r7, #24]
 8009142:	015a      	lsls	r2, r3, #5
 8009144:	69fb      	ldr	r3, [r7, #28]
 8009146:	4413      	add	r3, r2
 8009148:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	69ba      	ldr	r2, [r7, #24]
 8009150:	0151      	lsls	r1, r2, #5
 8009152:	69fa      	ldr	r2, [r7, #28]
 8009154:	440a      	add	r2, r1
 8009156:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800915a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800915e:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009160:	69bb      	ldr	r3, [r7, #24]
 8009162:	015a      	lsls	r2, r3, #5
 8009164:	69fb      	ldr	r3, [r7, #28]
 8009166:	4413      	add	r3, r2
 8009168:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	69ba      	ldr	r2, [r7, #24]
 8009170:	0151      	lsls	r1, r2, #5
 8009172:	69fa      	ldr	r2, [r7, #28]
 8009174:	440a      	add	r2, r1
 8009176:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800917a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800917e:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	3301      	adds	r3, #1
 8009184:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8009186:	68bb      	ldr	r3, [r7, #8]
 8009188:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800918c:	d82e      	bhi.n	80091ec <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800918e:	69bb      	ldr	r3, [r7, #24]
 8009190:	015a      	lsls	r2, r3, #5
 8009192:	69fb      	ldr	r3, [r7, #28]
 8009194:	4413      	add	r3, r2
 8009196:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80091a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80091a4:	d0ec      	beq.n	8009180 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80091a6:	e081      	b.n	80092ac <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80091a8:	69bb      	ldr	r3, [r7, #24]
 80091aa:	015a      	lsls	r2, r3, #5
 80091ac:	69fb      	ldr	r3, [r7, #28]
 80091ae:	4413      	add	r3, r2
 80091b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	69ba      	ldr	r2, [r7, #24]
 80091b8:	0151      	lsls	r1, r2, #5
 80091ba:	69fa      	ldr	r2, [r7, #28]
 80091bc:	440a      	add	r2, r1
 80091be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80091c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80091c6:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80091c8:	e070      	b.n	80092ac <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80091ca:	69bb      	ldr	r3, [r7, #24]
 80091cc:	015a      	lsls	r2, r3, #5
 80091ce:	69fb      	ldr	r3, [r7, #28]
 80091d0:	4413      	add	r3, r2
 80091d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	69ba      	ldr	r2, [r7, #24]
 80091da:	0151      	lsls	r1, r2, #5
 80091dc:	69fa      	ldr	r2, [r7, #28]
 80091de:	440a      	add	r2, r1
 80091e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80091e4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80091e8:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80091ea:	e05f      	b.n	80092ac <USB_HC_Halt+0x232>
            break;
 80091ec:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80091ee:	e05d      	b.n	80092ac <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80091f0:	69bb      	ldr	r3, [r7, #24]
 80091f2:	015a      	lsls	r2, r3, #5
 80091f4:	69fb      	ldr	r3, [r7, #28]
 80091f6:	4413      	add	r3, r2
 80091f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	69ba      	ldr	r2, [r7, #24]
 8009200:	0151      	lsls	r1, r2, #5
 8009202:	69fa      	ldr	r2, [r7, #28]
 8009204:	440a      	add	r2, r1
 8009206:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800920a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800920e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8009210:	69fb      	ldr	r3, [r7, #28]
 8009212:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009216:	691b      	ldr	r3, [r3, #16]
 8009218:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800921c:	2b00      	cmp	r3, #0
 800921e:	d133      	bne.n	8009288 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009220:	69bb      	ldr	r3, [r7, #24]
 8009222:	015a      	lsls	r2, r3, #5
 8009224:	69fb      	ldr	r3, [r7, #28]
 8009226:	4413      	add	r3, r2
 8009228:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	69ba      	ldr	r2, [r7, #24]
 8009230:	0151      	lsls	r1, r2, #5
 8009232:	69fa      	ldr	r2, [r7, #28]
 8009234:	440a      	add	r2, r1
 8009236:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800923a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800923e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009240:	69bb      	ldr	r3, [r7, #24]
 8009242:	015a      	lsls	r2, r3, #5
 8009244:	69fb      	ldr	r3, [r7, #28]
 8009246:	4413      	add	r3, r2
 8009248:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	69ba      	ldr	r2, [r7, #24]
 8009250:	0151      	lsls	r1, r2, #5
 8009252:	69fa      	ldr	r2, [r7, #28]
 8009254:	440a      	add	r2, r1
 8009256:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800925a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800925e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	3301      	adds	r3, #1
 8009264:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8009266:	68bb      	ldr	r3, [r7, #8]
 8009268:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800926c:	d81d      	bhi.n	80092aa <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800926e:	69bb      	ldr	r3, [r7, #24]
 8009270:	015a      	lsls	r2, r3, #5
 8009272:	69fb      	ldr	r3, [r7, #28]
 8009274:	4413      	add	r3, r2
 8009276:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009280:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009284:	d0ec      	beq.n	8009260 <USB_HC_Halt+0x1e6>
 8009286:	e011      	b.n	80092ac <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009288:	69bb      	ldr	r3, [r7, #24]
 800928a:	015a      	lsls	r2, r3, #5
 800928c:	69fb      	ldr	r3, [r7, #28]
 800928e:	4413      	add	r3, r2
 8009290:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	69ba      	ldr	r2, [r7, #24]
 8009298:	0151      	lsls	r1, r2, #5
 800929a:	69fa      	ldr	r2, [r7, #28]
 800929c:	440a      	add	r2, r1
 800929e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80092a2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80092a6:	6013      	str	r3, [r2, #0]
 80092a8:	e000      	b.n	80092ac <USB_HC_Halt+0x232>
          break;
 80092aa:	bf00      	nop
    }
  }

  return HAL_OK;
 80092ac:	2300      	movs	r3, #0
}
 80092ae:	4618      	mov	r0, r3
 80092b0:	3724      	adds	r7, #36	@ 0x24
 80092b2:	46bd      	mov	sp, r7
 80092b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b8:	4770      	bx	lr
	...

080092bc <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80092bc:	b480      	push	{r7}
 80092be:	b087      	sub	sp, #28
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
 80092c4:	460b      	mov	r3, r1
 80092c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80092cc:	78fb      	ldrb	r3, [r7, #3]
 80092ce:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80092d0:	2301      	movs	r3, #1
 80092d2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	04da      	lsls	r2, r3, #19
 80092d8:	4b15      	ldr	r3, [pc, #84]	@ (8009330 <USB_DoPing+0x74>)
 80092da:	4013      	ands	r3, r2
 80092dc:	693a      	ldr	r2, [r7, #16]
 80092de:	0151      	lsls	r1, r2, #5
 80092e0:	697a      	ldr	r2, [r7, #20]
 80092e2:	440a      	add	r2, r1
 80092e4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80092e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80092ec:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80092ee:	693b      	ldr	r3, [r7, #16]
 80092f0:	015a      	lsls	r2, r3, #5
 80092f2:	697b      	ldr	r3, [r7, #20]
 80092f4:	4413      	add	r3, r2
 80092f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009304:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009306:	68bb      	ldr	r3, [r7, #8]
 8009308:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800930c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800930e:	693b      	ldr	r3, [r7, #16]
 8009310:	015a      	lsls	r2, r3, #5
 8009312:	697b      	ldr	r3, [r7, #20]
 8009314:	4413      	add	r3, r2
 8009316:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800931a:	461a      	mov	r2, r3
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8009320:	2300      	movs	r3, #0
}
 8009322:	4618      	mov	r0, r3
 8009324:	371c      	adds	r7, #28
 8009326:	46bd      	mov	sp, r7
 8009328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932c:	4770      	bx	lr
 800932e:	bf00      	nop
 8009330:	1ff80000 	.word	0x1ff80000

08009334 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b088      	sub	sp, #32
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800933c:	2300      	movs	r3, #0
 800933e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8009344:	2300      	movs	r3, #0
 8009346:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f7fe ff86 	bl	800825a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800934e:	2110      	movs	r1, #16
 8009350:	6878      	ldr	r0, [r7, #4]
 8009352:	f7fe ffdf 	bl	8008314 <USB_FlushTxFifo>
 8009356:	4603      	mov	r3, r0
 8009358:	2b00      	cmp	r3, #0
 800935a:	d001      	beq.n	8009360 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800935c:	2301      	movs	r3, #1
 800935e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009360:	6878      	ldr	r0, [r7, #4]
 8009362:	f7ff f809 	bl	8008378 <USB_FlushRxFifo>
 8009366:	4603      	mov	r3, r0
 8009368:	2b00      	cmp	r3, #0
 800936a:	d001      	beq.n	8009370 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800936c:	2301      	movs	r3, #1
 800936e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8009370:	2300      	movs	r3, #0
 8009372:	61bb      	str	r3, [r7, #24]
 8009374:	e01f      	b.n	80093b6 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8009376:	69bb      	ldr	r3, [r7, #24]
 8009378:	015a      	lsls	r2, r3, #5
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	4413      	add	r3, r2
 800937e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8009386:	693b      	ldr	r3, [r7, #16]
 8009388:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800938c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800938e:	693b      	ldr	r3, [r7, #16]
 8009390:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009394:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009396:	693b      	ldr	r3, [r7, #16]
 8009398:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800939c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800939e:	69bb      	ldr	r3, [r7, #24]
 80093a0:	015a      	lsls	r2, r3, #5
 80093a2:	697b      	ldr	r3, [r7, #20]
 80093a4:	4413      	add	r3, r2
 80093a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093aa:	461a      	mov	r2, r3
 80093ac:	693b      	ldr	r3, [r7, #16]
 80093ae:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80093b0:	69bb      	ldr	r3, [r7, #24]
 80093b2:	3301      	adds	r3, #1
 80093b4:	61bb      	str	r3, [r7, #24]
 80093b6:	69bb      	ldr	r3, [r7, #24]
 80093b8:	2b0f      	cmp	r3, #15
 80093ba:	d9dc      	bls.n	8009376 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80093bc:	2300      	movs	r3, #0
 80093be:	61bb      	str	r3, [r7, #24]
 80093c0:	e034      	b.n	800942c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80093c2:	69bb      	ldr	r3, [r7, #24]
 80093c4:	015a      	lsls	r2, r3, #5
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	4413      	add	r3, r2
 80093ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80093d2:	693b      	ldr	r3, [r7, #16]
 80093d4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80093d8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80093e0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80093e2:	693b      	ldr	r3, [r7, #16]
 80093e4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80093e8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80093ea:	69bb      	ldr	r3, [r7, #24]
 80093ec:	015a      	lsls	r2, r3, #5
 80093ee:	697b      	ldr	r3, [r7, #20]
 80093f0:	4413      	add	r3, r2
 80093f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093f6:	461a      	mov	r2, r3
 80093f8:	693b      	ldr	r3, [r7, #16]
 80093fa:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	3301      	adds	r3, #1
 8009400:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009408:	d80c      	bhi.n	8009424 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800940a:	69bb      	ldr	r3, [r7, #24]
 800940c:	015a      	lsls	r2, r3, #5
 800940e:	697b      	ldr	r3, [r7, #20]
 8009410:	4413      	add	r3, r2
 8009412:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800941c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009420:	d0ec      	beq.n	80093fc <USB_StopHost+0xc8>
 8009422:	e000      	b.n	8009426 <USB_StopHost+0xf2>
        break;
 8009424:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8009426:	69bb      	ldr	r3, [r7, #24]
 8009428:	3301      	adds	r3, #1
 800942a:	61bb      	str	r3, [r7, #24]
 800942c:	69bb      	ldr	r3, [r7, #24]
 800942e:	2b0f      	cmp	r3, #15
 8009430:	d9c7      	bls.n	80093c2 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8009432:	697b      	ldr	r3, [r7, #20]
 8009434:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009438:	461a      	mov	r2, r3
 800943a:	f04f 33ff 	mov.w	r3, #4294967295
 800943e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	f04f 32ff 	mov.w	r2, #4294967295
 8009446:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	f7fe fef5 	bl	8008238 <USB_EnableGlobalInt>

  return ret;
 800944e:	7ffb      	ldrb	r3, [r7, #31]
}
 8009450:	4618      	mov	r0, r3
 8009452:	3720      	adds	r7, #32
 8009454:	46bd      	mov	sp, r7
 8009456:	bd80      	pop	{r7, pc}

08009458 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8009458:	b590      	push	{r4, r7, lr}
 800945a:	b089      	sub	sp, #36	@ 0x24
 800945c:	af04      	add	r7, sp, #16
 800945e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8009460:	2301      	movs	r3, #1
 8009462:	2202      	movs	r2, #2
 8009464:	2102      	movs	r1, #2
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f000 fc83 	bl	8009d72 <USBH_FindInterface>
 800946c:	4603      	mov	r3, r0
 800946e:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8009470:	7bfb      	ldrb	r3, [r7, #15]
 8009472:	2bff      	cmp	r3, #255	@ 0xff
 8009474:	d002      	beq.n	800947c <USBH_CDC_InterfaceInit+0x24>
 8009476:	7bfb      	ldrb	r3, [r7, #15]
 8009478:	2b01      	cmp	r3, #1
 800947a:	d901      	bls.n	8009480 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800947c:	2302      	movs	r3, #2
 800947e:	e13d      	b.n	80096fc <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8009480:	7bfb      	ldrb	r3, [r7, #15]
 8009482:	4619      	mov	r1, r3
 8009484:	6878      	ldr	r0, [r7, #4]
 8009486:	f000 fc58 	bl	8009d3a <USBH_SelectInterface>
 800948a:	4603      	mov	r3, r0
 800948c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800948e:	7bbb      	ldrb	r3, [r7, #14]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d001      	beq.n	8009498 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8009494:	2302      	movs	r3, #2
 8009496:	e131      	b.n	80096fc <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800949e:	2050      	movs	r0, #80	@ 0x50
 80094a0:	f002 fb58 	bl	800bb54 <malloc>
 80094a4:	4603      	mov	r3, r0
 80094a6:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80094ae:	69db      	ldr	r3, [r3, #28]
 80094b0:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d101      	bne.n	80094bc <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80094b8:	2302      	movs	r3, #2
 80094ba:	e11f      	b.n	80096fc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80094bc:	2250      	movs	r2, #80	@ 0x50
 80094be:	2100      	movs	r1, #0
 80094c0:	68b8      	ldr	r0, [r7, #8]
 80094c2:	f002 fc05 	bl	800bcd0 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80094c6:	7bfb      	ldrb	r3, [r7, #15]
 80094c8:	687a      	ldr	r2, [r7, #4]
 80094ca:	211a      	movs	r1, #26
 80094cc:	fb01 f303 	mul.w	r3, r1, r3
 80094d0:	4413      	add	r3, r2
 80094d2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80094d6:	781b      	ldrb	r3, [r3, #0]
 80094d8:	b25b      	sxtb	r3, r3
 80094da:	2b00      	cmp	r3, #0
 80094dc:	da15      	bge.n	800950a <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80094de:	7bfb      	ldrb	r3, [r7, #15]
 80094e0:	687a      	ldr	r2, [r7, #4]
 80094e2:	211a      	movs	r1, #26
 80094e4:	fb01 f303 	mul.w	r3, r1, r3
 80094e8:	4413      	add	r3, r2
 80094ea:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80094ee:	781a      	ldrb	r2, [r3, #0]
 80094f0:	68bb      	ldr	r3, [r7, #8]
 80094f2:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80094f4:	7bfb      	ldrb	r3, [r7, #15]
 80094f6:	687a      	ldr	r2, [r7, #4]
 80094f8:	211a      	movs	r1, #26
 80094fa:	fb01 f303 	mul.w	r3, r1, r3
 80094fe:	4413      	add	r3, r2
 8009500:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8009504:	881a      	ldrh	r2, [r3, #0]
 8009506:	68bb      	ldr	r3, [r7, #8]
 8009508:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800950a:	68bb      	ldr	r3, [r7, #8]
 800950c:	785b      	ldrb	r3, [r3, #1]
 800950e:	4619      	mov	r1, r3
 8009510:	6878      	ldr	r0, [r7, #4]
 8009512:	f001 ffc4 	bl	800b49e <USBH_AllocPipe>
 8009516:	4603      	mov	r3, r0
 8009518:	461a      	mov	r2, r3
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800951e:	68bb      	ldr	r3, [r7, #8]
 8009520:	7819      	ldrb	r1, [r3, #0]
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	7858      	ldrb	r0, [r3, #1]
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009532:	68ba      	ldr	r2, [r7, #8]
 8009534:	8952      	ldrh	r2, [r2, #10]
 8009536:	9202      	str	r2, [sp, #8]
 8009538:	2203      	movs	r2, #3
 800953a:	9201      	str	r2, [sp, #4]
 800953c:	9300      	str	r3, [sp, #0]
 800953e:	4623      	mov	r3, r4
 8009540:	4602      	mov	r2, r0
 8009542:	6878      	ldr	r0, [r7, #4]
 8009544:	f001 ff7c 	bl	800b440 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8009548:	68bb      	ldr	r3, [r7, #8]
 800954a:	781b      	ldrb	r3, [r3, #0]
 800954c:	2200      	movs	r2, #0
 800954e:	4619      	mov	r1, r3
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f002 fa79 	bl	800ba48 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8009556:	2300      	movs	r3, #0
 8009558:	2200      	movs	r2, #0
 800955a:	210a      	movs	r1, #10
 800955c:	6878      	ldr	r0, [r7, #4]
 800955e:	f000 fc08 	bl	8009d72 <USBH_FindInterface>
 8009562:	4603      	mov	r3, r0
 8009564:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8009566:	7bfb      	ldrb	r3, [r7, #15]
 8009568:	2bff      	cmp	r3, #255	@ 0xff
 800956a:	d002      	beq.n	8009572 <USBH_CDC_InterfaceInit+0x11a>
 800956c:	7bfb      	ldrb	r3, [r7, #15]
 800956e:	2b01      	cmp	r3, #1
 8009570:	d901      	bls.n	8009576 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8009572:	2302      	movs	r3, #2
 8009574:	e0c2      	b.n	80096fc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8009576:	7bfb      	ldrb	r3, [r7, #15]
 8009578:	687a      	ldr	r2, [r7, #4]
 800957a:	211a      	movs	r1, #26
 800957c:	fb01 f303 	mul.w	r3, r1, r3
 8009580:	4413      	add	r3, r2
 8009582:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009586:	781b      	ldrb	r3, [r3, #0]
 8009588:	b25b      	sxtb	r3, r3
 800958a:	2b00      	cmp	r3, #0
 800958c:	da16      	bge.n	80095bc <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800958e:	7bfb      	ldrb	r3, [r7, #15]
 8009590:	687a      	ldr	r2, [r7, #4]
 8009592:	211a      	movs	r1, #26
 8009594:	fb01 f303 	mul.w	r3, r1, r3
 8009598:	4413      	add	r3, r2
 800959a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800959e:	781a      	ldrb	r2, [r3, #0]
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80095a4:	7bfb      	ldrb	r3, [r7, #15]
 80095a6:	687a      	ldr	r2, [r7, #4]
 80095a8:	211a      	movs	r1, #26
 80095aa:	fb01 f303 	mul.w	r3, r1, r3
 80095ae:	4413      	add	r3, r2
 80095b0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80095b4:	881a      	ldrh	r2, [r3, #0]
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	835a      	strh	r2, [r3, #26]
 80095ba:	e015      	b.n	80095e8 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80095bc:	7bfb      	ldrb	r3, [r7, #15]
 80095be:	687a      	ldr	r2, [r7, #4]
 80095c0:	211a      	movs	r1, #26
 80095c2:	fb01 f303 	mul.w	r3, r1, r3
 80095c6:	4413      	add	r3, r2
 80095c8:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80095cc:	781a      	ldrb	r2, [r3, #0]
 80095ce:	68bb      	ldr	r3, [r7, #8]
 80095d0:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80095d2:	7bfb      	ldrb	r3, [r7, #15]
 80095d4:	687a      	ldr	r2, [r7, #4]
 80095d6:	211a      	movs	r1, #26
 80095d8:	fb01 f303 	mul.w	r3, r1, r3
 80095dc:	4413      	add	r3, r2
 80095de:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80095e2:	881a      	ldrh	r2, [r3, #0]
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80095e8:	7bfb      	ldrb	r3, [r7, #15]
 80095ea:	687a      	ldr	r2, [r7, #4]
 80095ec:	211a      	movs	r1, #26
 80095ee:	fb01 f303 	mul.w	r3, r1, r3
 80095f2:	4413      	add	r3, r2
 80095f4:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80095f8:	781b      	ldrb	r3, [r3, #0]
 80095fa:	b25b      	sxtb	r3, r3
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	da16      	bge.n	800962e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8009600:	7bfb      	ldrb	r3, [r7, #15]
 8009602:	687a      	ldr	r2, [r7, #4]
 8009604:	211a      	movs	r1, #26
 8009606:	fb01 f303 	mul.w	r3, r1, r3
 800960a:	4413      	add	r3, r2
 800960c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8009610:	781a      	ldrb	r2, [r3, #0]
 8009612:	68bb      	ldr	r3, [r7, #8]
 8009614:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009616:	7bfb      	ldrb	r3, [r7, #15]
 8009618:	687a      	ldr	r2, [r7, #4]
 800961a:	211a      	movs	r1, #26
 800961c:	fb01 f303 	mul.w	r3, r1, r3
 8009620:	4413      	add	r3, r2
 8009622:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8009626:	881a      	ldrh	r2, [r3, #0]
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	835a      	strh	r2, [r3, #26]
 800962c:	e015      	b.n	800965a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800962e:	7bfb      	ldrb	r3, [r7, #15]
 8009630:	687a      	ldr	r2, [r7, #4]
 8009632:	211a      	movs	r1, #26
 8009634:	fb01 f303 	mul.w	r3, r1, r3
 8009638:	4413      	add	r3, r2
 800963a:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800963e:	781a      	ldrb	r2, [r3, #0]
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009644:	7bfb      	ldrb	r3, [r7, #15]
 8009646:	687a      	ldr	r2, [r7, #4]
 8009648:	211a      	movs	r1, #26
 800964a:	fb01 f303 	mul.w	r3, r1, r3
 800964e:	4413      	add	r3, r2
 8009650:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8009654:	881a      	ldrh	r2, [r3, #0]
 8009656:	68bb      	ldr	r3, [r7, #8]
 8009658:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	7b9b      	ldrb	r3, [r3, #14]
 800965e:	4619      	mov	r1, r3
 8009660:	6878      	ldr	r0, [r7, #4]
 8009662:	f001 ff1c 	bl	800b49e <USBH_AllocPipe>
 8009666:	4603      	mov	r3, r0
 8009668:	461a      	mov	r2, r3
 800966a:	68bb      	ldr	r3, [r7, #8]
 800966c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800966e:	68bb      	ldr	r3, [r7, #8]
 8009670:	7bdb      	ldrb	r3, [r3, #15]
 8009672:	4619      	mov	r1, r3
 8009674:	6878      	ldr	r0, [r7, #4]
 8009676:	f001 ff12 	bl	800b49e <USBH_AllocPipe>
 800967a:	4603      	mov	r3, r0
 800967c:	461a      	mov	r2, r3
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	7b59      	ldrb	r1, [r3, #13]
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	7b98      	ldrb	r0, [r3, #14]
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009696:	68ba      	ldr	r2, [r7, #8]
 8009698:	8b12      	ldrh	r2, [r2, #24]
 800969a:	9202      	str	r2, [sp, #8]
 800969c:	2202      	movs	r2, #2
 800969e:	9201      	str	r2, [sp, #4]
 80096a0:	9300      	str	r3, [sp, #0]
 80096a2:	4623      	mov	r3, r4
 80096a4:	4602      	mov	r2, r0
 80096a6:	6878      	ldr	r0, [r7, #4]
 80096a8:	f001 feca 	bl	800b440 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80096ac:	68bb      	ldr	r3, [r7, #8]
 80096ae:	7b19      	ldrb	r1, [r3, #12]
 80096b0:	68bb      	ldr	r3, [r7, #8]
 80096b2:	7bd8      	ldrb	r0, [r3, #15]
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80096c0:	68ba      	ldr	r2, [r7, #8]
 80096c2:	8b52      	ldrh	r2, [r2, #26]
 80096c4:	9202      	str	r2, [sp, #8]
 80096c6:	2202      	movs	r2, #2
 80096c8:	9201      	str	r2, [sp, #4]
 80096ca:	9300      	str	r3, [sp, #0]
 80096cc:	4623      	mov	r3, r4
 80096ce:	4602      	mov	r2, r0
 80096d0:	6878      	ldr	r0, [r7, #4]
 80096d2:	f001 feb5 	bl	800b440 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80096d6:	68bb      	ldr	r3, [r7, #8]
 80096d8:	2200      	movs	r2, #0
 80096da:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80096de:	68bb      	ldr	r3, [r7, #8]
 80096e0:	7b5b      	ldrb	r3, [r3, #13]
 80096e2:	2200      	movs	r2, #0
 80096e4:	4619      	mov	r1, r3
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f002 f9ae 	bl	800ba48 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	7b1b      	ldrb	r3, [r3, #12]
 80096f0:	2200      	movs	r2, #0
 80096f2:	4619      	mov	r1, r3
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f002 f9a7 	bl	800ba48 <USBH_LL_SetToggle>

  return USBH_OK;
 80096fa:	2300      	movs	r3, #0
}
 80096fc:	4618      	mov	r0, r3
 80096fe:	3714      	adds	r7, #20
 8009700:	46bd      	mov	sp, r7
 8009702:	bd90      	pop	{r4, r7, pc}

08009704 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b084      	sub	sp, #16
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009712:	69db      	ldr	r3, [r3, #28]
 8009714:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	781b      	ldrb	r3, [r3, #0]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d00e      	beq.n	800973c <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	781b      	ldrb	r3, [r3, #0]
 8009722:	4619      	mov	r1, r3
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f001 feaa 	bl	800b47e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	781b      	ldrb	r3, [r3, #0]
 800972e:	4619      	mov	r1, r3
 8009730:	6878      	ldr	r0, [r7, #4]
 8009732:	f001 fed5 	bl	800b4e0 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	2200      	movs	r2, #0
 800973a:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	7b1b      	ldrb	r3, [r3, #12]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d00e      	beq.n	8009762 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	7b1b      	ldrb	r3, [r3, #12]
 8009748:	4619      	mov	r1, r3
 800974a:	6878      	ldr	r0, [r7, #4]
 800974c:	f001 fe97 	bl	800b47e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	7b1b      	ldrb	r3, [r3, #12]
 8009754:	4619      	mov	r1, r3
 8009756:	6878      	ldr	r0, [r7, #4]
 8009758:	f001 fec2 	bl	800b4e0 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	2200      	movs	r2, #0
 8009760:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	7b5b      	ldrb	r3, [r3, #13]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d00e      	beq.n	8009788 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	7b5b      	ldrb	r3, [r3, #13]
 800976e:	4619      	mov	r1, r3
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f001 fe84 	bl	800b47e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	7b5b      	ldrb	r3, [r3, #13]
 800977a:	4619      	mov	r1, r3
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	f001 feaf 	bl	800b4e0 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	2200      	movs	r2, #0
 8009786:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800978e:	69db      	ldr	r3, [r3, #28]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d00b      	beq.n	80097ac <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800979a:	69db      	ldr	r3, [r3, #28]
 800979c:	4618      	mov	r0, r3
 800979e:	f002 f9e1 	bl	800bb64 <free>
    phost->pActiveClass->pData = 0U;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80097a8:	2200      	movs	r2, #0
 80097aa:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80097ac:	2300      	movs	r3, #0
}
 80097ae:	4618      	mov	r0, r3
 80097b0:	3710      	adds	r7, #16
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bd80      	pop	{r7, pc}

080097b6 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80097b6:	b580      	push	{r7, lr}
 80097b8:	b084      	sub	sp, #16
 80097ba:	af00      	add	r7, sp, #0
 80097bc:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80097c4:	69db      	ldr	r3, [r3, #28]
 80097c6:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	3340      	adds	r3, #64	@ 0x40
 80097cc:	4619      	mov	r1, r3
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f000 f8b1 	bl	8009936 <GetLineCoding>
 80097d4:	4603      	mov	r3, r0
 80097d6:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80097d8:	7afb      	ldrb	r3, [r7, #11]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d105      	bne.n	80097ea <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80097e4:	2102      	movs	r1, #2
 80097e6:	6878      	ldr	r0, [r7, #4]
 80097e8:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80097ea:	7afb      	ldrb	r3, [r7, #11]
}
 80097ec:	4618      	mov	r0, r3
 80097ee:	3710      	adds	r7, #16
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}

080097f4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b084      	sub	sp, #16
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80097fc:	2301      	movs	r3, #1
 80097fe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8009800:	2300      	movs	r3, #0
 8009802:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800980a:	69db      	ldr	r3, [r3, #28]
 800980c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800980e:	68bb      	ldr	r3, [r7, #8]
 8009810:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8009814:	2b04      	cmp	r3, #4
 8009816:	d877      	bhi.n	8009908 <USBH_CDC_Process+0x114>
 8009818:	a201      	add	r2, pc, #4	@ (adr r2, 8009820 <USBH_CDC_Process+0x2c>)
 800981a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800981e:	bf00      	nop
 8009820:	08009835 	.word	0x08009835
 8009824:	0800983b 	.word	0x0800983b
 8009828:	0800986b 	.word	0x0800986b
 800982c:	080098df 	.word	0x080098df
 8009830:	080098ed 	.word	0x080098ed
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8009834:	2300      	movs	r3, #0
 8009836:	73fb      	strb	r3, [r7, #15]
      break;
 8009838:	e06d      	b.n	8009916 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800983a:	68bb      	ldr	r3, [r7, #8]
 800983c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800983e:	4619      	mov	r1, r3
 8009840:	6878      	ldr	r0, [r7, #4]
 8009842:	f000 f897 	bl	8009974 <SetLineCoding>
 8009846:	4603      	mov	r3, r0
 8009848:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800984a:	7bbb      	ldrb	r3, [r7, #14]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d104      	bne.n	800985a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	2202      	movs	r2, #2
 8009854:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009858:	e058      	b.n	800990c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800985a:	7bbb      	ldrb	r3, [r7, #14]
 800985c:	2b01      	cmp	r3, #1
 800985e:	d055      	beq.n	800990c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009860:	68bb      	ldr	r3, [r7, #8]
 8009862:	2204      	movs	r2, #4
 8009864:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8009868:	e050      	b.n	800990c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800986a:	68bb      	ldr	r3, [r7, #8]
 800986c:	3340      	adds	r3, #64	@ 0x40
 800986e:	4619      	mov	r1, r3
 8009870:	6878      	ldr	r0, [r7, #4]
 8009872:	f000 f860 	bl	8009936 <GetLineCoding>
 8009876:	4603      	mov	r3, r0
 8009878:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800987a:	7bbb      	ldrb	r3, [r7, #14]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d126      	bne.n	80098ce <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8009880:	68bb      	ldr	r3, [r7, #8]
 8009882:	2200      	movs	r2, #0
 8009884:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009888:	68bb      	ldr	r3, [r7, #8]
 800988a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009892:	791b      	ldrb	r3, [r3, #4]
 8009894:	429a      	cmp	r2, r3
 8009896:	d13b      	bne.n	8009910 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800989e:	68bb      	ldr	r3, [r7, #8]
 80098a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80098a2:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80098a4:	429a      	cmp	r2, r3
 80098a6:	d133      	bne.n	8009910 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80098ae:	68bb      	ldr	r3, [r7, #8]
 80098b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80098b2:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80098b4:	429a      	cmp	r2, r3
 80098b6:	d12b      	bne.n	8009910 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80098bc:	68bb      	ldr	r3, [r7, #8]
 80098be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80098c0:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80098c2:	429a      	cmp	r2, r3
 80098c4:	d124      	bne.n	8009910 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80098c6:	6878      	ldr	r0, [r7, #4]
 80098c8:	f000 f958 	bl	8009b7c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80098cc:	e020      	b.n	8009910 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80098ce:	7bbb      	ldrb	r3, [r7, #14]
 80098d0:	2b01      	cmp	r3, #1
 80098d2:	d01d      	beq.n	8009910 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80098d4:	68bb      	ldr	r3, [r7, #8]
 80098d6:	2204      	movs	r2, #4
 80098d8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80098dc:	e018      	b.n	8009910 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	f000 f867 	bl	80099b2 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80098e4:	6878      	ldr	r0, [r7, #4]
 80098e6:	f000 f8da 	bl	8009a9e <CDC_ProcessReception>
      break;
 80098ea:	e014      	b.n	8009916 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80098ec:	2100      	movs	r1, #0
 80098ee:	6878      	ldr	r0, [r7, #4]
 80098f0:	f001 f81e 	bl	800a930 <USBH_ClrFeature>
 80098f4:	4603      	mov	r3, r0
 80098f6:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80098f8:	7bbb      	ldrb	r3, [r7, #14]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d10a      	bne.n	8009914 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80098fe:	68bb      	ldr	r3, [r7, #8]
 8009900:	2200      	movs	r2, #0
 8009902:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8009906:	e005      	b.n	8009914 <USBH_CDC_Process+0x120>

    default:
      break;
 8009908:	bf00      	nop
 800990a:	e004      	b.n	8009916 <USBH_CDC_Process+0x122>
      break;
 800990c:	bf00      	nop
 800990e:	e002      	b.n	8009916 <USBH_CDC_Process+0x122>
      break;
 8009910:	bf00      	nop
 8009912:	e000      	b.n	8009916 <USBH_CDC_Process+0x122>
      break;
 8009914:	bf00      	nop

  }

  return status;
 8009916:	7bfb      	ldrb	r3, [r7, #15]
}
 8009918:	4618      	mov	r0, r3
 800991a:	3710      	adds	r7, #16
 800991c:	46bd      	mov	sp, r7
 800991e:	bd80      	pop	{r7, pc}

08009920 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8009920:	b480      	push	{r7}
 8009922:	b083      	sub	sp, #12
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8009928:	2300      	movs	r3, #0
}
 800992a:	4618      	mov	r0, r3
 800992c:	370c      	adds	r7, #12
 800992e:	46bd      	mov	sp, r7
 8009930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009934:	4770      	bx	lr

08009936 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8009936:	b580      	push	{r7, lr}
 8009938:	b082      	sub	sp, #8
 800993a:	af00      	add	r7, sp, #0
 800993c:	6078      	str	r0, [r7, #4]
 800993e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	22a1      	movs	r2, #161	@ 0xa1
 8009944:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2221      	movs	r2, #33	@ 0x21
 800994a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2200      	movs	r2, #0
 8009950:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	2200      	movs	r2, #0
 8009956:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2207      	movs	r2, #7
 800995c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	2207      	movs	r2, #7
 8009962:	4619      	mov	r1, r3
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	f001 fb17 	bl	800af98 <USBH_CtlReq>
 800996a:	4603      	mov	r3, r0
}
 800996c:	4618      	mov	r0, r3
 800996e:	3708      	adds	r7, #8
 8009970:	46bd      	mov	sp, r7
 8009972:	bd80      	pop	{r7, pc}

08009974 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b082      	sub	sp, #8
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
 800997c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2221      	movs	r2, #33	@ 0x21
 8009982:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2220      	movs	r2, #32
 8009988:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2200      	movs	r2, #0
 800998e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2200      	movs	r2, #0
 8009994:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2207      	movs	r2, #7
 800999a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	2207      	movs	r2, #7
 80099a0:	4619      	mov	r1, r3
 80099a2:	6878      	ldr	r0, [r7, #4]
 80099a4:	f001 faf8 	bl	800af98 <USBH_CtlReq>
 80099a8:	4603      	mov	r3, r0
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	3708      	adds	r7, #8
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}

080099b2 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80099b2:	b580      	push	{r7, lr}
 80099b4:	b086      	sub	sp, #24
 80099b6:	af02      	add	r7, sp, #8
 80099b8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80099c0:	69db      	ldr	r3, [r3, #28]
 80099c2:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80099c4:	2300      	movs	r3, #0
 80099c6:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80099ce:	2b01      	cmp	r3, #1
 80099d0:	d002      	beq.n	80099d8 <CDC_ProcessTransmission+0x26>
 80099d2:	2b02      	cmp	r3, #2
 80099d4:	d023      	beq.n	8009a1e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80099d6:	e05e      	b.n	8009a96 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099dc:	68fa      	ldr	r2, [r7, #12]
 80099de:	8b12      	ldrh	r2, [r2, #24]
 80099e0:	4293      	cmp	r3, r2
 80099e2:	d90b      	bls.n	80099fc <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	69d9      	ldr	r1, [r3, #28]
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	8b1a      	ldrh	r2, [r3, #24]
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	7b5b      	ldrb	r3, [r3, #13]
 80099f0:	2001      	movs	r0, #1
 80099f2:	9000      	str	r0, [sp, #0]
 80099f4:	6878      	ldr	r0, [r7, #4]
 80099f6:	f001 fce0 	bl	800b3ba <USBH_BulkSendData>
 80099fa:	e00b      	b.n	8009a14 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8009a04:	b29a      	uxth	r2, r3
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	7b5b      	ldrb	r3, [r3, #13]
 8009a0a:	2001      	movs	r0, #1
 8009a0c:	9000      	str	r0, [sp, #0]
 8009a0e:	6878      	ldr	r0, [r7, #4]
 8009a10:	f001 fcd3 	bl	800b3ba <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	2202      	movs	r2, #2
 8009a18:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009a1c:	e03b      	b.n	8009a96 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	7b5b      	ldrb	r3, [r3, #13]
 8009a22:	4619      	mov	r1, r3
 8009a24:	6878      	ldr	r0, [r7, #4]
 8009a26:	f001 ffe5 	bl	800b9f4 <USBH_LL_GetURBState>
 8009a2a:	4603      	mov	r3, r0
 8009a2c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8009a2e:	7afb      	ldrb	r3, [r7, #11]
 8009a30:	2b01      	cmp	r3, #1
 8009a32:	d128      	bne.n	8009a86 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a38:	68fa      	ldr	r2, [r7, #12]
 8009a3a:	8b12      	ldrh	r2, [r2, #24]
 8009a3c:	4293      	cmp	r3, r2
 8009a3e:	d90e      	bls.n	8009a5e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a44:	68fa      	ldr	r2, [r7, #12]
 8009a46:	8b12      	ldrh	r2, [r2, #24]
 8009a48:	1a9a      	subs	r2, r3, r2
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	69db      	ldr	r3, [r3, #28]
 8009a52:	68fa      	ldr	r2, [r7, #12]
 8009a54:	8b12      	ldrh	r2, [r2, #24]
 8009a56:	441a      	add	r2, r3
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	61da      	str	r2, [r3, #28]
 8009a5c:	e002      	b.n	8009a64 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	2200      	movs	r2, #0
 8009a62:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d004      	beq.n	8009a76 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	2201      	movs	r2, #1
 8009a70:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009a74:	e00e      	b.n	8009a94 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2200      	movs	r2, #0
 8009a7a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8009a7e:	6878      	ldr	r0, [r7, #4]
 8009a80:	f000 f868 	bl	8009b54 <USBH_CDC_TransmitCallback>
      break;
 8009a84:	e006      	b.n	8009a94 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8009a86:	7afb      	ldrb	r3, [r7, #11]
 8009a88:	2b02      	cmp	r3, #2
 8009a8a:	d103      	bne.n	8009a94 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	2201      	movs	r2, #1
 8009a90:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009a94:	bf00      	nop
  }
}
 8009a96:	bf00      	nop
 8009a98:	3710      	adds	r7, #16
 8009a9a:	46bd      	mov	sp, r7
 8009a9c:	bd80      	pop	{r7, pc}

08009a9e <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8009a9e:	b580      	push	{r7, lr}
 8009aa0:	b086      	sub	sp, #24
 8009aa2:	af00      	add	r7, sp, #0
 8009aa4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009aac:	69db      	ldr	r3, [r3, #28]
 8009aae:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8009ab4:	697b      	ldr	r3, [r7, #20]
 8009ab6:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8009aba:	2b03      	cmp	r3, #3
 8009abc:	d002      	beq.n	8009ac4 <CDC_ProcessReception+0x26>
 8009abe:	2b04      	cmp	r3, #4
 8009ac0:	d00e      	beq.n	8009ae0 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8009ac2:	e043      	b.n	8009b4c <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8009ac4:	697b      	ldr	r3, [r7, #20]
 8009ac6:	6a19      	ldr	r1, [r3, #32]
 8009ac8:	697b      	ldr	r3, [r7, #20]
 8009aca:	8b5a      	ldrh	r2, [r3, #26]
 8009acc:	697b      	ldr	r3, [r7, #20]
 8009ace:	7b1b      	ldrb	r3, [r3, #12]
 8009ad0:	6878      	ldr	r0, [r7, #4]
 8009ad2:	f001 fc97 	bl	800b404 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8009ad6:	697b      	ldr	r3, [r7, #20]
 8009ad8:	2204      	movs	r2, #4
 8009ada:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8009ade:	e035      	b.n	8009b4c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8009ae0:	697b      	ldr	r3, [r7, #20]
 8009ae2:	7b1b      	ldrb	r3, [r3, #12]
 8009ae4:	4619      	mov	r1, r3
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f001 ff84 	bl	800b9f4 <USBH_LL_GetURBState>
 8009aec:	4603      	mov	r3, r0
 8009aee:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8009af0:	7cfb      	ldrb	r3, [r7, #19]
 8009af2:	2b01      	cmp	r3, #1
 8009af4:	d129      	bne.n	8009b4a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8009af6:	697b      	ldr	r3, [r7, #20]
 8009af8:	7b1b      	ldrb	r3, [r3, #12]
 8009afa:	4619      	mov	r1, r3
 8009afc:	6878      	ldr	r0, [r7, #4]
 8009afe:	f001 fef9 	bl	800b8f4 <USBH_LL_GetLastXferSize>
 8009b02:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8009b04:	697b      	ldr	r3, [r7, #20]
 8009b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b08:	68fa      	ldr	r2, [r7, #12]
 8009b0a:	429a      	cmp	r2, r3
 8009b0c:	d016      	beq.n	8009b3c <CDC_ProcessReception+0x9e>
 8009b0e:	697b      	ldr	r3, [r7, #20]
 8009b10:	8b5b      	ldrh	r3, [r3, #26]
 8009b12:	461a      	mov	r2, r3
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	4293      	cmp	r3, r2
 8009b18:	d110      	bne.n	8009b3c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8009b1a:	697b      	ldr	r3, [r7, #20]
 8009b1c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	1ad2      	subs	r2, r2, r3
 8009b22:	697b      	ldr	r3, [r7, #20]
 8009b24:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8009b26:	697b      	ldr	r3, [r7, #20]
 8009b28:	6a1a      	ldr	r2, [r3, #32]
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	441a      	add	r2, r3
 8009b2e:	697b      	ldr	r3, [r7, #20]
 8009b30:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8009b32:	697b      	ldr	r3, [r7, #20]
 8009b34:	2203      	movs	r2, #3
 8009b36:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8009b3a:	e006      	b.n	8009b4a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8009b3c:	697b      	ldr	r3, [r7, #20]
 8009b3e:	2200      	movs	r2, #0
 8009b40:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8009b44:	6878      	ldr	r0, [r7, #4]
 8009b46:	f000 f80f 	bl	8009b68 <USBH_CDC_ReceiveCallback>
      break;
 8009b4a:	bf00      	nop
  }
}
 8009b4c:	bf00      	nop
 8009b4e:	3718      	adds	r7, #24
 8009b50:	46bd      	mov	sp, r7
 8009b52:	bd80      	pop	{r7, pc}

08009b54 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8009b54:	b480      	push	{r7}
 8009b56:	b083      	sub	sp, #12
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009b5c:	bf00      	nop
 8009b5e:	370c      	adds	r7, #12
 8009b60:	46bd      	mov	sp, r7
 8009b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b66:	4770      	bx	lr

08009b68 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b083      	sub	sp, #12
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009b70:	bf00      	nop
 8009b72:	370c      	adds	r7, #12
 8009b74:	46bd      	mov	sp, r7
 8009b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7a:	4770      	bx	lr

08009b7c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b083      	sub	sp, #12
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009b84:	bf00      	nop
 8009b86:	370c      	adds	r7, #12
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8e:	4770      	bx	lr

08009b90 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b084      	sub	sp, #16
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	60f8      	str	r0, [r7, #12]
 8009b98:	60b9      	str	r1, [r7, #8]
 8009b9a:	4613      	mov	r3, r2
 8009b9c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d101      	bne.n	8009ba8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8009ba4:	2302      	movs	r3, #2
 8009ba6:	e029      	b.n	8009bfc <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	79fa      	ldrb	r2, [r7, #7]
 8009bac:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	2200      	movs	r2, #0
 8009bbc:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8009bc0:	68f8      	ldr	r0, [r7, #12]
 8009bc2:	f000 f81f 	bl	8009c04 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	2200      	movs	r2, #0
 8009bca:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	2200      	movs	r2, #0
 8009bda:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	2200      	movs	r2, #0
 8009be2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8009be6:	68bb      	ldr	r3, [r7, #8]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d003      	beq.n	8009bf4 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	68ba      	ldr	r2, [r7, #8]
 8009bf0:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8009bf4:	68f8      	ldr	r0, [r7, #12]
 8009bf6:	f001 fdc9 	bl	800b78c <USBH_LL_Init>

  return USBH_OK;
 8009bfa:	2300      	movs	r3, #0
}
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	3710      	adds	r7, #16
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}

08009c04 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b084      	sub	sp, #16
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	60fb      	str	r3, [r7, #12]
 8009c10:	e009      	b.n	8009c26 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8009c12:	687a      	ldr	r2, [r7, #4]
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	33e0      	adds	r3, #224	@ 0xe0
 8009c18:	009b      	lsls	r3, r3, #2
 8009c1a:	4413      	add	r3, r2
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	3301      	adds	r3, #1
 8009c24:	60fb      	str	r3, [r7, #12]
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	2b0f      	cmp	r3, #15
 8009c2a:	d9f2      	bls.n	8009c12 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	60fb      	str	r3, [r7, #12]
 8009c30:	e009      	b.n	8009c46 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8009c32:	687a      	ldr	r2, [r7, #4]
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	4413      	add	r3, r2
 8009c38:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	3301      	adds	r3, #1
 8009c44:	60fb      	str	r3, [r7, #12]
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c4c:	d3f1      	bcc.n	8009c32 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2200      	movs	r2, #0
 8009c52:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2200      	movs	r2, #0
 8009c58:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2201      	movs	r2, #1
 8009c5e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2200      	movs	r2, #0
 8009c64:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2201      	movs	r2, #1
 8009c6c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2240      	movs	r2, #64	@ 0x40
 8009c72:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2200      	movs	r2, #0
 8009c78:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	2201      	movs	r2, #1
 8009c86:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2200      	movs	r2, #0
 8009c96:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	331c      	adds	r3, #28
 8009c9e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009ca2:	2100      	movs	r1, #0
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	f002 f813 	bl	800bcd0 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009cb0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009cb4:	2100      	movs	r1, #0
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	f002 f80a 	bl	800bcd0 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009cc2:	2212      	movs	r2, #18
 8009cc4:	2100      	movs	r1, #0
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	f002 f802 	bl	800bcd0 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009cd2:	223e      	movs	r2, #62	@ 0x3e
 8009cd4:	2100      	movs	r1, #0
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	f001 fffa 	bl	800bcd0 <memset>

  return USBH_OK;
 8009cdc:	2300      	movs	r3, #0
}
 8009cde:	4618      	mov	r0, r3
 8009ce0:	3710      	adds	r7, #16
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}

08009ce6 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8009ce6:	b480      	push	{r7}
 8009ce8:	b085      	sub	sp, #20
 8009cea:	af00      	add	r7, sp, #0
 8009cec:	6078      	str	r0, [r7, #4]
 8009cee:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d016      	beq.n	8009d28 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d10e      	bne.n	8009d22 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009d0a:	1c59      	adds	r1, r3, #1
 8009d0c:	687a      	ldr	r2, [r7, #4]
 8009d0e:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8009d12:	687a      	ldr	r2, [r7, #4]
 8009d14:	33de      	adds	r3, #222	@ 0xde
 8009d16:	6839      	ldr	r1, [r7, #0]
 8009d18:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	73fb      	strb	r3, [r7, #15]
 8009d20:	e004      	b.n	8009d2c <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009d22:	2302      	movs	r3, #2
 8009d24:	73fb      	strb	r3, [r7, #15]
 8009d26:	e001      	b.n	8009d2c <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009d28:	2302      	movs	r3, #2
 8009d2a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d2e:	4618      	mov	r0, r3
 8009d30:	3714      	adds	r7, #20
 8009d32:	46bd      	mov	sp, r7
 8009d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d38:	4770      	bx	lr

08009d3a <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009d3a:	b480      	push	{r7}
 8009d3c:	b085      	sub	sp, #20
 8009d3e:	af00      	add	r7, sp, #0
 8009d40:	6078      	str	r0, [r7, #4]
 8009d42:	460b      	mov	r3, r1
 8009d44:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009d46:	2300      	movs	r3, #0
 8009d48:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8009d50:	78fa      	ldrb	r2, [r7, #3]
 8009d52:	429a      	cmp	r2, r3
 8009d54:	d204      	bcs.n	8009d60 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	78fa      	ldrb	r2, [r7, #3]
 8009d5a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8009d5e:	e001      	b.n	8009d64 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8009d60:	2302      	movs	r3, #2
 8009d62:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d66:	4618      	mov	r0, r3
 8009d68:	3714      	adds	r7, #20
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d70:	4770      	bx	lr

08009d72 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8009d72:	b480      	push	{r7}
 8009d74:	b087      	sub	sp, #28
 8009d76:	af00      	add	r7, sp, #0
 8009d78:	6078      	str	r0, [r7, #4]
 8009d7a:	4608      	mov	r0, r1
 8009d7c:	4611      	mov	r1, r2
 8009d7e:	461a      	mov	r2, r3
 8009d80:	4603      	mov	r3, r0
 8009d82:	70fb      	strb	r3, [r7, #3]
 8009d84:	460b      	mov	r3, r1
 8009d86:	70bb      	strb	r3, [r7, #2]
 8009d88:	4613      	mov	r3, r2
 8009d8a:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009d90:	2300      	movs	r3, #0
 8009d92:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009d9a:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009d9c:	e025      	b.n	8009dea <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8009d9e:	7dfb      	ldrb	r3, [r7, #23]
 8009da0:	221a      	movs	r2, #26
 8009da2:	fb02 f303 	mul.w	r3, r2, r3
 8009da6:	3308      	adds	r3, #8
 8009da8:	68fa      	ldr	r2, [r7, #12]
 8009daa:	4413      	add	r3, r2
 8009dac:	3302      	adds	r3, #2
 8009dae:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009db0:	693b      	ldr	r3, [r7, #16]
 8009db2:	795b      	ldrb	r3, [r3, #5]
 8009db4:	78fa      	ldrb	r2, [r7, #3]
 8009db6:	429a      	cmp	r2, r3
 8009db8:	d002      	beq.n	8009dc0 <USBH_FindInterface+0x4e>
 8009dba:	78fb      	ldrb	r3, [r7, #3]
 8009dbc:	2bff      	cmp	r3, #255	@ 0xff
 8009dbe:	d111      	bne.n	8009de4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009dc0:	693b      	ldr	r3, [r7, #16]
 8009dc2:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009dc4:	78ba      	ldrb	r2, [r7, #2]
 8009dc6:	429a      	cmp	r2, r3
 8009dc8:	d002      	beq.n	8009dd0 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009dca:	78bb      	ldrb	r3, [r7, #2]
 8009dcc:	2bff      	cmp	r3, #255	@ 0xff
 8009dce:	d109      	bne.n	8009de4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009dd0:	693b      	ldr	r3, [r7, #16]
 8009dd2:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009dd4:	787a      	ldrb	r2, [r7, #1]
 8009dd6:	429a      	cmp	r2, r3
 8009dd8:	d002      	beq.n	8009de0 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009dda:	787b      	ldrb	r3, [r7, #1]
 8009ddc:	2bff      	cmp	r3, #255	@ 0xff
 8009dde:	d101      	bne.n	8009de4 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8009de0:	7dfb      	ldrb	r3, [r7, #23]
 8009de2:	e006      	b.n	8009df2 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8009de4:	7dfb      	ldrb	r3, [r7, #23]
 8009de6:	3301      	adds	r3, #1
 8009de8:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009dea:	7dfb      	ldrb	r3, [r7, #23]
 8009dec:	2b01      	cmp	r3, #1
 8009dee:	d9d6      	bls.n	8009d9e <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8009df0:	23ff      	movs	r3, #255	@ 0xff
}
 8009df2:	4618      	mov	r0, r3
 8009df4:	371c      	adds	r7, #28
 8009df6:	46bd      	mov	sp, r7
 8009df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfc:	4770      	bx	lr

08009dfe <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8009dfe:	b580      	push	{r7, lr}
 8009e00:	b082      	sub	sp, #8
 8009e02:	af00      	add	r7, sp, #0
 8009e04:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8009e06:	6878      	ldr	r0, [r7, #4]
 8009e08:	f001 fcfc 	bl	800b804 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8009e0c:	2101      	movs	r1, #1
 8009e0e:	6878      	ldr	r0, [r7, #4]
 8009e10:	f001 fe03 	bl	800ba1a <USBH_LL_DriverVBUS>

  return USBH_OK;
 8009e14:	2300      	movs	r3, #0
}
 8009e16:	4618      	mov	r0, r3
 8009e18:	3708      	adds	r7, #8
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	bd80      	pop	{r7, pc}
	...

08009e20 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b088      	sub	sp, #32
 8009e24:	af04      	add	r7, sp, #16
 8009e26:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009e28:	2302      	movs	r3, #2
 8009e2a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8009e36:	b2db      	uxtb	r3, r3
 8009e38:	2b01      	cmp	r3, #1
 8009e3a:	d102      	bne.n	8009e42 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2203      	movs	r2, #3
 8009e40:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	781b      	ldrb	r3, [r3, #0]
 8009e46:	b2db      	uxtb	r3, r3
 8009e48:	2b0b      	cmp	r3, #11
 8009e4a:	f200 81bc 	bhi.w	800a1c6 <USBH_Process+0x3a6>
 8009e4e:	a201      	add	r2, pc, #4	@ (adr r2, 8009e54 <USBH_Process+0x34>)
 8009e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e54:	08009e85 	.word	0x08009e85
 8009e58:	08009eb7 	.word	0x08009eb7
 8009e5c:	08009f21 	.word	0x08009f21
 8009e60:	0800a161 	.word	0x0800a161
 8009e64:	0800a1c7 	.word	0x0800a1c7
 8009e68:	08009fc1 	.word	0x08009fc1
 8009e6c:	0800a107 	.word	0x0800a107
 8009e70:	08009ff7 	.word	0x08009ff7
 8009e74:	0800a017 	.word	0x0800a017
 8009e78:	0800a035 	.word	0x0800a035
 8009e7c:	0800a079 	.word	0x0800a079
 8009e80:	0800a149 	.word	0x0800a149
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8009e8a:	b2db      	uxtb	r3, r3
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	f000 819c 	beq.w	800a1ca <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	2201      	movs	r2, #1
 8009e96:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8009e98:	20c8      	movs	r0, #200	@ 0xc8
 8009e9a:	f001 fe08 	bl	800baae <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	f001 fd0d 	bl	800b8be <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2200      	movs	r2, #0
 8009eb0:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009eb4:	e189      	b.n	800a1ca <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8009ebc:	b2db      	uxtb	r3, r3
 8009ebe:	2b01      	cmp	r3, #1
 8009ec0:	d107      	bne.n	8009ed2 <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2202      	movs	r2, #2
 8009ece:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009ed0:	e18a      	b.n	800a1e8 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8009ed8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009edc:	d914      	bls.n	8009f08 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009ee4:	3301      	adds	r3, #1
 8009ee6:	b2da      	uxtb	r2, r3
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009ef4:	2b03      	cmp	r3, #3
 8009ef6:	d903      	bls.n	8009f00 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	220d      	movs	r2, #13
 8009efc:	701a      	strb	r2, [r3, #0]
      break;
 8009efe:	e173      	b.n	800a1e8 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2200      	movs	r2, #0
 8009f04:	701a      	strb	r2, [r3, #0]
      break;
 8009f06:	e16f      	b.n	800a1e8 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8009f0e:	f103 020a 	add.w	r2, r3, #10
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8009f18:	200a      	movs	r0, #10
 8009f1a:	f001 fdc8 	bl	800baae <USBH_Delay>
      break;
 8009f1e:	e163      	b.n	800a1e8 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d005      	beq.n	8009f36 <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009f30:	2104      	movs	r1, #4
 8009f32:	6878      	ldr	r0, [r7, #4]
 8009f34:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8009f36:	2064      	movs	r0, #100	@ 0x64
 8009f38:	f001 fdb9 	bl	800baae <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8009f3c:	6878      	ldr	r0, [r7, #4]
 8009f3e:	f001 fc97 	bl	800b870 <USBH_LL_GetSpeed>
 8009f42:	4603      	mov	r3, r0
 8009f44:	461a      	mov	r2, r3
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2205      	movs	r2, #5
 8009f50:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8009f52:	2100      	movs	r1, #0
 8009f54:	6878      	ldr	r0, [r7, #4]
 8009f56:	f001 faa2 	bl	800b49e <USBH_AllocPipe>
 8009f5a:	4603      	mov	r3, r0
 8009f5c:	461a      	mov	r2, r3
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8009f62:	2180      	movs	r1, #128	@ 0x80
 8009f64:	6878      	ldr	r0, [r7, #4]
 8009f66:	f001 fa9a 	bl	800b49e <USBH_AllocPipe>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	461a      	mov	r2, r3
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	7919      	ldrb	r1, [r3, #4]
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009f82:	687a      	ldr	r2, [r7, #4]
 8009f84:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009f86:	9202      	str	r2, [sp, #8]
 8009f88:	2200      	movs	r2, #0
 8009f8a:	9201      	str	r2, [sp, #4]
 8009f8c:	9300      	str	r3, [sp, #0]
 8009f8e:	4603      	mov	r3, r0
 8009f90:	2280      	movs	r2, #128	@ 0x80
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f001 fa54 	bl	800b440 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	7959      	ldrb	r1, [r3, #5]
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009fa8:	687a      	ldr	r2, [r7, #4]
 8009faa:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009fac:	9202      	str	r2, [sp, #8]
 8009fae:	2200      	movs	r2, #0
 8009fb0:	9201      	str	r2, [sp, #4]
 8009fb2:	9300      	str	r3, [sp, #0]
 8009fb4:	4603      	mov	r3, r0
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	6878      	ldr	r0, [r7, #4]
 8009fba:	f001 fa41 	bl	800b440 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009fbe:	e113      	b.n	800a1e8 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f000 f917 	bl	800a1f4 <USBH_HandleEnum>
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8009fca:	7bbb      	ldrb	r3, [r7, #14]
 8009fcc:	b2db      	uxtb	r3, r3
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	f040 80fd 	bne.w	800a1ce <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8009fe2:	2b01      	cmp	r3, #1
 8009fe4:	d103      	bne.n	8009fee <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2208      	movs	r2, #8
 8009fea:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009fec:	e0ef      	b.n	800a1ce <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	2207      	movs	r2, #7
 8009ff2:	701a      	strb	r2, [r3, #0]
      break;
 8009ff4:	e0eb      	b.n	800a1ce <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	f000 80e8 	beq.w	800a1d2 <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a008:	2101      	movs	r1, #1
 800a00a:	6878      	ldr	r0, [r7, #4]
 800a00c:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	2208      	movs	r2, #8
 800a012:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800a014:	e0dd      	b.n	800a1d2 <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800a01c:	4619      	mov	r1, r3
 800a01e:	6878      	ldr	r0, [r7, #4]
 800a020:	f000 fc3f 	bl	800a8a2 <USBH_SetCfg>
 800a024:	4603      	mov	r3, r0
 800a026:	2b00      	cmp	r3, #0
 800a028:	f040 80d5 	bne.w	800a1d6 <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2209      	movs	r2, #9
 800a030:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a032:	e0d0      	b.n	800a1d6 <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800a03a:	f003 0320 	and.w	r3, r3, #32
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d016      	beq.n	800a070 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800a042:	2101      	movs	r1, #1
 800a044:	6878      	ldr	r0, [r7, #4]
 800a046:	f000 fc4f 	bl	800a8e8 <USBH_SetFeature>
 800a04a:	4603      	mov	r3, r0
 800a04c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a04e:	7bbb      	ldrb	r3, [r7, #14]
 800a050:	b2db      	uxtb	r3, r3
 800a052:	2b00      	cmp	r3, #0
 800a054:	d103      	bne.n	800a05e <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	220a      	movs	r2, #10
 800a05a:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a05c:	e0bd      	b.n	800a1da <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 800a05e:	7bbb      	ldrb	r3, [r7, #14]
 800a060:	b2db      	uxtb	r3, r3
 800a062:	2b03      	cmp	r3, #3
 800a064:	f040 80b9 	bne.w	800a1da <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	220a      	movs	r2, #10
 800a06c:	701a      	strb	r2, [r3, #0]
      break;
 800a06e:	e0b4      	b.n	800a1da <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	220a      	movs	r2, #10
 800a074:	701a      	strb	r2, [r3, #0]
      break;
 800a076:	e0b0      	b.n	800a1da <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800a07e:	2b00      	cmp	r3, #0
 800a080:	f000 80ad 	beq.w	800a1de <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2200      	movs	r2, #0
 800a088:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a08c:	2300      	movs	r3, #0
 800a08e:	73fb      	strb	r3, [r7, #15]
 800a090:	e016      	b.n	800a0c0 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800a092:	7bfa      	ldrb	r2, [r7, #15]
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	32de      	adds	r2, #222	@ 0xde
 800a098:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a09c:	791a      	ldrb	r2, [r3, #4]
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800a0a4:	429a      	cmp	r2, r3
 800a0a6:	d108      	bne.n	800a0ba <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 800a0a8:	7bfa      	ldrb	r2, [r7, #15]
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	32de      	adds	r2, #222	@ 0xde
 800a0ae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800a0b8:	e005      	b.n	800a0c6 <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a0ba:	7bfb      	ldrb	r3, [r7, #15]
 800a0bc:	3301      	adds	r3, #1
 800a0be:	73fb      	strb	r3, [r7, #15]
 800a0c0:	7bfb      	ldrb	r3, [r7, #15]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d0e5      	beq.n	800a092 <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d016      	beq.n	800a0fe <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a0d6:	689b      	ldr	r3, [r3, #8]
 800a0d8:	6878      	ldr	r0, [r7, #4]
 800a0da:	4798      	blx	r3
 800a0dc:	4603      	mov	r3, r0
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d109      	bne.n	800a0f6 <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	2206      	movs	r2, #6
 800a0e6:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a0ee:	2103      	movs	r1, #3
 800a0f0:	6878      	ldr	r0, [r7, #4]
 800a0f2:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a0f4:	e073      	b.n	800a1de <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	220d      	movs	r2, #13
 800a0fa:	701a      	strb	r2, [r3, #0]
      break;
 800a0fc:	e06f      	b.n	800a1de <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	220d      	movs	r2, #13
 800a102:	701a      	strb	r2, [r3, #0]
      break;
 800a104:	e06b      	b.n	800a1de <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d017      	beq.n	800a140 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a116:	691b      	ldr	r3, [r3, #16]
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	4798      	blx	r3
 800a11c:	4603      	mov	r3, r0
 800a11e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a120:	7bbb      	ldrb	r3, [r7, #14]
 800a122:	b2db      	uxtb	r3, r3
 800a124:	2b00      	cmp	r3, #0
 800a126:	d103      	bne.n	800a130 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	220b      	movs	r2, #11
 800a12c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a12e:	e058      	b.n	800a1e2 <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 800a130:	7bbb      	ldrb	r3, [r7, #14]
 800a132:	b2db      	uxtb	r3, r3
 800a134:	2b02      	cmp	r3, #2
 800a136:	d154      	bne.n	800a1e2 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	220d      	movs	r2, #13
 800a13c:	701a      	strb	r2, [r3, #0]
      break;
 800a13e:	e050      	b.n	800a1e2 <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	220d      	movs	r2, #13
 800a144:	701a      	strb	r2, [r3, #0]
      break;
 800a146:	e04c      	b.n	800a1e2 <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d049      	beq.n	800a1e6 <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a158:	695b      	ldr	r3, [r3, #20]
 800a15a:	6878      	ldr	r0, [r7, #4]
 800a15c:	4798      	blx	r3
      }
      break;
 800a15e:	e042      	b.n	800a1e6 <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2200      	movs	r2, #0
 800a164:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800a168:	6878      	ldr	r0, [r7, #4]
 800a16a:	f7ff fd4b 	bl	8009c04 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a174:	2b00      	cmp	r3, #0
 800a176:	d009      	beq.n	800a18c <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a17e:	68db      	ldr	r3, [r3, #12]
 800a180:	6878      	ldr	r0, [r7, #4]
 800a182:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2200      	movs	r2, #0
 800a188:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a192:	2b00      	cmp	r3, #0
 800a194:	d005      	beq.n	800a1a2 <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a19c:	2105      	movs	r1, #5
 800a19e:	6878      	ldr	r0, [r7, #4]
 800a1a0:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800a1a8:	b2db      	uxtb	r3, r3
 800a1aa:	2b01      	cmp	r3, #1
 800a1ac:	d107      	bne.n	800a1be <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800a1b6:	6878      	ldr	r0, [r7, #4]
 800a1b8:	f7ff fe21 	bl	8009dfe <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a1bc:	e014      	b.n	800a1e8 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 800a1be:	6878      	ldr	r0, [r7, #4]
 800a1c0:	f001 fb20 	bl	800b804 <USBH_LL_Start>
      break;
 800a1c4:	e010      	b.n	800a1e8 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 800a1c6:	bf00      	nop
 800a1c8:	e00e      	b.n	800a1e8 <USBH_Process+0x3c8>
      break;
 800a1ca:	bf00      	nop
 800a1cc:	e00c      	b.n	800a1e8 <USBH_Process+0x3c8>
      break;
 800a1ce:	bf00      	nop
 800a1d0:	e00a      	b.n	800a1e8 <USBH_Process+0x3c8>
    break;
 800a1d2:	bf00      	nop
 800a1d4:	e008      	b.n	800a1e8 <USBH_Process+0x3c8>
      break;
 800a1d6:	bf00      	nop
 800a1d8:	e006      	b.n	800a1e8 <USBH_Process+0x3c8>
      break;
 800a1da:	bf00      	nop
 800a1dc:	e004      	b.n	800a1e8 <USBH_Process+0x3c8>
      break;
 800a1de:	bf00      	nop
 800a1e0:	e002      	b.n	800a1e8 <USBH_Process+0x3c8>
      break;
 800a1e2:	bf00      	nop
 800a1e4:	e000      	b.n	800a1e8 <USBH_Process+0x3c8>
      break;
 800a1e6:	bf00      	nop
  }
  return USBH_OK;
 800a1e8:	2300      	movs	r3, #0
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	3710      	adds	r7, #16
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}
 800a1f2:	bf00      	nop

0800a1f4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b088      	sub	sp, #32
 800a1f8:	af04      	add	r7, sp, #16
 800a1fa:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800a1fc:	2301      	movs	r3, #1
 800a1fe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800a200:	2301      	movs	r3, #1
 800a202:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	785b      	ldrb	r3, [r3, #1]
 800a208:	2b07      	cmp	r3, #7
 800a20a:	f200 81bd 	bhi.w	800a588 <USBH_HandleEnum+0x394>
 800a20e:	a201      	add	r2, pc, #4	@ (adr r2, 800a214 <USBH_HandleEnum+0x20>)
 800a210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a214:	0800a235 	.word	0x0800a235
 800a218:	0800a2ef 	.word	0x0800a2ef
 800a21c:	0800a359 	.word	0x0800a359
 800a220:	0800a3e3 	.word	0x0800a3e3
 800a224:	0800a44d 	.word	0x0800a44d
 800a228:	0800a4bd 	.word	0x0800a4bd
 800a22c:	0800a503 	.word	0x0800a503
 800a230:	0800a549 	.word	0x0800a549
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800a234:	2108      	movs	r1, #8
 800a236:	6878      	ldr	r0, [r7, #4]
 800a238:	f000 fa50 	bl	800a6dc <USBH_Get_DevDesc>
 800a23c:	4603      	mov	r3, r0
 800a23e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a240:	7bbb      	ldrb	r3, [r7, #14]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d12e      	bne.n	800a2a4 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2201      	movs	r2, #1
 800a254:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	7919      	ldrb	r1, [r3, #4]
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a266:	687a      	ldr	r2, [r7, #4]
 800a268:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a26a:	9202      	str	r2, [sp, #8]
 800a26c:	2200      	movs	r2, #0
 800a26e:	9201      	str	r2, [sp, #4]
 800a270:	9300      	str	r3, [sp, #0]
 800a272:	4603      	mov	r3, r0
 800a274:	2280      	movs	r2, #128	@ 0x80
 800a276:	6878      	ldr	r0, [r7, #4]
 800a278:	f001 f8e2 	bl	800b440 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	7959      	ldrb	r1, [r3, #5]
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a28c:	687a      	ldr	r2, [r7, #4]
 800a28e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a290:	9202      	str	r2, [sp, #8]
 800a292:	2200      	movs	r2, #0
 800a294:	9201      	str	r2, [sp, #4]
 800a296:	9300      	str	r3, [sp, #0]
 800a298:	4603      	mov	r3, r0
 800a29a:	2200      	movs	r2, #0
 800a29c:	6878      	ldr	r0, [r7, #4]
 800a29e:	f001 f8cf 	bl	800b440 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a2a2:	e173      	b.n	800a58c <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a2a4:	7bbb      	ldrb	r3, [r7, #14]
 800a2a6:	2b03      	cmp	r3, #3
 800a2a8:	f040 8170 	bne.w	800a58c <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a2b2:	3301      	adds	r3, #1
 800a2b4:	b2da      	uxtb	r2, r3
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a2c2:	2b03      	cmp	r3, #3
 800a2c4:	d903      	bls.n	800a2ce <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	220d      	movs	r2, #13
 800a2ca:	701a      	strb	r2, [r3, #0]
      break;
 800a2cc:	e15e      	b.n	800a58c <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	795b      	ldrb	r3, [r3, #5]
 800a2d2:	4619      	mov	r1, r3
 800a2d4:	6878      	ldr	r0, [r7, #4]
 800a2d6:	f001 f903 	bl	800b4e0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	791b      	ldrb	r3, [r3, #4]
 800a2de:	4619      	mov	r1, r3
 800a2e0:	6878      	ldr	r0, [r7, #4]
 800a2e2:	f001 f8fd 	bl	800b4e0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	701a      	strb	r2, [r3, #0]
      break;
 800a2ec:	e14e      	b.n	800a58c <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800a2ee:	2112      	movs	r1, #18
 800a2f0:	6878      	ldr	r0, [r7, #4]
 800a2f2:	f000 f9f3 	bl	800a6dc <USBH_Get_DevDesc>
 800a2f6:	4603      	mov	r3, r0
 800a2f8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a2fa:	7bbb      	ldrb	r3, [r7, #14]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d103      	bne.n	800a308 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2202      	movs	r2, #2
 800a304:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a306:	e143      	b.n	800a590 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a308:	7bbb      	ldrb	r3, [r7, #14]
 800a30a:	2b03      	cmp	r3, #3
 800a30c:	f040 8140 	bne.w	800a590 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a316:	3301      	adds	r3, #1
 800a318:	b2da      	uxtb	r2, r3
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a326:	2b03      	cmp	r3, #3
 800a328:	d903      	bls.n	800a332 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	220d      	movs	r2, #13
 800a32e:	701a      	strb	r2, [r3, #0]
      break;
 800a330:	e12e      	b.n	800a590 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	795b      	ldrb	r3, [r3, #5]
 800a336:	4619      	mov	r1, r3
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	f001 f8d1 	bl	800b4e0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	791b      	ldrb	r3, [r3, #4]
 800a342:	4619      	mov	r1, r3
 800a344:	6878      	ldr	r0, [r7, #4]
 800a346:	f001 f8cb 	bl	800b4e0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	2200      	movs	r2, #0
 800a34e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	2200      	movs	r2, #0
 800a354:	701a      	strb	r2, [r3, #0]
      break;
 800a356:	e11b      	b.n	800a590 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800a358:	2101      	movs	r1, #1
 800a35a:	6878      	ldr	r0, [r7, #4]
 800a35c:	f000 fa7d 	bl	800a85a <USBH_SetAddress>
 800a360:	4603      	mov	r3, r0
 800a362:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a364:	7bbb      	ldrb	r3, [r7, #14]
 800a366:	2b00      	cmp	r3, #0
 800a368:	d130      	bne.n	800a3cc <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800a36a:	2002      	movs	r0, #2
 800a36c:	f001 fb9f 	bl	800baae <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	2201      	movs	r2, #1
 800a374:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2203      	movs	r2, #3
 800a37c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	7919      	ldrb	r1, [r3, #4]
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a38e:	687a      	ldr	r2, [r7, #4]
 800a390:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a392:	9202      	str	r2, [sp, #8]
 800a394:	2200      	movs	r2, #0
 800a396:	9201      	str	r2, [sp, #4]
 800a398:	9300      	str	r3, [sp, #0]
 800a39a:	4603      	mov	r3, r0
 800a39c:	2280      	movs	r2, #128	@ 0x80
 800a39e:	6878      	ldr	r0, [r7, #4]
 800a3a0:	f001 f84e 	bl	800b440 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	7959      	ldrb	r1, [r3, #5]
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a3b4:	687a      	ldr	r2, [r7, #4]
 800a3b6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a3b8:	9202      	str	r2, [sp, #8]
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	9201      	str	r2, [sp, #4]
 800a3be:	9300      	str	r3, [sp, #0]
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	6878      	ldr	r0, [r7, #4]
 800a3c6:	f001 f83b 	bl	800b440 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a3ca:	e0e3      	b.n	800a594 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a3cc:	7bbb      	ldrb	r3, [r7, #14]
 800a3ce:	2b03      	cmp	r3, #3
 800a3d0:	f040 80e0 	bne.w	800a594 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	220d      	movs	r2, #13
 800a3d8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	2200      	movs	r2, #0
 800a3de:	705a      	strb	r2, [r3, #1]
      break;
 800a3e0:	e0d8      	b.n	800a594 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800a3e2:	2109      	movs	r1, #9
 800a3e4:	6878      	ldr	r0, [r7, #4]
 800a3e6:	f000 f9a5 	bl	800a734 <USBH_Get_CfgDesc>
 800a3ea:	4603      	mov	r3, r0
 800a3ec:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a3ee:	7bbb      	ldrb	r3, [r7, #14]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d103      	bne.n	800a3fc <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	2204      	movs	r2, #4
 800a3f8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a3fa:	e0cd      	b.n	800a598 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a3fc:	7bbb      	ldrb	r3, [r7, #14]
 800a3fe:	2b03      	cmp	r3, #3
 800a400:	f040 80ca 	bne.w	800a598 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a40a:	3301      	adds	r3, #1
 800a40c:	b2da      	uxtb	r2, r3
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a41a:	2b03      	cmp	r3, #3
 800a41c:	d903      	bls.n	800a426 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	220d      	movs	r2, #13
 800a422:	701a      	strb	r2, [r3, #0]
      break;
 800a424:	e0b8      	b.n	800a598 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	795b      	ldrb	r3, [r3, #5]
 800a42a:	4619      	mov	r1, r3
 800a42c:	6878      	ldr	r0, [r7, #4]
 800a42e:	f001 f857 	bl	800b4e0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	791b      	ldrb	r3, [r3, #4]
 800a436:	4619      	mov	r1, r3
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f001 f851 	bl	800b4e0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2200      	movs	r2, #0
 800a442:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2200      	movs	r2, #0
 800a448:	701a      	strb	r2, [r3, #0]
      break;
 800a44a:	e0a5      	b.n	800a598 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800a452:	4619      	mov	r1, r3
 800a454:	6878      	ldr	r0, [r7, #4]
 800a456:	f000 f96d 	bl	800a734 <USBH_Get_CfgDesc>
 800a45a:	4603      	mov	r3, r0
 800a45c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a45e:	7bbb      	ldrb	r3, [r7, #14]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d103      	bne.n	800a46c <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	2205      	movs	r2, #5
 800a468:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a46a:	e097      	b.n	800a59c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a46c:	7bbb      	ldrb	r3, [r7, #14]
 800a46e:	2b03      	cmp	r3, #3
 800a470:	f040 8094 	bne.w	800a59c <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a47a:	3301      	adds	r3, #1
 800a47c:	b2da      	uxtb	r2, r3
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a48a:	2b03      	cmp	r3, #3
 800a48c:	d903      	bls.n	800a496 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	220d      	movs	r2, #13
 800a492:	701a      	strb	r2, [r3, #0]
      break;
 800a494:	e082      	b.n	800a59c <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	795b      	ldrb	r3, [r3, #5]
 800a49a:	4619      	mov	r1, r3
 800a49c:	6878      	ldr	r0, [r7, #4]
 800a49e:	f001 f81f 	bl	800b4e0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	791b      	ldrb	r3, [r3, #4]
 800a4a6:	4619      	mov	r1, r3
 800a4a8:	6878      	ldr	r0, [r7, #4]
 800a4aa:	f001 f819 	bl	800b4e0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	701a      	strb	r2, [r3, #0]
      break;
 800a4ba:	e06f      	b.n	800a59c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d019      	beq.n	800a4fa <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a4d2:	23ff      	movs	r3, #255	@ 0xff
 800a4d4:	6878      	ldr	r0, [r7, #4]
 800a4d6:	f000 f957 	bl	800a788 <USBH_Get_StringDesc>
 800a4da:	4603      	mov	r3, r0
 800a4dc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a4de:	7bbb      	ldrb	r3, [r7, #14]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d103      	bne.n	800a4ec <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2206      	movs	r2, #6
 800a4e8:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800a4ea:	e059      	b.n	800a5a0 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a4ec:	7bbb      	ldrb	r3, [r7, #14]
 800a4ee:	2b03      	cmp	r3, #3
 800a4f0:	d156      	bne.n	800a5a0 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	2206      	movs	r2, #6
 800a4f6:	705a      	strb	r2, [r3, #1]
      break;
 800a4f8:	e052      	b.n	800a5a0 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	2206      	movs	r2, #6
 800a4fe:	705a      	strb	r2, [r3, #1]
      break;
 800a500:	e04e      	b.n	800a5a0 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d019      	beq.n	800a540 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a518:	23ff      	movs	r3, #255	@ 0xff
 800a51a:	6878      	ldr	r0, [r7, #4]
 800a51c:	f000 f934 	bl	800a788 <USBH_Get_StringDesc>
 800a520:	4603      	mov	r3, r0
 800a522:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a524:	7bbb      	ldrb	r3, [r7, #14]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d103      	bne.n	800a532 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2207      	movs	r2, #7
 800a52e:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800a530:	e038      	b.n	800a5a4 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a532:	7bbb      	ldrb	r3, [r7, #14]
 800a534:	2b03      	cmp	r3, #3
 800a536:	d135      	bne.n	800a5a4 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2207      	movs	r2, #7
 800a53c:	705a      	strb	r2, [r3, #1]
      break;
 800a53e:	e031      	b.n	800a5a4 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	2207      	movs	r2, #7
 800a544:	705a      	strb	r2, [r3, #1]
      break;
 800a546:	e02d      	b.n	800a5a4 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d017      	beq.n	800a582 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a55e:	23ff      	movs	r3, #255	@ 0xff
 800a560:	6878      	ldr	r0, [r7, #4]
 800a562:	f000 f911 	bl	800a788 <USBH_Get_StringDesc>
 800a566:	4603      	mov	r3, r0
 800a568:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a56a:	7bbb      	ldrb	r3, [r7, #14]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d102      	bne.n	800a576 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800a570:	2300      	movs	r3, #0
 800a572:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800a574:	e018      	b.n	800a5a8 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a576:	7bbb      	ldrb	r3, [r7, #14]
 800a578:	2b03      	cmp	r3, #3
 800a57a:	d115      	bne.n	800a5a8 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800a57c:	2300      	movs	r3, #0
 800a57e:	73fb      	strb	r3, [r7, #15]
      break;
 800a580:	e012      	b.n	800a5a8 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800a582:	2300      	movs	r3, #0
 800a584:	73fb      	strb	r3, [r7, #15]
      break;
 800a586:	e00f      	b.n	800a5a8 <USBH_HandleEnum+0x3b4>

    default:
      break;
 800a588:	bf00      	nop
 800a58a:	e00e      	b.n	800a5aa <USBH_HandleEnum+0x3b6>
      break;
 800a58c:	bf00      	nop
 800a58e:	e00c      	b.n	800a5aa <USBH_HandleEnum+0x3b6>
      break;
 800a590:	bf00      	nop
 800a592:	e00a      	b.n	800a5aa <USBH_HandleEnum+0x3b6>
      break;
 800a594:	bf00      	nop
 800a596:	e008      	b.n	800a5aa <USBH_HandleEnum+0x3b6>
      break;
 800a598:	bf00      	nop
 800a59a:	e006      	b.n	800a5aa <USBH_HandleEnum+0x3b6>
      break;
 800a59c:	bf00      	nop
 800a59e:	e004      	b.n	800a5aa <USBH_HandleEnum+0x3b6>
      break;
 800a5a0:	bf00      	nop
 800a5a2:	e002      	b.n	800a5aa <USBH_HandleEnum+0x3b6>
      break;
 800a5a4:	bf00      	nop
 800a5a6:	e000      	b.n	800a5aa <USBH_HandleEnum+0x3b6>
      break;
 800a5a8:	bf00      	nop
  }
  return Status;
 800a5aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	3710      	adds	r7, #16
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	bd80      	pop	{r7, pc}

0800a5b4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800a5b4:	b480      	push	{r7}
 800a5b6:	b083      	sub	sp, #12
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
 800a5bc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	683a      	ldr	r2, [r7, #0]
 800a5c2:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800a5c6:	bf00      	nop
 800a5c8:	370c      	adds	r7, #12
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d0:	4770      	bx	lr

0800a5d2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800a5d2:	b580      	push	{r7, lr}
 800a5d4:	b082      	sub	sp, #8
 800a5d6:	af00      	add	r7, sp, #0
 800a5d8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a5e0:	1c5a      	adds	r2, r3, #1
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800a5e8:	6878      	ldr	r0, [r7, #4]
 800a5ea:	f000 f804 	bl	800a5f6 <USBH_HandleSof>
}
 800a5ee:	bf00      	nop
 800a5f0:	3708      	adds	r7, #8
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	bd80      	pop	{r7, pc}

0800a5f6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800a5f6:	b580      	push	{r7, lr}
 800a5f8:	b082      	sub	sp, #8
 800a5fa:	af00      	add	r7, sp, #0
 800a5fc:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	781b      	ldrb	r3, [r3, #0]
 800a602:	b2db      	uxtb	r3, r3
 800a604:	2b0b      	cmp	r3, #11
 800a606:	d10a      	bne.n	800a61e <USBH_HandleSof+0x28>
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d005      	beq.n	800a61e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a618:	699b      	ldr	r3, [r3, #24]
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	4798      	blx	r3
  }
}
 800a61e:	bf00      	nop
 800a620:	3708      	adds	r7, #8
 800a622:	46bd      	mov	sp, r7
 800a624:	bd80      	pop	{r7, pc}

0800a626 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800a626:	b480      	push	{r7}
 800a628:	b083      	sub	sp, #12
 800a62a:	af00      	add	r7, sp, #0
 800a62c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	2201      	movs	r2, #1
 800a632:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800a636:	bf00      	nop
}
 800a638:	370c      	adds	r7, #12
 800a63a:	46bd      	mov	sp, r7
 800a63c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a640:	4770      	bx	lr

0800a642 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800a642:	b480      	push	{r7}
 800a644:	b083      	sub	sp, #12
 800a646:	af00      	add	r7, sp, #0
 800a648:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	2200      	movs	r2, #0
 800a64e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	2201      	movs	r2, #1
 800a656:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800a65a:	bf00      	nop
}
 800a65c:	370c      	adds	r7, #12
 800a65e:	46bd      	mov	sp, r7
 800a660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a664:	4770      	bx	lr

0800a666 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800a666:	b480      	push	{r7}
 800a668:	b083      	sub	sp, #12
 800a66a:	af00      	add	r7, sp, #0
 800a66c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2201      	movs	r2, #1
 800a672:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	2200      	movs	r2, #0
 800a67a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	2200      	movs	r2, #0
 800a682:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800a686:	2300      	movs	r3, #0
}
 800a688:	4618      	mov	r0, r3
 800a68a:	370c      	adds	r7, #12
 800a68c:	46bd      	mov	sp, r7
 800a68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a692:	4770      	bx	lr

0800a694 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b082      	sub	sp, #8
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2201      	movs	r2, #1
 800a6a0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	2200      	movs	r2, #0
 800a6b0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800a6b4:	6878      	ldr	r0, [r7, #4]
 800a6b6:	f001 f8c0 	bl	800b83a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	791b      	ldrb	r3, [r3, #4]
 800a6be:	4619      	mov	r1, r3
 800a6c0:	6878      	ldr	r0, [r7, #4]
 800a6c2:	f000 ff0d 	bl	800b4e0 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	795b      	ldrb	r3, [r3, #5]
 800a6ca:	4619      	mov	r1, r3
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	f000 ff07 	bl	800b4e0 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800a6d2:	2300      	movs	r3, #0
}
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	3708      	adds	r7, #8
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bd80      	pop	{r7, pc}

0800a6dc <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b086      	sub	sp, #24
 800a6e0:	af02      	add	r7, sp, #8
 800a6e2:	6078      	str	r0, [r7, #4]
 800a6e4:	460b      	mov	r3, r1
 800a6e6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800a6e8:	887b      	ldrh	r3, [r7, #2]
 800a6ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6ee:	d901      	bls.n	800a6f4 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a6f0:	2303      	movs	r3, #3
 800a6f2:	e01b      	b.n	800a72c <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800a6fa:	887b      	ldrh	r3, [r7, #2]
 800a6fc:	9300      	str	r3, [sp, #0]
 800a6fe:	4613      	mov	r3, r2
 800a700:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a704:	2100      	movs	r1, #0
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f000 f872 	bl	800a7f0 <USBH_GetDescriptor>
 800a70c:	4603      	mov	r3, r0
 800a70e:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800a710:	7bfb      	ldrb	r3, [r7, #15]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d109      	bne.n	800a72a <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800a71c:	887a      	ldrh	r2, [r7, #2]
 800a71e:	4619      	mov	r1, r3
 800a720:	6878      	ldr	r0, [r7, #4]
 800a722:	f000 f929 	bl	800a978 <USBH_ParseDevDesc>
 800a726:	4603      	mov	r3, r0
 800a728:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a72a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a72c:	4618      	mov	r0, r3
 800a72e:	3710      	adds	r7, #16
 800a730:	46bd      	mov	sp, r7
 800a732:	bd80      	pop	{r7, pc}

0800a734 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800a734:	b580      	push	{r7, lr}
 800a736:	b086      	sub	sp, #24
 800a738:	af02      	add	r7, sp, #8
 800a73a:	6078      	str	r0, [r7, #4]
 800a73c:	460b      	mov	r3, r1
 800a73e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	331c      	adds	r3, #28
 800a744:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800a746:	887b      	ldrh	r3, [r7, #2]
 800a748:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a74c:	d901      	bls.n	800a752 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a74e:	2303      	movs	r3, #3
 800a750:	e016      	b.n	800a780 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800a752:	887b      	ldrh	r3, [r7, #2]
 800a754:	9300      	str	r3, [sp, #0]
 800a756:	68bb      	ldr	r3, [r7, #8]
 800a758:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a75c:	2100      	movs	r1, #0
 800a75e:	6878      	ldr	r0, [r7, #4]
 800a760:	f000 f846 	bl	800a7f0 <USBH_GetDescriptor>
 800a764:	4603      	mov	r3, r0
 800a766:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800a768:	7bfb      	ldrb	r3, [r7, #15]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d107      	bne.n	800a77e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800a76e:	887b      	ldrh	r3, [r7, #2]
 800a770:	461a      	mov	r2, r3
 800a772:	68b9      	ldr	r1, [r7, #8]
 800a774:	6878      	ldr	r0, [r7, #4]
 800a776:	f000 f9af 	bl	800aad8 <USBH_ParseCfgDesc>
 800a77a:	4603      	mov	r3, r0
 800a77c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a77e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a780:	4618      	mov	r0, r3
 800a782:	3710      	adds	r7, #16
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}

0800a788 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b088      	sub	sp, #32
 800a78c:	af02      	add	r7, sp, #8
 800a78e:	60f8      	str	r0, [r7, #12]
 800a790:	607a      	str	r2, [r7, #4]
 800a792:	461a      	mov	r2, r3
 800a794:	460b      	mov	r3, r1
 800a796:	72fb      	strb	r3, [r7, #11]
 800a798:	4613      	mov	r3, r2
 800a79a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800a79c:	893b      	ldrh	r3, [r7, #8]
 800a79e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a7a2:	d802      	bhi.n	800a7aa <USBH_Get_StringDesc+0x22>
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d101      	bne.n	800a7ae <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a7aa:	2303      	movs	r3, #3
 800a7ac:	e01c      	b.n	800a7e8 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800a7ae:	7afb      	ldrb	r3, [r7, #11]
 800a7b0:	b29b      	uxth	r3, r3
 800a7b2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800a7b6:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800a7be:	893b      	ldrh	r3, [r7, #8]
 800a7c0:	9300      	str	r3, [sp, #0]
 800a7c2:	460b      	mov	r3, r1
 800a7c4:	2100      	movs	r1, #0
 800a7c6:	68f8      	ldr	r0, [r7, #12]
 800a7c8:	f000 f812 	bl	800a7f0 <USBH_GetDescriptor>
 800a7cc:	4603      	mov	r3, r0
 800a7ce:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800a7d0:	7dfb      	ldrb	r3, [r7, #23]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d107      	bne.n	800a7e6 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800a7dc:	893a      	ldrh	r2, [r7, #8]
 800a7de:	6879      	ldr	r1, [r7, #4]
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	f000 fb8c 	bl	800aefe <USBH_ParseStringDesc>
  }

  return status;
 800a7e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7e8:	4618      	mov	r0, r3
 800a7ea:	3718      	adds	r7, #24
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	bd80      	pop	{r7, pc}

0800a7f0 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800a7f0:	b580      	push	{r7, lr}
 800a7f2:	b084      	sub	sp, #16
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	60f8      	str	r0, [r7, #12]
 800a7f8:	607b      	str	r3, [r7, #4]
 800a7fa:	460b      	mov	r3, r1
 800a7fc:	72fb      	strb	r3, [r7, #11]
 800a7fe:	4613      	mov	r3, r2
 800a800:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	789b      	ldrb	r3, [r3, #2]
 800a806:	2b01      	cmp	r3, #1
 800a808:	d11c      	bne.n	800a844 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800a80a:	7afb      	ldrb	r3, [r7, #11]
 800a80c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a810:	b2da      	uxtb	r2, r3
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	2206      	movs	r2, #6
 800a81a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	893a      	ldrh	r2, [r7, #8]
 800a820:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800a822:	893b      	ldrh	r3, [r7, #8]
 800a824:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a828:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a82c:	d104      	bne.n	800a838 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	f240 4209 	movw	r2, #1033	@ 0x409
 800a834:	829a      	strh	r2, [r3, #20]
 800a836:	e002      	b.n	800a83e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	2200      	movs	r2, #0
 800a83c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	8b3a      	ldrh	r2, [r7, #24]
 800a842:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800a844:	8b3b      	ldrh	r3, [r7, #24]
 800a846:	461a      	mov	r2, r3
 800a848:	6879      	ldr	r1, [r7, #4]
 800a84a:	68f8      	ldr	r0, [r7, #12]
 800a84c:	f000 fba4 	bl	800af98 <USBH_CtlReq>
 800a850:	4603      	mov	r3, r0
}
 800a852:	4618      	mov	r0, r3
 800a854:	3710      	adds	r7, #16
 800a856:	46bd      	mov	sp, r7
 800a858:	bd80      	pop	{r7, pc}

0800a85a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800a85a:	b580      	push	{r7, lr}
 800a85c:	b082      	sub	sp, #8
 800a85e:	af00      	add	r7, sp, #0
 800a860:	6078      	str	r0, [r7, #4]
 800a862:	460b      	mov	r3, r1
 800a864:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	789b      	ldrb	r3, [r3, #2]
 800a86a:	2b01      	cmp	r3, #1
 800a86c:	d10f      	bne.n	800a88e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	2200      	movs	r2, #0
 800a872:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2205      	movs	r2, #5
 800a878:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800a87a:	78fb      	ldrb	r3, [r7, #3]
 800a87c:	b29a      	uxth	r2, r3
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	2200      	movs	r2, #0
 800a886:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	2200      	movs	r2, #0
 800a88c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a88e:	2200      	movs	r2, #0
 800a890:	2100      	movs	r1, #0
 800a892:	6878      	ldr	r0, [r7, #4]
 800a894:	f000 fb80 	bl	800af98 <USBH_CtlReq>
 800a898:	4603      	mov	r3, r0
}
 800a89a:	4618      	mov	r0, r3
 800a89c:	3708      	adds	r7, #8
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	bd80      	pop	{r7, pc}

0800a8a2 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800a8a2:	b580      	push	{r7, lr}
 800a8a4:	b082      	sub	sp, #8
 800a8a6:	af00      	add	r7, sp, #0
 800a8a8:	6078      	str	r0, [r7, #4]
 800a8aa:	460b      	mov	r3, r1
 800a8ac:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	789b      	ldrb	r3, [r3, #2]
 800a8b2:	2b01      	cmp	r3, #1
 800a8b4:	d10e      	bne.n	800a8d4 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	2209      	movs	r2, #9
 800a8c0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	887a      	ldrh	r2, [r7, #2]
 800a8c6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	2100      	movs	r1, #0
 800a8d8:	6878      	ldr	r0, [r7, #4]
 800a8da:	f000 fb5d 	bl	800af98 <USBH_CtlReq>
 800a8de:	4603      	mov	r3, r0
}
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	3708      	adds	r7, #8
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd80      	pop	{r7, pc}

0800a8e8 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b082      	sub	sp, #8
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
 800a8f0:	460b      	mov	r3, r1
 800a8f2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	789b      	ldrb	r3, [r3, #2]
 800a8f8:	2b01      	cmp	r3, #1
 800a8fa:	d10f      	bne.n	800a91c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	2200      	movs	r2, #0
 800a900:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2203      	movs	r2, #3
 800a906:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800a908:	78fb      	ldrb	r3, [r7, #3]
 800a90a:	b29a      	uxth	r2, r3
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2200      	movs	r2, #0
 800a914:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	2200      	movs	r2, #0
 800a91a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a91c:	2200      	movs	r2, #0
 800a91e:	2100      	movs	r1, #0
 800a920:	6878      	ldr	r0, [r7, #4]
 800a922:	f000 fb39 	bl	800af98 <USBH_CtlReq>
 800a926:	4603      	mov	r3, r0
}
 800a928:	4618      	mov	r0, r3
 800a92a:	3708      	adds	r7, #8
 800a92c:	46bd      	mov	sp, r7
 800a92e:	bd80      	pop	{r7, pc}

0800a930 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800a930:	b580      	push	{r7, lr}
 800a932:	b082      	sub	sp, #8
 800a934:	af00      	add	r7, sp, #0
 800a936:	6078      	str	r0, [r7, #4]
 800a938:	460b      	mov	r3, r1
 800a93a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	789b      	ldrb	r3, [r3, #2]
 800a940:	2b01      	cmp	r3, #1
 800a942:	d10f      	bne.n	800a964 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	2202      	movs	r2, #2
 800a948:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	2201      	movs	r2, #1
 800a94e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	2200      	movs	r2, #0
 800a954:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800a956:	78fb      	ldrb	r3, [r7, #3]
 800a958:	b29a      	uxth	r2, r3
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	2200      	movs	r2, #0
 800a962:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a964:	2200      	movs	r2, #0
 800a966:	2100      	movs	r1, #0
 800a968:	6878      	ldr	r0, [r7, #4]
 800a96a:	f000 fb15 	bl	800af98 <USBH_CtlReq>
 800a96e:	4603      	mov	r3, r0
}
 800a970:	4618      	mov	r0, r3
 800a972:	3708      	adds	r7, #8
 800a974:	46bd      	mov	sp, r7
 800a976:	bd80      	pop	{r7, pc}

0800a978 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800a978:	b480      	push	{r7}
 800a97a:	b087      	sub	sp, #28
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	60f8      	str	r0, [r7, #12]
 800a980:	60b9      	str	r1, [r7, #8]
 800a982:	4613      	mov	r3, r2
 800a984:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800a98c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800a98e:	2300      	movs	r3, #0
 800a990:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800a992:	68bb      	ldr	r3, [r7, #8]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d101      	bne.n	800a99c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800a998:	2302      	movs	r3, #2
 800a99a:	e094      	b.n	800aac6 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800a99c:	68bb      	ldr	r3, [r7, #8]
 800a99e:	781a      	ldrb	r2, [r3, #0]
 800a9a0:	693b      	ldr	r3, [r7, #16]
 800a9a2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800a9a4:	68bb      	ldr	r3, [r7, #8]
 800a9a6:	785a      	ldrb	r2, [r3, #1]
 800a9a8:	693b      	ldr	r3, [r7, #16]
 800a9aa:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800a9ac:	68bb      	ldr	r3, [r7, #8]
 800a9ae:	3302      	adds	r3, #2
 800a9b0:	781b      	ldrb	r3, [r3, #0]
 800a9b2:	461a      	mov	r2, r3
 800a9b4:	68bb      	ldr	r3, [r7, #8]
 800a9b6:	3303      	adds	r3, #3
 800a9b8:	781b      	ldrb	r3, [r3, #0]
 800a9ba:	021b      	lsls	r3, r3, #8
 800a9bc:	b29b      	uxth	r3, r3
 800a9be:	4313      	orrs	r3, r2
 800a9c0:	b29a      	uxth	r2, r3
 800a9c2:	693b      	ldr	r3, [r7, #16]
 800a9c4:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800a9c6:	68bb      	ldr	r3, [r7, #8]
 800a9c8:	791a      	ldrb	r2, [r3, #4]
 800a9ca:	693b      	ldr	r3, [r7, #16]
 800a9cc:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800a9ce:	68bb      	ldr	r3, [r7, #8]
 800a9d0:	795a      	ldrb	r2, [r3, #5]
 800a9d2:	693b      	ldr	r3, [r7, #16]
 800a9d4:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800a9d6:	68bb      	ldr	r3, [r7, #8]
 800a9d8:	799a      	ldrb	r2, [r3, #6]
 800a9da:	693b      	ldr	r3, [r7, #16]
 800a9dc:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800a9de:	68bb      	ldr	r3, [r7, #8]
 800a9e0:	79da      	ldrb	r2, [r3, #7]
 800a9e2:	693b      	ldr	r3, [r7, #16]
 800a9e4:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d004      	beq.n	800a9fa <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800a9f6:	2b01      	cmp	r3, #1
 800a9f8:	d11b      	bne.n	800aa32 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800a9fa:	693b      	ldr	r3, [r7, #16]
 800a9fc:	79db      	ldrb	r3, [r3, #7]
 800a9fe:	2b20      	cmp	r3, #32
 800aa00:	dc0f      	bgt.n	800aa22 <USBH_ParseDevDesc+0xaa>
 800aa02:	2b08      	cmp	r3, #8
 800aa04:	db0f      	blt.n	800aa26 <USBH_ParseDevDesc+0xae>
 800aa06:	3b08      	subs	r3, #8
 800aa08:	4a32      	ldr	r2, [pc, #200]	@ (800aad4 <USBH_ParseDevDesc+0x15c>)
 800aa0a:	fa22 f303 	lsr.w	r3, r2, r3
 800aa0e:	f003 0301 	and.w	r3, r3, #1
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	bf14      	ite	ne
 800aa16:	2301      	movne	r3, #1
 800aa18:	2300      	moveq	r3, #0
 800aa1a:	b2db      	uxtb	r3, r3
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d106      	bne.n	800aa2e <USBH_ParseDevDesc+0xb6>
 800aa20:	e001      	b.n	800aa26 <USBH_ParseDevDesc+0xae>
 800aa22:	2b40      	cmp	r3, #64	@ 0x40
 800aa24:	d003      	beq.n	800aa2e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800aa26:	693b      	ldr	r3, [r7, #16]
 800aa28:	2208      	movs	r2, #8
 800aa2a:	71da      	strb	r2, [r3, #7]
        break;
 800aa2c:	e000      	b.n	800aa30 <USBH_ParseDevDesc+0xb8>
        break;
 800aa2e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800aa30:	e00e      	b.n	800aa50 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800aa38:	2b02      	cmp	r3, #2
 800aa3a:	d107      	bne.n	800aa4c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800aa3c:	693b      	ldr	r3, [r7, #16]
 800aa3e:	79db      	ldrb	r3, [r3, #7]
 800aa40:	2b08      	cmp	r3, #8
 800aa42:	d005      	beq.n	800aa50 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800aa44:	693b      	ldr	r3, [r7, #16]
 800aa46:	2208      	movs	r2, #8
 800aa48:	71da      	strb	r2, [r3, #7]
 800aa4a:	e001      	b.n	800aa50 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800aa4c:	2303      	movs	r3, #3
 800aa4e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800aa50:	88fb      	ldrh	r3, [r7, #6]
 800aa52:	2b08      	cmp	r3, #8
 800aa54:	d936      	bls.n	800aac4 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800aa56:	68bb      	ldr	r3, [r7, #8]
 800aa58:	3308      	adds	r3, #8
 800aa5a:	781b      	ldrb	r3, [r3, #0]
 800aa5c:	461a      	mov	r2, r3
 800aa5e:	68bb      	ldr	r3, [r7, #8]
 800aa60:	3309      	adds	r3, #9
 800aa62:	781b      	ldrb	r3, [r3, #0]
 800aa64:	021b      	lsls	r3, r3, #8
 800aa66:	b29b      	uxth	r3, r3
 800aa68:	4313      	orrs	r3, r2
 800aa6a:	b29a      	uxth	r2, r3
 800aa6c:	693b      	ldr	r3, [r7, #16]
 800aa6e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	330a      	adds	r3, #10
 800aa74:	781b      	ldrb	r3, [r3, #0]
 800aa76:	461a      	mov	r2, r3
 800aa78:	68bb      	ldr	r3, [r7, #8]
 800aa7a:	330b      	adds	r3, #11
 800aa7c:	781b      	ldrb	r3, [r3, #0]
 800aa7e:	021b      	lsls	r3, r3, #8
 800aa80:	b29b      	uxth	r3, r3
 800aa82:	4313      	orrs	r3, r2
 800aa84:	b29a      	uxth	r2, r3
 800aa86:	693b      	ldr	r3, [r7, #16]
 800aa88:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	330c      	adds	r3, #12
 800aa8e:	781b      	ldrb	r3, [r3, #0]
 800aa90:	461a      	mov	r2, r3
 800aa92:	68bb      	ldr	r3, [r7, #8]
 800aa94:	330d      	adds	r3, #13
 800aa96:	781b      	ldrb	r3, [r3, #0]
 800aa98:	021b      	lsls	r3, r3, #8
 800aa9a:	b29b      	uxth	r3, r3
 800aa9c:	4313      	orrs	r3, r2
 800aa9e:	b29a      	uxth	r2, r3
 800aaa0:	693b      	ldr	r3, [r7, #16]
 800aaa2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	7b9a      	ldrb	r2, [r3, #14]
 800aaa8:	693b      	ldr	r3, [r7, #16]
 800aaaa:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	7bda      	ldrb	r2, [r3, #15]
 800aab0:	693b      	ldr	r3, [r7, #16]
 800aab2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800aab4:	68bb      	ldr	r3, [r7, #8]
 800aab6:	7c1a      	ldrb	r2, [r3, #16]
 800aab8:	693b      	ldr	r3, [r7, #16]
 800aaba:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800aabc:	68bb      	ldr	r3, [r7, #8]
 800aabe:	7c5a      	ldrb	r2, [r3, #17]
 800aac0:	693b      	ldr	r3, [r7, #16]
 800aac2:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800aac4:	7dfb      	ldrb	r3, [r7, #23]
}
 800aac6:	4618      	mov	r0, r3
 800aac8:	371c      	adds	r7, #28
 800aaca:	46bd      	mov	sp, r7
 800aacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad0:	4770      	bx	lr
 800aad2:	bf00      	nop
 800aad4:	01000101 	.word	0x01000101

0800aad8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b08c      	sub	sp, #48	@ 0x30
 800aadc:	af00      	add	r7, sp, #0
 800aade:	60f8      	str	r0, [r7, #12]
 800aae0:	60b9      	str	r1, [r7, #8]
 800aae2:	4613      	mov	r3, r2
 800aae4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800aaec:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800aaee:	2300      	movs	r3, #0
 800aaf0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800aafa:	2300      	movs	r3, #0
 800aafc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800ab00:	68bb      	ldr	r3, [r7, #8]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d101      	bne.n	800ab0a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800ab06:	2302      	movs	r3, #2
 800ab08:	e0de      	b.n	800acc8 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800ab0a:	68bb      	ldr	r3, [r7, #8]
 800ab0c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800ab0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab10:	781b      	ldrb	r3, [r3, #0]
 800ab12:	2b09      	cmp	r3, #9
 800ab14:	d002      	beq.n	800ab1c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800ab16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab18:	2209      	movs	r2, #9
 800ab1a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800ab1c:	68bb      	ldr	r3, [r7, #8]
 800ab1e:	781a      	ldrb	r2, [r3, #0]
 800ab20:	6a3b      	ldr	r3, [r7, #32]
 800ab22:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	785a      	ldrb	r2, [r3, #1]
 800ab28:	6a3b      	ldr	r3, [r7, #32]
 800ab2a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800ab2c:	68bb      	ldr	r3, [r7, #8]
 800ab2e:	3302      	adds	r3, #2
 800ab30:	781b      	ldrb	r3, [r3, #0]
 800ab32:	461a      	mov	r2, r3
 800ab34:	68bb      	ldr	r3, [r7, #8]
 800ab36:	3303      	adds	r3, #3
 800ab38:	781b      	ldrb	r3, [r3, #0]
 800ab3a:	021b      	lsls	r3, r3, #8
 800ab3c:	b29b      	uxth	r3, r3
 800ab3e:	4313      	orrs	r3, r2
 800ab40:	b29b      	uxth	r3, r3
 800ab42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab46:	bf28      	it	cs
 800ab48:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800ab4c:	b29a      	uxth	r2, r3
 800ab4e:	6a3b      	ldr	r3, [r7, #32]
 800ab50:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800ab52:	68bb      	ldr	r3, [r7, #8]
 800ab54:	791a      	ldrb	r2, [r3, #4]
 800ab56:	6a3b      	ldr	r3, [r7, #32]
 800ab58:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800ab5a:	68bb      	ldr	r3, [r7, #8]
 800ab5c:	795a      	ldrb	r2, [r3, #5]
 800ab5e:	6a3b      	ldr	r3, [r7, #32]
 800ab60:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	799a      	ldrb	r2, [r3, #6]
 800ab66:	6a3b      	ldr	r3, [r7, #32]
 800ab68:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800ab6a:	68bb      	ldr	r3, [r7, #8]
 800ab6c:	79da      	ldrb	r2, [r3, #7]
 800ab6e:	6a3b      	ldr	r3, [r7, #32]
 800ab70:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800ab72:	68bb      	ldr	r3, [r7, #8]
 800ab74:	7a1a      	ldrb	r2, [r3, #8]
 800ab76:	6a3b      	ldr	r3, [r7, #32]
 800ab78:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800ab7a:	88fb      	ldrh	r3, [r7, #6]
 800ab7c:	2b09      	cmp	r3, #9
 800ab7e:	f240 80a1 	bls.w	800acc4 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800ab82:	2309      	movs	r3, #9
 800ab84:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800ab86:	2300      	movs	r3, #0
 800ab88:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800ab8a:	e085      	b.n	800ac98 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ab8c:	f107 0316 	add.w	r3, r7, #22
 800ab90:	4619      	mov	r1, r3
 800ab92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ab94:	f000 f9e6 	bl	800af64 <USBH_GetNextDesc>
 800ab98:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800ab9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab9c:	785b      	ldrb	r3, [r3, #1]
 800ab9e:	2b04      	cmp	r3, #4
 800aba0:	d17a      	bne.n	800ac98 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800aba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aba4:	781b      	ldrb	r3, [r3, #0]
 800aba6:	2b09      	cmp	r3, #9
 800aba8:	d002      	beq.n	800abb0 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800abaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abac:	2209      	movs	r2, #9
 800abae:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800abb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800abb4:	221a      	movs	r2, #26
 800abb6:	fb02 f303 	mul.w	r3, r2, r3
 800abba:	3308      	adds	r3, #8
 800abbc:	6a3a      	ldr	r2, [r7, #32]
 800abbe:	4413      	add	r3, r2
 800abc0:	3302      	adds	r3, #2
 800abc2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800abc4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800abc6:	69f8      	ldr	r0, [r7, #28]
 800abc8:	f000 f882 	bl	800acd0 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800abcc:	2300      	movs	r3, #0
 800abce:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800abd2:	2300      	movs	r3, #0
 800abd4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800abd6:	e043      	b.n	800ac60 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800abd8:	f107 0316 	add.w	r3, r7, #22
 800abdc:	4619      	mov	r1, r3
 800abde:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800abe0:	f000 f9c0 	bl	800af64 <USBH_GetNextDesc>
 800abe4:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800abe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abe8:	785b      	ldrb	r3, [r3, #1]
 800abea:	2b05      	cmp	r3, #5
 800abec:	d138      	bne.n	800ac60 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800abee:	69fb      	ldr	r3, [r7, #28]
 800abf0:	795b      	ldrb	r3, [r3, #5]
 800abf2:	2b01      	cmp	r3, #1
 800abf4:	d113      	bne.n	800ac1e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800abf6:	69fb      	ldr	r3, [r7, #28]
 800abf8:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800abfa:	2b02      	cmp	r3, #2
 800abfc:	d003      	beq.n	800ac06 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800abfe:	69fb      	ldr	r3, [r7, #28]
 800ac00:	799b      	ldrb	r3, [r3, #6]
 800ac02:	2b03      	cmp	r3, #3
 800ac04:	d10b      	bne.n	800ac1e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ac06:	69fb      	ldr	r3, [r7, #28]
 800ac08:	79db      	ldrb	r3, [r3, #7]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d10b      	bne.n	800ac26 <USBH_ParseCfgDesc+0x14e>
 800ac0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac10:	781b      	ldrb	r3, [r3, #0]
 800ac12:	2b09      	cmp	r3, #9
 800ac14:	d007      	beq.n	800ac26 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800ac16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac18:	2209      	movs	r2, #9
 800ac1a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ac1c:	e003      	b.n	800ac26 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800ac1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac20:	2207      	movs	r2, #7
 800ac22:	701a      	strb	r2, [r3, #0]
 800ac24:	e000      	b.n	800ac28 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ac26:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800ac28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ac2c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800ac30:	3201      	adds	r2, #1
 800ac32:	00d2      	lsls	r2, r2, #3
 800ac34:	211a      	movs	r1, #26
 800ac36:	fb01 f303 	mul.w	r3, r1, r3
 800ac3a:	4413      	add	r3, r2
 800ac3c:	3308      	adds	r3, #8
 800ac3e:	6a3a      	ldr	r2, [r7, #32]
 800ac40:	4413      	add	r3, r2
 800ac42:	3304      	adds	r3, #4
 800ac44:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800ac46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ac48:	69b9      	ldr	r1, [r7, #24]
 800ac4a:	68f8      	ldr	r0, [r7, #12]
 800ac4c:	f000 f86f 	bl	800ad2e <USBH_ParseEPDesc>
 800ac50:	4603      	mov	r3, r0
 800ac52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800ac56:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ac5a:	3301      	adds	r3, #1
 800ac5c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800ac60:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ac64:	2b01      	cmp	r3, #1
 800ac66:	d80a      	bhi.n	800ac7e <USBH_ParseCfgDesc+0x1a6>
 800ac68:	69fb      	ldr	r3, [r7, #28]
 800ac6a:	791b      	ldrb	r3, [r3, #4]
 800ac6c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800ac70:	429a      	cmp	r2, r3
 800ac72:	d204      	bcs.n	800ac7e <USBH_ParseCfgDesc+0x1a6>
 800ac74:	6a3b      	ldr	r3, [r7, #32]
 800ac76:	885a      	ldrh	r2, [r3, #2]
 800ac78:	8afb      	ldrh	r3, [r7, #22]
 800ac7a:	429a      	cmp	r2, r3
 800ac7c:	d8ac      	bhi.n	800abd8 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800ac7e:	69fb      	ldr	r3, [r7, #28]
 800ac80:	791b      	ldrb	r3, [r3, #4]
 800ac82:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800ac86:	429a      	cmp	r2, r3
 800ac88:	d201      	bcs.n	800ac8e <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800ac8a:	2303      	movs	r3, #3
 800ac8c:	e01c      	b.n	800acc8 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800ac8e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ac92:	3301      	adds	r3, #1
 800ac94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800ac98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ac9c:	2b01      	cmp	r3, #1
 800ac9e:	d805      	bhi.n	800acac <USBH_ParseCfgDesc+0x1d4>
 800aca0:	6a3b      	ldr	r3, [r7, #32]
 800aca2:	885a      	ldrh	r2, [r3, #2]
 800aca4:	8afb      	ldrh	r3, [r7, #22]
 800aca6:	429a      	cmp	r2, r3
 800aca8:	f63f af70 	bhi.w	800ab8c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800acac:	6a3b      	ldr	r3, [r7, #32]
 800acae:	791b      	ldrb	r3, [r3, #4]
 800acb0:	2b02      	cmp	r3, #2
 800acb2:	bf28      	it	cs
 800acb4:	2302      	movcs	r3, #2
 800acb6:	b2db      	uxtb	r3, r3
 800acb8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800acbc:	429a      	cmp	r2, r3
 800acbe:	d201      	bcs.n	800acc4 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800acc0:	2303      	movs	r3, #3
 800acc2:	e001      	b.n	800acc8 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800acc4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800acc8:	4618      	mov	r0, r3
 800acca:	3730      	adds	r7, #48	@ 0x30
 800accc:	46bd      	mov	sp, r7
 800acce:	bd80      	pop	{r7, pc}

0800acd0 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800acd0:	b480      	push	{r7}
 800acd2:	b083      	sub	sp, #12
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	6078      	str	r0, [r7, #4]
 800acd8:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	781a      	ldrb	r2, [r3, #0]
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800ace2:	683b      	ldr	r3, [r7, #0]
 800ace4:	785a      	ldrb	r2, [r3, #1]
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800acea:	683b      	ldr	r3, [r7, #0]
 800acec:	789a      	ldrb	r2, [r3, #2]
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800acf2:	683b      	ldr	r3, [r7, #0]
 800acf4:	78da      	ldrb	r2, [r3, #3]
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800acfa:	683b      	ldr	r3, [r7, #0]
 800acfc:	791a      	ldrb	r2, [r3, #4]
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800ad02:	683b      	ldr	r3, [r7, #0]
 800ad04:	795a      	ldrb	r2, [r3, #5]
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800ad0a:	683b      	ldr	r3, [r7, #0]
 800ad0c:	799a      	ldrb	r2, [r3, #6]
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	79da      	ldrb	r2, [r3, #7]
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	7a1a      	ldrb	r2, [r3, #8]
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	721a      	strb	r2, [r3, #8]
}
 800ad22:	bf00      	nop
 800ad24:	370c      	adds	r7, #12
 800ad26:	46bd      	mov	sp, r7
 800ad28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2c:	4770      	bx	lr

0800ad2e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800ad2e:	b480      	push	{r7}
 800ad30:	b087      	sub	sp, #28
 800ad32:	af00      	add	r7, sp, #0
 800ad34:	60f8      	str	r0, [r7, #12]
 800ad36:	60b9      	str	r1, [r7, #8]
 800ad38:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	781a      	ldrb	r2, [r3, #0]
 800ad42:	68bb      	ldr	r3, [r7, #8]
 800ad44:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	785a      	ldrb	r2, [r3, #1]
 800ad4a:	68bb      	ldr	r3, [r7, #8]
 800ad4c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	789a      	ldrb	r2, [r3, #2]
 800ad52:	68bb      	ldr	r3, [r7, #8]
 800ad54:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	78da      	ldrb	r2, [r3, #3]
 800ad5a:	68bb      	ldr	r3, [r7, #8]
 800ad5c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	3304      	adds	r3, #4
 800ad62:	781b      	ldrb	r3, [r3, #0]
 800ad64:	461a      	mov	r2, r3
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	3305      	adds	r3, #5
 800ad6a:	781b      	ldrb	r3, [r3, #0]
 800ad6c:	021b      	lsls	r3, r3, #8
 800ad6e:	b29b      	uxth	r3, r3
 800ad70:	4313      	orrs	r3, r2
 800ad72:	b29a      	uxth	r2, r3
 800ad74:	68bb      	ldr	r3, [r7, #8]
 800ad76:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	799a      	ldrb	r2, [r3, #6]
 800ad7c:	68bb      	ldr	r3, [r7, #8]
 800ad7e:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800ad80:	68bb      	ldr	r3, [r7, #8]
 800ad82:	889b      	ldrh	r3, [r3, #4]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d009      	beq.n	800ad9c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800ad88:	68bb      	ldr	r3, [r7, #8]
 800ad8a:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800ad8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ad90:	d804      	bhi.n	800ad9c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800ad92:	68bb      	ldr	r3, [r7, #8]
 800ad94:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800ad96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad9a:	d901      	bls.n	800ada0 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800ad9c:	2303      	movs	r3, #3
 800ad9e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d136      	bne.n	800ae18 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800adaa:	68bb      	ldr	r3, [r7, #8]
 800adac:	78db      	ldrb	r3, [r3, #3]
 800adae:	f003 0303 	and.w	r3, r3, #3
 800adb2:	2b02      	cmp	r3, #2
 800adb4:	d108      	bne.n	800adc8 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800adb6:	68bb      	ldr	r3, [r7, #8]
 800adb8:	889b      	ldrh	r3, [r3, #4]
 800adba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800adbe:	f240 8097 	bls.w	800aef0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800adc2:	2303      	movs	r3, #3
 800adc4:	75fb      	strb	r3, [r7, #23]
 800adc6:	e093      	b.n	800aef0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800adc8:	68bb      	ldr	r3, [r7, #8]
 800adca:	78db      	ldrb	r3, [r3, #3]
 800adcc:	f003 0303 	and.w	r3, r3, #3
 800add0:	2b00      	cmp	r3, #0
 800add2:	d107      	bne.n	800ade4 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800add4:	68bb      	ldr	r3, [r7, #8]
 800add6:	889b      	ldrh	r3, [r3, #4]
 800add8:	2b40      	cmp	r3, #64	@ 0x40
 800adda:	f240 8089 	bls.w	800aef0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800adde:	2303      	movs	r3, #3
 800ade0:	75fb      	strb	r3, [r7, #23]
 800ade2:	e085      	b.n	800aef0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800ade4:	68bb      	ldr	r3, [r7, #8]
 800ade6:	78db      	ldrb	r3, [r3, #3]
 800ade8:	f003 0303 	and.w	r3, r3, #3
 800adec:	2b01      	cmp	r3, #1
 800adee:	d005      	beq.n	800adfc <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800adf0:	68bb      	ldr	r3, [r7, #8]
 800adf2:	78db      	ldrb	r3, [r3, #3]
 800adf4:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800adf8:	2b03      	cmp	r3, #3
 800adfa:	d10a      	bne.n	800ae12 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800adfc:	68bb      	ldr	r3, [r7, #8]
 800adfe:	799b      	ldrb	r3, [r3, #6]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d003      	beq.n	800ae0c <USBH_ParseEPDesc+0xde>
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	799b      	ldrb	r3, [r3, #6]
 800ae08:	2b10      	cmp	r3, #16
 800ae0a:	d970      	bls.n	800aeee <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800ae0c:	2303      	movs	r3, #3
 800ae0e:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800ae10:	e06d      	b.n	800aeee <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800ae12:	2303      	movs	r3, #3
 800ae14:	75fb      	strb	r3, [r7, #23]
 800ae16:	e06b      	b.n	800aef0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ae1e:	2b01      	cmp	r3, #1
 800ae20:	d13c      	bne.n	800ae9c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800ae22:	68bb      	ldr	r3, [r7, #8]
 800ae24:	78db      	ldrb	r3, [r3, #3]
 800ae26:	f003 0303 	and.w	r3, r3, #3
 800ae2a:	2b02      	cmp	r3, #2
 800ae2c:	d005      	beq.n	800ae3a <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800ae2e:	68bb      	ldr	r3, [r7, #8]
 800ae30:	78db      	ldrb	r3, [r3, #3]
 800ae32:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d106      	bne.n	800ae48 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ae3a:	68bb      	ldr	r3, [r7, #8]
 800ae3c:	889b      	ldrh	r3, [r3, #4]
 800ae3e:	2b40      	cmp	r3, #64	@ 0x40
 800ae40:	d956      	bls.n	800aef0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ae42:	2303      	movs	r3, #3
 800ae44:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ae46:	e053      	b.n	800aef0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800ae48:	68bb      	ldr	r3, [r7, #8]
 800ae4a:	78db      	ldrb	r3, [r3, #3]
 800ae4c:	f003 0303 	and.w	r3, r3, #3
 800ae50:	2b01      	cmp	r3, #1
 800ae52:	d10e      	bne.n	800ae72 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800ae54:	68bb      	ldr	r3, [r7, #8]
 800ae56:	799b      	ldrb	r3, [r3, #6]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d007      	beq.n	800ae6c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800ae5c:	68bb      	ldr	r3, [r7, #8]
 800ae5e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800ae60:	2b10      	cmp	r3, #16
 800ae62:	d803      	bhi.n	800ae6c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800ae64:	68bb      	ldr	r3, [r7, #8]
 800ae66:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800ae68:	2b40      	cmp	r3, #64	@ 0x40
 800ae6a:	d941      	bls.n	800aef0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ae6c:	2303      	movs	r3, #3
 800ae6e:	75fb      	strb	r3, [r7, #23]
 800ae70:	e03e      	b.n	800aef0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800ae72:	68bb      	ldr	r3, [r7, #8]
 800ae74:	78db      	ldrb	r3, [r3, #3]
 800ae76:	f003 0303 	and.w	r3, r3, #3
 800ae7a:	2b03      	cmp	r3, #3
 800ae7c:	d10b      	bne.n	800ae96 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800ae7e:	68bb      	ldr	r3, [r7, #8]
 800ae80:	799b      	ldrb	r3, [r3, #6]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d004      	beq.n	800ae90 <USBH_ParseEPDesc+0x162>
 800ae86:	68bb      	ldr	r3, [r7, #8]
 800ae88:	889b      	ldrh	r3, [r3, #4]
 800ae8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ae8e:	d32f      	bcc.n	800aef0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ae90:	2303      	movs	r3, #3
 800ae92:	75fb      	strb	r3, [r7, #23]
 800ae94:	e02c      	b.n	800aef0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800ae96:	2303      	movs	r3, #3
 800ae98:	75fb      	strb	r3, [r7, #23]
 800ae9a:	e029      	b.n	800aef0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800aea2:	2b02      	cmp	r3, #2
 800aea4:	d120      	bne.n	800aee8 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800aea6:	68bb      	ldr	r3, [r7, #8]
 800aea8:	78db      	ldrb	r3, [r3, #3]
 800aeaa:	f003 0303 	and.w	r3, r3, #3
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d106      	bne.n	800aec0 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800aeb2:	68bb      	ldr	r3, [r7, #8]
 800aeb4:	889b      	ldrh	r3, [r3, #4]
 800aeb6:	2b08      	cmp	r3, #8
 800aeb8:	d01a      	beq.n	800aef0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800aeba:	2303      	movs	r3, #3
 800aebc:	75fb      	strb	r3, [r7, #23]
 800aebe:	e017      	b.n	800aef0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800aec0:	68bb      	ldr	r3, [r7, #8]
 800aec2:	78db      	ldrb	r3, [r3, #3]
 800aec4:	f003 0303 	and.w	r3, r3, #3
 800aec8:	2b03      	cmp	r3, #3
 800aeca:	d10a      	bne.n	800aee2 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800aecc:	68bb      	ldr	r3, [r7, #8]
 800aece:	799b      	ldrb	r3, [r3, #6]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d003      	beq.n	800aedc <USBH_ParseEPDesc+0x1ae>
 800aed4:	68bb      	ldr	r3, [r7, #8]
 800aed6:	889b      	ldrh	r3, [r3, #4]
 800aed8:	2b08      	cmp	r3, #8
 800aeda:	d909      	bls.n	800aef0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800aedc:	2303      	movs	r3, #3
 800aede:	75fb      	strb	r3, [r7, #23]
 800aee0:	e006      	b.n	800aef0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800aee2:	2303      	movs	r3, #3
 800aee4:	75fb      	strb	r3, [r7, #23]
 800aee6:	e003      	b.n	800aef0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800aee8:	2303      	movs	r3, #3
 800aeea:	75fb      	strb	r3, [r7, #23]
 800aeec:	e000      	b.n	800aef0 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800aeee:	bf00      	nop
  }

  return status;
 800aef0:	7dfb      	ldrb	r3, [r7, #23]
}
 800aef2:	4618      	mov	r0, r3
 800aef4:	371c      	adds	r7, #28
 800aef6:	46bd      	mov	sp, r7
 800aef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aefc:	4770      	bx	lr

0800aefe <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800aefe:	b480      	push	{r7}
 800af00:	b087      	sub	sp, #28
 800af02:	af00      	add	r7, sp, #0
 800af04:	60f8      	str	r0, [r7, #12]
 800af06:	60b9      	str	r1, [r7, #8]
 800af08:	4613      	mov	r3, r2
 800af0a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	3301      	adds	r3, #1
 800af10:	781b      	ldrb	r3, [r3, #0]
 800af12:	2b03      	cmp	r3, #3
 800af14:	d120      	bne.n	800af58 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	781b      	ldrb	r3, [r3, #0]
 800af1a:	1e9a      	subs	r2, r3, #2
 800af1c:	88fb      	ldrh	r3, [r7, #6]
 800af1e:	4293      	cmp	r3, r2
 800af20:	bf28      	it	cs
 800af22:	4613      	movcs	r3, r2
 800af24:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	3302      	adds	r3, #2
 800af2a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800af2c:	2300      	movs	r3, #0
 800af2e:	82fb      	strh	r3, [r7, #22]
 800af30:	e00b      	b.n	800af4a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800af32:	8afb      	ldrh	r3, [r7, #22]
 800af34:	68fa      	ldr	r2, [r7, #12]
 800af36:	4413      	add	r3, r2
 800af38:	781a      	ldrb	r2, [r3, #0]
 800af3a:	68bb      	ldr	r3, [r7, #8]
 800af3c:	701a      	strb	r2, [r3, #0]
      pdest++;
 800af3e:	68bb      	ldr	r3, [r7, #8]
 800af40:	3301      	adds	r3, #1
 800af42:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800af44:	8afb      	ldrh	r3, [r7, #22]
 800af46:	3302      	adds	r3, #2
 800af48:	82fb      	strh	r3, [r7, #22]
 800af4a:	8afa      	ldrh	r2, [r7, #22]
 800af4c:	8abb      	ldrh	r3, [r7, #20]
 800af4e:	429a      	cmp	r2, r3
 800af50:	d3ef      	bcc.n	800af32 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800af52:	68bb      	ldr	r3, [r7, #8]
 800af54:	2200      	movs	r2, #0
 800af56:	701a      	strb	r2, [r3, #0]
  }
}
 800af58:	bf00      	nop
 800af5a:	371c      	adds	r7, #28
 800af5c:	46bd      	mov	sp, r7
 800af5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af62:	4770      	bx	lr

0800af64 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800af64:	b480      	push	{r7}
 800af66:	b085      	sub	sp, #20
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
 800af6c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	881b      	ldrh	r3, [r3, #0]
 800af72:	687a      	ldr	r2, [r7, #4]
 800af74:	7812      	ldrb	r2, [r2, #0]
 800af76:	4413      	add	r3, r2
 800af78:	b29a      	uxth	r2, r3
 800af7a:	683b      	ldr	r3, [r7, #0]
 800af7c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	781b      	ldrb	r3, [r3, #0]
 800af82:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	4413      	add	r3, r2
 800af88:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800af8a:	68fb      	ldr	r3, [r7, #12]
}
 800af8c:	4618      	mov	r0, r3
 800af8e:	3714      	adds	r7, #20
 800af90:	46bd      	mov	sp, r7
 800af92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af96:	4770      	bx	lr

0800af98 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b086      	sub	sp, #24
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	60f8      	str	r0, [r7, #12]
 800afa0:	60b9      	str	r1, [r7, #8]
 800afa2:	4613      	mov	r3, r2
 800afa4:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800afa6:	2301      	movs	r3, #1
 800afa8:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	789b      	ldrb	r3, [r3, #2]
 800afae:	2b01      	cmp	r3, #1
 800afb0:	d002      	beq.n	800afb8 <USBH_CtlReq+0x20>
 800afb2:	2b02      	cmp	r3, #2
 800afb4:	d00f      	beq.n	800afd6 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800afb6:	e027      	b.n	800b008 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	68ba      	ldr	r2, [r7, #8]
 800afbc:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	88fa      	ldrh	r2, [r7, #6]
 800afc2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	2201      	movs	r2, #1
 800afc8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	2202      	movs	r2, #2
 800afce:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800afd0:	2301      	movs	r3, #1
 800afd2:	75fb      	strb	r3, [r7, #23]
      break;
 800afd4:	e018      	b.n	800b008 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800afd6:	68f8      	ldr	r0, [r7, #12]
 800afd8:	f000 f81c 	bl	800b014 <USBH_HandleControl>
 800afdc:	4603      	mov	r3, r0
 800afde:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800afe0:	7dfb      	ldrb	r3, [r7, #23]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d002      	beq.n	800afec <USBH_CtlReq+0x54>
 800afe6:	7dfb      	ldrb	r3, [r7, #23]
 800afe8:	2b03      	cmp	r3, #3
 800afea:	d106      	bne.n	800affa <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	2201      	movs	r2, #1
 800aff0:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	2200      	movs	r2, #0
 800aff6:	761a      	strb	r2, [r3, #24]
      break;
 800aff8:	e005      	b.n	800b006 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800affa:	7dfb      	ldrb	r3, [r7, #23]
 800affc:	2b02      	cmp	r3, #2
 800affe:	d102      	bne.n	800b006 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	2201      	movs	r2, #1
 800b004:	709a      	strb	r2, [r3, #2]
      break;
 800b006:	bf00      	nop
  }
  return status;
 800b008:	7dfb      	ldrb	r3, [r7, #23]
}
 800b00a:	4618      	mov	r0, r3
 800b00c:	3718      	adds	r7, #24
 800b00e:	46bd      	mov	sp, r7
 800b010:	bd80      	pop	{r7, pc}
	...

0800b014 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800b014:	b580      	push	{r7, lr}
 800b016:	b086      	sub	sp, #24
 800b018:	af02      	add	r7, sp, #8
 800b01a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800b01c:	2301      	movs	r3, #1
 800b01e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b020:	2300      	movs	r3, #0
 800b022:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	7e1b      	ldrb	r3, [r3, #24]
 800b028:	3b01      	subs	r3, #1
 800b02a:	2b0a      	cmp	r3, #10
 800b02c:	f200 8157 	bhi.w	800b2de <USBH_HandleControl+0x2ca>
 800b030:	a201      	add	r2, pc, #4	@ (adr r2, 800b038 <USBH_HandleControl+0x24>)
 800b032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b036:	bf00      	nop
 800b038:	0800b065 	.word	0x0800b065
 800b03c:	0800b07f 	.word	0x0800b07f
 800b040:	0800b0e9 	.word	0x0800b0e9
 800b044:	0800b10f 	.word	0x0800b10f
 800b048:	0800b149 	.word	0x0800b149
 800b04c:	0800b173 	.word	0x0800b173
 800b050:	0800b1c5 	.word	0x0800b1c5
 800b054:	0800b1e7 	.word	0x0800b1e7
 800b058:	0800b223 	.word	0x0800b223
 800b05c:	0800b249 	.word	0x0800b249
 800b060:	0800b287 	.word	0x0800b287
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	f103 0110 	add.w	r1, r3, #16
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	795b      	ldrb	r3, [r3, #5]
 800b06e:	461a      	mov	r2, r3
 800b070:	6878      	ldr	r0, [r7, #4]
 800b072:	f000 f945 	bl	800b300 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	2202      	movs	r2, #2
 800b07a:	761a      	strb	r2, [r3, #24]
      break;
 800b07c:	e13a      	b.n	800b2f4 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	795b      	ldrb	r3, [r3, #5]
 800b082:	4619      	mov	r1, r3
 800b084:	6878      	ldr	r0, [r7, #4]
 800b086:	f000 fcb5 	bl	800b9f4 <USBH_LL_GetURBState>
 800b08a:	4603      	mov	r3, r0
 800b08c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800b08e:	7bbb      	ldrb	r3, [r7, #14]
 800b090:	2b01      	cmp	r3, #1
 800b092:	d11e      	bne.n	800b0d2 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	7c1b      	ldrb	r3, [r3, #16]
 800b098:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b09c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	8adb      	ldrh	r3, [r3, #22]
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d00a      	beq.n	800b0bc <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800b0a6:	7b7b      	ldrb	r3, [r7, #13]
 800b0a8:	2b80      	cmp	r3, #128	@ 0x80
 800b0aa:	d103      	bne.n	800b0b4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2203      	movs	r2, #3
 800b0b0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b0b2:	e116      	b.n	800b2e2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	2205      	movs	r2, #5
 800b0b8:	761a      	strb	r2, [r3, #24]
      break;
 800b0ba:	e112      	b.n	800b2e2 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800b0bc:	7b7b      	ldrb	r3, [r7, #13]
 800b0be:	2b80      	cmp	r3, #128	@ 0x80
 800b0c0:	d103      	bne.n	800b0ca <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	2209      	movs	r2, #9
 800b0c6:	761a      	strb	r2, [r3, #24]
      break;
 800b0c8:	e10b      	b.n	800b2e2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	2207      	movs	r2, #7
 800b0ce:	761a      	strb	r2, [r3, #24]
      break;
 800b0d0:	e107      	b.n	800b2e2 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800b0d2:	7bbb      	ldrb	r3, [r7, #14]
 800b0d4:	2b04      	cmp	r3, #4
 800b0d6:	d003      	beq.n	800b0e0 <USBH_HandleControl+0xcc>
 800b0d8:	7bbb      	ldrb	r3, [r7, #14]
 800b0da:	2b02      	cmp	r3, #2
 800b0dc:	f040 8101 	bne.w	800b2e2 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	220b      	movs	r2, #11
 800b0e4:	761a      	strb	r2, [r3, #24]
      break;
 800b0e6:	e0fc      	b.n	800b2e2 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b0ee:	b29a      	uxth	r2, r3
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	6899      	ldr	r1, [r3, #8]
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	899a      	ldrh	r2, [r3, #12]
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	791b      	ldrb	r3, [r3, #4]
 800b100:	6878      	ldr	r0, [r7, #4]
 800b102:	f000 f93c 	bl	800b37e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	2204      	movs	r2, #4
 800b10a:	761a      	strb	r2, [r3, #24]
      break;
 800b10c:	e0f2      	b.n	800b2f4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	791b      	ldrb	r3, [r3, #4]
 800b112:	4619      	mov	r1, r3
 800b114:	6878      	ldr	r0, [r7, #4]
 800b116:	f000 fc6d 	bl	800b9f4 <USBH_LL_GetURBState>
 800b11a:	4603      	mov	r3, r0
 800b11c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800b11e:	7bbb      	ldrb	r3, [r7, #14]
 800b120:	2b01      	cmp	r3, #1
 800b122:	d103      	bne.n	800b12c <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	2209      	movs	r2, #9
 800b128:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b12a:	e0dc      	b.n	800b2e6 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800b12c:	7bbb      	ldrb	r3, [r7, #14]
 800b12e:	2b05      	cmp	r3, #5
 800b130:	d102      	bne.n	800b138 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800b132:	2303      	movs	r3, #3
 800b134:	73fb      	strb	r3, [r7, #15]
      break;
 800b136:	e0d6      	b.n	800b2e6 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800b138:	7bbb      	ldrb	r3, [r7, #14]
 800b13a:	2b04      	cmp	r3, #4
 800b13c:	f040 80d3 	bne.w	800b2e6 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	220b      	movs	r2, #11
 800b144:	761a      	strb	r2, [r3, #24]
      break;
 800b146:	e0ce      	b.n	800b2e6 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	6899      	ldr	r1, [r3, #8]
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	899a      	ldrh	r2, [r3, #12]
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	795b      	ldrb	r3, [r3, #5]
 800b154:	2001      	movs	r0, #1
 800b156:	9000      	str	r0, [sp, #0]
 800b158:	6878      	ldr	r0, [r7, #4]
 800b15a:	f000 f8eb 	bl	800b334 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b164:	b29a      	uxth	r2, r3
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	2206      	movs	r2, #6
 800b16e:	761a      	strb	r2, [r3, #24]
      break;
 800b170:	e0c0      	b.n	800b2f4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	795b      	ldrb	r3, [r3, #5]
 800b176:	4619      	mov	r1, r3
 800b178:	6878      	ldr	r0, [r7, #4]
 800b17a:	f000 fc3b 	bl	800b9f4 <USBH_LL_GetURBState>
 800b17e:	4603      	mov	r3, r0
 800b180:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b182:	7bbb      	ldrb	r3, [r7, #14]
 800b184:	2b01      	cmp	r3, #1
 800b186:	d103      	bne.n	800b190 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	2207      	movs	r2, #7
 800b18c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b18e:	e0ac      	b.n	800b2ea <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800b190:	7bbb      	ldrb	r3, [r7, #14]
 800b192:	2b05      	cmp	r3, #5
 800b194:	d105      	bne.n	800b1a2 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	220c      	movs	r2, #12
 800b19a:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800b19c:	2303      	movs	r3, #3
 800b19e:	73fb      	strb	r3, [r7, #15]
      break;
 800b1a0:	e0a3      	b.n	800b2ea <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b1a2:	7bbb      	ldrb	r3, [r7, #14]
 800b1a4:	2b02      	cmp	r3, #2
 800b1a6:	d103      	bne.n	800b1b0 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	2205      	movs	r2, #5
 800b1ac:	761a      	strb	r2, [r3, #24]
      break;
 800b1ae:	e09c      	b.n	800b2ea <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800b1b0:	7bbb      	ldrb	r3, [r7, #14]
 800b1b2:	2b04      	cmp	r3, #4
 800b1b4:	f040 8099 	bne.w	800b2ea <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	220b      	movs	r2, #11
 800b1bc:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800b1be:	2302      	movs	r3, #2
 800b1c0:	73fb      	strb	r3, [r7, #15]
      break;
 800b1c2:	e092      	b.n	800b2ea <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	791b      	ldrb	r3, [r3, #4]
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	2100      	movs	r1, #0
 800b1cc:	6878      	ldr	r0, [r7, #4]
 800b1ce:	f000 f8d6 	bl	800b37e <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b1d8:	b29a      	uxth	r2, r3
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	2208      	movs	r2, #8
 800b1e2:	761a      	strb	r2, [r3, #24]

      break;
 800b1e4:	e086      	b.n	800b2f4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	791b      	ldrb	r3, [r3, #4]
 800b1ea:	4619      	mov	r1, r3
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	f000 fc01 	bl	800b9f4 <USBH_LL_GetURBState>
 800b1f2:	4603      	mov	r3, r0
 800b1f4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b1f6:	7bbb      	ldrb	r3, [r7, #14]
 800b1f8:	2b01      	cmp	r3, #1
 800b1fa:	d105      	bne.n	800b208 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	220d      	movs	r2, #13
 800b200:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800b202:	2300      	movs	r3, #0
 800b204:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b206:	e072      	b.n	800b2ee <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800b208:	7bbb      	ldrb	r3, [r7, #14]
 800b20a:	2b04      	cmp	r3, #4
 800b20c:	d103      	bne.n	800b216 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	220b      	movs	r2, #11
 800b212:	761a      	strb	r2, [r3, #24]
      break;
 800b214:	e06b      	b.n	800b2ee <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800b216:	7bbb      	ldrb	r3, [r7, #14]
 800b218:	2b05      	cmp	r3, #5
 800b21a:	d168      	bne.n	800b2ee <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800b21c:	2303      	movs	r3, #3
 800b21e:	73fb      	strb	r3, [r7, #15]
      break;
 800b220:	e065      	b.n	800b2ee <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	795b      	ldrb	r3, [r3, #5]
 800b226:	2201      	movs	r2, #1
 800b228:	9200      	str	r2, [sp, #0]
 800b22a:	2200      	movs	r2, #0
 800b22c:	2100      	movs	r1, #0
 800b22e:	6878      	ldr	r0, [r7, #4]
 800b230:	f000 f880 	bl	800b334 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b23a:	b29a      	uxth	r2, r3
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	220a      	movs	r2, #10
 800b244:	761a      	strb	r2, [r3, #24]
      break;
 800b246:	e055      	b.n	800b2f4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	795b      	ldrb	r3, [r3, #5]
 800b24c:	4619      	mov	r1, r3
 800b24e:	6878      	ldr	r0, [r7, #4]
 800b250:	f000 fbd0 	bl	800b9f4 <USBH_LL_GetURBState>
 800b254:	4603      	mov	r3, r0
 800b256:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800b258:	7bbb      	ldrb	r3, [r7, #14]
 800b25a:	2b01      	cmp	r3, #1
 800b25c:	d105      	bne.n	800b26a <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800b25e:	2300      	movs	r3, #0
 800b260:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	220d      	movs	r2, #13
 800b266:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b268:	e043      	b.n	800b2f2 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b26a:	7bbb      	ldrb	r3, [r7, #14]
 800b26c:	2b02      	cmp	r3, #2
 800b26e:	d103      	bne.n	800b278 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	2209      	movs	r2, #9
 800b274:	761a      	strb	r2, [r3, #24]
      break;
 800b276:	e03c      	b.n	800b2f2 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800b278:	7bbb      	ldrb	r3, [r7, #14]
 800b27a:	2b04      	cmp	r3, #4
 800b27c:	d139      	bne.n	800b2f2 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	220b      	movs	r2, #11
 800b282:	761a      	strb	r2, [r3, #24]
      break;
 800b284:	e035      	b.n	800b2f2 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	7e5b      	ldrb	r3, [r3, #25]
 800b28a:	3301      	adds	r3, #1
 800b28c:	b2da      	uxtb	r2, r3
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	765a      	strb	r2, [r3, #25]
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	7e5b      	ldrb	r3, [r3, #25]
 800b296:	2b02      	cmp	r3, #2
 800b298:	d806      	bhi.n	800b2a8 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	2201      	movs	r2, #1
 800b29e:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	2201      	movs	r2, #1
 800b2a4:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800b2a6:	e025      	b.n	800b2f4 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b2ae:	2106      	movs	r1, #6
 800b2b0:	6878      	ldr	r0, [r7, #4]
 800b2b2:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	795b      	ldrb	r3, [r3, #5]
 800b2be:	4619      	mov	r1, r3
 800b2c0:	6878      	ldr	r0, [r7, #4]
 800b2c2:	f000 f90d 	bl	800b4e0 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	791b      	ldrb	r3, [r3, #4]
 800b2ca:	4619      	mov	r1, r3
 800b2cc:	6878      	ldr	r0, [r7, #4]
 800b2ce:	f000 f907 	bl	800b4e0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	2200      	movs	r2, #0
 800b2d6:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800b2d8:	2302      	movs	r3, #2
 800b2da:	73fb      	strb	r3, [r7, #15]
      break;
 800b2dc:	e00a      	b.n	800b2f4 <USBH_HandleControl+0x2e0>

    default:
      break;
 800b2de:	bf00      	nop
 800b2e0:	e008      	b.n	800b2f4 <USBH_HandleControl+0x2e0>
      break;
 800b2e2:	bf00      	nop
 800b2e4:	e006      	b.n	800b2f4 <USBH_HandleControl+0x2e0>
      break;
 800b2e6:	bf00      	nop
 800b2e8:	e004      	b.n	800b2f4 <USBH_HandleControl+0x2e0>
      break;
 800b2ea:	bf00      	nop
 800b2ec:	e002      	b.n	800b2f4 <USBH_HandleControl+0x2e0>
      break;
 800b2ee:	bf00      	nop
 800b2f0:	e000      	b.n	800b2f4 <USBH_HandleControl+0x2e0>
      break;
 800b2f2:	bf00      	nop
  }

  return status;
 800b2f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	3710      	adds	r7, #16
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	bd80      	pop	{r7, pc}
 800b2fe:	bf00      	nop

0800b300 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800b300:	b580      	push	{r7, lr}
 800b302:	b088      	sub	sp, #32
 800b304:	af04      	add	r7, sp, #16
 800b306:	60f8      	str	r0, [r7, #12]
 800b308:	60b9      	str	r1, [r7, #8]
 800b30a:	4613      	mov	r3, r2
 800b30c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b30e:	79f9      	ldrb	r1, [r7, #7]
 800b310:	2300      	movs	r3, #0
 800b312:	9303      	str	r3, [sp, #12]
 800b314:	2308      	movs	r3, #8
 800b316:	9302      	str	r3, [sp, #8]
 800b318:	68bb      	ldr	r3, [r7, #8]
 800b31a:	9301      	str	r3, [sp, #4]
 800b31c:	2300      	movs	r3, #0
 800b31e:	9300      	str	r3, [sp, #0]
 800b320:	2300      	movs	r3, #0
 800b322:	2200      	movs	r2, #0
 800b324:	68f8      	ldr	r0, [r7, #12]
 800b326:	f000 fb34 	bl	800b992 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800b32a:	2300      	movs	r3, #0
}
 800b32c:	4618      	mov	r0, r3
 800b32e:	3710      	adds	r7, #16
 800b330:	46bd      	mov	sp, r7
 800b332:	bd80      	pop	{r7, pc}

0800b334 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800b334:	b580      	push	{r7, lr}
 800b336:	b088      	sub	sp, #32
 800b338:	af04      	add	r7, sp, #16
 800b33a:	60f8      	str	r0, [r7, #12]
 800b33c:	60b9      	str	r1, [r7, #8]
 800b33e:	4611      	mov	r1, r2
 800b340:	461a      	mov	r2, r3
 800b342:	460b      	mov	r3, r1
 800b344:	80fb      	strh	r3, [r7, #6]
 800b346:	4613      	mov	r3, r2
 800b348:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b350:	2b00      	cmp	r3, #0
 800b352:	d001      	beq.n	800b358 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800b354:	2300      	movs	r3, #0
 800b356:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b358:	7979      	ldrb	r1, [r7, #5]
 800b35a:	7e3b      	ldrb	r3, [r7, #24]
 800b35c:	9303      	str	r3, [sp, #12]
 800b35e:	88fb      	ldrh	r3, [r7, #6]
 800b360:	9302      	str	r3, [sp, #8]
 800b362:	68bb      	ldr	r3, [r7, #8]
 800b364:	9301      	str	r3, [sp, #4]
 800b366:	2301      	movs	r3, #1
 800b368:	9300      	str	r3, [sp, #0]
 800b36a:	2300      	movs	r3, #0
 800b36c:	2200      	movs	r2, #0
 800b36e:	68f8      	ldr	r0, [r7, #12]
 800b370:	f000 fb0f 	bl	800b992 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800b374:	2300      	movs	r3, #0
}
 800b376:	4618      	mov	r0, r3
 800b378:	3710      	adds	r7, #16
 800b37a:	46bd      	mov	sp, r7
 800b37c:	bd80      	pop	{r7, pc}

0800b37e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800b37e:	b580      	push	{r7, lr}
 800b380:	b088      	sub	sp, #32
 800b382:	af04      	add	r7, sp, #16
 800b384:	60f8      	str	r0, [r7, #12]
 800b386:	60b9      	str	r1, [r7, #8]
 800b388:	4611      	mov	r1, r2
 800b38a:	461a      	mov	r2, r3
 800b38c:	460b      	mov	r3, r1
 800b38e:	80fb      	strh	r3, [r7, #6]
 800b390:	4613      	mov	r3, r2
 800b392:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b394:	7979      	ldrb	r1, [r7, #5]
 800b396:	2300      	movs	r3, #0
 800b398:	9303      	str	r3, [sp, #12]
 800b39a:	88fb      	ldrh	r3, [r7, #6]
 800b39c:	9302      	str	r3, [sp, #8]
 800b39e:	68bb      	ldr	r3, [r7, #8]
 800b3a0:	9301      	str	r3, [sp, #4]
 800b3a2:	2301      	movs	r3, #1
 800b3a4:	9300      	str	r3, [sp, #0]
 800b3a6:	2300      	movs	r3, #0
 800b3a8:	2201      	movs	r2, #1
 800b3aa:	68f8      	ldr	r0, [r7, #12]
 800b3ac:	f000 faf1 	bl	800b992 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b3b0:	2300      	movs	r3, #0

}
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	3710      	adds	r7, #16
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	bd80      	pop	{r7, pc}

0800b3ba <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800b3ba:	b580      	push	{r7, lr}
 800b3bc:	b088      	sub	sp, #32
 800b3be:	af04      	add	r7, sp, #16
 800b3c0:	60f8      	str	r0, [r7, #12]
 800b3c2:	60b9      	str	r1, [r7, #8]
 800b3c4:	4611      	mov	r1, r2
 800b3c6:	461a      	mov	r2, r3
 800b3c8:	460b      	mov	r3, r1
 800b3ca:	80fb      	strh	r3, [r7, #6]
 800b3cc:	4613      	mov	r3, r2
 800b3ce:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d001      	beq.n	800b3de <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800b3da:	2300      	movs	r3, #0
 800b3dc:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b3de:	7979      	ldrb	r1, [r7, #5]
 800b3e0:	7e3b      	ldrb	r3, [r7, #24]
 800b3e2:	9303      	str	r3, [sp, #12]
 800b3e4:	88fb      	ldrh	r3, [r7, #6]
 800b3e6:	9302      	str	r3, [sp, #8]
 800b3e8:	68bb      	ldr	r3, [r7, #8]
 800b3ea:	9301      	str	r3, [sp, #4]
 800b3ec:	2301      	movs	r3, #1
 800b3ee:	9300      	str	r3, [sp, #0]
 800b3f0:	2302      	movs	r3, #2
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	68f8      	ldr	r0, [r7, #12]
 800b3f6:	f000 facc 	bl	800b992 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800b3fa:	2300      	movs	r3, #0
}
 800b3fc:	4618      	mov	r0, r3
 800b3fe:	3710      	adds	r7, #16
 800b400:	46bd      	mov	sp, r7
 800b402:	bd80      	pop	{r7, pc}

0800b404 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800b404:	b580      	push	{r7, lr}
 800b406:	b088      	sub	sp, #32
 800b408:	af04      	add	r7, sp, #16
 800b40a:	60f8      	str	r0, [r7, #12]
 800b40c:	60b9      	str	r1, [r7, #8]
 800b40e:	4611      	mov	r1, r2
 800b410:	461a      	mov	r2, r3
 800b412:	460b      	mov	r3, r1
 800b414:	80fb      	strh	r3, [r7, #6]
 800b416:	4613      	mov	r3, r2
 800b418:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b41a:	7979      	ldrb	r1, [r7, #5]
 800b41c:	2300      	movs	r3, #0
 800b41e:	9303      	str	r3, [sp, #12]
 800b420:	88fb      	ldrh	r3, [r7, #6]
 800b422:	9302      	str	r3, [sp, #8]
 800b424:	68bb      	ldr	r3, [r7, #8]
 800b426:	9301      	str	r3, [sp, #4]
 800b428:	2301      	movs	r3, #1
 800b42a:	9300      	str	r3, [sp, #0]
 800b42c:	2302      	movs	r3, #2
 800b42e:	2201      	movs	r2, #1
 800b430:	68f8      	ldr	r0, [r7, #12]
 800b432:	f000 faae 	bl	800b992 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b436:	2300      	movs	r3, #0
}
 800b438:	4618      	mov	r0, r3
 800b43a:	3710      	adds	r7, #16
 800b43c:	46bd      	mov	sp, r7
 800b43e:	bd80      	pop	{r7, pc}

0800b440 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b086      	sub	sp, #24
 800b444:	af04      	add	r7, sp, #16
 800b446:	6078      	str	r0, [r7, #4]
 800b448:	4608      	mov	r0, r1
 800b44a:	4611      	mov	r1, r2
 800b44c:	461a      	mov	r2, r3
 800b44e:	4603      	mov	r3, r0
 800b450:	70fb      	strb	r3, [r7, #3]
 800b452:	460b      	mov	r3, r1
 800b454:	70bb      	strb	r3, [r7, #2]
 800b456:	4613      	mov	r3, r2
 800b458:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800b45a:	7878      	ldrb	r0, [r7, #1]
 800b45c:	78ba      	ldrb	r2, [r7, #2]
 800b45e:	78f9      	ldrb	r1, [r7, #3]
 800b460:	8b3b      	ldrh	r3, [r7, #24]
 800b462:	9302      	str	r3, [sp, #8]
 800b464:	7d3b      	ldrb	r3, [r7, #20]
 800b466:	9301      	str	r3, [sp, #4]
 800b468:	7c3b      	ldrb	r3, [r7, #16]
 800b46a:	9300      	str	r3, [sp, #0]
 800b46c:	4603      	mov	r3, r0
 800b46e:	6878      	ldr	r0, [r7, #4]
 800b470:	f000 fa53 	bl	800b91a <USBH_LL_OpenPipe>

  return USBH_OK;
 800b474:	2300      	movs	r3, #0
}
 800b476:	4618      	mov	r0, r3
 800b478:	3708      	adds	r7, #8
 800b47a:	46bd      	mov	sp, r7
 800b47c:	bd80      	pop	{r7, pc}

0800b47e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800b47e:	b580      	push	{r7, lr}
 800b480:	b082      	sub	sp, #8
 800b482:	af00      	add	r7, sp, #0
 800b484:	6078      	str	r0, [r7, #4]
 800b486:	460b      	mov	r3, r1
 800b488:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800b48a:	78fb      	ldrb	r3, [r7, #3]
 800b48c:	4619      	mov	r1, r3
 800b48e:	6878      	ldr	r0, [r7, #4]
 800b490:	f000 fa72 	bl	800b978 <USBH_LL_ClosePipe>

  return USBH_OK;
 800b494:	2300      	movs	r3, #0
}
 800b496:	4618      	mov	r0, r3
 800b498:	3708      	adds	r7, #8
 800b49a:	46bd      	mov	sp, r7
 800b49c:	bd80      	pop	{r7, pc}

0800b49e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800b49e:	b580      	push	{r7, lr}
 800b4a0:	b084      	sub	sp, #16
 800b4a2:	af00      	add	r7, sp, #0
 800b4a4:	6078      	str	r0, [r7, #4]
 800b4a6:	460b      	mov	r3, r1
 800b4a8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800b4aa:	6878      	ldr	r0, [r7, #4]
 800b4ac:	f000 f836 	bl	800b51c <USBH_GetFreePipe>
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800b4b4:	89fb      	ldrh	r3, [r7, #14]
 800b4b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b4ba:	4293      	cmp	r3, r2
 800b4bc:	d00a      	beq.n	800b4d4 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800b4be:	78fa      	ldrb	r2, [r7, #3]
 800b4c0:	89fb      	ldrh	r3, [r7, #14]
 800b4c2:	f003 030f 	and.w	r3, r3, #15
 800b4c6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b4ca:	6879      	ldr	r1, [r7, #4]
 800b4cc:	33e0      	adds	r3, #224	@ 0xe0
 800b4ce:	009b      	lsls	r3, r3, #2
 800b4d0:	440b      	add	r3, r1
 800b4d2:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800b4d4:	89fb      	ldrh	r3, [r7, #14]
 800b4d6:	b2db      	uxtb	r3, r3
}
 800b4d8:	4618      	mov	r0, r3
 800b4da:	3710      	adds	r7, #16
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	bd80      	pop	{r7, pc}

0800b4e0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800b4e0:	b480      	push	{r7}
 800b4e2:	b083      	sub	sp, #12
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
 800b4e8:	460b      	mov	r3, r1
 800b4ea:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800b4ec:	78fb      	ldrb	r3, [r7, #3]
 800b4ee:	2b0f      	cmp	r3, #15
 800b4f0:	d80d      	bhi.n	800b50e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800b4f2:	78fb      	ldrb	r3, [r7, #3]
 800b4f4:	687a      	ldr	r2, [r7, #4]
 800b4f6:	33e0      	adds	r3, #224	@ 0xe0
 800b4f8:	009b      	lsls	r3, r3, #2
 800b4fa:	4413      	add	r3, r2
 800b4fc:	685a      	ldr	r2, [r3, #4]
 800b4fe:	78fb      	ldrb	r3, [r7, #3]
 800b500:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800b504:	6879      	ldr	r1, [r7, #4]
 800b506:	33e0      	adds	r3, #224	@ 0xe0
 800b508:	009b      	lsls	r3, r3, #2
 800b50a:	440b      	add	r3, r1
 800b50c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800b50e:	2300      	movs	r3, #0
}
 800b510:	4618      	mov	r0, r3
 800b512:	370c      	adds	r7, #12
 800b514:	46bd      	mov	sp, r7
 800b516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b51a:	4770      	bx	lr

0800b51c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800b51c:	b480      	push	{r7}
 800b51e:	b085      	sub	sp, #20
 800b520:	af00      	add	r7, sp, #0
 800b522:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800b524:	2300      	movs	r3, #0
 800b526:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800b528:	2300      	movs	r3, #0
 800b52a:	73fb      	strb	r3, [r7, #15]
 800b52c:	e00f      	b.n	800b54e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800b52e:	7bfb      	ldrb	r3, [r7, #15]
 800b530:	687a      	ldr	r2, [r7, #4]
 800b532:	33e0      	adds	r3, #224	@ 0xe0
 800b534:	009b      	lsls	r3, r3, #2
 800b536:	4413      	add	r3, r2
 800b538:	685b      	ldr	r3, [r3, #4]
 800b53a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d102      	bne.n	800b548 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800b542:	7bfb      	ldrb	r3, [r7, #15]
 800b544:	b29b      	uxth	r3, r3
 800b546:	e007      	b.n	800b558 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800b548:	7bfb      	ldrb	r3, [r7, #15]
 800b54a:	3301      	adds	r3, #1
 800b54c:	73fb      	strb	r3, [r7, #15]
 800b54e:	7bfb      	ldrb	r3, [r7, #15]
 800b550:	2b0f      	cmp	r3, #15
 800b552:	d9ec      	bls.n	800b52e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800b554:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800b558:	4618      	mov	r0, r3
 800b55a:	3714      	adds	r7, #20
 800b55c:	46bd      	mov	sp, r7
 800b55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b562:	4770      	bx	lr

0800b564 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800b564:	b580      	push	{r7, lr}
 800b566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800b568:	2201      	movs	r2, #1
 800b56a:	490e      	ldr	r1, [pc, #56]	@ (800b5a4 <MX_USB_HOST_Init+0x40>)
 800b56c:	480e      	ldr	r0, [pc, #56]	@ (800b5a8 <MX_USB_HOST_Init+0x44>)
 800b56e:	f7fe fb0f 	bl	8009b90 <USBH_Init>
 800b572:	4603      	mov	r3, r0
 800b574:	2b00      	cmp	r3, #0
 800b576:	d001      	beq.n	800b57c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800b578:	f7f6 fdaa 	bl	80020d0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800b57c:	490b      	ldr	r1, [pc, #44]	@ (800b5ac <MX_USB_HOST_Init+0x48>)
 800b57e:	480a      	ldr	r0, [pc, #40]	@ (800b5a8 <MX_USB_HOST_Init+0x44>)
 800b580:	f7fe fbb1 	bl	8009ce6 <USBH_RegisterClass>
 800b584:	4603      	mov	r3, r0
 800b586:	2b00      	cmp	r3, #0
 800b588:	d001      	beq.n	800b58e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800b58a:	f7f6 fda1 	bl	80020d0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800b58e:	4806      	ldr	r0, [pc, #24]	@ (800b5a8 <MX_USB_HOST_Init+0x44>)
 800b590:	f7fe fc35 	bl	8009dfe <USBH_Start>
 800b594:	4603      	mov	r3, r0
 800b596:	2b00      	cmp	r3, #0
 800b598:	d001      	beq.n	800b59e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800b59a:	f7f6 fd99 	bl	80020d0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800b59e:	bf00      	nop
 800b5a0:	bd80      	pop	{r7, pc}
 800b5a2:	bf00      	nop
 800b5a4:	0800b5c5 	.word	0x0800b5c5
 800b5a8:	20000258 	.word	0x20000258
 800b5ac:	20000010 	.word	0x20000010

0800b5b0 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800b5b4:	4802      	ldr	r0, [pc, #8]	@ (800b5c0 <MX_USB_HOST_Process+0x10>)
 800b5b6:	f7fe fc33 	bl	8009e20 <USBH_Process>
}
 800b5ba:	bf00      	nop
 800b5bc:	bd80      	pop	{r7, pc}
 800b5be:	bf00      	nop
 800b5c0:	20000258 	.word	0x20000258

0800b5c4 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800b5c4:	b480      	push	{r7}
 800b5c6:	b083      	sub	sp, #12
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]
 800b5cc:	460b      	mov	r3, r1
 800b5ce:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800b5d0:	78fb      	ldrb	r3, [r7, #3]
 800b5d2:	3b01      	subs	r3, #1
 800b5d4:	2b04      	cmp	r3, #4
 800b5d6:	d819      	bhi.n	800b60c <USBH_UserProcess+0x48>
 800b5d8:	a201      	add	r2, pc, #4	@ (adr r2, 800b5e0 <USBH_UserProcess+0x1c>)
 800b5da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5de:	bf00      	nop
 800b5e0:	0800b60d 	.word	0x0800b60d
 800b5e4:	0800b5fd 	.word	0x0800b5fd
 800b5e8:	0800b60d 	.word	0x0800b60d
 800b5ec:	0800b605 	.word	0x0800b605
 800b5f0:	0800b5f5 	.word	0x0800b5f5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800b5f4:	4b09      	ldr	r3, [pc, #36]	@ (800b61c <USBH_UserProcess+0x58>)
 800b5f6:	2203      	movs	r2, #3
 800b5f8:	701a      	strb	r2, [r3, #0]
  break;
 800b5fa:	e008      	b.n	800b60e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800b5fc:	4b07      	ldr	r3, [pc, #28]	@ (800b61c <USBH_UserProcess+0x58>)
 800b5fe:	2202      	movs	r2, #2
 800b600:	701a      	strb	r2, [r3, #0]
  break;
 800b602:	e004      	b.n	800b60e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800b604:	4b05      	ldr	r3, [pc, #20]	@ (800b61c <USBH_UserProcess+0x58>)
 800b606:	2201      	movs	r2, #1
 800b608:	701a      	strb	r2, [r3, #0]
  break;
 800b60a:	e000      	b.n	800b60e <USBH_UserProcess+0x4a>

  default:
  break;
 800b60c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800b60e:	bf00      	nop
 800b610:	370c      	adds	r7, #12
 800b612:	46bd      	mov	sp, r7
 800b614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b618:	4770      	bx	lr
 800b61a:	bf00      	nop
 800b61c:	20000630 	.word	0x20000630

0800b620 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800b620:	b580      	push	{r7, lr}
 800b622:	b08a      	sub	sp, #40	@ 0x28
 800b624:	af00      	add	r7, sp, #0
 800b626:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b628:	f107 0314 	add.w	r3, r7, #20
 800b62c:	2200      	movs	r2, #0
 800b62e:	601a      	str	r2, [r3, #0]
 800b630:	605a      	str	r2, [r3, #4]
 800b632:	609a      	str	r2, [r3, #8]
 800b634:	60da      	str	r2, [r3, #12]
 800b636:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b640:	d147      	bne.n	800b6d2 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b642:	2300      	movs	r3, #0
 800b644:	613b      	str	r3, [r7, #16]
 800b646:	4b25      	ldr	r3, [pc, #148]	@ (800b6dc <HAL_HCD_MspInit+0xbc>)
 800b648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b64a:	4a24      	ldr	r2, [pc, #144]	@ (800b6dc <HAL_HCD_MspInit+0xbc>)
 800b64c:	f043 0301 	orr.w	r3, r3, #1
 800b650:	6313      	str	r3, [r2, #48]	@ 0x30
 800b652:	4b22      	ldr	r3, [pc, #136]	@ (800b6dc <HAL_HCD_MspInit+0xbc>)
 800b654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b656:	f003 0301 	and.w	r3, r3, #1
 800b65a:	613b      	str	r3, [r7, #16]
 800b65c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800b65e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b662:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b664:	2300      	movs	r3, #0
 800b666:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b668:	2300      	movs	r3, #0
 800b66a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800b66c:	f107 0314 	add.w	r3, r7, #20
 800b670:	4619      	mov	r1, r3
 800b672:	481b      	ldr	r0, [pc, #108]	@ (800b6e0 <HAL_HCD_MspInit+0xc0>)
 800b674:	f7f7 f916 	bl	80028a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800b678:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800b67c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b67e:	2302      	movs	r3, #2
 800b680:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b682:	2300      	movs	r3, #0
 800b684:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b686:	2300      	movs	r3, #0
 800b688:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b68a:	230a      	movs	r3, #10
 800b68c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b68e:	f107 0314 	add.w	r3, r7, #20
 800b692:	4619      	mov	r1, r3
 800b694:	4812      	ldr	r0, [pc, #72]	@ (800b6e0 <HAL_HCD_MspInit+0xc0>)
 800b696:	f7f7 f905 	bl	80028a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b69a:	4b10      	ldr	r3, [pc, #64]	@ (800b6dc <HAL_HCD_MspInit+0xbc>)
 800b69c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b69e:	4a0f      	ldr	r2, [pc, #60]	@ (800b6dc <HAL_HCD_MspInit+0xbc>)
 800b6a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b6a4:	6353      	str	r3, [r2, #52]	@ 0x34
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	60fb      	str	r3, [r7, #12]
 800b6aa:	4b0c      	ldr	r3, [pc, #48]	@ (800b6dc <HAL_HCD_MspInit+0xbc>)
 800b6ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6ae:	4a0b      	ldr	r2, [pc, #44]	@ (800b6dc <HAL_HCD_MspInit+0xbc>)
 800b6b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b6b4:	6453      	str	r3, [r2, #68]	@ 0x44
 800b6b6:	4b09      	ldr	r3, [pc, #36]	@ (800b6dc <HAL_HCD_MspInit+0xbc>)
 800b6b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b6be:	60fb      	str	r3, [r7, #12]
 800b6c0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	2100      	movs	r1, #0
 800b6c6:	2043      	movs	r0, #67	@ 0x43
 800b6c8:	f7f7 f8b5 	bl	8002836 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b6cc:	2043      	movs	r0, #67	@ 0x43
 800b6ce:	f7f7 f8ce 	bl	800286e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b6d2:	bf00      	nop
 800b6d4:	3728      	adds	r7, #40	@ 0x28
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bd80      	pop	{r7, pc}
 800b6da:	bf00      	nop
 800b6dc:	40023800 	.word	0x40023800
 800b6e0:	40020000 	.word	0x40020000

0800b6e4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b082      	sub	sp, #8
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b6f2:	4618      	mov	r0, r3
 800b6f4:	f7fe ff6d 	bl	800a5d2 <USBH_LL_IncTimer>
}
 800b6f8:	bf00      	nop
 800b6fa:	3708      	adds	r7, #8
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	bd80      	pop	{r7, pc}

0800b700 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b082      	sub	sp, #8
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b70e:	4618      	mov	r0, r3
 800b710:	f7fe ffa9 	bl	800a666 <USBH_LL_Connect>
}
 800b714:	bf00      	nop
 800b716:	3708      	adds	r7, #8
 800b718:	46bd      	mov	sp, r7
 800b71a:	bd80      	pop	{r7, pc}

0800b71c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b71c:	b580      	push	{r7, lr}
 800b71e:	b082      	sub	sp, #8
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b72a:	4618      	mov	r0, r3
 800b72c:	f7fe ffb2 	bl	800a694 <USBH_LL_Disconnect>
}
 800b730:	bf00      	nop
 800b732:	3708      	adds	r7, #8
 800b734:	46bd      	mov	sp, r7
 800b736:	bd80      	pop	{r7, pc}

0800b738 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800b738:	b480      	push	{r7}
 800b73a:	b083      	sub	sp, #12
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
 800b740:	460b      	mov	r3, r1
 800b742:	70fb      	strb	r3, [r7, #3]
 800b744:	4613      	mov	r3, r2
 800b746:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800b748:	bf00      	nop
 800b74a:	370c      	adds	r7, #12
 800b74c:	46bd      	mov	sp, r7
 800b74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b752:	4770      	bx	lr

0800b754 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b082      	sub	sp, #8
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b762:	4618      	mov	r0, r3
 800b764:	f7fe ff5f 	bl	800a626 <USBH_LL_PortEnabled>
}
 800b768:	bf00      	nop
 800b76a:	3708      	adds	r7, #8
 800b76c:	46bd      	mov	sp, r7
 800b76e:	bd80      	pop	{r7, pc}

0800b770 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b082      	sub	sp, #8
 800b774:	af00      	add	r7, sp, #0
 800b776:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b77e:	4618      	mov	r0, r3
 800b780:	f7fe ff5f 	bl	800a642 <USBH_LL_PortDisabled>
}
 800b784:	bf00      	nop
 800b786:	3708      	adds	r7, #8
 800b788:	46bd      	mov	sp, r7
 800b78a:	bd80      	pop	{r7, pc}

0800b78c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800b78c:	b580      	push	{r7, lr}
 800b78e:	b082      	sub	sp, #8
 800b790:	af00      	add	r7, sp, #0
 800b792:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800b79a:	2b01      	cmp	r3, #1
 800b79c:	d12a      	bne.n	800b7f4 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800b79e:	4a18      	ldr	r2, [pc, #96]	@ (800b800 <USBH_LL_Init+0x74>)
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	4a15      	ldr	r2, [pc, #84]	@ (800b800 <USBH_LL_Init+0x74>)
 800b7aa:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b7ae:	4b14      	ldr	r3, [pc, #80]	@ (800b800 <USBH_LL_Init+0x74>)
 800b7b0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b7b4:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800b7b6:	4b12      	ldr	r3, [pc, #72]	@ (800b800 <USBH_LL_Init+0x74>)
 800b7b8:	2208      	movs	r2, #8
 800b7ba:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800b7bc:	4b10      	ldr	r3, [pc, #64]	@ (800b800 <USBH_LL_Init+0x74>)
 800b7be:	2201      	movs	r2, #1
 800b7c0:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b7c2:	4b0f      	ldr	r3, [pc, #60]	@ (800b800 <USBH_LL_Init+0x74>)
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800b7c8:	4b0d      	ldr	r3, [pc, #52]	@ (800b800 <USBH_LL_Init+0x74>)
 800b7ca:	2202      	movs	r2, #2
 800b7cc:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b7ce:	4b0c      	ldr	r3, [pc, #48]	@ (800b800 <USBH_LL_Init+0x74>)
 800b7d0:	2200      	movs	r2, #0
 800b7d2:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800b7d4:	480a      	ldr	r0, [pc, #40]	@ (800b800 <USBH_LL_Init+0x74>)
 800b7d6:	f7f7 fa1a 	bl	8002c0e <HAL_HCD_Init>
 800b7da:	4603      	mov	r3, r0
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d001      	beq.n	800b7e4 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800b7e0:	f7f6 fc76 	bl	80020d0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800b7e4:	4806      	ldr	r0, [pc, #24]	@ (800b800 <USBH_LL_Init+0x74>)
 800b7e6:	f7f7 fe57 	bl	8003498 <HAL_HCD_GetCurrentFrame>
 800b7ea:	4603      	mov	r3, r0
 800b7ec:	4619      	mov	r1, r3
 800b7ee:	6878      	ldr	r0, [r7, #4]
 800b7f0:	f7fe fee0 	bl	800a5b4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800b7f4:	2300      	movs	r3, #0
}
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	3708      	adds	r7, #8
 800b7fa:	46bd      	mov	sp, r7
 800b7fc:	bd80      	pop	{r7, pc}
 800b7fe:	bf00      	nop
 800b800:	20000634 	.word	0x20000634

0800b804 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b084      	sub	sp, #16
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b80c:	2300      	movs	r3, #0
 800b80e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b810:	2300      	movs	r3, #0
 800b812:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b81a:	4618      	mov	r0, r3
 800b81c:	f7f7 fdc4 	bl	80033a8 <HAL_HCD_Start>
 800b820:	4603      	mov	r3, r0
 800b822:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b824:	7bfb      	ldrb	r3, [r7, #15]
 800b826:	4618      	mov	r0, r3
 800b828:	f000 f94c 	bl	800bac4 <USBH_Get_USB_Status>
 800b82c:	4603      	mov	r3, r0
 800b82e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b830:	7bbb      	ldrb	r3, [r7, #14]
}
 800b832:	4618      	mov	r0, r3
 800b834:	3710      	adds	r7, #16
 800b836:	46bd      	mov	sp, r7
 800b838:	bd80      	pop	{r7, pc}

0800b83a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800b83a:	b580      	push	{r7, lr}
 800b83c:	b084      	sub	sp, #16
 800b83e:	af00      	add	r7, sp, #0
 800b840:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b842:	2300      	movs	r3, #0
 800b844:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b846:	2300      	movs	r3, #0
 800b848:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b850:	4618      	mov	r0, r3
 800b852:	f7f7 fdcc 	bl	80033ee <HAL_HCD_Stop>
 800b856:	4603      	mov	r3, r0
 800b858:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b85a:	7bfb      	ldrb	r3, [r7, #15]
 800b85c:	4618      	mov	r0, r3
 800b85e:	f000 f931 	bl	800bac4 <USBH_Get_USB_Status>
 800b862:	4603      	mov	r3, r0
 800b864:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b866:	7bbb      	ldrb	r3, [r7, #14]
}
 800b868:	4618      	mov	r0, r3
 800b86a:	3710      	adds	r7, #16
 800b86c:	46bd      	mov	sp, r7
 800b86e:	bd80      	pop	{r7, pc}

0800b870 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800b870:	b580      	push	{r7, lr}
 800b872:	b084      	sub	sp, #16
 800b874:	af00      	add	r7, sp, #0
 800b876:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800b878:	2301      	movs	r3, #1
 800b87a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b882:	4618      	mov	r0, r3
 800b884:	f7f7 fe16 	bl	80034b4 <HAL_HCD_GetCurrentSpeed>
 800b888:	4603      	mov	r3, r0
 800b88a:	2b02      	cmp	r3, #2
 800b88c:	d00c      	beq.n	800b8a8 <USBH_LL_GetSpeed+0x38>
 800b88e:	2b02      	cmp	r3, #2
 800b890:	d80d      	bhi.n	800b8ae <USBH_LL_GetSpeed+0x3e>
 800b892:	2b00      	cmp	r3, #0
 800b894:	d002      	beq.n	800b89c <USBH_LL_GetSpeed+0x2c>
 800b896:	2b01      	cmp	r3, #1
 800b898:	d003      	beq.n	800b8a2 <USBH_LL_GetSpeed+0x32>
 800b89a:	e008      	b.n	800b8ae <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800b89c:	2300      	movs	r3, #0
 800b89e:	73fb      	strb	r3, [r7, #15]
    break;
 800b8a0:	e008      	b.n	800b8b4 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800b8a2:	2301      	movs	r3, #1
 800b8a4:	73fb      	strb	r3, [r7, #15]
    break;
 800b8a6:	e005      	b.n	800b8b4 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800b8a8:	2302      	movs	r3, #2
 800b8aa:	73fb      	strb	r3, [r7, #15]
    break;
 800b8ac:	e002      	b.n	800b8b4 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800b8ae:	2301      	movs	r3, #1
 800b8b0:	73fb      	strb	r3, [r7, #15]
    break;
 800b8b2:	bf00      	nop
  }
  return  speed;
 800b8b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8b6:	4618      	mov	r0, r3
 800b8b8:	3710      	adds	r7, #16
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	bd80      	pop	{r7, pc}

0800b8be <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800b8be:	b580      	push	{r7, lr}
 800b8c0:	b084      	sub	sp, #16
 800b8c2:	af00      	add	r7, sp, #0
 800b8c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	f7f7 fda7 	bl	8003428 <HAL_HCD_ResetPort>
 800b8da:	4603      	mov	r3, r0
 800b8dc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b8de:	7bfb      	ldrb	r3, [r7, #15]
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	f000 f8ef 	bl	800bac4 <USBH_Get_USB_Status>
 800b8e6:	4603      	mov	r3, r0
 800b8e8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b8ea:	7bbb      	ldrb	r3, [r7, #14]
}
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	3710      	adds	r7, #16
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	bd80      	pop	{r7, pc}

0800b8f4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b082      	sub	sp, #8
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	6078      	str	r0, [r7, #4]
 800b8fc:	460b      	mov	r3, r1
 800b8fe:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b906:	78fa      	ldrb	r2, [r7, #3]
 800b908:	4611      	mov	r1, r2
 800b90a:	4618      	mov	r0, r3
 800b90c:	f7f7 fdaf 	bl	800346e <HAL_HCD_HC_GetXferCount>
 800b910:	4603      	mov	r3, r0
}
 800b912:	4618      	mov	r0, r3
 800b914:	3708      	adds	r7, #8
 800b916:	46bd      	mov	sp, r7
 800b918:	bd80      	pop	{r7, pc}

0800b91a <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800b91a:	b590      	push	{r4, r7, lr}
 800b91c:	b089      	sub	sp, #36	@ 0x24
 800b91e:	af04      	add	r7, sp, #16
 800b920:	6078      	str	r0, [r7, #4]
 800b922:	4608      	mov	r0, r1
 800b924:	4611      	mov	r1, r2
 800b926:	461a      	mov	r2, r3
 800b928:	4603      	mov	r3, r0
 800b92a:	70fb      	strb	r3, [r7, #3]
 800b92c:	460b      	mov	r3, r1
 800b92e:	70bb      	strb	r3, [r7, #2]
 800b930:	4613      	mov	r3, r2
 800b932:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b934:	2300      	movs	r3, #0
 800b936:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b938:	2300      	movs	r3, #0
 800b93a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800b942:	787c      	ldrb	r4, [r7, #1]
 800b944:	78ba      	ldrb	r2, [r7, #2]
 800b946:	78f9      	ldrb	r1, [r7, #3]
 800b948:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b94a:	9302      	str	r3, [sp, #8]
 800b94c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b950:	9301      	str	r3, [sp, #4]
 800b952:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b956:	9300      	str	r3, [sp, #0]
 800b958:	4623      	mov	r3, r4
 800b95a:	f7f7 f9bf 	bl	8002cdc <HAL_HCD_HC_Init>
 800b95e:	4603      	mov	r3, r0
 800b960:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800b962:	7bfb      	ldrb	r3, [r7, #15]
 800b964:	4618      	mov	r0, r3
 800b966:	f000 f8ad 	bl	800bac4 <USBH_Get_USB_Status>
 800b96a:	4603      	mov	r3, r0
 800b96c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b96e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b970:	4618      	mov	r0, r3
 800b972:	3714      	adds	r7, #20
 800b974:	46bd      	mov	sp, r7
 800b976:	bd90      	pop	{r4, r7, pc}

0800b978 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b978:	b480      	push	{r7}
 800b97a:	b083      	sub	sp, #12
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6078      	str	r0, [r7, #4]
 800b980:	460b      	mov	r3, r1
 800b982:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800b984:	2300      	movs	r3, #0
}
 800b986:	4618      	mov	r0, r3
 800b988:	370c      	adds	r7, #12
 800b98a:	46bd      	mov	sp, r7
 800b98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b990:	4770      	bx	lr

0800b992 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800b992:	b590      	push	{r4, r7, lr}
 800b994:	b089      	sub	sp, #36	@ 0x24
 800b996:	af04      	add	r7, sp, #16
 800b998:	6078      	str	r0, [r7, #4]
 800b99a:	4608      	mov	r0, r1
 800b99c:	4611      	mov	r1, r2
 800b99e:	461a      	mov	r2, r3
 800b9a0:	4603      	mov	r3, r0
 800b9a2:	70fb      	strb	r3, [r7, #3]
 800b9a4:	460b      	mov	r3, r1
 800b9a6:	70bb      	strb	r3, [r7, #2]
 800b9a8:	4613      	mov	r3, r2
 800b9aa:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800b9ba:	787c      	ldrb	r4, [r7, #1]
 800b9bc:	78ba      	ldrb	r2, [r7, #2]
 800b9be:	78f9      	ldrb	r1, [r7, #3]
 800b9c0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b9c4:	9303      	str	r3, [sp, #12]
 800b9c6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b9c8:	9302      	str	r3, [sp, #8]
 800b9ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9cc:	9301      	str	r3, [sp, #4]
 800b9ce:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b9d2:	9300      	str	r3, [sp, #0]
 800b9d4:	4623      	mov	r3, r4
 800b9d6:	f7f7 fa39 	bl	8002e4c <HAL_HCD_HC_SubmitRequest>
 800b9da:	4603      	mov	r3, r0
 800b9dc:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800b9de:	7bfb      	ldrb	r3, [r7, #15]
 800b9e0:	4618      	mov	r0, r3
 800b9e2:	f000 f86f 	bl	800bac4 <USBH_Get_USB_Status>
 800b9e6:	4603      	mov	r3, r0
 800b9e8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b9ea:	7bbb      	ldrb	r3, [r7, #14]
}
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	3714      	adds	r7, #20
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	bd90      	pop	{r4, r7, pc}

0800b9f4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b9f4:	b580      	push	{r7, lr}
 800b9f6:	b082      	sub	sp, #8
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	6078      	str	r0, [r7, #4]
 800b9fc:	460b      	mov	r3, r1
 800b9fe:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ba06:	78fa      	ldrb	r2, [r7, #3]
 800ba08:	4611      	mov	r1, r2
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	f7f7 fd1a 	bl	8003444 <HAL_HCD_HC_GetURBState>
 800ba10:	4603      	mov	r3, r0
}
 800ba12:	4618      	mov	r0, r3
 800ba14:	3708      	adds	r7, #8
 800ba16:	46bd      	mov	sp, r7
 800ba18:	bd80      	pop	{r7, pc}

0800ba1a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800ba1a:	b580      	push	{r7, lr}
 800ba1c:	b082      	sub	sp, #8
 800ba1e:	af00      	add	r7, sp, #0
 800ba20:	6078      	str	r0, [r7, #4]
 800ba22:	460b      	mov	r3, r1
 800ba24:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800ba2c:	2b01      	cmp	r3, #1
 800ba2e:	d103      	bne.n	800ba38 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800ba30:	78fb      	ldrb	r3, [r7, #3]
 800ba32:	4618      	mov	r0, r3
 800ba34:	f000 f872 	bl	800bb1c <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800ba38:	20c8      	movs	r0, #200	@ 0xc8
 800ba3a:	f7f6 fdfd 	bl	8002638 <HAL_Delay>
  return USBH_OK;
 800ba3e:	2300      	movs	r3, #0
}
 800ba40:	4618      	mov	r0, r3
 800ba42:	3708      	adds	r7, #8
 800ba44:	46bd      	mov	sp, r7
 800ba46:	bd80      	pop	{r7, pc}

0800ba48 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800ba48:	b480      	push	{r7}
 800ba4a:	b085      	sub	sp, #20
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
 800ba50:	460b      	mov	r3, r1
 800ba52:	70fb      	strb	r3, [r7, #3]
 800ba54:	4613      	mov	r3, r2
 800ba56:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ba5e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800ba60:	78fa      	ldrb	r2, [r7, #3]
 800ba62:	68f9      	ldr	r1, [r7, #12]
 800ba64:	4613      	mov	r3, r2
 800ba66:	011b      	lsls	r3, r3, #4
 800ba68:	1a9b      	subs	r3, r3, r2
 800ba6a:	009b      	lsls	r3, r3, #2
 800ba6c:	440b      	add	r3, r1
 800ba6e:	3317      	adds	r3, #23
 800ba70:	781b      	ldrb	r3, [r3, #0]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d00a      	beq.n	800ba8c <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800ba76:	78fa      	ldrb	r2, [r7, #3]
 800ba78:	68f9      	ldr	r1, [r7, #12]
 800ba7a:	4613      	mov	r3, r2
 800ba7c:	011b      	lsls	r3, r3, #4
 800ba7e:	1a9b      	subs	r3, r3, r2
 800ba80:	009b      	lsls	r3, r3, #2
 800ba82:	440b      	add	r3, r1
 800ba84:	333c      	adds	r3, #60	@ 0x3c
 800ba86:	78ba      	ldrb	r2, [r7, #2]
 800ba88:	701a      	strb	r2, [r3, #0]
 800ba8a:	e009      	b.n	800baa0 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800ba8c:	78fa      	ldrb	r2, [r7, #3]
 800ba8e:	68f9      	ldr	r1, [r7, #12]
 800ba90:	4613      	mov	r3, r2
 800ba92:	011b      	lsls	r3, r3, #4
 800ba94:	1a9b      	subs	r3, r3, r2
 800ba96:	009b      	lsls	r3, r3, #2
 800ba98:	440b      	add	r3, r1
 800ba9a:	333d      	adds	r3, #61	@ 0x3d
 800ba9c:	78ba      	ldrb	r2, [r7, #2]
 800ba9e:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800baa0:	2300      	movs	r3, #0
}
 800baa2:	4618      	mov	r0, r3
 800baa4:	3714      	adds	r7, #20
 800baa6:	46bd      	mov	sp, r7
 800baa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baac:	4770      	bx	lr

0800baae <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800baae:	b580      	push	{r7, lr}
 800bab0:	b082      	sub	sp, #8
 800bab2:	af00      	add	r7, sp, #0
 800bab4:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800bab6:	6878      	ldr	r0, [r7, #4]
 800bab8:	f7f6 fdbe 	bl	8002638 <HAL_Delay>
}
 800babc:	bf00      	nop
 800babe:	3708      	adds	r7, #8
 800bac0:	46bd      	mov	sp, r7
 800bac2:	bd80      	pop	{r7, pc}

0800bac4 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bac4:	b480      	push	{r7}
 800bac6:	b085      	sub	sp, #20
 800bac8:	af00      	add	r7, sp, #0
 800baca:	4603      	mov	r3, r0
 800bacc:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bace:	2300      	movs	r3, #0
 800bad0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bad2:	79fb      	ldrb	r3, [r7, #7]
 800bad4:	2b03      	cmp	r3, #3
 800bad6:	d817      	bhi.n	800bb08 <USBH_Get_USB_Status+0x44>
 800bad8:	a201      	add	r2, pc, #4	@ (adr r2, 800bae0 <USBH_Get_USB_Status+0x1c>)
 800bada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bade:	bf00      	nop
 800bae0:	0800baf1 	.word	0x0800baf1
 800bae4:	0800baf7 	.word	0x0800baf7
 800bae8:	0800bafd 	.word	0x0800bafd
 800baec:	0800bb03 	.word	0x0800bb03
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800baf0:	2300      	movs	r3, #0
 800baf2:	73fb      	strb	r3, [r7, #15]
    break;
 800baf4:	e00b      	b.n	800bb0e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800baf6:	2302      	movs	r3, #2
 800baf8:	73fb      	strb	r3, [r7, #15]
    break;
 800bafa:	e008      	b.n	800bb0e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800bafc:	2301      	movs	r3, #1
 800bafe:	73fb      	strb	r3, [r7, #15]
    break;
 800bb00:	e005      	b.n	800bb0e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800bb02:	2302      	movs	r3, #2
 800bb04:	73fb      	strb	r3, [r7, #15]
    break;
 800bb06:	e002      	b.n	800bb0e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800bb08:	2302      	movs	r3, #2
 800bb0a:	73fb      	strb	r3, [r7, #15]
    break;
 800bb0c:	bf00      	nop
  }
  return usb_status;
 800bb0e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb10:	4618      	mov	r0, r3
 800bb12:	3714      	adds	r7, #20
 800bb14:	46bd      	mov	sp, r7
 800bb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1a:	4770      	bx	lr

0800bb1c <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b084      	sub	sp, #16
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	4603      	mov	r3, r0
 800bb24:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800bb26:	79fb      	ldrb	r3, [r7, #7]
 800bb28:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800bb2a:	79fb      	ldrb	r3, [r7, #7]
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d102      	bne.n	800bb36 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800bb30:	2300      	movs	r3, #0
 800bb32:	73fb      	strb	r3, [r7, #15]
 800bb34:	e001      	b.n	800bb3a <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800bb36:	2301      	movs	r3, #1
 800bb38:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800bb3a:	7bfb      	ldrb	r3, [r7, #15]
 800bb3c:	461a      	mov	r2, r3
 800bb3e:	2101      	movs	r1, #1
 800bb40:	4803      	ldr	r0, [pc, #12]	@ (800bb50 <MX_DriverVbusFS+0x34>)
 800bb42:	f7f7 f84b 	bl	8002bdc <HAL_GPIO_WritePin>
}
 800bb46:	bf00      	nop
 800bb48:	3710      	adds	r7, #16
 800bb4a:	46bd      	mov	sp, r7
 800bb4c:	bd80      	pop	{r7, pc}
 800bb4e:	bf00      	nop
 800bb50:	40020800 	.word	0x40020800

0800bb54 <malloc>:
 800bb54:	4b02      	ldr	r3, [pc, #8]	@ (800bb60 <malloc+0xc>)
 800bb56:	4601      	mov	r1, r0
 800bb58:	6818      	ldr	r0, [r3, #0]
 800bb5a:	f000 b82d 	b.w	800bbb8 <_malloc_r>
 800bb5e:	bf00      	nop
 800bb60:	20000030 	.word	0x20000030

0800bb64 <free>:
 800bb64:	4b02      	ldr	r3, [pc, #8]	@ (800bb70 <free+0xc>)
 800bb66:	4601      	mov	r1, r0
 800bb68:	6818      	ldr	r0, [r3, #0]
 800bb6a:	f000 b903 	b.w	800bd74 <_free_r>
 800bb6e:	bf00      	nop
 800bb70:	20000030 	.word	0x20000030

0800bb74 <sbrk_aligned>:
 800bb74:	b570      	push	{r4, r5, r6, lr}
 800bb76:	4e0f      	ldr	r6, [pc, #60]	@ (800bbb4 <sbrk_aligned+0x40>)
 800bb78:	460c      	mov	r4, r1
 800bb7a:	6831      	ldr	r1, [r6, #0]
 800bb7c:	4605      	mov	r5, r0
 800bb7e:	b911      	cbnz	r1, 800bb86 <sbrk_aligned+0x12>
 800bb80:	f000 f8ae 	bl	800bce0 <_sbrk_r>
 800bb84:	6030      	str	r0, [r6, #0]
 800bb86:	4621      	mov	r1, r4
 800bb88:	4628      	mov	r0, r5
 800bb8a:	f000 f8a9 	bl	800bce0 <_sbrk_r>
 800bb8e:	1c43      	adds	r3, r0, #1
 800bb90:	d103      	bne.n	800bb9a <sbrk_aligned+0x26>
 800bb92:	f04f 34ff 	mov.w	r4, #4294967295
 800bb96:	4620      	mov	r0, r4
 800bb98:	bd70      	pop	{r4, r5, r6, pc}
 800bb9a:	1cc4      	adds	r4, r0, #3
 800bb9c:	f024 0403 	bic.w	r4, r4, #3
 800bba0:	42a0      	cmp	r0, r4
 800bba2:	d0f8      	beq.n	800bb96 <sbrk_aligned+0x22>
 800bba4:	1a21      	subs	r1, r4, r0
 800bba6:	4628      	mov	r0, r5
 800bba8:	f000 f89a 	bl	800bce0 <_sbrk_r>
 800bbac:	3001      	adds	r0, #1
 800bbae:	d1f2      	bne.n	800bb96 <sbrk_aligned+0x22>
 800bbb0:	e7ef      	b.n	800bb92 <sbrk_aligned+0x1e>
 800bbb2:	bf00      	nop
 800bbb4:	20000a14 	.word	0x20000a14

0800bbb8 <_malloc_r>:
 800bbb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbbc:	1ccd      	adds	r5, r1, #3
 800bbbe:	f025 0503 	bic.w	r5, r5, #3
 800bbc2:	3508      	adds	r5, #8
 800bbc4:	2d0c      	cmp	r5, #12
 800bbc6:	bf38      	it	cc
 800bbc8:	250c      	movcc	r5, #12
 800bbca:	2d00      	cmp	r5, #0
 800bbcc:	4606      	mov	r6, r0
 800bbce:	db01      	blt.n	800bbd4 <_malloc_r+0x1c>
 800bbd0:	42a9      	cmp	r1, r5
 800bbd2:	d904      	bls.n	800bbde <_malloc_r+0x26>
 800bbd4:	230c      	movs	r3, #12
 800bbd6:	6033      	str	r3, [r6, #0]
 800bbd8:	2000      	movs	r0, #0
 800bbda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbde:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bcb4 <_malloc_r+0xfc>
 800bbe2:	f000 f869 	bl	800bcb8 <__malloc_lock>
 800bbe6:	f8d8 3000 	ldr.w	r3, [r8]
 800bbea:	461c      	mov	r4, r3
 800bbec:	bb44      	cbnz	r4, 800bc40 <_malloc_r+0x88>
 800bbee:	4629      	mov	r1, r5
 800bbf0:	4630      	mov	r0, r6
 800bbf2:	f7ff ffbf 	bl	800bb74 <sbrk_aligned>
 800bbf6:	1c43      	adds	r3, r0, #1
 800bbf8:	4604      	mov	r4, r0
 800bbfa:	d158      	bne.n	800bcae <_malloc_r+0xf6>
 800bbfc:	f8d8 4000 	ldr.w	r4, [r8]
 800bc00:	4627      	mov	r7, r4
 800bc02:	2f00      	cmp	r7, #0
 800bc04:	d143      	bne.n	800bc8e <_malloc_r+0xd6>
 800bc06:	2c00      	cmp	r4, #0
 800bc08:	d04b      	beq.n	800bca2 <_malloc_r+0xea>
 800bc0a:	6823      	ldr	r3, [r4, #0]
 800bc0c:	4639      	mov	r1, r7
 800bc0e:	4630      	mov	r0, r6
 800bc10:	eb04 0903 	add.w	r9, r4, r3
 800bc14:	f000 f864 	bl	800bce0 <_sbrk_r>
 800bc18:	4581      	cmp	r9, r0
 800bc1a:	d142      	bne.n	800bca2 <_malloc_r+0xea>
 800bc1c:	6821      	ldr	r1, [r4, #0]
 800bc1e:	1a6d      	subs	r5, r5, r1
 800bc20:	4629      	mov	r1, r5
 800bc22:	4630      	mov	r0, r6
 800bc24:	f7ff ffa6 	bl	800bb74 <sbrk_aligned>
 800bc28:	3001      	adds	r0, #1
 800bc2a:	d03a      	beq.n	800bca2 <_malloc_r+0xea>
 800bc2c:	6823      	ldr	r3, [r4, #0]
 800bc2e:	442b      	add	r3, r5
 800bc30:	6023      	str	r3, [r4, #0]
 800bc32:	f8d8 3000 	ldr.w	r3, [r8]
 800bc36:	685a      	ldr	r2, [r3, #4]
 800bc38:	bb62      	cbnz	r2, 800bc94 <_malloc_r+0xdc>
 800bc3a:	f8c8 7000 	str.w	r7, [r8]
 800bc3e:	e00f      	b.n	800bc60 <_malloc_r+0xa8>
 800bc40:	6822      	ldr	r2, [r4, #0]
 800bc42:	1b52      	subs	r2, r2, r5
 800bc44:	d420      	bmi.n	800bc88 <_malloc_r+0xd0>
 800bc46:	2a0b      	cmp	r2, #11
 800bc48:	d917      	bls.n	800bc7a <_malloc_r+0xc2>
 800bc4a:	1961      	adds	r1, r4, r5
 800bc4c:	42a3      	cmp	r3, r4
 800bc4e:	6025      	str	r5, [r4, #0]
 800bc50:	bf18      	it	ne
 800bc52:	6059      	strne	r1, [r3, #4]
 800bc54:	6863      	ldr	r3, [r4, #4]
 800bc56:	bf08      	it	eq
 800bc58:	f8c8 1000 	streq.w	r1, [r8]
 800bc5c:	5162      	str	r2, [r4, r5]
 800bc5e:	604b      	str	r3, [r1, #4]
 800bc60:	4630      	mov	r0, r6
 800bc62:	f000 f82f 	bl	800bcc4 <__malloc_unlock>
 800bc66:	f104 000b 	add.w	r0, r4, #11
 800bc6a:	1d23      	adds	r3, r4, #4
 800bc6c:	f020 0007 	bic.w	r0, r0, #7
 800bc70:	1ac2      	subs	r2, r0, r3
 800bc72:	bf1c      	itt	ne
 800bc74:	1a1b      	subne	r3, r3, r0
 800bc76:	50a3      	strne	r3, [r4, r2]
 800bc78:	e7af      	b.n	800bbda <_malloc_r+0x22>
 800bc7a:	6862      	ldr	r2, [r4, #4]
 800bc7c:	42a3      	cmp	r3, r4
 800bc7e:	bf0c      	ite	eq
 800bc80:	f8c8 2000 	streq.w	r2, [r8]
 800bc84:	605a      	strne	r2, [r3, #4]
 800bc86:	e7eb      	b.n	800bc60 <_malloc_r+0xa8>
 800bc88:	4623      	mov	r3, r4
 800bc8a:	6864      	ldr	r4, [r4, #4]
 800bc8c:	e7ae      	b.n	800bbec <_malloc_r+0x34>
 800bc8e:	463c      	mov	r4, r7
 800bc90:	687f      	ldr	r7, [r7, #4]
 800bc92:	e7b6      	b.n	800bc02 <_malloc_r+0x4a>
 800bc94:	461a      	mov	r2, r3
 800bc96:	685b      	ldr	r3, [r3, #4]
 800bc98:	42a3      	cmp	r3, r4
 800bc9a:	d1fb      	bne.n	800bc94 <_malloc_r+0xdc>
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	6053      	str	r3, [r2, #4]
 800bca0:	e7de      	b.n	800bc60 <_malloc_r+0xa8>
 800bca2:	230c      	movs	r3, #12
 800bca4:	6033      	str	r3, [r6, #0]
 800bca6:	4630      	mov	r0, r6
 800bca8:	f000 f80c 	bl	800bcc4 <__malloc_unlock>
 800bcac:	e794      	b.n	800bbd8 <_malloc_r+0x20>
 800bcae:	6005      	str	r5, [r0, #0]
 800bcb0:	e7d6      	b.n	800bc60 <_malloc_r+0xa8>
 800bcb2:	bf00      	nop
 800bcb4:	20000a18 	.word	0x20000a18

0800bcb8 <__malloc_lock>:
 800bcb8:	4801      	ldr	r0, [pc, #4]	@ (800bcc0 <__malloc_lock+0x8>)
 800bcba:	f000 b84b 	b.w	800bd54 <__retarget_lock_acquire_recursive>
 800bcbe:	bf00      	nop
 800bcc0:	20000b58 	.word	0x20000b58

0800bcc4 <__malloc_unlock>:
 800bcc4:	4801      	ldr	r0, [pc, #4]	@ (800bccc <__malloc_unlock+0x8>)
 800bcc6:	f000 b846 	b.w	800bd56 <__retarget_lock_release_recursive>
 800bcca:	bf00      	nop
 800bccc:	20000b58 	.word	0x20000b58

0800bcd0 <memset>:
 800bcd0:	4402      	add	r2, r0
 800bcd2:	4603      	mov	r3, r0
 800bcd4:	4293      	cmp	r3, r2
 800bcd6:	d100      	bne.n	800bcda <memset+0xa>
 800bcd8:	4770      	bx	lr
 800bcda:	f803 1b01 	strb.w	r1, [r3], #1
 800bcde:	e7f9      	b.n	800bcd4 <memset+0x4>

0800bce0 <_sbrk_r>:
 800bce0:	b538      	push	{r3, r4, r5, lr}
 800bce2:	4d06      	ldr	r5, [pc, #24]	@ (800bcfc <_sbrk_r+0x1c>)
 800bce4:	2300      	movs	r3, #0
 800bce6:	4604      	mov	r4, r0
 800bce8:	4608      	mov	r0, r1
 800bcea:	602b      	str	r3, [r5, #0]
 800bcec:	f7f6 fbc0 	bl	8002470 <_sbrk>
 800bcf0:	1c43      	adds	r3, r0, #1
 800bcf2:	d102      	bne.n	800bcfa <_sbrk_r+0x1a>
 800bcf4:	682b      	ldr	r3, [r5, #0]
 800bcf6:	b103      	cbz	r3, 800bcfa <_sbrk_r+0x1a>
 800bcf8:	6023      	str	r3, [r4, #0]
 800bcfa:	bd38      	pop	{r3, r4, r5, pc}
 800bcfc:	20000b54 	.word	0x20000b54

0800bd00 <__errno>:
 800bd00:	4b01      	ldr	r3, [pc, #4]	@ (800bd08 <__errno+0x8>)
 800bd02:	6818      	ldr	r0, [r3, #0]
 800bd04:	4770      	bx	lr
 800bd06:	bf00      	nop
 800bd08:	20000030 	.word	0x20000030

0800bd0c <__libc_init_array>:
 800bd0c:	b570      	push	{r4, r5, r6, lr}
 800bd0e:	4d0d      	ldr	r5, [pc, #52]	@ (800bd44 <__libc_init_array+0x38>)
 800bd10:	4c0d      	ldr	r4, [pc, #52]	@ (800bd48 <__libc_init_array+0x3c>)
 800bd12:	1b64      	subs	r4, r4, r5
 800bd14:	10a4      	asrs	r4, r4, #2
 800bd16:	2600      	movs	r6, #0
 800bd18:	42a6      	cmp	r6, r4
 800bd1a:	d109      	bne.n	800bd30 <__libc_init_array+0x24>
 800bd1c:	4d0b      	ldr	r5, [pc, #44]	@ (800bd4c <__libc_init_array+0x40>)
 800bd1e:	4c0c      	ldr	r4, [pc, #48]	@ (800bd50 <__libc_init_array+0x44>)
 800bd20:	f000 f872 	bl	800be08 <_init>
 800bd24:	1b64      	subs	r4, r4, r5
 800bd26:	10a4      	asrs	r4, r4, #2
 800bd28:	2600      	movs	r6, #0
 800bd2a:	42a6      	cmp	r6, r4
 800bd2c:	d105      	bne.n	800bd3a <__libc_init_array+0x2e>
 800bd2e:	bd70      	pop	{r4, r5, r6, pc}
 800bd30:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd34:	4798      	blx	r3
 800bd36:	3601      	adds	r6, #1
 800bd38:	e7ee      	b.n	800bd18 <__libc_init_array+0xc>
 800bd3a:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd3e:	4798      	blx	r3
 800bd40:	3601      	adds	r6, #1
 800bd42:	e7f2      	b.n	800bd2a <__libc_init_array+0x1e>
 800bd44:	0800be44 	.word	0x0800be44
 800bd48:	0800be44 	.word	0x0800be44
 800bd4c:	0800be44 	.word	0x0800be44
 800bd50:	0800be48 	.word	0x0800be48

0800bd54 <__retarget_lock_acquire_recursive>:
 800bd54:	4770      	bx	lr

0800bd56 <__retarget_lock_release_recursive>:
 800bd56:	4770      	bx	lr

0800bd58 <memcpy>:
 800bd58:	440a      	add	r2, r1
 800bd5a:	4291      	cmp	r1, r2
 800bd5c:	f100 33ff 	add.w	r3, r0, #4294967295
 800bd60:	d100      	bne.n	800bd64 <memcpy+0xc>
 800bd62:	4770      	bx	lr
 800bd64:	b510      	push	{r4, lr}
 800bd66:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bd6e:	4291      	cmp	r1, r2
 800bd70:	d1f9      	bne.n	800bd66 <memcpy+0xe>
 800bd72:	bd10      	pop	{r4, pc}

0800bd74 <_free_r>:
 800bd74:	b538      	push	{r3, r4, r5, lr}
 800bd76:	4605      	mov	r5, r0
 800bd78:	2900      	cmp	r1, #0
 800bd7a:	d041      	beq.n	800be00 <_free_r+0x8c>
 800bd7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd80:	1f0c      	subs	r4, r1, #4
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	bfb8      	it	lt
 800bd86:	18e4      	addlt	r4, r4, r3
 800bd88:	f7ff ff96 	bl	800bcb8 <__malloc_lock>
 800bd8c:	4a1d      	ldr	r2, [pc, #116]	@ (800be04 <_free_r+0x90>)
 800bd8e:	6813      	ldr	r3, [r2, #0]
 800bd90:	b933      	cbnz	r3, 800bda0 <_free_r+0x2c>
 800bd92:	6063      	str	r3, [r4, #4]
 800bd94:	6014      	str	r4, [r2, #0]
 800bd96:	4628      	mov	r0, r5
 800bd98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd9c:	f7ff bf92 	b.w	800bcc4 <__malloc_unlock>
 800bda0:	42a3      	cmp	r3, r4
 800bda2:	d908      	bls.n	800bdb6 <_free_r+0x42>
 800bda4:	6820      	ldr	r0, [r4, #0]
 800bda6:	1821      	adds	r1, r4, r0
 800bda8:	428b      	cmp	r3, r1
 800bdaa:	bf01      	itttt	eq
 800bdac:	6819      	ldreq	r1, [r3, #0]
 800bdae:	685b      	ldreq	r3, [r3, #4]
 800bdb0:	1809      	addeq	r1, r1, r0
 800bdb2:	6021      	streq	r1, [r4, #0]
 800bdb4:	e7ed      	b.n	800bd92 <_free_r+0x1e>
 800bdb6:	461a      	mov	r2, r3
 800bdb8:	685b      	ldr	r3, [r3, #4]
 800bdba:	b10b      	cbz	r3, 800bdc0 <_free_r+0x4c>
 800bdbc:	42a3      	cmp	r3, r4
 800bdbe:	d9fa      	bls.n	800bdb6 <_free_r+0x42>
 800bdc0:	6811      	ldr	r1, [r2, #0]
 800bdc2:	1850      	adds	r0, r2, r1
 800bdc4:	42a0      	cmp	r0, r4
 800bdc6:	d10b      	bne.n	800bde0 <_free_r+0x6c>
 800bdc8:	6820      	ldr	r0, [r4, #0]
 800bdca:	4401      	add	r1, r0
 800bdcc:	1850      	adds	r0, r2, r1
 800bdce:	4283      	cmp	r3, r0
 800bdd0:	6011      	str	r1, [r2, #0]
 800bdd2:	d1e0      	bne.n	800bd96 <_free_r+0x22>
 800bdd4:	6818      	ldr	r0, [r3, #0]
 800bdd6:	685b      	ldr	r3, [r3, #4]
 800bdd8:	6053      	str	r3, [r2, #4]
 800bdda:	4408      	add	r0, r1
 800bddc:	6010      	str	r0, [r2, #0]
 800bdde:	e7da      	b.n	800bd96 <_free_r+0x22>
 800bde0:	d902      	bls.n	800bde8 <_free_r+0x74>
 800bde2:	230c      	movs	r3, #12
 800bde4:	602b      	str	r3, [r5, #0]
 800bde6:	e7d6      	b.n	800bd96 <_free_r+0x22>
 800bde8:	6820      	ldr	r0, [r4, #0]
 800bdea:	1821      	adds	r1, r4, r0
 800bdec:	428b      	cmp	r3, r1
 800bdee:	bf04      	itt	eq
 800bdf0:	6819      	ldreq	r1, [r3, #0]
 800bdf2:	685b      	ldreq	r3, [r3, #4]
 800bdf4:	6063      	str	r3, [r4, #4]
 800bdf6:	bf04      	itt	eq
 800bdf8:	1809      	addeq	r1, r1, r0
 800bdfa:	6021      	streq	r1, [r4, #0]
 800bdfc:	6054      	str	r4, [r2, #4]
 800bdfe:	e7ca      	b.n	800bd96 <_free_r+0x22>
 800be00:	bd38      	pop	{r3, r4, r5, pc}
 800be02:	bf00      	nop
 800be04:	20000a18 	.word	0x20000a18

0800be08 <_init>:
 800be08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be0a:	bf00      	nop
 800be0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be0e:	bc08      	pop	{r3}
 800be10:	469e      	mov	lr, r3
 800be12:	4770      	bx	lr

0800be14 <_fini>:
 800be14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be16:	bf00      	nop
 800be18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be1a:	bc08      	pop	{r3}
 800be1c:	469e      	mov	lr, r3
 800be1e:	4770      	bx	lr
