<stg><name>pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6></name>


<trans_list>

<trans id="125" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %res, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:2 %br_ln109 = br void

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i12 0, void %codeRepl, i12 %add_ln109, void

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1 %add_ln109 = add i12 %indvar_flatten, i12 1

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2 %icmp_ln109 = icmp_eq  i12 %indvar_flatten, i12 3844

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln109 = br i1 %icmp_ln109, void %.split6, void

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
.split6:32 %sX_load = load i32 %sX

]]></Node>
<StgValue><ssdm name="sX_load"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:33 %icmp_ln55 = icmp_eq  i32 %sX_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split6:34 %br_ln55 = br i1 %icmp_ln55, void %._crit_edge1, void

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1:0 %pX_load_1 = load i32 %pX

]]></Node>
<StgValue><ssdm name="pX_load_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:1 %add_ln76 = add i32 %pX_load_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:4 %data_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %data

]]></Node>
<StgValue><ssdm name="data_read"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
.split6:5 %shift_buffer_V_1_0 = trunc i64 %data_read

]]></Node>
<StgValue><ssdm name="shift_buffer_V_1_0"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split6:6 %shift_buffer_V_1_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %data_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="shift_buffer_V_1_1"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split6:7 %shift_buffer_V_1_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %data_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="shift_buffer_V_1_2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split6:8 %shift_buffer_V_1_3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %data_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="shift_buffer_V_1_3"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.split6:9 %shift_buffer_V_0_0 = memshiftread i16 @_ssdm_op_MemShiftRead.[62 x i16]P0A, i16 61, i16 %shift_buffer_V_1_0, i1 1

]]></Node>
<StgValue><ssdm name="shift_buffer_V_0_0"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.split6:10 %shift_buffer_V_0_1 = memshiftread i16 @_ssdm_op_MemShiftRead.[62 x i16]P0A, i16 61, i16 0, i1 0

]]></Node>
<StgValue><ssdm name="shift_buffer_V_0_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="0">
<![CDATA[
.split6:11 %empty_58 = memshiftread i16 @_ssdm_op_MemShiftRead.[62 x i16]P0A, i16 61, i16 %shift_buffer_V_1_1, i1 1

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.split6:12 %shift_buffer_V_0_2 = memshiftread i16 @_ssdm_op_MemShiftRead.[62 x i16]P0A, i16 61, i16 0, i1 0

]]></Node>
<StgValue><ssdm name="shift_buffer_V_0_2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="0">
<![CDATA[
.split6:13 %empty_59 = memshiftread i16 @_ssdm_op_MemShiftRead.[62 x i16]P0A, i16 61, i16 %shift_buffer_V_1_2, i1 1

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.split6:14 %p_0 = memshiftread i16 @_ssdm_op_MemShiftRead.[62 x i16]P0A, i16 61, i16 0, i1 0

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="0">
<![CDATA[
.split6:15 %empty_60 = memshiftread i16 @_ssdm_op_MemShiftRead.[62 x i16]P0A, i16 61, i16 %shift_buffer_V_1_3, i1 1

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
:4 %pX_load = load i32 %pX

]]></Node>
<StgValue><ssdm name="pX_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %icmp_ln55_3 = icmp_sgt  i32 %pX_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_3"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:2 %icmp_ln76 = icmp_eq  i32 %add_ln76, i32 62

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1:3 %br_ln76 = br i1 %icmp_ln76, void, void

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln89 = store i32 %add_ln76, i32 %pX

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %select_ln91 = select i1 %icmp_ln55, i32 4294967295, i32 1

]]></Node>
<StgValue><ssdm name="select_ln91"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %add_ln91 = add i32 %sX_load, i32 %select_ln91

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:3 %store_ln91 = store i32 %add_ln91, i32 %sX

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln78 = store i32 0, i32 %pX

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln79 = store i32 0, i32 %sX

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
:2 %pY_load_1 = load i32 %pY

]]></Node>
<StgValue><ssdm name="pY_load_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln80 = add i32 %pY_load_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split6:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3844, i64 3844, i64 3844

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16">
<![CDATA[
.split6:16 %kernel_data_V_4_load = load i16 %kernel_data_V_4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_load"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16">
<![CDATA[
.split6:17 %kernel_data_V_555_load = load i16 %kernel_data_V_555

]]></Node>
<StgValue><ssdm name="kernel_data_V_555_load"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16">
<![CDATA[
.split6:18 %kernel_data_V_656_load = load i16 %kernel_data_V_656

]]></Node>
<StgValue><ssdm name="kernel_data_V_656_load"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16">
<![CDATA[
.split6:19 %kernel_data_V_757_load = load i16 %kernel_data_V_757

]]></Node>
<StgValue><ssdm name="kernel_data_V_757_load"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16">
<![CDATA[
.split6:20 %kernel_data_V_12_load = load i16 %kernel_data_V_12

]]></Node>
<StgValue><ssdm name="kernel_data_V_12_load"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16">
<![CDATA[
.split6:21 %kernel_data_V_13_load = load i16 %kernel_data_V_13

]]></Node>
<StgValue><ssdm name="kernel_data_V_13_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16">
<![CDATA[
.split6:22 %kernel_data_V_14_load = load i16 %kernel_data_V_14

]]></Node>
<StgValue><ssdm name="kernel_data_V_14_load"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16">
<![CDATA[
.split6:23 %kernel_data_V_15_load = load i16 %kernel_data_V_15

]]></Node>
<StgValue><ssdm name="kernel_data_V_15_load"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split6:24 %store_ln214 = store i16 %shift_buffer_V_0_0, i16 %kernel_data_V_4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split6:25 %store_ln214 = store i16 %shift_buffer_V_0_1, i16 %kernel_data_V_555

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split6:26 %store_ln214 = store i16 %shift_buffer_V_0_2, i16 %kernel_data_V_656

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split6:27 %store_ln214 = store i16 %p_0, i16 %kernel_data_V_757

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split6:28 %store_ln214 = store i16 %shift_buffer_V_1_0, i16 %kernel_data_V_12

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split6:29 %store_ln214 = store i16 %shift_buffer_V_1_1, i16 %kernel_data_V_13

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split6:30 %store_ln214 = store i16 %shift_buffer_V_1_2, i16 %kernel_data_V_14

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split6:31 %store_ln214 = store i16 %shift_buffer_V_1_3, i16 %kernel_data_V_15

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
:0 %sY_load = load i32 %sY

]]></Node>
<StgValue><ssdm name="sY_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln55_1 = icmp_eq  i32 %sY_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln55_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
:2 %pY_load = load i32 %pY

]]></Node>
<StgValue><ssdm name="pY_load"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln55_2 = icmp_sgt  i32 %pY_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %and_ln55 = and i1 %icmp_ln55_2, i1 %icmp_ln55_3

]]></Node>
<StgValue><ssdm name="and_ln55"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %and_ln55_1 = and i1 %and_ln55, i1 %icmp_ln55_1

]]></Node>
<StgValue><ssdm name="and_ln55_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln55 = br i1 %and_ln55_1, void %._crit_edge1, void %.split2.0

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2.0:0 %icmp_ln1496 = icmp_slt  i16 %kernel_data_V_4_load, i16 %shift_buffer_V_0_0

]]></Node>
<StgValue><ssdm name="icmp_ln1496"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2.0:1 %xor_ln1496 = xor i1 %icmp_ln1496, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1496"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split2.0:2 %select_ln65 = select i1 %xor_ln1496, i16 %kernel_data_V_4_load, i16 %shift_buffer_V_0_0

]]></Node>
<StgValue><ssdm name="select_ln65"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2.0:3 %icmp_ln1496_3 = icmp_slt  i16 %kernel_data_V_12_load, i16 %shift_buffer_V_1_0

]]></Node>
<StgValue><ssdm name="icmp_ln1496_3"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2.0:4 %xor_ln1496_3 = xor i1 %icmp_ln1496_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1496_3"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split2.0:5 %select_ln65_3 = select i1 %xor_ln1496_3, i16 %kernel_data_V_12_load, i16 %shift_buffer_V_1_0

]]></Node>
<StgValue><ssdm name="select_ln65_3"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2.0:9 %icmp_ln1496_5 = icmp_slt  i16 %kernel_data_V_555_load, i16 %shift_buffer_V_0_1

]]></Node>
<StgValue><ssdm name="icmp_ln1496_5"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2.0:10 %xor_ln1496_5 = xor i1 %icmp_ln1496_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1496_5"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split2.0:11 %select_ln65_1 = select i1 %xor_ln1496_5, i16 %kernel_data_V_555_load, i16 %shift_buffer_V_0_1

]]></Node>
<StgValue><ssdm name="select_ln65_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2.0:12 %icmp_ln1496_6 = icmp_slt  i16 %kernel_data_V_13_load, i16 %shift_buffer_V_1_1

]]></Node>
<StgValue><ssdm name="icmp_ln1496_6"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2.0:13 %xor_ln1496_6 = xor i1 %icmp_ln1496_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1496_6"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split2.0:14 %select_ln65_5 = select i1 %xor_ln1496_6, i16 %kernel_data_V_13_load, i16 %shift_buffer_V_1_1

]]></Node>
<StgValue><ssdm name="select_ln65_5"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2.0:18 %icmp_ln1496_8 = icmp_slt  i16 %kernel_data_V_656_load, i16 %shift_buffer_V_0_2

]]></Node>
<StgValue><ssdm name="icmp_ln1496_8"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2.0:19 %xor_ln1496_8 = xor i1 %icmp_ln1496_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1496_8"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split2.0:20 %select_ln65_2 = select i1 %xor_ln1496_8, i16 %kernel_data_V_656_load, i16 %shift_buffer_V_0_2

]]></Node>
<StgValue><ssdm name="select_ln65_2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2.0:21 %icmp_ln1496_9 = icmp_slt  i16 %kernel_data_V_14_load, i16 %shift_buffer_V_1_2

]]></Node>
<StgValue><ssdm name="icmp_ln1496_9"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2.0:22 %xor_ln1496_9 = xor i1 %icmp_ln1496_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1496_9"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split2.0:23 %select_ln65_7 = select i1 %xor_ln1496_9, i16 %kernel_data_V_14_load, i16 %shift_buffer_V_1_2

]]></Node>
<StgValue><ssdm name="select_ln65_7"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2.0:27 %icmp_ln1496_11 = icmp_slt  i16 %kernel_data_V_757_load, i16 %p_0

]]></Node>
<StgValue><ssdm name="icmp_ln1496_11"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2.0:28 %xor_ln1496_11 = xor i1 %icmp_ln1496_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1496_11"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split2.0:29 %select_ln65_9 = select i1 %xor_ln1496_11, i16 %kernel_data_V_757_load, i16 %p_0

]]></Node>
<StgValue><ssdm name="select_ln65_9"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2.0:30 %icmp_ln1496_12 = icmp_slt  i16 %kernel_data_V_15_load, i16 %shift_buffer_V_1_3

]]></Node>
<StgValue><ssdm name="icmp_ln1496_12"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2.0:31 %xor_ln1496_12 = xor i1 %icmp_ln1496_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1496_12"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split2.0:32 %select_ln65_10 = select i1 %xor_ln1496_12, i16 %kernel_data_V_15_load, i16 %shift_buffer_V_1_3

]]></Node>
<StgValue><ssdm name="select_ln65_10"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln80 = icmp_eq  i32 %add_ln80, i32 62

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln80 = br i1 %icmp_ln80, void, void

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln84 = store i32 %add_ln80, i32 %pY

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
:1 %sY_load_1 = load i32 %sY

]]></Node>
<StgValue><ssdm name="sY_load_1"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln86 = icmp_eq  i32 %sY_load_1, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln81 = store i32 0, i32 %pY

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln82 = store i32 0, i32 %sY

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln83 = br void

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="105" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2.0:6 %icmp_ln1496_4 = icmp_slt  i16 %select_ln65, i16 %select_ln65_3

]]></Node>
<StgValue><ssdm name="icmp_ln1496_4"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2.0:7 %xor_ln1496_4 = xor i1 %icmp_ln1496_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1496_4"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split2.0:8 %select_ln65_4 = select i1 %xor_ln1496_4, i16 %select_ln65, i16 %select_ln65_3

]]></Node>
<StgValue><ssdm name="select_ln65_4"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2.0:15 %icmp_ln1496_7 = icmp_slt  i16 %select_ln65_1, i16 %select_ln65_5

]]></Node>
<StgValue><ssdm name="icmp_ln1496_7"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2.0:16 %xor_ln1496_7 = xor i1 %icmp_ln1496_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1496_7"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split2.0:17 %select_ln65_6 = select i1 %xor_ln1496_7, i16 %select_ln65_1, i16 %select_ln65_5

]]></Node>
<StgValue><ssdm name="select_ln65_6"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2.0:24 %icmp_ln1496_10 = icmp_slt  i16 %select_ln65_2, i16 %select_ln65_7

]]></Node>
<StgValue><ssdm name="icmp_ln1496_10"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2.0:25 %xor_ln1496_10 = xor i1 %icmp_ln1496_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1496_10"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split2.0:26 %select_ln65_8 = select i1 %xor_ln1496_10, i16 %select_ln65_2, i16 %select_ln65_7

]]></Node>
<StgValue><ssdm name="select_ln65_8"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2.0:33 %icmp_ln1496_13 = icmp_slt  i16 %select_ln65_9, i16 %select_ln65_10

]]></Node>
<StgValue><ssdm name="icmp_ln1496_13"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2.0:34 %xor_ln1496_13 = xor i1 %icmp_ln1496_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1496_13"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split2.0:35 %select_ln65_11 = select i1 %xor_ln1496_13, i16 %select_ln65_9, i16 %select_ln65_10

]]></Node>
<StgValue><ssdm name="select_ln65_11"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %select_ln86 = select i1 %icmp_ln86, i32 4294967295, i32 1

]]></Node>
<StgValue><ssdm name="select_ln86"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %add_ln86 = add i32 %sY_load_1, i32 %select_ln86

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:5 %store_ln86 = store i32 %add_ln86, i32 %sY

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
.split2.0:36 %or_ln174_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %select_ln65_11, i16 %select_ln65_8, i16 %select_ln65_6, i16 %select_ln65_4

]]></Node>
<StgValue><ssdm name="or_ln174_s"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:37 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %res, i64 %or_ln174_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.split2.0:38 %br_ln73 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0">
<![CDATA[
:0 %ret_ln118 = ret

]]></Node>
<StgValue><ssdm name="ret_ln118"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
