evDE.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devDE : device CLMA
{

    parameter
    (
        config bit CP_INITD[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODED = "LUT6",
        config string CP_FF3_RS = "SET",
        config string CP_FFAPP3_RS = "SET",
        config bit CP_FF3_INIT = 1'b1,
        config bit CP_FFAPP3_INIT = 1'b1,
        config string CP_Q3MUX_SEL = "YX",
        config string CP_FFAPP3MUX_SEL = "YX",
        config string CP_CR3PREMUX_SEL = "YX",
        config string CP_CR3POSTMUX_SEL = "CX",
        config string CP_GRS_EN = "TRUE",
        config string CP_LATCH_EN = "FALSE"
    );
    port
    (
        output Y3,
        logic input FGD_CIN
    );
}; // end of device devDE


structure netlist of devDE
{

    wire        ntCYC      ;
    wire        ntL6D      ;

    Y3          <= ntL6D   ;
    ntCYC       <= FGD_CIN ;

    device LUT6 FYD
    parameter map
    (
        CP_INIT         => CP_INITD,
        CP_MODE         => CP_MODED
    )
    port map
    (
        CIN             => ntCYC,
        L6              => ntL6D
    );

}; // end of structure netlist of devDE



