// Seed: 4213963871
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  always $display(id_2, -1'b0, 1'b0);
  assign id_4 = id_1;
  uwire id_5, id_6, id_7;
  genvar id_8;
  assign id_6 = -1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    inout supply1 id_2,
    output supply0 id_3,
    input uwire id_4,
    input wand id_5,
    input wire id_6,
    input uwire id_7,
    input supply0 id_8,
    output wire id_9,
    input wand id_10,
    output supply0 id_11,
    input tri0 id_12
);
  id_14(
      -1
  );
  integer id_15;
  initial @(id_14);
  wire id_16;
  wire id_17;
  uwire id_18, id_19, id_20;
  assign id_9 = -1'b0;
  supply0 \id_21 = 1;
  assign id_20 = -1;
  assign id_2  = id_20;
  wire id_22, id_23, id_24;
  module_0 modCall_1 (
      id_23,
      id_17
  );
endmodule
