////Cell name: buf
//Updated bankmux input gate cap. 2015/1/14.
subckt buf IN OUT VDD VSS
parameters wp2=wdef wp1=wdef wn2=wdef wn1=wdef l=ldef
MP1 (OUTB IN VDD VDD) P_TRANSISTOR width=wp1 length=l
MN1 (OUTB IN VSS VSS) N_TRANSISTOR width=wn1 length=l
MP2 (OUT OUTB VDD VDD) P_TRANSISTOR width=wp2 length=l
MN2 (OUT OUTB VSS VSS) N_TRANSISTOR width=wn2 length=l
ends buf


//Inverter subcircuit
subckt INV OUT IN VDD VSS
parameters i
MP (OUT IN VDD VDD) P_TRANSISTOR width=2*i*wdef length=ldef
MN (OUT IN VSS VSS) N_TRANSISTOR width=i*wdef length=ldef
ends INV
// End of subcircuit definition.


// Cell name: nand2
// View name: schematic
subckt nand2 INbot INtop OUT VDD VSS
parameters wp=2*wdef lp=ldef wn=2*wdef ln=ldef
M2 (OUT INtop VDD VDD) P_TRANSISTOR width=wp length=lp 
MP (OUT INbot VDD VDD) P_TRANSISTOR width=wp length=lp 
M1 (OUT INtop net048 VSS) N_TRANSISTOR width=wn length=ln 
M3 (net048 INbot VSS VSS) N_TRANSISTOR width=wn length=ln 
ends nand2
// End of subcircuit definition.

// Cell name :buf2
subckt buf2 IN OUT VDD VSS
I0 (X1 IN VDD VSS) INV i=4
I3 (OUT X1 VDD VSS) INV i=16
ends buf2

// Cell name: col mux
// View name: schematic
subckt col_mux BL CSEL CSELB RDWR VDD VSS
parameters wncs=wdef lncs=ldef wpcs=wdef lpcs=ldef
M1 (BL CSEL RDWR_temp VSS) N_TRANSISTOR width=wncs length=lncs 
M2 (RDWR_temp CSELB BL VDD) P_TRANSISTOR width=wpcs length=lpcs 
Ibuf2 (RDWR_temp RDWR VDD VSS) buf2
ends col_mux

//generic inverter chain optimize later
subckt INVCHAIN IN OUT VDD VSS
I0 (X1 IN VDD VSS) INV i=1
I1 (X2 X1 VDD VSS) INV i=4
I2 (X3 X2 VDD VSS) INV i=16
I3 (OUT X3 VDD VSS) INV i=48
ends INVCHAIN

VBL (BL 0) vsource dc=pvdd-BL_DIFF


//BC and CD
ICOL1 (BL CSEL CSELB RDWR VDD VSS) col_mux


// capacitance of Colmux driving the tristate buffer (hardcoded for now assuming pmos 32x min, nmos 16x min)
//Updated bankmux input gate cap. 2015/1/14.
//cap1 (RDWR 0) capacitor c=wdef*cg*1e6*48
cap1 (RDWR 0) capacitor c=wdef*cg*1e6*5

//Input drivers for DUT
VVDD (VDD 0) vsource dc=pvdd
VVSS (VSS 0) vsource dc=0

VCSEL (CSEL_IN 0) vsource type=pulse val0=0 val1=pvdd rise=trf fall=trf width=tper/2.5 period=tper delay=1n
VCSELB (CSELB_IN 0) vsource type=pulse val0=pvdd val1=0 rise=trf fall=trf width=tper/2.5 period=tper delay=1n

ICSEL (CSEL_IN CSEL VDD VSS) INVCHAIN
ICSELB (CSELB_IN CSELB VDD VSS) INVCHAIN


// CAPS assume that banks placed side by side and signals generated from middle of structure
// wire cap + gate cap for each component
capCSEL (CSEL 0) capacitor c=ws*cwl*colMux+wdef*cg*1e6*(ws-1)*2
capCSELB (CSELB 0) capacitor c=ws*cwl*colMux+wdef*cg*1e6*(ws-1)*2
ic RDWR=pvdd ICOL1.RDWR_temp=pvdd
myOption options pwr=all pivotdc=yes
