// Seed: 819039059
module module_0 (
    input  logic id_0,
    input  logic id_1,
    input  logic id_2,
    output logic id_3
);
  always id_3 = id_1;
  always if (1 == 1'b0 == id_2);
  type_12(
      id_3 - id_1, 1
  );
  logic id_4, id_5 = 1 - 1;
  type_14(
      1, id_0, 1 - 1, 1'b0
  );
  logic id_6;
  logic id_7 = 1;
endmodule
`define pp_4 0
`timescale 1ps / 1ps
`define pp_5 0
