Verilog is a **Hardware Description Language (HDL)**, 

```verilog
module();
	wire [wer:dp];
	parameter
endmodule();
```
