digraph "CFG for '_Z10kSparseDotiiiPfPiS0_S_S_ff' function" {
	label="CFG for '_Z10kSparseDotiiiPfPiS0_S_S_ff' function";

	Node0x5c9e170 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%10:\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %12 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %13 = getelementptr i8, i8 addrspace(4)* %12, i64 4\l  %14 = bitcast i8 addrspace(4)* %13 to i16 addrspace(4)*\l  %15 = load i16, i16 addrspace(4)* %14, align 4, !range !4, !invariant.load !5\l  %16 = zext i16 %15 to i32\l  %17 = mul i32 %11, %16\l  %18 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %19 = add i32 %17, %18\l  %20 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %21 = getelementptr i8, i8 addrspace(4)* %12, i64 6\l  %22 = bitcast i8 addrspace(4)* %21 to i16 addrspace(4)*\l  %23 = load i16, i16 addrspace(4)* %22, align 2, !range !4, !invariant.load !5\l  %24 = zext i16 %23 to i32\l  %25 = mul i32 %20, %24\l  %26 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %27 = add i32 %25, %26\l  %28 = icmp ult i32 %19, %0\l  %29 = icmp ult i32 %27, %1\l  %30 = select i1 %28, i1 %29, i1 false\l  br i1 %30, label %31, label %73\l|{<s0>T|<s1>F}}"];
	Node0x5c9e170:s0 -> Node0x5ca2750;
	Node0x5c9e170:s1 -> Node0x5ca27e0;
	Node0x5ca2750 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%31:\l31:                                               \l  %32 = zext i32 %19 to i64\l  %33 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %32\l  %34 = load i32, i32 addrspace(1)* %33, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %35 = add nuw i32 %19, 1\l  %36 = zext i32 %35 to i64\l  %37 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %36\l  %38 = load i32, i32 addrspace(1)* %37, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %39 = icmp slt i32 %34, %38\l  br i1 %39, label %40, label %42\l|{<s0>T|<s1>F}}"];
	Node0x5ca2750:s0 -> Node0x5ca3640;
	Node0x5ca2750:s1 -> Node0x5ca36d0;
	Node0x5ca3640 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%40:\l40:                                               \l  %41 = mul i32 %27, %2\l  br label %49\l}"];
	Node0x5ca3640 -> Node0x5ca38a0;
	Node0x5ca36d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%42:\l42:                                               \l  %43 = phi float [ 0.000000e+00, %31 ], [ %62, %49 ]\l  %44 = mul i32 %27, %0\l  %45 = add i32 %44, %19\l  %46 = fmul contract float %43, %9\l  %47 = fcmp contract oeq float %8, 0.000000e+00\l  %48 = sext i32 %45 to i64\l  br i1 %47, label %69, label %65\l|{<s0>T|<s1>F}}"];
	Node0x5ca36d0:s0 -> Node0x5ca4740;
	Node0x5ca36d0:s1 -> Node0x5ca47d0;
	Node0x5ca38a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%49:\l49:                                               \l  %50 = phi float [ 0.000000e+00, %40 ], [ %62, %49 ]\l  %51 = phi i32 [ %34, %40 ], [ %63, %49 ]\l  %52 = sext i32 %51 to i64\l  %53 = getelementptr inbounds float, float addrspace(1)* %3, i64 %52\l  %54 = load float, float addrspace(1)* %53, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %55 = getelementptr inbounds i32, i32 addrspace(1)* %5, i64 %52\l  %56 = load i32, i32 addrspace(1)* %55, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %57 = add i32 %56, %41\l  %58 = zext i32 %57 to i64\l  %59 = getelementptr inbounds float, float addrspace(1)* %6, i64 %58\l  %60 = load float, float addrspace(1)* %59, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %61 = fmul contract float %54, %60\l  %62 = fadd contract float %50, %61\l  %63 = add nsw i32 %51, 1\l  %64 = icmp slt i32 %63, %38\l  br i1 %64, label %49, label %42, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x5ca38a0:s0 -> Node0x5ca38a0;
	Node0x5ca38a0:s1 -> Node0x5ca36d0;
	Node0x5ca47d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%65:\l65:                                               \l  %66 = getelementptr inbounds float, float addrspace(1)* %7, i64 %48\l  %67 = load float, float addrspace(1)* %66, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %68 = fmul contract float %67, %8\l  br label %69\l}"];
	Node0x5ca47d0 -> Node0x5ca4740;
	Node0x5ca4740 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%69:\l69:                                               \l  %70 = phi contract float [ %68, %65 ], [ 0.000000e+00, %42 ]\l  %71 = fadd contract float %46, %70\l  %72 = getelementptr inbounds float, float addrspace(1)* %7, i64 %48\l  store float %71, float addrspace(1)* %72, align 4, !tbaa !11\l  br label %73\l}"];
	Node0x5ca4740 -> Node0x5ca27e0;
	Node0x5ca27e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%73:\l73:                                               \l  ret void\l}"];
}
