Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan 15 17:59:07 2026
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (111)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1065)
5. checking no_input_delay (15)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (111)
--------------------------
 There are 111 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1065)
---------------------------------------------------
 There are 1065 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.806        0.000                      0                 5423        0.060        0.000                      0                 5423        3.000        0.000                       0                  2424  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_pin             {0.000 5.000}      10.000          100.000         
u_clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                   3.937        0.000                      0                  163        0.162        0.000                      0                  163        4.500        0.000                       0                   108  
u_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         10.116        0.000                      0                 5259        0.060        0.000                      0                 5259       19.500        0.000                       0                  2312  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0        3.806        0.000                      0                    2        0.728        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.039ns (19.566%)  route 4.271ns (80.434%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.803     5.324    U_SCCB/U_SCCB_CONTROLLER/clk
    SLICE_X6Y135         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.842 f  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[1]/Q
                         net (fo=10, routed)          1.009     6.851    U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[1]
    SLICE_X6Y136         LUT6 (Prop_lut6_I2_O)        0.124     6.975 r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep_i_10/O
                         net (fo=5, routed)           0.650     7.626    U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep_i_10_n_0
    SLICE_X9Y135         LUT3 (Prop_lut3_I1_O)        0.124     7.750 r  U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.754     8.504    U_SCCB/U_SCCB_CONTROLLER/state_next__0[2]
    SLICE_X4Y136         LUT6 (Prop_lut6_I5_O)        0.124     8.628 r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg[7]_i_1/O
                         net (fo=9, routed)           1.380    10.008    U_SCCB/U_SCCB_CONTROLLER/sccb_addr_next
    SLICE_X9Y135         LUT2 (Prop_lut2_I1_O)        0.149    10.157 r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep_i_1/O
                         net (fo=1, routed)           0.478    10.635    U_SCCB_n_3
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.649    14.990    clk_IBUF_BUFG
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.267    15.258    
                         clock uncertainty           -0.035    15.222    
    RAMB18_X0Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.651    14.571    U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.890ns (22.177%)  route 3.123ns (77.823%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.803     5.324    U_SCCB/U_SCCB_CONTROLLER/clk
    SLICE_X6Y135         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.842 f  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[1]/Q
                         net (fo=10, routed)          1.009     6.851    U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[1]
    SLICE_X6Y136         LUT6 (Prop_lut6_I2_O)        0.124     6.975 r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep_i_10/O
                         net (fo=5, routed)           0.650     7.626    U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep_i_10_n_0
    SLICE_X9Y135         LUT3 (Prop_lut3_I1_O)        0.124     7.750 r  U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.754     8.504    U_SCCB/U_SCCB_CONTROLLER/state_next__0[2]
    SLICE_X4Y136         LUT6 (Prop_lut6_I5_O)        0.124     8.628 r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg[7]_i_1/O
                         net (fo=9, routed)           0.710     9.337    U_SCCB/U_SCCB_CONTROLLER/sccb_addr_next
    SLICE_X9Y135         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.610    14.951    U_SCCB/U_SCCB_CONTROLLER/clk
    SLICE_X9Y135         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[6]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X9Y135         FDRE (Setup_fdre_C_CE)      -0.205    14.978    U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.890ns (22.177%)  route 3.123ns (77.823%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.803     5.324    U_SCCB/U_SCCB_CONTROLLER/clk
    SLICE_X6Y135         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.842 f  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[1]/Q
                         net (fo=10, routed)          1.009     6.851    U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[1]
    SLICE_X6Y136         LUT6 (Prop_lut6_I2_O)        0.124     6.975 r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep_i_10/O
                         net (fo=5, routed)           0.650     7.626    U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep_i_10_n_0
    SLICE_X9Y135         LUT3 (Prop_lut3_I1_O)        0.124     7.750 r  U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.754     8.504    U_SCCB/U_SCCB_CONTROLLER/state_next__0[2]
    SLICE_X4Y136         LUT6 (Prop_lut6_I5_O)        0.124     8.628 r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg[7]_i_1/O
                         net (fo=9, routed)           0.710     9.337    U_SCCB/U_SCCB_CONTROLLER/sccb_addr_next
    SLICE_X9Y135         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.610    14.951    U_SCCB/U_SCCB_CONTROLLER/clk
    SLICE_X9Y135         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[7]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X9Y135         FDRE (Setup_fdre_C_CE)      -0.205    14.978    U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.890ns (22.440%)  route 3.076ns (77.560%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.803     5.324    U_SCCB/U_SCCB_CONTROLLER/clk
    SLICE_X6Y135         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.842 f  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[1]/Q
                         net (fo=10, routed)          1.009     6.851    U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[1]
    SLICE_X6Y136         LUT6 (Prop_lut6_I2_O)        0.124     6.975 r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep_i_10/O
                         net (fo=5, routed)           0.650     7.626    U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep_i_10_n_0
    SLICE_X9Y135         LUT3 (Prop_lut3_I1_O)        0.124     7.750 r  U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.754     8.504    U_SCCB/U_SCCB_CONTROLLER/state_next__0[2]
    SLICE_X4Y136         LUT6 (Prop_lut6_I5_O)        0.124     8.628 r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg[7]_i_1/O
                         net (fo=9, routed)           0.663     9.290    U_SCCB/U_SCCB_CONTROLLER/sccb_addr_next
    SLICE_X7Y135         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.677    15.018    U_SCCB/U_SCCB_CONTROLLER/clk
    SLICE_X7Y135         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[5]/C
                         clock pessimism              0.284    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X7Y135         FDRE (Setup_fdre_C_CE)      -0.205    15.062    U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.766ns (21.772%)  route 2.752ns (78.228%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.803     5.324    U_SCCB/U_SCCB_CONTROLLER/clk
    SLICE_X6Y135         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[0]/Q
                         net (fo=12, routed)          1.108     6.950    U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[0]
    SLICE_X6Y136         LUT6 (Prop_lut6_I3_O)        0.124     7.074 r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg[5]_i_1/O
                         net (fo=2, routed)           1.052     8.126    U_SCCB/U_SCCB_CONTROLLER/p_0_in[5]
    SLICE_X9Y135         LUT2 (Prop_lut2_I0_O)        0.124     8.250 r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep_i_4/O
                         net (fo=1, routed)           0.593     8.843    U_SCCB_n_6
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.649    14.990    clk_IBUF_BUFG
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.267    15.258    
                         clock uncertainty           -0.035    15.222    
    RAMB18_X0Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.656    U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.762ns (24.106%)  route 2.399ns (75.894%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.803     5.324    U_SCCB/U_SCCB_CONTROLLER/clk
    SLICE_X6Y135         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.842 f  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[1]/Q
                         net (fo=10, routed)          1.009     6.851    U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[1]
    SLICE_X6Y136         LUT6 (Prop_lut6_I2_O)        0.124     6.975 r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep_i_10/O
                         net (fo=5, routed)           0.655     7.630    U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep_i_10_n_0
    SLICE_X9Y135         LUT4 (Prop_lut4_I1_O)        0.120     7.750 r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep_i_2/O
                         net (fo=1, routed)           0.735     8.485    U_SCCB_n_4
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.649    14.990    clk_IBUF_BUFG
    RAMB18_X0Y54         RAMB18E1                                     r  U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.267    15.258    
                         clock uncertainty           -0.035    15.222    
    RAMB18_X0Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.769    14.453    U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_CNT_4/U_fnd_tick_gen/r_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.897ns (23.502%)  route 2.920ns (76.498%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.545     5.066    U_FND/U_CNT_4/U_fnd_tick_gen/clk
    SLICE_X30Y83         FDCE                                         r  U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDCE (Prop_fdce_C_Q)         0.478     5.544 r  U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[16]/Q
                         net (fo=2, routed)           1.006     6.550    U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt[16]
    SLICE_X28Y81         LUT5 (Prop_lut5_I2_O)        0.295     6.845 f  U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt[16]_i_3/O
                         net (fo=1, routed)           0.811     7.656    U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt[16]_i_3_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.780 r  U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt[16]_i_2/O
                         net (fo=17, routed)          1.102     8.883    U_FND/U_CNT_4/U_fnd_tick_gen/r_tick
    SLICE_X29Y81         FDCE                                         r  U_FND/U_CNT_4/U_fnd_tick_gen/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.427    14.768    U_FND/U_CNT_4/U_fnd_tick_gen/clk
    SLICE_X29Y81         FDCE                                         r  U_FND/U_CNT_4/U_fnd_tick_gen/r_tick_reg/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X29Y81         FDCE (Setup_fdce_C_D)       -0.109    14.882    U_FND/U_CNT_4/U_fnd_tick_gen/r_tick_reg
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 1.021ns (25.876%)  route 2.925ns (74.124%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.545     5.066    U_FND/U_CNT_4/U_fnd_tick_gen/clk
    SLICE_X30Y83         FDCE                                         r  U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDCE (Prop_fdce_C_Q)         0.478     5.544 f  U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[16]/Q
                         net (fo=2, routed)           1.006     6.550    U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt[16]
    SLICE_X28Y81         LUT5 (Prop_lut5_I2_O)        0.295     6.845 r  U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt[16]_i_3/O
                         net (fo=1, routed)           0.811     7.656    U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt[16]_i_3_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.780 f  U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt[16]_i_2/O
                         net (fo=17, routed)          1.107     8.888    U_FND/U_CNT_4/U_fnd_tick_gen/r_tick
    SLICE_X28Y81         LUT2 (Prop_lut2_I0_O)        0.124     9.012 r  U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.012    U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_0[3]
    SLICE_X28Y81         FDCE                                         r  U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.427    14.768    U_FND/U_CNT_4/U_fnd_tick_gen/clk
    SLICE_X28Y81         FDCE                                         r  U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[3]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X28Y81         FDCE (Setup_fdce_C_D)        0.032    15.023    U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 1.021ns (25.885%)  route 2.923ns (74.115%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.545     5.066    U_FND/U_CNT_4/U_fnd_tick_gen/clk
    SLICE_X30Y83         FDCE                                         r  U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDCE (Prop_fdce_C_Q)         0.478     5.544 f  U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[16]/Q
                         net (fo=2, routed)           1.006     6.550    U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt[16]
    SLICE_X28Y81         LUT5 (Prop_lut5_I2_O)        0.295     6.845 r  U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt[16]_i_3/O
                         net (fo=1, routed)           0.811     7.656    U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt[16]_i_3_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.780 f  U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt[16]_i_2/O
                         net (fo=17, routed)          1.106     8.886    U_FND/U_CNT_4/U_fnd_tick_gen/r_tick
    SLICE_X28Y81         LUT2 (Prop_lut2_I0_O)        0.124     9.010 r  U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.010    U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_0[2]
    SLICE_X28Y81         FDCE                                         r  U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.427    14.768    U_FND/U_CNT_4/U_fnd_tick_gen/clk
    SLICE_X28Y81         FDCE                                         r  U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[2]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X28Y81         FDCE (Setup_fdce_C_D)        0.031    15.022    U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.842ns (22.411%)  route 2.915ns (77.589%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.804     5.325    U_SCCB/U_SCCB_CONTROLLER/clk
    SLICE_X4Y137         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state_reg[3]/Q
                         net (fo=19, routed)          1.299     7.043    U_SCCB/U_SCCB_CONTROLLER/state[3]
    SLICE_X8Y135         LUT2 (Prop_lut2_I0_O)        0.299     7.342 f  U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           1.143     8.485    U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state[2]_i_3_n_0
    SLICE_X4Y136         LUT6 (Prop_lut6_I0_O)        0.124     8.609 r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg[7]_i_1/O
                         net (fo=9, routed)           0.474     9.082    U_SCCB/U_SCCB_CONTROLLER/sccb_addr_next
    SLICE_X6Y135         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.677    15.018    U_SCCB/U_SCCB_CONTROLLER/clk
    SLICE_X6Y135         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[0]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X6Y135         FDRE (Setup_fdre_C_CE)      -0.169    15.095    U_SCCB/U_SCCB_CONTROLLER/sccb_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  6.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2clk_sync1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/parity_cnt_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.568%)  route 0.081ns (30.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.561     1.444    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/clk
    SLICE_X37Y93         FDPE                                         r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2clk_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2clk_sync1_reg/Q
                         net (fo=7, routed)           0.081     1.667    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2clk_sync1
    SLICE_X36Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.712 r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/parity_cnt_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.712    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/parity_cnt_reg[0]_i_1_n_0
    SLICE_X36Y93         FDCE                                         r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/parity_cnt_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.829     1.957    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/clk
    SLICE_X36Y93         FDCE                                         r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/parity_cnt_reg_reg[0]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X36Y93         FDCE (Hold_fdce_C_D)         0.092     1.549    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/parity_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2clk_sync2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/rx_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.560     1.443    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/clk
    SLICE_X36Y92         FDPE                                         r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2clk_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.584 r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2clk_sync2_reg/Q
                         net (fo=6, routed)           0.088     1.673    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2clk_sync2
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.718 r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/rx_done_reg_i_1/O
                         net (fo=1, routed)           0.000     1.718    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/rx_done_reg_i_1_n_0
    SLICE_X37Y92         FDCE                                         r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/rx_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.828     1.956    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/clk
    SLICE_X37Y92         FDCE                                         r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/rx_done_reg_reg/C
                         clock pessimism             -0.500     1.456    
    SLICE_X37Y92         FDCE (Hold_fdce_C_D)         0.091     1.547    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/rx_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2data_sync1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2data_sync2_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.785%)  route 0.385ns (73.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.561     1.444    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/clk
    SLICE_X32Y93         FDPE                                         r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2data_sync1_reg/Q
                         net (fo=1, routed)           0.385     1.971    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2data_sync1
    SLICE_X36Y93         FDPE                                         r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2data_sync2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.829     1.957    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/clk
    SLICE_X36Y93         FDPE                                         r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2data_sync2_reg/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y93         FDPE (Hold_fdpe_C_D)         0.075     1.783    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2data_sync2_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/rx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/rx_buffer_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.559     1.442    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/clk
    SLICE_X36Y88         FDCE                                         r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/rx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/rx_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.109     1.692    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/rx_data_reg[0]
    SLICE_X37Y88         FDCE                                         r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/rx_buffer_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.827     1.955    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/clk
    SLICE_X37Y88         FDCE                                         r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/rx_buffer_reg_reg[0]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X37Y88         FDCE (Hold_fdce_C_D)         0.046     1.501    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/rx_buffer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2clk_sync1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2clk_sync2_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.466%)  route 0.144ns (50.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.561     1.444    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/clk
    SLICE_X37Y93         FDPE                                         r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2clk_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2clk_sync1_reg/Q
                         net (fo=7, routed)           0.144     1.729    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2clk_sync1
    SLICE_X36Y92         FDPE                                         r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2clk_sync2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.828     1.956    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/clk
    SLICE_X36Y92         FDPE                                         r  U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2clk_sync2_reg/C
                         clock pessimism             -0.497     1.459    
    SLICE_X36Y92         FDPE (Hold_fdpe_C_D)         0.070     1.529    U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/ps2clk_sync2_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_CONTROLLER/data_bit_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.838%)  route 0.132ns (41.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.670     1.554    U_SCCB/U_SCCB_CONTROLLER/clk
    SLICE_X4Y136         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=25, routed)          0.132     1.827    U_SCCB/U_SCCB_CONTROLLER/state[2]
    SLICE_X5Y136         LUT3 (Prop_lut3_I0_O)        0.048     1.875 r  U_SCCB/U_SCCB_CONTROLLER/data_bit_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.875    U_SCCB/U_SCCB_CONTROLLER/data_bit_count_reg[0]_i_1_n_0
    SLICE_X5Y136         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/data_bit_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.943     2.071    U_SCCB/U_SCCB_CONTROLLER/clk
    SLICE_X5Y136         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/data_bit_count_reg_reg[0]/C
                         clock pessimism             -0.504     1.567    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.105     1.672    U_SCCB/U_SCCB_CONTROLLER/data_bit_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_CONTROLLER/data_bit_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.190ns (58.783%)  route 0.133ns (41.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.670     1.554    U_SCCB/U_SCCB_CONTROLLER/clk
    SLICE_X4Y136         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=25, routed)          0.133     1.828    U_SCCB/U_SCCB_CONTROLLER/state[2]
    SLICE_X5Y136         LUT5 (Prop_lut5_I2_O)        0.049     1.877 r  U_SCCB/U_SCCB_CONTROLLER/data_bit_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.877    U_SCCB/U_SCCB_CONTROLLER/data_bit_count_reg[2]_i_1_n_0
    SLICE_X5Y136         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/data_bit_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.943     2.071    U_SCCB/U_SCCB_CONTROLLER/clk
    SLICE_X5Y136         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/data_bit_count_reg_reg[2]/C
                         clock pessimism             -0.504     1.567    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.107     1.674    U_SCCB/U_SCCB_CONTROLLER/data_bit_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_CONTROLLER/SIO_D_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.690%)  route 0.131ns (41.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.671     1.555    U_SCCB/U_SCCB_CONTROLLER/clk
    SLICE_X4Y137         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.131     1.827    U_SCCB/U_SCCB_CONTROLLER/state[0]
    SLICE_X5Y137         LUT6 (Prop_lut6_I0_O)        0.045     1.872 r  U_SCCB/U_SCCB_CONTROLLER/SIO_D_EN_i_2/O
                         net (fo=1, routed)           0.000     1.872    U_SCCB/U_SCCB_CONTROLLER/SIO_D_EN_i_1_n_0
    SLICE_X5Y137         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/SIO_D_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.944     2.072    U_SCCB/U_SCCB_CONTROLLER/clk
    SLICE_X5Y137         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/SIO_D_EN_reg/C
                         clock pessimism             -0.504     1.568    
    SLICE_X5Y137         FDRE (Hold_fdre_C_D)         0.091     1.659    U_SCCB/U_SCCB_CONTROLLER/SIO_D_EN_reg
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_ps2_keyboard_only_top/U_PS2_KEYBOARD/is_released_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ps2_keyboard_only_top/U_PS2_KEYBOARD/keyboard_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.301%)  route 0.133ns (41.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.558     1.441    U_ps2_keyboard_only_top/U_PS2_KEYBOARD/clk
    SLICE_X37Y87         FDCE                                         r  U_ps2_keyboard_only_top/U_PS2_KEYBOARD/is_released_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  U_ps2_keyboard_only_top/U_PS2_KEYBOARD/is_released_reg/Q
                         net (fo=7, routed)           0.133     1.715    U_ps2_keyboard_only_top/U_PS2_KEYBOARD/is_released
    SLICE_X36Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.760 r  U_ps2_keyboard_only_top/U_PS2_KEYBOARD/keyboard_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.760    U_ps2_keyboard_only_top/U_PS2_KEYBOARD/keyboard_data[1]_i_1_n_0
    SLICE_X36Y87         FDCE                                         r  U_ps2_keyboard_only_top/U_PS2_KEYBOARD/keyboard_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.825     1.953    U_ps2_keyboard_only_top/U_PS2_KEYBOARD/clk
    SLICE_X36Y87         FDCE                                         r  U_ps2_keyboard_only_top/U_PS2_KEYBOARD/keyboard_data_reg[1]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X36Y87         FDCE (Hold_fdce_C_D)         0.092     1.546    U_ps2_keyboard_only_top/U_PS2_KEYBOARD/keyboard_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_CONTROLLER/data_bit_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.267%)  route 0.133ns (41.733%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.670     1.554    U_SCCB/U_SCCB_CONTROLLER/clk
    SLICE_X4Y136         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=25, routed)          0.133     1.828    U_SCCB/U_SCCB_CONTROLLER/state[2]
    SLICE_X5Y136         LUT4 (Prop_lut4_I1_O)        0.045     1.873 r  U_SCCB/U_SCCB_CONTROLLER/data_bit_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.873    U_SCCB/U_SCCB_CONTROLLER/data_bit_count_reg[1]_i_1_n_0
    SLICE_X5Y136         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/data_bit_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.943     2.071    U_SCCB/U_SCCB_CONTROLLER/clk
    SLICE_X5Y136         FDRE                                         r  U_SCCB/U_SCCB_CONTROLLER/data_bit_count_reg_reg[1]/C
                         clock pessimism             -0.504     1.567    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.092     1.659    U_SCCB/U_SCCB_CONTROLLER/data_bit_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y54   U_SCCB_CONTROLLER/sccb_addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X29Y81   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y83   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y83   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y83   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y83   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X30Y83   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y83   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X30Y83   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y79   U_FND/U_CNT_4/r_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y79   U_FND/U_CNT_4/r_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y79   U_FND/U_CNT_4/r_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y79   U_FND/U_CNT_4/r_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y81   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y83   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y83   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y83   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y83   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y83   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y83   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y83   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y83   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y83   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y83   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y83   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y83   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y82   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y82   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y82   U_FND/U_CNT_4/U_fnd_tick_gen/r_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  u_clk_wiz/inst/clk_in1
  To Clock:  u_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.116ns  (required time - arrival time)
  Source:                 U_RED_TRACKER_MANUAL/p_count_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_RED_TRACKER_MANUAL/aim_x_all_reg[8][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.410ns  (logic 9.059ns (30.802%)  route 20.351ns (69.198%))
  Logic Levels:           31  (CARRY4=18 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.608     1.608    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X62Y76         FDCE                                         r  U_RED_TRACKER_MANUAL/p_count_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.456     2.064 r  U_RED_TRACKER_MANUAL/p_count_reg[0][16]/Q
                         net (fo=2, routed)           1.124     3.188    U_RED_TRACKER_MANUAL/p_count_reg[0]_11[16]
    SLICE_X63Y77         LUT6 (Prop_lut6_I0_O)        0.124     3.312 r  U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_3/O
                         net (fo=1, routed)           0.598     3.910    U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_3_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I3_O)        0.124     4.034 r  U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_1/O
                         net (fo=313, routed)         3.589     7.622    U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_1_n_0
    SLICE_X58Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.746 r  U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_32/O
                         net (fo=1, routed)           0.000     7.746    U_RED_TRACKER_MANUAL/t_x_max[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.144 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.144    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_22_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.457 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_21/O[3]
                         net (fo=2, routed)           0.671     9.128    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_21_n_4
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.306     9.434 r  U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_16/O
                         net (fo=1, routed)           0.000     9.434    U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_16_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.835 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.009     9.844    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_7_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.001 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_3/CO[1]
                         net (fo=105, routed)         3.027    13.028    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_3_n_2
    SLICE_X57Y66         LUT6 (Prop_lut6_I4_O)        0.329    13.357 r  U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_29/O
                         net (fo=3, routed)           0.417    13.774    U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_29_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.170 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.170    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_22_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.287 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.287    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_21_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.610 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_20/O[1]
                         net (fo=2, routed)           0.897    15.508    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_20_n_6
    SLICE_X53Y68         LUT4 (Prop_lut4_I1_O)        0.306    15.814 r  U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_11/O
                         net (fo=1, routed)           0.000    15.814    U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_11_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    16.271 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_3/CO[1]
                         net (fo=77, routed)          2.820    19.091    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_3_n_2
    SLICE_X14Y52         LUT3 (Prop_lut3_I0_O)        0.329    19.420 r  U_RED_TRACKER_MANUAL/aim_detected_all[12]_i_3/O
                         net (fo=46, routed)          2.197    21.617    U_RED_TRACKER_MANUAL/aim_detected_all[12]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124    21.741 r  U_RED_TRACKER_MANUAL/x_min_all[8][11]_i_2/O
                         net (fo=27, routed)          1.160    22.901    U_RED_TRACKER_MANUAL/x_min_all[8][11]_i_2_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I2_O)        0.124    23.025 r  U_RED_TRACKER_MANUAL/aim_x_all[8][2]_i_9/O
                         net (fo=1, routed)           0.000    23.025    U_RED_TRACKER_MANUAL/aim_x_all[8][2]_i_9_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.558 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.558    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]_i_2_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.675 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.675    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]_i_2_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.990 f  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_4/O[3]
                         net (fo=4, routed)           0.930    24.920    p_70_out[11]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.307    25.227 r  aim_x_all[8][9]_i_72/O
                         net (fo=1, routed)           0.000    25.227    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_36_1[0]
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    25.719 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_59/CO[1]
                         net (fo=12, routed)          0.716    26.435    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_59_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.358    26.793 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_64/O
                         net (fo=1, routed)           0.000    26.793    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_64_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    27.276 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.276    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_50_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.390 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_33/CO[3]
                         net (fo=1, routed)           0.009    27.399    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_33_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.638 f  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_23/O[2]
                         net (fo=2, routed)           0.958    28.596    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_23_n_5
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.302    28.898 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_31/O
                         net (fo=1, routed)           0.000    28.898    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_31_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.431 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.431    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.548 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.548    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_5_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.665 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_3/CO[3]
                         net (fo=1, routed)           0.647    30.312    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_3_n_0
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124    30.436 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1/O
                         net (fo=10, routed)          0.582    31.018    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1_n_0
    SLICE_X11Y23         FDCE                                         r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.436    41.436    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X11Y23         FDCE                                         r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][0]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.098    41.339    
    SLICE_X11Y23         FDCE (Setup_fdce_C_CE)      -0.205    41.134    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][0]
  -------------------------------------------------------------------
                         required time                         41.134    
                         arrival time                         -31.018    
  -------------------------------------------------------------------
                         slack                                 10.116    

Slack (MET) :             10.116ns  (required time - arrival time)
  Source:                 U_RED_TRACKER_MANUAL/p_count_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_RED_TRACKER_MANUAL/aim_x_all_reg[8][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.410ns  (logic 9.059ns (30.802%)  route 20.351ns (69.198%))
  Logic Levels:           31  (CARRY4=18 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.608     1.608    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X62Y76         FDCE                                         r  U_RED_TRACKER_MANUAL/p_count_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.456     2.064 r  U_RED_TRACKER_MANUAL/p_count_reg[0][16]/Q
                         net (fo=2, routed)           1.124     3.188    U_RED_TRACKER_MANUAL/p_count_reg[0]_11[16]
    SLICE_X63Y77         LUT6 (Prop_lut6_I0_O)        0.124     3.312 r  U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_3/O
                         net (fo=1, routed)           0.598     3.910    U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_3_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I3_O)        0.124     4.034 r  U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_1/O
                         net (fo=313, routed)         3.589     7.622    U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_1_n_0
    SLICE_X58Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.746 r  U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_32/O
                         net (fo=1, routed)           0.000     7.746    U_RED_TRACKER_MANUAL/t_x_max[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.144 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.144    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_22_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.457 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_21/O[3]
                         net (fo=2, routed)           0.671     9.128    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_21_n_4
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.306     9.434 r  U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_16/O
                         net (fo=1, routed)           0.000     9.434    U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_16_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.835 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.009     9.844    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_7_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.001 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_3/CO[1]
                         net (fo=105, routed)         3.027    13.028    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_3_n_2
    SLICE_X57Y66         LUT6 (Prop_lut6_I4_O)        0.329    13.357 r  U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_29/O
                         net (fo=3, routed)           0.417    13.774    U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_29_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.170 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.170    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_22_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.287 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.287    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_21_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.610 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_20/O[1]
                         net (fo=2, routed)           0.897    15.508    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_20_n_6
    SLICE_X53Y68         LUT4 (Prop_lut4_I1_O)        0.306    15.814 r  U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_11/O
                         net (fo=1, routed)           0.000    15.814    U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_11_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    16.271 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_3/CO[1]
                         net (fo=77, routed)          2.820    19.091    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_3_n_2
    SLICE_X14Y52         LUT3 (Prop_lut3_I0_O)        0.329    19.420 r  U_RED_TRACKER_MANUAL/aim_detected_all[12]_i_3/O
                         net (fo=46, routed)          2.197    21.617    U_RED_TRACKER_MANUAL/aim_detected_all[12]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124    21.741 r  U_RED_TRACKER_MANUAL/x_min_all[8][11]_i_2/O
                         net (fo=27, routed)          1.160    22.901    U_RED_TRACKER_MANUAL/x_min_all[8][11]_i_2_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I2_O)        0.124    23.025 r  U_RED_TRACKER_MANUAL/aim_x_all[8][2]_i_9/O
                         net (fo=1, routed)           0.000    23.025    U_RED_TRACKER_MANUAL/aim_x_all[8][2]_i_9_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.558 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.558    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]_i_2_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.675 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.675    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]_i_2_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.990 f  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_4/O[3]
                         net (fo=4, routed)           0.930    24.920    p_70_out[11]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.307    25.227 r  aim_x_all[8][9]_i_72/O
                         net (fo=1, routed)           0.000    25.227    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_36_1[0]
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    25.719 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_59/CO[1]
                         net (fo=12, routed)          0.716    26.435    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_59_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.358    26.793 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_64/O
                         net (fo=1, routed)           0.000    26.793    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_64_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    27.276 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.276    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_50_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.390 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_33/CO[3]
                         net (fo=1, routed)           0.009    27.399    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_33_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.638 f  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_23/O[2]
                         net (fo=2, routed)           0.958    28.596    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_23_n_5
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.302    28.898 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_31/O
                         net (fo=1, routed)           0.000    28.898    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_31_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.431 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.431    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.548 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.548    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_5_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.665 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_3/CO[3]
                         net (fo=1, routed)           0.647    30.312    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_3_n_0
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124    30.436 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1/O
                         net (fo=10, routed)          0.582    31.018    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1_n_0
    SLICE_X11Y23         FDCE                                         r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.436    41.436    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X11Y23         FDCE                                         r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][1]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.098    41.339    
    SLICE_X11Y23         FDCE (Setup_fdce_C_CE)      -0.205    41.134    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][1]
  -------------------------------------------------------------------
                         required time                         41.134    
                         arrival time                         -31.018    
  -------------------------------------------------------------------
                         slack                                 10.116    

Slack (MET) :             10.116ns  (required time - arrival time)
  Source:                 U_RED_TRACKER_MANUAL/p_count_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.410ns  (logic 9.059ns (30.802%)  route 20.351ns (69.198%))
  Logic Levels:           31  (CARRY4=18 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.608     1.608    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X62Y76         FDCE                                         r  U_RED_TRACKER_MANUAL/p_count_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.456     2.064 r  U_RED_TRACKER_MANUAL/p_count_reg[0][16]/Q
                         net (fo=2, routed)           1.124     3.188    U_RED_TRACKER_MANUAL/p_count_reg[0]_11[16]
    SLICE_X63Y77         LUT6 (Prop_lut6_I0_O)        0.124     3.312 r  U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_3/O
                         net (fo=1, routed)           0.598     3.910    U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_3_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I3_O)        0.124     4.034 r  U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_1/O
                         net (fo=313, routed)         3.589     7.622    U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_1_n_0
    SLICE_X58Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.746 r  U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_32/O
                         net (fo=1, routed)           0.000     7.746    U_RED_TRACKER_MANUAL/t_x_max[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.144 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.144    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_22_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.457 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_21/O[3]
                         net (fo=2, routed)           0.671     9.128    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_21_n_4
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.306     9.434 r  U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_16/O
                         net (fo=1, routed)           0.000     9.434    U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_16_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.835 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.009     9.844    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_7_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.001 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_3/CO[1]
                         net (fo=105, routed)         3.027    13.028    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_3_n_2
    SLICE_X57Y66         LUT6 (Prop_lut6_I4_O)        0.329    13.357 r  U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_29/O
                         net (fo=3, routed)           0.417    13.774    U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_29_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.170 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.170    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_22_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.287 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.287    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_21_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.610 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_20/O[1]
                         net (fo=2, routed)           0.897    15.508    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_20_n_6
    SLICE_X53Y68         LUT4 (Prop_lut4_I1_O)        0.306    15.814 r  U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_11/O
                         net (fo=1, routed)           0.000    15.814    U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_11_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    16.271 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_3/CO[1]
                         net (fo=77, routed)          2.820    19.091    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_3_n_2
    SLICE_X14Y52         LUT3 (Prop_lut3_I0_O)        0.329    19.420 r  U_RED_TRACKER_MANUAL/aim_detected_all[12]_i_3/O
                         net (fo=46, routed)          2.197    21.617    U_RED_TRACKER_MANUAL/aim_detected_all[12]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124    21.741 r  U_RED_TRACKER_MANUAL/x_min_all[8][11]_i_2/O
                         net (fo=27, routed)          1.160    22.901    U_RED_TRACKER_MANUAL/x_min_all[8][11]_i_2_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I2_O)        0.124    23.025 r  U_RED_TRACKER_MANUAL/aim_x_all[8][2]_i_9/O
                         net (fo=1, routed)           0.000    23.025    U_RED_TRACKER_MANUAL/aim_x_all[8][2]_i_9_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.558 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.558    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]_i_2_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.675 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.675    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]_i_2_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.990 f  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_4/O[3]
                         net (fo=4, routed)           0.930    24.920    p_70_out[11]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.307    25.227 r  aim_x_all[8][9]_i_72/O
                         net (fo=1, routed)           0.000    25.227    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_36_1[0]
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    25.719 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_59/CO[1]
                         net (fo=12, routed)          0.716    26.435    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_59_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.358    26.793 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_64/O
                         net (fo=1, routed)           0.000    26.793    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_64_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    27.276 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.276    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_50_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.390 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_33/CO[3]
                         net (fo=1, routed)           0.009    27.399    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_33_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.638 f  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_23/O[2]
                         net (fo=2, routed)           0.958    28.596    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_23_n_5
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.302    28.898 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_31/O
                         net (fo=1, routed)           0.000    28.898    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_31_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.431 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.431    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.548 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.548    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_5_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.665 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_3/CO[3]
                         net (fo=1, routed)           0.647    30.312    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_3_n_0
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124    30.436 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1/O
                         net (fo=10, routed)          0.582    31.018    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1_n_0
    SLICE_X11Y23         FDCE                                         r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.436    41.436    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X11Y23         FDCE                                         r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.098    41.339    
    SLICE_X11Y23         FDCE (Setup_fdce_C_CE)      -0.205    41.134    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]
  -------------------------------------------------------------------
                         required time                         41.134    
                         arrival time                         -31.018    
  -------------------------------------------------------------------
                         slack                                 10.116    

Slack (MET) :             10.116ns  (required time - arrival time)
  Source:                 U_RED_TRACKER_MANUAL/p_count_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_RED_TRACKER_MANUAL/aim_x_all_reg[8][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.410ns  (logic 9.059ns (30.802%)  route 20.351ns (69.198%))
  Logic Levels:           31  (CARRY4=18 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.608     1.608    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X62Y76         FDCE                                         r  U_RED_TRACKER_MANUAL/p_count_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.456     2.064 r  U_RED_TRACKER_MANUAL/p_count_reg[0][16]/Q
                         net (fo=2, routed)           1.124     3.188    U_RED_TRACKER_MANUAL/p_count_reg[0]_11[16]
    SLICE_X63Y77         LUT6 (Prop_lut6_I0_O)        0.124     3.312 r  U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_3/O
                         net (fo=1, routed)           0.598     3.910    U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_3_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I3_O)        0.124     4.034 r  U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_1/O
                         net (fo=313, routed)         3.589     7.622    U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_1_n_0
    SLICE_X58Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.746 r  U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_32/O
                         net (fo=1, routed)           0.000     7.746    U_RED_TRACKER_MANUAL/t_x_max[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.144 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.144    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_22_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.457 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_21/O[3]
                         net (fo=2, routed)           0.671     9.128    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_21_n_4
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.306     9.434 r  U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_16/O
                         net (fo=1, routed)           0.000     9.434    U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_16_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.835 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.009     9.844    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_7_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.001 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_3/CO[1]
                         net (fo=105, routed)         3.027    13.028    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_3_n_2
    SLICE_X57Y66         LUT6 (Prop_lut6_I4_O)        0.329    13.357 r  U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_29/O
                         net (fo=3, routed)           0.417    13.774    U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_29_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.170 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.170    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_22_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.287 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.287    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_21_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.610 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_20/O[1]
                         net (fo=2, routed)           0.897    15.508    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_20_n_6
    SLICE_X53Y68         LUT4 (Prop_lut4_I1_O)        0.306    15.814 r  U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_11/O
                         net (fo=1, routed)           0.000    15.814    U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_11_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    16.271 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_3/CO[1]
                         net (fo=77, routed)          2.820    19.091    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_3_n_2
    SLICE_X14Y52         LUT3 (Prop_lut3_I0_O)        0.329    19.420 r  U_RED_TRACKER_MANUAL/aim_detected_all[12]_i_3/O
                         net (fo=46, routed)          2.197    21.617    U_RED_TRACKER_MANUAL/aim_detected_all[12]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124    21.741 r  U_RED_TRACKER_MANUAL/x_min_all[8][11]_i_2/O
                         net (fo=27, routed)          1.160    22.901    U_RED_TRACKER_MANUAL/x_min_all[8][11]_i_2_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I2_O)        0.124    23.025 r  U_RED_TRACKER_MANUAL/aim_x_all[8][2]_i_9/O
                         net (fo=1, routed)           0.000    23.025    U_RED_TRACKER_MANUAL/aim_x_all[8][2]_i_9_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.558 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.558    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]_i_2_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.675 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.675    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]_i_2_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.990 f  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_4/O[3]
                         net (fo=4, routed)           0.930    24.920    p_70_out[11]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.307    25.227 r  aim_x_all[8][9]_i_72/O
                         net (fo=1, routed)           0.000    25.227    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_36_1[0]
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    25.719 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_59/CO[1]
                         net (fo=12, routed)          0.716    26.435    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_59_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.358    26.793 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_64/O
                         net (fo=1, routed)           0.000    26.793    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_64_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    27.276 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.276    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_50_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.390 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_33/CO[3]
                         net (fo=1, routed)           0.009    27.399    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_33_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.638 f  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_23/O[2]
                         net (fo=2, routed)           0.958    28.596    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_23_n_5
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.302    28.898 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_31/O
                         net (fo=1, routed)           0.000    28.898    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_31_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.431 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.431    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.548 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.548    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_5_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.665 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_3/CO[3]
                         net (fo=1, routed)           0.647    30.312    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_3_n_0
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124    30.436 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1/O
                         net (fo=10, routed)          0.582    31.018    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1_n_0
    SLICE_X11Y23         FDCE                                         r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.436    41.436    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X11Y23         FDCE                                         r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][3]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.098    41.339    
    SLICE_X11Y23         FDCE (Setup_fdce_C_CE)      -0.205    41.134    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][3]
  -------------------------------------------------------------------
                         required time                         41.134    
                         arrival time                         -31.018    
  -------------------------------------------------------------------
                         slack                                 10.116    

Slack (MET) :             10.116ns  (required time - arrival time)
  Source:                 U_RED_TRACKER_MANUAL/p_count_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_RED_TRACKER_MANUAL/aim_x_all_reg[8][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.410ns  (logic 9.059ns (30.802%)  route 20.351ns (69.198%))
  Logic Levels:           31  (CARRY4=18 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.608     1.608    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X62Y76         FDCE                                         r  U_RED_TRACKER_MANUAL/p_count_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.456     2.064 r  U_RED_TRACKER_MANUAL/p_count_reg[0][16]/Q
                         net (fo=2, routed)           1.124     3.188    U_RED_TRACKER_MANUAL/p_count_reg[0]_11[16]
    SLICE_X63Y77         LUT6 (Prop_lut6_I0_O)        0.124     3.312 r  U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_3/O
                         net (fo=1, routed)           0.598     3.910    U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_3_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I3_O)        0.124     4.034 r  U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_1/O
                         net (fo=313, routed)         3.589     7.622    U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_1_n_0
    SLICE_X58Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.746 r  U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_32/O
                         net (fo=1, routed)           0.000     7.746    U_RED_TRACKER_MANUAL/t_x_max[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.144 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.144    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_22_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.457 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_21/O[3]
                         net (fo=2, routed)           0.671     9.128    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_21_n_4
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.306     9.434 r  U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_16/O
                         net (fo=1, routed)           0.000     9.434    U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_16_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.835 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.009     9.844    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_7_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.001 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_3/CO[1]
                         net (fo=105, routed)         3.027    13.028    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_3_n_2
    SLICE_X57Y66         LUT6 (Prop_lut6_I4_O)        0.329    13.357 r  U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_29/O
                         net (fo=3, routed)           0.417    13.774    U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_29_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.170 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.170    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_22_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.287 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.287    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_21_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.610 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_20/O[1]
                         net (fo=2, routed)           0.897    15.508    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_20_n_6
    SLICE_X53Y68         LUT4 (Prop_lut4_I1_O)        0.306    15.814 r  U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_11/O
                         net (fo=1, routed)           0.000    15.814    U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_11_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    16.271 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_3/CO[1]
                         net (fo=77, routed)          2.820    19.091    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_3_n_2
    SLICE_X14Y52         LUT3 (Prop_lut3_I0_O)        0.329    19.420 r  U_RED_TRACKER_MANUAL/aim_detected_all[12]_i_3/O
                         net (fo=46, routed)          2.197    21.617    U_RED_TRACKER_MANUAL/aim_detected_all[12]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124    21.741 r  U_RED_TRACKER_MANUAL/x_min_all[8][11]_i_2/O
                         net (fo=27, routed)          1.160    22.901    U_RED_TRACKER_MANUAL/x_min_all[8][11]_i_2_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I2_O)        0.124    23.025 r  U_RED_TRACKER_MANUAL/aim_x_all[8][2]_i_9/O
                         net (fo=1, routed)           0.000    23.025    U_RED_TRACKER_MANUAL/aim_x_all[8][2]_i_9_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.558 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.558    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]_i_2_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.675 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.675    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]_i_2_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.990 f  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_4/O[3]
                         net (fo=4, routed)           0.930    24.920    p_70_out[11]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.307    25.227 r  aim_x_all[8][9]_i_72/O
                         net (fo=1, routed)           0.000    25.227    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_36_1[0]
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    25.719 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_59/CO[1]
                         net (fo=12, routed)          0.716    26.435    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_59_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.358    26.793 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_64/O
                         net (fo=1, routed)           0.000    26.793    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_64_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    27.276 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.276    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_50_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.390 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_33/CO[3]
                         net (fo=1, routed)           0.009    27.399    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_33_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.638 f  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_23/O[2]
                         net (fo=2, routed)           0.958    28.596    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_23_n_5
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.302    28.898 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_31/O
                         net (fo=1, routed)           0.000    28.898    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_31_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.431 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.431    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.548 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.548    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_5_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.665 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_3/CO[3]
                         net (fo=1, routed)           0.647    30.312    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_3_n_0
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124    30.436 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1/O
                         net (fo=10, routed)          0.582    31.018    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1_n_0
    SLICE_X11Y23         FDCE                                         r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.436    41.436    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X11Y23         FDCE                                         r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][4]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.098    41.339    
    SLICE_X11Y23         FDCE (Setup_fdce_C_CE)      -0.205    41.134    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][4]
  -------------------------------------------------------------------
                         required time                         41.134    
                         arrival time                         -31.018    
  -------------------------------------------------------------------
                         slack                                 10.116    

Slack (MET) :             10.116ns  (required time - arrival time)
  Source:                 U_RED_TRACKER_MANUAL/p_count_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_RED_TRACKER_MANUAL/aim_x_all_reg[8][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.410ns  (logic 9.059ns (30.802%)  route 20.351ns (69.198%))
  Logic Levels:           31  (CARRY4=18 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.608     1.608    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X62Y76         FDCE                                         r  U_RED_TRACKER_MANUAL/p_count_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.456     2.064 r  U_RED_TRACKER_MANUAL/p_count_reg[0][16]/Q
                         net (fo=2, routed)           1.124     3.188    U_RED_TRACKER_MANUAL/p_count_reg[0]_11[16]
    SLICE_X63Y77         LUT6 (Prop_lut6_I0_O)        0.124     3.312 r  U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_3/O
                         net (fo=1, routed)           0.598     3.910    U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_3_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I3_O)        0.124     4.034 r  U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_1/O
                         net (fo=313, routed)         3.589     7.622    U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_1_n_0
    SLICE_X58Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.746 r  U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_32/O
                         net (fo=1, routed)           0.000     7.746    U_RED_TRACKER_MANUAL/t_x_max[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.144 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.144    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_22_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.457 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_21/O[3]
                         net (fo=2, routed)           0.671     9.128    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_21_n_4
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.306     9.434 r  U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_16/O
                         net (fo=1, routed)           0.000     9.434    U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_16_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.835 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.009     9.844    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_7_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.001 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_3/CO[1]
                         net (fo=105, routed)         3.027    13.028    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_3_n_2
    SLICE_X57Y66         LUT6 (Prop_lut6_I4_O)        0.329    13.357 r  U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_29/O
                         net (fo=3, routed)           0.417    13.774    U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_29_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.170 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.170    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_22_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.287 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.287    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_21_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.610 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_20/O[1]
                         net (fo=2, routed)           0.897    15.508    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_20_n_6
    SLICE_X53Y68         LUT4 (Prop_lut4_I1_O)        0.306    15.814 r  U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_11/O
                         net (fo=1, routed)           0.000    15.814    U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_11_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    16.271 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_3/CO[1]
                         net (fo=77, routed)          2.820    19.091    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_3_n_2
    SLICE_X14Y52         LUT3 (Prop_lut3_I0_O)        0.329    19.420 r  U_RED_TRACKER_MANUAL/aim_detected_all[12]_i_3/O
                         net (fo=46, routed)          2.197    21.617    U_RED_TRACKER_MANUAL/aim_detected_all[12]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124    21.741 r  U_RED_TRACKER_MANUAL/x_min_all[8][11]_i_2/O
                         net (fo=27, routed)          1.160    22.901    U_RED_TRACKER_MANUAL/x_min_all[8][11]_i_2_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I2_O)        0.124    23.025 r  U_RED_TRACKER_MANUAL/aim_x_all[8][2]_i_9/O
                         net (fo=1, routed)           0.000    23.025    U_RED_TRACKER_MANUAL/aim_x_all[8][2]_i_9_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.558 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.558    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]_i_2_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.675 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.675    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]_i_2_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.990 f  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_4/O[3]
                         net (fo=4, routed)           0.930    24.920    p_70_out[11]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.307    25.227 r  aim_x_all[8][9]_i_72/O
                         net (fo=1, routed)           0.000    25.227    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_36_1[0]
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    25.719 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_59/CO[1]
                         net (fo=12, routed)          0.716    26.435    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_59_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.358    26.793 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_64/O
                         net (fo=1, routed)           0.000    26.793    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_64_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    27.276 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.276    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_50_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.390 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_33/CO[3]
                         net (fo=1, routed)           0.009    27.399    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_33_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.638 f  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_23/O[2]
                         net (fo=2, routed)           0.958    28.596    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_23_n_5
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.302    28.898 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_31/O
                         net (fo=1, routed)           0.000    28.898    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_31_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.431 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.431    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.548 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.548    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_5_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.665 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_3/CO[3]
                         net (fo=1, routed)           0.647    30.312    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_3_n_0
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124    30.436 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1/O
                         net (fo=10, routed)          0.582    31.018    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1_n_0
    SLICE_X11Y23         FDCE                                         r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.436    41.436    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X11Y23         FDCE                                         r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][5]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.098    41.339    
    SLICE_X11Y23         FDCE (Setup_fdce_C_CE)      -0.205    41.134    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][5]
  -------------------------------------------------------------------
                         required time                         41.134    
                         arrival time                         -31.018    
  -------------------------------------------------------------------
                         slack                                 10.116    

Slack (MET) :             10.116ns  (required time - arrival time)
  Source:                 U_RED_TRACKER_MANUAL/p_count_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.410ns  (logic 9.059ns (30.802%)  route 20.351ns (69.198%))
  Logic Levels:           31  (CARRY4=18 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.608     1.608    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X62Y76         FDCE                                         r  U_RED_TRACKER_MANUAL/p_count_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.456     2.064 r  U_RED_TRACKER_MANUAL/p_count_reg[0][16]/Q
                         net (fo=2, routed)           1.124     3.188    U_RED_TRACKER_MANUAL/p_count_reg[0]_11[16]
    SLICE_X63Y77         LUT6 (Prop_lut6_I0_O)        0.124     3.312 r  U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_3/O
                         net (fo=1, routed)           0.598     3.910    U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_3_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I3_O)        0.124     4.034 r  U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_1/O
                         net (fo=313, routed)         3.589     7.622    U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_1_n_0
    SLICE_X58Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.746 r  U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_32/O
                         net (fo=1, routed)           0.000     7.746    U_RED_TRACKER_MANUAL/t_x_max[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.144 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.144    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_22_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.457 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_21/O[3]
                         net (fo=2, routed)           0.671     9.128    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_21_n_4
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.306     9.434 r  U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_16/O
                         net (fo=1, routed)           0.000     9.434    U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_16_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.835 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.009     9.844    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_7_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.001 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_3/CO[1]
                         net (fo=105, routed)         3.027    13.028    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_3_n_2
    SLICE_X57Y66         LUT6 (Prop_lut6_I4_O)        0.329    13.357 r  U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_29/O
                         net (fo=3, routed)           0.417    13.774    U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_29_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.170 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.170    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_22_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.287 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.287    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_21_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.610 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_20/O[1]
                         net (fo=2, routed)           0.897    15.508    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_20_n_6
    SLICE_X53Y68         LUT4 (Prop_lut4_I1_O)        0.306    15.814 r  U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_11/O
                         net (fo=1, routed)           0.000    15.814    U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_11_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    16.271 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_3/CO[1]
                         net (fo=77, routed)          2.820    19.091    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_3_n_2
    SLICE_X14Y52         LUT3 (Prop_lut3_I0_O)        0.329    19.420 r  U_RED_TRACKER_MANUAL/aim_detected_all[12]_i_3/O
                         net (fo=46, routed)          2.197    21.617    U_RED_TRACKER_MANUAL/aim_detected_all[12]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124    21.741 r  U_RED_TRACKER_MANUAL/x_min_all[8][11]_i_2/O
                         net (fo=27, routed)          1.160    22.901    U_RED_TRACKER_MANUAL/x_min_all[8][11]_i_2_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I2_O)        0.124    23.025 r  U_RED_TRACKER_MANUAL/aim_x_all[8][2]_i_9/O
                         net (fo=1, routed)           0.000    23.025    U_RED_TRACKER_MANUAL/aim_x_all[8][2]_i_9_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.558 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.558    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]_i_2_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.675 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.675    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]_i_2_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.990 f  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_4/O[3]
                         net (fo=4, routed)           0.930    24.920    p_70_out[11]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.307    25.227 r  aim_x_all[8][9]_i_72/O
                         net (fo=1, routed)           0.000    25.227    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_36_1[0]
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    25.719 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_59/CO[1]
                         net (fo=12, routed)          0.716    26.435    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_59_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.358    26.793 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_64/O
                         net (fo=1, routed)           0.000    26.793    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_64_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    27.276 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.276    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_50_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.390 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_33/CO[3]
                         net (fo=1, routed)           0.009    27.399    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_33_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.638 f  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_23/O[2]
                         net (fo=2, routed)           0.958    28.596    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_23_n_5
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.302    28.898 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_31/O
                         net (fo=1, routed)           0.000    28.898    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_31_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.431 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.431    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.548 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.548    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_5_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.665 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_3/CO[3]
                         net (fo=1, routed)           0.647    30.312    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_3_n_0
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124    30.436 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1/O
                         net (fo=10, routed)          0.582    31.018    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1_n_0
    SLICE_X11Y23         FDCE                                         r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.436    41.436    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X11Y23         FDCE                                         r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.098    41.339    
    SLICE_X11Y23         FDCE (Setup_fdce_C_CE)      -0.205    41.134    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]
  -------------------------------------------------------------------
                         required time                         41.134    
                         arrival time                         -31.018    
  -------------------------------------------------------------------
                         slack                                 10.116    

Slack (MET) :             10.116ns  (required time - arrival time)
  Source:                 U_RED_TRACKER_MANUAL/p_count_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_RED_TRACKER_MANUAL/aim_x_all_reg[8][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.410ns  (logic 9.059ns (30.802%)  route 20.351ns (69.198%))
  Logic Levels:           31  (CARRY4=18 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.608     1.608    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X62Y76         FDCE                                         r  U_RED_TRACKER_MANUAL/p_count_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.456     2.064 r  U_RED_TRACKER_MANUAL/p_count_reg[0][16]/Q
                         net (fo=2, routed)           1.124     3.188    U_RED_TRACKER_MANUAL/p_count_reg[0]_11[16]
    SLICE_X63Y77         LUT6 (Prop_lut6_I0_O)        0.124     3.312 r  U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_3/O
                         net (fo=1, routed)           0.598     3.910    U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_3_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I3_O)        0.124     4.034 r  U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_1/O
                         net (fo=313, routed)         3.589     7.622    U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_1_n_0
    SLICE_X58Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.746 r  U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_32/O
                         net (fo=1, routed)           0.000     7.746    U_RED_TRACKER_MANUAL/t_x_max[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.144 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.144    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_22_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.457 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_21/O[3]
                         net (fo=2, routed)           0.671     9.128    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_21_n_4
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.306     9.434 r  U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_16/O
                         net (fo=1, routed)           0.000     9.434    U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_16_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.835 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.009     9.844    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_7_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.001 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_3/CO[1]
                         net (fo=105, routed)         3.027    13.028    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_3_n_2
    SLICE_X57Y66         LUT6 (Prop_lut6_I4_O)        0.329    13.357 r  U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_29/O
                         net (fo=3, routed)           0.417    13.774    U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_29_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.170 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.170    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_22_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.287 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.287    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_21_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.610 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_20/O[1]
                         net (fo=2, routed)           0.897    15.508    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_20_n_6
    SLICE_X53Y68         LUT4 (Prop_lut4_I1_O)        0.306    15.814 r  U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_11/O
                         net (fo=1, routed)           0.000    15.814    U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_11_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    16.271 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_3/CO[1]
                         net (fo=77, routed)          2.820    19.091    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_3_n_2
    SLICE_X14Y52         LUT3 (Prop_lut3_I0_O)        0.329    19.420 r  U_RED_TRACKER_MANUAL/aim_detected_all[12]_i_3/O
                         net (fo=46, routed)          2.197    21.617    U_RED_TRACKER_MANUAL/aim_detected_all[12]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124    21.741 r  U_RED_TRACKER_MANUAL/x_min_all[8][11]_i_2/O
                         net (fo=27, routed)          1.160    22.901    U_RED_TRACKER_MANUAL/x_min_all[8][11]_i_2_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I2_O)        0.124    23.025 r  U_RED_TRACKER_MANUAL/aim_x_all[8][2]_i_9/O
                         net (fo=1, routed)           0.000    23.025    U_RED_TRACKER_MANUAL/aim_x_all[8][2]_i_9_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.558 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.558    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]_i_2_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.675 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.675    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]_i_2_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.990 f  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_4/O[3]
                         net (fo=4, routed)           0.930    24.920    p_70_out[11]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.307    25.227 r  aim_x_all[8][9]_i_72/O
                         net (fo=1, routed)           0.000    25.227    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_36_1[0]
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    25.719 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_59/CO[1]
                         net (fo=12, routed)          0.716    26.435    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_59_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.358    26.793 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_64/O
                         net (fo=1, routed)           0.000    26.793    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_64_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    27.276 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.276    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_50_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.390 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_33/CO[3]
                         net (fo=1, routed)           0.009    27.399    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_33_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.638 f  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_23/O[2]
                         net (fo=2, routed)           0.958    28.596    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_23_n_5
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.302    28.898 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_31/O
                         net (fo=1, routed)           0.000    28.898    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_31_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.431 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.431    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.548 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.548    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_5_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.665 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_3/CO[3]
                         net (fo=1, routed)           0.647    30.312    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_3_n_0
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124    30.436 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1/O
                         net (fo=10, routed)          0.582    31.018    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1_n_0
    SLICE_X11Y23         FDCE                                         r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.436    41.436    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X11Y23         FDCE                                         r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][7]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.098    41.339    
    SLICE_X11Y23         FDCE (Setup_fdce_C_CE)      -0.205    41.134    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][7]
  -------------------------------------------------------------------
                         required time                         41.134    
                         arrival time                         -31.018    
  -------------------------------------------------------------------
                         slack                                 10.116    

Slack (MET) :             10.213ns  (required time - arrival time)
  Source:                 U_RED_TRACKER_MANUAL/p_count_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_RED_TRACKER_MANUAL/aim_x_all_reg[8][8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.313ns  (logic 9.059ns (30.904%)  route 20.254ns (69.096%))
  Logic Levels:           31  (CARRY4=18 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.608     1.608    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X62Y76         FDCE                                         r  U_RED_TRACKER_MANUAL/p_count_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.456     2.064 r  U_RED_TRACKER_MANUAL/p_count_reg[0][16]/Q
                         net (fo=2, routed)           1.124     3.188    U_RED_TRACKER_MANUAL/p_count_reg[0]_11[16]
    SLICE_X63Y77         LUT6 (Prop_lut6_I0_O)        0.124     3.312 r  U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_3/O
                         net (fo=1, routed)           0.598     3.910    U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_3_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I3_O)        0.124     4.034 r  U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_1/O
                         net (fo=313, routed)         3.589     7.622    U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_1_n_0
    SLICE_X58Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.746 r  U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_32/O
                         net (fo=1, routed)           0.000     7.746    U_RED_TRACKER_MANUAL/t_x_max[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.144 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.144    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_22_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.457 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_21/O[3]
                         net (fo=2, routed)           0.671     9.128    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_21_n_4
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.306     9.434 r  U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_16/O
                         net (fo=1, routed)           0.000     9.434    U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_16_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.835 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.009     9.844    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_7_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.001 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_3/CO[1]
                         net (fo=105, routed)         3.027    13.028    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_3_n_2
    SLICE_X57Y66         LUT6 (Prop_lut6_I4_O)        0.329    13.357 r  U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_29/O
                         net (fo=3, routed)           0.417    13.774    U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_29_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.170 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.170    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_22_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.287 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.287    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_21_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.610 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_20/O[1]
                         net (fo=2, routed)           0.897    15.508    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_20_n_6
    SLICE_X53Y68         LUT4 (Prop_lut4_I1_O)        0.306    15.814 r  U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_11/O
                         net (fo=1, routed)           0.000    15.814    U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_11_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    16.271 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_3/CO[1]
                         net (fo=77, routed)          2.820    19.091    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_3_n_2
    SLICE_X14Y52         LUT3 (Prop_lut3_I0_O)        0.329    19.420 r  U_RED_TRACKER_MANUAL/aim_detected_all[12]_i_3/O
                         net (fo=46, routed)          2.197    21.617    U_RED_TRACKER_MANUAL/aim_detected_all[12]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124    21.741 r  U_RED_TRACKER_MANUAL/x_min_all[8][11]_i_2/O
                         net (fo=27, routed)          1.160    22.901    U_RED_TRACKER_MANUAL/x_min_all[8][11]_i_2_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I2_O)        0.124    23.025 r  U_RED_TRACKER_MANUAL/aim_x_all[8][2]_i_9/O
                         net (fo=1, routed)           0.000    23.025    U_RED_TRACKER_MANUAL/aim_x_all[8][2]_i_9_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.558 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.558    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]_i_2_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.675 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.675    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]_i_2_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.990 f  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_4/O[3]
                         net (fo=4, routed)           0.930    24.920    p_70_out[11]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.307    25.227 r  aim_x_all[8][9]_i_72/O
                         net (fo=1, routed)           0.000    25.227    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_36_1[0]
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    25.719 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_59/CO[1]
                         net (fo=12, routed)          0.716    26.435    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_59_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.358    26.793 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_64/O
                         net (fo=1, routed)           0.000    26.793    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_64_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    27.276 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.276    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_50_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.390 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_33/CO[3]
                         net (fo=1, routed)           0.009    27.399    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_33_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.638 f  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_23/O[2]
                         net (fo=2, routed)           0.958    28.596    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_23_n_5
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.302    28.898 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_31/O
                         net (fo=1, routed)           0.000    28.898    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_31_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.431 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.431    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.548 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.548    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_5_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.665 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_3/CO[3]
                         net (fo=1, routed)           0.647    30.312    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_3_n_0
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124    30.436 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1/O
                         net (fo=10, routed)          0.485    30.921    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.436    41.436    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X9Y27          FDCE                                         r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][8]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.098    41.339    
    SLICE_X9Y27          FDCE (Setup_fdce_C_CE)      -0.205    41.134    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][8]
  -------------------------------------------------------------------
                         required time                         41.134    
                         arrival time                         -30.921    
  -------------------------------------------------------------------
                         slack                                 10.213    

Slack (MET) :             10.213ns  (required time - arrival time)
  Source:                 U_RED_TRACKER_MANUAL/p_count_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.313ns  (logic 9.059ns (30.904%)  route 20.254ns (69.096%))
  Logic Levels:           31  (CARRY4=18 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.575     1.575    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.608     1.608    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X62Y76         FDCE                                         r  U_RED_TRACKER_MANUAL/p_count_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.456     2.064 r  U_RED_TRACKER_MANUAL/p_count_reg[0][16]/Q
                         net (fo=2, routed)           1.124     3.188    U_RED_TRACKER_MANUAL/p_count_reg[0]_11[16]
    SLICE_X63Y77         LUT6 (Prop_lut6_I0_O)        0.124     3.312 r  U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_3/O
                         net (fo=1, routed)           0.598     3.910    U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_3_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I3_O)        0.124     4.034 r  U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_1/O
                         net (fo=313, routed)         3.589     7.622    U_RED_TRACKER_MANUAL/aim_detected_all[0]_i_1_n_0
    SLICE_X58Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.746 r  U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_32/O
                         net (fo=1, routed)           0.000     7.746    U_RED_TRACKER_MANUAL/t_x_max[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.144 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.144    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_22_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.457 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_21/O[3]
                         net (fo=2, routed)           0.671     9.128    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_21_n_4
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.306     9.434 r  U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_16/O
                         net (fo=1, routed)           0.000     9.434    U_RED_TRACKER_MANUAL/aim_detected_all[2]_i_16_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.835 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.009     9.844    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_7_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.001 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_3/CO[1]
                         net (fo=105, routed)         3.027    13.028    U_RED_TRACKER_MANUAL/aim_detected_all_reg[2]_i_3_n_2
    SLICE_X57Y66         LUT6 (Prop_lut6_I4_O)        0.329    13.357 r  U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_29/O
                         net (fo=3, routed)           0.417    13.774    U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_29_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.170 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.170    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_22_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.287 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.287    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_21_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.610 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_20/O[1]
                         net (fo=2, routed)           0.897    15.508    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_20_n_6
    SLICE_X53Y68         LUT4 (Prop_lut4_I1_O)        0.306    15.814 r  U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_11/O
                         net (fo=1, routed)           0.000    15.814    U_RED_TRACKER_MANUAL/aim_detected_all[8]_i_11_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    16.271 r  U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_3/CO[1]
                         net (fo=77, routed)          2.820    19.091    U_RED_TRACKER_MANUAL/aim_detected_all_reg[8]_i_3_n_2
    SLICE_X14Y52         LUT3 (Prop_lut3_I0_O)        0.329    19.420 r  U_RED_TRACKER_MANUAL/aim_detected_all[12]_i_3/O
                         net (fo=46, routed)          2.197    21.617    U_RED_TRACKER_MANUAL/aim_detected_all[12]_i_3_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124    21.741 r  U_RED_TRACKER_MANUAL/x_min_all[8][11]_i_2/O
                         net (fo=27, routed)          1.160    22.901    U_RED_TRACKER_MANUAL/x_min_all[8][11]_i_2_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I2_O)        0.124    23.025 r  U_RED_TRACKER_MANUAL/aim_x_all[8][2]_i_9/O
                         net (fo=1, routed)           0.000    23.025    U_RED_TRACKER_MANUAL/aim_x_all[8][2]_i_9_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.558 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.558    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][2]_i_2_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.675 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.675    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][6]_i_2_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.990 f  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_4/O[3]
                         net (fo=4, routed)           0.930    24.920    p_70_out[11]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.307    25.227 r  aim_x_all[8][9]_i_72/O
                         net (fo=1, routed)           0.000    25.227    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_36_1[0]
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    25.719 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_59/CO[1]
                         net (fo=12, routed)          0.716    26.435    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_59_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.358    26.793 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_64/O
                         net (fo=1, routed)           0.000    26.793    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_64_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    27.276 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.276    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_50_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.390 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_33/CO[3]
                         net (fo=1, routed)           0.009    27.399    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_33_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.638 f  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_23/O[2]
                         net (fo=2, routed)           0.958    28.596    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_23_n_5
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.302    28.898 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_31/O
                         net (fo=1, routed)           0.000    28.898    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_31_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.431 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.431    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.548 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.548    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_5_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.665 r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_3/CO[3]
                         net (fo=1, routed)           0.647    30.312    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]_i_3_n_0
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124    30.436 r  U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1/O
                         net (fo=10, routed)          0.485    30.921    U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.436    41.436    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X9Y27          FDCE                                         r  U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.098    41.339    
    SLICE_X9Y27          FDCE (Setup_fdce_C_CE)      -0.205    41.134    U_RED_TRACKER_MANUAL/aim_x_all_reg[8][9]
  -------------------------------------------------------------------
                         required time                         41.134    
                         arrival time                         -30.921    
  -------------------------------------------------------------------
                         slack                                 10.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 U_SPI/u_spi/sclk_sync0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SPI/u_spi/sclk_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.730%)  route 0.254ns (64.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.560     0.560    U_SPI/u_spi/clk_out1
    SLICE_X40Y90         FDCE                                         r  U_SPI/u_spi/sclk_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  U_SPI/u_spi/sclk_sync0_reg/Q
                         net (fo=1, routed)           0.254     0.954    U_SPI/u_spi/sclk_sync0
    SLICE_X32Y92         FDCE                                         r  U_SPI/u_spi/sclk_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.828     0.828    U_SPI/u_spi/clk_out1
    SLICE_X32Y92         FDCE                                         r  U_SPI/u_spi/sclk_sync1_reg/C
                         clock pessimism             -0.005     0.823    
    SLICE_X32Y92         FDCE (Hold_fdce_C_D)         0.071     0.894    U_SPI/u_spi/sclk_sync1_reg
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 U_SPI/u_spi/cs_sync0_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SPI/u_spi/cs_sync1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.238%)  route 0.224ns (57.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.558     0.558    U_SPI/u_spi/clk_out1
    SLICE_X38Y87         FDPE                                         r  U_SPI/u_spi/cs_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDPE (Prop_fdpe_C_Q)         0.164     0.722 r  U_SPI/u_spi/cs_sync0_reg/Q
                         net (fo=1, routed)           0.224     0.946    U_SPI/u_spi/cs_sync0
    SLICE_X34Y89         FDPE                                         r  U_SPI/u_spi/cs_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.826     0.826    U_SPI/u_spi/clk_out1
    SLICE_X34Y89         FDPE                                         r  U_SPI/u_spi/cs_sync1_reg/C
                         clock pessimism             -0.005     0.822    
    SLICE_X34Y89         FDPE (Hold_fdpe_C_D)         0.059     0.881    U_SPI/u_spi/cs_sync1_reg
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_RED_TRACKER_MANUAL/r_y_min_reg[11][5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_RED_TRACKER_MANUAL/y_min_all_reg[10][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.652%)  route 0.283ns (60.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.556     0.556    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X31Y66         FDPE                                         r  U_RED_TRACKER_MANUAL/r_y_min_reg[11][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDPE (Prop_fdpe_C_Q)         0.141     0.697 r  U_RED_TRACKER_MANUAL/r_y_min_reg[11][5]/Q
                         net (fo=9, routed)           0.283     0.980    U_RED_TRACKER_MANUAL/r_y_min_reg[11][11]_0[5]
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.045     1.025 r  U_RED_TRACKER_MANUAL/y_min_all[10][5]_i_1/O
                         net (fo=1, routed)           0.000     1.025    U_RED_TRACKER_MANUAL/y_min_all[10][5]_i_1_n_0
    SLICE_X39Y59         FDCE                                         r  U_RED_TRACKER_MANUAL/y_min_all_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.828     0.828    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X39Y59         FDCE                                         r  U_RED_TRACKER_MANUAL/y_min_all_reg[10][5]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X39Y59         FDCE (Hold_fdce_C_D)         0.092     0.915    U_RED_TRACKER_MANUAL/y_min_all_reg[10][5]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U_RED_TRACKER_AUTO/x_min_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_RED_TRACKER_AUTO/x_min_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.999%)  route 0.292ns (64.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.552     0.552    U_RED_TRACKER_AUTO/clk_out1
    SLICE_X34Y80         FDPE                                         r  U_RED_TRACKER_AUTO/x_min_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDPE (Prop_fdpe_C_Q)         0.164     0.716 r  U_RED_TRACKER_AUTO/x_min_reg[7]/Q
                         net (fo=5, routed)           0.292     1.007    U_RED_TRACKER_AUTO/x_min_reg[9]_0[3]
    SLICE_X37Y75         FDCE                                         r  U_RED_TRACKER_AUTO/x_min_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.813     0.813    U_RED_TRACKER_AUTO/clk_out1
    SLICE_X37Y75         FDCE                                         r  U_RED_TRACKER_AUTO/x_min_out_reg[7]/C
                         clock pessimism             -0.005     0.808    
    SLICE_X37Y75         FDCE (Hold_fdce_C_D)         0.070     0.878    U_RED_TRACKER_AUTO/x_min_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_RED_TRACKER_MANUAL/r_y_min_reg[8][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_RED_TRACKER_MANUAL/y_min_all_reg[8][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.554     0.554    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X39Y68         FDPE                                         r  U_RED_TRACKER_MANUAL/r_y_min_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDPE (Prop_fdpe_C_Q)         0.141     0.695 r  U_RED_TRACKER_MANUAL/r_y_min_reg[8][0]/Q
                         net (fo=5, routed)           0.099     0.794    U_RED_TRACKER_MANUAL/r_y_min_reg[8][11]_0[0]
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.045     0.839 r  U_RED_TRACKER_MANUAL/y_min_all[8][0]_i_1/O
                         net (fo=1, routed)           0.000     0.839    U_RED_TRACKER_MANUAL/y_min_all[8][0]_i_1_n_0
    SLICE_X38Y68         FDCE                                         r  U_RED_TRACKER_MANUAL/y_min_all_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.820     0.820    U_RED_TRACKER_MANUAL/clk_out1
    SLICE_X38Y68         FDCE                                         r  U_RED_TRACKER_MANUAL/y_min_all_reg[8][0]/C
                         clock pessimism             -0.254     0.567    
    SLICE_X38Y68         FDCE (Hold_fdce_C_D)         0.120     0.687    U_RED_TRACKER_MANUAL/y_min_all_reg[8][0]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_RED_TRACKER_AUTO/lost_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_RED_TRACKER_AUTO/target_off_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.549     0.549    U_RED_TRACKER_AUTO/clk_out1
    SLICE_X44Y75         FDCE                                         r  U_RED_TRACKER_AUTO/lost_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDCE (Prop_fdce_C_Q)         0.141     0.690 r  U_RED_TRACKER_AUTO/lost_counter_reg[26]/Q
                         net (fo=3, routed)           0.076     0.766    U_RED_TRACKER_AUTO/lost_counter_reg[26]
    SLICE_X45Y75         LUT4 (Prop_lut4_I0_O)        0.045     0.811 r  U_RED_TRACKER_AUTO/target_off_i_1__0/O
                         net (fo=1, routed)           0.000     0.811    U_RED_TRACKER_AUTO/target_off_i_1__0_n_0
    SLICE_X45Y75         FDCE                                         r  U_RED_TRACKER_AUTO/target_off_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.816     0.816    U_RED_TRACKER_AUTO/clk_out1
    SLICE_X45Y75         FDCE                                         r  U_RED_TRACKER_AUTO/target_off_reg/C
                         clock pessimism             -0.254     0.562    
    SLICE_X45Y75         FDCE (Hold_fdce_C_D)         0.091     0.653    U_RED_TRACKER_AUTO/target_off_reg
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_RED_TRACKER_AUTO/y_max_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_RED_TRACKER_AUTO/y_max_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.900%)  route 0.121ns (46.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.549     0.549    U_RED_TRACKER_AUTO/clk_out1
    SLICE_X33Y73         FDCE                                         r  U_RED_TRACKER_AUTO/y_max_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDCE (Prop_fdce_C_Q)         0.141     0.690 r  U_RED_TRACKER_AUTO/y_max_reg[8]/Q
                         net (fo=4, routed)           0.121     0.810    U_RED_TRACKER_AUTO/y_max_reg[9]_0[8]
    SLICE_X31Y72         FDCE                                         r  U_RED_TRACKER_AUTO/y_max_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.816     0.816    U_RED_TRACKER_AUTO/clk_out1
    SLICE_X31Y72         FDCE                                         r  U_RED_TRACKER_AUTO/y_max_out_reg[8]/C
                         clock pessimism             -0.253     0.564    
    SLICE_X31Y72         FDCE (Hold_fdce_C_D)         0.070     0.634    U_RED_TRACKER_AUTO/y_max_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_RED_TRACKER_AUTO/y_max_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_RED_TRACKER_AUTO/y_max_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.887%)  route 0.121ns (46.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.552     0.552    U_RED_TRACKER_AUTO/clk_out1
    SLICE_X33Y70         FDCE                                         r  U_RED_TRACKER_AUTO/y_max_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  U_RED_TRACKER_AUTO/y_max_reg[0]/Q
                         net (fo=4, routed)           0.121     0.813    U_RED_TRACKER_AUTO/y_max_reg[9]_0[0]
    SLICE_X31Y71         FDCE                                         r  U_RED_TRACKER_AUTO/y_max_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.817     0.817    U_RED_TRACKER_AUTO/clk_out1
    SLICE_X31Y71         FDCE                                         r  U_RED_TRACKER_AUTO/y_max_out_reg[0]/C
                         clock pessimism             -0.253     0.565    
    SLICE_X31Y71         FDCE (Hold_fdce_C_D)         0.070     0.635    U_RED_TRACKER_AUTO/y_max_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_RED_TRACKER_AUTO/x_max_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_RED_TRACKER_AUTO/x_max_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.551     0.551    U_RED_TRACKER_AUTO/clk_out1
    SLICE_X31Y77         FDCE                                         r  U_RED_TRACKER_AUTO/x_max_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDCE (Prop_fdce_C_Q)         0.141     0.692 r  U_RED_TRACKER_AUTO/x_max_reg[0]/Q
                         net (fo=4, routed)           0.120     0.812    U_RED_TRACKER_AUTO/x_max_reg[9]_0[0]
    SLICE_X31Y76         FDCE                                         r  U_RED_TRACKER_AUTO/x_max_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.814     0.814    U_RED_TRACKER_AUTO/clk_out1
    SLICE_X31Y76         FDCE                                         r  U_RED_TRACKER_AUTO/x_max_out_reg[0]/C
                         clock pessimism             -0.253     0.562    
    SLICE_X31Y76         FDCE (Hold_fdce_C_D)         0.070     0.632    U_RED_TRACKER_AUTO/x_max_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_RED_TRACKER_AUTO/y_max_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_RED_TRACKER_AUTO/y_max_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.479%)  route 0.123ns (46.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.552     0.552    U_RED_TRACKER_AUTO/clk_out1
    SLICE_X33Y70         FDCE                                         r  U_RED_TRACKER_AUTO/y_max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  U_RED_TRACKER_AUTO/y_max_reg[2]/Q
                         net (fo=4, routed)           0.123     0.815    U_RED_TRACKER_AUTO/y_max_reg[9]_0[2]
    SLICE_X31Y71         FDCE                                         r  U_RED_TRACKER_AUTO/y_max_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.817     0.817    U_RED_TRACKER_AUTO/clk_out1
    SLICE_X31Y71         FDCE                                         r  U_RED_TRACKER_AUTO/y_max_out_reg[2]/C
                         clock pessimism             -0.253     0.565    
    SLICE_X31Y71         FDCE (Hold_fdce_C_D)         0.066     0.631    U_RED_TRACKER_AUTO/y_max_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6      U_FRAME_BUFFER/mem_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y1      U_FRAME_BUFFER/mem_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y3      U_FRAME_BUFFER/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y5      U_FRAME_BUFFER/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7      U_FRAME_BUFFER/mem_reg_1_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y17     U_FRAME_BUFFER/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11     U_FRAME_BUFFER/mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y3      U_FRAME_BUFFER/mem_reg_1_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7      U_FRAME_BUFFER/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y7      U_FRAME_BUFFER/mem_reg_0_13/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y77     U_RED_TRACKER_AUTO/aim_x_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y77     U_RED_TRACKER_AUTO/aim_x_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y77     U_RED_TRACKER_AUTO/aim_x_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y77     U_RED_TRACKER_AUTO/aim_x_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y77     U_RED_TRACKER_AUTO/aim_x_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y77     U_RED_TRACKER_AUTO/aim_x_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y78     U_RED_TRACKER_AUTO/aim_x_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y78     U_RED_TRACKER_AUTO/aim_x_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y78     U_RED_TRACKER_AUTO/aim_x_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y78     U_RED_TRACKER_AUTO/aim_x_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y71     U_RED_TRACKER_AUTO/lost_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y71     U_RED_TRACKER_AUTO/lost_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y71     U_RED_TRACKER_AUTO/lost_counter_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y71     U_RED_TRACKER_AUTO/lost_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y27     U_RED_TRACKER_MANUAL/r_x_max_reg[14][3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y30     U_RED_TRACKER_MANUAL/r_x_max_reg[14][5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y30     U_RED_TRACKER_MANUAL/r_x_max_reg[14][8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y30     U_RED_TRACKER_MANUAL/r_x_max_reg[14][9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y27     U_RED_TRACKER_MANUAL/r_x_max_reg[15][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y27     U_RED_TRACKER_MANUAL/r_x_max_reg[15][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.728ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 U_ps2_keyboard_only_top/U_PS2_KEYBOARD/keyboard_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_mux_nx1/toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.069ns  (logic 0.606ns (29.294%)  route 1.463ns (70.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 41.429 - 40.000 ) 
    Source Clock Delay      (SCD):    5.069ns = ( 35.069 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.548    35.069    U_ps2_keyboard_only_top/U_PS2_KEYBOARD/clk
    SLICE_X36Y86         FDCE                                         r  U_ps2_keyboard_only_top/U_PS2_KEYBOARD/keyboard_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.456    35.525 r  U_ps2_keyboard_only_top/U_PS2_KEYBOARD/keyboard_data_reg[5]/Q
                         net (fo=3, routed)           1.080    36.605    U_mux_nx1/f1_prev_reg_0
    SLICE_X36Y84         LUT3 (Prop_lut3_I1_O)        0.150    36.755 r  U_mux_nx1/toggle_i_1/O
                         net (fo=1, routed)           0.382    37.138    U_mux_nx1/toggle_i_1_n_0
    SLICE_X36Y84         FDCE                                         r  U_mux_nx1/toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.429    41.429    U_mux_nx1/clk_out1
    SLICE_X36Y84         FDCE                                         r  U_mux_nx1/toggle_reg/C
                         clock pessimism              0.000    41.429    
                         clock uncertainty           -0.202    41.227    
    SLICE_X36Y84         FDCE (Setup_fdce_C_D)       -0.283    40.944    U_mux_nx1/toggle_reg
  -------------------------------------------------------------------
                         required time                         40.944    
                         arrival time                         -37.138    
  -------------------------------------------------------------------
                         slack                                  3.806    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 U_ps2_keyboard_only_top/U_PS2_KEYBOARD/keyboard_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_mux_nx1/f1_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.099ns  (logic 0.456ns (41.508%)  route 0.643ns (58.491%))
  Logic Levels:           0  
  Clock Path Skew:        -3.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 41.429 - 40.000 ) 
    Source Clock Delay      (SCD):    5.069ns = ( 35.069 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.548    35.069    U_ps2_keyboard_only_top/U_PS2_KEYBOARD/clk
    SLICE_X36Y86         FDCE                                         r  U_ps2_keyboard_only_top/U_PS2_KEYBOARD/keyboard_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.456    35.525 r  U_ps2_keyboard_only_top/U_PS2_KEYBOARD/keyboard_data_reg[5]/Q
                         net (fo=3, routed)           0.643    36.167    U_mux_nx1/f1_prev_reg_0
    SLICE_X36Y84         FDCE                                         r  U_mux_nx1/f1_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.457    41.457    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        1.429    41.429    U_mux_nx1/clk_out1
    SLICE_X36Y84         FDCE                                         r  U_mux_nx1/f1_prev_reg/C
                         clock pessimism              0.000    41.429    
                         clock uncertainty           -0.202    41.227    
    SLICE_X36Y84         FDCE (Setup_fdce_C_D)       -0.067    41.160    U_mux_nx1/f1_prev_reg
  -------------------------------------------------------------------
                         required time                         41.160    
                         arrival time                         -36.167    
  -------------------------------------------------------------------
                         slack                                  4.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 U_ps2_keyboard_only_top/U_PS2_KEYBOARD/keyboard_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_mux_nx1/f1_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.760%)  route 0.243ns (63.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.557     1.440    U_ps2_keyboard_only_top/U_PS2_KEYBOARD/clk
    SLICE_X36Y86         FDCE                                         r  U_ps2_keyboard_only_top/U_PS2_KEYBOARD/keyboard_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  U_ps2_keyboard_only_top/U_PS2_KEYBOARD/keyboard_data_reg[5]/Q
                         net (fo=3, routed)           0.243     1.824    U_mux_nx1/f1_prev_reg_0
    SLICE_X36Y84         FDCE                                         r  U_mux_nx1/f1_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.823     0.823    U_mux_nx1/clk_out1
    SLICE_X36Y84         FDCE                                         r  U_mux_nx1/f1_prev_reg/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.202     1.025    
    SLICE_X36Y84         FDCE (Hold_fdce_C_D)         0.070     1.095    U_mux_nx1/f1_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 U_ps2_keyboard_only_top/U_PS2_KEYBOARD/keyboard_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_mux_nx1/toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.187ns (26.958%)  route 0.507ns (73.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.557     1.440    U_ps2_keyboard_only_top/U_PS2_KEYBOARD/clk
    SLICE_X36Y86         FDCE                                         r  U_ps2_keyboard_only_top/U_PS2_KEYBOARD/keyboard_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  U_ps2_keyboard_only_top/U_PS2_KEYBOARD/keyboard_data_reg[5]/Q
                         net (fo=3, routed)           0.387     1.968    U_mux_nx1/f1_prev_reg_0
    SLICE_X36Y84         LUT3 (Prop_lut3_I1_O)        0.046     2.014 r  U_mux_nx1/toggle_i_1/O
                         net (fo=1, routed)           0.119     2.134    U_mux_nx1/toggle_i_1_n_0
    SLICE_X36Y84         FDCE                                         r  U_mux_nx1/toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2311, routed)        0.823     0.823    U_mux_nx1/clk_out1
    SLICE_X36Y84         FDCE                                         r  U_mux_nx1/toggle_reg/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.202     1.025    
    SLICE_X36Y84         FDCE (Hold_fdce_C_D)         0.004     1.029    U_mux_nx1/toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  1.104    





