#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Oct 28 19:11:00 2019
# Process ID: 6876
# Current directory: E:/JI Files/VE270_Vivado/Homework5_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5764 E:\JI Files\VE270_Vivado\Homework5_1\Homework5_1.xpr
# Log file: E:/JI Files/VE270_Vivado/Homework5_1/vivado.log
# Journal file: E:/JI Files/VE270_Vivado/Homework5_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
file mkdir E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new
file mkdir E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new
file mkdir E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new
file mkdir E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new
file mkdir E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new
file mkdir {E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new}
close [ open {E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new/Test_Banch_1.v} w ]
add_files -fileset sim_1 {{E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new/Test_Banch_1.v}}
update_compile_order -fileset sim_1
set_property top Test_Banch_1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banch_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Test_Banch_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sources_1/new/HW5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HW5_1
WARNING: [VRFC 10-143] Out was previously declared with a range [E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sources_1/new/HW5_1.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new/Test_Banch_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Banch_1
ERROR: [VRFC 10-1412] syntax error near # [E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new/Test_Banch_1.v:9]
ERROR: [VRFC 10-51] I1 is an unknown type [E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new/Test_Banch_1.v:16]
ERROR: [VRFC 10-1040] module Test_Banch_1 ignored due to previous errors [E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new/Test_Banch_1.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
remove_files  -fileset sim_1 {{E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new/Test_Banch_1.v}}
file delete -force {E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new/Test_Banch_1.v}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new/TB_1.v} w ]
add_files -fileset sim_1 {{E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new/TB_1.v}}
set_property top TB_1 [get_filesets sim_1]
remove_files  -fileset sim_1 {{E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new/TB_1.v}}
file delete -force {E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new/TB_1.v}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new/TB_1.v} w ]
add_files -fileset sim_1 {{E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new/TB_1.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banch_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Test_Banch_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sources_1/new/HW5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HW5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new/TB_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Banch_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto affff4d4078a468aac44cf9383bb77f3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_Banch_1_behav xil_defaultlib.Test_Banch_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net Out is not permitted [E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new/TB_1.v:9]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banch_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Test_Banch_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sources_1/new/HW5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HW5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new/TB_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Banch_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto affff4d4078a468aac44cf9383bb77f3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_Banch_1_behav xil_defaultlib.Test_Banch_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HW5_1
Compiling module xil_defaultlib.Test_Banch_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_Banch_1_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/JI -notrace
couldn't read file "E:/JI": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 28 19:31:45 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 857.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Banch_1_behav -key {Behavioral:sim_1:Functional:Test_Banch_1} -tclbatch {Test_Banch_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source Test_Banch_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Banch_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 863.570 ; gain = 6.293
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banch_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Test_Banch_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sources_1/new/HW5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HW5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new/TB_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Banch_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto affff4d4078a468aac44cf9383bb77f3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_Banch_1_behav xil_defaultlib.Test_Banch_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HW5_1
Compiling module xil_defaultlib.Test_Banch_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_Banch_1_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/JI -notrace
couldn't read file "E:/JI": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 28 19:32:59 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Banch_1_behav -key {Behavioral:sim_1:Functional:Test_Banch_1} -tclbatch {Test_Banch_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source Test_Banch_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Banch_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 872.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 19:35:49 2019...
