<?xml version="1.0"?>
<block name="diffeq_f_systemC.net.post_routing" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:ae7eba06eaf4982d7278a430e69491f59227a3211ca4485d5699b62577b71cc0" atom_netlist_id="SHA256:b05e2b0ac86fd11a541c35e3b3713a19602c8c4f8585071a1f6d7a7a35ea8f7c">
	<inputs>aport[0] aport[1] aport[2] aport[3] aport[4] aport[5] aport[6] aport[7] aport[8] aport[9] aport[10] aport[11] aport[12] aport[13] aport[14] aport[15] aport[16] aport[17] aport[18] aport[19] aport[20] aport[21] aport[22] aport[23] aport[24] aport[25] aport[26] aport[27] aport[28] aport[29] aport[30] aport[31] dxport[0] dxport[1] dxport[2] dxport[3] dxport[4] dxport[5] dxport[6] dxport[7] dxport[8] dxport[9] dxport[10] dxport[11] dxport[12] dxport[13] dxport[14] dxport[15] dxport[16] dxport[17] dxport[18] dxport[19] dxport[20] dxport[21] dxport[22] dxport[23] dxport[24] dxport[25] dxport[26] dxport[27] dxport[28] dxport[29] dxport[30] dxport[31] clk reset</inputs>
	<outputs>out:xport[0] out:xport[1] out:xport[2] out:xport[3] out:xport[4] out:xport[5] out:xport[6] out:xport[7] out:xport[8] out:xport[9] out:xport[10] out:xport[11] out:xport[12] out:xport[13] out:xport[14] out:xport[15] out:xport[16] out:xport[17] out:xport[18] out:xport[19] out:xport[20] out:xport[21] out:xport[22] out:xport[23] out:xport[24] out:xport[25] out:xport[26] out:xport[27] out:xport[28] out:xport[29] out:xport[30] out:xport[31] out:yport[0] out:yport[1] out:yport[2] out:yport[3] out:yport[4] out:yport[5] out:yport[6] out:yport[7] out:yport[8] out:yport[9] out:yport[10] out:yport[11] out:yport[12] out:yport[13] out:yport[14] out:yport[15] out:yport[16] out:yport[17] out:yport[18] out:yport[19] out:yport[20] out:yport[21] out:yport[22] out:yport[23] out:yport[24] out:yport[25] out:yport[26] out:yport[27] out:yport[28] out:yport[29] out:yport[30] out:yport[31] out:uport[0] out:uport[1] out:uport[2] out:uport[3] out:uport[4] out:uport[5] out:uport[6] out:uport[7] out:uport[8] out:uport[9] out:uport[10] out:uport[11] out:uport[12] out:uport[13] out:uport[14] out:uport[15] out:uport[16] out:uport[17] out:uport[18] out:uport[19] out:uport[20] out:uport[21] out:uport[22] out:uport[23] out:uport[24] out:uport[25] out:uport[26] out:uport[27] out:uport[28] out:uport[29] out:uport[30] out:uport[31]</outputs>
	<clocks>clk</clocks>
	<block name="temp[0]" instance="mult_36[0]" mode="mult_36x36">
		<inputs>
			<port name="a">$false $false $false $false uport[31] uport[30] uport[29] uport[28] uport[27] uport[26] uport[25] uport[24] uport[23] uport[22] uport[21] uport[20] uport[19] uport[18] uport[17] uport[16] uport[15] uport[14] uport[13] uport[12] uport[11] uport[10] uport[9] uport[8] uport[7] uport[6] uport[5] uport[4] uport[3] uport[2] uport[1] uport[0]</port>
			<port name="b">$false $false $false $false dxport[31] dxport[30] dxport[29] dxport[28] dxport[27] dxport[26] dxport[25] dxport[24] dxport[23] dxport[22] dxport[21] dxport[20] dxport[19] dxport[18] dxport[17] dxport[16] dxport[15] dxport[14] dxport[13] dxport[12] dxport[11] dxport[10] dxport[9] dxport[8] dxport[7] dxport[6] dxport[5] dxport[4] dxport[3] dxport[2] dxport[1] dxport[0]</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36_slice[0].OUT_cfg[40]-&gt;out2out mult_36x36_slice[0].OUT_cfg[41]-&gt;out2out mult_36x36_slice[0].OUT_cfg[42]-&gt;out2out mult_36x36_slice[0].OUT_cfg[43]-&gt;out2out mult_36x36_slice[0].OUT_cfg[44]-&gt;out2out mult_36x36_slice[0].OUT_cfg[45]-&gt;out2out mult_36x36_slice[0].OUT_cfg[46]-&gt;out2out mult_36x36_slice[0].OUT_cfg[47]-&gt;out2out mult_36x36_slice[0].OUT_cfg[48]-&gt;out2out mult_36x36_slice[0].OUT_cfg[49]-&gt;out2out mult_36x36_slice[0].OUT_cfg[50]-&gt;out2out mult_36x36_slice[0].OUT_cfg[51]-&gt;out2out mult_36x36_slice[0].OUT_cfg[52]-&gt;out2out mult_36x36_slice[0].OUT_cfg[53]-&gt;out2out mult_36x36_slice[0].OUT_cfg[54]-&gt;out2out mult_36x36_slice[0].OUT_cfg[55]-&gt;out2out mult_36x36_slice[0].OUT_cfg[56]-&gt;out2out mult_36x36_slice[0].OUT_cfg[57]-&gt;out2out mult_36x36_slice[0].OUT_cfg[58]-&gt;out2out mult_36x36_slice[0].OUT_cfg[59]-&gt;out2out mult_36x36_slice[0].OUT_cfg[60]-&gt;out2out mult_36x36_slice[0].OUT_cfg[61]-&gt;out2out mult_36x36_slice[0].OUT_cfg[62]-&gt;out2out mult_36x36_slice[0].OUT_cfg[63]-&gt;out2out mult_36x36_slice[0].OUT_cfg[64]-&gt;out2out mult_36x36_slice[0].OUT_cfg[65]-&gt;out2out mult_36x36_slice[0].OUT_cfg[66]-&gt;out2out mult_36x36_slice[0].OUT_cfg[67]-&gt;out2out mult_36x36_slice[0].OUT_cfg[68]-&gt;out2out mult_36x36_slice[0].OUT_cfg[69]-&gt;out2out mult_36x36_slice[0].OUT_cfg[70]-&gt;out2out mult_36x36_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks />
		<block name="temp[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a mult_36.a[32]-&gt;a2a mult_36.a[33]-&gt;a2a mult_36.a[34]-&gt;a2a mult_36.a[35]-&gt;a2a</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b mult_36.b[32]-&gt;b2b mult_36.b[33]-&gt;b2b mult_36.b[34]-&gt;b2b mult_36.b[35]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36[0].Y[40]-&gt;out2out mult_36x36[0].Y[41]-&gt;out2out mult_36x36[0].Y[42]-&gt;out2out mult_36x36[0].Y[43]-&gt;out2out mult_36x36[0].Y[44]-&gt;out2out mult_36x36[0].Y[45]-&gt;out2out mult_36x36[0].Y[46]-&gt;out2out mult_36x36[0].Y[47]-&gt;out2out mult_36x36[0].Y[48]-&gt;out2out mult_36x36[0].Y[49]-&gt;out2out mult_36x36[0].Y[50]-&gt;out2out mult_36x36[0].Y[51]-&gt;out2out mult_36x36[0].Y[52]-&gt;out2out mult_36x36[0].Y[53]-&gt;out2out mult_36x36[0].Y[54]-&gt;out2out mult_36x36[0].Y[55]-&gt;out2out mult_36x36[0].Y[56]-&gt;out2out mult_36x36[0].Y[57]-&gt;out2out mult_36x36[0].Y[58]-&gt;out2out mult_36x36[0].Y[59]-&gt;out2out mult_36x36[0].Y[60]-&gt;out2out mult_36x36[0].Y[61]-&gt;out2out mult_36x36[0].Y[62]-&gt;out2out mult_36x36[0].Y[63]-&gt;out2out mult_36x36[0].Y[64]-&gt;out2out mult_36x36[0].Y[65]-&gt;out2out mult_36x36[0].Y[66]-&gt;out2out mult_36x36[0].Y[67]-&gt;out2out mult_36x36[0].Y[68]-&gt;out2out mult_36x36[0].Y[69]-&gt;out2out mult_36x36[0].Y[70]-&gt;out2out mult_36x36[0].Y[71]-&gt;out2out</port>
			</outputs>
			<clocks />
			<block name="temp[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="A">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a mult_36x36_slice.A_cfg[32]-&gt;a2a mult_36x36_slice.A_cfg[33]-&gt;a2a mult_36x36_slice.A_cfg[34]-&gt;a2a mult_36x36_slice.A_cfg[35]-&gt;a2a</port>
					<port name="B">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b mult_36x36_slice.B_cfg[32]-&gt;b2b mult_36x36_slice.B_cfg[33]-&gt;b2b mult_36x36_slice.B_cfg[34]-&gt;b2b mult_36x36_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="Y">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open temp[31] temp[30] temp[29] temp[28] temp[27] temp[26] temp[25] temp[24] temp[23] temp[22] temp[21] temp[20] temp[19] temp[18] temp[17] temp[16] temp[15] temp[14] temp[13] temp[12] temp[11] temp[10] temp[9] temp[8] temp[7] temp[6] temp[5] temp[4] temp[3] temp[2] temp[1] temp[0]</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0]" instance="mult_36[1]" mode="mult_36x36">
		<inputs>
			<port name="a">$false $false $false $false yport[31] yport[30] yport[29] yport[28] yport[27] yport[26] yport[25] yport[24] yport[23] yport[22] yport[21] yport[20] yport[19] yport[18] yport[17] yport[16] yport[15] yport[14] yport[13] yport[12] yport[11] yport[10] yport[9] yport[8] yport[7] yport[6] yport[5] yport[4] yport[3] yport[2] yport[1] yport[0]</port>
			<port name="b">$false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $true $true</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36_slice[0].OUT_cfg[40]-&gt;out2out mult_36x36_slice[0].OUT_cfg[41]-&gt;out2out mult_36x36_slice[0].OUT_cfg[42]-&gt;out2out mult_36x36_slice[0].OUT_cfg[43]-&gt;out2out mult_36x36_slice[0].OUT_cfg[44]-&gt;out2out mult_36x36_slice[0].OUT_cfg[45]-&gt;out2out mult_36x36_slice[0].OUT_cfg[46]-&gt;out2out mult_36x36_slice[0].OUT_cfg[47]-&gt;out2out mult_36x36_slice[0].OUT_cfg[48]-&gt;out2out mult_36x36_slice[0].OUT_cfg[49]-&gt;out2out mult_36x36_slice[0].OUT_cfg[50]-&gt;out2out mult_36x36_slice[0].OUT_cfg[51]-&gt;out2out mult_36x36_slice[0].OUT_cfg[52]-&gt;out2out mult_36x36_slice[0].OUT_cfg[53]-&gt;out2out mult_36x36_slice[0].OUT_cfg[54]-&gt;out2out mult_36x36_slice[0].OUT_cfg[55]-&gt;out2out mult_36x36_slice[0].OUT_cfg[56]-&gt;out2out mult_36x36_slice[0].OUT_cfg[57]-&gt;out2out mult_36x36_slice[0].OUT_cfg[58]-&gt;out2out mult_36x36_slice[0].OUT_cfg[59]-&gt;out2out mult_36x36_slice[0].OUT_cfg[60]-&gt;out2out mult_36x36_slice[0].OUT_cfg[61]-&gt;out2out mult_36x36_slice[0].OUT_cfg[62]-&gt;out2out mult_36x36_slice[0].OUT_cfg[63]-&gt;out2out mult_36x36_slice[0].OUT_cfg[64]-&gt;out2out mult_36x36_slice[0].OUT_cfg[65]-&gt;out2out mult_36x36_slice[0].OUT_cfg[66]-&gt;out2out mult_36x36_slice[0].OUT_cfg[67]-&gt;out2out mult_36x36_slice[0].OUT_cfg[68]-&gt;out2out mult_36x36_slice[0].OUT_cfg[69]-&gt;out2out mult_36x36_slice[0].OUT_cfg[70]-&gt;out2out mult_36x36_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks />
		<block name="$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a mult_36.a[32]-&gt;a2a mult_36.a[33]-&gt;a2a mult_36.a[34]-&gt;a2a mult_36.a[35]-&gt;a2a</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b mult_36.b[32]-&gt;b2b mult_36.b[33]-&gt;b2b mult_36.b[34]-&gt;b2b mult_36.b[35]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36[0].Y[40]-&gt;out2out mult_36x36[0].Y[41]-&gt;out2out mult_36x36[0].Y[42]-&gt;out2out mult_36x36[0].Y[43]-&gt;out2out mult_36x36[0].Y[44]-&gt;out2out mult_36x36[0].Y[45]-&gt;out2out mult_36x36[0].Y[46]-&gt;out2out mult_36x36[0].Y[47]-&gt;out2out mult_36x36[0].Y[48]-&gt;out2out mult_36x36[0].Y[49]-&gt;out2out mult_36x36[0].Y[50]-&gt;out2out mult_36x36[0].Y[51]-&gt;out2out mult_36x36[0].Y[52]-&gt;out2out mult_36x36[0].Y[53]-&gt;out2out mult_36x36[0].Y[54]-&gt;out2out mult_36x36[0].Y[55]-&gt;out2out mult_36x36[0].Y[56]-&gt;out2out mult_36x36[0].Y[57]-&gt;out2out mult_36x36[0].Y[58]-&gt;out2out mult_36x36[0].Y[59]-&gt;out2out mult_36x36[0].Y[60]-&gt;out2out mult_36x36[0].Y[61]-&gt;out2out mult_36x36[0].Y[62]-&gt;out2out mult_36x36[0].Y[63]-&gt;out2out mult_36x36[0].Y[64]-&gt;out2out mult_36x36[0].Y[65]-&gt;out2out mult_36x36[0].Y[66]-&gt;out2out mult_36x36[0].Y[67]-&gt;out2out mult_36x36[0].Y[68]-&gt;out2out mult_36x36[0].Y[69]-&gt;out2out mult_36x36[0].Y[70]-&gt;out2out mult_36x36[0].Y[71]-&gt;out2out</port>
			</outputs>
			<clocks />
			<block name="$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="A">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a mult_36x36_slice.A_cfg[32]-&gt;a2a mult_36x36_slice.A_cfg[33]-&gt;a2a mult_36x36_slice.A_cfg[34]-&gt;a2a mult_36x36_slice.A_cfg[35]-&gt;a2a</port>
					<port name="B">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b mult_36x36_slice.B_cfg[32]-&gt;b2b mult_36x36_slice.B_cfg[33]-&gt;b2b mult_36x36_slice.B_cfg[34]-&gt;b2b mult_36x36_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="Y">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[31] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[30] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[29] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[28] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[27] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[26] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[25] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[24] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[23] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[22] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[21] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[20] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[19] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[18] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[17] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[16] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[15] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[14] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[13] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[12] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[11] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[10] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[9] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[8] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[7] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[6] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[5] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[4] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[3] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[2] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[1] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0]</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[0]" instance="mult_36[2]" mode="mult_36x36">
		<inputs>
			<port name="a">$false $false $false $false dxport[31] dxport[30] dxport[29] dxport[28] dxport[27] dxport[26] dxport[25] dxport[24] dxport[23] dxport[22] dxport[21] dxport[20] dxport[19] dxport[18] dxport[17] dxport[16] dxport[15] dxport[14] dxport[13] dxport[12] dxport[11] dxport[10] dxport[9] dxport[8] dxport[7] dxport[6] dxport[5] dxport[4] dxport[3] dxport[2] dxport[1] dxport[0]</port>
			<port name="b">$false $false $false $false $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[31] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[30] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[29] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[28] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[27] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[26] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[25] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[24] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[23] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[22] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[21] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[20] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[19] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[18] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[17] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[16] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[15] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[14] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[13] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[12] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[11] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[10] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[9] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[8] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[7] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[6] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[5] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[4] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[3] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[2] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[1] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0]</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36_slice[0].OUT_cfg[40]-&gt;out2out mult_36x36_slice[0].OUT_cfg[41]-&gt;out2out mult_36x36_slice[0].OUT_cfg[42]-&gt;out2out mult_36x36_slice[0].OUT_cfg[43]-&gt;out2out mult_36x36_slice[0].OUT_cfg[44]-&gt;out2out mult_36x36_slice[0].OUT_cfg[45]-&gt;out2out mult_36x36_slice[0].OUT_cfg[46]-&gt;out2out mult_36x36_slice[0].OUT_cfg[47]-&gt;out2out mult_36x36_slice[0].OUT_cfg[48]-&gt;out2out mult_36x36_slice[0].OUT_cfg[49]-&gt;out2out mult_36x36_slice[0].OUT_cfg[50]-&gt;out2out mult_36x36_slice[0].OUT_cfg[51]-&gt;out2out mult_36x36_slice[0].OUT_cfg[52]-&gt;out2out mult_36x36_slice[0].OUT_cfg[53]-&gt;out2out mult_36x36_slice[0].OUT_cfg[54]-&gt;out2out mult_36x36_slice[0].OUT_cfg[55]-&gt;out2out mult_36x36_slice[0].OUT_cfg[56]-&gt;out2out mult_36x36_slice[0].OUT_cfg[57]-&gt;out2out mult_36x36_slice[0].OUT_cfg[58]-&gt;out2out mult_36x36_slice[0].OUT_cfg[59]-&gt;out2out mult_36x36_slice[0].OUT_cfg[60]-&gt;out2out mult_36x36_slice[0].OUT_cfg[61]-&gt;out2out mult_36x36_slice[0].OUT_cfg[62]-&gt;out2out mult_36x36_slice[0].OUT_cfg[63]-&gt;out2out mult_36x36_slice[0].OUT_cfg[64]-&gt;out2out mult_36x36_slice[0].OUT_cfg[65]-&gt;out2out mult_36x36_slice[0].OUT_cfg[66]-&gt;out2out mult_36x36_slice[0].OUT_cfg[67]-&gt;out2out mult_36x36_slice[0].OUT_cfg[68]-&gt;out2out mult_36x36_slice[0].OUT_cfg[69]-&gt;out2out mult_36x36_slice[0].OUT_cfg[70]-&gt;out2out mult_36x36_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks />
		<block name="$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a mult_36.a[32]-&gt;a2a mult_36.a[33]-&gt;a2a mult_36.a[34]-&gt;a2a mult_36.a[35]-&gt;a2a</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b mult_36.b[32]-&gt;b2b mult_36.b[33]-&gt;b2b mult_36.b[34]-&gt;b2b mult_36.b[35]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36[0].Y[40]-&gt;out2out mult_36x36[0].Y[41]-&gt;out2out mult_36x36[0].Y[42]-&gt;out2out mult_36x36[0].Y[43]-&gt;out2out mult_36x36[0].Y[44]-&gt;out2out mult_36x36[0].Y[45]-&gt;out2out mult_36x36[0].Y[46]-&gt;out2out mult_36x36[0].Y[47]-&gt;out2out mult_36x36[0].Y[48]-&gt;out2out mult_36x36[0].Y[49]-&gt;out2out mult_36x36[0].Y[50]-&gt;out2out mult_36x36[0].Y[51]-&gt;out2out mult_36x36[0].Y[52]-&gt;out2out mult_36x36[0].Y[53]-&gt;out2out mult_36x36[0].Y[54]-&gt;out2out mult_36x36[0].Y[55]-&gt;out2out mult_36x36[0].Y[56]-&gt;out2out mult_36x36[0].Y[57]-&gt;out2out mult_36x36[0].Y[58]-&gt;out2out mult_36x36[0].Y[59]-&gt;out2out mult_36x36[0].Y[60]-&gt;out2out mult_36x36[0].Y[61]-&gt;out2out mult_36x36[0].Y[62]-&gt;out2out mult_36x36[0].Y[63]-&gt;out2out mult_36x36[0].Y[64]-&gt;out2out mult_36x36[0].Y[65]-&gt;out2out mult_36x36[0].Y[66]-&gt;out2out mult_36x36[0].Y[67]-&gt;out2out mult_36x36[0].Y[68]-&gt;out2out mult_36x36[0].Y[69]-&gt;out2out mult_36x36[0].Y[70]-&gt;out2out mult_36x36[0].Y[71]-&gt;out2out</port>
			</outputs>
			<clocks />
			<block name="$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="A">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a mult_36x36_slice.A_cfg[32]-&gt;a2a mult_36x36_slice.A_cfg[33]-&gt;a2a mult_36x36_slice.A_cfg[34]-&gt;a2a mult_36x36_slice.A_cfg[35]-&gt;a2a</port>
					<port name="B">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b mult_36x36_slice.B_cfg[32]-&gt;b2b mult_36x36_slice.B_cfg[33]-&gt;b2b mult_36x36_slice.B_cfg[34]-&gt;b2b mult_36x36_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="Y">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[31] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[30] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[29] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[28] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[27] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[26] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[25] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[24] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[23] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[22] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[21] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[20] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[19] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[18] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[17] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[16] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[15] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[14] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[13] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[12] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[11] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[10] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[9] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[8] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[7] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[6] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[5] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[4] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[3] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[2] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[1] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[0]</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[0]" instance="mult_36[3]" mode="mult_36x36">
		<inputs>
			<port name="a">$false $false $false $false xport[31] xport[30] xport[29] xport[28] xport[27] xport[26] xport[25] xport[24] xport[23] xport[22] xport[21] xport[20] xport[19] xport[18] xport[17] xport[16] xport[15] xport[14] xport[13] xport[12] xport[11] xport[10] xport[9] xport[8] xport[7] xport[6] xport[5] xport[4] xport[3] xport[2] xport[1] xport[0]</port>
			<port name="b">$false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $true $false $true</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36_slice[0].OUT_cfg[40]-&gt;out2out mult_36x36_slice[0].OUT_cfg[41]-&gt;out2out mult_36x36_slice[0].OUT_cfg[42]-&gt;out2out mult_36x36_slice[0].OUT_cfg[43]-&gt;out2out mult_36x36_slice[0].OUT_cfg[44]-&gt;out2out mult_36x36_slice[0].OUT_cfg[45]-&gt;out2out mult_36x36_slice[0].OUT_cfg[46]-&gt;out2out mult_36x36_slice[0].OUT_cfg[47]-&gt;out2out mult_36x36_slice[0].OUT_cfg[48]-&gt;out2out mult_36x36_slice[0].OUT_cfg[49]-&gt;out2out mult_36x36_slice[0].OUT_cfg[50]-&gt;out2out mult_36x36_slice[0].OUT_cfg[51]-&gt;out2out mult_36x36_slice[0].OUT_cfg[52]-&gt;out2out mult_36x36_slice[0].OUT_cfg[53]-&gt;out2out mult_36x36_slice[0].OUT_cfg[54]-&gt;out2out mult_36x36_slice[0].OUT_cfg[55]-&gt;out2out mult_36x36_slice[0].OUT_cfg[56]-&gt;out2out mult_36x36_slice[0].OUT_cfg[57]-&gt;out2out mult_36x36_slice[0].OUT_cfg[58]-&gt;out2out mult_36x36_slice[0].OUT_cfg[59]-&gt;out2out mult_36x36_slice[0].OUT_cfg[60]-&gt;out2out mult_36x36_slice[0].OUT_cfg[61]-&gt;out2out mult_36x36_slice[0].OUT_cfg[62]-&gt;out2out mult_36x36_slice[0].OUT_cfg[63]-&gt;out2out mult_36x36_slice[0].OUT_cfg[64]-&gt;out2out mult_36x36_slice[0].OUT_cfg[65]-&gt;out2out mult_36x36_slice[0].OUT_cfg[66]-&gt;out2out mult_36x36_slice[0].OUT_cfg[67]-&gt;out2out mult_36x36_slice[0].OUT_cfg[68]-&gt;out2out mult_36x36_slice[0].OUT_cfg[69]-&gt;out2out mult_36x36_slice[0].OUT_cfg[70]-&gt;out2out mult_36x36_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks />
		<block name="$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a mult_36.a[32]-&gt;a2a mult_36.a[33]-&gt;a2a mult_36.a[34]-&gt;a2a mult_36.a[35]-&gt;a2a</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b mult_36.b[32]-&gt;b2b mult_36.b[33]-&gt;b2b mult_36.b[34]-&gt;b2b mult_36.b[35]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36[0].Y[40]-&gt;out2out mult_36x36[0].Y[41]-&gt;out2out mult_36x36[0].Y[42]-&gt;out2out mult_36x36[0].Y[43]-&gt;out2out mult_36x36[0].Y[44]-&gt;out2out mult_36x36[0].Y[45]-&gt;out2out mult_36x36[0].Y[46]-&gt;out2out mult_36x36[0].Y[47]-&gt;out2out mult_36x36[0].Y[48]-&gt;out2out mult_36x36[0].Y[49]-&gt;out2out mult_36x36[0].Y[50]-&gt;out2out mult_36x36[0].Y[51]-&gt;out2out mult_36x36[0].Y[52]-&gt;out2out mult_36x36[0].Y[53]-&gt;out2out mult_36x36[0].Y[54]-&gt;out2out mult_36x36[0].Y[55]-&gt;out2out mult_36x36[0].Y[56]-&gt;out2out mult_36x36[0].Y[57]-&gt;out2out mult_36x36[0].Y[58]-&gt;out2out mult_36x36[0].Y[59]-&gt;out2out mult_36x36[0].Y[60]-&gt;out2out mult_36x36[0].Y[61]-&gt;out2out mult_36x36[0].Y[62]-&gt;out2out mult_36x36[0].Y[63]-&gt;out2out mult_36x36[0].Y[64]-&gt;out2out mult_36x36[0].Y[65]-&gt;out2out mult_36x36[0].Y[66]-&gt;out2out mult_36x36[0].Y[67]-&gt;out2out mult_36x36[0].Y[68]-&gt;out2out mult_36x36[0].Y[69]-&gt;out2out mult_36x36[0].Y[70]-&gt;out2out mult_36x36[0].Y[71]-&gt;out2out</port>
			</outputs>
			<clocks />
			<block name="$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="A">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a mult_36x36_slice.A_cfg[32]-&gt;a2a mult_36x36_slice.A_cfg[33]-&gt;a2a mult_36x36_slice.A_cfg[34]-&gt;a2a mult_36x36_slice.A_cfg[35]-&gt;a2a</port>
					<port name="B">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b mult_36x36_slice.B_cfg[32]-&gt;b2b mult_36x36_slice.B_cfg[33]-&gt;b2b mult_36x36_slice.B_cfg[34]-&gt;b2b mult_36x36_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="Y">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[31] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[30] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[29] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[28] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[27] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[26] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[25] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[24] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[23] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[22] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[21] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[20] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[19] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[18] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[17] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[16] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[15] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[14] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[13] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[12] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[11] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[10] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[9] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[8] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[7] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[6] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[5] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[4] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[3] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[2] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[1] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[0]</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0]" instance="mult_36[4]" mode="mult_36x36">
		<inputs>
			<port name="a">$false $false $false $false temp[31] temp[30] temp[29] temp[28] temp[27] temp[26] temp[25] temp[24] temp[23] temp[22] temp[21] temp[20] temp[19] temp[18] temp[17] temp[16] temp[15] temp[14] temp[13] temp[12] temp[11] temp[10] temp[9] temp[8] temp[7] temp[6] temp[5] temp[4] temp[3] temp[2] temp[1] temp[0]</port>
			<port name="b">$false $false $false $false $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[31] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[30] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[29] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[28] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[27] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[26] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[25] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[24] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[23] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[22] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[21] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[20] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[19] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[18] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[17] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[16] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[15] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[14] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[13] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[12] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[11] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[10] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[9] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[8] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[7] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[6] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[5] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[4] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[3] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[2] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[1] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[0]</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36_slice[0].OUT_cfg[40]-&gt;out2out mult_36x36_slice[0].OUT_cfg[41]-&gt;out2out mult_36x36_slice[0].OUT_cfg[42]-&gt;out2out mult_36x36_slice[0].OUT_cfg[43]-&gt;out2out mult_36x36_slice[0].OUT_cfg[44]-&gt;out2out mult_36x36_slice[0].OUT_cfg[45]-&gt;out2out mult_36x36_slice[0].OUT_cfg[46]-&gt;out2out mult_36x36_slice[0].OUT_cfg[47]-&gt;out2out mult_36x36_slice[0].OUT_cfg[48]-&gt;out2out mult_36x36_slice[0].OUT_cfg[49]-&gt;out2out mult_36x36_slice[0].OUT_cfg[50]-&gt;out2out mult_36x36_slice[0].OUT_cfg[51]-&gt;out2out mult_36x36_slice[0].OUT_cfg[52]-&gt;out2out mult_36x36_slice[0].OUT_cfg[53]-&gt;out2out mult_36x36_slice[0].OUT_cfg[54]-&gt;out2out mult_36x36_slice[0].OUT_cfg[55]-&gt;out2out mult_36x36_slice[0].OUT_cfg[56]-&gt;out2out mult_36x36_slice[0].OUT_cfg[57]-&gt;out2out mult_36x36_slice[0].OUT_cfg[58]-&gt;out2out mult_36x36_slice[0].OUT_cfg[59]-&gt;out2out mult_36x36_slice[0].OUT_cfg[60]-&gt;out2out mult_36x36_slice[0].OUT_cfg[61]-&gt;out2out mult_36x36_slice[0].OUT_cfg[62]-&gt;out2out mult_36x36_slice[0].OUT_cfg[63]-&gt;out2out mult_36x36_slice[0].OUT_cfg[64]-&gt;out2out mult_36x36_slice[0].OUT_cfg[65]-&gt;out2out mult_36x36_slice[0].OUT_cfg[66]-&gt;out2out mult_36x36_slice[0].OUT_cfg[67]-&gt;out2out mult_36x36_slice[0].OUT_cfg[68]-&gt;out2out mult_36x36_slice[0].OUT_cfg[69]-&gt;out2out mult_36x36_slice[0].OUT_cfg[70]-&gt;out2out mult_36x36_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks />
		<block name="$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a mult_36.a[32]-&gt;a2a mult_36.a[33]-&gt;a2a mult_36.a[34]-&gt;a2a mult_36.a[35]-&gt;a2a</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b mult_36.b[32]-&gt;b2b mult_36.b[33]-&gt;b2b mult_36.b[34]-&gt;b2b mult_36.b[35]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36[0].Y[40]-&gt;out2out mult_36x36[0].Y[41]-&gt;out2out mult_36x36[0].Y[42]-&gt;out2out mult_36x36[0].Y[43]-&gt;out2out mult_36x36[0].Y[44]-&gt;out2out mult_36x36[0].Y[45]-&gt;out2out mult_36x36[0].Y[46]-&gt;out2out mult_36x36[0].Y[47]-&gt;out2out mult_36x36[0].Y[48]-&gt;out2out mult_36x36[0].Y[49]-&gt;out2out mult_36x36[0].Y[50]-&gt;out2out mult_36x36[0].Y[51]-&gt;out2out mult_36x36[0].Y[52]-&gt;out2out mult_36x36[0].Y[53]-&gt;out2out mult_36x36[0].Y[54]-&gt;out2out mult_36x36[0].Y[55]-&gt;out2out mult_36x36[0].Y[56]-&gt;out2out mult_36x36[0].Y[57]-&gt;out2out mult_36x36[0].Y[58]-&gt;out2out mult_36x36[0].Y[59]-&gt;out2out mult_36x36[0].Y[60]-&gt;out2out mult_36x36[0].Y[61]-&gt;out2out mult_36x36[0].Y[62]-&gt;out2out mult_36x36[0].Y[63]-&gt;out2out mult_36x36[0].Y[64]-&gt;out2out mult_36x36[0].Y[65]-&gt;out2out mult_36x36[0].Y[66]-&gt;out2out mult_36x36[0].Y[67]-&gt;out2out mult_36x36[0].Y[68]-&gt;out2out mult_36x36[0].Y[69]-&gt;out2out mult_36x36[0].Y[70]-&gt;out2out mult_36x36[0].Y[71]-&gt;out2out</port>
			</outputs>
			<clocks />
			<block name="$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="A">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a mult_36x36_slice.A_cfg[32]-&gt;a2a mult_36x36_slice.A_cfg[33]-&gt;a2a mult_36x36_slice.A_cfg[34]-&gt;a2a mult_36x36_slice.A_cfg[35]-&gt;a2a</port>
					<port name="B">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b mult_36x36_slice.B_cfg[32]-&gt;b2b mult_36x36_slice.B_cfg[33]-&gt;b2b mult_36x36_slice.B_cfg[34]-&gt;b2b mult_36x36_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="Y">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[31] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[30] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[29] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[28] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[27] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[26] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[25] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[24] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[23] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[22] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[21] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[20] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[19] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[18] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[17] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[16] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[15] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[14] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[13] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[12] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[11] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[10] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[9] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[8] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[7] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[6] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[5] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[4] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[3] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[2] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[1] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0]</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$0\uport[31:0][31]" instance="clb[5]" mode="default">
		<inputs>
			<port name="I">uport[27] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[27] open open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[30] $abc$2125$new_n508_ $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[29] open open open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[28] open open open open open open open $abc$2125$new_n516_ $abc$2125$new_n673_ $abc$2125$new_n517_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[27] open $abc$2125$new_n527_ $abc$2125$new_n513_ open $abc$2125$new_n512_ open open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[29] reset open $abc$2125$new_n511_ open open $abc$2125$new_n526_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[30] open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\uport[31:0][28]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[26]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[28]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][28]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][28]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][28]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 5 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][28]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[28]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[28]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n522_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n522_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n522_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n522_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">4 1 2 0 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n522_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n510_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar open clb.I[23]-&gt;crossbar open clb.I[34]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n510_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n510_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n510_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">1 open 2 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n510_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n520_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[28]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n520_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n520_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n520_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 0 5 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n520_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n515_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[20]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[26]-&gt;crossbar open fle[2].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n515_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n515_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n515_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 3 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n515_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][29]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[31]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][29]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][29]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][29]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][29]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[29]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[29]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n521_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[38]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n521_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n521_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n521_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 4 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n521_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][30]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[32]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar open fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][30]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][30]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][30]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 4 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][30]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[30]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[30]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n525_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[7]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n525_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n525_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n525_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n525_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][31]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[38]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][31]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][31]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][31]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 4 3 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][31]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[31]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[31]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\uport[31:0][27]" instance="clb[6]" mode="default">
		<inputs>
			<port name="I">$abc$2125$new_n490_ $abc$2125$new_n481_ open $abc$2125$new_n500_ $abc$2125$new_n491_ $abc$2125$new_n507_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[25] open open reset $abc$2125$new_n488_ $abc$2125$new_n506_ $abc$2125$new_n487_ open open $abc$2125$new_n485_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[24] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[24] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[23] open $abc$2125$new_n673_ $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[25] open open open open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\uport[31:0][23]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][23]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][23]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][23]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 0 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][23]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[23]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[23]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n494_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n494_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n494_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n494_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n494_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n492_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[17]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n492_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n492_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n492_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n492_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][24]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar open clb.I[9]-&gt;crossbar clb.I[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][24]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][24]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][24]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 open 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][24]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[24]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[24]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n505_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open open open open fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n505_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n505_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n505_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n505_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n496_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[9].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar open open clb.I[21]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n496_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n496_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n496_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 2 1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n496_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][25]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[9]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][25]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][25]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][25]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 5 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][25]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[25]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[25]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\uport[31:0][27]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[20]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][27]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][27]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][27]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 0 5 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][27]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[27]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[27]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n499_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open clb.I[6]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n499_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n499_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n499_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n499_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n497_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[10]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n497_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n497_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n497_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">3 1 4 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n497_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\uport[31:0][26]" instance="clb[7]" mode="default">
		<inputs>
			<port name="I">$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[24] uport[24] $abc$2125$new_n518_ $abc$2125$new_n499_ $abc$2125$new_n508_ $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[27] open uport[23] open $abc$2125$new_n496_ $abc$2125$new_n503_ $abc$2125$new_n494_ open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[23] open open $abc$2125$new_n502_ $abc$2125$new_n488_ open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[28] $abc$2125$new_n673_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[25] uport[27] open reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[26] uport[28] open open open open open open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[27] open open open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[28] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[26]</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2125$new_n513_" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n513_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n513_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n513_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 3 2 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n513_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n516_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[37]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n516_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n516_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n516_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n516_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n517_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[5]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n517_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n517_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n517_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 0 1 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n517_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n507_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[4]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n507_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n507_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n507_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 4 0 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n507_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n500_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[39]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar fle[7].out[0]-&gt;crossbar open clb.I[25]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n500_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n500_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n500_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 3 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n500_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n511_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[39]-&gt;crossbar fle[8].out[0]-&gt;crossbar open clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n511_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n511_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n511_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">3 0 1 open 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n511_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n506_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[39]-&gt;crossbar open clb.I[10]-&gt;crossbar clb.I[25]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n506_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n506_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n506_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open 3 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n506_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][26]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[24]-&gt;crossbar clb.I[3]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][26]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][26]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][26]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 2 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][26]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[26]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[26]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n501_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n501_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n501_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n501_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 1 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n501_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n512_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n512_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n512_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n512_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n512_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\yport[31:0][30]" instance="clb[8]" mode="default">
		<inputs>
			<port name="I">open temp[31] temp[27] open temp[29] temp[30] open open $abc$2125$new_n673_ open temp[25] open open open temp[28] open temp[26] open open open reset open open $abc$2125$new_n587_ yport[26] open yport[25] open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2125$new_n591_" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n591_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n591_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n591_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 1 0 3 4 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n591_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][31]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar open fle[1].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][31]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][31]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][31]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][31]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[31]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[31]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n599_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[5].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n599_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n599_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n599_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 4 1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n599_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n593_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[9].out[0]-&gt;crossbar open clb.I[2]-&gt;crossbar open fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n593_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n593_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n593_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 open 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n593_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n597_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">open open fle[8].out[0]-&gt;crossbar open fle[5].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n597_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n597_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n597_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n597_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n595_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar open clb.I[14]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n595_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n595_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n595_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 0 open 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n595_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][28]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[14]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[8]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][28]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][28]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][28]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 2 3 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][28]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[28]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[28]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\yport[31:0][30]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[5]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar open fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][30]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][30]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][30]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 0 4 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][30]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[30]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[30]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\yport[31:0][29]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar open clb.I[8]-&gt;crossbar clb.I[4]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][29]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][29]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][29]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open 4 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][29]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[29]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[29]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\yport[31:0][27]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar open fle[0].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][27]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][27]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][27]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 4 open 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][27]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[27]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[27]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\uport[31:0][22]" instance="clb[9]" mode="default">
		<inputs>
			<port name="I">open $abc$2125$new_n483_ $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[18] $abc$2125$new_n471_ $abc$2125$new_n473_ $abc$2125$new_n475_ open $abc$2125$new_n477_ reset $abc$2125$new_n472_ open $abc$2125$new_n460_ open open uport[18] uport[19] open open open open open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[22] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[21] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[20] open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[19] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[21] open open open open open open $abc$2125$new_n673_ open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2125$new_n470_" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n470_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n470_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n470_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 3 0 1 4 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n470_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n469_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n469_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n469_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n469_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open open open</port>
							<port_rotation_map name="in">0 1 open open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n469_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n479_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar open fle[3].out[0]-&gt;crossbar open clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n479_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n479_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n479_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 open 0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n479_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n480_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[23]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[3]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n480_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n480_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n480_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 2 0 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n480_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n482_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[3]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n482_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n482_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n482_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 5 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n482_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][21]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[8]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[36]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][21]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][21]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][21]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 1 3 0 4 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][21]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[21]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[21]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n476_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open fle[5].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n476_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n476_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n476_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 open 2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n476_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][22]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[8]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar open fle[2].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][22]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][22]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][22]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 4 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][22]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[22]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[22]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n485_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[4].out[0]-&gt;crossbar open open clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n485_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n485_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n485_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 0 open open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n485_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n481_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n481_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n481_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n481_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 3 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n481_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\uport[31:0][20]" instance="clb[10]" mode="default">
		<inputs>
			<port name="I">open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[18] open $abc$2125$new_n463_ uport[15] $abc$2125$new_n457_ open open open $abc$2125$new_n460_ $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[19] open open open open $abc$2125$new_n468_ open open open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[15] $abc$2125$new_n455_ open $abc$2125$new_n445_ reset $abc$2125$new_n442_ open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[19] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[18] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[15] $abc$2125$new_n673_ open $abc$2125$new_n448_ open open open open open $abc$2125$new_n454_</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2125$new_n444_" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar open open clb.I[20]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n444_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n444_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n444_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 open open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n444_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n461_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n461_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n461_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n461_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n461_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n466_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[27]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n466_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n466_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n466_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 4 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n466_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][19]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[24]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][19]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][19]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][19]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 2 1 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][19]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[19]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[19]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n473_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n473_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n473_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n473_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 4 5 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n473_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n459_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[29]-&gt;crossbar clb.I[9]-&gt;crossbar open fle[6].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n459_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n459_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n459_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 3 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n459_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][18]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[24]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][18]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][18]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][18]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 4 0 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][18]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[18]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[18]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\uport[31:0][20]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[31]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][20]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][20]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][20]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 1 0 4 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][20]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[20]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[20]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n464_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[9]-&gt;crossbar clb.I[29]-&gt;crossbar open fle[6].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n464_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n464_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n464_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 2 3 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n464_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n465_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n465_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n465_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n465_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n465_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\xport[31:0][30]" instance="clb[11]" mode="default">
		<inputs>
			<port name="I">open dxport[28] open dxport[27] open dxport[29] open xport[26] open dxport[25] open xport[25] open dxport[30] open open open dxport[31] open dxport[26] open $abc$2125$new_n659_ $abc$2125$new_n673_ open open open open open open open open reset open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2125$new_n663_" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n663_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n663_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n663_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 1 2 3 4 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n663_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][31]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[2].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[31]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][31]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][31]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][31]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 3 4 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][31]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[31]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[31]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n671_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar open clb.I[5]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n671_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n671_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n671_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 open 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n671_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n665_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[3]-&gt;crossbar open fle[6].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n665_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n665_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n665_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 0 open 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n665_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n669_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">open open fle[8].out[0]-&gt;crossbar open fle[5].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n669_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n669_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n669_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n669_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n667_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[6].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n667_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n667_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n667_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 3 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n667_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][27]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[22]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][27]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][27]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][27]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">3 2 1 4 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][27]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[27]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[27]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\xport[31:0][30]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[31]-&gt;crossbar open clb.I[22]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][30]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][30]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][30]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 open 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][30]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[30]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[30]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\xport[31:0][29]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[5]-&gt;crossbar open fle[5].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][29]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][29]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][29]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 4 2 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][29]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[29]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[29]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\xport[31:0][28]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar open fle[3].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][28]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][28]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][28]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 open 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][28]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[28]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[28]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\yport[31:0][24]" instance="clb[12]" mode="default">
		<inputs>
			<port name="I">open temp[21] open reset open open open open open open open open open open open open open open open open open temp[19] open temp[18] yport[19] temp[24] open $abc$2125$new_n582_ $abc$2125$new_n673_ $abc$2125$new_n570_ open $abc$2125$new_n568_ open $abc$2125$new_n583_ temp[20] $abc$2125$new_n576_ open temp[23] open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\yport[31:0][18]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[28]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][18]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][18]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][18]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][18]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[18]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[18]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n574_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[24]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n574_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n574_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n574_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n574_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n587_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n587_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n587_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n587_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 5 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n587_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][21]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar open fle[3].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][21]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][21]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][21]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 open 0 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][21]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[21]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[21]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n585_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">open open clb.I[37]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n585_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n585_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n585_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open open 0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n585_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n580_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[6].out[0]-&gt;crossbar open clb.I[33]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n580_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n580_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n580_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">open 1 open 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n580_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n581_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[34]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n581_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n581_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n581_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 3 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n581_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][24]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[25]-&gt;crossbar fle[7].out[0]-&gt;crossbar open clb.I[28]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][24]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][24]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][24]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 0 open 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][24]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[24]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[24]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\yport[31:0][23]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[5].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[37]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][23]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][23]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][23]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 3 1 2 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][23]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[23]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[23]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\yport[31:0][20]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[34]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][20]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][20]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][20]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 2 3 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][20]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[20]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[20]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\yport[31:0][26]" instance="clb[13]" mode="default">
		<inputs>
			<port name="I">temp[26] $abc$2125$new_n564_ temp[15] $abc$2125$new_n673_ temp[18] $abc$2125$new_n570_ temp[13] open open open open reset temp[14] open open open temp[16] open open open $abc$2125$new_n560_ open $abc$2125$new_n587_ $abc$2125$new_n558_ temp[25] open $abc$2125$new_n569_ open open open yport[18] open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\yport[31:0][13]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar fle[0].out[0]-&gt;crossbar open clb.I[6]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][13]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][13]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 open 2 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[13]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[13]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\yport[31:0][14]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[12]-&gt;crossbar open fle[1].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][14]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][14]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 2 open 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[14]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[14]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n562_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar open clb.I[6]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n562_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n562_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n562_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 open 0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n562_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][16]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[3]-&gt;crossbar open clb.I[16]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][16]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][16]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][16]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 4 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][16]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[16]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[16]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n589_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open fle[8].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n589_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n589_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n589_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n589_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n572_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar open open clb.I[30]-&gt;crossbar clb.I[5]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n572_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n572_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n572_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open open 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n572_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n568_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[2]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n568_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n568_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n568_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 0 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n568_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][26]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar open clb.I[3]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][26]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][26]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][26]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 open 4 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][26]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[26]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[26]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\yport[31:0][25]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar open clb.I[3]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][25]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][25]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][25]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 3 open 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][25]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[25]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[25]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\yport[31:0][15]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar open clb.I[3]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][15]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][15]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 open 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[15]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[15]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\uport[31:0][17]" instance="clb[14]" mode="default">
		<inputs>
			<port name="I">$abc$2125$new_n447_ open $abc$2125$new_n438_ $abc$2125$new_n434_ $abc$2125$new_n436_ $abc$2125$new_n429_ open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[16] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[14] $abc$2125$new_n435_ open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[13] open open open open open $abc$2125$new_n457_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[14] $abc$2125$new_n450_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[16] $abc$2125$new_n451_ reset open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[17] open $abc$2125$new_n673_ $abc$2125$new_n456_ open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\uport[31:0][13]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[3]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][13]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][13]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 0 1 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[13]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[13]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n440_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[11]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n440_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n440_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n440_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 3 5 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n440_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][14]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar fle[1].out[0]-&gt;crossbar open fle[2].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][14]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][14]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 open 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[14]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[14]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n449_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[10]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n449_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n449_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n449_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n449_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n453_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[20]-&gt;crossbar open fle[6].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n453_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n453_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n453_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 open 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n453_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][16]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar open clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][16]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][16]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][16]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 0 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][16]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[16]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[16]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n448_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[24]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[8]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n448_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n448_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n448_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 3 0 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n448_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][17]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[25]-&gt;crossbar clb.I[29]-&gt;crossbar fle[7].out[0]-&gt;crossbar open fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][17]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][17]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][17]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 0 3 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][17]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[17]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[17]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n454_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[5].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[24]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n454_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n454_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n454_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 2 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n454_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n455_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[8]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n455_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n455_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n455_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 3 0 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n455_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\yport[31:0][22]" instance="clb[15]" mode="default">
		<inputs>
			<port name="I">open yport[15] open $abc$2125$new_n572_ reset temp[22] open open open open open $abc$2125$new_n673_ open open open $abc$2125$new_n562_ open open open open $abc$2125$new_n574_ temp[20] open temp[15] temp[17] yport[20] temp[19] open temp[16] yport[16] yport[21] open open open temp[21] open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2125$new_n564_" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[1]-&gt;crossbar clb.I[23]-&gt;crossbar open clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n564_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n564_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n564_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 1 0 open 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n564_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n566_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar open open open clb.I[29]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n566_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n566_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n566_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n566_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][17]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[11]-&gt;crossbar open clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][17]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][17]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][17]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 4 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][17]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[17]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[17]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n570_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar open open open fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n570_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n570_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n570_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 open open open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n570_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n578_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[34]-&gt;crossbar open clb.I[30]-&gt;crossbar fle[8].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n578_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n578_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n578_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 0 open 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n578_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n582_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[5]-&gt;crossbar open fle[7].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n582_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n582_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n582_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">open 0 open 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n582_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n583_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar open open clb.I[5]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n583_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n583_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n583_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">1 open open 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n583_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][22]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[5]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar open fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][22]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][22]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][22]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 1 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][22]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[22]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[22]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n576_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar open open clb.I[25]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n576_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n576_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n576_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 open open 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n576_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][19]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[26]-&gt;crossbar open clb.I[4]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][19]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][19]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][19]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 open 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][19]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[19]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[19]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\uport[31:0][15]" instance="clb[16]" mode="default">
		<inputs>
			<port name="I">$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[13] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[12] open $abc$2125$new_n425_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[11] $abc$2125$new_n431_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[14] $abc$2125$new_n422_ open $abc$2125$new_n436_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[10] $abc$2125$new_n424_ open $abc$2125$new_n419_ open $abc$2125$new_n426_ open $abc$2125$new_n440_ open $abc$2125$new_n428_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[15] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[11] open $abc$2125$new_n418_ $abc$2125$new_n444_ uport[13] open open open reset $abc$2125$new_n673_ open open open open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[13] open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2125$new_n430_" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open open clb.I[11]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n430_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n430_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n430_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 open open 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n430_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n429_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[13]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n429_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n429_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n429_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 2 5 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n429_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n423_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[11]-&gt;crossbar open clb.I[15]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n423_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n423_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n423_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 3 open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n423_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][11]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[2].out[0]-&gt;crossbar open clb.I[29]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][11]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][11]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 open 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[11]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[11]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n442_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[9]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n442_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n442_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n442_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 1 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n442_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n434_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[0]-&gt;crossbar open fle[6].out[0]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n434_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n434_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n434_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 open 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n434_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n435_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[3]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n435_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n435_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n435_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 0 2 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n435_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][15]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[29]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][15]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][15]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 3 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[15]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[15]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n439_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar open clb.I[25]-&gt;crossbar open clb.I[36]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n439_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n439_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n439_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 open 1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n439_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][12]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">open open clb.I[19]-&gt;crossbar clb.I[30]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][12]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][12]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[12]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[12]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\xport[31:0][24]" instance="clb[17]" mode="default">
		<inputs>
			<port name="I">open $abc$2125$new_n640_ $abc$2125$new_n648_ dxport[23] $abc$2125$new_n655_ xport[19] open dxport[18] $abc$2125$new_n654_ reset $abc$2125$new_n642_ dxport[19] open $abc$2125$new_n673_ open open dxport[24] dxport[21] open open open dxport[20] open open open open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\xport[31:0][18]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[13]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][18]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][18]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][18]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][18]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[18]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[18]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n646_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n646_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n646_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n646_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n646_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n659_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n659_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n659_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n659_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 5 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n659_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][21]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar open fle[3].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][21]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][21]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][21]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 open 0 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][21]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[21]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[21]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n657_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">open open clb.I[3]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n657_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n657_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n657_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open open 0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n657_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n652_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[6].out[0]-&gt;crossbar open clb.I[4]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n652_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n652_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n652_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">open 1 open 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n652_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n653_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[21]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n653_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n653_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n653_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 3 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n653_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][24]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[16]-&gt;crossbar fle[7].out[0]-&gt;crossbar open clb.I[13]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][24]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][24]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][24]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 0 open 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][24]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[24]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[24]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\xport[31:0][23]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[5].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[3]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][23]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][23]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][23]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 3 1 2 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][23]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[23]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[23]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\xport[31:0][20]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[21]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][20]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][20]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][20]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 2 3 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][20]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[20]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[20]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\xport[31:0][26]" instance="clb[18]" mode="default">
		<inputs>
			<port name="I">aport[24] xport[28] aport[28] xport[27] dxport[12] $abc$2125$new_n676_ aport[26] $abc$2125$new_n358_ dxport[25] xport[30] dxport[26] xport[24] aport[12] $abc$2125$new_n368_ aport[25] $abc$2125$new_n659_ open open aport[27] open reset xport[31] aport[30] open $abc$2125$new_n628_ $abc$2125$new_n672_ open $abc$2125$new_n384_ open open xport[29] open open $abc$2125$new_n365_ aport[29] open open open open aport[31]</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open open open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\xport[31:0][12]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar open clb.I[4]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][12]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][12]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 open 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[12]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[12]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n357_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[12]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[33]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n357_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n357_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n357_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 3 2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n357_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n673_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar fle[1].out[0]-&gt;crossbar open clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n673_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n673_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n673_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 1 4 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n673_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n367_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar open clb.I[39]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n367_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n367_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n367_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">3 open 1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n367_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n661_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[8]-&gt;crossbar clb.I[15]-&gt;crossbar fle[8].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n661_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n661_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n661_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">open 0 2 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n661_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n379_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n379_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n379_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n379_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 0 2 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n379_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n378_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[18]-&gt;crossbar open clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n378_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n378_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n378_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 1 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n378_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][26]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar open clb.I[10]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][26]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][26]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][26]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 open 2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][26]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[26]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[26]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\xport[31:0][25]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar open clb.I[20]-&gt;crossbar clb.I[8]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][25]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][25]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][25]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open 1 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][25]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[25]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[25]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n377_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[22]-&gt;crossbar open clb.I[30]-&gt;crossbar clb.I[9]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n377_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n377_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n377_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 open 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n377_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\xport[31:0][22]" instance="clb[19]" mode="default">
		<inputs>
			<port name="I">dxport[16] open dxport[17] aport[22] reset $abc$2125$new_n636_ open open xport[20] dxport[22] open $abc$2125$new_n638_ open open open aport[20] open dxport[20] open open aport[21] open dxport[21] open $abc$2125$new_n375_ open aport[23] open aport[17] open $abc$2125$new_n646_ open xport[21] open $abc$2125$new_n673_ open aport[16] open xport[23] open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\xport[31:0][17]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[2]-&gt;crossbar open fle[0].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][17]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][17]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][17]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 open 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][17]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[17]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[17]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\xport[31:0][16]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar open clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][16]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][16]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][16]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 2 1 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][16]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[16]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[16]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n672_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[36]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n672_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n672_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n672_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 5 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n672_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n382_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[20]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n382_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n382_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n382_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 4 1 0 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n382_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n650_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[22]-&gt;crossbar open open open fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n650_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n650_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n650_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 open open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n650_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n654_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[9]-&gt;crossbar fle[7].out[0]-&gt;crossbar open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n654_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n654_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n654_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">open 0 1 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n654_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n655_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open clb.I[9]-&gt;crossbar fle[7].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n655_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n655_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n655_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open open open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n655_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][22]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[9]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar open fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][22]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][22]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][22]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 0 4 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][22]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[22]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[22]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n648_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open clb.I[30]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n648_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n648_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n648_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n648_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n383_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">open open clb.I[26]-&gt;crossbar clb.I[38]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n383_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n383_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n383_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n383_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\uport[31:0][9]" instance="clb[20]" mode="default">
		<inputs>
			<port name="I">open open $abc$2125$new_n673_ $abc$2125$new_n403_ open $abc$2125$new_n406_ open open open $abc$2125$new_n408_ open open open open open $abc$2125$new_n415_ open open open open reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[7] $abc$2125$new_n413_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[9] open $abc$2125$new_n405_ open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[8] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[6] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[7] open open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[9] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[6] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[8] open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\uport[31:0][7]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][7]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][7]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 5 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[7]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[7]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n409_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[25]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n409_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n409_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n409_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 5 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n409_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][6]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[34]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][6]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][6]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[6]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[6]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n404_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar fle[2].out[0]-&gt;crossbar open open clb.I[5]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n404_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n404_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n404_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 open open 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n404_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n416_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[35]-&gt;crossbar clb.I[33]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n416_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n416_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n416_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 2 0 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n416_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n412_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar open clb.I[22]-&gt;crossbar open clb.I[35]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n412_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n412_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n412_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">1 open 2 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n412_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n418_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[23]-&gt;crossbar fle[9].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n418_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n418_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n418_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 3 0 1 4 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n418_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][9]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[2]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][9]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][9]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 0 5 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[9]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[9]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\uport[31:0][8]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[20]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][8]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][8]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 2 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[8]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[8]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n411_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar fle[3].out[0]-&gt;crossbar open fle[1].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n411_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n411_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n411_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 open 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n411_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\uport[31:0][10]" instance="clb[21]" mode="default">
		<inputs>
			<port name="I">open $abc$2125$new_n397_ $abc$2125$new_n673_ $abc$2125$new_n393_ $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[10] uport[3] open uport[8] open uport[6] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[6] open $abc$2125$new_n395_ open uport[7] open uport[9] open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[8] $abc$2125$new_n399_ $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[3] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[10] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[7] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[4] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[5] $abc$2125$new_n406_ open open reset $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[9] open open open open open $abc$2125$new_n418_ open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[4]</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\uport[31:0][4]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[2]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 1 4 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[4]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[4]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n400_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[39]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n400_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n400_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n400_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 1 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n400_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][5]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar open clb.I[2]-&gt;crossbar open clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[5]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[5]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n401_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar open clb.I[26]-&gt;crossbar open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n401_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n401_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n401_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">1 open 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n401_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n419_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[31]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[17]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n419_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n419_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n419_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 5 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n419_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n424_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n424_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n424_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n424_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 0 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n424_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n420_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open open fle[7].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n420_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n420_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n420_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n420_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][10]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[23]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][10]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][10]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 2 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[10]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[10]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n413_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[24]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n413_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n413_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n413_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 1 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n413_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n405_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[3]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[39]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n405_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n405_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n405_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 0 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n405_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\uport[31:0][2]" instance="clb[22]" mode="default">
		<inputs>
			<port name="I">open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[3] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[1] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[2] open uport[4] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[4] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0] open open open open open open open open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[2] $abc$2125$new_n673_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[3] open open $abc$2125$new_n391_ open open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[0] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[1] $abc$2125$new_n386_ open open reset open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2125$new_n397_" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[7]-&gt;crossbar open fle[2].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n397_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n397_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n397_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 open 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n397_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][3]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">open open clb.I[34]-&gt;crossbar open open clb.I[25]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[3]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[3]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n393_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[11]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n393_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n393_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n393_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 1 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n393_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n396_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">open open fle[1].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n396_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n396_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n396_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">open open 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n396_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n389_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n389_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n389_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n389_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 2 1 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n389_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n388_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[28]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n388_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n388_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n388_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 1 3 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n388_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][1]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[31]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[21]-&gt;crossbar open fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 2 1 0 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[1]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[1]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\uport[31:0][2]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[20]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 5 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[2]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[2]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\uport[31:0][0]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar fle[8].out[0]-&gt;crossbar open clb.I[34]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 open 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[0]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[0]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n395_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[20]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n395_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n395_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n395_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 1 5 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n395_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\yport[31:0][1]" instance="clb[23]" mode="default">
		<inputs>
			<port name="I">temp[7] $abc$2125$new_n673_ reset open temp[1] open temp[0] open temp[6] open temp[5] open temp[4] open temp[2] open temp[3] open open open open $abc$2125$new_n531_ open open $abc$2125$new_n537_ open open yport[6] open open yport[7] open open $abc$2125$new_n541_ open open $abc$2125$new_n535_ open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2125$new_n545_" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[27]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n545_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n545_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n545_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 2 5 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n545_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][5]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[1]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[10]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 4 1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[5]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[5]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n540_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[10]-&gt;crossbar open open open fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n540_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n540_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n540_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n540_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][4]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar open open open open clb.I[36]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[4]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[4]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\yport[31:0][0]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[2]-&gt;crossbar open open clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[0]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[0]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\yport[31:0][2]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar fle[5].out[0]-&gt;crossbar open clb.I[1]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 open 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[2]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[2]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n539_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n539_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n539_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n539_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 4 5 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n539_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][1]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[4]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 4 0 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[1]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[1]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n533_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[6]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n533_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n533_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n533_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 4 0 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n533_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][3]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[8].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 3 2 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[3]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[3]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\yport[31:0][6]" instance="clb[24]" mode="default">
		<inputs>
			<port name="I">reset open temp[5] $abc$2125$new_n553_ temp[8] temp[0] open open temp[6] open temp[7] temp[9] open open temp[1] open temp[3] open open open temp[4] open yport[4] open $abc$2125$new_n539_ $abc$2125$new_n547_ yport[5] open $abc$2125$new_n533_ open yport[1] open yport[3] open yport[0] open $abc$2125$new_n545_ open $abc$2125$new_n673_ open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\yport[31:0][9]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[38]-&gt;crossbar clb.I[25]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][9]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][9]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 4 3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[9]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[9]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n552_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[36]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n552_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n552_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n552_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 5 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n552_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][8]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar open clb.I[38]-&gt;crossbar clb.I[36]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][8]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][8]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 open 4 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[8]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[8]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n535_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n535_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n535_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n535_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 4 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n535_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n541_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar open open clb.I[26]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n541_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n541_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n541_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">0 open open 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n541_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][7]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar open clb.I[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[38]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][7]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][7]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 open 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[7]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[7]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n531_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[14]-&gt;crossbar open clb.I[30]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n531_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n531_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n531_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">1 0 2 open 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n531_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][6]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[8]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[38]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][6]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][6]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 4 0 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[6]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[6]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n543_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar fle[7].out[0]-&gt;crossbar open clb.I[24]-&gt;crossbar open fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n543_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n543_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n543_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n543_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n537_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[16]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n537_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n537_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n537_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">1 3 2 4 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n537_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\xport[31:0][1]" instance="clb[25]" mode="default">
		<inputs>
			<port name="I">open dxport[7] xport[7] $abc$2125$new_n613_ dxport[6] dxport[1] open dxport[2] open dxport[4] open dxport[5] open open open dxport[0] open dxport[3] open open xport[6] open $abc$2125$new_n607_ open $abc$2125$new_n609_ open open open $abc$2125$new_n603_ open reset open open open open open $abc$2125$new_n673_ open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2125$new_n617_" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[20]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n617_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n617_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n617_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 2 5 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n617_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][5]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[36]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[11]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 4 1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[5]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[5]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n612_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[11]-&gt;crossbar open open open fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n612_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n612_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n612_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n612_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][4]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar open open open open clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[4]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[4]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\xport[31:0][0]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[30]-&gt;crossbar open open clb.I[15]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[0]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[0]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\xport[31:0][2]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar fle[5].out[0]-&gt;crossbar open clb.I[36]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 open 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[2]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[2]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n611_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n611_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n611_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n611_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 4 5 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n611_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][1]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[5]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 4 0 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[1]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[1]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n605_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[15]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n605_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n605_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n605_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 4 0 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n605_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][3]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[8].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[36]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 3 2 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[3]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[3]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\xport[31:0][6]" instance="clb[26]" mode="default">
		<inputs>
			<port name="I">dxport[7] dxport[5] open xport[2] dxport[8] xport[3] $abc$2125$new_n673_ xport[4] open dxport[6] open xport[5] open $abc$2125$new_n611_ open xport[0] open xport[1] open $abc$2125$new_n617_ $abc$2125$new_n364_ aport[8] aport[5] aport[4] $abc$2125$new_n619_ aport[3] aport[0] open reset aport[7] dxport[9] open aport[2] open $abc$2125$new_n615_ aport[9] aport[6] open aport[1] open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\xport[31:0][9]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[24]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][9]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][9]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 3 0 4 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[9]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[9]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\xport[31:0][8]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar open fle[1].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][8]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][8]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 open 0 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[8]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[8]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n359_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[20]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n359_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n359_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n359_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 0 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n359_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n363_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[26]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n363_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n363_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n363_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 0 2 1 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n363_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n613_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">open open clb.I[11]-&gt;crossbar open clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n613_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n613_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n613_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open open 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n613_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][7]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar open fle[5].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][7]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][7]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[7]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[7]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n361_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[11]-&gt;crossbar open clb.I[7]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n361_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n361_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n361_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 3 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n361_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][6]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[28]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][6]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][6]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 5 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[6]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[6]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n360_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[36]-&gt;crossbar fle[6].out[0]-&gt;crossbar open clb.I[29]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n360_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n360_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n360_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 open 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n360_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n362_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar open clb.I[25]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[5]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n362_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n362_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n362_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open 1 2 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n362_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\yport[31:0][10]" instance="clb[27]" mode="default">
		<inputs>
			<port name="I">open yport[9] open open temp[9] $abc$2125$new_n552_ open open open open open open open reset open open open open open open $abc$2125$new_n673_ open open $abc$2125$new_n547_ temp[13] temp[12] open open open open yport[13] temp[10] open open open open temp[11] open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2125$new_n549_" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n549_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n549_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n549_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">2 0 1 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n549_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n560_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar open open clb.I[24]-&gt;crossbar open clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n560_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n560_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n560_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 open open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n560_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n556_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[3].out[0]-&gt;crossbar open clb.I[36]-&gt;crossbar open fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n556_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n556_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n556_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 2 open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n556_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n551_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open clb.I[5]-&gt;crossbar open fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n551_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n551_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n551_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n551_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n553_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">open open clb.I[31]-&gt;crossbar fle[7].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n553_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n553_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n553_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">open open 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n553_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n558_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[25]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n558_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n558_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n558_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 2 3 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n558_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][12]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar open fle[6].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][12]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][12]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 open 0 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[12]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[12]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\yport[31:0][10]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[13]-&gt;crossbar fle[7].out[0]-&gt;crossbar open fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][10]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][10]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 1 0 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[10]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[10]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n554_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[7].out[0]-&gt;crossbar open clb.I[31]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n554_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n554_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n554_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">open 1 open 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n554_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][11]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[20]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[13]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][11]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][11]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 4 2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[11]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[11]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\xport[31:0][10]" instance="clb[28]" mode="default">
		<inputs>
			<port name="I">open $abc$2125$new_n621_ $abc$2125$new_n623_ dxport[15] dxport[8] xport[12] open $abc$2125$new_n641_ dxport[12] xport[8] dxport[13] $abc$2125$new_n673_ open xport[16] open dxport[9] dxport[14] open open $abc$2125$new_n626_ dxport[16] $abc$2125$new_n617_ dxport[11] open dxport[10] $abc$2125$new_n632_ open xport[9] open open reset open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\xport[31:0][15]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open fle[9].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][15]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][15]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 open 3 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[15]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[15]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n640_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[13]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n640_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n640_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n640_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 2 5 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n640_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][14]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[16]-&gt;crossbar open clb.I[25]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][14]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][14]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 2 open 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[14]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[14]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\xport[31:0][13]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar open fle[3].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][13]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][13]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[13]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[13]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n625_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">open open clb.I[24]-&gt;crossbar fle[7].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n625_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n625_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n625_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">open open 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n625_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n630_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[5]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n630_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n630_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n630_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 4 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n630_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][11]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar fle[6].out[0]-&gt;crossbar open clb.I[2]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][11]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][11]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 open 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[11]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[11]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\xport[31:0][10]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[24]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][10]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][10]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">1 2 0 4 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[10]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[10]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n624_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[27]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n624_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n624_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n624_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n624_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n634_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[16]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n634_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n634_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n634_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">1 0 2 3 4 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n634_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\xport[31:0][19]" instance="clb[29]" mode="default">
		<inputs>
			<port name="I">xport[20] aport[19] open xport[25] dxport[17] xport[26] $abc$2125$new_n673_ aport[24] xport[18] aport[16] xport[24] aport[20] aport[18] aport[27] reset aport[28] aport[17] aport[21] open aport[26] aport[23] xport[22] dxport[19] aport[22] xport[28] $abc$2125$new_n675_ open xport[21] aport[25] dxport[18] xport[27] open open xport[23] open xport[16] open $abc$2125$new_n640_ open xport[17]</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2125$new_n674_" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n674_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n674_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n674_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 1 0 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n674_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n676_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n676_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n676_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n676_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 3 2 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n676_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n368_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[20]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n368_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n368_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n368_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 1 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n368_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n376_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[7].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[8]-&gt;crossbar open clb.I[12]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n376_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n376_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n376_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 3 2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n376_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n644_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[29]-&gt;crossbar open open clb.I[8]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n644_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n644_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n644_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 open open 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n644_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n375_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar open clb.I[12]-&gt;crossbar open clb.I[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n375_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n375_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n375_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 open 2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n375_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n374_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[39]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[35]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n374_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n374_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n374_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">4 2 3 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n374_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][19]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar open clb.I[14]-&gt;crossbar clb.I[6]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][19]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][19]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][19]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 open 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][19]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[19]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[19]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2125$new_n642_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open clb.I[39]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n642_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n642_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n642_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open open open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n642_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n373_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[11]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n373_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n373_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n373_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 4 1 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n373_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$2125$new_n431_" instance="clb[30]" mode="default">
		<inputs>
			<port name="I">$abc$2125$new_n419_ $abc$2125$new_n430_ $abc$2125$new_n418_ $abc$2125$new_n439_ uport[14] $abc$2125$new_n429_ $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[10] $abc$2125$new_n434_ $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[14] $abc$2125$new_n423_ $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[11] $abc$2125$new_n442_ $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[13] uport[11] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[12] $abc$2125$new_n424_ open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[10] open $abc$2125$new_n435_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[12] open $abc$2125$new_n444_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[15] uport[10] open open open uport[13] open uport[12] open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$abc$2125$new_n445_" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n445_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n445_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n445_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 1 2 3 4 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n445_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n447_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[22]-&gt;crossbar open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n447_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n447_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n447_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">0 2 1 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n447_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n426_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar open open clb.I[10]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n426_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n426_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n426_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">1 open open 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n426_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n438_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[7]-&gt;crossbar open open clb.I[5]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n438_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n438_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n438_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 open open 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n438_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n432_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar open clb.I[30]-&gt;crossbar open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n432_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n432_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n432_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">0 open 1 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n432_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n436_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[10]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n436_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n436_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n436_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 5 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n436_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n428_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar open fle[9].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n428_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n428_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n428_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 0 1 open 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n428_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n431_" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[10]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n431_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n431_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n431_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 0 2 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n431_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n425_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar open open clb.I[6]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n425_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n425_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n425_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">0 open open 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n425_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n422_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[2]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[17]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n422_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n422_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n422_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">open 2 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n422_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$2125$new_n460_" instance="clb[31]" mode="default">
		<inputs>
			<port name="I">$abc$2125$new_n477_ uport[19] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[23] $abc$2125$new_n485_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[17] $abc$2125$new_n481_ open uport[18] uport[23] uport[20] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[16] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[18] open open open uport[21] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[22] open open uport[22] open uport[16] uport[15] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[17] $abc$2125$new_n449_ open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[21] open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[23] uport[17] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[15] open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[20] open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[19]</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$abc$2125$new_n456_" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open open clb.I[24]-&gt;crossbar clb.I[31]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n456_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n456_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n456_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n456_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n457_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[10]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n457_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n457_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n457_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n457_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n472_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">open open clb.I[36]-&gt;crossbar open open clb.I[9]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n472_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n472_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n472_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n472_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n451_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[23]-&gt;crossbar open open clb.I[33]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n451_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n451_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n451_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 1 open open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n451_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n471_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[11]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n471_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n471_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n471_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n471_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n491_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar open clb.I[30]-&gt;crossbar open clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n491_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n491_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n491_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 open 0 open 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n491_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n487_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[2]-&gt;crossbar open clb.I[8]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n487_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n487_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n487_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">3 1 0 open 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n487_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n460_" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[10]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[31]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n460_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n460_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n460_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 2 1 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n460_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n488_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[15]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n488_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n488_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n488_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 5 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n488_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n490_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar open open clb.I[3]-&gt;crossbar clb.I[5]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n490_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n490_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n490_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open open 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n490_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$2125$new_n403_" instance="clb[32]" mode="default">
		<inputs>
			<port name="I">$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[2] $abc$2125$new_n404_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[3] $abc$2125$new_n393_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[6] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[31] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[8] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[0] $abc$2125$new_n412_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[4] reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[31] uport[0] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[5] uport[1] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[1] $abc$2125$new_n411_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[5] $abc$2125$new_n673_ uport[3] $abc$2125$new_n400_ $abc$2125$new_n397_ uport[31] open $abc$2125$new_n395_ open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[3] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[1] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0] open open open uport[5] $abc$2125$new_n389_ open open $abc$2125$new_n388_ open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$abc$2125$new_n527_" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[19]-&gt;crossbar open clb.I[11]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n527_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n527_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n527_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">2 1 open 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n527_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n526_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[5]-&gt;crossbar open open open clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n526_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n526_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n526_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 open open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n526_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n391_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[2]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n391_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n391_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n391_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n391_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n392_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar open clb.I[34]-&gt;crossbar open open clb.I[37]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n392_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n392_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n392_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open 1 open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n392_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n408_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[4]-&gt;crossbar open clb.I[1]-&gt;crossbar open fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n408_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n408_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n408_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 open 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n408_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n415_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[9]-&gt;crossbar open open clb.I[17]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n415_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n415_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n415_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 open open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n415_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n406_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar open open clb.I[33]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n406_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n406_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n406_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">1 open open 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n406_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n403_" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[18]-&gt;crossbar open clb.I[10]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n403_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n403_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n403_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 open 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n403_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n399_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n399_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n399_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n399_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">3 4 1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n399_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n386_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n386_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n386_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n386_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 2 0 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n386_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$2125$new_n475_" instance="clb[33]" mode="default">
		<inputs>
			<port name="I">$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[22] $abc$2125$new_n469_ open $abc$2125$new_n473_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[20] $abc$2125$new_n461_ uport[27] uport[22] open $abc$2125$new_n457_ uport[25] open uport[29] $abc$2125$new_n464_ open $abc$2125$new_n459_ open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[29] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[20] open uport[15] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[27] open uport[20] open open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[25] open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[15] open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$abc$2125$new_n508_" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar open clb.I[22]-&gt;crossbar open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n508_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n508_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n508_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">1 open 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n508_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n502_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar open clb.I[28]-&gt;crossbar open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n502_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n502_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n502_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">1 open 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n502_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n503_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[28]-&gt;crossbar clb.I[10]-&gt;crossbar open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n503_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n503_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n503_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">open 1 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n503_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n518_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar open open clb.I[18]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n518_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n518_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n518_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">1 open open 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n518_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n468_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">open open clb.I[1]-&gt;crossbar open open clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n468_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n468_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n468_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n468_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n450_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">open open clb.I[21]-&gt;crossbar open open clb.I[31]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n450_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n450_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n450_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n450_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n483_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[7]-&gt;crossbar open open open clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n483_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n483_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n483_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 open open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n483_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n475_" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n475_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n475_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n475_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n475_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n463_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[9]-&gt;crossbar clb.I[15]-&gt;crossbar open clb.I[5]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n463_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n463_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n463_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 2 1 open 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n463_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n477_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[19]-&gt;crossbar open clb.I[24]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n477_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n477_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n477_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">open 1 open 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n477_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$2125$new_n607_" instance="clb[34]" mode="default">
		<inputs>
			<port name="I">xport[8] aport[10] $abc$2125$new_n617_ dxport[9] xport[7] $abc$2125$new_n624_ $abc$2125$new_n613_ xport[11] dxport[0] $abc$2125$new_n673_ aport[7] xport[10] open aport[11] open xport[0] dxport[8] open open open dxport[6] dxport[1] open $abc$2125$new_n605_ xport[4] xport[1] open $abc$2125$new_n611_ open dxport[4] dxport[10] $abc$2125$new_n359_ open xport[6] open xport[3] open xport[9] open dxport[3]</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$abc$2125$new_n623_" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[5]-&gt;crossbar open open open fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n623_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n623_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n623_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 open open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n623_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n626_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">open open clb.I[11]-&gt;crossbar open open clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n626_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n626_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n626_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n626_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n358_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n358_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n358_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n358_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">4 0 2 3 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n358_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n603_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar open clb.I[8]-&gt;crossbar open clb.I[25]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n603_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n603_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n603_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 open 1 open 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n603_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n609_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[39]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[23]-&gt;crossbar open clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n609_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n609_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n609_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 4 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n609_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n619_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar open clb.I[16]-&gt;crossbar clb.I[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n619_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n619_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n619_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">2 open 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n619_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n621_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open clb.I[3]-&gt;crossbar clb.I[37]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n621_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n621_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n621_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n621_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n607_" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[35]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n607_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n607_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n607_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n607_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n615_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[6]-&gt;crossbar open clb.I[27]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n615_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n615_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n615_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">3 0 open 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n615_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n364_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">open open clb.I[10]-&gt;crossbar open clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n364_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n364_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n364_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open open 0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n364_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$2125$new_n569_" instance="clb[35]" mode="default">
		<inputs>
			<port name="I">open open open open yport[17] open open open open open open open open open open open open open open open open temp[17] open open open open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open fle[7].out[0]-&gt;clbouts1 open open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="$abc$2125$new_n569_" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[4]-&gt;crossbar open open clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n569_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n569_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n569_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 1 open open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n569_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="$abc$2125$new_n636_" instance="clb[36]" mode="default">
		<inputs>
			<port name="I">aport[13] $abc$2125$new_n630_ open aport[31] aport[12] aport[30] xport[13] $abc$2125$new_n634_ aport[15] $abc$2125$new_n623_ open xport[16] aport[29] xport[14] dxport[11] xport[31] open aport[14] dxport[13] xport[17] xport[15] open xport[30] dxport[17] xport[12] open open dxport[16] open dxport[15] xport[11] open open open open xport[29] open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="$abc$2125$new_n641_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[23]-&gt;crossbar clb.I[19]-&gt;crossbar open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n641_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n641_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n641_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">open 0 1 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n641_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n675_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n675_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n675_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n675_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 4 1 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n675_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n628_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar open open clb.I[9]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n628_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n628_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n628_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 open open 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n628_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n638_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">open open clb.I[27]-&gt;crossbar clb.I[11]-&gt;crossbar open fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n638_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n638_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n638_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n638_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n366_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar open clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar open clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n366_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n366_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n366_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open 3 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n366_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n365_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n365_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n365_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n365_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 1 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n365_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n636_" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar open open clb.I[7]-&gt;crossbar open clb.I[29]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n636_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n636_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n636_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open open 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n636_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n384_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[8]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n384_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n384_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n384_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n384_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2125$new_n632_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar open open open clb.I[6]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n632_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n632_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n632_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open open open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n632_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$2125$new_n547_" instance="clb[37]" mode="default">
		<inputs>
			<port name="I">open open open open temp[8] open open open open open open open open open open open open open open open open $abc$2125$new_n545_ open yport[8] open open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open fle[7].out[0]-&gt;clbouts1 open open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="$abc$2125$new_n547_" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[23]-&gt;crossbar clb.I[4]-&gt;crossbar open clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2125$new_n547_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2125$new_n547_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2125$new_n547_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 1 0 open 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2125$new_n547_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="$false" instance="clb[38]" mode="default">
		<inputs>
			<port name="I">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open fle[7].out[0]-&gt;clbouts1 open open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="$false" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$false" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$false" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$false" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">$false</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="$true" instance="clb[39]" mode="default">
		<inputs>
			<port name="I">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open fle[7].out[0]-&gt;clbouts1 open open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="$true" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$true" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$true" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$true" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">$true</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="out:xport[0]" instance="io[40]" mode="outpad">
		<inputs>
			<port name="outpad">xport[0]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[1]" instance="io[41]" mode="outpad">
		<inputs>
			<port name="outpad">xport[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[2]" instance="io[42]" mode="outpad">
		<inputs>
			<port name="outpad">xport[2]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[2]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[3]" instance="io[43]" mode="outpad">
		<inputs>
			<port name="outpad">xport[3]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[3]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[4]" instance="io[44]" mode="outpad">
		<inputs>
			<port name="outpad">xport[4]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[4]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[5]" instance="io[45]" mode="outpad">
		<inputs>
			<port name="outpad">xport[5]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[5]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[6]" instance="io[46]" mode="outpad">
		<inputs>
			<port name="outpad">xport[6]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[6]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[7]" instance="io[47]" mode="outpad">
		<inputs>
			<port name="outpad">xport[7]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[7]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[8]" instance="io[48]" mode="outpad">
		<inputs>
			<port name="outpad">xport[8]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[8]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[9]" instance="io[49]" mode="outpad">
		<inputs>
			<port name="outpad">xport[9]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[9]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[10]" instance="io[50]" mode="outpad">
		<inputs>
			<port name="outpad">xport[10]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[10]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[11]" instance="io[51]" mode="outpad">
		<inputs>
			<port name="outpad">xport[11]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[11]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[12]" instance="io[52]" mode="outpad">
		<inputs>
			<port name="outpad">xport[12]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[12]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[13]" instance="io[53]" mode="outpad">
		<inputs>
			<port name="outpad">xport[13]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[13]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[14]" instance="io[54]" mode="outpad">
		<inputs>
			<port name="outpad">xport[14]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[14]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[15]" instance="io[55]" mode="outpad">
		<inputs>
			<port name="outpad">xport[15]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[15]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[16]" instance="io[56]" mode="outpad">
		<inputs>
			<port name="outpad">xport[16]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[16]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[17]" instance="io[57]" mode="outpad">
		<inputs>
			<port name="outpad">xport[17]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[17]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[18]" instance="io[58]" mode="outpad">
		<inputs>
			<port name="outpad">xport[18]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[18]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[19]" instance="io[59]" mode="outpad">
		<inputs>
			<port name="outpad">xport[19]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[19]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[20]" instance="io[60]" mode="outpad">
		<inputs>
			<port name="outpad">xport[20]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[20]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[21]" instance="io[61]" mode="outpad">
		<inputs>
			<port name="outpad">xport[21]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[21]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[22]" instance="io[62]" mode="outpad">
		<inputs>
			<port name="outpad">xport[22]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[22]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[23]" instance="io[63]" mode="outpad">
		<inputs>
			<port name="outpad">xport[23]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[23]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[24]" instance="io[64]" mode="outpad">
		<inputs>
			<port name="outpad">xport[24]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[24]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[25]" instance="io[65]" mode="outpad">
		<inputs>
			<port name="outpad">xport[25]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[25]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[26]" instance="io[66]" mode="outpad">
		<inputs>
			<port name="outpad">xport[26]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[26]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[27]" instance="io[67]" mode="outpad">
		<inputs>
			<port name="outpad">xport[27]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[27]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[28]" instance="io[68]" mode="outpad">
		<inputs>
			<port name="outpad">xport[28]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[28]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[29]" instance="io[69]" mode="outpad">
		<inputs>
			<port name="outpad">xport[29]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[29]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[30]" instance="io[70]" mode="outpad">
		<inputs>
			<port name="outpad">xport[30]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[30]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[31]" instance="io[71]" mode="outpad">
		<inputs>
			<port name="outpad">xport[31]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[31]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[0]" instance="io[72]" mode="outpad">
		<inputs>
			<port name="outpad">yport[0]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[1]" instance="io[73]" mode="outpad">
		<inputs>
			<port name="outpad">yport[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[2]" instance="io[74]" mode="outpad">
		<inputs>
			<port name="outpad">yport[2]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[2]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[3]" instance="io[75]" mode="outpad">
		<inputs>
			<port name="outpad">yport[3]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[3]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[4]" instance="io[76]" mode="outpad">
		<inputs>
			<port name="outpad">yport[4]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[4]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[5]" instance="io[77]" mode="outpad">
		<inputs>
			<port name="outpad">yport[5]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[5]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[6]" instance="io[78]" mode="outpad">
		<inputs>
			<port name="outpad">yport[6]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[6]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[7]" instance="io[79]" mode="outpad">
		<inputs>
			<port name="outpad">yport[7]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[7]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[8]" instance="io[80]" mode="outpad">
		<inputs>
			<port name="outpad">yport[8]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[8]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[9]" instance="io[81]" mode="outpad">
		<inputs>
			<port name="outpad">yport[9]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[9]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[10]" instance="io[82]" mode="outpad">
		<inputs>
			<port name="outpad">yport[10]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[10]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[11]" instance="io[83]" mode="outpad">
		<inputs>
			<port name="outpad">yport[11]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[11]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[12]" instance="io[84]" mode="outpad">
		<inputs>
			<port name="outpad">yport[12]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[12]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[13]" instance="io[85]" mode="outpad">
		<inputs>
			<port name="outpad">yport[13]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[13]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[14]" instance="io[86]" mode="outpad">
		<inputs>
			<port name="outpad">yport[14]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[14]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[15]" instance="io[87]" mode="outpad">
		<inputs>
			<port name="outpad">yport[15]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[15]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[16]" instance="io[88]" mode="outpad">
		<inputs>
			<port name="outpad">yport[16]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[16]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[17]" instance="io[89]" mode="outpad">
		<inputs>
			<port name="outpad">yport[17]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[17]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[18]" instance="io[90]" mode="outpad">
		<inputs>
			<port name="outpad">yport[18]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[18]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[19]" instance="io[91]" mode="outpad">
		<inputs>
			<port name="outpad">yport[19]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[19]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[20]" instance="io[92]" mode="outpad">
		<inputs>
			<port name="outpad">yport[20]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[20]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[21]" instance="io[93]" mode="outpad">
		<inputs>
			<port name="outpad">yport[21]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[21]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[22]" instance="io[94]" mode="outpad">
		<inputs>
			<port name="outpad">yport[22]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[22]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[23]" instance="io[95]" mode="outpad">
		<inputs>
			<port name="outpad">yport[23]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[23]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[24]" instance="io[96]" mode="outpad">
		<inputs>
			<port name="outpad">yport[24]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[24]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[25]" instance="io[97]" mode="outpad">
		<inputs>
			<port name="outpad">yport[25]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[25]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[26]" instance="io[98]" mode="outpad">
		<inputs>
			<port name="outpad">yport[26]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[26]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[27]" instance="io[99]" mode="outpad">
		<inputs>
			<port name="outpad">yport[27]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[27]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[28]" instance="io[100]" mode="outpad">
		<inputs>
			<port name="outpad">yport[28]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[28]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[29]" instance="io[101]" mode="outpad">
		<inputs>
			<port name="outpad">yport[29]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[29]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[30]" instance="io[102]" mode="outpad">
		<inputs>
			<port name="outpad">yport[30]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[30]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[31]" instance="io[103]" mode="outpad">
		<inputs>
			<port name="outpad">yport[31]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[31]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[0]" instance="io[104]" mode="outpad">
		<inputs>
			<port name="outpad">uport[0]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[1]" instance="io[105]" mode="outpad">
		<inputs>
			<port name="outpad">uport[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[2]" instance="io[106]" mode="outpad">
		<inputs>
			<port name="outpad">uport[2]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[2]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[3]" instance="io[107]" mode="outpad">
		<inputs>
			<port name="outpad">uport[3]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[3]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[4]" instance="io[108]" mode="outpad">
		<inputs>
			<port name="outpad">uport[4]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[4]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[5]" instance="io[109]" mode="outpad">
		<inputs>
			<port name="outpad">uport[5]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[5]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[6]" instance="io[110]" mode="outpad">
		<inputs>
			<port name="outpad">uport[6]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[6]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[7]" instance="io[111]" mode="outpad">
		<inputs>
			<port name="outpad">uport[7]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[7]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[8]" instance="io[112]" mode="outpad">
		<inputs>
			<port name="outpad">uport[8]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[8]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[9]" instance="io[113]" mode="outpad">
		<inputs>
			<port name="outpad">uport[9]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[9]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[10]" instance="io[114]" mode="outpad">
		<inputs>
			<port name="outpad">uport[10]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[10]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[11]" instance="io[115]" mode="outpad">
		<inputs>
			<port name="outpad">uport[11]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[11]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[12]" instance="io[116]" mode="outpad">
		<inputs>
			<port name="outpad">uport[12]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[12]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[13]" instance="io[117]" mode="outpad">
		<inputs>
			<port name="outpad">uport[13]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[13]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[14]" instance="io[118]" mode="outpad">
		<inputs>
			<port name="outpad">uport[14]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[14]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[15]" instance="io[119]" mode="outpad">
		<inputs>
			<port name="outpad">uport[15]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[15]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[16]" instance="io[120]" mode="outpad">
		<inputs>
			<port name="outpad">uport[16]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[16]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[17]" instance="io[121]" mode="outpad">
		<inputs>
			<port name="outpad">uport[17]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[17]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[18]" instance="io[122]" mode="outpad">
		<inputs>
			<port name="outpad">uport[18]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[18]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[19]" instance="io[123]" mode="outpad">
		<inputs>
			<port name="outpad">uport[19]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[19]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[20]" instance="io[124]" mode="outpad">
		<inputs>
			<port name="outpad">uport[20]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[20]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[21]" instance="io[125]" mode="outpad">
		<inputs>
			<port name="outpad">uport[21]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[21]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[22]" instance="io[126]" mode="outpad">
		<inputs>
			<port name="outpad">uport[22]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[22]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[23]" instance="io[127]" mode="outpad">
		<inputs>
			<port name="outpad">uport[23]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[23]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[24]" instance="io[128]" mode="outpad">
		<inputs>
			<port name="outpad">uport[24]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[24]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[25]" instance="io[129]" mode="outpad">
		<inputs>
			<port name="outpad">uport[25]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[25]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[26]" instance="io[130]" mode="outpad">
		<inputs>
			<port name="outpad">uport[26]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[26]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[27]" instance="io[131]" mode="outpad">
		<inputs>
			<port name="outpad">uport[27]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[27]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[28]" instance="io[132]" mode="outpad">
		<inputs>
			<port name="outpad">uport[28]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[28]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[29]" instance="io[133]" mode="outpad">
		<inputs>
			<port name="outpad">uport[29]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[29]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[30]" instance="io[134]" mode="outpad">
		<inputs>
			<port name="outpad">uport[30]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[30]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[31]" instance="io[135]" mode="outpad">
		<inputs>
			<port name="outpad">uport[31]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[31]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="aport[0]" instance="io[136]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[1]" instance="io[137]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[2]" instance="io[138]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[3]" instance="io[139]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[3]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[3]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[4]" instance="io[140]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[4]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[4]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[5]" instance="io[141]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[5]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[5]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[6]" instance="io[142]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[6]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[6]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[7]" instance="io[143]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[7]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[7]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[8]" instance="io[144]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[8]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[8]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[9]" instance="io[145]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[9]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[9]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[10]" instance="io[146]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[10]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[10]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[11]" instance="io[147]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[11]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[11]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[12]" instance="io[148]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[12]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[12]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[13]" instance="io[149]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[13]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[13]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[14]" instance="io[150]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[14]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[14]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[15]" instance="io[151]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[15]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[15]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[16]" instance="io[152]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[16]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[16]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[17]" instance="io[153]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[17]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[17]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[18]" instance="io[154]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[18]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[18]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[19]" instance="io[155]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[19]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[19]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[20]" instance="io[156]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[20]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[20]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[21]" instance="io[157]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[21]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[21]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[22]" instance="io[158]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[22]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[22]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[23]" instance="io[159]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[23]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[23]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[24]" instance="io[160]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[24]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[24]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[25]" instance="io[161]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[25]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[25]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[26]" instance="io[162]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[26]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[26]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[27]" instance="io[163]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[27]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[27]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[28]" instance="io[164]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[28]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[28]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[29]" instance="io[165]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[29]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[29]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[30]" instance="io[166]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[30]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[30]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[31]" instance="io[167]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[31]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[31]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[0]" instance="io[168]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[1]" instance="io[169]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[2]" instance="io[170]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[3]" instance="io[171]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[3]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[3]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[4]" instance="io[172]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[4]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[4]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[5]" instance="io[173]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[5]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[5]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[6]" instance="io[174]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[6]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[6]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[7]" instance="io[175]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[7]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[7]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[8]" instance="io[176]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[8]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[8]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[9]" instance="io[177]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[9]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[9]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[10]" instance="io[178]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[10]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[10]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[11]" instance="io[179]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[11]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[11]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[12]" instance="io[180]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[12]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[12]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[13]" instance="io[181]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[13]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[13]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[14]" instance="io[182]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[14]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[14]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[15]" instance="io[183]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[15]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[15]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[16]" instance="io[184]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[16]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[16]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[17]" instance="io[185]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[17]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[17]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[18]" instance="io[186]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[18]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[18]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[19]" instance="io[187]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[19]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[19]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[20]" instance="io[188]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[20]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[20]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[21]" instance="io[189]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[21]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[21]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[22]" instance="io[190]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[22]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[22]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[23]" instance="io[191]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[23]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[23]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[24]" instance="io[192]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[24]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[24]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[25]" instance="io[193]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[25]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[25]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[26]" instance="io[194]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[26]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[26]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[27]" instance="io[195]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[27]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[27]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[28]" instance="io[196]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[28]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[28]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[29]" instance="io[197]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[29]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[29]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[30]" instance="io[198]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[30]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[30]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[31]" instance="io[199]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[31]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[31]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="clk" instance="io[200]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="clk" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">clk</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="reset" instance="io[201]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="reset" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">reset</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
