#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb 22 21:21:23 2021
# Process ID: 11083
# Current directory: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20
# Command line: vivado
# Log file: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/vivado.log
# Journal file: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_dongwon_ram.tcl
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb_dongwon_ram/u_dongwon_cache/cache_line}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb_dongwon_ram/c_in_data}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb_dongwon_ram/pc_restart}} 
restart
run all
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb_dongwon_ram/u_dongwon_ram/ram}} 
restart
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb_dongwon_ram/u_dongwon_cache/we}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb_dongwon_ram/state_of_cache}} 
current_wave_config {Untitled 1}
add_wave {{/tb_dongwon_ram/u_dongwon_cache/index}} 
relaunch_sim
relaunch_sim
relaunch_sim
add_bp {/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v} 86
remove_bps -file {/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v} -line 86
add_bp {/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v} 87
add_bp {/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v} 88
remove_bps -file {/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v} -line 87
run all
relaunch_sim
run 50 us
relaunch_sim
relaunch_sim
remove_bps -file {/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v} -line 88
run all
restart
run all
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb_dongwon_ram/r_in_data}} 
relaunch_sim
relaunch_sim
