/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [11:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [18:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [16:0] celloutsig_0_6z;
  reg [3:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [10:0] celloutsig_1_0z;
  wire [27:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = !(celloutsig_1_16z ? celloutsig_1_6z[1] : celloutsig_1_1z);
  assign celloutsig_1_4z = ~celloutsig_1_1z;
  assign celloutsig_1_7z = ~celloutsig_1_2z;
  assign celloutsig_1_16z = celloutsig_1_12z[8] ^ celloutsig_1_8z[6];
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 4'h0;
    else _00_ <= celloutsig_0_8z[7:4];
  assign celloutsig_0_1z = in_data[10:7] & in_data[60:57];
  assign celloutsig_1_9z = celloutsig_1_6z[11:9] & { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z } == in_data[81:65];
  assign celloutsig_1_1z = in_data[148:146] == celloutsig_1_0z[8:6];
  assign celloutsig_1_2z = { in_data[159:156], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } && in_data[174:157];
  assign celloutsig_0_2z = { in_data[83:70], celloutsig_0_0z } && in_data[92:78];
  assign celloutsig_0_5z = { celloutsig_0_3z[4], celloutsig_0_4z, celloutsig_0_0z } % { 1'h1, celloutsig_0_3z[5:4] };
  assign celloutsig_1_0z = in_data[177:167] % { 1'h1, in_data[135:126] };
  assign celloutsig_0_3z = celloutsig_0_2z ? in_data[20:12] : in_data[81:73];
  assign celloutsig_0_10z = _00_[0] ? { celloutsig_0_1z[3:2], celloutsig_0_4z } : celloutsig_0_7z[3:1];
  assign celloutsig_0_12z = celloutsig_0_6z[5] ? { celloutsig_0_6z[9:6], 1'h1, celloutsig_0_6z[4:2], _00_ } : { celloutsig_0_1z[1], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_15z = celloutsig_0_8z[7] ? { in_data[67:63], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_14z } : { celloutsig_0_6z[10:1], celloutsig_0_3z };
  assign celloutsig_0_16z = celloutsig_0_4z ? { celloutsig_0_13z[1:0], 1'h1 } : celloutsig_0_8z[4:2];
  assign celloutsig_1_8z[12:1] = celloutsig_1_2z ? { in_data[121:113], celloutsig_1_4z, celloutsig_1_7z, 1'h1 } : in_data[111:100];
  assign celloutsig_1_12z = in_data[153] ? { in_data[114], celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_6z, celloutsig_1_0z } : { celloutsig_1_6z[12:2], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_8z = - { celloutsig_0_7z[2], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_13z = celloutsig_0_3z[7:5] | { in_data[19:18], celloutsig_0_0z };
  assign celloutsig_0_14z = & { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_6z = { in_data[82:76], celloutsig_0_3z, celloutsig_0_2z } >> { in_data[29:19], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z } >> { celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_0z };
  assign celloutsig_0_0z = ~((in_data[76] & in_data[75]) | in_data[15]);
  assign celloutsig_1_18z = ~((celloutsig_1_3z[2] & celloutsig_1_4z) | celloutsig_1_4z);
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_2z) | celloutsig_1_1z);
  always_latch
    if (clkin_data[32]) celloutsig_0_7z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_7z = celloutsig_0_6z[9:6];
  assign celloutsig_1_3z[2] = ~ celloutsig_1_2z;
  assign celloutsig_1_3z[1:0] = { celloutsig_1_3z[2], celloutsig_1_3z[2] };
  assign celloutsig_1_8z[0] = celloutsig_1_7z;
  assign { out_data[128], out_data[96], out_data[50:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
