// Seed: 431325353
`timescale 1ps / 1ps `timescale 1ps / 1 ps
`define pp_3 0
module module_0 (
    input  id_0,
    output id_1,
    input  id_2
);
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  always @(posedge 1) id_1 <= id_0.id_1;
endmodule
`define pp_4 0
