{
    "fileIDs": {
        "1": "/nfs_project/gemini/DV/usmanqadir/ring_counter_1ge100_es1/ring_counter.v"
    },
    "hierTree": [
        {
            "file": "1",
            "language": "Verilog 2000",
            "line": 33,
            "ports": [
                {
                    "direction": "Input",
                    "name": "clock0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "lr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "out",
                    "range": {
                        "lsb": 0,
                        "msb": 279
                    },
                    "type": "REG"
                }
            ],
            "topModule": "ring_counter"
        }
    ],
    "modules": null
}
