m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FPGA/FPGA_text/17_top_595/quartus_prj/simulation/modelsim
T_opt
Z1 !s110 1675076237
Vz7l4<;eRl`JD7I2c=jFX^2
04 10 4 work tb_top_595 fast 0
=1-f80dac57e236-63d7a28d-298-2d98
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;10.5;63
vbcd_8421
R1
!i10b 1
!s100 Q;A55g?2;8A?6>jY:0YCn1
IoBBmCYTo725^]_Q@2O0iK1
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1675059671
8D:/FPGA/FPGA_text/17_top_595/rtl/bcd_8421.v
FD:/FPGA/FPGA_text/17_top_595/rtl/bcd_8421.v
L0 1
Z4 OL;L;10.5;63
r1
!s85 0
31
Z5 !s108 1675076237.000000
!s107 D:/FPGA/FPGA_text/17_top_595/rtl/bcd_8421.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA_text/17_top_595/rtl|D:/FPGA/FPGA_text/17_top_595/rtl/bcd_8421.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 !s92 -vlog01compat -work work +incdir+D:/FPGA/FPGA_text/17_top_595/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vdata_gen
R1
!i10b 1
!s100 HURIaTf_COYWd3Y8zC0m;3
INT^=7JS:0fc`EhK3NNcnQ3
R3
R0
w1675059650
8D:/FPGA/FPGA_text/17_top_595/rtl/data_gen.v
FD:/FPGA/FPGA_text/17_top_595/rtl/data_gen.v
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/FPGA_text/17_top_595/rtl/data_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA_text/17_top_595/rtl|D:/FPGA/FPGA_text/17_top_595/rtl/data_gen.v|
!i113 0
R6
R7
R2
vhc_595_ctrl
Z8 !s110 1675076236
!i10b 1
!s100 ngZ7l[N7a^SLS3:L?0KmS1
I1R?[GP[k[43Pf<b5jfKiG1
R3
R0
w1674899617
8D:/FPGA/FPGA_text/17_top_595/rtl/hc_595_ctrl.v
FD:/FPGA/FPGA_text/17_top_595/rtl/hc_595_ctrl.v
L0 1
R4
r1
!s85 0
31
Z9 !s108 1675076236.000000
!s107 D:/FPGA/FPGA_text/17_top_595/rtl/hc_595_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA_text/17_top_595/rtl|D:/FPGA/FPGA_text/17_top_595/rtl/hc_595_ctrl.v|
!i113 0
R6
R7
R2
vseg_595_dynamic
R8
!i10b 1
!s100 :HChTNQc6C>lGgOcOQ9B72
IC;P<X3dhM[kJKhd9:2m<n1
R3
R0
w1675075353
8D:/FPGA/FPGA_text/17_top_595/rtl/seg_595_dynamic.v
FD:/FPGA/FPGA_text/17_top_595/rtl/seg_595_dynamic.v
L0 1
R4
r1
!s85 0
31
R9
!s107 D:/FPGA/FPGA_text/17_top_595/rtl/seg_595_dynamic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA_text/17_top_595/rtl|D:/FPGA/FPGA_text/17_top_595/rtl/seg_595_dynamic.v|
!i113 0
R6
R7
R2
vseg_dynamic
R8
!i10b 1
!s100 ccUJJ26<@l;VSnlFf@5mS3
I`?:MJ::]oNnYEAOzl<K@i3
R3
R0
w1675070034
8D:/FPGA/FPGA_text/17_top_595/rtl/seg_dynamic.v
FD:/FPGA/FPGA_text/17_top_595/rtl/seg_dynamic.v
L0 1
R4
r1
!s85 0
31
R9
!s107 D:/FPGA/FPGA_text/17_top_595/rtl/seg_dynamic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA_text/17_top_595/rtl|D:/FPGA/FPGA_text/17_top_595/rtl/seg_dynamic.v|
!i113 0
R6
R7
R2
vtb_top_595
R1
!i10b 1
!s100 E9e^gg[QR09Y6IDHSKKKh0
IhhdiE0E:JOF_QA9EzzcB32
R3
R0
w1675076192
8D:/FPGA/FPGA_text/17_top_595/quartus_prj/../sim/tb_top_595.v
FD:/FPGA/FPGA_text/17_top_595/quartus_prj/../sim/tb_top_595.v
L0 2
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/FPGA_text/17_top_595/quartus_prj/../sim/tb_top_595.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA_text/17_top_595/quartus_prj/../sim|D:/FPGA/FPGA_text/17_top_595/quartus_prj/../sim/tb_top_595.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+D:/FPGA/FPGA_text/17_top_595/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtop_595
R8
!i10b 1
!s100 `_@Q^:H=P?^jfEFTEmBWN1
IA0zZC53:NdefE0kcj6QRm0
R3
R0
w1675075222
8D:/FPGA/FPGA_text/17_top_595/rtl/top_595.v
FD:/FPGA/FPGA_text/17_top_595/rtl/top_595.v
L0 1
R4
r1
!s85 0
31
R9
!s107 D:/FPGA/FPGA_text/17_top_595/rtl/top_595.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA_text/17_top_595/rtl|D:/FPGA/FPGA_text/17_top_595/rtl/top_595.v|
!i113 0
R6
R7
R2
