INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.srcs/sources_1/new/Base_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Base_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.srcs/sources_1/new/SystolicArray.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SystolicArray
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.srcs/sources_1/new/random_matrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_matrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.srcs/sim_1/new/Base_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Base_top_tb
