Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov 19 21:20:25 2023
| Host         : TeddyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   18          
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (142)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (8)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (142)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk_div/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mode_trigger_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    160.358        0.000                      0                  413        0.167        0.000                      0                  413        3.000        0.000                       0                   269  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 83.333}       166.667         6.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      160.358        0.000                      0                  413        0.167        0.000                      0                  413       46.693        0.000                       0                   265  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      160.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             160.358ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/hrs0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 0.952ns (16.458%)  route 4.832ns (83.542%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.098ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    gen_clock_en_inst/clk_out1
    SLICE_X48Y50         FDCE                                         r  gen_clock_en_inst/o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.642 r  gen_clock_en_inst/o_reg[11]/Q
                         net (fo=4, routed)           1.191     0.549    gen_clock_en_inst/o[11]
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124     0.673 r  gen_clock_en_inst/mode_trigger[1]_i_8/O
                         net (fo=2, routed)           0.970     1.643    gen_clock_en_inst/mode_trigger[1]_i_8_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.767 r  gen_clock_en_inst/mode_trigger[1]_i_3/O
                         net (fo=2, routed)           0.943     2.711    gen_clock_en_inst/mode_trigger[1]_i_3_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.835 r  gen_clock_en_inst/mode_trigger[1]_i_2/O
                         net (fo=24, routed)          1.237     4.072    timer_inst/clock_en
    SLICE_X38Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.196 r  timer_inst/hrs0[3]_i_1__0/O
                         net (fo=4, routed)           0.491     4.687    timer_inst/hrs0[3]_i_1__0_n_0
    SLICE_X37Y54         FDCE                                         r  timer_inst/hrs0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    timer_inst/clk_out1
    SLICE_X37Y54         FDCE                                         r  timer_inst/hrs0_reg[0]/C
                         clock pessimism              0.568   165.511    
                         clock uncertainty           -0.262   165.250    
    SLICE_X37Y54         FDCE (Setup_fdce_C_CE)      -0.205   165.045    timer_inst/hrs0_reg[0]
  -------------------------------------------------------------------
                         required time                        165.044    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                160.358    

Slack (MET) :             160.372ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/hrs0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 0.952ns (16.498%)  route 4.818ns (83.502%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.098ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    gen_clock_en_inst/clk_out1
    SLICE_X48Y50         FDCE                                         r  gen_clock_en_inst/o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.642 r  gen_clock_en_inst/o_reg[11]/Q
                         net (fo=4, routed)           1.191     0.549    gen_clock_en_inst/o[11]
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124     0.673 r  gen_clock_en_inst/mode_trigger[1]_i_8/O
                         net (fo=2, routed)           0.970     1.643    gen_clock_en_inst/mode_trigger[1]_i_8_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.767 r  gen_clock_en_inst/mode_trigger[1]_i_3/O
                         net (fo=2, routed)           0.943     2.711    gen_clock_en_inst/mode_trigger[1]_i_3_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.835 r  gen_clock_en_inst/mode_trigger[1]_i_2/O
                         net (fo=24, routed)          1.237     4.072    timer_inst/clock_en
    SLICE_X38Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.196 r  timer_inst/hrs0[3]_i_1__0/O
                         net (fo=4, routed)           0.477     4.673    timer_inst/hrs0[3]_i_1__0_n_0
    SLICE_X37Y56         FDCE                                         r  timer_inst/hrs0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    timer_inst/clk_out1
    SLICE_X37Y56         FDCE                                         r  timer_inst/hrs0_reg[1]/C
                         clock pessimism              0.568   165.511    
                         clock uncertainty           -0.262   165.250    
    SLICE_X37Y56         FDCE (Setup_fdce_C_CE)      -0.205   165.045    timer_inst/hrs0_reg[1]
  -------------------------------------------------------------------
                         required time                        165.044    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                160.372    

Slack (MET) :             160.372ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/hrs0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 0.952ns (16.498%)  route 4.818ns (83.502%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.098ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    gen_clock_en_inst/clk_out1
    SLICE_X48Y50         FDCE                                         r  gen_clock_en_inst/o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.642 r  gen_clock_en_inst/o_reg[11]/Q
                         net (fo=4, routed)           1.191     0.549    gen_clock_en_inst/o[11]
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124     0.673 r  gen_clock_en_inst/mode_trigger[1]_i_8/O
                         net (fo=2, routed)           0.970     1.643    gen_clock_en_inst/mode_trigger[1]_i_8_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.767 r  gen_clock_en_inst/mode_trigger[1]_i_3/O
                         net (fo=2, routed)           0.943     2.711    gen_clock_en_inst/mode_trigger[1]_i_3_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.835 r  gen_clock_en_inst/mode_trigger[1]_i_2/O
                         net (fo=24, routed)          1.237     4.072    timer_inst/clock_en
    SLICE_X38Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.196 r  timer_inst/hrs0[3]_i_1__0/O
                         net (fo=4, routed)           0.477     4.673    timer_inst/hrs0[3]_i_1__0_n_0
    SLICE_X37Y56         FDCE                                         r  timer_inst/hrs0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    timer_inst/clk_out1
    SLICE_X37Y56         FDCE                                         r  timer_inst/hrs0_reg[2]/C
                         clock pessimism              0.568   165.511    
                         clock uncertainty           -0.262   165.250    
    SLICE_X37Y56         FDCE (Setup_fdce_C_CE)      -0.205   165.045    timer_inst/hrs0_reg[2]
  -------------------------------------------------------------------
                         required time                        165.044    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                160.372    

Slack (MET) :             160.372ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/hrs0_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 0.952ns (16.498%)  route 4.818ns (83.502%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.098ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    gen_clock_en_inst/clk_out1
    SLICE_X48Y50         FDCE                                         r  gen_clock_en_inst/o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.642 r  gen_clock_en_inst/o_reg[11]/Q
                         net (fo=4, routed)           1.191     0.549    gen_clock_en_inst/o[11]
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124     0.673 r  gen_clock_en_inst/mode_trigger[1]_i_8/O
                         net (fo=2, routed)           0.970     1.643    gen_clock_en_inst/mode_trigger[1]_i_8_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.767 r  gen_clock_en_inst/mode_trigger[1]_i_3/O
                         net (fo=2, routed)           0.943     2.711    gen_clock_en_inst/mode_trigger[1]_i_3_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.835 r  gen_clock_en_inst/mode_trigger[1]_i_2/O
                         net (fo=24, routed)          1.237     4.072    timer_inst/clock_en
    SLICE_X38Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.196 r  timer_inst/hrs0[3]_i_1__0/O
                         net (fo=4, routed)           0.477     4.673    timer_inst/hrs0[3]_i_1__0_n_0
    SLICE_X37Y56         FDCE                                         r  timer_inst/hrs0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    timer_inst/clk_out1
    SLICE_X37Y56         FDCE                                         r  timer_inst/hrs0_reg[3]/C
                         clock pessimism              0.568   165.511    
                         clock uncertainty           -0.262   165.250    
    SLICE_X37Y56         FDCE (Setup_fdce_C_CE)      -0.205   165.045    timer_inst/hrs0_reg[3]
  -------------------------------------------------------------------
                         required time                        165.044    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                160.372    

Slack (MET) :             160.378ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/hrs1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.952ns (16.521%)  route 4.810ns (83.479%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.726ns = ( 164.941 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.098ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    gen_clock_en_inst/clk_out1
    SLICE_X48Y50         FDCE                                         r  gen_clock_en_inst/o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.642 r  gen_clock_en_inst/o_reg[11]/Q
                         net (fo=4, routed)           1.191     0.549    gen_clock_en_inst/o[11]
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124     0.673 r  gen_clock_en_inst/mode_trigger[1]_i_8/O
                         net (fo=2, routed)           0.970     1.643    gen_clock_en_inst/mode_trigger[1]_i_8_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.767 r  gen_clock_en_inst/mode_trigger[1]_i_3/O
                         net (fo=2, routed)           0.943     2.711    gen_clock_en_inst/mode_trigger[1]_i_3_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.835 r  gen_clock_en_inst/mode_trigger[1]_i_2/O
                         net (fo=24, routed)          1.042     3.877    timer_inst/clock_en
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.001 r  timer_inst/hrs1[3]_i_1__0/O
                         net (fo=4, routed)           0.664     4.665    timer_inst/hrs1[3]_i_1__0_n_0
    SLICE_X41Y59         FDCE                                         r  timer_inst/hrs1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.480   164.941    timer_inst/clk_out1
    SLICE_X41Y59         FDCE                                         r  timer_inst/hrs1_reg[0]/C
                         clock pessimism              0.568   165.509    
                         clock uncertainty           -0.262   165.248    
    SLICE_X41Y59         FDCE (Setup_fdce_C_CE)      -0.205   165.043    timer_inst/hrs1_reg[0]
  -------------------------------------------------------------------
                         required time                        165.042    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                160.378    

Slack (MET) :             160.378ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/hrs1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.952ns (16.521%)  route 4.810ns (83.479%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.726ns = ( 164.941 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.098ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    gen_clock_en_inst/clk_out1
    SLICE_X48Y50         FDCE                                         r  gen_clock_en_inst/o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.642 r  gen_clock_en_inst/o_reg[11]/Q
                         net (fo=4, routed)           1.191     0.549    gen_clock_en_inst/o[11]
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124     0.673 r  gen_clock_en_inst/mode_trigger[1]_i_8/O
                         net (fo=2, routed)           0.970     1.643    gen_clock_en_inst/mode_trigger[1]_i_8_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.767 r  gen_clock_en_inst/mode_trigger[1]_i_3/O
                         net (fo=2, routed)           0.943     2.711    gen_clock_en_inst/mode_trigger[1]_i_3_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.835 r  gen_clock_en_inst/mode_trigger[1]_i_2/O
                         net (fo=24, routed)          1.042     3.877    timer_inst/clock_en
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.001 r  timer_inst/hrs1[3]_i_1__0/O
                         net (fo=4, routed)           0.664     4.665    timer_inst/hrs1[3]_i_1__0_n_0
    SLICE_X41Y59         FDCE                                         r  timer_inst/hrs1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.480   164.941    timer_inst/clk_out1
    SLICE_X41Y59         FDCE                                         r  timer_inst/hrs1_reg[1]/C
                         clock pessimism              0.568   165.509    
                         clock uncertainty           -0.262   165.248    
    SLICE_X41Y59         FDCE (Setup_fdce_C_CE)      -0.205   165.043    timer_inst/hrs1_reg[1]
  -------------------------------------------------------------------
                         required time                        165.042    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                160.378    

Slack (MET) :             160.378ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/hrs1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.952ns (16.521%)  route 4.810ns (83.479%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.726ns = ( 164.941 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.098ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    gen_clock_en_inst/clk_out1
    SLICE_X48Y50         FDCE                                         r  gen_clock_en_inst/o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.642 r  gen_clock_en_inst/o_reg[11]/Q
                         net (fo=4, routed)           1.191     0.549    gen_clock_en_inst/o[11]
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124     0.673 r  gen_clock_en_inst/mode_trigger[1]_i_8/O
                         net (fo=2, routed)           0.970     1.643    gen_clock_en_inst/mode_trigger[1]_i_8_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.767 r  gen_clock_en_inst/mode_trigger[1]_i_3/O
                         net (fo=2, routed)           0.943     2.711    gen_clock_en_inst/mode_trigger[1]_i_3_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.835 r  gen_clock_en_inst/mode_trigger[1]_i_2/O
                         net (fo=24, routed)          1.042     3.877    timer_inst/clock_en
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.001 r  timer_inst/hrs1[3]_i_1__0/O
                         net (fo=4, routed)           0.664     4.665    timer_inst/hrs1[3]_i_1__0_n_0
    SLICE_X41Y59         FDCE                                         r  timer_inst/hrs1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.480   164.941    timer_inst/clk_out1
    SLICE_X41Y59         FDCE                                         r  timer_inst/hrs1_reg[2]/C
                         clock pessimism              0.568   165.509    
                         clock uncertainty           -0.262   165.248    
    SLICE_X41Y59         FDCE (Setup_fdce_C_CE)      -0.205   165.043    timer_inst/hrs1_reg[2]
  -------------------------------------------------------------------
                         required time                        165.042    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                160.378    

Slack (MET) :             160.378ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/hrs1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.952ns (16.521%)  route 4.810ns (83.479%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.726ns = ( 164.941 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.098ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    gen_clock_en_inst/clk_out1
    SLICE_X48Y50         FDCE                                         r  gen_clock_en_inst/o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.642 r  gen_clock_en_inst/o_reg[11]/Q
                         net (fo=4, routed)           1.191     0.549    gen_clock_en_inst/o[11]
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124     0.673 r  gen_clock_en_inst/mode_trigger[1]_i_8/O
                         net (fo=2, routed)           0.970     1.643    gen_clock_en_inst/mode_trigger[1]_i_8_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.767 r  gen_clock_en_inst/mode_trigger[1]_i_3/O
                         net (fo=2, routed)           0.943     2.711    gen_clock_en_inst/mode_trigger[1]_i_3_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.835 r  gen_clock_en_inst/mode_trigger[1]_i_2/O
                         net (fo=24, routed)          1.042     3.877    timer_inst/clock_en
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.001 r  timer_inst/hrs1[3]_i_1__0/O
                         net (fo=4, routed)           0.664     4.665    timer_inst/hrs1[3]_i_1__0_n_0
    SLICE_X41Y59         FDCE                                         r  timer_inst/hrs1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.480   164.941    timer_inst/clk_out1
    SLICE_X41Y59         FDCE                                         r  timer_inst/hrs1_reg[3]/C
                         clock pessimism              0.568   165.509    
                         clock uncertainty           -0.262   165.248    
    SLICE_X41Y59         FDCE (Setup_fdce_C_CE)      -0.205   165.043    timer_inst/hrs1_reg[3]
  -------------------------------------------------------------------
                         required time                        165.042    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                160.378    

Slack (MET) :             160.609ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/min1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.952ns (17.206%)  route 4.581ns (82.794%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.098ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    gen_clock_en_inst/clk_out1
    SLICE_X48Y50         FDCE                                         r  gen_clock_en_inst/o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.642 r  gen_clock_en_inst/o_reg[11]/Q
                         net (fo=4, routed)           1.191     0.549    gen_clock_en_inst/o[11]
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124     0.673 r  gen_clock_en_inst/mode_trigger[1]_i_8/O
                         net (fo=2, routed)           0.970     1.643    gen_clock_en_inst/mode_trigger[1]_i_8_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.767 r  gen_clock_en_inst/mode_trigger[1]_i_3/O
                         net (fo=2, routed)           0.943     2.711    gen_clock_en_inst/mode_trigger[1]_i_3_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.835 r  gen_clock_en_inst/mode_trigger[1]_i_2/O
                         net (fo=24, routed)          0.965     3.799    timer_inst/clock_en
    SLICE_X39Y55         LUT6 (Prop_lut6_I2_O)        0.124     3.923 r  timer_inst/min1[3]_i_1__0/O
                         net (fo=4, routed)           0.512     4.435    timer_inst/min1[3]_i_1__0_n_0
    SLICE_X37Y55         FDCE                                         r  timer_inst/min1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    timer_inst/clk_out1
    SLICE_X37Y55         FDCE                                         r  timer_inst/min1_reg[0]/C
                         clock pessimism              0.568   165.511    
                         clock uncertainty           -0.262   165.250    
    SLICE_X37Y55         FDCE (Setup_fdce_C_CE)      -0.205   165.045    timer_inst/min1_reg[0]
  -------------------------------------------------------------------
                         required time                        165.044    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                160.609    

Slack (MET) :             160.609ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/min1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.952ns (17.206%)  route 4.581ns (82.794%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.098ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    gen_clock_en_inst/clk_out1
    SLICE_X48Y50         FDCE                                         r  gen_clock_en_inst/o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.642 r  gen_clock_en_inst/o_reg[11]/Q
                         net (fo=4, routed)           1.191     0.549    gen_clock_en_inst/o[11]
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124     0.673 r  gen_clock_en_inst/mode_trigger[1]_i_8/O
                         net (fo=2, routed)           0.970     1.643    gen_clock_en_inst/mode_trigger[1]_i_8_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.767 r  gen_clock_en_inst/mode_trigger[1]_i_3/O
                         net (fo=2, routed)           0.943     2.711    gen_clock_en_inst/mode_trigger[1]_i_3_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.835 r  gen_clock_en_inst/mode_trigger[1]_i_2/O
                         net (fo=24, routed)          0.965     3.799    timer_inst/clock_en
    SLICE_X39Y55         LUT6 (Prop_lut6_I2_O)        0.124     3.923 r  timer_inst/min1[3]_i_1__0/O
                         net (fo=4, routed)           0.512     4.435    timer_inst/min1[3]_i_1__0_n_0
    SLICE_X37Y55         FDCE                                         r  timer_inst/min1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    timer_inst/clk_out1
    SLICE_X37Y55         FDCE                                         r  timer_inst/min1_reg[2]/C
                         clock pessimism              0.568   165.511    
                         clock uncertainty           -0.262   165.250    
    SLICE_X37Y55         FDCE (Setup_fdce_C_CE)      -0.205   165.045    timer_inst/min1_reg[2]
  -------------------------------------------------------------------
                         required time                        165.044    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                160.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 timer_inst/min1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/min1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.868%)  route 0.122ns (39.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    timer_inst/clk_out1
    SLICE_X37Y55         FDCE                                         r  timer_inst/min1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  timer_inst/min1_reg[2]/Q
                         net (fo=8, routed)           0.122    -0.189    timer_inst/min1_1[2]
    SLICE_X36Y55         LUT5 (Prop_lut5_I0_O)        0.048    -0.141 r  timer_inst/min1[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.141    timer_inst/min1[3]_i_2__0_n_0
    SLICE_X36Y55         FDCE                                         r  timer_inst/min1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X36Y55         FDCE                                         r  timer_inst/min1_reg[3]/C
                         clock pessimism              0.111    -0.439    
    SLICE_X36Y55         FDCE (Hold_fdce_C_D)         0.131    -0.308    timer_inst/min1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 clock_inst/min1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (60.093%)  route 0.126ns (39.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    clock_inst/clk_out1
    SLICE_X43Y56         FDCE                                         r  clock_inst/min1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  clock_inst/min1_reg[3]/Q
                         net (fo=8, routed)           0.126    -0.185    clock_inst/min1_reg[3]_0[3]
    SLICE_X42Y56         LUT5 (Prop_lut5_I2_O)        0.048    -0.137 r  clock_inst/min1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    clock_inst/min1[2]_i_1_n_0
    SLICE_X42Y56         FDCE                                         r  clock_inst/min1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    clock_inst/clk_out1
    SLICE_X42Y56         FDCE                                         r  clock_inst/min1_reg[2]/C
                         clock pessimism              0.111    -0.439    
    SLICE_X42Y56         FDCE (Hold_fdce_C_D)         0.131    -0.308    clock_inst/min1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 timer_inst/min1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/min1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    timer_inst/clk_out1
    SLICE_X37Y55         FDCE                                         r  timer_inst/min1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  timer_inst/min1_reg[2]/Q
                         net (fo=8, routed)           0.122    -0.189    timer_inst/min1_1[2]
    SLICE_X36Y55         LUT5 (Prop_lut5_I2_O)        0.045    -0.144 r  timer_inst/min1[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.144    timer_inst/min1[1]_i_1__0_n_0
    SLICE_X36Y55         FDCE                                         r  timer_inst/min1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X36Y55         FDCE                                         r  timer_inst/min1_reg[1]/C
                         clock pessimism              0.111    -0.439    
    SLICE_X36Y55         FDCE (Hold_fdce_C_D)         0.120    -0.319    timer_inst/min1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 debounce_btn0_inst/btn_in_d_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            debounce_btn0_inst/btn_in_d_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.557    -0.453    debounce_btn0_inst/clk_out1
    SLICE_X45Y58         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.312 r  debounce_btn0_inst/btn_in_d_reg[3][1]/Q
                         net (fo=2, routed)           0.111    -0.200    debounce_btn0_inst/btn_in_d_reg_n_0_[3][1]
    SLICE_X46Y57         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    debounce_btn0_inst/clk_out1
    SLICE_X46Y57         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[4][1]/C
                         clock pessimism              0.114    -0.437    
    SLICE_X46Y57         FDCE (Hold_fdce_C_D)         0.059    -0.378    debounce_btn0_inst/btn_in_d_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 clock_inst/min1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    clock_inst/clk_out1
    SLICE_X43Y56         FDCE                                         r  clock_inst/min1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  clock_inst/min1_reg[3]/Q
                         net (fo=8, routed)           0.126    -0.185    clock_inst/min1_reg[3]_0[3]
    SLICE_X42Y56         LUT5 (Prop_lut5_I3_O)        0.045    -0.140 r  clock_inst/min1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    clock_inst/min1[1]_i_1_n_0
    SLICE_X42Y56         FDCE                                         r  clock_inst/min1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    clock_inst/clk_out1
    SLICE_X42Y56         FDCE                                         r  clock_inst/min1_reg[1]/C
                         clock pessimism              0.111    -0.439    
    SLICE_X42Y56         FDCE (Hold_fdce_C_D)         0.121    -0.318    clock_inst/min1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 timer_inst/sec1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/sec1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.872%)  route 0.143ns (43.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    timer_inst/clk_out1
    SLICE_X40Y55         FDCE                                         r  timer_inst/sec1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  timer_inst/sec1_reg[2]/Q
                         net (fo=8, routed)           0.143    -0.167    timer_inst/sec1_1[2]
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.048    -0.119 r  timer_inst/sec1[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.119    timer_inst/sec1[3]_i_2__0_n_0
    SLICE_X41Y55         FDCE                                         r  timer_inst/sec1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X41Y55         FDCE                                         r  timer_inst/sec1_reg[3]/C
                         clock pessimism              0.111    -0.439    
    SLICE_X41Y55         FDCE (Hold_fdce_C_D)         0.107    -0.332    timer_inst/sec1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 debounce_btn0_inst/btn_in_d_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            debounce_btn0_inst/btn_in_d_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.557    -0.453    debounce_btn0_inst/clk_out1
    SLICE_X46Y59         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.289 r  debounce_btn0_inst/btn_in_d_reg[2][0]/Q
                         net (fo=2, routed)           0.123    -0.165    debounce_btn0_inst/btn_in_d_reg[2][0]
    SLICE_X46Y60         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.824    -0.552    debounce_btn0_inst/clk_out1
    SLICE_X46Y60         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
                         clock pessimism              0.114    -0.438    
    SLICE_X46Y60         FDCE (Hold_fdce_C_D)         0.059    -0.379    debounce_btn0_inst/btn_in_d_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 timer_inst/min1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/min1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.010%)  route 0.118ns (35.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    timer_inst/clk_out1
    SLICE_X36Y55         FDCE                                         r  timer_inst/min1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.164    -0.288 r  timer_inst/min1_reg[1]/Q
                         net (fo=8, routed)           0.118    -0.170    timer_inst/min1_1[1]
    SLICE_X37Y55         LUT6 (Prop_lut6_I1_O)        0.045    -0.125 r  timer_inst/min1[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.125    timer_inst/min1[0]_i_1__0_n_0
    SLICE_X37Y55         FDCE                                         r  timer_inst/min1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X37Y55         FDCE                                         r  timer_inst/min1_reg[0]/C
                         clock pessimism              0.111    -0.439    
    SLICE_X37Y55         FDCE (Hold_fdce_C_D)         0.092    -0.347    timer_inst/min1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 timer_inst/min1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/min1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    timer_inst/clk_out1
    SLICE_X36Y55         FDCE                                         r  timer_inst/min1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.164    -0.288 r  timer_inst/min1_reg[1]/Q
                         net (fo=8, routed)           0.117    -0.171    timer_inst/min1_1[1]
    SLICE_X37Y55         LUT6 (Prop_lut6_I1_O)        0.045    -0.126 r  timer_inst/min1[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.126    timer_inst/min1[2]_i_1__0_n_0
    SLICE_X37Y55         FDCE                                         r  timer_inst/min1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X37Y55         FDCE                                         r  timer_inst/min1_reg[2]/C
                         clock pessimism              0.111    -0.439    
    SLICE_X37Y55         FDCE (Hold_fdce_C_D)         0.091    -0.348    timer_inst/min1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 timer_inst/sec1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/sec1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    timer_inst/clk_out1
    SLICE_X41Y55         FDCE                                         r  timer_inst/sec1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  timer_inst/sec1_reg[1]/Q
                         net (fo=8, routed)           0.143    -0.167    timer_inst/sec1_1[1]
    SLICE_X40Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.122 r  timer_inst/sec1[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.122    timer_inst/sec1[0]_i_1__0_n_0
    SLICE_X40Y55         FDCE                                         r  timer_inst/sec1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X40Y55         FDCE                                         r  timer_inst/sec1_reg[0]/C
                         clock pessimism              0.111    -0.439    
    SLICE_X40Y55         FDCE (Hold_fdce_C_D)         0.092    -0.347    timer_inst/sec1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 83.333 }
Period(ns):         166.667
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         166.667     164.511    BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         166.667     165.418    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X44Y59     digit_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X44Y59     digit_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X44Y59     digit_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X44Y59     digit_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X44Y59     digit_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         166.667     165.667    SLICE_X44Y59     digit_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X39Y57     alarm_inst/hrs0_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X39Y57     alarm_inst/hrs0_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       166.667     46.693     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y59     digit_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y59     digit_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y59     digit_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y59     digit_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y59     digit_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y59     digit_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y59     digit_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y59     digit_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y59     digit_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y59     digit_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y59     digit_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y59     digit_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y59     digit_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y59     digit_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y59     digit_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y59     digit_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y59     digit_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y59     digit_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y59     digit_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y59     digit_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.627ns  (logic 4.149ns (32.862%)  route 8.477ns (67.138%))
  Logic Levels:           6  (FDPE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X45Y57         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=52, routed)          1.830     2.286    timer_inst/led[1][0]
    SLICE_X40Y54         LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  timer_inst/seg_data_OBUF[7]_inst_i_34/O
                         net (fo=8, routed)           1.062     3.472    timer_inst/min0[0]
    SLICE_X39Y53         LUT5 (Prop_lut5_I2_O)        0.152     3.624 r  timer_inst/seg_data_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.932     4.555    timer_inst/seg_data_OBUF[4]_inst_i_7_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.326     4.881 r  timer_inst/seg_data_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.949     5.830    timer_inst/seg_data_OBUF[4]_inst_i_5_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124     5.954 r  timer_inst/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.705     9.659    seg_data_OBUF[4]
    AA9                  OBUF (Prop_obuf_I_O)         2.967    12.627 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.627    seg_data[4]
    AA9                                                               r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.148ns  (logic 4.192ns (34.506%)  route 7.956ns (65.494%))
  Logic Levels:           6  (FDPE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X45Y57         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=52, routed)          1.830     2.286    timer_inst/led[1][0]
    SLICE_X40Y54         LUT6 (Prop_lut6_I4_O)        0.124     2.410 f  timer_inst/seg_data_OBUF[7]_inst_i_34/O
                         net (fo=8, routed)           0.858     3.268    timer_inst/min0[0]
    SLICE_X38Y53         LUT5 (Prop_lut5_I4_O)        0.150     3.418 r  timer_inst/seg_data_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.804     4.221    timer_inst/seg_data_OBUF[3]_inst_i_7_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.328     4.549 r  timer_inst/seg_data_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.805     5.354    timer_inst/seg_data_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I3_O)        0.124     5.478 r  timer_inst/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.660     9.138    seg_data_OBUF[3]
    AB11                 OBUF (Prop_obuf_I_O)         3.010    12.148 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.148    seg_data[3]
    AB11                                                              r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.042ns  (logic 3.937ns (32.692%)  route 8.105ns (67.308%))
  Logic Levels:           6  (FDPE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X45Y57         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=52, routed)          2.130     2.586    timer_inst/led[1][0]
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.710 r  timer_inst/seg_data_OBUF[6]_inst_i_15/O
                         net (fo=8, routed)           0.894     3.604    timer_inst/sec0[2]
    SLICE_X38Y52         LUT5 (Prop_lut5_I0_O)        0.124     3.728 r  timer_inst/seg_data_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.950     4.678    timer_inst/seg_data_OBUF[5]_inst_i_9_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.802 r  timer_inst/seg_data_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.416     5.218    timer_inst/seg_data_OBUF[5]_inst_i_5_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124     5.342 r  timer_inst/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.715     9.057    seg_data_OBUF[5]
    Y10                  OBUF (Prop_obuf_I_O)         2.985    12.042 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.042    seg_data[5]
    Y10                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.964ns  (logic 3.914ns (32.715%)  route 8.050ns (67.285%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=52, routed)          1.561     2.017    timer_inst/led[1][1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.124     2.141 f  timer_inst/seg_data_OBUF[7]_inst_i_8/O
                         net (fo=8, routed)           0.995     3.136    timer_inst/hrs1[2]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.124     3.260 r  timer_inst/seg_data_OBUF[7]_inst_i_15/O
                         net (fo=1, routed)           1.110     4.370    timer_inst/seg_data_OBUF[7]_inst_i_15_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.494 r  timer_inst/seg_data_OBUF[7]_inst_i_4/O
                         net (fo=5, routed)           0.843     5.337    timer_inst/seg_data_OBUF[7]_inst_i_4_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.124     5.461 r  timer_inst/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.541     9.002    seg_data_OBUF[1]
    AB9                  OBUF (Prop_obuf_I_O)         2.962    11.964 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.964    seg_data[1]
    AB9                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.873ns  (logic 4.194ns (35.323%)  route 7.679ns (64.677%))
  Logic Levels:           6  (FDPE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X45Y57         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=52, routed)          2.130     2.586    timer_inst/led[1][0]
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.710 r  timer_inst/seg_data_OBUF[6]_inst_i_15/O
                         net (fo=8, routed)           0.894     3.604    timer_inst/sec0[2]
    SLICE_X38Y52         LUT5 (Prop_lut5_I0_O)        0.150     3.754 r  timer_inst/seg_data_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.645     4.400    timer_inst/seg_data_OBUF[7]_inst_i_28_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I3_O)        0.348     4.748 r  timer_inst/seg_data_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.304     5.052    timer_inst/seg_data_OBUF[7]_inst_i_7_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124     5.176 r  timer_inst/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.705     8.881    seg_data_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         2.992    11.873 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.873    seg_data[7]
    Y11                                                               r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.786ns  (logic 4.207ns (35.698%)  route 7.579ns (64.302%))
  Logic Levels:           6  (FDPE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X45Y57         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=52, routed)          1.830     2.286    timer_inst/led[1][0]
    SLICE_X40Y54         LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  timer_inst/seg_data_OBUF[7]_inst_i_34/O
                         net (fo=8, routed)           0.855     3.265    timer_inst/min0[0]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.150     3.415 r  timer_inst/seg_data_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.427     3.842    timer_inst/seg_data_OBUF[6]_inst_i_18_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.348     4.190 r  timer_inst/seg_data_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.806     4.996    timer_inst/seg_data_OBUF[6]_inst_i_5_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.124     5.120 r  timer_inst/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.661     8.781    seg_data_OBUF[6]
    AA11                 OBUF (Prop_obuf_I_O)         3.005    11.786 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.786    seg_data[6]
    AA11                                                              r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.428ns  (logic 3.940ns (34.475%)  route 7.488ns (65.525%))
  Logic Levels:           6  (FDPE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X45Y57         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=52, routed)          1.830     2.286    timer_inst/led[1][0]
    SLICE_X40Y54         LUT6 (Prop_lut6_I4_O)        0.124     2.410 f  timer_inst/seg_data_OBUF[7]_inst_i_34/O
                         net (fo=8, routed)           0.858     3.268    timer_inst/min0[0]
    SLICE_X38Y53         LUT5 (Prop_lut5_I4_O)        0.124     3.392 r  timer_inst/seg_data_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.670     4.062    timer_inst/seg_data_OBUF[2]_inst_i_7_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I5_O)        0.124     4.186 r  timer_inst/seg_data_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.810     4.996    timer_inst/seg_data_OBUF[2]_inst_i_4_n_0
    SLICE_X38Y52         LUT4 (Prop_lut4_I3_O)        0.124     5.120 r  timer_inst/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.320     8.440    seg_data_OBUF[2]
    AB10                 OBUF (Prop_obuf_I_O)         2.988    11.428 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.428    seg_data[2]
    AB10                                                              r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.205ns  (logic 3.791ns (37.144%)  route 6.415ns (62.856%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE                         0.000     0.000 r  seg_com_reg[2]/C
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg_com_reg[2]/Q
                         net (fo=12, routed)          1.066     1.522    seg_com_OBUF[2]
    SLICE_X38Y54         LUT4 (Prop_lut4_I1_O)        0.124     1.646 r  seg_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.551     2.196    seg_data_OBUF[0]_inst_i_3_n_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I4_O)        0.124     2.320 r  seg_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.947     3.267    seg_data_OBUF[0]_inst_i_2_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.124     3.391 r  seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.851     7.243    seg_data_OBUF[0]
    AA8                  OBUF (Prop_obuf_I_O)         2.963    10.205 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.205    seg_data[0]
    AA8                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            mode_trigger_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.220ns  (logic 1.454ns (15.765%)  route 7.766ns (84.235%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.562     4.891    debounce_btn0_inst/reset
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.015 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         4.204     9.220    rst
    SLICE_X46Y58         FDCE                                         f  mode_trigger_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            mode_trigger_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.220ns  (logic 1.454ns (15.765%)  route 7.766ns (84.235%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.562     4.891    debounce_btn0_inst/reset
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.015 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         4.204     9.220    rst
    SLICE_X46Y58         FDCE                                         f  mode_trigger_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_com_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.148ns (52.830%)  route 0.132ns (47.170%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDPE                         0.000     0.000 r  seg_com_reg[5]/C
    SLICE_X36Y49         FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  seg_com_reg[5]/Q
                         net (fo=12, routed)          0.132     0.280    seg_com_OBUF[5]
    SLICE_X36Y49         FDCE                                         r  seg_com_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE                         0.000     0.000 r  seg_com_reg[4]/C
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  seg_com_reg[4]/Q
                         net (fo=13, routed)          0.124     0.288    seg_com_OBUF[4]
    SLICE_X36Y50         FDCE                                         r  seg_com_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.164ns (55.810%)  route 0.130ns (44.190%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE                         0.000     0.000 r  seg_com_reg[3]/C
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  seg_com_reg[3]/Q
                         net (fo=13, routed)          0.130     0.294    seg_com_OBUF[3]
    SLICE_X37Y50         FDCE                                         r  seg_com_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.164ns (47.071%)  route 0.184ns (52.929%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE                         0.000     0.000 r  seg_com_reg[4]/C
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  seg_com_reg[4]/Q
                         net (fo=13, routed)          0.184     0.348    seg_com_OBUF[4]
    SLICE_X36Y50         FDCE                                         r  seg_com_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.164ns (46.312%)  route 0.190ns (53.688%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE                         0.000     0.000 r  seg_com_reg[3]/C
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  seg_com_reg[3]/Q
                         net (fo=13, routed)          0.190     0.354    seg_com_OBUF[3]
    SLICE_X36Y50         FDCE                                         r  seg_com_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.141ns (39.610%)  route 0.215ns (60.390%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE                         0.000     0.000 r  seg_com_reg[2]/C
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[2]/Q
                         net (fo=12, routed)          0.215     0.356    seg_com_OBUF[2]
    SLICE_X36Y49         FDCE                                         r  seg_com_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.164ns (43.071%)  route 0.217ns (56.929%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE                         0.000     0.000 r  seg_com_reg[0]/C
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  seg_com_reg[0]/Q
                         net (fo=12, routed)          0.217     0.381    seg_com_OBUF[0]
    SLICE_X36Y49         FDPE                                         r  seg_com_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_trigger_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mode_trigger_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE                         0.000     0.000 r  mode_trigger_reg[0]/C
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  mode_trigger_reg[0]/Q
                         net (fo=2, routed)           0.174     0.338    debounce_btn0_inst/mode_trigger_reg[1][0]
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.043     0.381 r  debounce_btn0_inst/mode_trigger[0]_i_1/O
                         net (fo=1, routed)           0.000     0.381    debounce_btn0_inst_n_44
    SLICE_X46Y58         FDCE                                         r  mode_trigger_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_trigger_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mode_trigger_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE                         0.000     0.000 r  mode_trigger_reg[0]/C
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  mode_trigger_reg[0]/Q
                         net (fo=2, routed)           0.174     0.338    debounce_btn0_inst/mode_trigger_reg[1][0]
    SLICE_X46Y58         LUT3 (Prop_lut3_I0_O)        0.045     0.383 r  debounce_btn0_inst/mode_trigger[1]_i_1/O
                         net (fo=1, routed)           0.000     0.383    debounce_btn0_inst_n_43
    SLICE_X46Y58         FDCE                                         r  mode_trigger_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.141ns (33.713%)  route 0.277ns (66.287%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE                         0.000     0.000 r  seg_com_reg[2]/C
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[2]/Q
                         net (fo=12, routed)          0.277     0.418    seg_com_OBUF[2]
    SLICE_X36Y49         FDCE                                         r  seg_com_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/min0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.712ns  (logic 4.149ns (35.428%)  route 7.563ns (64.572%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    clock_inst/clk_out1
    SLICE_X43Y54         FDCE                                         r  clock_inst/min0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.456    -0.642 f  clock_inst/min0_reg[3]/Q
                         net (fo=8, routed)           1.143     0.502    timer_inst/seg_data_OBUF[2]_inst_i_7_0[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.626 f  timer_inst/seg_data_OBUF[7]_inst_i_33/O
                         net (fo=9, routed)           0.834     1.459    timer_inst/min0[3]
    SLICE_X39Y53         LUT5 (Prop_lut5_I3_O)        0.152     1.611 r  timer_inst/seg_data_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.932     2.543    timer_inst/seg_data_OBUF[4]_inst_i_7_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.326     2.869 r  timer_inst/seg_data_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.949     3.818    timer_inst/seg_data_OBUF[4]_inst_i_5_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124     3.942 r  timer_inst/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.705     7.647    seg_data_OBUF[4]
    AA9                  OBUF (Prop_obuf_I_O)         2.967    10.615 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.615    seg_data[4]
    AA9                                                               r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_inst/min0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.660ns  (logic 4.388ns (37.632%)  route 7.272ns (62.368%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    stopwatch_inst/clk_out1
    SLICE_X38Y57         FDCE                                         r  stopwatch_inst/min0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDCE (Prop_fdce_C_Q)         0.478    -0.620 f  stopwatch_inst/min0_reg[3]/Q
                         net (fo=4, routed)           0.968     0.348    timer_inst/seg_data_OBUF[1]_inst_i_4_2[3]
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.296     0.644 f  timer_inst/seg_data_OBUF[6]_inst_i_10/O
                         net (fo=9, routed)           0.988     1.632    timer_inst/hrs0[3]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.150     1.782 r  timer_inst/seg_data_OBUF[7]_inst_i_23/O
                         net (fo=1, routed)           1.004     2.786    timer_inst/seg_data_OBUF[7]_inst_i_23_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I4_O)        0.348     3.134 r  timer_inst/seg_data_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.607     3.741    timer_inst/seg_data_OBUF[7]_inst_i_6_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I4_O)        0.124     3.865 r  timer_inst/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.705     7.571    seg_data_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         2.992    10.563 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.563    seg_data[7]
    Y11                                                               r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.642ns  (logic 4.188ns (35.972%)  route 7.454ns (64.028%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    clock_inst/clk_out1
    SLICE_X43Y54         FDCE                                         r  clock_inst/min0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.456    -0.642 f  clock_inst/min0_reg[3]/Q
                         net (fo=8, routed)           1.143     0.502    timer_inst/seg_data_OBUF[2]_inst_i_7_0[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.626 f  timer_inst/seg_data_OBUF[7]_inst_i_33/O
                         net (fo=9, routed)           1.042     1.668    timer_inst/min0[3]
    SLICE_X38Y53         LUT5 (Prop_lut5_I3_O)        0.146     1.814 r  timer_inst/seg_data_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.804     2.617    timer_inst/seg_data_OBUF[3]_inst_i_7_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.328     2.945 r  timer_inst/seg_data_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.805     3.750    timer_inst/seg_data_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I3_O)        0.124     3.874 r  timer_inst/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.660     7.535    seg_data_OBUF[3]
    AB11                 OBUF (Prop_obuf_I_O)         3.010    10.544 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.544    seg_data[3]
    AB11                                                              r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_inst/min1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.424ns  (logic 4.298ns (37.618%)  route 7.127ns (62.382%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    alarm_inst/clk_out1
    SLICE_X40Y56         FDCE                                         r  alarm_inst/min1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.419    -0.679 f  alarm_inst/min1_reg[3]/Q
                         net (fo=6, routed)           0.852     0.173    timer_inst/seg_data_OBUF[2]_inst_i_4_1[3]
    SLICE_X38Y56         LUT6 (Prop_lut6_I2_O)        0.296     0.469 f  timer_inst/seg_data_OBUF[7]_inst_i_19/O
                         net (fo=8, routed)           1.311     1.780    timer_inst/min1[3]
    SLICE_X38Y54         LUT2 (Prop_lut2_I1_O)        0.146     1.926 r  timer_inst/seg_data_OBUF[5]_inst_i_3/O
                         net (fo=3, routed)           0.834     2.759    timer_inst/seg_data_OBUF[5]_inst_i_3_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I5_O)        0.328     3.087 r  timer_inst/seg_data_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.416     3.503    timer_inst/seg_data_OBUF[5]_inst_i_5_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124     3.627 r  timer_inst/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.715     7.342    seg_data_OBUF[5]
    Y10                  OBUF (Prop_obuf_I_O)         2.985    10.327 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.327    seg_data[5]
    Y10                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_inst/hrs1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.324ns  (logic 3.914ns (34.562%)  route 7.410ns (65.438%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.653    -1.099    alarm_inst/clk_out1
    SLICE_X40Y58         FDCE                                         r  alarm_inst/hrs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.643 f  alarm_inst/hrs1_reg[2]/Q
                         net (fo=8, routed)           0.922     0.279    timer_inst/seg_data_OBUF[2]_inst_i_3_1[2]
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.124     0.403 f  timer_inst/seg_data_OBUF[7]_inst_i_8/O
                         net (fo=8, routed)           0.995     1.398    timer_inst/hrs1[2]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.124     1.522 r  timer_inst/seg_data_OBUF[7]_inst_i_15/O
                         net (fo=1, routed)           1.110     2.632    timer_inst/seg_data_OBUF[7]_inst_i_15_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  timer_inst/seg_data_OBUF[7]_inst_i_4/O
                         net (fo=5, routed)           0.843     3.599    timer_inst/seg_data_OBUF[7]_inst_i_4_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.124     3.723 r  timer_inst/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.541     7.264    seg_data_OBUF[1]
    AB9                  OBUF (Prop_obuf_I_O)         2.962    10.226 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.226    seg_data[1]
    AB9                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.281ns  (logic 4.209ns (37.315%)  route 7.072ns (62.685%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    clock_inst/clk_out1
    SLICE_X43Y54         FDCE                                         r  clock_inst/min0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.456    -0.642 f  clock_inst/min0_reg[3]/Q
                         net (fo=8, routed)           1.143     0.502    timer_inst/seg_data_OBUF[2]_inst_i_7_0[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.626 f  timer_inst/seg_data_OBUF[7]_inst_i_33/O
                         net (fo=9, routed)           1.034     1.660    timer_inst/min0[3]
    SLICE_X38Y53         LUT5 (Prop_lut5_I3_O)        0.152     1.812 r  timer_inst/seg_data_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.427     2.239    timer_inst/seg_data_OBUF[6]_inst_i_18_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.348     2.587 r  timer_inst/seg_data_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.806     3.393    timer_inst/seg_data_OBUF[6]_inst_i_5_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.124     3.517 r  timer_inst/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.661     7.178    seg_data_OBUF[6]
    AA11                 OBUF (Prop_obuf_I_O)         3.005    10.183 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.183    seg_data[6]
    AA11                                                              r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.926ns  (logic 3.940ns (36.060%)  route 6.986ns (63.940%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    clock_inst/clk_out1
    SLICE_X43Y54         FDCE                                         r  clock_inst/min0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.456    -0.642 r  clock_inst/min0_reg[3]/Q
                         net (fo=8, routed)           1.143     0.502    timer_inst/seg_data_OBUF[2]_inst_i_7_0[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.626 r  timer_inst/seg_data_OBUF[7]_inst_i_33/O
                         net (fo=9, routed)           1.042     1.668    timer_inst/min0[3]
    SLICE_X38Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.792 r  timer_inst/seg_data_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.670     2.462    timer_inst/seg_data_OBUF[2]_inst_i_7_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I5_O)        0.124     2.586 r  timer_inst/seg_data_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.810     3.396    timer_inst/seg_data_OBUF[2]_inst_i_4_n_0
    SLICE_X38Y52         LUT4 (Prop_lut4_I3_O)        0.124     3.520 r  timer_inst/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.320     6.840    seg_data_OBUF[2]
    AB10                 OBUF (Prop_obuf_I_O)         2.988     9.828 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.828    seg_data[2]
    AB10                                                              r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.888ns  (logic 3.926ns (36.054%)  route 6.963ns (63.946%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.652    -1.100    clk_6mhz
    SLICE_X44Y59         FDCE                                         r  digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.419    -0.681 r  digit_reg[3]/Q
                         net (fo=10, routed)          1.614     0.933    p_3_in[0]
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.296     1.229 r  seg_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.551     1.780    seg_data_OBUF[0]_inst_i_3_n_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I4_O)        0.124     1.904 r  seg_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.947     2.851    seg_data_OBUF[0]_inst_i_2_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.975 r  seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.851     6.826    seg_data_OBUF[0]
    AA8                  OBUF (Prop_obuf_I_O)         2.963     9.789 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.789    seg_data[0]
    AA8                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            led_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.688ns  (logic 0.952ns (20.306%)  route 3.736ns (79.694%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    clock_inst/clk_out1
    SLICE_X44Y53         FDCE                                         r  clock_inst/sec1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.642 r  clock_inst/sec1_reg[3]/Q
                         net (fo=8, routed)           1.000     0.359    clock_inst/sec1_reg[3]_0[3]
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     0.483 f  clock_inst/led[7]_i_11/O
                         net (fo=1, routed)           0.834     1.317    clock_inst/led[7]_i_11_n_0
    SLICE_X39Y55         LUT5 (Prop_lut5_I4_O)        0.124     1.441 f  clock_inst/led[7]_i_6/O
                         net (fo=1, routed)           1.104     2.544    clock_inst/led[7]_i_6_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124     2.668 f  clock_inst/led[7]_i_3/O
                         net (fo=1, routed)           0.798     3.467    clock_inst/led[7]_i_3_n_0
    SLICE_X42Y53         LUT3 (Prop_lut3_I2_O)        0.124     3.591 r  clock_inst/led[7]_i_1/O
                         net (fo=1, routed)           0.000     3.591    clock_inst_n_29
    SLICE_X42Y53         FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/min1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            led_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.238ns  (logic 1.251ns (38.631%)  route 1.987ns (61.369%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    timer_inst/clk_out1
    SLICE_X36Y55         FDCE                                         r  timer_inst/min1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.478    -0.619 f  timer_inst/min1_reg[3]/Q
                         net (fo=8, routed)           0.861     0.242    timer_inst/min1_1[3]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.321     0.563 r  timer_inst/min1[3]_i_3__0/O
                         net (fo=2, routed)           0.471     1.035    timer_inst/timer_trigger4
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.328     1.363 r  timer_inst/led[5]_i_3/O
                         net (fo=1, routed)           0.655     2.018    timer_inst/led[5]_i_3_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     2.142 r  timer_inst/led[5]_i_1/O
                         net (fo=1, routed)           0.000     2.142    led1_out
    SLICE_X42Y53         FDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debounce_btn0_inst/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            mode_trigger_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.907ns  (logic 0.518ns (57.122%)  route 0.389ns (42.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.479    -1.727    debounce_btn0_inst/clk_out1
    SLICE_X46Y60         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDCE (Prop_fdce_C_Q)         0.418    -1.309 r  debounce_btn0_inst/btn_in_d_reg[3][0]/Q
                         net (fo=10, routed)          0.389    -0.920    debounce_btn0_inst/for_mode_button
    SLICE_X46Y58         LUT3 (Prop_lut3_I1_O)        0.100    -0.820 r  debounce_btn0_inst/mode_trigger[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.820    debounce_btn0_inst_n_43
    SLICE_X46Y58         FDCE                                         r  mode_trigger_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/sec1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            led_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.000ns  (logic 0.467ns (46.716%)  route 0.533ns (53.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    timer_inst/clk_out1
    SLICE_X41Y55         FDCE                                         r  timer_inst/sec1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.367    -1.357 f  timer_inst/sec1_reg[1]/Q
                         net (fo=8, routed)           0.533    -0.824    timer_inst/sec1_1[1]
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.100    -0.724 r  timer_inst/led[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.724    led1_out
    SLICE_X42Y53         FDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_btn0_inst/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            mode_trigger_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.227ns  (logic 0.536ns (43.690%)  route 0.691ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.479    -1.727    debounce_btn0_inst/clk_out1
    SLICE_X46Y60         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDCE (Prop_fdce_C_Q)         0.418    -1.309 r  debounce_btn0_inst/btn_in_d_reg[3][0]/Q
                         net (fo=10, routed)          0.691    -0.618    debounce_btn0_inst/for_mode_button
    SLICE_X46Y58         LUT2 (Prop_lut2_I0_O)        0.118    -0.500 r  debounce_btn0_inst/mode_trigger[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.500    debounce_btn0_inst_n_44
    SLICE_X46Y58         FDCE                                         r  mode_trigger_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_inst/hrs1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            led_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.488ns  (logic 0.676ns (45.423%)  route 0.812ns (54.577%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481    -1.725    alarm_inst/clk_out1
    SLICE_X40Y58         FDCE                                         r  alarm_inst/hrs1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.337    -1.388 r  alarm_inst/hrs1_reg[3]/Q
                         net (fo=8, routed)           0.434    -0.954    clock_inst/led_reg[7]_1[3]
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.239    -0.715 f  clock_inst/led[7]_i_2/O
                         net (fo=1, routed)           0.378    -0.337    clock_inst/led[7]_i_2_n_0
    SLICE_X42Y53         LUT3 (Prop_lut3_I1_O)        0.100    -0.237 r  clock_inst/led[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    clock_inst_n_29
    SLICE_X42Y53         FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_inst/sec1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.094ns  (logic 1.527ns (49.355%)  route 1.567ns (50.645%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.559    -0.451    alarm_inst/clk_out1
    SLICE_X39Y52         FDCE                                         r  alarm_inst/sec1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.310 f  alarm_inst/sec1_reg[0]/Q
                         net (fo=6, routed)           0.141    -0.169    timer_inst/seg_data_OBUF[2]_inst_i_2_1[0]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.045    -0.124 f  timer_inst/seg_data_OBUF[6]_inst_i_7/O
                         net (fo=8, routed)           0.174     0.050    timer_inst/sec1[0]
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.045     0.095 r  timer_inst/seg_data_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.137     0.232    timer_inst/seg_data_OBUF[2]_inst_i_2_n_0
    SLICE_X38Y52         LUT4 (Prop_lut4_I1_O)        0.045     0.277 r  timer_inst/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.115     1.392    seg_data_OBUF[2]
    AB10                 OBUF (Prop_obuf_I_O)         1.251     2.643 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.643    seg_data[2]
    AB10                                                              r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.268ns  (logic 1.549ns (47.396%)  route 1.719ns (52.604%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    clock_inst/clk_out1
    SLICE_X44Y53         FDCE                                         r  clock_inst/sec1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.311 f  clock_inst/sec1_reg[3]/Q
                         net (fo=8, routed)           0.157    -0.154    timer_inst/seg_data_OBUF[2]_inst_i_2_0[3]
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.045    -0.109 f  timer_inst/seg_data_OBUF[6]_inst_i_9/O
                         net (fo=9, routed)           0.186     0.077    timer_inst/sec1[3]
    SLICE_X36Y52         LUT6 (Prop_lut6_I1_O)        0.045     0.122 r  timer_inst/seg_data_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.054     0.176    timer_inst/seg_data_OBUF[3]_inst_i_2_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I1_O)        0.045     0.221 r  timer_inst/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.322     1.543    seg_data_OBUF[3]
    AB11                 OBUF (Prop_obuf_I_O)         1.273     2.816 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.816    seg_data[3]
    AB11                                                              r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_inst/hrs0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.303ns  (logic 1.501ns (45.458%)  route 1.802ns (54.542%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.557    -0.453    alarm_inst/clk_out1
    SLICE_X39Y57         FDCE                                         r  alarm_inst/hrs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.312 r  alarm_inst/hrs0_reg[2]/Q
                         net (fo=7, routed)           0.110    -0.202    timer_inst/seg_data_OBUF[1]_inst_i_4_1[2]
    SLICE_X38Y57         LUT6 (Prop_lut6_I2_O)        0.045    -0.157 r  timer_inst/seg_data_OBUF[7]_inst_i_22/O
                         net (fo=9, routed)           0.215     0.058    timer_inst/hrs0[2]
    SLICE_X36Y55         LUT6 (Prop_lut6_I4_O)        0.045     0.103 r  timer_inst/seg_data_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.191     0.293    timer_inst/seg_data_OBUF[1]_inst_i_4_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.338 r  timer_inst/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.287     1.625    seg_data_OBUF[1]
    AB9                  OBUF (Prop_obuf_I_O)         1.225     2.850 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.850    seg_data[1]
    AB9                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_inst/sec1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.333ns  (logic 1.479ns (44.372%)  route 1.854ns (55.628%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    stopwatch_inst/clk_out1
    SLICE_X39Y56         FDCE                                         r  stopwatch_inst/sec1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  stopwatch_inst/sec1_reg[0]/Q
                         net (fo=6, routed)           0.198    -0.112    timer_inst/seg_data_OBUF[2]_inst_i_4_2[0]
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.067 r  timer_inst/seg_data_OBUF[5]_inst_i_4/O
                         net (fo=8, routed)           0.290     0.223    timer_inst/min1[0]
    SLICE_X36Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.268 r  timer_inst/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.366     1.634    seg_data_OBUF[5]
    Y10                  OBUF (Prop_obuf_I_O)         1.248     2.881 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.881    seg_data[5]
    Y10                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_inst/sec1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.380ns  (logic 1.531ns (45.298%)  route 1.849ns (54.702%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    stopwatch_inst/clk_out1
    SLICE_X39Y56         FDCE                                         r  stopwatch_inst/sec1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  stopwatch_inst/sec1_reg[2]/Q
                         net (fo=5, routed)           0.125    -0.185    timer_inst/seg_data_OBUF[2]_inst_i_4_2[2]
    SLICE_X39Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.140 r  timer_inst/seg_data_OBUF[7]_inst_i_20/O
                         net (fo=9, routed)           0.206     0.066    timer_inst/min1[2]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.111 r  timer_inst/seg_data_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.176     0.287    timer_inst/seg_data_OBUF[7]_inst_i_6_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.332 r  timer_inst/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.341     1.674    seg_data_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         1.255     2.929 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.929    seg_data[7]
    Y11                                                               r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.417ns  (logic 1.412ns (41.326%)  route 2.005ns (58.674%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.557    -0.453    clk_6mhz
    SLICE_X44Y59         FDPE                                         r  digit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDPE (Prop_fdpe_C_Q)         0.141    -0.312 r  digit_reg[5]/Q
                         net (fo=10, routed)          0.599     0.287    p_4_in[0]
    SLICE_X37Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.332 r  seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.406     1.738    seg_data_OBUF[0]
    AA8                  OBUF (Prop_obuf_I_O)         1.226     2.965 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.965    seg_data[0]
    AA8                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    Y9                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755    25.755 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    26.235    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204    23.031 f  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564    23.595    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.624 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.844    24.468    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.638    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           402 Endpoints
Min Delay           402 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            timer_inst/hrs0_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.532ns  (logic 1.454ns (13.801%)  route 9.078ns (86.199%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.562     4.891    debounce_btn0_inst/reset
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.015 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         5.516    10.532    timer_inst/rst
    SLICE_X37Y56         FDCE                                         f  timer_inst/hrs0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    timer_inst/clk_out1
    SLICE_X37Y56         FDCE                                         r  timer_inst/hrs0_reg[1]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            timer_inst/hrs0_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.532ns  (logic 1.454ns (13.801%)  route 9.078ns (86.199%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.562     4.891    debounce_btn0_inst/reset
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.015 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         5.516    10.532    timer_inst/rst
    SLICE_X37Y56         FDCE                                         f  timer_inst/hrs0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    timer_inst/clk_out1
    SLICE_X37Y56         FDCE                                         r  timer_inst/hrs0_reg[2]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            timer_inst/hrs0_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.532ns  (logic 1.454ns (13.801%)  route 9.078ns (86.199%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.562     4.891    debounce_btn0_inst/reset
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.015 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         5.516    10.532    timer_inst/rst
    SLICE_X37Y56         FDCE                                         f  timer_inst/hrs0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    timer_inst/clk_out1
    SLICE_X37Y56         FDCE                                         r  timer_inst/hrs0_reg[3]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            debounce_btn0_inst/o_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.255ns  (logic 1.454ns (14.173%)  route 8.802ns (85.827%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.562     4.891    debounce_btn0_inst/reset
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.015 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         5.240    10.255    debounce_btn0_inst/rst
    SLICE_X47Y65         FDCE                                         f  debounce_btn0_inst/o_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.475    -1.731    debounce_btn0_inst/clk_out1
    SLICE_X47Y65         FDCE                                         r  debounce_btn0_inst/o_reg[12]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            debounce_btn0_inst/o_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.255ns  (logic 1.454ns (14.173%)  route 8.802ns (85.827%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.562     4.891    debounce_btn0_inst/reset
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.015 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         5.240    10.255    debounce_btn0_inst/rst
    SLICE_X47Y65         FDCE                                         f  debounce_btn0_inst/o_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.475    -1.731    debounce_btn0_inst/clk_out1
    SLICE_X47Y65         FDCE                                         r  debounce_btn0_inst/o_reg[13]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            debounce_btn0_inst/o_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.255ns  (logic 1.454ns (14.173%)  route 8.802ns (85.827%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.562     4.891    debounce_btn0_inst/reset
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.015 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         5.240    10.255    debounce_btn0_inst/rst
    SLICE_X47Y65         FDCE                                         f  debounce_btn0_inst/o_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.475    -1.731    debounce_btn0_inst/clk_out1
    SLICE_X47Y65         FDCE                                         r  debounce_btn0_inst/o_reg[14]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            debounce_btn0_inst/o_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.255ns  (logic 1.454ns (14.173%)  route 8.802ns (85.827%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.562     4.891    debounce_btn0_inst/reset
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.015 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         5.240    10.255    debounce_btn0_inst/rst
    SLICE_X47Y65         FDCE                                         f  debounce_btn0_inst/o_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.475    -1.731    debounce_btn0_inst/clk_out1
    SLICE_X47Y65         FDCE                                         r  debounce_btn0_inst/o_reg[15]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            alarm_inst/hrs0_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.252ns  (logic 1.454ns (14.179%)  route 8.798ns (85.821%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.562     4.891    debounce_btn0_inst/reset
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.015 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         5.236    10.252    alarm_inst/rst
    SLICE_X39Y57         FDCE                                         f  alarm_inst/hrs0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481    -1.725    alarm_inst/clk_out1
    SLICE_X39Y57         FDCE                                         r  alarm_inst/hrs0_reg[0]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            alarm_inst/hrs0_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.252ns  (logic 1.454ns (14.179%)  route 8.798ns (85.821%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.562     4.891    debounce_btn0_inst/reset
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.015 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         5.236    10.252    alarm_inst/rst
    SLICE_X39Y57         FDCE                                         f  alarm_inst/hrs0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481    -1.725    alarm_inst/clk_out1
    SLICE_X39Y57         FDCE                                         r  alarm_inst/hrs0_reg[1]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            alarm_inst/hrs0_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.252ns  (logic 1.454ns (14.179%)  route 8.798ns (85.821%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.562     4.891    debounce_btn0_inst/reset
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.015 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         5.236    10.252    alarm_inst/rst
    SLICE_X39Y57         FDCE                                         f  alarm_inst/hrs0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481    -1.725    alarm_inst/clk_out1
    SLICE_X39Y57         FDCE                                         r  alarm_inst/hrs0_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            clock_inst/min1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.231ns (44.301%)  route 0.290ns (55.699%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X45Y57         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=52, routed)          0.201     0.342    debounce_btn0_inst/hrs1_reg[0][0]
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.045     0.387 r  debounce_btn0_inst/min1[0]_i_3/O
                         net (fo=1, routed)           0.089     0.476    clock_inst/min1_reg[0]_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.045     0.521 r  clock_inst/min1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.521    clock_inst/min1[0]_i_1_n_0
    SLICE_X42Y56         FDCE                                         r  clock_inst/min1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    clock_inst/clk_out1
    SLICE_X42Y56         FDCE                                         r  clock_inst/min1_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_inst/sec0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.231ns (39.114%)  route 0.360ns (60.886%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_c_state_reg[1]/Q
                         net (fo=52, routed)          0.241     0.382    debounce_btn0_inst/hrs1_reg[0][1]
    SLICE_X44Y55         LUT5 (Prop_lut5_I4_O)        0.045     0.427 f  debounce_btn0_inst/sec0[3]_i_5__0/O
                         net (fo=2, routed)           0.118     0.546    timer_inst/sec01__0
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.045     0.591 r  timer_inst/sec0[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.591    timer_inst/p_1_in__0[0]
    SLICE_X43Y55         FDCE                                         r  timer_inst/sec0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X43Y55         FDCE                                         r  timer_inst/sec0_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_inst/sec0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.231ns (34.142%)  route 0.446ns (65.858%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_c_state_reg[1]/Q
                         net (fo=52, routed)          0.241     0.382    debounce_btn0_inst/hrs1_reg[0][1]
    SLICE_X44Y55         LUT5 (Prop_lut5_I4_O)        0.045     0.427 f  debounce_btn0_inst/sec0[3]_i_5__0/O
                         net (fo=2, routed)           0.204     0.632    timer_inst/sec01__0
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.045     0.677 r  timer_inst/sec0[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.677    timer_inst/p_1_in__0[3]
    SLICE_X43Y55         FDCE                                         r  timer_inst/sec0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X43Y55         FDCE                                         r  timer_inst/sec0_reg[3]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_inst/min0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.296ns (43.139%)  route 0.390ns (56.861%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X45Y57         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  FSM_sequential_c_state_reg[0]/Q
                         net (fo=52, routed)          0.273     0.414    debounce_btn0_inst/hrs1_reg[0][0]
    SLICE_X41Y57         LUT5 (Prop_lut5_I2_O)        0.048     0.462 f  debounce_btn0_inst/min0[3]_i_5/O
                         net (fo=2, routed)           0.117     0.579    timer_inst/min01__0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.107     0.686 r  timer_inst/min0[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.686    timer_inst/min0[0]_i_1__0_n_0
    SLICE_X41Y56         FDCE                                         r  timer_inst/min0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X41Y56         FDCE                                         r  timer_inst/min0_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_inst/min0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.296ns (43.077%)  route 0.391ns (56.923%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X45Y57         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  FSM_sequential_c_state_reg[0]/Q
                         net (fo=52, routed)          0.273     0.414    debounce_btn0_inst/hrs1_reg[0][0]
    SLICE_X41Y57         LUT5 (Prop_lut5_I2_O)        0.048     0.462 f  debounce_btn0_inst/min0[3]_i_5/O
                         net (fo=2, routed)           0.118     0.580    timer_inst/min01__0
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.107     0.687 r  timer_inst/min0[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.687    timer_inst/min0[3]_i_2__0_n_0
    SLICE_X41Y56         FDCE                                         r  timer_inst/min0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X41Y56         FDCE                                         r  timer_inst/min0_reg[3]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alarm_inst/hrs0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.231ns (32.645%)  route 0.477ns (67.355%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_c_state_reg[1]/Q
                         net (fo=52, routed)          0.304     0.445    debounce_btn0_inst/hrs1_reg[0][1]
    SLICE_X40Y57         LUT5 (Prop_lut5_I4_O)        0.045     0.490 r  debounce_btn0_inst/hrs0[3]_i_5/O
                         net (fo=4, routed)           0.173     0.663    alarm_inst/hrs01__0
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.708 r  alarm_inst/hrs0[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.708    alarm_inst/hrs0[2]_i_1__1_n_0
    SLICE_X39Y57         FDCE                                         r  alarm_inst/hrs0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    alarm_inst/clk_out1
    SLICE_X39Y57         FDCE                                         r  alarm_inst/hrs0_reg[2]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_inst/sec0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.231ns (32.119%)  route 0.488ns (67.881%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=52, routed)          0.318     0.459    debounce_btn0_inst/hrs1_reg[0][1]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.045     0.504 r  debounce_btn0_inst/sec0[3]_i_4__0/O
                         net (fo=5, routed)           0.170     0.674    timer_inst/sec019_out__0
    SLICE_X43Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.719 r  timer_inst/sec0[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.719    timer_inst/p_1_in__0[1]
    SLICE_X43Y55         FDCE                                         r  timer_inst/sec0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X43Y55         FDCE                                         r  timer_inst/sec0_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_inst/hrs0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.231ns (32.028%)  route 0.490ns (67.972%))
  Logic Levels:           3  (FDPE=1 LUT5=2)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X45Y57         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=52, routed)          0.274     0.415    debounce_btn0_inst/hrs1_reg[0][0]
    SLICE_X41Y57         LUT5 (Prop_lut5_I2_O)        0.045     0.460 r  debounce_btn0_inst/hrs0[3]_i_6/O
                         net (fo=5, routed)           0.216     0.676    timer_inst/hrs011_out__0
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.045     0.721 r  timer_inst/hrs0[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.721    timer_inst/hrs0[1]_i_1__0_n_0
    SLICE_X37Y56         FDCE                                         r  timer_inst/hrs0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X37Y56         FDCE                                         r  timer_inst/hrs0_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_inst/sec0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.234ns (32.401%)  route 0.488ns (67.599%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=52, routed)          0.318     0.459    debounce_btn0_inst/hrs1_reg[0][1]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.045     0.504 r  debounce_btn0_inst/sec0[3]_i_4__0/O
                         net (fo=5, routed)           0.170     0.674    timer_inst/sec019_out__0
    SLICE_X43Y55         LUT5 (Prop_lut5_I4_O)        0.048     0.722 r  timer_inst/sec0[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.722    timer_inst/p_1_in__0[2]
    SLICE_X43Y55         FDCE                                         r  timer_inst/sec0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X43Y55         FDCE                                         r  timer_inst/sec0_reg[2]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_inst/hrs0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.231ns (31.983%)  route 0.491ns (68.017%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X45Y57         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=52, routed)          0.274     0.415    debounce_btn0_inst/hrs1_reg[0][0]
    SLICE_X41Y57         LUT5 (Prop_lut5_I2_O)        0.045     0.460 r  debounce_btn0_inst/hrs0[3]_i_6/O
                         net (fo=5, routed)           0.217     0.677    timer_inst/hrs011_out__0
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.722 r  timer_inst/hrs0[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.722    timer_inst/hrs0[3]_i_2__0_n_0
    SLICE_X37Y56         FDCE                                         r  timer_inst/hrs0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X37Y56         FDCE                                         r  timer_inst/hrs0_reg[3]/C





