digraph "1_linux_d1442d85cc30ea75f7d399474ca738e0bc96f715@del" {
"1000119" [label="(MethodParameterIn,int seg)"];
"1000162" [label="(Call,ctxt->ops->get_segment(ctxt, &dummy, &seg_desc, NULL, seg))"];
"1000170" [label="(Call,set_desc_base(&seg_desc, selector << 4))"];
"1000546" [label="(Call,ctxt->ops->set_segment(ctxt, selector, &seg_desc, base3, seg))"];
"1000180" [label="(Call,seg <= VCPU_SREG_GS)"];
"1000179" [label="(Call,seg <= VCPU_SREG_GS && ctxt->mode == X86EMUL_MODE_VM86)"];
"1000228" [label="(Call,seg == VCPU_SREG_CS)"];
"1000227" [label="(Call,seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)"];
"1000226" [label="(Call,(seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)\n\t    && null_selector)"];
"1000233" [label="(Call,seg == VCPU_SREG_SS)"];
"1000232" [label="(Call,seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))"];
"1000231" [label="(Call,(seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)"];
"1000245" [label="(Call,seg == VCPU_SREG_TR)"];
"1000252" [label="(Call,seg == VCPU_SREG_TR)"];
"1000251" [label="(Call,seg == VCPU_SREG_TR && (selector & (1 << 2)))"];
"1000292" [label="(Call,seg <= VCPU_SREG_GS)"];
"1000291" [label="(Call,seg <= VCPU_SREG_GS && !seg_desc.s)"];
"1000309" [label="(Call,seg == VCPU_SREG_SS)"];
"1000163" [label="(Identifier,ctxt)"];
"1000122" [label="(Block,)"];
"1000171" [label="(Call,&seg_desc)"];
"1000256" [label="(Identifier,selector)"];
"1000247" [label="(Identifier,VCPU_SREG_TR)"];
"1000313" [label="(Identifier,NP_VECTOR)"];
"1000232" [label="(Call,seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))"];
"1000176" [label="(ControlStructure,goto load;)"];
"1000551" [label="(Identifier,base3)"];
"1000183" [label="(Call,ctxt->mode == X86EMUL_MODE_VM86)"];
"1000281" [label="(Call,selector & 0xfffc)"];
"1000397" [label="(Call,selector = (selector & 0xfffc) | cpl)"];
"1000118" [label="(MethodParameterIn,u16 selector)"];
"1000262" [label="(Identifier,null_selector)"];
"1000245" [label="(Call,seg == VCPU_SREG_TR)"];
"1000266" [label="(Call,read_segment_descriptor(ctxt, selector, &seg_desc, &desc_addr))"];
"1000225" [label="(ControlStructure,if ((seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)\n\t    && null_selector))"];
"1000149" [label="(Call,memset(&seg_desc, 0, sizeof seg_desc))"];
"1000546" [label="(Call,ctxt->ops->set_segment(ctxt, selector, &seg_desc, base3, seg))"];
"1000291" [label="(Call,seg <= VCPU_SREG_GS && !seg_desc.s)"];
"1000548" [label="(Identifier,selector)"];
"1000505" [label="(Call,write_segment_descriptor(ctxt, selector, &seg_desc))"];
"1000255" [label="(Call,selector & (1 << 2))"];
"1000387" [label="(Call,ctxt->ops->get_msr(ctxt, MSR_EFER, &efer))"];
"1000293" [label="(Identifier,seg)"];
"1000290" [label="(ControlStructure,if (seg <= VCPU_SREG_GS && !seg_desc.s))"];
"1000549" [label="(Call,&seg_desc)"];
"1000294" [label="(Identifier,VCPU_SREG_GS)"];
"1000309" [label="(Call,seg == VCPU_SREG_SS)"];
"1000297" [label="(Identifier,seg_desc)"];
"1000182" [label="(Identifier,VCPU_SREG_GS)"];
"1000169" [label="(Identifier,seg)"];
"1000164" [label="(Call,&dummy)"];
"1000170" [label="(Call,set_desc_base(&seg_desc, selector << 4))"];
"1000249" [label="(ControlStructure,goto exception;)"];
"1000179" [label="(Call,seg <= VCPU_SREG_GS && ctxt->mode == X86EMUL_MODE_VM86)"];
"1000166" [label="(Call,&seg_desc)"];
"1000173" [label="(Call,selector << 4)"];
"1000172" [label="(Identifier,seg_desc)"];
"1000161" [label="(Block,)"];
"1000250" [label="(ControlStructure,if (seg == VCPU_SREG_TR && (selector & (1 << 2))))"];
"1000308" [label="(Call,(seg == VCPU_SREG_SS) ? SS_VECTOR : NP_VECTOR)"];
"1000310" [label="(Identifier,seg)"];
"1000226" [label="(Call,(seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)\n\t    && null_selector)"];
"1000239" [label="(Identifier,ctxt)"];
"1000221" [label="(Identifier,rpl)"];
"1000180" [label="(Call,seg <= VCPU_SREG_GS)"];
"1000168" [label="(Identifier,NULL)"];
"1000228" [label="(Call,seg == VCPU_SREG_CS)"];
"1000295" [label="(Call,!seg_desc.s)"];
"1000185" [label="(Identifier,ctxt)"];
"1000234" [label="(Identifier,seg)"];
"1000253" [label="(Identifier,seg)"];
"1000248" [label="(Identifier,null_selector)"];
"1000231" [label="(Call,(seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)"];
"1000136" [label="(Call,null_selector = !(selector & ~0x3))"];
"1000554" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000254" [label="(Identifier,VCPU_SREG_TR)"];
"1000547" [label="(Identifier,ctxt)"];
"1000117" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000252" [label="(Call,seg == VCPU_SREG_TR)"];
"1000562" [label="(MethodReturn,static int)"];
"1000433" [label="(Call,ctxt->ops->cmpxchg_emulated(ctxt, desc_addr, &old_desc, &seg_desc,\n\t\t\t\t\t\t  sizeof(seg_desc), &ctxt->exception))"];
"1000195" [label="(Call,set_desc_limit(&seg_desc, 0xffff))"];
"1000229" [label="(Identifier,seg)"];
"1000235" [label="(Identifier,VCPU_SREG_SS)"];
"1000303" [label="(Identifier,seg_desc)"];
"1000227" [label="(Call,seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)"];
"1000299" [label="(ControlStructure,goto exception;)"];
"1000236" [label="(Call,ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl)"];
"1000230" [label="(Identifier,VCPU_SREG_CS)"];
"1000260" [label="(ControlStructure,goto exception;)"];
"1000233" [label="(Call,seg == VCPU_SREG_SS)"];
"1000312" [label="(Identifier,SS_VECTOR)"];
"1000552" [label="(Identifier,seg)"];
"1000178" [label="(ControlStructure,if (seg <= VCPU_SREG_GS && ctxt->mode == X86EMUL_MODE_VM86))"];
"1000146" [label="(Call,base3 = 0)"];
"1000222" [label="(Call,selector & 3)"];
"1000251" [label="(Call,seg == VCPU_SREG_TR && (selector & (1 << 2)))"];
"1000192" [label="(Call,selector << 4)"];
"1000119" [label="(MethodParameterIn,int seg)"];
"1000526" [label="(Call,ctxt->ops->read_std(ctxt, desc_addr+8, &base3,\n\t\t\t\tsizeof(base3), &ctxt->exception))"];
"1000181" [label="(Identifier,seg)"];
"1000246" [label="(Identifier,seg)"];
"1000191" [label="(Identifier,seg_desc)"];
"1000311" [label="(Identifier,VCPU_SREG_SS)"];
"1000162" [label="(Call,ctxt->ops->get_segment(ctxt, &dummy, &seg_desc, NULL, seg))"];
"1000292" [label="(Call,seg <= VCPU_SREG_GS)"];
"1000119" -> "1000116"  [label="AST: "];
"1000119" -> "1000562"  [label="DDG: seg"];
"1000119" -> "1000162"  [label="DDG: seg"];
"1000119" -> "1000180"  [label="DDG: seg"];
"1000119" -> "1000228"  [label="DDG: seg"];
"1000119" -> "1000233"  [label="DDG: seg"];
"1000119" -> "1000245"  [label="DDG: seg"];
"1000119" -> "1000252"  [label="DDG: seg"];
"1000119" -> "1000292"  [label="DDG: seg"];
"1000119" -> "1000309"  [label="DDG: seg"];
"1000119" -> "1000546"  [label="DDG: seg"];
"1000162" -> "1000161"  [label="AST: "];
"1000162" -> "1000169"  [label="CFG: "];
"1000163" -> "1000162"  [label="AST: "];
"1000164" -> "1000162"  [label="AST: "];
"1000166" -> "1000162"  [label="AST: "];
"1000168" -> "1000162"  [label="AST: "];
"1000169" -> "1000162"  [label="AST: "];
"1000172" -> "1000162"  [label="CFG: "];
"1000162" -> "1000562"  [label="DDG: NULL"];
"1000162" -> "1000562"  [label="DDG: &dummy"];
"1000162" -> "1000562"  [label="DDG: ctxt->ops->get_segment(ctxt, &dummy, &seg_desc, NULL, seg)"];
"1000117" -> "1000162"  [label="DDG: ctxt"];
"1000149" -> "1000162"  [label="DDG: &seg_desc"];
"1000162" -> "1000170"  [label="DDG: &seg_desc"];
"1000162" -> "1000546"  [label="DDG: ctxt"];
"1000162" -> "1000546"  [label="DDG: seg"];
"1000170" -> "1000161"  [label="AST: "];
"1000170" -> "1000173"  [label="CFG: "];
"1000171" -> "1000170"  [label="AST: "];
"1000173" -> "1000170"  [label="AST: "];
"1000176" -> "1000170"  [label="CFG: "];
"1000170" -> "1000562"  [label="DDG: selector << 4"];
"1000170" -> "1000562"  [label="DDG: set_desc_base(&seg_desc, selector << 4)"];
"1000173" -> "1000170"  [label="DDG: selector"];
"1000173" -> "1000170"  [label="DDG: 4"];
"1000170" -> "1000546"  [label="DDG: &seg_desc"];
"1000546" -> "1000122"  [label="AST: "];
"1000546" -> "1000552"  [label="CFG: "];
"1000547" -> "1000546"  [label="AST: "];
"1000548" -> "1000546"  [label="AST: "];
"1000549" -> "1000546"  [label="AST: "];
"1000551" -> "1000546"  [label="AST: "];
"1000552" -> "1000546"  [label="AST: "];
"1000554" -> "1000546"  [label="CFG: "];
"1000546" -> "1000562"  [label="DDG: selector"];
"1000546" -> "1000562"  [label="DDG: ctxt->ops->set_segment(ctxt, selector, &seg_desc, base3, seg)"];
"1000546" -> "1000562"  [label="DDG: base3"];
"1000546" -> "1000562"  [label="DDG: ctxt"];
"1000546" -> "1000562"  [label="DDG: &seg_desc"];
"1000546" -> "1000562"  [label="DDG: seg"];
"1000505" -> "1000546"  [label="DDG: ctxt"];
"1000505" -> "1000546"  [label="DDG: selector"];
"1000505" -> "1000546"  [label="DDG: &seg_desc"];
"1000433" -> "1000546"  [label="DDG: ctxt"];
"1000433" -> "1000546"  [label="DDG: &seg_desc"];
"1000266" -> "1000546"  [label="DDG: ctxt"];
"1000266" -> "1000546"  [label="DDG: &seg_desc"];
"1000387" -> "1000546"  [label="DDG: ctxt"];
"1000526" -> "1000546"  [label="DDG: ctxt"];
"1000117" -> "1000546"  [label="DDG: ctxt"];
"1000397" -> "1000546"  [label="DDG: selector"];
"1000192" -> "1000546"  [label="DDG: selector"];
"1000255" -> "1000546"  [label="DDG: selector"];
"1000173" -> "1000546"  [label="DDG: selector"];
"1000222" -> "1000546"  [label="DDG: selector"];
"1000281" -> "1000546"  [label="DDG: selector"];
"1000118" -> "1000546"  [label="DDG: selector"];
"1000149" -> "1000546"  [label="DDG: &seg_desc"];
"1000195" -> "1000546"  [label="DDG: &seg_desc"];
"1000146" -> "1000546"  [label="DDG: base3"];
"1000292" -> "1000546"  [label="DDG: seg"];
"1000180" -> "1000546"  [label="DDG: seg"];
"1000252" -> "1000546"  [label="DDG: seg"];
"1000180" -> "1000179"  [label="AST: "];
"1000180" -> "1000182"  [label="CFG: "];
"1000181" -> "1000180"  [label="AST: "];
"1000182" -> "1000180"  [label="AST: "];
"1000185" -> "1000180"  [label="CFG: "];
"1000179" -> "1000180"  [label="CFG: "];
"1000180" -> "1000562"  [label="DDG: VCPU_SREG_GS"];
"1000180" -> "1000179"  [label="DDG: seg"];
"1000180" -> "1000179"  [label="DDG: VCPU_SREG_GS"];
"1000180" -> "1000228"  [label="DDG: seg"];
"1000180" -> "1000292"  [label="DDG: VCPU_SREG_GS"];
"1000179" -> "1000178"  [label="AST: "];
"1000179" -> "1000183"  [label="CFG: "];
"1000183" -> "1000179"  [label="AST: "];
"1000191" -> "1000179"  [label="CFG: "];
"1000221" -> "1000179"  [label="CFG: "];
"1000179" -> "1000562"  [label="DDG: seg <= VCPU_SREG_GS && ctxt->mode == X86EMUL_MODE_VM86"];
"1000179" -> "1000562"  [label="DDG: seg <= VCPU_SREG_GS"];
"1000179" -> "1000562"  [label="DDG: ctxt->mode == X86EMUL_MODE_VM86"];
"1000183" -> "1000179"  [label="DDG: ctxt->mode"];
"1000183" -> "1000179"  [label="DDG: X86EMUL_MODE_VM86"];
"1000228" -> "1000227"  [label="AST: "];
"1000228" -> "1000230"  [label="CFG: "];
"1000229" -> "1000228"  [label="AST: "];
"1000230" -> "1000228"  [label="AST: "];
"1000234" -> "1000228"  [label="CFG: "];
"1000227" -> "1000228"  [label="CFG: "];
"1000228" -> "1000562"  [label="DDG: seg"];
"1000228" -> "1000562"  [label="DDG: VCPU_SREG_CS"];
"1000228" -> "1000227"  [label="DDG: seg"];
"1000228" -> "1000227"  [label="DDG: VCPU_SREG_CS"];
"1000228" -> "1000233"  [label="DDG: seg"];
"1000228" -> "1000252"  [label="DDG: seg"];
"1000227" -> "1000226"  [label="AST: "];
"1000227" -> "1000231"  [label="CFG: "];
"1000231" -> "1000227"  [label="AST: "];
"1000248" -> "1000227"  [label="CFG: "];
"1000226" -> "1000227"  [label="CFG: "];
"1000227" -> "1000562"  [label="DDG: seg == VCPU_SREG_CS"];
"1000227" -> "1000562"  [label="DDG: (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR"];
"1000227" -> "1000226"  [label="DDG: seg == VCPU_SREG_CS"];
"1000227" -> "1000226"  [label="DDG: (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR"];
"1000231" -> "1000227"  [label="DDG: seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl)"];
"1000231" -> "1000227"  [label="DDG: seg == VCPU_SREG_TR"];
"1000226" -> "1000225"  [label="AST: "];
"1000226" -> "1000248"  [label="CFG: "];
"1000248" -> "1000226"  [label="AST: "];
"1000249" -> "1000226"  [label="CFG: "];
"1000253" -> "1000226"  [label="CFG: "];
"1000226" -> "1000562"  [label="DDG: null_selector"];
"1000226" -> "1000562"  [label="DDG: seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR"];
"1000226" -> "1000562"  [label="DDG: (seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)\n\t    && null_selector"];
"1000136" -> "1000226"  [label="DDG: null_selector"];
"1000233" -> "1000232"  [label="AST: "];
"1000233" -> "1000235"  [label="CFG: "];
"1000234" -> "1000233"  [label="AST: "];
"1000235" -> "1000233"  [label="AST: "];
"1000239" -> "1000233"  [label="CFG: "];
"1000232" -> "1000233"  [label="CFG: "];
"1000233" -> "1000562"  [label="DDG: VCPU_SREG_SS"];
"1000233" -> "1000562"  [label="DDG: seg"];
"1000233" -> "1000232"  [label="DDG: seg"];
"1000233" -> "1000232"  [label="DDG: VCPU_SREG_SS"];
"1000233" -> "1000245"  [label="DDG: seg"];
"1000233" -> "1000252"  [label="DDG: seg"];
"1000233" -> "1000309"  [label="DDG: VCPU_SREG_SS"];
"1000232" -> "1000231"  [label="AST: "];
"1000232" -> "1000236"  [label="CFG: "];
"1000236" -> "1000232"  [label="AST: "];
"1000246" -> "1000232"  [label="CFG: "];
"1000231" -> "1000232"  [label="CFG: "];
"1000232" -> "1000562"  [label="DDG: ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl"];
"1000232" -> "1000562"  [label="DDG: seg == VCPU_SREG_SS"];
"1000232" -> "1000231"  [label="DDG: seg == VCPU_SREG_SS"];
"1000232" -> "1000231"  [label="DDG: ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl"];
"1000236" -> "1000232"  [label="DDG: ctxt->mode != X86EMUL_MODE_PROT64"];
"1000236" -> "1000232"  [label="DDG: rpl != cpl"];
"1000231" -> "1000245"  [label="CFG: "];
"1000245" -> "1000231"  [label="AST: "];
"1000231" -> "1000562"  [label="DDG: seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl)"];
"1000231" -> "1000562"  [label="DDG: seg == VCPU_SREG_TR"];
"1000245" -> "1000231"  [label="DDG: seg"];
"1000245" -> "1000231"  [label="DDG: VCPU_SREG_TR"];
"1000245" -> "1000247"  [label="CFG: "];
"1000246" -> "1000245"  [label="AST: "];
"1000247" -> "1000245"  [label="AST: "];
"1000245" -> "1000562"  [label="DDG: seg"];
"1000245" -> "1000562"  [label="DDG: VCPU_SREG_TR"];
"1000245" -> "1000252"  [label="DDG: seg"];
"1000245" -> "1000252"  [label="DDG: VCPU_SREG_TR"];
"1000252" -> "1000251"  [label="AST: "];
"1000252" -> "1000254"  [label="CFG: "];
"1000253" -> "1000252"  [label="AST: "];
"1000254" -> "1000252"  [label="AST: "];
"1000256" -> "1000252"  [label="CFG: "];
"1000251" -> "1000252"  [label="CFG: "];
"1000252" -> "1000562"  [label="DDG: seg"];
"1000252" -> "1000562"  [label="DDG: VCPU_SREG_TR"];
"1000252" -> "1000251"  [label="DDG: seg"];
"1000252" -> "1000251"  [label="DDG: VCPU_SREG_TR"];
"1000252" -> "1000292"  [label="DDG: seg"];
"1000251" -> "1000250"  [label="AST: "];
"1000251" -> "1000255"  [label="CFG: "];
"1000255" -> "1000251"  [label="AST: "];
"1000260" -> "1000251"  [label="CFG: "];
"1000262" -> "1000251"  [label="CFG: "];
"1000251" -> "1000562"  [label="DDG: seg == VCPU_SREG_TR && (selector & (1 << 2))"];
"1000251" -> "1000562"  [label="DDG: selector & (1 << 2)"];
"1000251" -> "1000562"  [label="DDG: seg == VCPU_SREG_TR"];
"1000255" -> "1000251"  [label="DDG: selector"];
"1000255" -> "1000251"  [label="DDG: 1 << 2"];
"1000292" -> "1000291"  [label="AST: "];
"1000292" -> "1000294"  [label="CFG: "];
"1000293" -> "1000292"  [label="AST: "];
"1000294" -> "1000292"  [label="AST: "];
"1000297" -> "1000292"  [label="CFG: "];
"1000291" -> "1000292"  [label="CFG: "];
"1000292" -> "1000562"  [label="DDG: VCPU_SREG_GS"];
"1000292" -> "1000562"  [label="DDG: seg"];
"1000292" -> "1000291"  [label="DDG: seg"];
"1000292" -> "1000291"  [label="DDG: VCPU_SREG_GS"];
"1000292" -> "1000309"  [label="DDG: seg"];
"1000291" -> "1000290"  [label="AST: "];
"1000291" -> "1000295"  [label="CFG: "];
"1000295" -> "1000291"  [label="AST: "];
"1000299" -> "1000291"  [label="CFG: "];
"1000303" -> "1000291"  [label="CFG: "];
"1000291" -> "1000562"  [label="DDG: seg <= VCPU_SREG_GS && !seg_desc.s"];
"1000291" -> "1000562"  [label="DDG: seg <= VCPU_SREG_GS"];
"1000291" -> "1000562"  [label="DDG: !seg_desc.s"];
"1000295" -> "1000291"  [label="DDG: seg_desc.s"];
"1000309" -> "1000308"  [label="AST: "];
"1000309" -> "1000311"  [label="CFG: "];
"1000310" -> "1000309"  [label="AST: "];
"1000311" -> "1000309"  [label="AST: "];
"1000312" -> "1000309"  [label="CFG: "];
"1000313" -> "1000309"  [label="CFG: "];
"1000309" -> "1000562"  [label="DDG: seg"];
"1000309" -> "1000562"  [label="DDG: VCPU_SREG_SS"];
}
