Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Encoder_tb_behav xil_defaultlib.Encoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 20 elements; expected 21 [C:/VivadoBullshit/VivadosBeingAProblem/AES/FullController2/FullController2.srcs/sim_1/new/TotalSystem_TB.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit encoder_tb in library work failed.
