# compile verilog/system verilog design source files
verilog xil_defaultlib  -i "../../../../CPU.srcs" \
"../../../../CPU.srcs/sources/cpu_core.v" \
"../../../../CPU.srcs/sources/cpu_ex.v" \
"../../../../CPU.srcs/sources/cpu_id.v" \
"../../../../CPU.srcs/sources/cpu_if.v" \
"../../../../CPU.srcs/sources/cpu_mem.v" \
"../../../../CPU.srcs/sources/cpu_transmitter.v" \
"../../../../CPU.srcs/sources/instcache.v" \
"../../../../CPU.srcs/sources/reg_pc.v" \
"../../../../CPU.srcs/sources/regfile.v" \
"../../../../CPU.srcs/sources/top.v" \
"../../../../CPU.srcs/sim/test0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
