-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.200 Production Release                        
-- Build Date:                  Mon Jun  2 22:10:04 PDT 2014                        
                                                                                    
-- Generated by:                xph3sle512@cimeld16                                 
-- Generated date:              Tue Dec 13 10:28:07 CET 2016                        

Solution Settings: Main_Trans_Ond_Opt.v2
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/Rendu/src/CPP_for_Catapult/Main_Trans_Ond_opt.h
      /softslin/catapult2011a_200_12/Mgc_home/shared/include/ac_int.h
    $PROJECT_HOME/Rendu/src/CPP_for_Catapult/Main_Trans_Ond_opt.cpp
      $PROJECT_HOME/Rendu/src/CPP_for_Catapult/Main_Trans_Ond_opt.h
        /softslin/catapult2011a_200_12/Mgc_home/shared/include/ac_int.h
    $PROJECT_HOME/Rendu/src/CPP_for_Catapult/TB_Trans_Ond_opt.cpp
  
  Processes/Blocks in Design
    Process                  Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------------------ ----------------------- ------- ---------- ------------ -- --------
    /Main_Trans_Ond_Opt/core                     289 2804765    2805009            0  0          
    Design Total:                                289 2804765    2805009            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 41.670             20.00    0.000000 /Main_Trans_Ond_Opt/core 
    
  I/O Data Ranges
    Port                        Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    --------------------------- ---- -------- --------- --------- ------- -------- --------
    start                       IN   Unsigned         1                                     
    nbLevels:rsc.z              IN   Unsigned         3                                     
    clk                         IN   Unsigned         1                                     
    rst                         IN   Unsigned         1                                     
    Src:rsc:singleport.data_out IN   Unsigned         8                                     
    Dst:rsc:singleport.data_out IN   Unsigned         8                                     
    Vga:rsc:singleport.data_out IN   Unsigned         8                                     
    done                        OUT  Unsigned         1                                     
    nbLevels.triosy.lz          OUT  Unsigned         1                                     
    Src.triosy.lz               OUT  Unsigned         1                                     
    Dst.triosy.lz               OUT  Unsigned         1                                     
    Vga.triosy.lz               OUT  Unsigned         1                                     
    Src:rsc:singleport.data_in  OUT  Unsigned         8                                     
    Src:rsc:singleport.addr     OUT  Unsigned        17                                     
    Src:rsc:singleport.re       OUT  Unsigned         1                                     
    Src:rsc:singleport.we       OUT  Unsigned         1                                     
    Dst:rsc:singleport.data_in  OUT  Unsigned         8                                     
    Dst:rsc:singleport.addr     OUT  Unsigned        17                                     
    Dst:rsc:singleport.re       OUT  Unsigned         1                                     
    Dst:rsc:singleport.we       OUT  Unsigned         1                                     
    Vga:rsc:singleport.data_in  OUT  Unsigned         8                                     
    Vga:rsc:singleport.addr     OUT  Unsigned        17                                     
    Vga:rsc:singleport.re       OUT  Unsigned         1                                     
    Vga:rsc:singleport.we       OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /Main_Trans_Ond_Opt/Src:rsc
      Memory Component: singleport                   Size:         76800 x 8
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                Indices Phys Memory Address         
      ----------------------- ------- ---------------------------
      /Main_Trans_Ond_Opt/Src     0:7 00012bff-00000000 (76799-0) 
      
    Resource Name: /Main_Trans_Ond_Opt/Dst:rsc
      Memory Component: singleport                   Size:         76800 x 8
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                Indices Phys Memory Address         
      ----------------------- ------- ---------------------------
      /Main_Trans_Ond_Opt/Dst     0:7 00012bff-00000000 (76799-0) 
      
    Resource Name: /Main_Trans_Ond_Opt/Vga:rsc
      Memory Component: singleport                   Size:         76800 x 8
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                Indices Phys Memory Address         
      ----------------------- ------- ---------------------------
      /Main_Trans_Ond_Opt/Vga     0:7 00012bff-00000000 (76799-0) 
      
    Resource Name: /Main_Trans_Ond_Opt/nbLevels:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 3
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                     Indices Phys Memory Address     
      ---------------------------- ------- -----------------------
      /Main_Trans_Ond_Opt/nbLevels     0:2 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process                  Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ------------------------ ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /Main_Trans_Ond_Opt/core main               Infinite       4      2805009  116.88 ms                       
    /Main_Trans_Ond_Opt/core  copy_x                 240       1       230640    9.61 ms                       
    /Main_Trans_Ond_Opt/core   copy_y                320       3          960   40.00 us                       
    /Main_Trans_Ond_Opt/core  levels                   5       4      2343725   97.66 ms                       
    /Main_Trans_Ond_Opt/core   passe_x               128       2       295168   12.30 ms                       
    /Main_Trans_Ond_Opt/core    passe_y              256       9         2304   96.01 us                       
    /Main_Trans_Ond_Opt/core   passe_x#1              64       2        73856    3.08 ms                       
    /Main_Trans_Ond_Opt/core    passe_y#1            128       9         1152   48.00 us                       
    /Main_Trans_Ond_Opt/core   copy_x#1              129       2        99717    4.16 ms                       
    /Main_Trans_Ond_Opt/core    copy_y#1             257       3          771   32.13 us                       
    /Main_Trans_Ond_Opt/core  copy_x#2               240       1       230640    9.61 ms                       
    /Main_Trans_Ond_Opt/core   copy_y#2              320       3          960   40.00 us                       
    
  Loop Execution Profile
    Process                  Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ------------------------ ---------------- ------------ -------------------------- ----------------- --------
    /Main_Trans_Ond_Opt/core main                       4                        0.00          2805009           
    /Main_Trans_Ond_Opt/core  copy_x                  240                        0.01           230640           
    /Main_Trans_Ond_Opt/core   copy_y              230400                        8.21           230400           
    /Main_Trans_Ond_Opt/core  levels                   20                        0.00          2343725           
    /Main_Trans_Ond_Opt/core   passe_x               1280                        0.05          1475840           
    /Main_Trans_Ond_Opt/core    passe_y           1474560                       52.57          1474560           
    /Main_Trans_Ond_Opt/core   passe_x#1              640                        0.02           369280           
    /Main_Trans_Ond_Opt/core    passe_y#1          368640                       13.14           368640           
    /Main_Trans_Ond_Opt/core   copy_x#1              1290                        0.05           498585           
    /Main_Trans_Ond_Opt/core    copy_y#1           497295                       17.73           497295           
    /Main_Trans_Ond_Opt/core  copy_x#2                240                        0.01           230640           
    /Main_Trans_Ond_Opt/core   copy_y#2            230400                        8.21           230400           
    
  End of Report
