--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml serial_gen.twx serial_gen.ncd -o serial_gen.twr
serial_gen.pcf -ucf serial_gen.ucf

Design file:              serial_gen.ncd
Physical constraint file: serial_gen.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
data<0>     |    1.344(R)|      SLOW  |   -0.446(R)|      SLOW  |clock_BUFGP       |   0.000|
data<1>     |    1.717(R)|      SLOW  |   -0.775(R)|      FAST  |clock_BUFGP       |   0.000|
data<2>     |    1.444(R)|      SLOW  |   -0.539(R)|      SLOW  |clock_BUFGP       |   0.000|
data<3>     |    2.439(R)|      SLOW  |   -1.192(R)|      FAST  |clock_BUFGP       |   0.000|
data<4>     |    1.914(R)|      SLOW  |   -0.807(R)|      FAST  |clock_BUFGP       |   0.000|
data<5>     |    4.395(R)|      SLOW  |   -0.284(R)|      SLOW  |clock_BUFGP       |   0.000|
data<6>     |    3.856(R)|      SLOW  |   -0.657(R)|      FAST  |clock_BUFGP       |   0.000|
data<7>     |    3.912(R)|      SLOW  |   -0.578(R)|      FAST  |clock_BUFGP       |   0.000|
data<8>     |    1.726(R)|      SLOW  |   -0.766(R)|      FAST  |clock_BUFGP       |   0.000|
data<9>     |    1.475(R)|      SLOW  |   -0.550(R)|      SLOW  |clock_BUFGP       |   0.000|
data<10>    |    1.468(R)|      SLOW  |   -0.542(R)|      SLOW  |clock_BUFGP       |   0.000|
data<11>    |    1.482(R)|      SLOW  |   -0.557(R)|      SLOW  |clock_BUFGP       |   0.000|
data<12>    |    1.847(R)|      SLOW  |   -0.833(R)|      FAST  |clock_BUFGP       |   0.000|
data<13>    |    1.844(R)|      SLOW  |   -0.795(R)|      FAST  |clock_BUFGP       |   0.000|
data<14>    |    1.933(R)|      SLOW  |   -0.905(R)|      FAST  |clock_BUFGP       |   0.000|
data<15>    |    2.050(R)|      SLOW  |   -0.970(R)|      FAST  |clock_BUFGP       |   0.000|
start       |    5.553(R)|      SLOW  |   -1.612(R)|      FAST  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
clear_Color  |         7.251(R)|      SLOW  |         3.756(R)|      FAST  |clock_BUFGP       |   0.000|
clear_Move   |         7.668(R)|      SLOW  |         4.012(R)|      FAST  |clock_BUFGP       |   0.000|
clear_NewGame|         7.417(R)|      SLOW  |         3.858(R)|      FAST  |clock_BUFGP       |   0.000|
clear_Promote|         7.627(R)|      SLOW  |         3.987(R)|      FAST  |clock_BUFGP       |   0.000|
clear_level  |         7.136(R)|      SLOW  |         3.691(R)|      FAST  |clock_BUFGP       |   0.000|
tx           |         8.793(R)|      SLOW  |         4.650(R)|      FAST  |clock_BUFGP       |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    5.123|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 17 06:32:56 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4593 MB



