--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLK_PAR     |    7.932(R)|    0.332(R)|clk_IBUFG         |   0.000|
HALL11      |    3.297(R)|    0.158(R)|clk_IBUFG         |   0.000|
HALL12      |    3.045(R)|    1.170(R)|clk_IBUFG         |   0.000|
HALL13      |    3.031(R)|    0.721(R)|clk_IBUFG         |   0.000|
HALL14      |    3.066(R)|   -0.545(R)|clk_IBUFG         |   0.000|
HALL21      |    1.471(R)|    0.408(R)|clk_IBUFG         |   0.000|
HALL22      |    1.708(R)|    0.765(R)|clk_IBUFG         |   0.000|
HALL23      |    2.465(R)|    0.428(R)|clk_IBUFG         |   0.000|
HALL24      |    2.676(R)|    0.415(R)|clk_IBUFG         |   0.000|
HALL31      |    1.630(R)|    0.171(R)|clk_IBUFG         |   0.000|
HALL32      |    0.683(R)|    0.928(R)|clk_IBUFG         |   0.000|
HALL33      |    1.253(R)|    0.473(R)|clk_IBUFG         |   0.000|
HALL34      |    0.914(R)|    0.738(R)|clk_IBUFG         |   0.000|
MOTOR_NUM<0>|    6.116(R)|   -1.082(R)|clk_IBUFG         |   0.000|
MOTOR_NUM<1>|    5.203(R)|   -0.975(R)|clk_IBUFG         |   0.000|
PARITY_IN   |    6.493(R)|   -1.577(R)|clk_IBUFG         |   0.000|
RPM_IN<0>   |    6.106(R)|    0.232(R)|clk_IBUFG         |   0.000|
RPM_IN<1>   |    5.858(R)|    0.774(R)|clk_IBUFG         |   0.000|
RPM_IN<2>   |    5.230(R)|    0.709(R)|clk_IBUFG         |   0.000|
RPM_IN<3>   |    5.077(R)|    0.932(R)|clk_IBUFG         |   0.000|
RPM_IN<4>   |    4.889(R)|    0.838(R)|clk_IBUFG         |   0.000|
RPM_IN<5>   |    5.113(R)|    0.289(R)|clk_IBUFG         |   0.000|
RPM_IN<6>   |    4.740(R)|    0.984(R)|clk_IBUFG         |   0.000|
RPM_IN<7>   |    4.621(R)|    1.010(R)|clk_IBUFG         |   0.000|
TXE         |    6.012(R)|   -2.031(R)|clk_IBUFG         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_USB<0> |   11.138(R)|clk_IBUFG         |   0.000|
DATA_USB<1> |   10.079(R)|clk_IBUFG         |   0.000|
DATA_USB<2> |    9.876(R)|clk_IBUFG         |   0.000|
DATA_USB<3> |   11.793(R)|clk_IBUFG         |   0.000|
DATA_USB<4> |   10.126(R)|clk_IBUFG         |   0.000|
DATA_USB<5> |   11.037(R)|clk_IBUFG         |   0.000|
DATA_USB<6> |   11.035(R)|clk_IBUFG         |   0.000|
DATA_USB<7> |   10.631(R)|clk_IBUFG         |   0.000|
LED<1>      |   10.994(R)|clk_IBUFG         |   0.000|
LED<2>      |   10.764(R)|clk_IBUFG         |   0.000|
LED<3>      |   10.718(R)|clk_IBUFG         |   0.000|
M1n1        |   12.272(R)|clk_IBUFG         |   0.000|
M1n2        |   11.260(R)|clk_IBUFG         |   0.000|
M1n3        |   11.264(R)|clk_IBUFG         |   0.000|
M1n4        |   12.194(R)|clk_IBUFG         |   0.000|
M1p1        |   12.043(R)|clk_IBUFG         |   0.000|
M1p2        |   10.303(R)|clk_IBUFG         |   0.000|
M1p3        |   11.038(R)|clk_IBUFG         |   0.000|
M1p4        |   11.164(R)|clk_IBUFG         |   0.000|
M2n1        |   12.459(R)|clk_IBUFG         |   0.000|
M2n2        |   10.368(R)|clk_IBUFG         |   0.000|
M2n3        |   10.653(R)|clk_IBUFG         |   0.000|
M2n4        |   12.242(R)|clk_IBUFG         |   0.000|
M2p1        |   11.569(R)|clk_IBUFG         |   0.000|
M2p2        |    9.513(R)|clk_IBUFG         |   0.000|
M2p3        |   11.201(R)|clk_IBUFG         |   0.000|
M2p4        |   11.710(R)|clk_IBUFG         |   0.000|
M3n1        |   11.560(R)|clk_IBUFG         |   0.000|
M3n2        |   10.195(R)|clk_IBUFG         |   0.000|
M3n3        |   11.068(R)|clk_IBUFG         |   0.000|
M3n4        |   12.803(R)|clk_IBUFG         |   0.000|
M3p1        |   12.282(R)|clk_IBUFG         |   0.000|
M3p2        |    9.692(R)|clk_IBUFG         |   0.000|
M3p3        |   11.543(R)|clk_IBUFG         |   0.000|
M3p4        |   11.861(R)|clk_IBUFG         |   0.000|
USB_WR      |   11.226(R)|clk_IBUFG         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock TEST_KEY<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    1.068|    1.068|
TEST_KEY<1>    |         |         |    0.802|    0.802|
TEST_KEY<2>    |         |         |    0.995|    0.995|
TEST_KEY<3>    |         |         |    1.489|    1.489|
clk            |         |         |    5.952|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    2.322|    2.322|
TEST_KEY<1>    |         |         |    2.056|    2.056|
TEST_KEY<2>    |         |         |    2.249|    2.249|
TEST_KEY<3>    |         |         |    2.743|    2.743|
clk            |         |         |    5.952|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    1.144|    1.144|
TEST_KEY<1>    |         |         |    0.878|    0.878|
TEST_KEY<2>    |         |         |    1.071|    1.071|
TEST_KEY<3>    |         |         |    1.565|    1.565|
clk            |         |         |    5.952|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    0.992|    0.992|
TEST_KEY<1>    |         |         |    0.726|    0.726|
TEST_KEY<2>    |         |         |    0.919|    0.919|
TEST_KEY<3>    |         |         |    1.413|    1.413|
clk            |         |         |    5.952|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |    8.919|         |         |
TEST_KEY<1>    |         |    8.919|         |         |
TEST_KEY<2>    |         |    8.919|         |         |
TEST_KEY<3>    |         |    8.919|         |         |
clk            |   30.690|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Feb 23 13:57:14 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



