/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [4:0] _04_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [22:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [29:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~celloutsig_0_2z[0];
  assign celloutsig_1_18z = ~((celloutsig_1_2z[6] | celloutsig_1_7z) & (celloutsig_1_11z | celloutsig_1_16z));
  assign celloutsig_0_0z = in_data[3] | ~(in_data[80]);
  assign celloutsig_0_13z = celloutsig_0_12z[2] | ~(_00_);
  assign celloutsig_1_5z = _01_ | ~(_02_);
  reg [2:0] _10_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _10_ <= 3'h0;
    else _10_ <= { in_data[6:5], celloutsig_0_9z };
  assign { _03_[2], _00_, _03_[0] } = _10_;
  reg [4:0] _11_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _11_ <= 5'h00;
    else _11_ <= celloutsig_1_3z[5:1];
  assign { _04_[4], _01_, _02_, _04_[1:0] } = _11_;
  assign celloutsig_0_6z = in_data[53:50] / { 1'h1, celloutsig_0_5z[4:2] };
  assign celloutsig_0_12z = { in_data[64:62], 1'h0 } / { 1'h1, celloutsig_0_8z[12:10] };
  assign celloutsig_0_18z = { celloutsig_0_2z, _03_[2], _00_, _03_[0], celloutsig_0_7z } === { celloutsig_0_5z[2:1], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[121:118] === in_data[141:138];
  assign celloutsig_1_15z = { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_8z, _04_[4], _01_, _02_, _04_[1:0], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_7z } <= { in_data[168:163], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_14z = celloutsig_0_1z <= { in_data[86:83], celloutsig_0_9z };
  assign celloutsig_1_11z = celloutsig_1_3z[9:3] && in_data[128:122];
  assign celloutsig_1_6z = in_data[179:168] && celloutsig_1_2z[19:8];
  assign celloutsig_0_5z = celloutsig_0_4z[7:2] * in_data[48:43];
  assign celloutsig_0_8z[15:1] = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z } * { celloutsig_0_5z[3:0], celloutsig_0_4z[11:1] };
  assign celloutsig_0_19z = { celloutsig_0_5z[4:0], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z } * { celloutsig_0_8z[15:1], 1'h0, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[57] ? in_data[10:6] : { in_data[31:28], celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_1z ? in_data[137:108] : { in_data[169:142], 2'h0 };
  assign celloutsig_1_3z = - { celloutsig_1_2z[10:7], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_9z = - { _04_[4], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_16z = & { celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_3z[10:4] };
  assign celloutsig_0_9z = & celloutsig_0_5z[4:2];
  assign celloutsig_1_8z = & { celloutsig_1_7z, celloutsig_1_2z[23:1] };
  assign celloutsig_1_13z = | { in_data[138:137], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_19z = celloutsig_1_9z[0] & celloutsig_1_16z;
  assign celloutsig_1_1z = ^ { in_data[129:111], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = ^ in_data[184:172];
  assign celloutsig_0_20z = { celloutsig_0_2z[4], celloutsig_0_13z, celloutsig_0_17z } >>> celloutsig_0_8z[8:4];
  assign celloutsig_0_17z = celloutsig_0_5z[4:2] - { _03_[2], _00_, celloutsig_0_7z };
  assign celloutsig_0_2z = celloutsig_0_1z - { in_data[11:8], celloutsig_0_0z };
  assign celloutsig_0_3z = ~((in_data[82] & celloutsig_0_2z[3]) | celloutsig_0_1z[3]);
  assign celloutsig_1_10z = ~((celloutsig_1_0z & celloutsig_1_2z[29]) | (_04_[4] & celloutsig_1_1z));
  assign celloutsig_0_4z[11:1] = in_data[64:54] ^ { celloutsig_0_1z[4:1], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign _03_[1] = _00_;
  assign _04_[3:2] = { _01_, _02_ };
  assign celloutsig_0_4z[0] = 1'h0;
  assign celloutsig_0_8z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[54:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
