// Seed: 3465845059
module module_0 (
    input wand id_0,
    input wire id_1,
    input supply1 id_2,
    input tri id_3,
    input wire id_4
);
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output tri id_2,
    input supply0 id_3,
    output tri id_4,
    input uwire id_5,
    input tri0 id_6,
    output wor id_7,
    output tri1 id_8,
    input uwire id_9,
    output wand id_10,
    input tri1 id_11,
    output logic id_12
);
  assign id_10 = -1;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_1,
      id_5,
      id_11
  );
  wire id_14;
  id_15 :
  assert property (@(posedge id_11) -1)
  else id_12 = id_9 ^ 1'h0;
  assign id_4 = 1;
  wire id_16;
  ;
  assign id_12 = id_1;
endmodule
