/*
     Copyright (c) 2022 SMIC             
     Filename:      RAM64_tt_1.8_25.lib
     IP code:       S018RF2P
     Version:       0.2.b
     CreateDate:    Oct 31, 2022        
                    
    Synopsys Technology Library for 2-PORT Register File
    SMIC 0.18um G Logic Process

    Configuration: -instname RAM64 -rows 16 -bits 24 -mux 4 
    Redundancy: Off
    Bit-Write: Off
*/

/* DISCLAIMER                                                                      */
/*                                                                                 */  
/*   SMIC hereby provides the quality information to you but makes no claims,      */
/* promises or guarantees about the accuracy, completeness, or adequacy of the     */
/* information herein. The information contained herein is provided on an "AS IS"  */
/* basis without any warranty, and SMIC assumes no obligation to provide support   */
/* of any kind or otherwise maintain the information.                              */  
/*   SMIC disclaims any representation that the information does not infringe any  */
/* intellectual property rights or proprietary rights of any third parties. SMIC   */
/* makes no other warranty, whether express, implied or statutory as to any        */
/* matter whatsoever, including but not limited to the accuracy or sufficiency of  */
/* any information or the merchantability and fitness for a particular purpose.    */
/* Neither SMIC nor any of its representatives shall be liable for any cause of    */
/* action incurred to connect to this service.                                     */  
/*                                                                                 */
/* STATEMENT OF USE AND CONFIDENTIALITY                                            */  
/*                                                                                 */  
/*   The following/attached material contains confidential and proprietary         */  
/* information of SMIC. This material is based upon information which SMIC         */  
/* considers reliable, but SMIC neither represents nor warrants that such          */
/* information is accurate or complete, and it must not be relied upon as such.    */
/* This information was prepared for informational purposes and is for the use     */
/* by SMIC's customer only. SMIC reserves the right to make changes in the         */  
/* information at any time without notice.                                         */  
/*   No part of this information may be reproduced, transmitted, transcribed,      */  
/* stored in a retrieval system, or translated into any human or computer          */ 
/* language, in any form or by any means, electronic, mechanical, magnetic,        */  
/* optical, chemical, manual, or otherwise, without the prior written consent of   */
/* SMIC. Any unauthorized use or disclosure of this material is strictly           */  
/* prohibited and may be unlawful. By accepting this material, the receiving       */  
/* party shall be deemed to have acknowledged, accepted, and agreed to be bound    */
/* by the foregoing limitations and restrictions. Thank you.                       */  
/*                                                                                 */  
library(RAM64_tt_1.8_25) {
	delay_model		: table_lookup;
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature         : 25;
	nom_voltage		: 1.8;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	: "1kohm";

	/* additional header data */
	default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.005;
	default_input_pin_cap		: 0.005;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 2.000;

      /* default attributes */
      default_leakage_power_density : 0.0;
      slew_derate_from_library      : 1.000;
      slew_lower_threshold_pct_fall : 10.000;
      slew_upper_threshold_pct_fall : 90.000;
      slew_lower_threshold_pct_rise : 10.000;
      slew_upper_threshold_pct_rise : 90.000;
      input_threshold_pct_fall      : 50.000;
      input_threshold_pct_rise      : 50.000;
      output_threshold_pct_fall     : 50.000;
      output_threshold_pct_rise     : 50.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall                : 0.000;
	k_temp_cell_rise		: 0.000;
	k_temp_hold_fall                : 0.000;
	k_temp_hold_rise                : 0.000;
	k_temp_min_pulse_width_high     : 0.000;
	k_temp_min_pulse_width_low      : 0.000;
	k_temp_min_period               : 0.000;
	k_temp_rise_propagation         : 0.000;
	k_temp_fall_propagation         : 0.000;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.000;
	k_temp_recovery_rise            : 0.000;
	k_temp_setup_fall               : 0.000;
	k_temp_setup_rise               : 0.000;
	k_volt_cell_fall                : 0.000;
	k_volt_cell_rise                : 0.000;
	k_volt_hold_fall                : 0.000;
	k_volt_hold_rise                : 0.000;
	k_volt_min_pulse_width_high     : 0.000;
	k_volt_min_pulse_width_low      : 0.000;
	k_volt_min_period               : 0.000;
	k_volt_rise_propagation         : 0.000;
	k_volt_fall_propagation         : 0.000;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : 0.000;
	k_volt_recovery_rise            : 0.000;
	k_volt_setup_fall               : 0.000;
	k_volt_setup_rise               : 0.000;


        operating_conditions(tt_1.8_25) {
		process	         : 1;
		temperature	 : 25;
		voltage	         : 1.8;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : tt_1.8_25;
	  wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
        lu_table_template(RAM64_bist_mux_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        lu_table_template(RAM64_mux_mem_out_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        lu_table_template(RAM64_mem_out_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	  lu_table_template(RAM64_bist_mux_slew_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	  lu_table_template(RAM64_mem_out_slew_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	  lu_table_template(RAM64_clk_setup_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	  lu_table_template(RAM64_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        
     power_lut_template(RAM64_energy_template_clkslew_load) {
           variable_1 : input_transition_time;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        
     power_lut_template(RAM64_energy_template_sigslew_load) {
           variable_1 : input_transition_time;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
      power_lut_template(RAM64_energy_template_load) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
      power_lut_template(RAM64_energy_template_clkslew) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001");
        }
      power_lut_template(RAM64_energy_template_sigslew) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001");
        }
	library_features(report_delay_calculation);
	type (RAM64_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 24;
		bit_from : 23;
		bit_to : 0 ;
		downto : true ;
	}

	type (RAM64_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 6;
		bit_from : 5;
		bit_to : 0 ;
		downto : true ;
	}
        type (RAM64_S) {
		base_type : array ;
		data_type : bit ;
		bit_width : 3;
		bit_from : 2;
		bit_to : 0 ;
		downto : true ;
	}


cell(RAM64) {
	area		 : 50244.756;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
      interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 6;
		word_width : 24;
	}

        bus(QA)   {
            bus_type : RAM64_DATA;
		direction : output;
		max_capacitance : 1.720;
                memory_read() {
			address : AA;
		}
                timing() {
                        related_pin :   "CLKA" ;
                        timing_type : rising_edge ;
                        timing_sense : non_unate;
                        
              cell_rise(RAM64_mem_out_delay_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.000, 0.060, 0.120, 0.240, 0.560, 1.120, 1.720");
                        values(\
			"1.369, 1.433, 1.490, 1.604, 1.900, 2.421, 2.978",\
			"1.381, 1.444, 1.501, 1.613, 1.911, 2.432, 2.990",\
			"1.381, 1.444, 1.500, 1.612, 1.910, 2.432, 2.990",\
			"1.364, 1.426, 1.483, 1.596, 1.894, 2.414, 2.973",\
			"1.311, 1.372, 1.429, 1.543, 1.840, 2.361, 2.920",\
			"1.164, 1.227, 1.284, 1.395, 1.692, 2.214, 2.773",\
			"1.075, 1.138, 1.195, 1.307, 1.605, 2.126, 2.685"\
                        );
                        }
                        rise_transition(RAM64_mem_out_slew_template) {
                        index_1("0.000, 0.060, 0.120, 0.240, 0.560, 1.120, 1.720");
			values("0.037, 0.150, 0.268, 0.507, 1.150, 2.277, 3.476");
                        }
                        
               cell_fall(RAM64_mem_out_delay_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.000, 0.060, 0.120, 0.240, 0.560, 1.120, 1.720");
                        values(\
			"1.338, 1.400, 1.446, 1.537, 1.774, 2.190, 2.635",\
			"1.350, 1.412, 1.457, 1.546, 1.785, 2.202, 2.647",\
			"1.349, 1.411, 1.457, 1.545, 1.784, 2.201, 2.647",\
			"1.333, 1.394, 1.439, 1.529, 1.768, 2.184, 2.629",\
			"1.279, 1.340, 1.386, 1.475, 1.714, 2.130, 2.576",\
			"1.133, 1.194, 1.240, 1.327, 1.566, 1.983, 2.429",\
			"1.044, 1.105, 1.151, 1.240, 1.479, 1.895, 2.341"\
                        );
                        }
                        
                        fall_transition(RAM64_mem_out_slew_template) {
                        index_1("0.000, 0.060, 0.120, 0.240, 0.560, 1.120, 1.720");
			values("0.042, 0.116, 0.189, 0.345, 0.780, 1.537, 2.351");
                        }
            }
        }
        pin(CLKA)   {
		direction : input;
		capacitance : 0.099;
                clock : true;
                max_transition : 2.000;
                timing() {
                        related_pin     : "CLKB" ;
			when : "!CENA & !CENB";
                        sdf_cond : "clkconfB_flag";
                        timing_type     : setup_rising ;
                        rise_constraint(RAM64_clk_setup_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
                         "1.807, 1.807, 1.807, 1.807, 1.807, 1.807, 1.807",\
                         "1.807, 1.807, 1.807, 1.807, 1.807, 1.807, 1.807",\
                         "1.807, 1.807, 1.807, 1.807, 1.807, 1.807, 1.807",\
                         "1.807, 1.807, 1.807, 1.807, 1.807, 1.807, 1.807",\
                         "1.807, 1.807, 1.807, 1.807, 1.807, 1.807, 1.807",\
                         "1.807, 1.807, 1.807, 1.807, 1.807, 1.807, 1.807",\
                         "1.807, 1.807, 1.807, 1.807, 1.807, 1.807, 1.807"\
                        );
                        }
                 }
                min_pulse_width_high  : 0.070 ;
                min_pulse_width_low   : 0.290 ;
                min_period            : 1.807 ;

                internal_power(){
                        when : "(!CENA )";
                        
                        rise_power(RAM64_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("50.815, 50.815")
                        }
                        
                        fall_power(RAM64_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.000, 0.000")
                        }
                }
                 internal_power(){
                        when : "(CENA)";

                        rise_power(RAM64_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.319, 0.319")
                        }

                        fall_power(RAM64_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.000, 0.000")
                        }
                        }
                }

        pin(CENA)   {
                direction : input;
                capacitance : 0.011;
                timing() {
                        related_pin     : CLKA;
                        timing_type     : setup_rising ;
                        
                        rise_constraint(RAM64_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
			"0.421, 0.435, 0.445, 0.455, 0.438, 0.397, 0.372",\
			"0.412, 0.428, 0.434, 0.446, 0.430, 0.389, 0.367",\
			"0.417, 0.430, 0.435, 0.444, 0.432, 0.393, 0.370",\
			"0.433, 0.444, 0.453, 0.456, 0.448, 0.406, 0.385",\
			"0.484, 0.498, 0.508, 0.511, 0.500, 0.462, 0.425",\
			"0.630, 0.643, 0.650, 0.653, 0.637, 0.598, 0.569",\
			"0.713, 0.723, 0.729, 0.738, 0.720, 0.675, 0.649"\
                        );
                        }
                        
                        fall_constraint(RAM64_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
			"0.455, 0.474, 0.501, 0.556, 0.646, 0.807, 0.884",\
			"0.457, 0.475, 0.504, 0.557, 0.648, 0.809, 0.885",\
			"0.477, 0.494, 0.526, 0.580, 0.667, 0.827, 0.903",\
			"0.524, 0.540, 0.574, 0.626, 0.707, 0.874, 0.950",\
			"0.606, 0.624, 0.654, 0.703, 0.791, 0.950, 1.024",\
			"0.743, 0.757, 0.782, 0.838, 0.932, 1.095, 1.173",\
			"0.802, 0.819, 0.846, 0.905, 0.996, 1.164, 1.238"\
                        );
                        }
                } 
                timing() {
                        related_pin     : CLKA;
                        timing_type     : hold_rising ;
                        
                        rise_constraint(RAM64_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100"\
                        );
                        }
                        
                        fall_constraint(RAM64_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100"\
                        );
                        }
               }
        }


        bus(AA)   {
                bus_type : RAM64_ADDRESS;
                direction : input;
                capacitance : 0.006;
                timing() {
                        related_pin     : CLKA;
			when : "!CENA";
                        sdf_cond : "CEA_flag";
                        timing_type     : setup_rising ;
                        
                        rise_constraint(RAM64_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
                        "0.644, 0.660, 0.678, 0.695, 0.710, 0.698, 0.684",\
			"0.632, 0.648, 0.665, 0.685, 0.698, 0.686, 0.675",\
			"0.632, 0.649, 0.666, 0.685, 0.698, 0.688, 0.676",\
			"0.647, 0.663, 0.680, 0.697, 0.710, 0.703, 0.690",\
			"0.695, 0.714, 0.731, 0.747, 0.759, 0.749, 0.742",\
			"0.839, 0.856, 0.873, 0.890, 0.900, 0.895, 0.876",\
			"0.918, 0.935, 0.954, 0.969, 0.980, 0.971, 0.958"\
			);
                        }
                        
                        fall_constraint(RAM64_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
                        "0.750, 0.771, 0.798, 0.860, 0.968, 1.142, 1.218",\
			"0.738, 0.759, 0.788, 0.848, 0.956, 1.129, 1.208",\
			"0.738, 0.759, 0.789, 0.849, 0.956, 1.131, 1.210",\
			"0.753, 0.773, 0.803, 0.864, 0.971, 1.144, 1.222",\
			"0.801, 0.824, 0.853, 0.911, 1.022, 1.193, 1.274",\
			"0.946, 0.965, 0.994, 1.055, 1.162, 1.336, 1.411",\
			"1.029, 1.047, 1.075, 1.137, 1.248, 1.418, 1.497"\
			);
                        }
                } 
                timing() {
                        related_pin     : CLKA;
			when : "!CENA";
                        sdf_cond : "CEA_flag";
                        timing_type     : hold_rising ;
                        
                        rise_constraint(RAM64_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
                        "0.556, 0.540, 0.522, 0.504, 0.494, 0.503, 0.520",\
			"0.568, 0.552, 0.534, 0.516, 0.503, 0.515, 0.528",\
			"0.566, 0.551, 0.534, 0.516, 0.503, 0.513, 0.528",\
			"0.552, 0.537, 0.520, 0.502, 0.490, 0.500, 0.513",\
			"0.503, 0.487, 0.470, 0.452, 0.439, 0.451, 0.464",\
			"0.363, 0.345, 0.330, 0.310, 0.309, 0.309, 0.324",\
			"0.309, 0.309, 0.309, 0.309, 0.309, 0.309, 0.309"\
			);
                        }
                        
                        fall_constraint(RAM64_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
                        "0.299, 0.279, 0.250, 0.192, 0.097, 0.072, 0.072",\
			"0.311, 0.291, 0.261, 0.203, 0.107, 0.072, 0.072",\
			"0.310, 0.290, 0.261, 0.203, 0.106, 0.072, 0.072",\
			"0.295, 0.277, 0.247, 0.189, 0.092, 0.072, 0.072",\
			"0.246, 0.226, 0.197, 0.139, 0.072, 0.072, 0.072",\
			"0.106, 0.084, 0.072, 0.072, 0.072, 0.072, 0.072",\
			"0.072, 0.072, 0.072, 0.072, 0.072, 0.072, 0.072"\
			);
                        }
               }
                internal_power(){
                        when : "CENA";
                        
                        rise_power(RAM64_energy_template_sigslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.543, 0.543")
                        }
                        
                        fall_power(RAM64_energy_template_sigslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.543, 0.543")
                        }
                }
        }
        pin(CLKB)   {
		direction : input;
		capacitance : 0.099;
                clock : true;
                max_transition : 2.000;
                timing() {
                        related_pin     : "CLKA" ;
			when : "!CENA & !CENB";
                        sdf_cond : "clkconfA_flag";
                        timing_type     : setup_rising ;
                        rise_constraint(RAM64_clk_setup_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
                         "1.807, 1.807, 1.807, 1.807, 1.807, 1.807, 1.807",\
                         "1.807, 1.807, 1.807, 1.807, 1.807, 1.807, 1.807",\
                         "1.807, 1.807, 1.807, 1.807, 1.807, 1.807, 1.807",\
                         "1.807, 1.807, 1.807, 1.807, 1.807, 1.807, 1.807",\
                         "1.807, 1.807, 1.807, 1.807, 1.807, 1.807, 1.807",\
                         "1.807, 1.807, 1.807, 1.807, 1.807, 1.807, 1.807",\
                         "1.807, 1.807, 1.807, 1.807, 1.807, 1.807, 1.807"\
                        );
                        }
                 }
                 min_pulse_width_high : 0.070 ;
                 min_pulse_width_low  : 0.290 ;
                 min_period           : 1.807 ;

                 internal_power(){
                        when : "(!CENB) \
                                 ";
                        rise_power(RAM64_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("47.341, 47.341")
                        }
                        
                        fall_power(RAM64_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.000, 0.000")
                        }
                }
                internal_power(){

                       when : "(CENB)";
                        
                        rise_power(RAM64_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.319, 0.319")
                        }
                        
                        fall_power(RAM64_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.000, 0.000")
                        }
                }
        }
        pin(CENB)   {
                direction : input;
                capacitance : 0.011;
                timing() {
                        related_pin     : CLKB;
                        timing_type     : setup_rising ;
                        
                        rise_constraint(RAM64_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
			"0.421, 0.435, 0.445, 0.455, 0.438, 0.397, 0.372",\
			"0.412, 0.428, 0.434, 0.446, 0.430, 0.389, 0.367",\
			"0.417, 0.430, 0.435, 0.444, 0.432, 0.393, 0.370",\
			"0.433, 0.444, 0.453, 0.456, 0.448, 0.406, 0.385",\
			"0.484, 0.498, 0.508, 0.511, 0.500, 0.462, 0.425",\
			"0.630, 0.643, 0.650, 0.653, 0.637, 0.598, 0.569",\
			"0.713, 0.723, 0.729, 0.738, 0.720, 0.675, 0.649"\
                        );
                        }
                        
                        fall_constraint(RAM64_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
			"0.455, 0.474, 0.501, 0.556, 0.646, 0.807, 0.884",\
			"0.457, 0.475, 0.504, 0.557, 0.648, 0.809, 0.885",\
			"0.477, 0.494, 0.526, 0.580, 0.667, 0.827, 0.903",\
			"0.524, 0.540, 0.574, 0.626, 0.707, 0.874, 0.950",\
			"0.606, 0.624, 0.654, 0.703, 0.791, 0.950, 1.024",\
			"0.743, 0.757, 0.782, 0.838, 0.932, 1.095, 1.173",\
			"0.802, 0.819, 0.846, 0.905, 0.996, 1.164, 1.238"\
                        );
                        }
                } 
                timing() {
                        related_pin     : CLKB;
                        timing_type     : hold_rising ;
                        
                        rise_constraint(RAM64_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100"\
                        );
                        }
                        
                        fall_constraint(RAM64_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100"\
                        );
                        }
               }
        }
        bus(AB)   {
                bus_type : RAM64_ADDRESS;
                direction : input;
                capacitance : 0.006;
               timing() {
                        related_pin     : CLKB;
			when : "!CENB";
                        sdf_cond : "CEB_flag";
                        timing_type     : setup_rising ;
                        
                        rise_constraint(RAM64_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
                        "0.644, 0.660, 0.678, 0.695, 0.710, 0.698, 0.684",\
			"0.632, 0.648, 0.665, 0.685, 0.698, 0.686, 0.675",\
			"0.632, 0.649, 0.666, 0.685, 0.698, 0.688, 0.676",\
			"0.647, 0.663, 0.680, 0.697, 0.710, 0.703, 0.690",\
			"0.695, 0.714, 0.731, 0.747, 0.759, 0.749, 0.742",\
			"0.839, 0.856, 0.873, 0.890, 0.900, 0.895, 0.876",\
			"0.918, 0.935, 0.954, 0.969, 0.980, 0.971, 0.958"\
			);
                        }
                        
                        fall_constraint(RAM64_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
                        "0.750, 0.771, 0.798, 0.860, 0.968, 1.142, 1.218",\
			"0.738, 0.759, 0.788, 0.848, 0.956, 1.129, 1.208",\
			"0.738, 0.759, 0.789, 0.849, 0.956, 1.131, 1.210",\
			"0.753, 0.773, 0.803, 0.864, 0.971, 1.144, 1.222",\
			"0.801, 0.824, 0.853, 0.911, 1.022, 1.193, 1.274",\
			"0.946, 0.965, 0.994, 1.055, 1.162, 1.336, 1.411",\
			"1.029, 1.047, 1.075, 1.137, 1.248, 1.418, 1.497"\
			);
                        }
                } 
               timing() {
                        related_pin     : CLKB;
			when : "!CENB";
                        sdf_cond : "CEB_flag";
                        timing_type     : hold_rising ;
                        
                        rise_constraint(RAM64_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
                        "0.556, 0.540, 0.522, 0.504, 0.494, 0.503, 0.520",\
			"0.568, 0.552, 0.534, 0.516, 0.503, 0.515, 0.528",\
			"0.566, 0.551, 0.534, 0.516, 0.503, 0.513, 0.528",\
			"0.552, 0.537, 0.520, 0.502, 0.490, 0.500, 0.513",\
			"0.503, 0.487, 0.470, 0.452, 0.439, 0.451, 0.464",\
			"0.363, 0.345, 0.330, 0.310, 0.309, 0.309, 0.324",\
			"0.309, 0.309, 0.309, 0.309, 0.309, 0.309, 0.309"\
			);
                        }
                        
                        fall_constraint(RAM64_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
                        "0.299, 0.279, 0.250, 0.192, 0.097, 0.072, 0.072",\
			"0.311, 0.291, 0.261, 0.203, 0.107, 0.072, 0.072",\
			"0.310, 0.290, 0.261, 0.203, 0.106, 0.072, 0.072",\
			"0.295, 0.277, 0.247, 0.189, 0.092, 0.072, 0.072",\
			"0.246, 0.226, 0.197, 0.139, 0.072, 0.072, 0.072",\
			"0.106, 0.084, 0.072, 0.072, 0.072, 0.072, 0.072",\
			"0.072, 0.072, 0.072, 0.072, 0.072, 0.072, 0.072"\
			);
                        }
               }
               internal_power(){
	
                        when : "CENB";
                        
                        rise_power(RAM64_energy_template_sigslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.543, 0.543")
                        }
                        
                        fall_power(RAM64_energy_template_sigslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.543, 0.543")
                        }
                }
        }
        bus(DB)   {
                bus_type : RAM64_DATA;
                memory_write() {
                        address : AB;
                        clocked_on : "CLKB";
                }
                direction : input;
                capacitance : 0.005;
                timing() {
                        related_pin     : CLKB;

			when : "!CENB";
                        sdf_cond : "CEB_flag";
                        timing_type     : setup_rising ;
                        
                        rise_constraint(RAM64_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
                        "0.507, 0.515, 0.521, 0.521, 0.514, 0.475, 0.449",\
			"0.495, 0.503, 0.508, 0.511, 0.503, 0.463, 0.442",\
			"0.495, 0.504, 0.509, 0.510, 0.503, 0.465, 0.442",\
			"0.510, 0.518, 0.523, 0.523, 0.514, 0.481, 0.456",\
			"0.557, 0.569, 0.573, 0.573, 0.563, 0.526, 0.508",\
			"0.702, 0.711, 0.716, 0.715, 0.703, 0.671, 0.640",\
			"0.780, 0.790, 0.796, 0.794, 0.784, 0.747, 0.725"\
			);
                        }
                        
                        fall_constraint(RAM64_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
                        "0.401, 0.422, 0.451, 0.502, 0.589, 0.737, 0.806",\
			"0.389, 0.411, 0.440, 0.493, 0.578, 0.725, 0.793",\
			"0.389, 0.411, 0.440, 0.493, 0.578, 0.726, 0.794",\
			"0.405, 0.425, 0.454, 0.506, 0.591, 0.740, 0.808",\
			"0.452, 0.476, 0.505, 0.556, 0.640, 0.789, 0.860",\
			"0.596, 0.618, 0.647, 0.699, 0.781, 0.932, 0.997",\
			"0.674, 0.697, 0.728, 0.776, 0.862, 1.009, 1.077"\
			);
                        }
                } 
                timing() {
                        related_pin     : CLKB;
			when : "!CENB";
                        sdf_cond : "CEB_flag";
                        timing_type     : hold_rising ;
                        
                        rise_constraint(RAM64_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
                        "0.086, 0.077, 0.072, 0.070, 0.082, 0.117, 0.143",\
			"0.098, 0.089, 0.084, 0.082, 0.091, 0.129, 0.151",\
			"0.096, 0.089, 0.084, 0.082, 0.090, 0.126, 0.150",\
			"0.082, 0.075, 0.069, 0.069, 0.078, 0.113, 0.136",\
			"0.033, 0.025, 0.020, 0.018, 0.027, 0.064, 0.087",\
			"0.011, 0.011, 0.011, 0.011, 0.011, 0.011, 0.011",\
			"0.011, 0.011, 0.011, 0.011, 0.011, 0.011, 0.011"\
			);
                        }
                        
                        fall_constraint(RAM64_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 0.800, 1.200, 2.000");
                        values(\
                        "0.211, 0.189, 0.160, 0.108, 0.038, 0.038, 0.038",\
			"0.223, 0.201, 0.172, 0.120, 0.038, 0.038, 0.038",\
			"0.221, 0.201, 0.171, 0.119, 0.038, 0.038, 0.038",\
			"0.207, 0.187, 0.157, 0.105, 0.038, 0.038, 0.038",\
			"0.157, 0.137, 0.108, 0.055, 0.038, 0.038, 0.038",\
			"0.038, 0.038, 0.038, 0.038, 0.038, 0.038, 0.038",\
			"0.038, 0.038, 0.038, 0.038, 0.038, 0.038, 0.038"\
			);
                        }
               }
        }

        cell_leakage_power : 0.047126 ;
        
}
}
