initSidebarItems({"struct":[["CAL_CTL6_SPEC","SA trim LP/ULP"],["R","Register `CAL_CTL6` reader"],["SA_CTL_TRIM_T1_LP_HV_R","Field `SA_CTL_TRIM_T1_LP_HV` reader - clk_trk delay"],["SA_CTL_TRIM_T1_LP_HV_W","Field `SA_CTL_TRIM_T1_LP_HV` writer - clk_trk delay"],["SA_CTL_TRIM_T1_ULP_HV_R","Field `SA_CTL_TRIM_T1_ULP_HV` reader - clk_trk delay"],["SA_CTL_TRIM_T1_ULP_HV_W","Field `SA_CTL_TRIM_T1_ULP_HV` writer - clk_trk delay"],["SA_CTL_TRIM_T4_LP_HV_R","Field `SA_CTL_TRIM_T4_LP_HV` reader - SA_CTL_TRIM_T4_LP_HV<2>= eqi (eq current trim) SA_CTL_TRIM_T4_LP_HV<1:0> = eqc (eq cap trim)"],["SA_CTL_TRIM_T4_LP_HV_W","Field `SA_CTL_TRIM_T4_LP_HV` writer - SA_CTL_TRIM_T4_LP_HV<2>= eqi (eq current trim) SA_CTL_TRIM_T4_LP_HV<1:0> = eqc (eq cap trim)"],["SA_CTL_TRIM_T4_ULP_HV_R","Field `SA_CTL_TRIM_T4_ULP_HV` reader - SA_CTL_TRIM_T4_ULP_HV<2>= eqi (eq current trim) SA_CTL_TRIM_T4_ULP_HV<1:0> = eqc (eq cap trim)"],["SA_CTL_TRIM_T4_ULP_HV_W","Field `SA_CTL_TRIM_T4_ULP_HV` writer - SA_CTL_TRIM_T4_ULP_HV<2>= eqi (eq current trim) SA_CTL_TRIM_T4_ULP_HV<1:0> = eqc (eq cap trim)"],["SA_CTL_TRIM_T5_LP_HV_R","Field `SA_CTL_TRIM_T5_LP_HV` reader - SA_CTL_TRIM_T5_LP_HV<2>= evi (integration current trim) SA_CTL_TRIM_T5_LP_HV<1:0> = evc (integration cap trim)"],["SA_CTL_TRIM_T5_LP_HV_W","Field `SA_CTL_TRIM_T5_LP_HV` writer - SA_CTL_TRIM_T5_LP_HV<2>= evi (integration current trim) SA_CTL_TRIM_T5_LP_HV<1:0> = evc (integration cap trim)"],["SA_CTL_TRIM_T5_ULP_HV_R","Field `SA_CTL_TRIM_T5_ULP_HV` reader - SA_CTL_TRIM_T5_ULP_HV<2>= evi (integration current trim) SA_CTL_TRIM_T5_ULP_HV<1:0> = evc (integration cap trim)"],["SA_CTL_TRIM_T5_ULP_HV_W","Field `SA_CTL_TRIM_T5_ULP_HV` writer - SA_CTL_TRIM_T5_ULP_HV<2>= evi (integration current trim) SA_CTL_TRIM_T5_ULP_HV<1:0> = evc (integration cap trim)"],["SA_CTL_TRIM_T6_LP_HV_R","Field `SA_CTL_TRIM_T6_LP_HV` reader - SA_CTL_TRIM_T6_LP_HV<1>= eni (enable current trim) SA_CTL_TRIM_T6_LP_HV<0> = ecn (enable cap trim)"],["SA_CTL_TRIM_T6_LP_HV_W","Field `SA_CTL_TRIM_T6_LP_HV` writer - SA_CTL_TRIM_T6_LP_HV<1>= eni (enable current trim) SA_CTL_TRIM_T6_LP_HV<0> = ecn (enable cap trim)"],["SA_CTL_TRIM_T6_ULP_HV_R","Field `SA_CTL_TRIM_T6_ULP_HV` reader - SA_CTL_TRIM_T6_ULP_HV<1>= eni (enable current trim) SA_CTL_TRIM_T6_ULP_HV<0> = ecn (enable cap trim)"],["SA_CTL_TRIM_T6_ULP_HV_W","Field `SA_CTL_TRIM_T6_ULP_HV` writer - SA_CTL_TRIM_T6_ULP_HV<1>= eni (enable current trim) SA_CTL_TRIM_T6_ULP_HV<0> = ecn (enable cap trim)"],["SA_CTL_TRIM_T8_LP_HV_R","Field `SA_CTL_TRIM_T8_LP_HV` reader - saen3 pulse width trim (Current trim)"],["SA_CTL_TRIM_T8_LP_HV_W","Field `SA_CTL_TRIM_T8_LP_HV` writer - saen3 pulse width trim (Current trim)"],["SA_CTL_TRIM_T8_ULP_HV_R","Field `SA_CTL_TRIM_T8_ULP_HV` reader - saen3 pulse width trim (Current trim)"],["SA_CTL_TRIM_T8_ULP_HV_W","Field `SA_CTL_TRIM_T8_ULP_HV` writer - saen3 pulse width trim (Current trim)"],["W","Register `CAL_CTL6` writer"]]});