{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640026533432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640026533434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 02:55:16 2021 " "Processing started: Tue Dec 21 02:55:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640026533434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026533434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c 8bit-div " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c 8bit-div" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026533434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640026533817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640026533818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_Shift-func " "Found design unit 1: U_Shift-func" {  } { { "main.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/main.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640026543610 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_Shift " "Found entity 1: U_Shift" {  } { { "main.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640026543610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bits_div-func " "Found design unit 1: eight_bits_div-func" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640026543613 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bits_div " "Found entity 1: eight_bits_div" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640026543613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file shift_register_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRegister_package " "Found design unit 1: shiftRegister_package" {  } { { "shift_register_package.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/shift_register_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640026543616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-func " "Found design unit 1: subtractor-func" {  } { { "subtractor.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/subtractor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640026543620 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/subtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640026543620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file subtractor_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor_package " "Found design unit 1: subtractor_package" {  } { { "subtractor_package.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/subtractor_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640026543623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543623 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eight_bits_div " "Elaborating entity \"eight_bits_div\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640026543653 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "remainder_load lab6.vhd(32) " "VHDL Signal Declaration warning at lab6.vhd(32): used explicit default value for signal \"remainder_load\" because signal was never assigned a value" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1640026543654 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "remainder_shift lab6.vhd(33) " "VHDL Signal Declaration warning at lab6.vhd(33): used explicit default value for signal \"remainder_shift\" because signal was never assigned a value" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1640026543654 "|eight_bits_div"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_divisor lab6.vhd(35) " "Verilog HDL or VHDL warning at lab6.vhd(35): object \"temp_divisor\" assigned a value but never read" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640026543654 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "remainder lab6.vhd(102) " "VHDL Process Statement warning at lab6.vhd(102): signal \"remainder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026543656 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fixed_dividend lab6.vhd(102) " "VHDL Process Statement warning at lab6.vhd(102): signal \"fixed_dividend\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026543656 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "remainder lab6.vhd(109) " "VHDL Process Statement warning at lab6.vhd(109): signal \"remainder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026543656 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fixed_dividend lab6.vhd(109) " "VHDL Process Statement warning at lab6.vhd(109): signal \"fixed_dividend\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026543656 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fixed_divisor lab6.vhd(109) " "VHDL Process Statement warning at lab6.vhd(109): signal \"fixed_divisor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026543656 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "remainder lab6.vhd(110) " "VHDL Process Statement warning at lab6.vhd(110): signal \"remainder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026543656 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fixed_divisor lab6.vhd(110) " "VHDL Process Statement warning at lab6.vhd(110): signal \"fixed_divisor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026543656 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minus_temp lab6.vhd(111) " "VHDL Process Statement warning at lab6.vhd(111): signal \"minus_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026543656 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "remainder lab6.vhd(128) " "VHDL Process Statement warning at lab6.vhd(128): signal \"remainder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026543656 "|eight_bits_div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fixed_dividend lab6.vhd(128) " "VHDL Process Statement warning at lab6.vhd(128): signal \"fixed_dividend\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640026543656 "|eight_bits_div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "subtractor_load lab6.vhd(95) " "VHDL Process Statement warning at lab6.vhd(95): inferring latch(es) for signal or variable \"subtractor_load\", which holds its previous value in one or more paths through the process" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640026543657 "|eight_bits_div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "step lab6.vhd(95) " "VHDL Process Statement warning at lab6.vhd(95): inferring latch(es) for signal or variable \"step\", which holds its previous value in one or more paths through the process" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640026543657 "|eight_bits_div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w lab6.vhd(95) " "VHDL Process Statement warning at lab6.vhd(95): inferring latch(es) for signal or variable \"w\", which holds its previous value in one or more paths through the process" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640026543657 "|eight_bits_div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "quotient_set lab6.vhd(95) " "VHDL Process Statement warning at lab6.vhd(95): inferring latch(es) for signal or variable \"quotient_set\", which holds its previous value in one or more paths through the process" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640026543657 "|eight_bits_div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "quotient_load lab6.vhd(95) " "VHDL Process Statement warning at lab6.vhd(95): inferring latch(es) for signal or variable \"quotient_load\", which holds its previous value in one or more paths through the process" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640026543657 "|eight_bits_div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "divisor_load lab6.vhd(95) " "VHDL Process Statement warning at lab6.vhd(95): inferring latch(es) for signal or variable \"divisor_load\", which holds its previous value in one or more paths through the process" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640026543657 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor_load lab6.vhd(95) " "Inferred latch for \"divisor_load\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543658 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_load lab6.vhd(95) " "Inferred latch for \"quotient_load\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543658 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_set lab6.vhd(95) " "Inferred latch for \"quotient_set\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543658 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\] lab6.vhd(95) " "Inferred latch for \"w\[0\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543658 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\] lab6.vhd(95) " "Inferred latch for \"w\[1\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\] lab6.vhd(95) " "Inferred latch for \"w\[2\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\] lab6.vhd(95) " "Inferred latch for \"w\[3\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\] lab6.vhd(95) " "Inferred latch for \"w\[4\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\] lab6.vhd(95) " "Inferred latch for \"w\[5\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\] lab6.vhd(95) " "Inferred latch for \"w\[6\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\] lab6.vhd(95) " "Inferred latch for \"w\[7\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[8\] lab6.vhd(95) " "Inferred latch for \"w\[8\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[9\] lab6.vhd(95) " "Inferred latch for \"w\[9\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[10\] lab6.vhd(95) " "Inferred latch for \"w\[10\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[11\] lab6.vhd(95) " "Inferred latch for \"w\[11\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[12\] lab6.vhd(95) " "Inferred latch for \"w\[12\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[13\] lab6.vhd(95) " "Inferred latch for \"w\[13\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[14\] lab6.vhd(95) " "Inferred latch for \"w\[14\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[15\] lab6.vhd(95) " "Inferred latch for \"w\[15\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[16\] lab6.vhd(95) " "Inferred latch for \"w\[16\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[17\] lab6.vhd(95) " "Inferred latch for \"w\[17\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[18\] lab6.vhd(95) " "Inferred latch for \"w\[18\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[19\] lab6.vhd(95) " "Inferred latch for \"w\[19\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[20\] lab6.vhd(95) " "Inferred latch for \"w\[20\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[21\] lab6.vhd(95) " "Inferred latch for \"w\[21\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543659 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[22\] lab6.vhd(95) " "Inferred latch for \"w\[22\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[23\] lab6.vhd(95) " "Inferred latch for \"w\[23\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[24\] lab6.vhd(95) " "Inferred latch for \"w\[24\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[25\] lab6.vhd(95) " "Inferred latch for \"w\[25\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[26\] lab6.vhd(95) " "Inferred latch for \"w\[26\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[27\] lab6.vhd(95) " "Inferred latch for \"w\[27\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[28\] lab6.vhd(95) " "Inferred latch for \"w\[28\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[29\] lab6.vhd(95) " "Inferred latch for \"w\[29\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[30\] lab6.vhd(95) " "Inferred latch for \"w\[30\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[31\] lab6.vhd(95) " "Inferred latch for \"w\[31\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[0\] lab6.vhd(95) " "Inferred latch for \"step\[0\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[1\] lab6.vhd(95) " "Inferred latch for \"step\[1\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[2\] lab6.vhd(95) " "Inferred latch for \"step\[2\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[3\] lab6.vhd(95) " "Inferred latch for \"step\[3\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[4\] lab6.vhd(95) " "Inferred latch for \"step\[4\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[5\] lab6.vhd(95) " "Inferred latch for \"step\[5\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[6\] lab6.vhd(95) " "Inferred latch for \"step\[6\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[7\] lab6.vhd(95) " "Inferred latch for \"step\[7\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[8\] lab6.vhd(95) " "Inferred latch for \"step\[8\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[9\] lab6.vhd(95) " "Inferred latch for \"step\[9\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[10\] lab6.vhd(95) " "Inferred latch for \"step\[10\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[11\] lab6.vhd(95) " "Inferred latch for \"step\[11\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543660 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[12\] lab6.vhd(95) " "Inferred latch for \"step\[12\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[13\] lab6.vhd(95) " "Inferred latch for \"step\[13\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[14\] lab6.vhd(95) " "Inferred latch for \"step\[14\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[15\] lab6.vhd(95) " "Inferred latch for \"step\[15\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[16\] lab6.vhd(95) " "Inferred latch for \"step\[16\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[17\] lab6.vhd(95) " "Inferred latch for \"step\[17\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[18\] lab6.vhd(95) " "Inferred latch for \"step\[18\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[19\] lab6.vhd(95) " "Inferred latch for \"step\[19\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[20\] lab6.vhd(95) " "Inferred latch for \"step\[20\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[21\] lab6.vhd(95) " "Inferred latch for \"step\[21\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[22\] lab6.vhd(95) " "Inferred latch for \"step\[22\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[23\] lab6.vhd(95) " "Inferred latch for \"step\[23\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[24\] lab6.vhd(95) " "Inferred latch for \"step\[24\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[25\] lab6.vhd(95) " "Inferred latch for \"step\[25\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[26\] lab6.vhd(95) " "Inferred latch for \"step\[26\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[27\] lab6.vhd(95) " "Inferred latch for \"step\[27\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[28\] lab6.vhd(95) " "Inferred latch for \"step\[28\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[29\] lab6.vhd(95) " "Inferred latch for \"step\[29\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[30\] lab6.vhd(95) " "Inferred latch for \"step\[30\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[31\] lab6.vhd(95) " "Inferred latch for \"step\[31\]\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subtractor_load lab6.vhd(95) " "Inferred latch for \"subtractor_load\" at lab6.vhd(95)" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026543661 "|eight_bits_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor subtractor:dd_subtractor " "Elaborating entity \"subtractor\" for hierarchy \"subtractor:dd_subtractor\"" {  } { { "lab6.vhd" "dd_subtractor" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640026543673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_Shift U_Shift:divisor_sr " "Elaborating entity \"U_Shift\" for hierarchy \"U_Shift:divisor_sr\"" {  } { { "lab6.vhd" "divisor_sr" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640026543675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_Shift U_Shift:qutoient_sr " "Elaborating entity \"U_Shift\" for hierarchy \"U_Shift:qutoient_sr\"" {  } { { "lab6.vhd" "qutoient_sr" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640026543677 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[8\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[8\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[9\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[9\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[10\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[10\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[11\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[11\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[12\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[12\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[13\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[13\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[14\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[14\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[15\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[15\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[16\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[16\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[17\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[17\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[18\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[18\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[19\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[19\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[20\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[20\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[21\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[21\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[22\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[22\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[23\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[23\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[24\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[24\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[25\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[25\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[26\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[26\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[27\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[27\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[28\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[28\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[29\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[29\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[30\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[30\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "step\[31\]\$latch step\[7\]\$latch " "Duplicate LATCH primitive \"step\[31\]\$latch\" merged with LATCH primitive \"step\[7\]\$latch\"" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640026544073 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1640026544073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step\[0\]\$latch " "Latch step\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.S1 " "Ports D and ENA on the latch are fed by the same signal y.S1" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640026544074 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640026544074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step\[1\]\$latch " "Latch step\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.S1 " "Ports D and ENA on the latch are fed by the same signal y.S1" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640026544074 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640026544074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step\[2\]\$latch " "Latch step\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.S1 " "Ports D and ENA on the latch are fed by the same signal y.S1" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640026544074 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640026544074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step\[3\]\$latch " "Latch step\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA U_Shift:remainder_sr\|qo\[0\] " "Ports D and ENA on the latch are fed by the same signal U_Shift:remainder_sr\|qo\[0\]" {  } { { "main.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/main.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640026544074 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640026544074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step\[4\]\$latch " "Latch step\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA U_Shift:remainder_sr\|qo\[0\] " "Ports D and ENA on the latch are fed by the same signal U_Shift:remainder_sr\|qo\[0\]" {  } { { "main.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/main.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640026544074 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640026544074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step\[5\]\$latch " "Latch step\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA U_Shift:remainder_sr\|qo\[0\] " "Ports D and ENA on the latch are fed by the same signal U_Shift:remainder_sr\|qo\[0\]" {  } { { "main.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/main.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640026544074 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640026544074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step\[6\]\$latch " "Latch step\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA U_Shift:remainder_sr\|qo\[0\] " "Ports D and ENA on the latch are fed by the same signal U_Shift:remainder_sr\|qo\[0\]" {  } { { "main.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/main.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640026544074 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640026544074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step\[7\]\$latch " "Latch step\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA U_Shift:remainder_sr\|qo\[0\] " "Ports D and ENA on the latch are fed by the same signal U_Shift:remainder_sr\|qo\[0\]" {  } { { "main.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/main.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640026544074 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640026544074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quotient_set " "Latch quotient_set has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.S2B " "Ports D and ENA on the latch are fed by the same signal y.S2B" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640026544074 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640026544074 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "w\[2\] GND " "Pin \"w\[2\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[3\] GND " "Pin \"w\[3\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[4\] GND " "Pin \"w\[4\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[5\] GND " "Pin \"w\[5\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[6\] GND " "Pin \"w\[6\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[7\] GND " "Pin \"w\[7\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[8\] GND " "Pin \"w\[8\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[9\] GND " "Pin \"w\[9\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[10\] GND " "Pin \"w\[10\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[11\] GND " "Pin \"w\[11\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[12\] GND " "Pin \"w\[12\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[13\] GND " "Pin \"w\[13\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[14\] GND " "Pin \"w\[14\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[15\] GND " "Pin \"w\[15\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[16\] GND " "Pin \"w\[16\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[17\] GND " "Pin \"w\[17\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[18\] GND " "Pin \"w\[18\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[19\] GND " "Pin \"w\[19\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[20\] GND " "Pin \"w\[20\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[21\] GND " "Pin \"w\[21\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[22\] GND " "Pin \"w\[22\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[23\] GND " "Pin \"w\[23\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[24\] GND " "Pin \"w\[24\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[25\] GND " "Pin \"w\[25\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[26\] GND " "Pin \"w\[26\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[27\] GND " "Pin \"w\[27\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[28\] GND " "Pin \"w\[28\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[29\] GND " "Pin \"w\[29\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[30\] GND " "Pin \"w\[30\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[31\] GND " "Pin \"w\[31\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|w[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fixed_dividend\[4\] GND " "Pin \"fixed_dividend\[4\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|fixed_dividend[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fixed_dividend\[5\] GND " "Pin \"fixed_dividend\[5\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|fixed_dividend[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fixed_dividend\[6\] GND " "Pin \"fixed_dividend\[6\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|fixed_dividend[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fixed_dividend\[7\] GND " "Pin \"fixed_dividend\[7\]\" is stuck at GND" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640026544101 "|eight_bits_div|fixed_dividend[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640026544101 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640026544168 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640026544612 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640026544612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640026544644 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640026544644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640026544644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640026544644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640026544662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 02:55:44 2021 " "Processing ended: Tue Dec 21 02:55:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640026544662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640026544662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640026544662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640026544662 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1640026562492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640026562494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 02:55:45 2021 " "Processing started: Tue Dec 21 02:55:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640026562494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1640026562494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c 8bit-div " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c 8bit-div" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1640026562494 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1640026562599 ""}
{ "Info" "0" "" "Project  = lab6" {  } {  } 0 0 "Project  = lab6" 0 0 "Fitter" 0 0 1640026562600 ""}
{ "Info" "0" "" "Revision = 8bit-div" {  } {  } 0 0 "Revision = 8bit-div" 0 0 "Fitter" 0 0 1640026562600 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1640026562666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1640026562666 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "8bit-div EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"8bit-div\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1640026562673 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640026562724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640026562724 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1640026563041 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1640026563047 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640026563237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640026563237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640026563237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640026563237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640026563237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640026563237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640026563237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640026563237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640026563237 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1640026563237 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640026563240 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640026563240 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640026563240 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640026563240 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640026563240 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1640026563240 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1640026563241 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "103 103 " "No exact pin location assignment(s) for 103 pins of 103 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1640026564003 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1640026564234 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "8bit-div.sdc " "Synopsys Design Constraints File file not found: '8bit-div.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1640026564235 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1640026564235 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal3~0  from: datad  to: combout " "Cell: Equal3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640026564237 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1640026564237 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1640026564238 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1640026564239 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1640026564239 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640026564274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_Shift:remainder_sr\|qo\[0\] " "Destination node U_Shift:remainder_sr\|qo\[0\]" {  } { { "main.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/main.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640026564274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_Shift:remainder_sr\|qo\[1\] " "Destination node U_Shift:remainder_sr\|qo\[1\]" {  } { { "main.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/main.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640026564274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_Shift:remainder_sr\|qo\[2\] " "Destination node U_Shift:remainder_sr\|qo\[2\]" {  } { { "main.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/main.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640026564274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_Shift:remainder_sr\|qo\[3\] " "Destination node U_Shift:remainder_sr\|qo\[3\]" {  } { { "main.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/main.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640026564274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_Shift:remainder_sr\|qo\[4\] " "Destination node U_Shift:remainder_sr\|qo\[4\]" {  } { { "main.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/main.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640026564274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_Shift:remainder_sr\|qo\[5\] " "Destination node U_Shift:remainder_sr\|qo\[5\]" {  } { { "main.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/main.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640026564274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_Shift:remainder_sr\|qo\[6\] " "Destination node U_Shift:remainder_sr\|qo\[6\]" {  } { { "main.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/main.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640026564274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_Shift:remainder_sr\|qo\[7\] " "Destination node U_Shift:remainder_sr\|qo\[7\]" {  } { { "main.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/main.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640026564274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "y.S2B " "Destination node y.S2B" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640026564274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "y.S1 " "Destination node y.S1" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640026564274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1640026564274 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640026564274 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640026564274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal3~5  " "Automatically promoted node Equal3~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640026564275 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector14~6 " "Destination node Selector14~6" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640026564275 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640026564275 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 109 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640026564275 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector12~0  " "Automatically promoted node Selector12~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640026564275 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w\[1\]\$latch " "Destination node w\[1\]\$latch" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640026564275 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640026564275 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640026564275 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "w~0  " "Automatically promoted node w~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640026564275 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "y.S4 " "Destination node y.S4" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640026564275 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector0~0 " "Destination node Selector0~0" {  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640026564275 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640026564275 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640026564275 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640026564275 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_Shift:qutoient_sr\|process_0~0 " "Destination node U_Shift:qutoient_sr\|process_0~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640026564275 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640026564275 ""}  } { { "lab6.vhd" "" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/lab6.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640026564275 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1640026564514 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640026564514 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640026564515 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640026564515 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640026564516 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1640026564517 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1640026564517 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1640026564517 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1640026564534 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1640026564534 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1640026564534 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "101 unused 2.5V 8 93 0 " "Number of I/O pins in group: 101 (unused VREF, 2.5V VCCIO, 8 input, 93 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1640026564537 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1640026564537 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1640026564537 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640026564538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640026564538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640026564538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640026564538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640026564538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640026564538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640026564538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640026564538 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1640026564538 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1640026564538 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640026564642 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1640026564646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1640026566965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640026567090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1640026567128 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1640026574709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640026574709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1640026574961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1640026577897 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1640026577897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1640026579820 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1640026579820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640026579824 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1640026579934 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640026579946 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640026580187 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640026580187 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640026580394 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640026581028 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/output_files/8bit-div.fit.smsg " "Generated suppressed messages file C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/output_files/8bit-div.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1640026584804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5772 " "Peak virtual memory: 5772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640026585114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 02:56:25 2021 " "Processing ended: Tue Dec 21 02:56:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640026585114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640026585114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640026585114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1640026585114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1640026602863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640026602864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 02:56:26 2021 " "Processing started: Tue Dec 21 02:56:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640026602864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1640026602864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab6 -c 8bit-div " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab6 -c 8bit-div" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1640026602864 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1640026603125 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1640026605577 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1640026605675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640026612598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 02:56:52 2021 " "Processing ended: Tue Dec 21 02:56:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640026612598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640026612598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640026612598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1640026612598 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1640026613222 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1640026630442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640026630444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 02:56:53 2021 " "Processing started: Tue Dec 21 02:56:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640026630444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1640026630444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab6 -c 8bit-div " "Command: quartus_sta lab6 -c 8bit-div" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1640026630444 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1640026630554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1640026630767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1640026630767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640026630814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640026630814 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1640026631197 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "8bit-div.sdc " "Synopsys Design Constraints File file not found: '8bit-div.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1640026631209 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1640026631209 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640026631210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name y.S2A y.S2A " "create_clock -period 1.000 -name y.S2A y.S2A" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640026631210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name y.S0 y.S0 " "create_clock -period 1.000 -name y.S0 y.S0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640026631210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name y.S3 y.S3 " "create_clock -period 1.000 -name y.S3 y.S3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640026631210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dividend\[0\] dividend\[0\] " "create_clock -period 1.000 -name dividend\[0\] dividend\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640026631210 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640026631210 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal3~0  from: datad  to: combout " "Cell: Equal3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640026631211 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1640026631211 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1640026631212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640026631213 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1640026631214 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1640026631222 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1640026631236 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1640026631236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.896 " "Worst-case setup slack is -4.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.896             -12.860 y.S3  " "   -4.896             -12.860 y.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.869             -25.787 dividend\[0\]  " "   -4.869             -25.787 dividend\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.077             -41.619 clk  " "   -4.077             -41.619 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.120              -2.120 y.S2A  " "   -2.120              -2.120 y.S2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.596              -0.596 y.S0  " "   -0.596              -0.596 y.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640026631238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.097 " "Worst-case hold slack is 0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 dividend\[0\]  " "    0.097               0.000 dividend\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 y.S0  " "    0.182               0.000 y.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 clk  " "    0.450               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.670               0.000 y.S3  " "    0.670               0.000 y.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.822               0.000 y.S2A  " "    1.822               0.000 y.S2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640026631242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.005 " "Worst-case recovery slack is -2.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.005              -8.013 dividend\[0\]  " "   -2.005              -8.013 dividend\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640026631244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.048 " "Worst-case removal slack is 1.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048               0.000 dividend\[0\]  " "    1.048               0.000 dividend\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640026631247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.410 clk  " "   -3.000             -36.410 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 dividend\[0\]  " "   -3.000              -3.000 dividend\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 y.S3  " "    0.412               0.000 y.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 y.S0  " "    0.417               0.000 y.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 y.S2A  " "    0.435               0.000 y.S2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640026631249 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1640026631315 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1640026631337 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1640026631585 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal3~0  from: datad  to: combout " "Cell: Equal3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640026631623 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1640026631623 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640026631624 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1640026631634 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1640026631634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.649 " "Worst-case setup slack is -4.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.649             -24.583 dividend\[0\]  " "   -4.649             -24.583 dividend\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.467             -11.683 y.S3  " "   -4.467             -11.683 y.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.709             -36.563 clk  " "   -3.709             -36.563 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.926              -1.926 y.S2A  " "   -1.926              -1.926 y.S2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.545              -0.545 y.S0  " "   -0.545              -0.545 y.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640026631637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 y.S0  " "    0.151               0.000 y.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 dividend\[0\]  " "    0.170               0.000 dividend\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 clk  " "    0.415               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 y.S3  " "    0.591               0.000 y.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.751               0.000 y.S2A  " "    1.751               0.000 y.S2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640026631646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.017 " "Worst-case recovery slack is -2.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.017              -8.164 dividend\[0\]  " "   -2.017              -8.164 dividend\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640026631659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.045 " "Worst-case removal slack is 1.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.045               0.000 dividend\[0\]  " "    1.045               0.000 dividend\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640026631664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.410 clk  " "   -3.000             -36.410 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 dividend\[0\]  " "   -3.000              -3.000 dividend\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 y.S0  " "    0.430               0.000 y.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 y.S3  " "    0.431               0.000 y.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 y.S2A  " "    0.481               0.000 y.S2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640026631668 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1640026631769 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal3~0  from: datad  to: combout " "Cell: Equal3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640026631833 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1640026631833 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640026631834 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1640026631836 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1640026631836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.109 " "Worst-case setup slack is -2.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.109              -8.146 dividend\[0\]  " "   -2.109              -8.146 dividend\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.018              -5.046 y.S3  " "   -2.018              -5.046 y.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.516             -10.145 clk  " "   -1.516             -10.145 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.822              -0.822 y.S2A  " "   -0.822              -0.822 y.S2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 y.S0  " "    0.012               0.000 y.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640026631840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.186 " "Worst-case hold slack is -0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186              -0.186 dividend\[0\]  " "   -0.186              -0.186 dividend\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 y.S0  " "    0.125               0.000 y.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 clk  " "    0.163               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 y.S3  " "    0.191               0.000 y.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.175               0.000 y.S2A  " "    1.175               0.000 y.S2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640026631846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.445 " "Worst-case recovery slack is -0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445              -1.256 dividend\[0\]  " "   -0.445              -1.256 dividend\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640026631850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.263 " "Worst-case removal slack is 0.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 dividend\[0\]  " "    0.263               0.000 dividend\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640026631855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.052 clk  " "   -3.000             -30.052 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 dividend\[0\]  " "   -3.000              -3.000 dividend\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 y.S3  " "    0.364               0.000 y.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 y.S2A  " "    0.416               0.000 y.S2A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 y.S0  " "    0.452               0.000 y.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640026631859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640026631859 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1640026632350 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1640026632351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640026632429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 02:57:12 2021 " "Processing ended: Tue Dec 21 02:57:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640026632429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640026632429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640026632429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1640026632429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1640026650152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640026650154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 02:57:13 2021 " "Processing started: Tue Dec 21 02:57:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640026650154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1640026650154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab6 -c 8bit-div " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab6 -c 8bit-div" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1640026650154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1640026650645 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "8bit-div_7_1200mv_85c_slow.vho C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/simulation/modelsim/ simulation " "Generated file 8bit-div_7_1200mv_85c_slow.vho in folder \"C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640026650769 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "8bit-div_7_1200mv_0c_slow.vho C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/simulation/modelsim/ simulation " "Generated file 8bit-div_7_1200mv_0c_slow.vho in folder \"C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640026650799 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "8bit-div_min_1200mv_0c_fast.vho C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/simulation/modelsim/ simulation " "Generated file 8bit-div_min_1200mv_0c_fast.vho in folder \"C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640026650831 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "8bit-div.vho C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/simulation/modelsim/ simulation " "Generated file 8bit-div.vho in folder \"C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640026650860 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "8bit-div_7_1200mv_85c_vhd_slow.sdo C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/simulation/modelsim/ simulation " "Generated file 8bit-div_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640026650887 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "8bit-div_7_1200mv_0c_vhd_slow.sdo C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/simulation/modelsim/ simulation " "Generated file 8bit-div_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640026650912 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "8bit-div_min_1200mv_0c_vhd_fast.sdo C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/simulation/modelsim/ simulation " "Generated file 8bit-div_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640026650937 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "8bit-div_vhd.sdo C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/simulation/modelsim/ simulation " "Generated file 8bit-div_vhd.sdo in folder \"C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640026650965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640026651017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 02:57:31 2021 " "Processing ended: Tue Dec 21 02:57:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640026651017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640026651017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640026651017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1640026651017 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1640026652097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640026652105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 02:57:31 2021 " "Processing started: Tue Dec 21 02:57:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640026652105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1640026652105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui lab6 8bit-div " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui lab6 8bit-div" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1640026652105 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui lab6 8bit-div " "Quartus(args): --block_on_gui lab6 8bit-div" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1640026652105 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1640026652208 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1640026652286 ""}
{ "Warning" "0" "" "Warning: File 8bit-div_run_msim_gate_vhdl.do already exists - backing up current file as 8bit-div_run_msim_gate_vhdl.do.bak11" {  } {  } 0 0 "Warning: File 8bit-div_run_msim_gate_vhdl.do already exists - backing up current file as 8bit-div_run_msim_gate_vhdl.do.bak11" 0 0 "Shell" 0 0 1640026652381 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/simulation/modelsim/8bit-div_run_msim_gate_vhdl.do" {  } { { "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/simulation/modelsim/8bit-div_run_msim_gate_vhdl.do" "0" { Text "C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/simulation/modelsim/8bit-div_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Xuan/Desktop/110F-MicrocomputerProject/lab6/simulation/modelsim/8bit-div_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1640026652386 ""}
