
*** Running vivado
    with args -log IFDEC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source IFDEC.tcl


****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source IFDEC.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1485.609 ; gain = 12.898 ; free physical = 1293 ; free virtual = 30869
Command: read_checkpoint -auto_incremental -incremental /home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/utils_1/imports/synth_1/ALU_0.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/utils_1/imports/synth_1/ALU_0.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top IFDEC -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32216
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1910.137 ; gain = 409.684 ; free physical = 581 ; free virtual = 30159
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'IFDEC' [/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/IFDEC.vhd:49]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 7 wide [/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/IFDEC.vhd:96]
WARNING: [Synth 8-151] case item 6'b010100 is unreachable [/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/IFDEC.vhd:68]
WARNING: [Synth 8-153] case item 7'b1101100 will never be executed [/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/IFDEC.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'IFDEC' (0#1) [/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/IFDEC.vhd:49]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1986.074 ; gain = 485.621 ; free physical = 489 ; free virtual = 30068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2003.887 ; gain = 503.434 ; free physical = 489 ; free virtual = 30068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2011.891 ; gain = 511.438 ; free physical = 489 ; free virtual = 30068
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2020.797 ; gain = 520.344 ; free physical = 487 ; free virtual = 30066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2020.797 ; gain = 520.344 ; free physical = 487 ; free virtual = 30066
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Sx_Addr_reg' [/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/IFDEC.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'Sy_Addr_reg' [/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/IFDEC.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'DMemAddr_dir_reg' [/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/IFDEC.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'ENInterrupt_reg' [/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/IFDEC.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'PortID_dir_reg' [/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/IFDEC.vhd:60]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_Addr_reg' [/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/IFDEC.vhd:61]
WARNING: [Synth 8-327] inferring latch for variable 'AL_Instr_Ext_reg' [/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/IFDEC.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'KK_const_reg' [/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/IFDEC.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'Instr_code_reg' [/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/IFDEC.vhd:64]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2028.805 ; gain = 528.352 ; free physical = 461 ; free virtual = 30041
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input   12 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 7     
	   9 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (ENInterrupt_reg) is unused and will be removed from module IFDEC.
WARNING: [Synth 8-3332] Sequential element (Instr_code_reg[5]) is unused and will be removed from module IFDEC.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2174.133 ; gain = 673.680 ; free physical = 360 ; free virtual = 29910
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2174.133 ; gain = 673.680 ; free physical = 358 ; free virtual = 29909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2174.133 ; gain = 673.680 ; free physical = 356 ; free virtual = 29906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2174.133 ; gain = 673.680 ; free physical = 356 ; free virtual = 29906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2174.133 ; gain = 673.680 ; free physical = 356 ; free virtual = 29906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2174.133 ; gain = 673.680 ; free physical = 356 ; free virtual = 29906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2174.133 ; gain = 673.680 ; free physical = 356 ; free virtual = 29906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2174.133 ; gain = 673.680 ; free physical = 356 ; free virtual = 29906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2174.133 ; gain = 673.680 ; free physical = 356 ; free virtual = 29906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    27|
|2     |LUT3 |     1|
|3     |LUT4 |     9|
|4     |LUT5 |     2|
|5     |LUT6 |    25|
|6     |LDC  |    46|
|7     |IBUF |    22|
|8     |OBUF |    53|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   185|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2174.133 ; gain = 673.680 ; free physical = 356 ; free virtual = 29906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2174.133 ; gain = 673.680 ; free physical = 356 ; free virtual = 29906
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2174.141 ; gain = 673.680 ; free physical = 356 ; free virtual = 29906
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.141 ; gain = 0.000 ; free physical = 613 ; free virtual = 30163
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2314.816 ; gain = 0.000 ; free physical = 533 ; free virtual = 30083
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  LDC => LDCE: 46 instances

Synth Design complete | Checksum: 6100fd45
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2314.852 ; gain = 823.305 ; free physical = 533 ; free virtual = 30083
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1620.376; main = 1371.545; forked = 376.817
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3790.109; main = 2314.820; forked = 1615.973
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2338.828 ; gain = 0.000 ; free physical = 533 ; free virtual = 30083
INFO: [Common 17-1381] The checkpoint '/home/edvinest/University/Architektura/proc_terv/proc_terv.runs/synth_1/IFDEC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file IFDEC_utilization_synth.rpt -pb IFDEC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 11:43:11 2024...
