var group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s =
[
    [ "Register : fpga2sdram2_axi128_I_main_QosGenerator_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s___c_o_r_e_i_d.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s___c_o_r_e_i_d" ],
    [ "Register : fpga2sdram2_axi128_I_main_QosGenerator_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s___r_e_v_i_d.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s___r_e_v_i_d" ],
    [ "Register : fpga2sdram2_axi128_I_main_QosGenerator_Priority", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s___p_r_i.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s___p_r_i" ],
    [ "Register : fpga2sdram2_axi128_I_main_QosGenerator_Mode", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s___m_o_d.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s___m_o_d" ],
    [ "Register : fpga2sdram2_axi128_I_main_QosGenerator_Bandwidth", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s___b_w_d_t_h.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s___b_w_d_t_h" ],
    [ "Register : fpga2sdram2_axi128_I_main_QosGenerator_Saturation", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s___s_a_t.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s___s_a_t" ],
    [ "Register : fpga2sdram2_axi128_I_main_QosGenerator_ExtControl", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s___e_x_t_c_t_l.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s___e_x_t_c_t_l" ],
    [ "ALT_NOC_MPU_F2SDR2_AXI128_QOS_s", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s.html#struct_a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s__s", [
      [ "fpga2sdram2_axi128_I_main_QosGenerator_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s.html#a14f37be2d7ca118acf05caf62b32ae3c", null ],
      [ "fpga2sdram2_axi128_I_main_QosGenerator_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s.html#a3f92ace4cda3c18ab94fd1ccc43a2f20", null ],
      [ "fpga2sdram2_axi128_I_main_QosGenerator_Priority", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s.html#ad5a79e4c68ffccc7a0f95c9e423a96ad", null ],
      [ "fpga2sdram2_axi128_I_main_QosGenerator_Mode", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s.html#ad0eab5c015629a250c649287adbf92f4", null ],
      [ "fpga2sdram2_axi128_I_main_QosGenerator_Bandwidth", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s.html#a313868a3b69dd923e2ba943c92c74c28", null ],
      [ "fpga2sdram2_axi128_I_main_QosGenerator_Saturation", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s.html#a0cd7f90ac4ceb0191a98deaf61cadd86", null ],
      [ "fpga2sdram2_axi128_I_main_QosGenerator_ExtControl", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s.html#aa6ee07e535fb30df5460772f0571363d", null ],
      [ "_pad_0x1c_0x80", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s.html#aa1eaf12879d5ba15861b374b1315514a", null ]
    ] ],
    [ "ALT_NOC_MPU_F2SDR2_AXI128_QOS_raw_s", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s.html#struct_a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s__raw__s", [
      [ "fpga2sdram2_axi128_I_main_QosGenerator_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s.html#a9accf976f4163a473ff954c28aaae9a9", null ],
      [ "fpga2sdram2_axi128_I_main_QosGenerator_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s.html#a635ba3a4d8640eb57224cb5e301fd6b9", null ],
      [ "fpga2sdram2_axi128_I_main_QosGenerator_Priority", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s.html#a85f460bb7ba5db6fb4ec363e153c8c6e", null ],
      [ "fpga2sdram2_axi128_I_main_QosGenerator_Mode", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s.html#abaad2c71c97db5574c4be9732c47dbe9", null ],
      [ "fpga2sdram2_axi128_I_main_QosGenerator_Bandwidth", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s.html#a132bddcd50f51ddafc5fe9aee08daa33", null ],
      [ "fpga2sdram2_axi128_I_main_QosGenerator_Saturation", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s.html#aff3b1f3241f1604b7a785aeadb83bae1", null ],
      [ "fpga2sdram2_axi128_I_main_QosGenerator_ExtControl", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s.html#a49cf2d0953d220b88f2a4895dfbcb1a3", null ],
      [ "_pad_0x1c_0x80", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s.html#ab295ed4e5f4a0a28f371eb1ead71bf93", null ]
    ] ],
    [ "ALT_NOC_MPU_F2SDR2_AXI128_QOS_t", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s.html#gae074e5d1178919dc0acb04269b7bf257", null ],
    [ "ALT_NOC_MPU_F2SDR2_AXI128_QOS_raw_t", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i128___q_o_s.html#ga968df946945018573416ac7fe08778a0", null ]
];