vendor_name = ModelSim
source_file = 1, C:/Users/larav/Desktop/Universidade/4ano/AAD/Hadamard_codes/bitserial_encoder/bit_serial_encoder.vhd
source_file = 1, C:/Users/larav/Desktop/Universidade/4ano/AAD/Hadamard_codes/bitserial_encoder/storeDev.vhd
source_file = 1, C:/Users/larav/Desktop/Universidade/4ano/AAD/Hadamard_codes/bitserial_encoder/simpleLogic.vhd
source_file = 1, C:/Users/larav/Desktop/Universidade/4ano/AAD/Hadamard_codes/bitserial_encoder/control.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/larav/Desktop/Universidade/4ano/AAD/Hadamard_codes/bitserial_encoder/db/bit_serial_encoder.cbx.xml
design_name = bit_serial_encoder
instance = comp, \x[0]~output\, x[0]~output, bit_serial_encoder, 1
instance = comp, \x[1]~output\, x[1]~output, bit_serial_encoder, 1
instance = comp, \x[2]~output\, x[2]~output, bit_serial_encoder, 1
instance = comp, \x[3]~output\, x[3]~output, bit_serial_encoder, 1
instance = comp, \x[4]~output\, x[4]~output, bit_serial_encoder, 1
instance = comp, \x[5]~output\, x[5]~output, bit_serial_encoder, 1
instance = comp, \x[6]~output\, x[6]~output, bit_serial_encoder, 1
instance = comp, \x[7]~output\, x[7]~output, bit_serial_encoder, 1
instance = comp, \nGRst~input\, nGRst~input, bit_serial_encoder, 1
instance = comp, \mIn~input\, mIn~input, bit_serial_encoder, 1
instance = comp, \clk~input\, clk~input, bit_serial_encoder, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, bit_serial_encoder, 1
