{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1537840852263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537840852264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 24 23:00:52 2018 " "Processing started: Mon Sep 24 23:00:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537840852264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1537840852264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_Controller -c LCD_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_Controller -c LCD_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1537840852264 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1537840852503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_onchip_memory2_0 " "Found entity 1: Main_onchip_memory2_0" {  } { { "Main/synthesis/submodules/Main_onchip_memory2_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_nios2_qsys_0_test_bench " "Found entity 1: Main_nios2_qsys_0_test_bench" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0_test_bench.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_nios2_qsys_0_oci_test_bench " "Found entity 1: Main_nios2_qsys_0_oci_test_bench" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: Main_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: Main_nios2_qsys_0_jtag_debug_module_tck" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: Main_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file main/synthesis/submodules/main_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_nios2_qsys_0_register_bank_a_module " "Found entity 1: Main_nios2_qsys_0_register_bank_a_module" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""} { "Info" "ISGN_ENTITY_NAME" "2 Main_nios2_qsys_0_register_bank_b_module " "Found entity 2: Main_nios2_qsys_0_register_bank_b_module" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""} { "Info" "ISGN_ENTITY_NAME" "3 Main_nios2_qsys_0_nios2_oci_debug " "Found entity 3: Main_nios2_qsys_0_nios2_oci_debug" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""} { "Info" "ISGN_ENTITY_NAME" "4 Main_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: Main_nios2_qsys_0_ociram_sp_ram_module" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""} { "Info" "ISGN_ENTITY_NAME" "5 Main_nios2_qsys_0_nios2_ocimem " "Found entity 5: Main_nios2_qsys_0_nios2_ocimem" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""} { "Info" "ISGN_ENTITY_NAME" "6 Main_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: Main_nios2_qsys_0_nios2_avalon_reg" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""} { "Info" "ISGN_ENTITY_NAME" "7 Main_nios2_qsys_0_nios2_oci_break " "Found entity 7: Main_nios2_qsys_0_nios2_oci_break" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""} { "Info" "ISGN_ENTITY_NAME" "8 Main_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: Main_nios2_qsys_0_nios2_oci_xbrk" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""} { "Info" "ISGN_ENTITY_NAME" "9 Main_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: Main_nios2_qsys_0_nios2_oci_dbrk" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""} { "Info" "ISGN_ENTITY_NAME" "10 Main_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: Main_nios2_qsys_0_nios2_oci_itrace" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""} { "Info" "ISGN_ENTITY_NAME" "11 Main_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: Main_nios2_qsys_0_nios2_oci_td_mode" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""} { "Info" "ISGN_ENTITY_NAME" "12 Main_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: Main_nios2_qsys_0_nios2_oci_dtrace" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""} { "Info" "ISGN_ENTITY_NAME" "13 Main_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: Main_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""} { "Info" "ISGN_ENTITY_NAME" "14 Main_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: Main_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""} { "Info" "ISGN_ENTITY_NAME" "15 Main_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: Main_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""} { "Info" "ISGN_ENTITY_NAME" "16 Main_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: Main_nios2_qsys_0_nios2_oci_fifo" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""} { "Info" "ISGN_ENTITY_NAME" "17 Main_nios2_qsys_0_nios2_oci_pib " "Found entity 17: Main_nios2_qsys_0_nios2_oci_pib" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""} { "Info" "ISGN_ENTITY_NAME" "18 Main_nios2_qsys_0_nios2_oci_im " "Found entity 18: Main_nios2_qsys_0_nios2_oci_im" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""} { "Info" "ISGN_ENTITY_NAME" "19 Main_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: Main_nios2_qsys_0_nios2_performance_monitors" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""} { "Info" "ISGN_ENTITY_NAME" "20 Main_nios2_qsys_0_nios2_oci " "Found entity 20: Main_nios2_qsys_0_nios2_oci" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""} { "Info" "ISGN_ENTITY_NAME" "21 Main_nios2_qsys_0 " "Found entity 21: Main_nios2_qsys_0" {  } { { "Main/synthesis/submodules/Main_nios2_qsys_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: Main_mm_interconnect_0_rsp_xbar_mux" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Main_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at Main_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_id_router.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537840852586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Main_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at Main_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_id_router.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537840852586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file main/synthesis/submodules/main_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_mm_interconnect_0_id_router_default_decode " "Found entity 1: Main_mm_interconnect_0_id_router_default_decode" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_id_router.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852587 ""} { "Info" "ISGN_ENTITY_NAME" "2 Main_mm_interconnect_0_id_router " "Found entity 2: Main_mm_interconnect_0_id_router" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_id_router.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: Main_mm_interconnect_0_cmd_xbar_mux" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: Main_mm_interconnect_0_cmd_xbar_demux" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Main_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at Main_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_addr_router.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537840852597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Main_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at Main_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_addr_router.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537840852597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file main/synthesis/submodules/main_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_mm_interconnect_0_addr_router_default_decode " "Found entity 1: Main_mm_interconnect_0_addr_router_default_decode" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_addr_router.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852598 ""} { "Info" "ISGN_ENTITY_NAME" "2 Main_mm_interconnect_0_addr_router " "Found entity 2: Main_mm_interconnect_0_addr_router" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0_addr_router.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_mm_interconnect_0 " "Found entity 1: Main_mm_interconnect_0" {  } { { "Main/synthesis/submodules/Main_mm_interconnect_0.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/main_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_irq_mapper " "Found entity 1: Main_irq_mapper" {  } { { "Main/synthesis/submodules/Main_irq_mapper.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Main/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Main/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Main/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Main/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Main/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Main/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Main/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file main/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Main/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852639 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Main/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Main/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/main.v 1 1 " "Found 1 design units, including 1 entities, in source file main/synthesis/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main/synthesis/Main.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/Main.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537840852648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852648 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" LCD_Controller.v(36) " "Verilog HDL syntax error at LCD_Controller.v(36) near end of file ;  expecting \"endmodule\"" {  } { { "Main/synthesis/LCD_Controller.v" "" { Text "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/LCD_Controller.v" 36 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Quartus II" 0 -1 1537840852651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/synthesis/lcd_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file main/synthesis/lcd_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537840852651 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/output_files/LCD_Controller.map.smsg " "Generated suppressed messages file D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/output_files/LCD_Controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1537840852702 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537840852771 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 24 23:00:52 2018 " "Processing ended: Mon Sep 24 23:00:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537840852771 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537840852771 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537840852771 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537840852771 ""}
