<strong>vhdl-functions-regexp</strong> is a variable defined in `<code>vhdl-mode.el</code>'.<br/>
Its value is<br/>
"\\<\\(\\(?:conv_\\(?:integer\\|s\\(?:igned\\|td_logic_vector\\)\\|unsigned\\)\\|deallocate\\|e\\(?:ndfile\\|xt\\)\\|falling_edge\\|h\\(?:read\\|write\\)\\|is_X\\|now\\|o\\(?:read\\|write\\)\\|r\\(?:e\\(?:ad\\(?:line\\)?\\|s\\(?:ize\\|olved\\)\\)\\|ising_edge\\|otate_\\(?:\\(?:lef\\|righ\\)t\\)\\)\\|s\\(?:h\\(?:ift_\\(?:\\(?:lef\\|righ\\)t\\)\\|[lr]\\)\\|td_match\\|xt\\)\\|to_\\(?:01\\|UX01\\|X01Z?\\|bit\\(?:Vector\\)?\\|integer\\|s\\(?:igned\\|td\\(?:LogicVector\\|ULogic\\(?:Vector\\)?\\)\\)\\|unsigned\\)\\|write\\(?:line\\)?\\)\\)\\>"<br/>
<br/>
Documentation:<br/>
Regexp for VHDL standardized functions.