<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <meta name="generator" content="mm0-doc">
  <meta name="description" content="Documentation for theorem `writeReg16` in `../examples/x86.mm1`.">
  <meta name="keywords" content="mm0, metamath-zero">
  <title>writeReg16 - ../examples/x86.mm1 - Metamath Zero</title>
  <link rel="stylesheet" type="text/css" href="../stylesheet.css" />
  <!-- <link rel="shortcut icon" href="../favicon.ico"> -->
</head>
<body>
  <section class="main">
    <h1 class="title">Theorem <a class="thm" href="">writeReg16</a></h1>
    <pre>pub theorem writeReg16 (k r v: nat):
  $ writeReg k (wSz16) r v = setReg k r (bitsUpdate 0 16 v (readReg k r)) $;</pre>
    <table class="proof">
      <tbody>
        <tr class="proof-head"><th>Step</th><th>Hyp</th><th>Ref</th><th>Expression</th></tr>
        <tr class="st">
          <td><a name="1"/>1</td>
          <td></td>
          <td><a href="eqtr.html">eqtr</a></td>
          <td><pre>writeReg k (wSz16) r v = setReg k r (if (wsizeBits (wSz16) = 16) (bitsUpdate 0 16 v (readReg k r)) v) ->
  setReg k r (if (wsizeBits (wSz16) = 16) (bitsUpdate 0 16 v (readReg k r)) v) = setReg k r (bitsUpdate 0 16 v (readReg k r)) ->
  writeReg k (wSz16) r v = setReg k r (bitsUpdate 0 16 v (readReg k r))</pre></td>
        </tr>        <tr class="st">
          <td><a name="2"/>2</td>
          <td></td>
          <td><a href="ifneg.html">ifneg</a></td>
          <td><pre>~wsizeBits (wSz16) = 8 ->
  if
      (wsizeBits (wSz16) = 8)
      (if (~true (snd (wSz16)) /\ 2 e. ns r) (setReg k (r - 4) (bitsUpdate 8 8 v (readReg k (r - 4)))) (setReg k r (bitsUpdate 0 8 v (readReg k r))))
      (setReg k r (if (wsizeBits (wSz16) = 16) (bitsUpdate 0 16 v (readReg k r)) v)) =
    setReg k r (if (wsizeBits (wSz16) = 16) (bitsUpdate 0 16 v (readReg k r)) v)</pre></td>
        </tr>        <tr class="sc">
          <td><a name="3"/>3</td>
          <td><a href="#2">2</a></td>
          <td><i>conv</i></td>
          <td><pre>~wsizeBits (wSz16) = 8 -> writeReg k (wSz16) r v = setReg k r (if (wsizeBits (wSz16) = 16) (bitsUpdate 0 16 v (readReg k r)) v)</pre></td>
        </tr>        <tr class="st">
          <td><a name="4"/>4</td>
          <td></td>
          <td><a href="ltner.html">ltner</a></td>
          <td><pre>8 < wsizeBits (wSz16) -> wsizeBits (wSz16) != 8</pre></td>
        </tr>        <tr class="sc">
          <td><a name="5"/>5</td>
          <td><a href="#4">4</a></td>
          <td><i>conv</i></td>
          <td><pre>8 < wsizeBits (wSz16) -> ~wsizeBits (wSz16) = 8</pre></td>
        </tr>        <tr class="st">
          <td><a name="6"/>6</td>
          <td></td>
          <td><a href="lteq2.html">lteq2</a></td>
          <td><pre>wsizeBits (wSz16) = 16 -> (8 < wsizeBits (wSz16) <-> 8 < 16)</pre></td>
        </tr>        <tr class="st">
          <td><a name="7"/>7</td>
          <td></td>
          <td><a href="wSz16Bits.html">wSz16Bits</a></td>
          <td><pre>wsizeBits (wSz16) = 16</pre></td>
        </tr>        <tr class="st">
          <td><a name="8"/>8</td>
          <td><a href="#6">6</a>, <a href="#7">7</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>8 < wsizeBits (wSz16) <-> 8 < 16</pre></td>
        </tr>        <tr class="st">
          <td><a name="9"/>9</td>
          <td></td>
          <td><a href="d8lt16.html">d8lt16</a></td>
          <td><pre>8 < 16</pre></td>
        </tr>        <tr class="st">
          <td><a name="10"/>10</td>
          <td><a href="#8">8</a>, <a href="#9">9</a></td>
          <td><a href="mpbir.html">mpbir</a></td>
          <td><pre>8 < wsizeBits (wSz16)</pre></td>
        </tr>        <tr class="st">
          <td><a name="11"/>11</td>
          <td><a href="#5">5</a>, <a href="#10">10</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>~wsizeBits (wSz16) = 8</pre></td>
        </tr>        <tr class="st">
          <td><a name="12"/>12</td>
          <td><a href="#3">3</a>, <a href="#11">11</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>writeReg k (wSz16) r v = setReg k r (if (wsizeBits (wSz16) = 16) (bitsUpdate 0 16 v (readReg k r)) v)</pre></td>
        </tr>        <tr class="st">
          <td><a name="13"/>13</td>
          <td><a href="#1">1</a>, <a href="#12">12</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>setReg k r (if (wsizeBits (wSz16) = 16) (bitsUpdate 0 16 v (readReg k r)) v) = setReg k r (bitsUpdate 0 16 v (readReg k r)) -> writeReg k (wSz16) r v = setReg k r (bitsUpdate 0 16 v (readReg k r))</pre></td>
        </tr>        <tr class="st">
          <td><a name="14"/>14</td>
          <td></td>
          <td><a href="setRegeq3.html">setRegeq3</a></td>
          <td><pre>if (wsizeBits (wSz16) = 16) (bitsUpdate 0 16 v (readReg k r)) v = bitsUpdate 0 16 v (readReg k r) ->
  setReg k r (if (wsizeBits (wSz16) = 16) (bitsUpdate 0 16 v (readReg k r)) v) = setReg k r (bitsUpdate 0 16 v (readReg k r))</pre></td>
        </tr>        <tr class="st">
          <td><a name="15"/>15</td>
          <td></td>
          <td><a href="ifpos.html">ifpos</a></td>
          <td><pre>wsizeBits (wSz16) = 16 -> if (wsizeBits (wSz16) = 16) (bitsUpdate 0 16 v (readReg k r)) v = bitsUpdate 0 16 v (readReg k r)</pre></td>
        </tr>        <tr class="st">
          <td><a name="16"/>16</td>
          <td><a href="#15">15</a>, <a href="#7">7</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>if (wsizeBits (wSz16) = 16) (bitsUpdate 0 16 v (readReg k r)) v = bitsUpdate 0 16 v (readReg k r)</pre></td>
        </tr>        <tr class="st">
          <td><a name="17"/>17</td>
          <td><a href="#14">14</a>, <a href="#16">16</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>setReg k r (if (wsizeBits (wSz16) = 16) (bitsUpdate 0 16 v (readReg k r)) v) = setReg k r (bitsUpdate 0 16 v (readReg k r))</pre></td>
        </tr>        <tr class="st">
          <td><a name="18"/>18</td>
          <td><a href="#13">13</a>, <a href="#17">17</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>writeReg k (wSz16) r v = setReg k r (bitsUpdate 0 16 v (readReg k r))</pre></td>
        </tr>      </tbody>
    </table>
    <h2 class="axioms">Axiom use</h2>
    <a href="ax_1.html">ax_1</a>,
    <a href="ax_2.html">ax_2</a>,
    <a href="ax_3.html">ax_3</a>,
    <a href="ax_mp.html">ax_mp</a>,
    <a href="itru.html">itru</a>,
    <a href="ax_gen.html">ax_gen</a>,
    <a href="ax_4.html">ax_4</a>,
    <a href="ax_5.html">ax_5</a>,
    <a href="ax_6.html">ax_6</a>,
    <a href="ax_7.html">ax_7</a>,
    <a href="ax_10.html">ax_10</a>,
    <a href="ax_11.html">ax_11</a>,
    <a href="ax_12.html">ax_12</a>,
    <a href="elab.html">elab</a>,
    <a href="ax_8.html">ax_8</a>,
    <a href="peano1.html">peano1</a>,
    <a href="peano2.html">peano2</a>,
    <a href="peano5.html">peano5</a>,
    <a href="theid.html">theid</a>,
    <a href="the0.html">the0</a>,
    <a href="addeq.html">addeq</a>,
    <a href="muleq.html">muleq</a>,
    <a href="add0.html">add0</a>,
    <a href="addS.html">addS</a>,
    <a href="mul0.html">mul0</a>,
    <a href="mulS.html">mulS</a>,
    <a href="h2n0.html">h2n0</a>,
    <a href="h2n1.html">h2n1</a>,
    <a href="h2n8.html">h2n8</a>,
    <a href="h2nlt.html">h2nlt</a>  </section>
</body>
</html>
