To implement N-bit up-down counter in Verilog
