Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/.Xilinx/iniial_eg/initial_eg_isim_beh.exe -prj C:/.Xilinx/iniial_eg/initial_eg_beh.prj work.initial_eg work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/.Xilinx/iniial_eg/initial_eg.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module initial_eg
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 2 Verilog Units
Built simulation executable C:/.Xilinx/iniial_eg/initial_eg_isim_beh.exe
Fuse Memory Usage: 26128 KB
Fuse CPU Usage: 405 ms
