<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Apr 23 11:11:48 2025" VIVADOVERSION="2024.2">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="FPGA_SPI_Handler" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="SPI_rx" SIGIS="undef" SIGNAME="External_Ports_SPI_rx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_rx_block_0" PORT="data_to_read"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SPI_rx_intr" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="SPI_rx_block_0_intr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_rx_block_0" PORT="intr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SPI_tx" SIGIS="undef" SIGNAME="SPI_tx_block_0_bit_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_tx_block_0" PORT="bit_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dlatch_0" PORT="clk"/>
        <CONNECTION INSTANCE="dlatch_1" PORT="clk"/>
        <CONNECTION INSTANCE="d_flip_flop_1" PORT="clk"/>
        <CONNECTION INSTANCE="SPI_tx_block_0" PORT="clk"/>
        <CONNECTION INSTANCE="SPI_rx_block_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="d_flip_flop_1" PORT="en"/>
        <CONNECTION INSTANCE="SPI_tx_block_0" PORT="en"/>
        <CONNECTION INSTANCE="SPI_rx_block_0" PORT="en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="encoder_1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_encoder_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dlatch_0" PORT="i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="encoder_2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_encoder_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dlatch_1" PORT="i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="10" NAME="motor_1" RIGHT="0" SIGIS="undef" SIGNAME="busdmux_0_data_out_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="busdmux_0" PORT="data_out_1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="10" NAME="motor_2" RIGHT="0" SIGIS="undef" SIGNAME="busdmux_0_data_out_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="busdmux_0" PORT="data_out_2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dlatch_0" PORT="rst"/>
        <CONNECTION INSTANCE="dlatch_1" PORT="rst"/>
        <CONNECTION INSTANCE="d_flip_flop_1" PORT="rst"/>
        <CONNECTION INSTANCE="SPI_tx_block_0" PORT="rst"/>
        <CONNECTION INSTANCE="SPI_rx_block_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/SPI_rx_block_0" HWVERSION="1.0" INSTANCE="SPI_rx_block_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SPI_rx_block" VLNV="xilinx.com:module_ref:SPI_rx_block:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="FPGA_SPI_Handler_SPI_rx_block_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_to_read" SIGIS="undef" SIGNAME="External_Ports_SPI_rx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SPI_rx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="intr" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="SPI_rx_block_0_intr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SPI_rx_intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="received_data" RIGHT="0" SIGIS="undef" SIGNAME="SPI_rx_block_0_received_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="n_to_m_splitter_0" PORT="i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/SPI_tx_block_0" HWVERSION="1.0" INSTANCE="SPI_tx_block_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SPI_tx_block" VLNV="xilinx.com:module_ref:SPI_tx_block:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BUS_WIDTH" VALUE="17"/>
        <PARAMETER NAME="dir" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="FPGA_SPI_Handler_SPI_tx_block_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="bit_out" SIGIS="undef" SIGNAME="SPI_tx_block_0_bit_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SPI_tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="combiner_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="combiner_0" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="SPI_tx_block_0_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlatch_0" PORT="en"/>
            <CONNECTION INSTANCE="dlatch_1" PORT="en"/>
            <CONNECTION INSTANCE="d_flip_flop_1" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/busdmux_0" HWVERSION="1.0" INSTANCE="busdmux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="busdmux" VLNV="xilinx.com:module_ref:busdmux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BUS_WIDTH" VALUE="11"/>
        <PARAMETER NAME="Component_Name" VALUE="FPGA_SPI_Handler_busdmux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="10" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="n_to_m_splitter_0_o_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="n_to_m_splitter_0" PORT="o_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="data_out_1" RIGHT="0" SIGIS="undef" SIGNAME="busdmux_0_data_out_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="motor_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="data_out_2" RIGHT="0" SIGIS="undef" SIGNAME="busdmux_0_data_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="motor_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sel" RIGHT="0" SIGIS="undef" SIGNAME="n_to_m_splitter_0_o_h">
          <CONNECTIONS>
            <CONNECTION INSTANCE="n_to_m_splitter_0" PORT="o_h"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/busmux_2x1_0" HWVERSION="1.0" INSTANCE="busmux_2x1_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="busmux_2x1" VLNV="xilinx.com:module_ref:busmux_2x1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BIT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="FPGA_SPI_Handler_busmux_2x1_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="input_1" RIGHT="0" SIGIS="undef" SIGNAME="dlatch_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlatch_0" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input_2" RIGHT="0" SIGIS="undef" SIGNAME="dlatch_1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlatch_1" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="busmux_2x1_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="combiner_0" PORT="l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s" SIGIS="undef" SIGNAME="d_flip_flop_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="d_flip_flop_1" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/combiner_0" HWVERSION="1.0" INSTANCE="combiner_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="combiner" VLNV="xilinx.com:module_ref:combiner:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="highbits" VALUE="1"/>
        <PARAMETER NAME="lowbits" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="FPGA_SPI_Handler_combiner_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="h" RIGHT="0" SIGIS="undef" SIGNAME="d_flip_flop_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="d_flip_flop_1" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="l" RIGHT="0" SIGIS="undef" SIGNAME="busmux_2x1_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="busmux_2x1_0" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="combiner_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_tx_block_0" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/d_flip_flop_1" HWVERSION="1.0" INSTANCE="d_flip_flop_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="d_flip_flop" VLNV="xilinx.com:module_ref:d_flip_flop:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_bits" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="FPGA_SPI_Handler_d_flip_flop_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="D" SIGIS="undef" SIGNAME="SPI_tx_block_0_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_tx_block_0" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Q" SIGIS="undef" SIGNAME="d_flip_flop_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="busmux_2x1_0" PORT="s"/>
            <CONNECTION INSTANCE="combiner_0" PORT="h"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/dlatch_0" HWVERSION="1.0" INSTANCE="dlatch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dlatch" VLNV="xilinx.com:module_ref:dlatch:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="FPGA_SPI_Handler_dlatch_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="SPI_tx_block_0_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_tx_block_0" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_encoder_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="encoder_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="dlatch_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="busmux_2x1_0" PORT="input_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/dlatch_1" HWVERSION="1.0" INSTANCE="dlatch_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dlatch" VLNV="xilinx.com:module_ref:dlatch:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="FPGA_SPI_Handler_dlatch_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="SPI_tx_block_0_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_tx_block_0" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_encoder_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="encoder_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="dlatch_1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="busmux_2x1_0" PORT="input_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/n_to_m_splitter_0" HWVERSION="1.0" INSTANCE="n_to_m_splitter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="n_to_m_splitter" VLNV="xilinx.com:module_ref:n_to_m_splitter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="input_size" VALUE="12"/>
        <PARAMETER NAME="output_size_high" VALUE="1"/>
        <PARAMETER NAME="output_size_low" VALUE="11"/>
        <PARAMETER NAME="Component_Name" VALUE="FPGA_SPI_Handler_n_to_m_splitter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="i" RIGHT="0" SIGIS="undef" SIGNAME="SPI_rx_block_0_received_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_rx_block_0" PORT="received_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="o_h" RIGHT="0" SIGIS="undef" SIGNAME="n_to_m_splitter_0_o_h">
          <CONNECTIONS>
            <CONNECTION INSTANCE="busdmux_0" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="o_l" RIGHT="0" SIGIS="undef" SIGNAME="n_to_m_splitter_0_o_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="busdmux_0" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
