Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 20:55:29 2024
| Host         : Boom running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    101         
TIMING-16  Warning           Large setup violation          7           
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (121)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (173)
5. checking no_input_delay (11)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (121)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: hxd/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (173)
--------------------------------------------------
 There are 173 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.815      -22.469                    115                 1815        0.215        0.000                      0                 1815        4.500        0.000                       0                  1776  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.815      -22.469                    115                 1815        0.215        0.000                      0                 1815        4.500        0.000                       0                  1776  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          115  Failing Endpoints,  Worst Slack       -1.815ns,  Total Violation      -22.469ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.815ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.223ns  (logic 3.727ns (33.208%)  route 7.496ns (66.792%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.544     5.065    vga/clk
    SLICE_X15Y70         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.167    vga/w_x[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.897 r  vga/addr_reg_reg_i_111/O[3]
                         net (fo=1, routed)           0.624     7.521    vga/at/compute_ascii_index_return0[3]
    SLICE_X15Y73         LUT2 (Prop_lut2_I1_O)        0.306     7.827 r  vga/addr_reg_reg_i_110/O
                         net (fo=1, routed)           0.000     7.827    vga/addr_reg_reg_i_110_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.251 r  vga/addr_reg_reg_i_40/O[1]
                         net (fo=7, routed)           0.914     9.165    vga/at/compute_ascii_index_return[4]
    SLICE_X15Y69         LUT6 (Prop_lut6_I0_O)        0.303     9.468 r  vga/addr_reg_reg_i_41/O
                         net (fo=18, routed)          0.860    10.328    vga/addr_reg_reg_i_41_n_0
    SLICE_X13Y73         LUT4 (Prop_lut4_I1_O)        0.124    10.452 r  vga/addr_reg_reg_i_810/O
                         net (fo=70, routed)          1.139    11.592    vga/addr_reg_reg_i_810_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124    11.716 r  vga/addr_reg_reg_i_622/O
                         net (fo=2, routed)           0.000    11.716    vga/addr_reg_reg_i_622_n_0
    SLICE_X12Y85         MUXF7 (Prop_muxf7_I0_O)      0.209    11.925 r  vga/addr_reg_reg_i_444/O
                         net (fo=1, routed)           0.719    12.644    vga/addr_reg_reg_i_444_n_0
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.297    12.941 r  vga/addr_reg_reg_i_218/O
                         net (fo=1, routed)           0.621    13.561    vga/addr_reg_reg_i_218_n_0
    SLICE_X9Y80          LUT5 (Prop_lut5_I2_O)        0.124    13.685 r  vga/addr_reg_reg_i_98/O
                         net (fo=4, routed)           0.598    14.283    vga/addr_reg_reg_i_98_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I1_O)        0.124    14.407 r  vga/addr_reg_reg_i_58/O
                         net (fo=1, routed)           0.000    14.407    vga/addr_reg_reg_i_58_n_0
    SLICE_X8Y79          MUXF7 (Prop_muxf7_I0_O)      0.209    14.616 r  vga/addr_reg_reg_i_21/O
                         net (fo=1, routed)           0.845    15.462    vga/addr_reg_reg_i_21_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I3_O)        0.297    15.759 r  vga/addr_reg_reg_i_4/O
                         net (fo=1, routed)           0.530    16.288    at/rom/ADDRARDADDR[7]
    RAMB18_X0Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.475    14.816    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.258    15.074    
                         clock uncertainty           -0.035    15.039    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.473    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -16.288    
  -------------------------------------------------------------------
                         slack                                 -1.815    

Slack (VIOLATED) :        -1.785ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.193ns  (logic 3.737ns (33.387%)  route 7.456ns (66.613%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.544     5.065    vga/clk
    SLICE_X15Y70         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.167    vga/w_x[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.897 r  vga/addr_reg_reg_i_111/O[3]
                         net (fo=1, routed)           0.624     7.521    vga/at/compute_ascii_index_return0[3]
    SLICE_X15Y73         LUT2 (Prop_lut2_I1_O)        0.306     7.827 r  vga/addr_reg_reg_i_110/O
                         net (fo=1, routed)           0.000     7.827    vga/addr_reg_reg_i_110_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.251 r  vga/addr_reg_reg_i_40/O[1]
                         net (fo=7, routed)           0.914     9.165    vga/at/compute_ascii_index_return[4]
    SLICE_X15Y69         LUT6 (Prop_lut6_I0_O)        0.303     9.468 r  vga/addr_reg_reg_i_41/O
                         net (fo=18, routed)          0.715    10.183    vga/addr_reg_reg_i_41_n_0
    SLICE_X15Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.307 r  vga/addr_reg_reg_i_897/O
                         net (fo=71, routed)          0.976    11.283    vga/addr_reg_reg_i_897_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.407 r  vga/addr_reg_reg_i_615/O
                         net (fo=2, routed)           0.000    11.407    vga/addr_reg_reg_i_615_n_0
    SLICE_X15Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    11.624 r  vga/addr_reg_reg_i_501/O
                         net (fo=1, routed)           0.830    12.453    vga/addr_reg_reg_i_501_n_0
    SLICE_X15Y85         LUT5 (Prop_lut5_I0_O)        0.299    12.752 r  vga/addr_reg_reg_i_249/O
                         net (fo=1, routed)           0.608    13.360    vga/addr_reg_reg_i_249_n_0
    SLICE_X15Y80         LUT5 (Prop_lut5_I2_O)        0.124    13.484 r  vga/addr_reg_reg_i_112/O
                         net (fo=3, routed)           0.968    14.452    vga/addr_reg_reg_i_112_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I5_O)        0.124    14.576 r  vga/addr_reg_reg_i_48/O
                         net (fo=1, routed)           0.000    14.576    vga/addr_reg_reg_i_48_n_0
    SLICE_X10Y81         MUXF7 (Prop_muxf7_I0_O)      0.209    14.785 r  vga/addr_reg_reg_i_16/O
                         net (fo=1, routed)           0.599    15.384    vga/addr_reg_reg_i_16_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.297    15.681 r  vga/addr_reg_reg_i_2/O
                         net (fo=1, routed)           0.577    16.258    at/rom/ADDRARDADDR[9]
    RAMB18_X0Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.475    14.816    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.258    15.074    
                         clock uncertainty           -0.035    15.039    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.473    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -16.258    
  -------------------------------------------------------------------
                         slack                                 -1.785    

Slack (VIOLATED) :        -1.738ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.146ns  (logic 3.466ns (31.095%)  route 7.680ns (68.905%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.544     5.065    vga/clk
    SLICE_X15Y70         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.167    vga/w_x[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.897 r  vga/addr_reg_reg_i_111/O[3]
                         net (fo=1, routed)           0.624     7.521    vga/at/compute_ascii_index_return0[3]
    SLICE_X15Y73         LUT2 (Prop_lut2_I1_O)        0.306     7.827 r  vga/addr_reg_reg_i_110/O
                         net (fo=1, routed)           0.000     7.827    vga/addr_reg_reg_i_110_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.251 r  vga/addr_reg_reg_i_40/O[1]
                         net (fo=7, routed)           0.914     9.165    vga/at/compute_ascii_index_return[4]
    SLICE_X15Y69         LUT6 (Prop_lut6_I0_O)        0.303     9.468 r  vga/addr_reg_reg_i_41/O
                         net (fo=18, routed)          0.667    10.134    vga/addr_reg_reg_i_41_n_0
    SLICE_X14Y73         LUT4 (Prop_lut4_I1_O)        0.124    10.258 r  vga/addr_reg_reg_i_1006/O
                         net (fo=70, routed)          0.904    11.162    vga/addr_reg_reg_i_1006_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.286 r  vga/addr_reg_reg_i_718/O
                         net (fo=2, routed)           1.042    12.328    vga/addr_reg_reg_i_718_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I1_O)        0.124    12.452 r  vga/addr_reg_reg_i_421/O
                         net (fo=2, routed)           0.742    13.194    vga/addr_reg_reg_i_421_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I1_O)        0.124    13.318 r  vga/addr_reg_reg_i_288/O
                         net (fo=4, routed)           0.892    14.210    vga/addr_reg_reg_i_288_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I3_O)        0.124    14.334 r  vga/addr_reg_reg_i_131/O
                         net (fo=1, routed)           0.000    14.334    vga/addr_reg_reg_i_131_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I1_O)      0.217    14.551 r  vga/addr_reg_reg_i_51/O
                         net (fo=1, routed)           0.000    14.551    vga/addr_reg_reg_i_51_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    14.645 r  vga/addr_reg_reg_i_17/O
                         net (fo=1, routed)           0.656    15.301    vga/addr_reg_reg_i_17_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I1_O)        0.316    15.617 r  vga/addr_reg_reg_i_3/O
                         net (fo=1, routed)           0.594    16.211    at/rom/ADDRARDADDR[8]
    RAMB18_X0Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.475    14.816    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.258    15.074    
                         clock uncertainty           -0.035    15.039    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.473    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -16.211    
  -------------------------------------------------------------------
                         slack                                 -1.738    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.137ns  (logic 3.823ns (34.326%)  route 7.314ns (65.674%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.544     5.065    vga/clk
    SLICE_X15Y70         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.167    vga/w_x[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.897 r  vga/addr_reg_reg_i_111/O[3]
                         net (fo=1, routed)           0.624     7.521    vga/at/compute_ascii_index_return0[3]
    SLICE_X15Y73         LUT2 (Prop_lut2_I1_O)        0.306     7.827 r  vga/addr_reg_reg_i_110/O
                         net (fo=1, routed)           0.000     7.827    vga/addr_reg_reg_i_110_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.251 r  vga/addr_reg_reg_i_40/O[1]
                         net (fo=7, routed)           0.914     9.165    vga/at/compute_ascii_index_return[4]
    SLICE_X15Y69         LUT6 (Prop_lut6_I0_O)        0.303     9.468 r  vga/addr_reg_reg_i_41/O
                         net (fo=18, routed)          0.671    10.139    vga/addr_reg_reg_i_41_n_0
    SLICE_X15Y68         LUT3 (Prop_lut3_I0_O)        0.124    10.263 r  vga/addr_reg_reg_i_1047/O
                         net (fo=70, routed)          1.037    11.300    vga/addr_reg_reg_i_1047_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I2_O)        0.124    11.424 r  vga/addr_reg_reg_i_1059/O
                         net (fo=1, routed)           0.000    11.424    vga/addr_reg_reg_i_1059_n_0
    SLICE_X14Y63         MUXF7 (Prop_muxf7_I0_O)      0.209    11.633 r  vga/addr_reg_reg_i_745/O
                         net (fo=1, routed)           0.000    11.633    vga/addr_reg_reg_i_745_n_0
    SLICE_X14Y63         MUXF8 (Prop_muxf8_I1_O)      0.088    11.721 r  vga/addr_reg_reg_i_381/O
                         net (fo=2, routed)           1.025    12.746    vga/addr_reg_reg_i_381_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I3_O)        0.319    13.065 r  vga/addr_reg_reg_i_202/O
                         net (fo=3, routed)           1.092    14.156    vga/addr_reg_reg_i_202_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I0_O)        0.124    14.280 r  vga/addr_reg_reg_i_94/O
                         net (fo=1, routed)           0.000    14.280    vga/addr_reg_reg_i_94_n_0
    SLICE_X8Y77          MUXF7 (Prop_muxf7_I0_O)      0.209    14.489 r  vga/addr_reg_reg_i_35/O
                         net (fo=1, routed)           0.000    14.489    vga/addr_reg_reg_i_35_n_0
    SLICE_X8Y77          MUXF8 (Prop_muxf8_I1_O)      0.088    14.577 r  vga/addr_reg_reg_i_9/O
                         net (fo=1, routed)           0.713    15.290    vga/addr_reg_reg_i_9_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I1_O)        0.319    15.609 r  vga/addr_reg_reg_i_1/O
                         net (fo=1, routed)           0.593    16.202    at/rom/ADDRARDADDR[10]
    RAMB18_X0Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.475    14.816    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.258    15.074    
                         clock uncertainty           -0.035    15.039    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.473    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -16.202    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.721ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.129ns  (logic 3.345ns (30.057%)  route 7.784ns (69.943%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.544     5.065    vga/clk
    SLICE_X15Y70         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.167    vga/w_x[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.897 r  vga/addr_reg_reg_i_111/O[3]
                         net (fo=1, routed)           0.624     7.521    vga/at/compute_ascii_index_return0[3]
    SLICE_X15Y73         LUT2 (Prop_lut2_I1_O)        0.306     7.827 r  vga/addr_reg_reg_i_110/O
                         net (fo=1, routed)           0.000     7.827    vga/addr_reg_reg_i_110_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.251 r  vga/addr_reg_reg_i_40/O[1]
                         net (fo=7, routed)           0.914     9.165    vga/at/compute_ascii_index_return[4]
    SLICE_X15Y69         LUT6 (Prop_lut6_I0_O)        0.303     9.468 r  vga/addr_reg_reg_i_41/O
                         net (fo=18, routed)          0.746    10.214    vga/addr_reg_reg_i_41_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I1_O)        0.124    10.338 r  vga/addr_reg_reg_i_898/O
                         net (fo=66, routed)          1.123    11.461    vga/addr_reg_reg_i_898_n_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.585 r  vga/addr_reg_reg_i_521/O
                         net (fo=2, routed)           0.670    12.255    vga/addr_reg_reg_i_521_n_0
    SLICE_X15Y90         LUT6 (Prop_lut6_I1_O)        0.124    12.379 r  vga/addr_reg_reg_i_314/O
                         net (fo=1, routed)           0.841    13.219    vga/addr_reg_reg_i_314_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I3_O)        0.124    13.343 r  vga/addr_reg_reg_i_150/O
                         net (fo=3, routed)           1.001    14.344    vga/addr_reg_reg_i_150_n_0
    SLICE_X10Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.468 r  vga/addr_reg_reg_i_72/O
                         net (fo=1, routed)           0.000    14.468    vga/addr_reg_reg_i_72_n_0
    SLICE_X10Y82         MUXF7 (Prop_muxf7_I0_O)      0.209    14.677 r  vga/addr_reg_reg_i_28/O
                         net (fo=1, routed)           0.627    15.304    vga/addr_reg_reg_i_28_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I5_O)        0.297    15.601 r  vga/addr_reg_reg_i_6/O
                         net (fo=1, routed)           0.592    16.194    at/rom/ADDRARDADDR[5]
    RAMB18_X0Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.475    14.816    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.258    15.074    
                         clock uncertainty           -0.035    15.039    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.473    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -16.194    
  -------------------------------------------------------------------
                         slack                                 -1.721    

Slack (VIOLATED) :        -1.697ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.105ns  (logic 3.355ns (30.211%)  route 7.750ns (69.789%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.544     5.065    vga/clk
    SLICE_X15Y70         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.167    vga/w_x[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.897 r  vga/addr_reg_reg_i_111/O[3]
                         net (fo=1, routed)           0.624     7.521    vga/at/compute_ascii_index_return0[3]
    SLICE_X15Y73         LUT2 (Prop_lut2_I1_O)        0.306     7.827 r  vga/addr_reg_reg_i_110/O
                         net (fo=1, routed)           0.000     7.827    vga/addr_reg_reg_i_110_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.251 r  vga/addr_reg_reg_i_40/O[1]
                         net (fo=7, routed)           0.914     9.165    vga/at/compute_ascii_index_return[4]
    SLICE_X15Y69         LUT6 (Prop_lut6_I0_O)        0.303     9.468 r  vga/addr_reg_reg_i_41/O
                         net (fo=18, routed)          0.748    10.216    vga/addr_reg_reg_i_41_n_0
    SLICE_X13Y73         LUT3 (Prop_lut3_I0_O)        0.124    10.340 r  vga/addr_reg_reg_i_853/O
                         net (fo=70, routed)          0.939    11.279    vga/addr_reg_reg_i_853_n_0
    SLICE_X15Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.403 r  vga/addr_reg_reg_i_473/O
                         net (fo=2, routed)           1.163    12.566    vga/addr_reg_reg_i_473_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I1_O)        0.124    12.690 r  vga/addr_reg_reg_i_282/O
                         net (fo=2, routed)           0.707    13.397    vga/addr_reg_reg_i_282_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I3_O)        0.124    13.521 r  vga/addr_reg_reg_i_125/O
                         net (fo=4, routed)           0.900    14.420    vga/addr_reg_reg_i_125_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I1_O)        0.124    14.544 r  vga/addr_reg_reg_i_65/O
                         net (fo=1, routed)           0.000    14.544    vga/addr_reg_reg_i_65_n_0
    SLICE_X9Y81          MUXF7 (Prop_muxf7_I1_O)      0.217    14.761 r  vga/addr_reg_reg_i_24/O
                         net (fo=1, routed)           0.658    15.420    vga/addr_reg_reg_i_24_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I3_O)        0.299    15.719 r  vga/addr_reg_reg_i_5/O
                         net (fo=1, routed)           0.451    16.170    at/rom/ADDRARDADDR[6]
    RAMB18_X0Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.475    14.816    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.258    15.074    
                         clock uncertainty           -0.035    15.039    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.473    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -16.170    
  -------------------------------------------------------------------
                         slack                                 -1.697    

Slack (VIOLATED) :        -1.618ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 3.497ns (31.715%)  route 7.529ns (68.284%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.544     5.065    vga/clk
    SLICE_X15Y70         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.167    vga/w_x[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.897 r  vga/addr_reg_reg_i_111/O[3]
                         net (fo=1, routed)           0.624     7.521    vga/at/compute_ascii_index_return0[3]
    SLICE_X15Y73         LUT2 (Prop_lut2_I1_O)        0.306     7.827 r  vga/addr_reg_reg_i_110/O
                         net (fo=1, routed)           0.000     7.827    vga/addr_reg_reg_i_110_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.251 r  vga/addr_reg_reg_i_40/O[1]
                         net (fo=7, routed)           0.914     9.165    vga/at/compute_ascii_index_return[4]
    SLICE_X15Y69         LUT6 (Prop_lut6_I0_O)        0.303     9.468 r  vga/addr_reg_reg_i_41/O
                         net (fo=18, routed)          0.673    10.141    vga/addr_reg_reg_i_41_n_0
    SLICE_X12Y72         LUT3 (Prop_lut3_I0_O)        0.124    10.265 r  vga/addr_reg_reg_i_655/O
                         net (fo=77, routed)          1.482    11.746    vga/addr_reg_reg_i_655_n_0
    SLICE_X0Y81          LUT4 (Prop_lut4_I1_O)        0.124    11.870 r  vga/addr_reg_reg_i_981/O
                         net (fo=1, routed)           0.000    11.870    vga/addr_reg_reg_i_981_n_0
    SLICE_X0Y81          MUXF7 (Prop_muxf7_I0_O)      0.238    12.108 r  vga/addr_reg_reg_i_663/O
                         net (fo=1, routed)           0.000    12.108    vga/addr_reg_reg_i_663_n_0
    SLICE_X0Y81          MUXF8 (Prop_muxf8_I0_O)      0.104    12.212 r  vga/addr_reg_reg_i_339/O
                         net (fo=3, routed)           0.876    13.089    vga/addr_reg_reg_i_339_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I4_O)        0.316    13.405 r  vga/addr_reg_reg_i_166/O
                         net (fo=1, routed)           0.302    13.707    vga/addr_reg_reg_i_166_n_0
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124    13.831 r  vga/addr_reg_reg_i_76/O
                         net (fo=1, routed)           0.630    14.461    vga/addr_reg_reg_i_76_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.124    14.585 r  vga/addr_reg_reg_i_29/O
                         net (fo=1, routed)           0.807    15.392    vga/addr_reg_reg_i_29_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I1_O)        0.124    15.516 r  vga/addr_reg_reg_i_7/O
                         net (fo=1, routed)           0.575    16.091    at/rom/ADDRARDADDR[4]
    RAMB18_X0Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.475    14.816    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.258    15.074    
                         clock uncertainty           -0.035    15.039    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.473    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -16.091    
  -------------------------------------------------------------------
                         slack                                 -1.618    

Slack (VIOLATED) :        -0.393ns  (required time - arrival time)
  Source:                 iterator_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_grid_flat_reg[1291]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.312ns  (logic 3.711ns (35.988%)  route 6.601ns (64.012%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.549     5.070    clk_IBUF_BUFG
    SLICE_X12Y66         FDCE                                         r  iterator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  iterator_reg[0]/Q
                         net (fo=13, routed)          0.505     6.093    uart/ascii_grid_flat_reg[1653]_i_12_0[0]
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.749 r  uart/ascii_grid_flat_reg[1536]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.749    uart/ascii_grid_flat_reg[1536]_i_5_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.971 f  uart/ascii_grid_flat_reg[1653]_i_12/O[0]
                         net (fo=3, routed)           0.819     7.789    uart/ascii_grid_flat3[4]
    SLICE_X15Y68         LUT6 (Prop_lut6_I0_O)        0.299     8.088 r  uart/ascii_grid_flat[1653]_i_13/O
                         net (fo=6, routed)           0.514     8.603    uart/ascii_grid_flat[1653]_i_13_n_0
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.727 r  uart/ascii_grid_flat[1653]_i_7/O
                         net (fo=1, routed)           0.000     8.727    uart/ascii_grid_flat[1653]_i_7_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.260 r  uart/ascii_grid_flat_reg[1653]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.260    uart/ascii_grid_flat_reg[1653]_i_2_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.499 f  uart/ascii_grid_flat_reg[1284]_i_2/O[2]
                         net (fo=72, routed)          0.876    10.375    uart/ascii_grid_flat1[11]
    SLICE_X15Y58         LUT4 (Prop_lut4_I3_O)        0.301    10.676 r  uart/ascii_grid_flat[1649]_i_5/O
                         net (fo=6, routed)           0.816    11.492    uart/ascii_grid_flat[1649]_i_5_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.616 r  uart/ascii_grid_flat[1679]_i_8/O
                         net (fo=2, routed)           0.406    12.022    uart/ascii_grid_flat[1679]_i_8_n_0
    SLICE_X29Y65         LUT2 (Prop_lut2_I0_O)        0.120    12.142 r  uart/ascii_grid_flat[1651]_i_5/O
                         net (fo=6, routed)           0.857    12.999    uart/ascii_grid_flat[1651]_i_5_n_0
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.327    13.326 r  uart/ascii_grid_flat[1675]_i_4/O
                         net (fo=16, routed)          0.959    14.285    uart/ascii_grid_flat[1675]_i_4_n_0
    SLICE_X43Y79         LUT5 (Prop_lut5_I4_O)        0.124    14.409 r  uart/ascii_grid_flat[1547]_i_2/O
                         net (fo=7, routed)           0.849    15.258    uart/ascii_grid_flat[1547]_i_2_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.124    15.382 r  uart/ascii_grid_flat[1291]_i_1/O
                         net (fo=1, routed)           0.000    15.382    uart_n_1109
    SLICE_X42Y75         FDRE                                         r  ascii_grid_flat_reg[1291]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.420    14.761    clk_IBUF_BUFG
    SLICE_X42Y75         FDRE                                         r  ascii_grid_flat_reg[1291]/C
                         clock pessimism              0.187    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X42Y75         FDRE (Setup_fdre_C_D)        0.077    14.989    ascii_grid_flat_reg[1291]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -15.382    
  -------------------------------------------------------------------
                         slack                                 -0.393    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 iterator_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_grid_flat_reg[1547]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.187ns  (logic 3.711ns (36.430%)  route 6.476ns (63.569%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.549     5.070    clk_IBUF_BUFG
    SLICE_X12Y66         FDCE                                         r  iterator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  iterator_reg[0]/Q
                         net (fo=13, routed)          0.505     6.093    uart/ascii_grid_flat_reg[1653]_i_12_0[0]
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.749 r  uart/ascii_grid_flat_reg[1536]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.749    uart/ascii_grid_flat_reg[1536]_i_5_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.971 f  uart/ascii_grid_flat_reg[1653]_i_12/O[0]
                         net (fo=3, routed)           0.819     7.789    uart/ascii_grid_flat3[4]
    SLICE_X15Y68         LUT6 (Prop_lut6_I0_O)        0.299     8.088 r  uart/ascii_grid_flat[1653]_i_13/O
                         net (fo=6, routed)           0.514     8.603    uart/ascii_grid_flat[1653]_i_13_n_0
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.727 r  uart/ascii_grid_flat[1653]_i_7/O
                         net (fo=1, routed)           0.000     8.727    uart/ascii_grid_flat[1653]_i_7_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.260 r  uart/ascii_grid_flat_reg[1653]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.260    uart/ascii_grid_flat_reg[1653]_i_2_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.499 f  uart/ascii_grid_flat_reg[1284]_i_2/O[2]
                         net (fo=72, routed)          0.876    10.375    uart/ascii_grid_flat1[11]
    SLICE_X15Y58         LUT4 (Prop_lut4_I3_O)        0.301    10.676 r  uart/ascii_grid_flat[1649]_i_5/O
                         net (fo=6, routed)           0.816    11.492    uart/ascii_grid_flat[1649]_i_5_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.616 r  uart/ascii_grid_flat[1679]_i_8/O
                         net (fo=2, routed)           0.406    12.022    uart/ascii_grid_flat[1679]_i_8_n_0
    SLICE_X29Y65         LUT2 (Prop_lut2_I0_O)        0.120    12.142 r  uart/ascii_grid_flat[1651]_i_5/O
                         net (fo=6, routed)           0.857    12.999    uart/ascii_grid_flat[1651]_i_5_n_0
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.327    13.326 r  uart/ascii_grid_flat[1675]_i_4/O
                         net (fo=16, routed)          0.959    14.285    uart/ascii_grid_flat[1675]_i_4_n_0
    SLICE_X43Y79         LUT5 (Prop_lut5_I4_O)        0.124    14.409 r  uart/ascii_grid_flat[1547]_i_2/O
                         net (fo=7, routed)           0.723    15.132    uart/ascii_grid_flat[1547]_i_2_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.124    15.256 r  uart/ascii_grid_flat[1547]_i_1/O
                         net (fo=1, routed)           0.000    15.256    uart_n_1110
    SLICE_X43Y76         FDRE                                         r  ascii_grid_flat_reg[1547]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.422    14.763    clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  ascii_grid_flat_reg[1547]/C
                         clock pessimism              0.187    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X43Y76         FDRE (Setup_fdre_C_D)        0.031    14.945    ascii_grid_flat_reg[1547]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -15.256    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 iterator_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_grid_flat_reg[1035]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.183ns  (logic 3.711ns (36.445%)  route 6.472ns (63.555%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.549     5.070    clk_IBUF_BUFG
    SLICE_X12Y66         FDCE                                         r  iterator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  iterator_reg[0]/Q
                         net (fo=13, routed)          0.505     6.093    uart/ascii_grid_flat_reg[1653]_i_12_0[0]
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.749 r  uart/ascii_grid_flat_reg[1536]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.749    uart/ascii_grid_flat_reg[1536]_i_5_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.971 f  uart/ascii_grid_flat_reg[1653]_i_12/O[0]
                         net (fo=3, routed)           0.819     7.789    uart/ascii_grid_flat3[4]
    SLICE_X15Y68         LUT6 (Prop_lut6_I0_O)        0.299     8.088 r  uart/ascii_grid_flat[1653]_i_13/O
                         net (fo=6, routed)           0.514     8.603    uart/ascii_grid_flat[1653]_i_13_n_0
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.727 r  uart/ascii_grid_flat[1653]_i_7/O
                         net (fo=1, routed)           0.000     8.727    uart/ascii_grid_flat[1653]_i_7_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.260 r  uart/ascii_grid_flat_reg[1653]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.260    uart/ascii_grid_flat_reg[1653]_i_2_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.499 f  uart/ascii_grid_flat_reg[1284]_i_2/O[2]
                         net (fo=72, routed)          0.876    10.375    uart/ascii_grid_flat1[11]
    SLICE_X15Y58         LUT4 (Prop_lut4_I3_O)        0.301    10.676 r  uart/ascii_grid_flat[1649]_i_5/O
                         net (fo=6, routed)           0.816    11.492    uart/ascii_grid_flat[1649]_i_5_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.616 r  uart/ascii_grid_flat[1679]_i_8/O
                         net (fo=2, routed)           0.406    12.022    uart/ascii_grid_flat[1679]_i_8_n_0
    SLICE_X29Y65         LUT2 (Prop_lut2_I0_O)        0.120    12.142 r  uart/ascii_grid_flat[1651]_i_5/O
                         net (fo=6, routed)           0.857    12.999    uart/ascii_grid_flat[1651]_i_5_n_0
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.327    13.326 r  uart/ascii_grid_flat[1675]_i_4/O
                         net (fo=16, routed)          0.959    14.285    uart/ascii_grid_flat[1675]_i_4_n_0
    SLICE_X43Y79         LUT5 (Prop_lut5_I4_O)        0.124    14.409 r  uart/ascii_grid_flat[1547]_i_2/O
                         net (fo=7, routed)           0.719    15.128    uart/ascii_grid_flat[1547]_i_2_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.124    15.252 r  uart/ascii_grid_flat[1035]_i_1/O
                         net (fo=1, routed)           0.000    15.252    uart_n_1108
    SLICE_X43Y76         FDRE                                         r  ascii_grid_flat_reg[1035]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.422    14.763    clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  ascii_grid_flat_reg[1035]/C
                         clock pessimism              0.187    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X43Y76         FDRE (Setup_fdre_C_D)        0.029    14.943    ascii_grid_flat_reg[1035]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -15.252    
  -------------------------------------------------------------------
                         slack                                 -0.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ascii_grid_flat_reg[735]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_grid_flat_reg[735]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.563     1.446    clk_IBUF_BUFG
    SLICE_X10Y59         FDRE                                         r  ascii_grid_flat_reg[735]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  ascii_grid_flat_reg[735]/Q
                         net (fo=2, routed)           0.127     1.737    uart/ascii_grid_flat[735]
    SLICE_X10Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.782 r  uart/ascii_grid_flat[735]_i_1/O
                         net (fo=1, routed)           0.000     1.782    uart_n_922
    SLICE_X10Y59         FDRE                                         r  ascii_grid_flat_reg[735]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.832     1.960    clk_IBUF_BUFG
    SLICE_X10Y59         FDRE                                         r  ascii_grid_flat_reg[735]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.121     1.567    ascii_grid_flat_reg[735]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ascii_grid_flat_reg[186]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_grid_flat_reg[186]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.560     1.443    clk_IBUF_BUFG
    SLICE_X37Y90         FDRE                                         r  ascii_grid_flat_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ascii_grid_flat_reg[186]/Q
                         net (fo=2, routed)           0.120     1.704    uart/ascii_grid_flat[186]
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.749 r  uart/ascii_grid_flat[186]_i_1/O
                         net (fo=1, routed)           0.000     1.749    uart_n_497
    SLICE_X37Y90         FDRE                                         r  ascii_grid_flat_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.828     1.956    clk_IBUF_BUFG
    SLICE_X37Y90         FDRE                                         r  ascii_grid_flat_reg[186]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X37Y90         FDRE (Hold_fdre_C_D)         0.091     1.534    ascii_grid_flat_reg[186]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ascii_grid_flat_reg[304]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_grid_flat_reg[304]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.614%)  route 0.121ns (39.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.556     1.439    clk_IBUF_BUFG
    SLICE_X29Y83         FDRE                                         r  ascii_grid_flat_reg[304]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ascii_grid_flat_reg[304]/Q
                         net (fo=2, routed)           0.121     1.701    uart/ascii_grid_flat[304]
    SLICE_X29Y83         LUT6 (Prop_lut6_I5_O)        0.045     1.746 r  uart/ascii_grid_flat[304]_i_1/O
                         net (fo=1, routed)           0.000     1.746    uart_n_1668
    SLICE_X29Y83         FDRE                                         r  ascii_grid_flat_reg[304]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.824     1.951    clk_IBUF_BUFG
    SLICE_X29Y83         FDRE                                         r  ascii_grid_flat_reg[304]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X29Y83         FDRE (Hold_fdre_C_D)         0.092     1.531    ascii_grid_flat_reg[304]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ascii_grid_flat_reg[252]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_grid_flat_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.473%)  route 0.122ns (39.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.559     1.442    clk_IBUF_BUFG
    SLICE_X29Y89         FDRE                                         r  ascii_grid_flat_reg[252]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ascii_grid_flat_reg[252]/Q
                         net (fo=2, routed)           0.122     1.705    uart/ascii_grid_flat[252]
    SLICE_X29Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.750 r  uart/ascii_grid_flat[252]_i_1/O
                         net (fo=1, routed)           0.000     1.750    uart_n_626
    SLICE_X29Y89         FDRE                                         r  ascii_grid_flat_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.829     1.956    clk_IBUF_BUFG
    SLICE_X29Y89         FDRE                                         r  ascii_grid_flat_reg[252]/C
                         clock pessimism             -0.514     1.442    
    SLICE_X29Y89         FDRE (Hold_fdre_C_D)         0.092     1.534    ascii_grid_flat_reg[252]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ascii_grid_flat_reg[541]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_grid_flat_reg[541]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.549     1.432    clk_IBUF_BUFG
    SLICE_X43Y73         FDRE                                         r  ascii_grid_flat_reg[541]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  ascii_grid_flat_reg[541]/Q
                         net (fo=2, routed)           0.123     1.696    uart/ascii_grid_flat[541]
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.741 r  uart/ascii_grid_flat[541]_i_1/O
                         net (fo=1, routed)           0.000     1.741    uart_n_746
    SLICE_X43Y73         FDRE                                         r  ascii_grid_flat_reg[541]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.816     1.943    clk_IBUF_BUFG
    SLICE_X43Y73         FDRE                                         r  ascii_grid_flat_reg[541]/C
                         clock pessimism             -0.511     1.432    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.092     1.524    ascii_grid_flat_reg[541]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ascii_grid_flat_reg[760]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_grid_flat_reg[760]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.562     1.445    clk_IBUF_BUFG
    SLICE_X11Y88         FDRE                                         r  ascii_grid_flat_reg[760]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ascii_grid_flat_reg[760]/Q
                         net (fo=2, routed)           0.123     1.709    uart/ascii_grid_flat[760]
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.754 r  uart/ascii_grid_flat[760]_i_1/O
                         net (fo=1, routed)           0.000     1.754    uart_n_261
    SLICE_X11Y88         FDRE                                         r  ascii_grid_flat_reg[760]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.831     1.959    clk_IBUF_BUFG
    SLICE_X11Y88         FDRE                                         r  ascii_grid_flat_reg[760]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X11Y88         FDRE (Hold_fdre_C_D)         0.092     1.537    ascii_grid_flat_reg[760]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ascii_grid_flat_reg[1317]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_grid_flat_reg[1317]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.557     1.440    clk_IBUF_BUFG
    SLICE_X31Y64         FDRE                                         r  ascii_grid_flat_reg[1317]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ascii_grid_flat_reg[1317]/Q
                         net (fo=2, routed)           0.123     1.704    uart/ascii_grid_flat[1317]
    SLICE_X31Y64         LUT4 (Prop_lut4_I3_O)        0.045     1.749 r  uart/ascii_grid_flat[1317]_i_1/O
                         net (fo=1, routed)           0.000     1.749    uart_n_148
    SLICE_X31Y64         FDRE                                         r  ascii_grid_flat_reg[1317]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.824     1.952    clk_IBUF_BUFG
    SLICE_X31Y64         FDRE                                         r  ascii_grid_flat_reg[1317]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X31Y64         FDRE (Hold_fdre_C_D)         0.092     1.532    ascii_grid_flat_reg[1317]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ascii_grid_flat_reg[1547]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_grid_flat_reg[1547]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.549     1.432    clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  ascii_grid_flat_reg[1547]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  ascii_grid_flat_reg[1547]/Q
                         net (fo=2, routed)           0.123     1.696    uart/ascii_grid_flat[1547]
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.741 r  uart/ascii_grid_flat[1547]_i_1/O
                         net (fo=1, routed)           0.000     1.741    uart_n_1110
    SLICE_X43Y76         FDRE                                         r  ascii_grid_flat_reg[1547]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.816     1.943    clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  ascii_grid_flat_reg[1547]/C
                         clock pessimism             -0.511     1.432    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.092     1.524    ascii_grid_flat_reg[1547]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ascii_grid_flat_reg[729]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_grid_flat_reg[729]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.557     1.440    clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  ascii_grid_flat_reg[729]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ascii_grid_flat_reg[729]/Q
                         net (fo=2, routed)           0.123     1.704    uart/ascii_grid_flat[729]
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.749 r  uart/ascii_grid_flat[729]_i_1/O
                         net (fo=1, routed)           0.000     1.749    uart_n_406
    SLICE_X45Y66         FDRE                                         r  ascii_grid_flat_reg[729]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.825     1.952    clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  ascii_grid_flat_reg[729]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X45Y66         FDRE (Hold_fdre_C_D)         0.092     1.532    ascii_grid_flat_reg[729]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ascii_grid_flat_reg[947]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_grid_flat_reg[947]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.560     1.443    clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  ascii_grid_flat_reg[947]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ascii_grid_flat_reg[947]/Q
                         net (fo=2, routed)           0.123     1.707    uart/ascii_grid_flat[947]
    SLICE_X9Y65          LUT6 (Prop_lut6_I5_O)        0.045     1.752 r  uart/ascii_grid_flat[947]_i_1/O
                         net (fo=1, routed)           0.000     1.752    uart_n_1507
    SLICE_X9Y65          FDRE                                         r  ascii_grid_flat_reg[947]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.827     1.955    clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  ascii_grid_flat_reg[947]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X9Y65          FDRE (Hold_fdre_C_D)         0.092     1.535    ascii_grid_flat_reg[947]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32   at/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y79    ascii_grid_flat_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y95   ascii_grid_flat_reg[1000]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y68   ascii_grid_flat_reg[1001]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y86   ascii_grid_flat_reg[1002]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y78   ascii_grid_flat_reg[1003]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y94   ascii_grid_flat_reg[1004]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y71   ascii_grid_flat_reg[1005]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y86   ascii_grid_flat_reg[1006]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y79    ascii_grid_flat_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y79    ascii_grid_flat_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y95   ascii_grid_flat_reg[1000]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y95   ascii_grid_flat_reg[1000]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y68   ascii_grid_flat_reg[1001]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y68   ascii_grid_flat_reg[1001]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y86   ascii_grid_flat_reg[1002]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y86   ascii_grid_flat_reg[1002]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y78   ascii_grid_flat_reg[1003]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y78   ascii_grid_flat_reg[1003]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y79    ascii_grid_flat_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y79    ascii_grid_flat_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y95   ascii_grid_flat_reg[1000]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y95   ascii_grid_flat_reg[1000]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y68   ascii_grid_flat_reg[1001]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y68   ascii_grid_flat_reg[1001]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y86   ascii_grid_flat_reg[1002]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y86   ascii_grid_flat_reg[1002]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y78   ascii_grid_flat_reg[1003]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y78   ascii_grid_flat_reg[1003]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           163 Endpoints
Min Delay           163 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.347ns  (logic 1.441ns (7.084%)  route 18.905ns (92.916%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1748, routed)       18.905    20.347    vga/AR[0]
    SLICE_X28Y62         FDCE                                         f  vga/v_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.347ns  (logic 1.441ns (7.084%)  route 18.905ns (92.916%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1748, routed)       18.905    20.347    vga/AR[0]
    SLICE_X28Y62         FDCE                                         f  vga/v_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.347ns  (logic 1.441ns (7.084%)  route 18.905ns (92.916%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1748, routed)       18.905    20.347    vga/AR[0]
    SLICE_X28Y62         FDCE                                         f  vga/v_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.026ns  (logic 1.441ns (7.576%)  route 17.584ns (92.424%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1748, routed)       17.584    19.026    vga/AR[0]
    SLICE_X30Y74         FDCE                                         f  vga/v_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.026ns  (logic 1.441ns (7.576%)  route 17.584ns (92.424%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1748, routed)       17.584    19.026    vga/AR[0]
    SLICE_X30Y74         FDCE                                         f  vga/v_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.026ns  (logic 1.441ns (7.576%)  route 17.584ns (92.424%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1748, routed)       17.584    19.026    vga/AR[0]
    SLICE_X30Y74         FDCE                                         f  vga/v_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.026ns  (logic 1.441ns (7.576%)  route 17.584ns (92.424%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1748, routed)       17.584    19.026    vga/AR[0]
    SLICE_X30Y74         FDCE                                         f  vga/v_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.918ns  (logic 1.441ns (8.044%)  route 16.477ns (91.956%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1748, routed)       16.477    17.918    vga/AR[0]
    SLICE_X28Y70         FDCE                                         f  vga/v_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.918ns  (logic 1.441ns (8.044%)  route 16.477ns (91.956%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1748, routed)       16.477    17.918    vga/AR[0]
    SLICE_X28Y70         FDCE                                         f  vga/v_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.918ns  (logic 1.441ns (8.044%)  route 16.477ns (91.956%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1748, routed)       16.477    17.918    vga/AR[0]
    SLICE_X28Y70         FDCE                                         f  vga/v_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/TX/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/TX/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE                         0.000     0.000 r  uart/TX/temp_reg[0]/C
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/TX/temp_reg[0]/Q
                         net (fo=1, routed)           0.087     0.228    uart/TX/temp_reg_n_0_[0]
    SLICE_X10Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.273 r  uart/TX/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.273    uart/TX/bit_out_i_3_n_0
    SLICE_X10Y50         FDRE                                         r  uart/TX/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE                         0.000     0.000 r  uart/RX/received_reg/C
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/RX/received_reg/Q
                         net (fo=3, routed)           0.132     0.273    uart/received
    SLICE_X8Y39          FDRE                                         r  uart/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/TX/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/TX/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.597%)  route 0.098ns (34.403%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE                         0.000     0.000 r  uart/TX/count_reg[0]/C
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/TX/count_reg[0]/Q
                         net (fo=8, routed)           0.098     0.239    uart/TX/count_reg[0]
    SLICE_X8Y51          LUT6 (Prop_lut6_I3_O)        0.045     0.284 r  uart/TX/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.284    uart/TX/count[5]_i_1__0_n_0
    SLICE_X8Y51          FDRE                                         r  uart/TX/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/RX/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE                         0.000     0.000 r  uart/RX/last_bit_reg/C
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/RX/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart/RX/last_bit
    SLICE_X9Y38          LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uart/RX/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart/RX/receiving_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  uart/RX/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/RX/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE                         0.000     0.000 r  uart/RX/last_bit_reg/C
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart/RX/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart/RX/last_bit
    SLICE_X9Y38          LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uart/RX/received_i_1/O
                         net (fo=1, routed)           0.000     0.296    uart/RX/received_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  uart/RX/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/TX/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/TX/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE                         0.000     0.000 r  uart/TX/count_reg[1]/C
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/TX/count_reg[1]/Q
                         net (fo=7, routed)           0.120     0.261    uart/TX/count_reg[1]
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.048     0.309 r  uart/TX/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.309    uart/TX/p_0_in__0[2]
    SLICE_X8Y51          FDRE                                         r  uart/TX/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/RX/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE                         0.000     0.000 r  uart/RX/count_reg[5]/C
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/RX/count_reg[5]/Q
                         net (fo=9, routed)           0.127     0.291    uart/RX/count_reg[5]
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.336 r  uart/RX/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.336    uart/RX/p_0_in[5]
    SLICE_X10Y36         FDRE                                         r  uart/RX/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/TX/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.387%)  route 0.208ns (59.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE                         0.000     0.000 r  uart/en_reg/C
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/en_reg/Q
                         net (fo=2, routed)           0.208     0.349    uart/TX/en
    SLICE_X11Y51         FDRE                                         r  uart/TX/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/genblk1[13].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hxd/genblk1[13].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE                         0.000     0.000 r  hxd/genblk1[13].fDiv/clkDiv_reg/C
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hxd/genblk1[13].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    hxd/genblk1[13].fDiv/clkDiv_reg_0
    SLICE_X15Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  hxd/genblk1[13].fDiv/clkDiv_i_1__12/O
                         net (fo=1, routed)           0.000     0.354    hxd/genblk1[13].fDiv/clkDiv_i_1__12_n_0
    SLICE_X15Y40         FDRE                                         r  hxd/genblk1[13].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/genblk1[14].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hxd/genblk1[14].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE                         0.000     0.000 r  hxd/genblk1[14].fDiv/clkDiv_reg/C
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hxd/genblk1[14].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    hxd/genblk1[14].fDiv/clkDiv_reg_0
    SLICE_X15Y41         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  hxd/genblk1[14].fDiv/clkDiv_i_1__13/O
                         net (fo=1, routed)           0.000     0.354    hxd/genblk1[14].fDiv/clkDiv_i_1__13_n_0
    SLICE_X15Y41         FDRE                                         r  hxd/genblk1[14].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.549ns  (logic 3.959ns (52.451%)  route 3.589ns (47.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.540     5.061    vga/clk
    SLICE_X28Y71         FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     5.517 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           3.589     9.106    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    12.609 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.609    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.760ns  (logic 3.953ns (58.470%)  route 2.807ns (41.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.555     5.076    vga/clk
    SLICE_X11Y60         FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.807     8.339    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.836 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.836    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.442ns  (logic 0.956ns (14.841%)  route 5.486ns (85.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.545     5.066    vga/clk
    SLICE_X13Y69         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  vga/h_count_reg_reg[4]/Q
                         net (fo=4, routed)           2.072     7.594    vga/w_x[4]
    SLICE_X14Y90         LUT5 (Prop_lut5_I4_O)        0.152     7.746 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           2.246     9.992    vga/h_count_next[9]_i_3_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.348    10.340 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          1.168    11.508    vga/v_count_next
    SLICE_X30Y74         FDCE                                         r  vga/v_count_next_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.442ns  (logic 0.956ns (14.841%)  route 5.486ns (85.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.545     5.066    vga/clk
    SLICE_X13Y69         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  vga/h_count_reg_reg[4]/Q
                         net (fo=4, routed)           2.072     7.594    vga/w_x[4]
    SLICE_X14Y90         LUT5 (Prop_lut5_I4_O)        0.152     7.746 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           2.246     9.992    vga/h_count_next[9]_i_3_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.348    10.340 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          1.168    11.508    vga/v_count_next
    SLICE_X30Y74         FDCE                                         r  vga/v_count_next_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.442ns  (logic 0.956ns (14.841%)  route 5.486ns (85.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.545     5.066    vga/clk
    SLICE_X13Y69         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  vga/h_count_reg_reg[4]/Q
                         net (fo=4, routed)           2.072     7.594    vga/w_x[4]
    SLICE_X14Y90         LUT5 (Prop_lut5_I4_O)        0.152     7.746 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           2.246     9.992    vga/h_count_next[9]_i_3_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.348    10.340 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          1.168    11.508    vga/v_count_next
    SLICE_X30Y74         FDCE                                         r  vga/v_count_next_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.442ns  (logic 0.956ns (14.841%)  route 5.486ns (85.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.545     5.066    vga/clk
    SLICE_X13Y69         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  vga/h_count_reg_reg[4]/Q
                         net (fo=4, routed)           2.072     7.594    vga/w_x[4]
    SLICE_X14Y90         LUT5 (Prop_lut5_I4_O)        0.152     7.746 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           2.246     9.992    vga/h_count_next[9]_i_3_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.348    10.340 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          1.168    11.508    vga/v_count_next
    SLICE_X30Y74         FDCE                                         r  vga/v_count_next_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.309ns  (logic 0.956ns (15.154%)  route 5.353ns (84.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.545     5.066    vga/clk
    SLICE_X13Y69         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  vga/h_count_reg_reg[4]/Q
                         net (fo=4, routed)           2.072     7.594    vga/w_x[4]
    SLICE_X14Y90         LUT5 (Prop_lut5_I4_O)        0.152     7.746 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           2.246     9.992    vga/h_count_next[9]_i_3_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.348    10.340 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          1.034    11.374    vga/v_count_next
    SLICE_X28Y70         FDCE                                         r  vga/v_count_next_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.309ns  (logic 0.956ns (15.154%)  route 5.353ns (84.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.545     5.066    vga/clk
    SLICE_X13Y69         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  vga/h_count_reg_reg[4]/Q
                         net (fo=4, routed)           2.072     7.594    vga/w_x[4]
    SLICE_X14Y90         LUT5 (Prop_lut5_I4_O)        0.152     7.746 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           2.246     9.992    vga/h_count_next[9]_i_3_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.348    10.340 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          1.034    11.374    vga/v_count_next
    SLICE_X28Y70         FDCE                                         r  vga/v_count_next_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.309ns  (logic 0.956ns (15.154%)  route 5.353ns (84.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.545     5.066    vga/clk
    SLICE_X13Y69         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  vga/h_count_reg_reg[4]/Q
                         net (fo=4, routed)           2.072     7.594    vga/w_x[4]
    SLICE_X14Y90         LUT5 (Prop_lut5_I4_O)        0.152     7.746 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           2.246     9.992    vga/h_count_next[9]_i_3_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.348    10.340 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          1.034    11.374    vga/v_count_next
    SLICE_X28Y70         FDCE                                         r  vga/v_count_next_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.917ns  (logic 0.956ns (16.155%)  route 4.961ns (83.845%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.545     5.066    vga/clk
    SLICE_X13Y69         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  vga/h_count_reg_reg[4]/Q
                         net (fo=4, routed)           2.072     7.594    vga/w_x[4]
    SLICE_X14Y90         LUT5 (Prop_lut5_I4_O)        0.152     7.746 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           2.246     9.992    vga/h_count_next[9]_i_3_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.348    10.340 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          0.643    10.983    vga/v_count_next
    SLICE_X28Y62         FDCE                                         r  vga/v_count_next_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.851%)  route 0.125ns (40.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.548     1.431    vga/clk
    SLICE_X31Y74         FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.125     1.697    vga/ADDRARDADDR[1]
    SLICE_X30Y74         LUT5 (Prop_lut5_I4_O)        0.045     1.742 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.742    vga/v_count_next[0]_i_1_n_0
    SLICE_X30Y74         FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.189ns (60.235%)  route 0.125ns (39.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.548     1.431    vga/clk
    SLICE_X31Y74         FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.125     1.697    vga/ADDRARDADDR[1]
    SLICE_X30Y74         LUT2 (Prop_lut2_I1_O)        0.048     1.745 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.745    vga/v_count_next[1]_i_1_n_0
    SLICE_X30Y74         FDCE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (59.090%)  route 0.129ns (40.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.548     1.431    vga/clk
    SLICE_X31Y74         FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.701    vga/ADDRARDADDR[1]
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.045     1.746 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.746    vga/v_count_next[2]_i_1_n_0
    SLICE_X30Y74         FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.189ns (59.477%)  route 0.129ns (40.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.548     1.431    vga/clk
    SLICE_X31Y74         FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.701    vga/ADDRARDADDR[1]
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.048     1.749 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.749    vga/v_count_next[3]_i_1_n_0
    SLICE_X30Y74         FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.184ns (44.364%)  route 0.231ns (55.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.563     1.446    vga/clk
    SLICE_X13Y90         FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.231     1.818    vga/x[2]
    SLICE_X14Y90         LUT4 (Prop_lut4_I0_O)        0.043     1.861 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.861    vga/h_count_next[3]
    SLICE_X14Y90         FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.631%)  route 0.231ns (55.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.563     1.446    vga/clk
    SLICE_X13Y90         FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.231     1.818    vga/x[2]
    SLICE_X14Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.863 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.863    vga/h_count_next[2]
    SLICE_X14Y90         FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.631%)  route 0.231ns (55.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.563     1.446    vga/clk
    SLICE_X13Y90         FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.231     1.818    vga/x[2]
    SLICE_X14Y90         LUT5 (Prop_lut5_I3_O)        0.045     1.863 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.863    vga/h_count_next[4]
    SLICE_X14Y90         FDCE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.185ns (43.054%)  route 0.245ns (56.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.557     1.440    vga/clk
    SLICE_X29Y84         FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vga/h_count_reg_reg[1]/Q
                         net (fo=7, routed)           0.245     1.826    vga/x[1]
    SLICE_X28Y84         LUT2 (Prop_lut2_I1_O)        0.044     1.870 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    vga/h_count_next[1]
    SLICE_X28Y84         FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.186ns (43.033%)  route 0.246ns (56.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.557     1.440    vga/clk
    SLICE_X15Y68         FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vga/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.246     1.827    vga/w_x[5]
    SLICE_X11Y67         LUT3 (Prop_lut3_I0_O)        0.045     1.872 r  vga/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.872    vga/h_count_next[6]
    SLICE_X11Y67         FDCE                                         r  vga/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.189ns (43.425%)  route 0.246ns (56.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.557     1.440    vga/clk
    SLICE_X15Y68         FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vga/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.246     1.827    vga/w_x[5]
    SLICE_X11Y67         LUT4 (Prop_lut4_I1_O)        0.048     1.875 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.875    vga/h_count_next[7]
    SLICE_X11Y67         FDCE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1758 Endpoints
Min Delay          1758 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ascii_grid_flat_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.204ns  (logic 1.689ns (7.608%)  route 20.514ns (92.392%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1748, routed)       20.062    21.504    uart/reset_IBUF
    SLICE_X30Y57         LUT5 (Prop_lut5_I4_O)        0.124    21.628 r  uart/ascii_grid_flat[167]_i_2/O
                         net (fo=1, routed)           0.452    22.080    uart/ascii_grid_flat[167]_i_2_n_0
    SLICE_X30Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.204 r  uart/ascii_grid_flat[167]_i_1/O
                         net (fo=1, routed)           0.000    22.204    uart_n_801
    SLICE_X30Y57         FDRE                                         r  ascii_grid_flat_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.434     4.775    clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  ascii_grid_flat_reg[167]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ascii_grid_flat_reg[1191]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.171ns  (logic 1.689ns (7.619%)  route 20.482ns (92.381%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1748, routed)       19.860    21.301    uart/reset_IBUF
    SLICE_X28Y65         LUT5 (Prop_lut5_I4_O)        0.124    21.425 r  uart/ascii_grid_flat[1191]_i_2/O
                         net (fo=1, routed)           0.622    22.047    uart/ascii_grid_flat[1191]_i_2_n_0
    SLICE_X28Y65         LUT4 (Prop_lut4_I2_O)        0.124    22.171 r  uart/ascii_grid_flat[1191]_i_1/O
                         net (fo=1, routed)           0.000    22.171    uart_n_809
    SLICE_X28Y65         FDRE                                         r  ascii_grid_flat_reg[1191]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.431     4.772    clk_IBUF_BUFG
    SLICE_X28Y65         FDRE                                         r  ascii_grid_flat_reg[1191]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ascii_grid_flat_reg[1569]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.033ns  (logic 1.689ns (7.667%)  route 20.344ns (92.333%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1748, routed)       19.674    21.115    uart/reset_IBUF
    SLICE_X30Y62         LUT5 (Prop_lut5_I4_O)        0.124    21.239 r  uart/ascii_grid_flat[1569]_i_3/O
                         net (fo=1, routed)           0.670    21.909    uart/ascii_grid_flat[1569]_i_3_n_0
    SLICE_X30Y62         LUT4 (Prop_lut4_I2_O)        0.124    22.033 r  uart/ascii_grid_flat[1569]_i_1/O
                         net (fo=1, routed)           0.000    22.033    uart_n_359
    SLICE_X30Y62         FDRE                                         r  ascii_grid_flat_reg[1569]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.431     4.772    clk_IBUF_BUFG
    SLICE_X30Y62         FDRE                                         r  ascii_grid_flat_reg[1569]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ascii_grid_flat_reg[1205]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.032ns  (logic 1.689ns (7.667%)  route 20.343ns (92.333%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1748, routed)       19.721    21.162    uart/reset_IBUF
    SLICE_X29Y64         LUT5 (Prop_lut5_I4_O)        0.124    21.286 r  uart/ascii_grid_flat[1205]_i_2/O
                         net (fo=1, routed)           0.622    21.908    uart/ascii_grid_flat[1205]_i_2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.124    22.032 r  uart/ascii_grid_flat[1205]_i_1/O
                         net (fo=1, routed)           0.000    22.032    uart_n_1453
    SLICE_X29Y64         FDRE                                         r  ascii_grid_flat_reg[1205]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.432     4.773    clk_IBUF_BUFG
    SLICE_X29Y64         FDRE                                         r  ascii_grid_flat_reg[1205]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ascii_grid_flat_reg[465]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.995ns  (logic 1.689ns (7.680%)  route 20.306ns (92.320%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1748, routed)       19.721    21.162    uart/reset_IBUF
    SLICE_X28Y64         LUT5 (Prop_lut5_I4_O)        0.124    21.286 r  uart/ascii_grid_flat[465]_i_2/O
                         net (fo=1, routed)           0.585    21.871    uart/ascii_grid_flat[465]_i_2_n_0
    SLICE_X28Y67         LUT6 (Prop_lut6_I4_O)        0.124    21.995 r  uart/ascii_grid_flat[465]_i_1/O
                         net (fo=1, routed)           0.000    21.995    uart_n_1420
    SLICE_X28Y67         FDRE                                         r  ascii_grid_flat_reg[465]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.429     4.770    clk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  ascii_grid_flat_reg[465]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ascii_grid_flat_reg[1575]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.991ns  (logic 1.689ns (7.682%)  route 20.302ns (92.318%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1748, routed)       19.680    21.121    uart/reset_IBUF
    SLICE_X28Y57         LUT5 (Prop_lut5_I4_O)        0.124    21.245 r  uart/ascii_grid_flat[1575]_i_3/O
                         net (fo=1, routed)           0.622    21.867    uart/ascii_grid_flat[1575]_i_3_n_0
    SLICE_X28Y57         LUT4 (Prop_lut4_I2_O)        0.124    21.991 r  uart/ascii_grid_flat[1575]_i_1/O
                         net (fo=1, routed)           0.000    21.991    uart_n_812
    SLICE_X28Y57         FDRE                                         r  ascii_grid_flat_reg[1575]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.436     4.777    clk_IBUF_BUFG
    SLICE_X28Y57         FDRE                                         r  ascii_grid_flat_reg[1575]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ascii_grid_flat_reg[337]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.988ns  (logic 1.689ns (7.683%)  route 20.298ns (92.317%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1748, routed)       19.720    21.161    uart/reset_IBUF
    SLICE_X28Y64         LUT5 (Prop_lut5_I4_O)        0.124    21.285 r  uart/ascii_grid_flat[337]_i_2/O
                         net (fo=1, routed)           0.579    21.864    uart/ascii_grid_flat[337]_i_2_n_0
    SLICE_X28Y65         LUT6 (Prop_lut6_I4_O)        0.124    21.988 r  uart/ascii_grid_flat[337]_i_1/O
                         net (fo=1, routed)           0.000    21.988    uart_n_1421
    SLICE_X28Y65         FDRE                                         r  ascii_grid_flat_reg[337]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.431     4.772    clk_IBUF_BUFG
    SLICE_X28Y65         FDRE                                         r  ascii_grid_flat_reg[337]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ascii_grid_flat_reg[527]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.941ns  (logic 1.689ns (7.699%)  route 20.251ns (92.301%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1748, routed)       19.585    21.026    uart/reset_IBUF
    SLICE_X30Y63         LUT5 (Prop_lut5_I4_O)        0.124    21.150 r  uart/ascii_grid_flat[527]_i_2/O
                         net (fo=1, routed)           0.666    21.817    uart/ascii_grid_flat[527]_i_2_n_0
    SLICE_X30Y63         LUT4 (Prop_lut4_I2_O)        0.124    21.941 r  uart/ascii_grid_flat[527]_i_1/O
                         net (fo=1, routed)           0.000    21.941    uart_n_1000
    SLICE_X30Y63         FDRE                                         r  ascii_grid_flat_reg[527]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.430     4.771    clk_IBUF_BUFG
    SLICE_X30Y63         FDRE                                         r  ascii_grid_flat_reg[527]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bound_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.876ns  (logic 1.595ns (7.293%)  route 20.281ns (92.707%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1748, routed)       19.716    21.157    uart/reset_IBUF
    SLICE_X29Y64         LUT3 (Prop_lut3_I2_O)        0.154    21.311 r  uart/bound_i_1/O
                         net (fo=1, routed)           0.565    21.876    uart_n_1383
    SLICE_X29Y64         FDRE                                         r  bound_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.432     4.773    clk_IBUF_BUFG
    SLICE_X29Y64         FDRE                                         r  bound_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ascii_grid_flat_reg[1511]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.833ns  (logic 1.689ns (7.737%)  route 20.144ns (92.263%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1748, routed)       19.737    21.178    uart/reset_IBUF
    SLICE_X29Y58         LUT5 (Prop_lut5_I4_O)        0.124    21.302 r  uart/ascii_grid_flat[1511]_i_2/O
                         net (fo=1, routed)           0.407    21.709    uart/ascii_grid_flat[1511]_i_2_n_0
    SLICE_X29Y58         LUT4 (Prop_lut4_I2_O)        0.124    21.833 r  uart/ascii_grid_flat[1511]_i_1/O
                         net (fo=1, routed)           0.000    21.833    uart_n_837
    SLICE_X29Y58         FDRE                                         r  ascii_grid_flat_reg[1511]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        1.436     4.777    clk_IBUF_BUFG
    SLICE_X29Y58         FDRE                                         r  ascii_grid_flat_reg[1511]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X28Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.119     0.260    vga/h_count_next_reg_n_0_[0]
    SLICE_X28Y83         FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.824     1.951    vga/clk
    SLICE_X28Y83         FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.148ns (55.965%)  route 0.116ns (44.035%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X30Y74         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.116     0.264    vga/v_count_next_reg_n_0_[1]
    SLICE_X31Y74         FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.813     1.941    vga/clk
    SLICE_X31Y74         FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.694%)  route 0.160ns (49.306%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDCE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X14Y90         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.160     0.324    vga/h_count_next_reg_n_0_[2]
    SLICE_X13Y90         FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.832     1.960    vga/clk
    SLICE_X13Y90         FDCE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.479%)  route 0.196ns (60.521%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X28Y62         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.196     0.324    vga/v_count_next_reg_n_0_[8]
    SLICE_X15Y62         FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.829     1.957    vga/clk
    SLICE_X15Y62         FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.634%)  route 0.190ns (57.366%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X28Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.190     0.331    vga/v_count_next_reg_n_0_[7]
    SLICE_X15Y62         FDCE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.829     1.957    vga/clk
    SLICE_X15Y62         FDCE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.135%)  route 0.208ns (61.865%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X28Y84         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.208     0.336    vga/h_count_next_reg_n_0_[1]
    SLICE_X29Y84         FDCE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.825     1.952    vga/clk
    SLICE_X29Y84         FDCE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.408%)  route 0.200ns (58.592%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X11Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.200     0.341    vga/h_count_next_reg_n_0_[8]
    SLICE_X15Y71         FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.822     1.949    vga/clk
    SLICE_X15Y71         FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.637%)  route 0.206ns (59.363%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X28Y70         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.206     0.347    vga/v_count_next_reg_n_0_[5]
    SLICE_X15Y67         FDCE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.825     1.953    vga/clk
    SLICE_X15Y67         FDCE                                         r  vga/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.221%)  route 0.219ns (60.779%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X28Y70         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.219     0.360    vga/v_count_next_reg_n_0_[9]
    SLICE_X15Y67         FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.825     1.953    vga/clk
    SLICE_X15Y67         FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.752%)  route 0.223ns (61.248%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X11Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[5]/Q
                         net (fo=2, routed)           0.223     0.364    vga/h_count_next_reg_n_0_[5]
    SLICE_X15Y68         FDCE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1775, routed)        0.824     1.952    vga/clk
    SLICE_X15Y68         FDCE                                         r  vga/h_count_reg_reg[5]/C





