Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Jan  8 14:30:31 2024
| Host         : cimeld106.cime.inpg.fr running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file signal_synchronizer_top_timing_summary_routed.rpt -rpx signal_synchronizer_top_timing_summary_routed.rpx
| Design       : signal_synchronizer_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.427        0.000                      0                    1        0.546        0.000                      0                    1        3.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.427        0.000                      0                    1        0.546        0.000                      0                    1        3.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.546ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 dut/SYNC_R_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/SYNC_R_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.518ns (34.383%)  route 0.989ns (65.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.643ns = ( 13.643 - 8.000 ) 
    Source Clock Delay      (SCD):    6.150ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2, routed)           2.052     6.150    dut/CLK
    SLICE_X112Y114       FDPE                                         r  dut/SYNC_R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.518     6.668 r  dut/SYNC_R_reg[1]/Q
                         net (fo=1, routed)           0.989     7.656    dut/SYNC_R0
    SLICE_X112Y114       FDPE                                         r  dut/SYNC_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.855    13.643    dut/CLK
    SLICE_X112Y114       FDPE                                         r  dut/SYNC_R_reg[0]/C
                         clock pessimism              0.506    14.150    
                         clock uncertainty           -0.035    14.114    
    SLICE_X112Y114       FDPE (Setup_fdpe_C_D)       -0.031    14.083    dut/SYNC_R_reg[0]
  -------------------------------------------------------------------
                         required time                         14.083    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                  6.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 dut/SYNC_R_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/SYNC_R_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.164ns (27.127%)  route 0.441ns (72.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.714     1.824    dut/CLK
    SLICE_X112Y114       FDPE                                         r  dut/SYNC_R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.164     1.988 r  dut/SYNC_R_reg[1]/Q
                         net (fo=1, routed)           0.441     2.429    dut/SYNC_R0
    SLICE_X112Y114       FDPE                                         r  dut/SYNC_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.989     2.356    dut/CLK
    SLICE_X112Y114       FDPE                                         r  dut/SYNC_R_reg[0]/C
                         clock pessimism             -0.531     1.824    
    SLICE_X112Y114       FDPE (Hold_fdpe_C_D)         0.059     1.883    dut/SYNC_R_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.546    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X112Y114  dut/SYNC_R_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X112Y114  dut/SYNC_R_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X112Y114  dut/SYNC_R_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X112Y114  dut/SYNC_R_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X112Y114  dut/SYNC_R_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X112Y114  dut/SYNC_R_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X112Y114  dut/SYNC_R_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X112Y114  dut/SYNC_R_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X112Y114  dut/SYNC_R_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X112Y114  dut/SYNC_R_reg[1]/C



