Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Apr  1 17:20:38 2019
| Host         : DESKTOP-EPHBFNF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a50t-fgg484
| Speed File   : -3  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: acd_inst/control/pipe_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.404        0.000                      0                  236        0.146        0.000                      0                  236        0.750        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
inst0/inst/clk_in1    {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
inst0/inst/clk_in1                                                                                                                                                      1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.404        0.000                      0                  215        0.146        0.000                      0                  215        0.750        0.000                       0                   121  
  clkfbout_clk_wiz_0                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        1.025        0.000                      0                   21        0.414        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  inst0/inst/clk_in1
  To Clock:  inst0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { inst0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 cpu_inst/ctrl_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc/cnv_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.535ns (28.631%)  route 1.334ns (71.369%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( 0.115 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.272    -2.862    cpu_inst/clk_out1
    SLICE_X1Y69          FDRE                                         r  cpu_inst/ctrl_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.341    -2.521 r  cpu_inst/ctrl_start_reg/Q
                         net (fo=11, routed)          0.617    -1.904    acd_inst/adc/ctrl_start
    SLICE_X1Y70          LUT4 (Prop_lut4_I1_O)        0.097    -1.807 r  acd_inst/adc/cnv_i_3/O
                         net (fo=4, routed)           0.320    -1.487    acd_inst/adc/cnv_i_3_n_0
    SLICE_X0Y70          LUT4 (Prop_lut4_I0_O)        0.097    -1.390 r  acd_inst/adc/cnv_i_1/O
                         net (fo=1, routed)           0.397    -0.993    acd_inst/adc/n_cnv
    SLICE_X0Y70          FDRE                                         r  acd_inst/adc/cnv_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.173     0.115    acd_inst/adc/clk_out1
    SLICE_X0Y70          FDRE                                         r  acd_inst/adc/cnv_reg/C
                         clock pessimism             -0.501    -0.386    
                         clock uncertainty           -0.054    -0.440    
    SLICE_X0Y70          FDRE (Setup_fdre_C_CE)      -0.150    -0.590    acd_inst/adc/cnv_reg
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 debounce_inst1/PB_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            debounce_inst1/PB_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.648ns (31.300%)  route 1.422ns (68.700%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 0.118 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.272    -2.862    debounce_inst1/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst1/PB_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.341    -2.521 r  debounce_inst1/PB_cnt_reg[16]/Q
                         net (fo=2, routed)           0.597    -1.924    debounce_inst1/PB_cnt_reg[16]
    SLICE_X4Y69          LUT4 (Prop_lut4_I0_O)        0.097    -1.827 r  debounce_inst1/PB_state_i_6/O
                         net (fo=1, routed)           0.419    -1.408    debounce_inst1/PB_state_i_6_n_0
    SLICE_X0Y69          LUT6 (Prop_lut6_I2_O)        0.097    -1.311 r  debounce_inst1/PB_state_i_2/O
                         net (fo=1, routed)           0.406    -0.905    debounce_inst1/PB_state_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.113    -0.792 r  debounce_inst1/PB_state_i_1__1/O
                         net (fo=1, routed)           0.000    -0.792    debounce_inst1/PB_state_i_1__1_n_0
    SLICE_X1Y67          FDRE                                         r  debounce_inst1/PB_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.176     0.118    debounce_inst1/clk_out1
    SLICE_X1Y67          FDRE                                         r  debounce_inst1/PB_state_reg/C
                         clock pessimism             -0.501    -0.383    
                         clock uncertainty           -0.054    -0.437    
    SLICE_X1Y67          FDRE (Setup_fdre_C_D)        0.064    -0.373    debounce_inst1/PB_state_reg
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 cpu_inst/ctrl_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.632ns (31.676%)  route 1.363ns (68.324%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( 0.115 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.272    -2.862    cpu_inst/clk_out1
    SLICE_X1Y69          FDRE                                         r  cpu_inst/ctrl_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.341    -2.521 r  cpu_inst/ctrl_start_reg/Q
                         net (fo=11, routed)          0.617    -1.904    acd_inst/adc/ctrl_start
    SLICE_X1Y70          LUT4 (Prop_lut4_I1_O)        0.097    -1.807 r  acd_inst/adc/cnv_i_3/O
                         net (fo=4, routed)           0.444    -1.364    acd_inst/adc/cnv_i_3_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.097    -1.267 r  acd_inst/adc/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.303    -0.964    acd_inst/adc/FSM_sequential_state[2]_i_2_n_0
    SLICE_X1Y70          LUT4 (Prop_lut4_I3_O)        0.097    -0.867 r  acd_inst/adc/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.867    acd_inst/adc/FSM_sequential_state[0]_i_1_n_0
    SLICE_X1Y70          FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.173     0.115    acd_inst/adc/clk_out1
    SLICE_X1Y70          FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.501    -0.386    
                         clock uncertainty           -0.054    -0.440    
    SLICE_X1Y70          FDRE (Setup_fdre_C_D)        0.032    -0.408    acd_inst/adc/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.408    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 cpu_inst/ctrl_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.632ns (31.661%)  route 1.364ns (68.339%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( 0.115 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.272    -2.862    cpu_inst/clk_out1
    SLICE_X1Y69          FDRE                                         r  cpu_inst/ctrl_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.341    -2.521 r  cpu_inst/ctrl_start_reg/Q
                         net (fo=11, routed)          0.617    -1.904    acd_inst/adc/ctrl_start
    SLICE_X1Y70          LUT4 (Prop_lut4_I1_O)        0.097    -1.807 r  acd_inst/adc/cnv_i_3/O
                         net (fo=4, routed)           0.444    -1.364    acd_inst/adc/cnv_i_3_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.097    -1.267 r  acd_inst/adc/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.304    -0.963    acd_inst/adc/FSM_sequential_state[2]_i_2_n_0
    SLICE_X1Y70          LUT4 (Prop_lut4_I3_O)        0.097    -0.866 r  acd_inst/adc/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.866    acd_inst/adc/FSM_sequential_state[2]_i_1_n_0
    SLICE_X1Y70          FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.173     0.115    acd_inst/adc/clk_out1
    SLICE_X1Y70          FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.501    -0.386    
                         clock uncertainty           -0.054    -0.440    
    SLICE_X1Y70          FDRE (Setup_fdre_C_D)        0.033    -0.407    acd_inst/adc/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 acd_inst/control/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.684ns (34.435%)  route 1.302ns (65.565%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 0.120 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.859ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.275    -2.859    acd_inst/control/clk_out1
    SLICE_X6Y64          FDCE                                         r  acd_inst/control/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.393    -2.466 r  acd_inst/control/count_reg[2]/Q
                         net (fo=9, routed)           0.622    -1.844    acd_inst/control/count_reg_n_0_[2]
    SLICE_X6Y65          LUT5 (Prop_lut5_I2_O)        0.097    -1.747 r  acd_inst/control/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.466    -1.282    acd_inst/control/FSM_onehot_state[2]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.097    -1.185 r  acd_inst/control/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.215    -0.970    acd_inst/control/FSM_onehot_state[2]_i_2_n_0
    SLICE_X7Y63          LUT3 (Prop_lut3_I1_O)        0.097    -0.873 r  acd_inst/control/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.873    acd_inst/control/FSM_onehot_state[2]_i_1_n_0
    SLICE_X7Y63          FDCE                                         r  acd_inst/control/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.178     0.120    acd_inst/control/clk_out1
    SLICE_X7Y63          FDCE                                         r  acd_inst/control/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.502    -0.382    
                         clock uncertainty           -0.054    -0.436    
    SLICE_X7Y63          FDCE (Setup_fdce_C_D)        0.030    -0.406    acd_inst/control/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.406    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 debounce_inst1/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            debounce_inst1/PB_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.524ns (31.929%)  route 1.117ns (68.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 0.118 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.860ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.274    -2.860    debounce_inst1/clk_out1
    SLICE_X1Y67          FDRE                                         r  debounce_inst1/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.313    -2.547 r  debounce_inst1/PB_state_reg/Q
                         net (fo=8, routed)           0.476    -2.071    debounce_inst1/startup_OBUF
    SLICE_X4Y70          LUT2 (Prop_lut2_I0_O)        0.211    -1.860 r  debounce_inst1/PB_cnt[0]_i_1__0/O
                         net (fo=25, routed)          0.641    -1.219    debounce_inst1/PB_cnt[0]_i_1__0_n_0
    SLICE_X3Y67          FDRE                                         r  debounce_inst1/PB_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.176     0.118    debounce_inst1/clk_out1
    SLICE_X3Y67          FDRE                                         r  debounce_inst1/PB_cnt_reg[10]/C
                         clock pessimism             -0.501    -0.383    
                         clock uncertainty           -0.054    -0.437    
    SLICE_X3Y67          FDRE (Setup_fdre_C_R)       -0.314    -0.751    debounce_inst1/PB_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 debounce_inst1/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            debounce_inst1/PB_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.524ns (31.929%)  route 1.117ns (68.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 0.118 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.860ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.274    -2.860    debounce_inst1/clk_out1
    SLICE_X1Y67          FDRE                                         r  debounce_inst1/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.313    -2.547 r  debounce_inst1/PB_state_reg/Q
                         net (fo=8, routed)           0.476    -2.071    debounce_inst1/startup_OBUF
    SLICE_X4Y70          LUT2 (Prop_lut2_I0_O)        0.211    -1.860 r  debounce_inst1/PB_cnt[0]_i_1__0/O
                         net (fo=25, routed)          0.641    -1.219    debounce_inst1/PB_cnt[0]_i_1__0_n_0
    SLICE_X3Y67          FDRE                                         r  debounce_inst1/PB_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.176     0.118    debounce_inst1/clk_out1
    SLICE_X3Y67          FDRE                                         r  debounce_inst1/PB_cnt_reg[11]/C
                         clock pessimism             -0.501    -0.383    
                         clock uncertainty           -0.054    -0.437    
    SLICE_X3Y67          FDRE (Setup_fdre_C_R)       -0.314    -0.751    debounce_inst1/PB_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 debounce_inst1/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            debounce_inst1/PB_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.524ns (31.929%)  route 1.117ns (68.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 0.118 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.860ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.274    -2.860    debounce_inst1/clk_out1
    SLICE_X1Y67          FDRE                                         r  debounce_inst1/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.313    -2.547 r  debounce_inst1/PB_state_reg/Q
                         net (fo=8, routed)           0.476    -2.071    debounce_inst1/startup_OBUF
    SLICE_X4Y70          LUT2 (Prop_lut2_I0_O)        0.211    -1.860 r  debounce_inst1/PB_cnt[0]_i_1__0/O
                         net (fo=25, routed)          0.641    -1.219    debounce_inst1/PB_cnt[0]_i_1__0_n_0
    SLICE_X3Y67          FDRE                                         r  debounce_inst1/PB_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.176     0.118    debounce_inst1/clk_out1
    SLICE_X3Y67          FDRE                                         r  debounce_inst1/PB_cnt_reg[8]/C
                         clock pessimism             -0.501    -0.383    
                         clock uncertainty           -0.054    -0.437    
    SLICE_X3Y67          FDRE (Setup_fdre_C_R)       -0.314    -0.751    debounce_inst1/PB_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 debounce_inst1/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            debounce_inst1/PB_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.524ns (31.929%)  route 1.117ns (68.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 0.118 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.860ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.274    -2.860    debounce_inst1/clk_out1
    SLICE_X1Y67          FDRE                                         r  debounce_inst1/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.313    -2.547 r  debounce_inst1/PB_state_reg/Q
                         net (fo=8, routed)           0.476    -2.071    debounce_inst1/startup_OBUF
    SLICE_X4Y70          LUT2 (Prop_lut2_I0_O)        0.211    -1.860 r  debounce_inst1/PB_cnt[0]_i_1__0/O
                         net (fo=25, routed)          0.641    -1.219    debounce_inst1/PB_cnt[0]_i_1__0_n_0
    SLICE_X3Y67          FDRE                                         r  debounce_inst1/PB_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.176     0.118    debounce_inst1/clk_out1
    SLICE_X3Y67          FDRE                                         r  debounce_inst1/PB_cnt_reg[9]/C
                         clock pessimism             -0.501    -0.383    
                         clock uncertainty           -0.054    -0.437    
    SLICE_X3Y67          FDRE (Setup_fdre_C_R)       -0.314    -0.751    debounce_inst1/PB_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 acd_inst/control/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.684ns (34.470%)  route 1.300ns (65.530%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 0.120 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.859ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.275    -2.859    acd_inst/control/clk_out1
    SLICE_X6Y64          FDCE                                         r  acd_inst/control/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.393    -2.466 r  acd_inst/control/count_reg[2]/Q
                         net (fo=9, routed)           0.622    -1.844    acd_inst/control/count_reg_n_0_[2]
    SLICE_X6Y65          LUT5 (Prop_lut5_I2_O)        0.097    -1.747 r  acd_inst/control/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.466    -1.282    acd_inst/control/FSM_onehot_state[2]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.097    -1.185 r  acd_inst/control/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.213    -0.972    acd_inst/control/FSM_onehot_state[2]_i_2_n_0
    SLICE_X7Y63          LUT3 (Prop_lut3_I1_O)        0.097    -0.875 r  acd_inst/control/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.875    acd_inst/control/FSM_onehot_state[0]_i_1_n_0
    SLICE_X7Y63          FDPE                                         r  acd_inst/control/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.178     0.120    acd_inst/control/clk_out1
    SLICE_X7Y63          FDPE                                         r  acd_inst/control/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.502    -0.382    
                         clock uncertainty           -0.054    -0.436    
    SLICE_X7Y63          FDPE (Setup_fdpe_C_D)        0.032    -0.404    acd_inst/control/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.404    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 acd_inst/control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/clk_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.408%)  route 0.094ns (33.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.585    -0.767    acd_inst/control/clk_out1
    SLICE_X7Y63          FDCE                                         r  acd_inst/control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.626 r  acd_inst/control/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.094    -0.532    acd_inst/control/n_state[2]
    SLICE_X6Y63          LUT6 (Prop_lut6_I4_O)        0.045    -0.487 r  acd_inst/control/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.487    acd_inst/control/n_clk_count[0]
    SLICE_X6Y63          FDCE                                         r  acd_inst/control/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.855    -0.724    acd_inst/control/clk_out1
    SLICE_X6Y63          FDCE                                         r  acd_inst/control/clk_count_reg[0]/C
                         clock pessimism             -0.030    -0.754    
    SLICE_X6Y63          FDCE (Hold_fdce_C_D)         0.121    -0.633    acd_inst/control/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 acd_inst/control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/clk_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.937%)  route 0.096ns (34.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.585    -0.767    acd_inst/control/clk_out1
    SLICE_X7Y63          FDCE                                         r  acd_inst/control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.626 r  acd_inst/control/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.096    -0.530    acd_inst/control/n_state[2]
    SLICE_X6Y63          LUT6 (Prop_lut6_I4_O)        0.045    -0.485 r  acd_inst/control/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.485    acd_inst/control/n_clk_count[1]
    SLICE_X6Y63          FDCE                                         r  acd_inst/control/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.855    -0.724    acd_inst/control/clk_out1
    SLICE_X6Y63          FDCE                                         r  acd_inst/control/clk_count_reg[1]/C
                         clock pessimism             -0.030    -0.754    
    SLICE_X6Y63          FDCE (Hold_fdce_C_D)         0.120    -0.634    acd_inst/control/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 acd_inst/dac/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.153%)  route 0.128ns (40.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.582    -0.770    acd_inst/dac/clk_out1
    SLICE_X7Y68          FDCE                                         r  acd_inst/dac/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDCE (Prop_fdce_C_Q)         0.141    -0.629 r  acd_inst/dac/count_reg[1]/Q
                         net (fo=6, routed)           0.128    -0.500    acd_inst/dac/count_reg_n_0_[1]
    SLICE_X6Y68          LUT4 (Prop_lut4_I3_O)        0.045    -0.455 r  acd_inst/dac/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.455    acd_inst/dac/n_count[2]
    SLICE_X6Y68          FDCE                                         r  acd_inst/dac/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.851    -0.728    acd_inst/dac/clk_out1
    SLICE_X6Y68          FDCE                                         r  acd_inst/dac/count_reg[2]/C
                         clock pessimism             -0.029    -0.757    
    SLICE_X6Y68          FDCE (Hold_fdce_C_D)         0.120    -0.637    acd_inst/dac/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 acd_inst/dac/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.410%)  route 0.132ns (41.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.582    -0.770    acd_inst/dac/clk_out1
    SLICE_X7Y68          FDCE                                         r  acd_inst/dac/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDCE (Prop_fdce_C_Q)         0.141    -0.629 r  acd_inst/dac/count_reg[1]/Q
                         net (fo=6, routed)           0.132    -0.496    acd_inst/dac/count_reg_n_0_[1]
    SLICE_X6Y68          LUT5 (Prop_lut5_I3_O)        0.045    -0.451 r  acd_inst/dac/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.451    acd_inst/dac/n_count[3]
    SLICE_X6Y68          FDCE                                         r  acd_inst/dac/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.851    -0.728    acd_inst/dac/clk_out1
    SLICE_X6Y68          FDCE                                         r  acd_inst/dac/count_reg[3]/C
                         clock pessimism             -0.029    -0.757    
    SLICE_X6Y68          FDCE (Hold_fdce_C_D)         0.121    -0.636    acd_inst/dac/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 acd_inst/control/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.421%)  route 0.162ns (46.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.585    -0.767    acd_inst/control/clk_out1
    SLICE_X7Y65          FDCE                                         r  acd_inst/control/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.626 r  acd_inst/control/count_reg[1]/Q
                         net (fo=8, routed)           0.162    -0.464    acd_inst/control/count_reg_n_0_[1]
    SLICE_X6Y64          LUT6 (Prop_lut6_I4_O)        0.045    -0.419 r  acd_inst/control/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.419    acd_inst/control/count[2]_i_1_n_0
    SLICE_X6Y64          FDCE                                         r  acd_inst/control/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.855    -0.724    acd_inst/control/clk_out1
    SLICE_X6Y64          FDCE                                         r  acd_inst/control/count_reg[2]/C
                         clock pessimism             -0.028    -0.752    
    SLICE_X6Y64          FDCE (Hold_fdce_C_D)         0.120    -0.632    acd_inst/control/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cpu_inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cpu_inst/sw_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.102%)  route 0.134ns (44.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.584    -0.768    cpu_inst/clk_out1
    SLICE_X2Y68          FDRE                                         r  cpu_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.604 r  cpu_inst/state_reg[0]/Q
                         net (fo=11, routed)          0.134    -0.470    cpu_inst/state[0]
    SLICE_X0Y69          FDRE                                         r  cpu_inst/sw_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.851    -0.727    cpu_inst/clk_out1
    SLICE_X0Y69          FDRE                                         r  cpu_inst/sw_on_reg/C
                         clock pessimism             -0.028    -0.755    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.070    -0.685    cpu_inst/sw_on_reg
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 acd_inst/control/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.800%)  route 0.114ns (35.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.585    -0.767    acd_inst/control/clk_out1
    SLICE_X6Y64          FDCE                                         r  acd_inst/control/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.603 r  acd_inst/control/count_reg[2]/Q
                         net (fo=9, routed)           0.114    -0.489    acd_inst/control/count_reg_n_0_[2]
    SLICE_X7Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.444 r  acd_inst/control/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.444    acd_inst/control/count[4]_i_1__0_n_0
    SLICE_X7Y64          FDCE                                         r  acd_inst/control/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.855    -0.724    acd_inst/control/clk_out1
    SLICE_X7Y64          FDCE                                         r  acd_inst/control/count_reg[4]/C
                         clock pessimism             -0.030    -0.754    
    SLICE_X7Y64          FDCE (Hold_fdce_C_D)         0.091    -0.663    acd_inst/control/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 debounce_inst1/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            debounce_inst1/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.580    -0.772    debounce_inst1/clk_out1
    SLICE_X4Y70          FDRE                                         r  debounce_inst1/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.128    -0.644 r  debounce_inst1/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.113    -0.530    debounce_inst1/PB_sync_0
    SLICE_X4Y70          FDRE                                         r  debounce_inst1/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.849    -0.730    debounce_inst1/clk_out1
    SLICE_X4Y70          FDRE                                         r  debounce_inst1/PB_sync_1_reg/C
                         clock pessimism             -0.042    -0.772    
    SLICE_X4Y70          FDRE (Hold_fdre_C_D)         0.012    -0.760    debounce_inst1/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                          0.760    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 acd_inst/control/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.227ns (70.504%)  route 0.095ns (29.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.585    -0.767    acd_inst/control/clk_out1
    SLICE_X7Y65          FDCE                                         r  acd_inst/control/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDCE (Prop_fdce_C_Q)         0.128    -0.639 r  acd_inst/control/count_reg[0]/Q
                         net (fo=9, routed)           0.095    -0.544    acd_inst/control/count_reg_n_0_[0]
    SLICE_X7Y65          LUT5 (Prop_lut5_I3_O)        0.099    -0.445 r  acd_inst/control/count[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.445    acd_inst/control/count[3]_i_1__1_n_0
    SLICE_X7Y65          FDCE                                         r  acd_inst/control/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.854    -0.725    acd_inst/control/clk_out1
    SLICE_X7Y65          FDCE                                         r  acd_inst/control/count_reg[3]/C
                         clock pessimism             -0.042    -0.767    
    SLICE_X7Y65          FDCE (Hold_fdce_C_D)         0.092    -0.675    acd_inst/control/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 acd_inst/control/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.607%)  route 0.182ns (49.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.585    -0.767    acd_inst/control/clk_out1
    SLICE_X7Y65          FDCE                                         r  acd_inst/control/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.626 r  acd_inst/control/count_reg[3]/Q
                         net (fo=8, routed)           0.182    -0.444    acd_inst/control/count_reg_n_0_[3]
    SLICE_X6Y65          LUT6 (Prop_lut6_I1_O)        0.045    -0.399 r  acd_inst/control/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.399    acd_inst/control/count[5]_i_1__0_n_0
    SLICE_X6Y65          FDCE                                         r  acd_inst/control/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.854    -0.725    acd_inst/control/clk_out1
    SLICE_X6Y65          FDCE                                         r  acd_inst/control/count_reg[5]/C
                         clock pessimism             -0.029    -0.754    
    SLICE_X6Y65          FDCE (Hold_fdce_C_D)         0.120    -0.634    acd_inst/control/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { inst0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y16  inst0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X1Y70     acd_inst/adc/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X2Y69     acd_inst/adc/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X1Y70     acd_inst/adc/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X2Y72     acd_inst/adc/aclk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X4Y69     acd_inst/adc/adc_done_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X1Y71     acd_inst/adc/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X1Y71     acd_inst/adc/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X0Y71     acd_inst/adc/count_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X2Y69     acd_inst/adc/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X1Y69     acd_inst/cold_start_p_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         1.250       0.750      SLICE_X1Y69     cpu_inst/FF_preset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X1Y69     cpu_inst/ctrl_start_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X1Y69     cpu_inst/ctrl_start_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y69     debounce_inst1/PB_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y69     debounce_inst1/PB_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y69     debounce_inst1/PB_cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y69     debounce_inst1/PB_cnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X0Y69     cpu_inst/sw_on_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X7Y65     acd_inst/control/count_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X7Y65     acd_inst/control/count_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X7Y65     acd_inst/control/count_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X6Y65     acd_inst/control/count_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X6Y70     acd_inst/dac/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X6Y70     acd_inst/dac/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X4Y65     cpu_inst/on_time_counter_inst/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y66     debounce_inst1/PB_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y66     debounce_inst1/PB_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y66     debounce_inst1/PB_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { inst0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17  inst0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.414ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.393ns (35.471%)  route 0.715ns (64.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 0.120 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X6Y67          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.393    -2.469 f  debounce_inst2/PB_state_reg/Q
                         net (fo=59, routed)          0.715    -1.754    acd_inst/control/reset
    SLICE_X7Y63          FDCE                                         f  acd_inst/control/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.178     0.120    acd_inst/control/clk_out1
    SLICE_X7Y63          FDCE                                         r  acd_inst/control/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.502    -0.382    
                         clock uncertainty           -0.054    -0.436    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.293    -0.729    acd_inst/control/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.393ns (35.471%)  route 0.715ns (64.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 0.120 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X6Y67          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.393    -2.469 f  debounce_inst2/PB_state_reg/Q
                         net (fo=59, routed)          0.715    -1.754    acd_inst/control/reset
    SLICE_X7Y63          FDCE                                         f  acd_inst/control/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.178     0.120    acd_inst/control/clk_out1
    SLICE_X7Y63          FDCE                                         r  acd_inst/control/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.502    -0.382    
                         clock uncertainty           -0.054    -0.436    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.293    -0.729    acd_inst/control/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.393ns (35.471%)  route 0.715ns (64.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 0.120 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X6Y67          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.393    -2.469 f  debounce_inst2/PB_state_reg/Q
                         net (fo=59, routed)          0.715    -1.754    acd_inst/control/reset
    SLICE_X7Y63          FDPE                                         f  acd_inst/control/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.178     0.120    acd_inst/control/clk_out1
    SLICE_X7Y63          FDPE                                         r  acd_inst/control/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.502    -0.382    
                         clock uncertainty           -0.054    -0.436    
    SLICE_X7Y63          FDPE (Recov_fdpe_C_PRE)     -0.259    -0.695    acd_inst/control/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/clk_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.393ns (35.471%)  route 0.715ns (64.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 0.120 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X6Y67          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.393    -2.469 f  debounce_inst2/PB_state_reg/Q
                         net (fo=59, routed)          0.715    -1.754    acd_inst/control/reset
    SLICE_X6Y63          FDCE                                         f  acd_inst/control/clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.178     0.120    acd_inst/control/clk_out1
    SLICE_X6Y63          FDCE                                         r  acd_inst/control/clk_count_reg[0]/C
                         clock pessimism             -0.502    -0.382    
                         clock uncertainty           -0.054    -0.436    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.227    -0.663    acd_inst/control/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/clk_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.393ns (35.471%)  route 0.715ns (64.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 0.120 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X6Y67          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.393    -2.469 f  debounce_inst2/PB_state_reg/Q
                         net (fo=59, routed)          0.715    -1.754    acd_inst/control/reset
    SLICE_X6Y63          FDCE                                         f  acd_inst/control/clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.178     0.120    acd_inst/control/clk_out1
    SLICE_X6Y63          FDCE                                         r  acd_inst/control/clk_count_reg[1]/C
                         clock pessimism             -0.502    -0.382    
                         clock uncertainty           -0.054    -0.436    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.227    -0.663    acd_inst/control/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/pipe_clk_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.393ns (35.471%)  route 0.715ns (64.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 0.120 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X6Y67          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.393    -2.469 f  debounce_inst2/PB_state_reg/Q
                         net (fo=59, routed)          0.715    -1.754    acd_inst/control/reset
    SLICE_X6Y63          FDCE                                         f  acd_inst/control/pipe_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.178     0.120    acd_inst/control/clk_out1
    SLICE_X6Y63          FDCE                                         r  acd_inst/control/pipe_clk_reg/C
                         clock pessimism             -0.502    -0.382    
                         clock uncertainty           -0.054    -0.436    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.227    -0.663    acd_inst/control/pipe_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.393ns (38.187%)  route 0.636ns (61.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.386ns = ( 0.114 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X6Y67          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.393    -2.469 f  debounce_inst2/PB_state_reg/Q
                         net (fo=59, routed)          0.636    -1.833    acd_inst/dac/reset
    SLICE_X6Y70          FDCE                                         f  acd_inst/dac/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.172     0.114    acd_inst/dac/clk_out1
    SLICE_X6Y70          FDCE                                         r  acd_inst/dac/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.502    -0.388    
                         clock uncertainty           -0.054    -0.442    
    SLICE_X6Y70          FDCE (Recov_fdce_C_CLR)     -0.227    -0.669    acd_inst/dac/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.393ns (38.187%)  route 0.636ns (61.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.386ns = ( 0.114 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X6Y67          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.393    -2.469 f  debounce_inst2/PB_state_reg/Q
                         net (fo=59, routed)          0.636    -1.833    acd_inst/dac/reset
    SLICE_X6Y70          FDCE                                         f  acd_inst/dac/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.172     0.114    acd_inst/dac/clk_out1
    SLICE_X6Y70          FDCE                                         r  acd_inst/dac/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.502    -0.388    
                         clock uncertainty           -0.054    -0.442    
    SLICE_X6Y70          FDCE (Recov_fdce_C_CLR)     -0.227    -0.669    acd_inst/dac/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.393ns (43.761%)  route 0.505ns (56.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.381ns = ( 0.119 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X6Y67          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.393    -2.469 f  debounce_inst2/PB_state_reg/Q
                         net (fo=59, routed)          0.505    -1.964    acd_inst/control/reset
    SLICE_X7Y64          FDCE                                         f  acd_inst/control/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.177     0.119    acd_inst/control/clk_out1
    SLICE_X7Y64          FDCE                                         r  acd_inst/control/count_reg[4]/C
                         clock pessimism             -0.502    -0.383    
                         clock uncertainty           -0.054    -0.437    
    SLICE_X7Y64          FDCE (Recov_fdce_C_CLR)     -0.293    -0.730    acd_inst/control/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.393ns (42.263%)  route 0.537ns (57.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( 0.115 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X6Y67          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.393    -2.469 f  debounce_inst2/PB_state_reg/Q
                         net (fo=59, routed)          0.537    -1.932    acd_inst/dac/reset
    SLICE_X6Y69          FDCE                                         f  acd_inst/dac/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.173     0.115    acd_inst/dac/clk_out1
    SLICE_X6Y69          FDCE                                         r  acd_inst/dac/count_reg[0]/C
                         clock pessimism             -0.502    -0.387    
                         clock uncertainty           -0.054    -0.441    
    SLICE_X6Y69          FDCE (Recov_fdce_C_CLR)     -0.227    -0.668    acd_inst/dac/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  1.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/wr_i_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (49.011%)  route 0.171ns (50.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.583    -0.769    debounce_inst2/clk_out1
    SLICE_X6Y67          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.605 f  debounce_inst2/PB_state_reg/Q
                         net (fo=59, routed)          0.171    -0.434    acd_inst/control/reset
    SLICE_X7Y67          FDCE                                         f  acd_inst/control/wr_i_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.852    -0.727    acd_inst/control/clk_out1
    SLICE_X7Y67          FDCE                                         r  acd_inst/control/wr_i_en_reg/C
                         clock pessimism             -0.029    -0.756    
    SLICE_X7Y67          FDCE (Remov_fdce_C_CLR)     -0.092    -0.848    acd_inst/control/wr_i_en_reg
  -------------------------------------------------------------------
                         required time                          0.848    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.518%)  route 0.241ns (59.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.583    -0.769    debounce_inst2/clk_out1
    SLICE_X6Y67          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.605 f  debounce_inst2/PB_state_reg/Q
                         net (fo=59, routed)          0.241    -0.364    acd_inst/control/reset
    SLICE_X6Y65          FDCE                                         f  acd_inst/control/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.854    -0.725    acd_inst/control/clk_out1
    SLICE_X6Y65          FDCE                                         r  acd_inst/control/count_reg[5]/C
                         clock pessimism             -0.028    -0.753    
    SLICE_X6Y65          FDCE (Remov_fdce_C_CLR)     -0.067    -0.820    acd_inst/control/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.820    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.725%)  route 0.259ns (61.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.583    -0.769    debounce_inst2/clk_out1
    SLICE_X6Y67          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.605 f  debounce_inst2/PB_state_reg/Q
                         net (fo=59, routed)          0.259    -0.345    acd_inst/dac/reset
    SLICE_X6Y68          FDCE                                         f  acd_inst/dac/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.851    -0.728    acd_inst/dac/clk_out1
    SLICE_X6Y68          FDCE                                         r  acd_inst/dac/count_reg[2]/C
                         clock pessimism             -0.028    -0.756    
    SLICE_X6Y68          FDCE (Remov_fdce_C_CLR)     -0.067    -0.823    acd_inst/dac/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.823    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.725%)  route 0.259ns (61.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.583    -0.769    debounce_inst2/clk_out1
    SLICE_X6Y67          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.605 f  debounce_inst2/PB_state_reg/Q
                         net (fo=59, routed)          0.259    -0.345    acd_inst/dac/reset
    SLICE_X6Y68          FDCE                                         f  acd_inst/dac/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.851    -0.728    acd_inst/dac/clk_out1
    SLICE_X6Y68          FDCE                                         r  acd_inst/dac/count_reg[3]/C
                         clock pessimism             -0.028    -0.756    
    SLICE_X6Y68          FDCE (Remov_fdce_C_CLR)     -0.067    -0.823    acd_inst/dac/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.823    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.518%)  route 0.241ns (59.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.583    -0.769    debounce_inst2/clk_out1
    SLICE_X6Y67          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.605 f  debounce_inst2/PB_state_reg/Q
                         net (fo=59, routed)          0.241    -0.364    acd_inst/control/reset
    SLICE_X7Y65          FDCE                                         f  acd_inst/control/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.854    -0.725    acd_inst/control/clk_out1
    SLICE_X7Y65          FDCE                                         r  acd_inst/control/count_reg[0]/C
                         clock pessimism             -0.028    -0.753    
    SLICE_X7Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.845    acd_inst/control/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.845    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.518%)  route 0.241ns (59.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.583    -0.769    debounce_inst2/clk_out1
    SLICE_X6Y67          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.605 f  debounce_inst2/PB_state_reg/Q
                         net (fo=59, routed)          0.241    -0.364    acd_inst/control/reset
    SLICE_X7Y65          FDCE                                         f  acd_inst/control/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.854    -0.725    acd_inst/control/clk_out1
    SLICE_X7Y65          FDCE                                         r  acd_inst/control/count_reg[1]/C
                         clock pessimism             -0.028    -0.753    
    SLICE_X7Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.845    acd_inst/control/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.845    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.518%)  route 0.241ns (59.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.583    -0.769    debounce_inst2/clk_out1
    SLICE_X6Y67          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.605 f  debounce_inst2/PB_state_reg/Q
                         net (fo=59, routed)          0.241    -0.364    acd_inst/control/reset
    SLICE_X7Y65          FDCE                                         f  acd_inst/control/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.854    -0.725    acd_inst/control/clk_out1
    SLICE_X7Y65          FDCE                                         r  acd_inst/control/count_reg[3]/C
                         clock pessimism             -0.028    -0.753    
    SLICE_X7Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.845    acd_inst/control/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.845    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.725%)  route 0.259ns (61.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.583    -0.769    debounce_inst2/clk_out1
    SLICE_X6Y67          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.605 f  debounce_inst2/PB_state_reg/Q
                         net (fo=59, routed)          0.259    -0.345    acd_inst/dac/reset
    SLICE_X7Y68          FDCE                                         f  acd_inst/dac/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.851    -0.728    acd_inst/dac/clk_out1
    SLICE_X7Y68          FDCE                                         r  acd_inst/dac/count_reg[1]/C
                         clock pessimism             -0.028    -0.756    
    SLICE_X7Y68          FDCE (Remov_fdce_C_CLR)     -0.092    -0.848    acd_inst/dac/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.848    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.264%)  route 0.301ns (64.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.583    -0.769    debounce_inst2/clk_out1
    SLICE_X6Y67          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.605 f  debounce_inst2/PB_state_reg/Q
                         net (fo=59, routed)          0.301    -0.304    acd_inst/control/reset
    SLICE_X6Y64          FDCE                                         f  acd_inst/control/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.855    -0.724    acd_inst/control/clk_out1
    SLICE_X6Y64          FDCE                                         r  acd_inst/control/count_reg[2]/C
                         clock pessimism             -0.028    -0.752    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.067    -0.819    acd_inst/control/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.819    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.264%)  route 0.301ns (64.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.583    -0.769    debounce_inst2/clk_out1
    SLICE_X6Y67          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.605 f  debounce_inst2/PB_state_reg/Q
                         net (fo=59, routed)          0.301    -0.304    acd_inst/control/reset
    SLICE_X6Y64          FDCE                                         f  acd_inst/control/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.855    -0.724    acd_inst/control/clk_out1
    SLICE_X6Y64          FDCE                                         r  acd_inst/control/count_reg[6]/C
                         clock pessimism             -0.028    -0.752    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.067    -0.819    acd_inst/control/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.819    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.515    





