xpm_cdc.sv,systemverilog,xpm,C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
xpm_memory.sv,systemverilog,xpm,C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_datamover_axi_wrap_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_datamover_axi_wrap_0_0/sim/design_1_datamover_axi_wrap_0_0.v,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/2985/simulation/blk_mem_gen_v8_4.v,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_7,../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
axi_bram_ctrl_v4_1_rfs.vhd,vhdl,axi_bram_ctrl_v4_1_4,../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_pulse_btn_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pulse_btn_0_0/sim/design_1_pulse_btn_0_0.v,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_oledrgb_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_oledrgb_0_0/sim/design_1_oledrgb_0_0.v,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
xlslice_v1_0_vl_rfs.v,verilog,xlslice_v1_0_2,../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7"
glbl.v,Verilog,xil_defaultlib,glbl.v
