

================================================================
== Vitis HLS Report for 'run'
================================================================
* Date:           Sun Oct  2 18:57:58 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.694 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+-----------+-----------+-----+------+----------+
        |                             |                  |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline |
        |           Instance          |      Module      |   min   |   max   |    min    |    max    | min |  max |   Type   |
        +-----------------------------+------------------+---------+---------+-----------+-----------+-----+------+----------+
        |grp_runTestAfterInit_fu_951  |runTestAfterInit  |        3|     1278|  54.000 ns|  23.004 us|    2|  1207|  dataflow|
        +-----------------------------+------------------+---------+---------+-----------+-----------+-----+------+----------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_666_1   |    30848|    30848|       482|          -|          -|    64|        no|
        | + VITIS_LOOP_668_2  |      480|      480|        30|          -|          -|    16|        no|
        |- VITIS_LOOP_674_3   |      128|      128|         2|          -|          -|    64|        no|
        |- VITIS_LOOP_682_4   |        ?|        ?|  6 ~ 1281|          -|          -|   inf|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1512|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       80|  235|   13999|  20264|    0|
|Memory           |       48|    -|       8|      8|    0|
|Multiplexer      |        -|    -|       -|   1480|    -|
|Register         |        -|    -|    2376|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      128|  235|   16383|  23264|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       45|  106|      15|     43|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+-------+-------+-----+
    |           Instance          |         Module        | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------------------+-----------------------+---------+----+-------+-------+-----+
    |control_s_axi_U              |control_s_axi          |       80|   0|    433|    459|    0|
    |gmem_m_axi_U                 |gmem_m_axi             |        0|   0|   1621|   2323|    0|
    |mul_64ns_66ns_129_1_1_U236   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U237   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U238   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U239   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U240   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U241   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U242   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U243   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U244   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U245   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U246   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U247   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U248   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U249   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U250   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U251   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U252   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U253   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U254   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U255   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U256   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U257   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_129_1_1_U258   |mul_64ns_66ns_129_1_1  |        0|   9|      0|     52|    0|
    |mul_64ns_66ns_81_1_1_U235    |mul_64ns_66ns_81_1_1   |        0|   6|      0|     52|    0|
    |grp_runTestAfterInit_fu_951  |runTestAfterInit       |        0|  22|  11945|  16234|    0|
    +-----------------------------+-----------------------+---------+----+-------+-------+-----+
    |Total                        |                       |       80| 235|  13999|  20264|    0|
    +-----------------------------+-----------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |n_regions_V_U  |n_regions_V_RAM_AUTO_1R1W  |        0|  8|   8|    0|    64|    8|     1|          512|
    |regions_U      |regions_RAM_AUTO_1R1W      |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_2_U    |regions_RAM_AUTO_1R1W      |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_4_U    |regions_RAM_AUTO_1R1W      |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_1_U    |regions_RAM_AUTO_1R1W      |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_3_U    |regions_RAM_AUTO_1R1W      |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_5_U    |regions_RAM_AUTO_1R1W      |        8|  0|   0|    0|  4096|   32|     1|       131072|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                           |       48|  8|   8|    0| 24640|  200|     7|       786944|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln666_fu_999_p2                             |         +|   0|  0|  14|           7|           1|
    |add_ln668_fu_1050_p2                            |         +|   0|  0|  13|           5|           1|
    |add_ln670_10_fu_2211_p2                         |         +|   0|  0|  25|          18|           7|
    |add_ln670_11_fu_2282_p2                         |         +|   0|  0|  25|          18|           7|
    |add_ln670_12_fu_2353_p2                         |         +|   0|  0|  25|          18|           7|
    |add_ln670_13_fu_2424_p2                         |         +|   0|  0|  25|          18|           7|
    |add_ln670_14_fu_2495_p2                         |         +|   0|  0|  25|          18|           7|
    |add_ln670_15_fu_2566_p2                         |         +|   0|  0|  25|          18|           7|
    |add_ln670_16_fu_2637_p2                         |         +|   0|  0|  25|          18|           7|
    |add_ln670_17_fu_2642_p2                         |         +|   0|  0|  25|          18|           7|
    |add_ln670_18_fu_1741_p2                         |         +|   0|  0|  15|          15|           4|
    |add_ln670_19_fu_1812_p2                         |         +|   0|  0|  15|          15|           4|
    |add_ln670_1_fu_1135_p2                          |         +|   0|  0|  14|           6|           6|
    |add_ln670_20_fu_1883_p2                         |         +|   0|  0|  15|          15|           4|
    |add_ln670_21_fu_1954_p2                         |         +|   0|  0|  15|          15|           4|
    |add_ln670_22_fu_2025_p2                         |         +|   0|  0|  15|          15|           4|
    |add_ln670_23_fu_2096_p2                         |         +|   0|  0|  15|          15|           4|
    |add_ln670_24_fu_2167_p2                         |         +|   0|  0|  15|          15|           4|
    |add_ln670_25_fu_2238_p2                         |         +|   0|  0|  15|          15|           4|
    |add_ln670_26_fu_2309_p2                         |         +|   0|  0|  15|          15|           5|
    |add_ln670_27_fu_2380_p2                         |         +|   0|  0|  15|          15|           5|
    |add_ln670_28_fu_2451_p2                         |         +|   0|  0|  15|          15|           5|
    |add_ln670_29_fu_2522_p2                         |         +|   0|  0|  15|          15|           5|
    |add_ln670_2_fu_1643_p2                          |         +|   0|  0|  25|          18|           6|
    |add_ln670_30_fu_2593_p2                         |         +|   0|  0|  15|          15|           5|
    |add_ln670_31_fu_2669_p2                         |         +|   0|  0|  15|          15|           5|
    |add_ln670_32_fu_2768_p2                         |         +|   0|  0|  15|          15|           5|
    |add_ln670_33_fu_2801_p2                         |         +|   0|  0|  15|          15|           5|
    |add_ln670_3_fu_1714_p2                          |         +|   0|  0|  25|          18|           6|
    |add_ln670_4_fu_1785_p2                          |         +|   0|  0|  25|          18|           6|
    |add_ln670_5_fu_1856_p2                          |         +|   0|  0|  25|          18|           6|
    |add_ln670_6_fu_1927_p2                          |         +|   0|  0|  25|          18|           6|
    |add_ln670_7_fu_1998_p2                          |         +|   0|  0|  25|          18|           6|
    |add_ln670_8_fu_2069_p2                          |         +|   0|  0|  25|          18|           6|
    |add_ln670_9_fu_2140_p2                          |         +|   0|  0|  25|          18|           6|
    |add_ln670_fu_1107_p2                            |         +|   0|  0|  25|          18|          18|
    |add_ln674_fu_3040_p2                            |         +|   0|  0|  14|           7|           1|
    |sub_ln670_10_fu_1735_p2                         |         -|   0|  0|  15|          15|          15|
    |sub_ln670_11_fu_1806_p2                         |         -|   0|  0|  15|          15|          15|
    |sub_ln670_12_fu_1877_p2                         |         -|   0|  0|  15|          15|          15|
    |sub_ln670_13_fu_1948_p2                         |         -|   0|  0|  15|          15|          15|
    |sub_ln670_14_fu_2019_p2                         |         -|   0|  0|  15|          15|          15|
    |sub_ln670_15_fu_2090_p2                         |         -|   0|  0|  15|          15|          15|
    |sub_ln670_16_fu_2161_p2                         |         -|   0|  0|  15|          15|          15|
    |sub_ln670_17_fu_2232_p2                         |         -|   0|  0|  15|          15|          15|
    |sub_ln670_18_fu_2303_p2                         |         -|   0|  0|  15|          15|          15|
    |sub_ln670_19_fu_2374_p2                         |         -|   0|  0|  15|          15|          15|
    |sub_ln670_1_fu_1080_p2                          |         -|   0|  0|  12|          12|          12|
    |sub_ln670_20_fu_2445_p2                         |         -|   0|  0|  15|          15|          15|
    |sub_ln670_21_fu_2516_p2                         |         -|   0|  0|  15|          15|          15|
    |sub_ln670_22_fu_2587_p2                         |         -|   0|  0|  15|          15|          15|
    |sub_ln670_23_fu_2663_p2                         |         -|   0|  0|  15|          15|          15|
    |sub_ln670_24_fu_2762_p2                         |         -|   0|  0|  15|          15|          15|
    |sub_ln670_25_fu_2795_p2                         |         -|   0|  0|  15|          15|          15|
    |sub_ln670_2_fu_1161_p2                          |         -|   0|  0|  20|          15|          15|
    |sub_ln670_3_fu_1227_p2                          |         -|   0|  0|  20|          15|          15|
    |sub_ln670_4_fu_1299_p2                          |         -|   0|  0|  20|          15|          15|
    |sub_ln670_5_fu_1371_p2                          |         -|   0|  0|  20|          15|          15|
    |sub_ln670_6_fu_1443_p2                          |         -|   0|  0|  20|          15|          15|
    |sub_ln670_7_fu_1515_p2                          |         -|   0|  0|  20|          15|          15|
    |sub_ln670_8_fu_1587_p2                          |         -|   0|  0|  20|          15|          15|
    |sub_ln670_9_fu_1664_p2                          |         -|   0|  0|  20|          15|          15|
    |sub_ln670_fu_1029_p2                            |         -|   0|  0|  25|          18|          18|
    |grp_runTestAfterInit_fu_951_toScheduler_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln666_fu_993_p2                            |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln668_fu_1044_p2                           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln674_fu_3034_p2                           |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_runTestAfterInit_fu_951_ap_done     |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_runTestAfterInit_fu_951_ap_ready    |        or|   0|  0|   2|           1|           1|
    |or_ln670_10_fu_1449_p2                          |        or|   0|  0|  15|          15|           3|
    |or_ln670_11_fu_1521_p2                          |        or|   0|  0|  15|          15|           3|
    |or_ln670_12_fu_1593_p2                          |        or|   0|  0|  15|          15|           3|
    |or_ln670_13_fu_1670_p2                          |        or|   0|  0|  15|          15|           3|
    |or_ln670_14_fu_2914_p2                          |        or|   0|  0|  12|          12|           1|
    |or_ln670_15_fu_2930_p2                          |        or|   0|  0|  12|          12|           2|
    |or_ln670_16_fu_2946_p2                          |        or|   0|  0|  12|          12|           2|
    |or_ln670_17_fu_2962_p2                          |        or|   0|  0|  12|          12|           3|
    |or_ln670_18_fu_2978_p2                          |        or|   0|  0|  12|          12|           3|
    |or_ln670_19_fu_2994_p2                          |        or|   0|  0|  12|          12|           3|
    |or_ln670_1_fu_1244_p2                           |        or|   0|  0|  18|           4|          18|
    |or_ln670_20_fu_3010_p2                          |        or|   0|  0|  12|          12|           3|
    |or_ln670_2_fu_1316_p2                           |        or|   0|  0|  18|           4|          18|
    |or_ln670_3_fu_1388_p2                           |        or|   0|  0|  18|           5|          18|
    |or_ln670_4_fu_1460_p2                           |        or|   0|  0|  18|           5|          18|
    |or_ln670_5_fu_1532_p2                           |        or|   0|  0|  18|           5|          18|
    |or_ln670_6_fu_1604_p2                           |        or|   0|  0|  18|           5|          18|
    |or_ln670_7_fu_1233_p2                           |        or|   0|  0|  15|          15|           1|
    |or_ln670_8_fu_1305_p2                           |        or|   0|  0|  15|          15|           2|
    |or_ln670_9_fu_1377_p2                           |        or|   0|  0|  15|          15|           2|
    |or_ln670_fu_1172_p2                             |        or|   0|  0|  18|           3|          18|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                           |          |   0|  0|1512|        1204|         779|
    +------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  177|         40|    1|         40|
    |copyInputAOV_assign_0_reg_941  |    9|          2|    1|          2|
    |gmem_ARVALID                   |    9|          2|    1|          2|
    |gmem_RREADY                    |    9|          2|    1|          2|
    |i_1_fu_288                     |    9|          2|    7|         14|
    |i_fu_280                       |    9|          2|    7|         14|
    |j_reg_930                      |    9|          2|    5|         10|
    |n_regions_V_address0           |   14|          3|    6|         18|
    |n_regions_V_ce0                |   14|          3|    1|          3|
    |n_regions_V_d0                 |   14|          3|    8|         24|
    |n_regions_V_we0                |   14|          3|    1|          3|
    |regions_1_address0             |   31|          6|   12|         72|
    |regions_1_address1             |   31|          6|   12|         72|
    |regions_1_ce0                  |   14|          3|    1|          3|
    |regions_1_ce1                  |   14|          3|    1|          3|
    |regions_1_d0                   |   31|          6|   32|        192|
    |regions_1_d1                   |   31|          6|   32|        192|
    |regions_1_we0                  |   14|          3|    1|          3|
    |regions_1_we1                  |   14|          3|    1|          3|
    |regions_2_address0             |   31|          6|   12|         72|
    |regions_2_address1             |   31|          6|   12|         72|
    |regions_2_ce0                  |   14|          3|    1|          3|
    |regions_2_ce1                  |   14|          3|    1|          3|
    |regions_2_d0                   |   31|          6|   32|        192|
    |regions_2_d1                   |   31|          6|   32|        192|
    |regions_2_we0                  |   14|          3|    1|          3|
    |regions_2_we1                  |   14|          3|    1|          3|
    |regions_3_address0             |   31|          6|   12|         72|
    |regions_3_address1             |   31|          6|   12|         72|
    |regions_3_ce0                  |   14|          3|    1|          3|
    |regions_3_ce1                  |   14|          3|    1|          3|
    |regions_3_d0                   |   31|          6|   32|        192|
    |regions_3_d1                   |   31|          6|   32|        192|
    |regions_3_we0                  |   14|          3|    1|          3|
    |regions_3_we1                  |   14|          3|    1|          3|
    |regions_4_address0             |   31|          6|   12|         72|
    |regions_4_address1             |   31|          6|   12|         72|
    |regions_4_ce0                  |   14|          3|    1|          3|
    |regions_4_ce1                  |   14|          3|    1|          3|
    |regions_4_d0                   |   31|          6|   32|        192|
    |regions_4_d1                   |   31|          6|   32|        192|
    |regions_4_we0                  |   14|          3|    1|          3|
    |regions_4_we1                  |   14|          3|    1|          3|
    |regions_5_address0             |   31|          6|   12|         72|
    |regions_5_address1             |   31|          6|   12|         72|
    |regions_5_ce0                  |   14|          3|    1|          3|
    |regions_5_ce1                  |   14|          3|    1|          3|
    |regions_5_d0                   |   31|          6|   32|        192|
    |regions_5_d1                   |   31|          6|   32|        192|
    |regions_5_we0                  |   14|          3|    1|          3|
    |regions_5_we1                  |   14|          3|    1|          3|
    |regions_address0               |   31|          6|   12|         72|
    |regions_address1               |   31|          6|   12|         72|
    |regions_ce0                    |   14|          3|    1|          3|
    |regions_ce1                    |   14|          3|    1|          3|
    |regions_d0                     |   31|          6|   32|        192|
    |regions_d1                     |   31|          6|   32|        192|
    |regions_we0                    |   14|          3|    1|          3|
    |regions_we1                    |   14|          3|    1|          3|
    |trainedRegions_address0        |  113|         25|   15|        375|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          | 1480|        305|  606|       3747|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln666_reg_3086                                |   7|   0|    7|          0|
    |add_ln668_reg_3158                                |   5|   0|    5|          0|
    |add_ln670_10_reg_3545                             |  13|   0|   18|          5|
    |add_ln670_11_reg_3570                             |  13|   0|   18|          5|
    |add_ln670_12_reg_3595                             |  13|   0|   18|          5|
    |add_ln670_13_reg_3620                             |  13|   0|   18|          5|
    |add_ln670_14_reg_3645                             |  13|   0|   18|          5|
    |add_ln670_15_reg_3670                             |  13|   0|   18|          5|
    |add_ln670_16_reg_3695                             |  13|   0|   18|          5|
    |add_ln670_17_reg_3700                             |  13|   0|   18|          5|
    |add_ln670_2_reg_3345                              |  13|   0|   18|          5|
    |add_ln670_33_reg_3745                             |  12|   0|   15|          3|
    |add_ln670_3_reg_3370                              |  13|   0|   18|          5|
    |add_ln670_4_reg_3395                              |  13|   0|   18|          5|
    |add_ln670_5_reg_3420                              |  13|   0|   18|          5|
    |add_ln670_6_reg_3445                              |  13|   0|   18|          5|
    |add_ln670_7_reg_3470                              |  13|   0|   18|          5|
    |add_ln670_8_reg_3495                              |  13|   0|   18|          5|
    |add_ln670_9_reg_3520                              |  13|   0|   18|          5|
    |add_ln670_reg_3178                                |  13|   0|   18|          5|
    |ap_CS_fsm                                         |  39|   0|   39|          0|
    |ap_done_reg                                       |   0|   0|    1|          1|
    |ap_rst_n_inv                                      |   1|   0|    1|          0|
    |ap_rst_reg_1                                      |   1|   0|    1|          0|
    |ap_rst_reg_2                                      |   1|   0|    1|          0|
    |ap_sync_reg_grp_runTestAfterInit_fu_951_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_runTestAfterInit_fu_951_ap_ready  |   1|   0|    1|          0|
    |bitcast_ln670_10_reg_3796                         |  32|   0|   32|          0|
    |bitcast_ln670_11_reg_3802                         |  32|   0|   32|          0|
    |bitcast_ln670_12_reg_3808                         |  32|   0|   32|          0|
    |bitcast_ln670_13_reg_3814                         |  32|   0|   32|          0|
    |bitcast_ln670_14_reg_3820                         |  32|   0|   32|          0|
    |bitcast_ln670_15_reg_3826                         |  32|   0|   32|          0|
    |bitcast_ln670_18_reg_3832                         |  32|   0|   32|          0|
    |bitcast_ln670_19_reg_3838                         |  32|   0|   32|          0|
    |bitcast_ln670_20_reg_3844                         |  32|   0|   32|          0|
    |bitcast_ln670_21_reg_3850                         |  32|   0|   32|          0|
    |bitcast_ln670_22_reg_3856                         |  32|   0|   32|          0|
    |bitcast_ln670_23_reg_3862                         |  32|   0|   32|          0|
    |bitcast_ln670_2_reg_3760                          |  32|   0|   32|          0|
    |bitcast_ln670_3_reg_3766                          |  32|   0|   32|          0|
    |bitcast_ln670_4_reg_3772                          |  32|   0|   32|          0|
    |bitcast_ln670_5_reg_3778                          |  32|   0|   32|          0|
    |bitcast_ln670_6_reg_3784                          |  32|   0|   32|          0|
    |bitcast_ln670_7_reg_3790                          |  32|   0|   32|          0|
    |copyInputAOV_assign_0_reg_941                     |   1|   0|    1|          0|
    |copyInputAOV_assign_copyout_fu_284                |   1|   0|    1|          0|
    |grp_runTestAfterInit_fu_951_ap_start_reg          |   1|   0|    1|          0|
    |i_1_fu_288                                        |   7|   0|    7|          0|
    |i_fu_280                                          |   7|   0|    7|          0|
    |inputAOV_read_reg_3066                            |  64|   0|   64|          0|
    |j_reg_930                                         |   5|   0|    5|          0|
    |lshr_ln_reg_3169                                  |   3|   0|    3|          0|
    |regions_1_addr_2_reg_3898                         |   9|   0|   12|          3|
    |regions_1_addr_3_reg_3903                         |   9|   0|   12|          3|
    |regions_1_addr_4_reg_3908                         |   9|   0|   12|          3|
    |regions_1_addr_5_reg_3913                         |   9|   0|   12|          3|
    |regions_1_addr_6_reg_3918                         |   9|   0|   12|          3|
    |regions_1_addr_7_reg_3923                         |   9|   0|   12|          3|
    |regions_2_addr_2_reg_3928                         |   9|   0|   12|          3|
    |regions_2_addr_3_reg_3933                         |   9|   0|   12|          3|
    |regions_2_addr_4_reg_3938                         |   9|   0|   12|          3|
    |regions_2_addr_5_reg_3943                         |   9|   0|   12|          3|
    |regions_2_addr_6_reg_3948                         |   9|   0|   12|          3|
    |regions_2_addr_7_reg_3953                         |   9|   0|   12|          3|
    |regions_3_addr_2_reg_3958                         |   9|   0|   12|          3|
    |regions_3_addr_3_reg_3963                         |   9|   0|   12|          3|
    |regions_3_addr_4_reg_3968                         |   9|   0|   12|          3|
    |regions_3_addr_5_reg_3973                         |   9|   0|   12|          3|
    |regions_3_addr_6_reg_3978                         |   9|   0|   12|          3|
    |regions_3_addr_7_reg_3983                         |   9|   0|   12|          3|
    |regions_4_addr_2_reg_3988                         |   9|   0|   12|          3|
    |regions_4_addr_3_reg_3993                         |   9|   0|   12|          3|
    |regions_4_addr_4_reg_3998                         |   9|   0|   12|          3|
    |regions_4_addr_5_reg_4003                         |   9|   0|   12|          3|
    |regions_4_addr_6_reg_4008                         |   9|   0|   12|          3|
    |regions_4_addr_7_reg_4013                         |   9|   0|   12|          3|
    |regions_5_addr_2_reg_4018                         |   9|   0|   12|          3|
    |regions_5_addr_3_reg_4023                         |   9|   0|   12|          3|
    |regions_5_addr_4_reg_4028                         |   9|   0|   12|          3|
    |regions_5_addr_5_reg_4033                         |   9|   0|   12|          3|
    |regions_5_addr_6_reg_4038                         |   9|   0|   12|          3|
    |regions_5_addr_7_reg_4043                         |   9|   0|   12|          3|
    |regions_addr_2_reg_3868                           |   9|   0|   12|          3|
    |regions_addr_3_reg_3873                           |   9|   0|   12|          3|
    |regions_addr_4_reg_3878                           |   9|   0|   12|          3|
    |regions_addr_5_reg_3883                           |   9|   0|   12|          3|
    |regions_addr_6_reg_3888                           |   9|   0|   12|          3|
    |regions_addr_7_reg_3893                           |   9|   0|   12|          3|
    |sub_ln670_1_reg_3163                              |   7|   0|   12|          5|
    |sub_ln670_reg_3091                                |   9|   0|   18|          9|
    |tmp_10_cast_reg_3255                              |   6|   0|    6|          0|
    |tmp_11_cast_reg_3260                              |   8|   0|    8|          0|
    |tmp_12_cast_reg_3275                              |   6|   0|    6|          0|
    |tmp_13_cast_reg_3280                              |   8|   0|    8|          0|
    |tmp_14_cast_reg_3295                              |   6|   0|    6|          0|
    |tmp_15_cast_reg_3300                              |   8|   0|    8|          0|
    |tmp_16_cast_reg_3315                              |   6|   0|    6|          0|
    |tmp_17_cast_reg_3320                              |   8|   0|    8|          0|
    |tmp_18_cast_reg_3335                              |   6|   0|    6|          0|
    |tmp_19_cast_reg_3340                              |   8|   0|    8|          0|
    |tmp_20_cast_reg_3360                              |   6|   0|    6|          0|
    |tmp_21_cast_reg_3365                              |   8|   0|    8|          0|
    |tmp_22_cast_reg_3385                              |   6|   0|    6|          0|
    |tmp_23_cast_reg_3390                              |   8|   0|    8|          0|
    |tmp_24_cast_reg_3410                              |   6|   0|    6|          0|
    |tmp_25_cast_reg_3415                              |   8|   0|    8|          0|
    |tmp_26_cast_reg_3435                              |   6|   0|    6|          0|
    |tmp_27_cast_reg_3440                              |   8|   0|    8|          0|
    |tmp_28_cast_reg_3460                              |   6|   0|    6|          0|
    |tmp_29_cast_reg_3465                              |   8|   0|    8|          0|
    |tmp_30_cast_reg_3485                              |   6|   0|    6|          0|
    |tmp_31_cast_reg_3490                              |   8|   0|    8|          0|
    |tmp_32_cast_reg_3510                              |   6|   0|    6|          0|
    |tmp_33_cast_reg_3515                              |   8|   0|    8|          0|
    |tmp_34_cast_reg_3535                              |   6|   0|    6|          0|
    |tmp_35_cast_reg_3540                              |   8|   0|    8|          0|
    |tmp_36_cast_reg_3560                              |   6|   0|    6|          0|
    |tmp_37_cast_reg_3565                              |   8|   0|    8|          0|
    |tmp_38_cast_reg_3585                              |   6|   0|    6|          0|
    |tmp_39_cast_reg_3590                              |   8|   0|    8|          0|
    |tmp_40_cast_reg_3610                              |   6|   0|    6|          0|
    |tmp_41_cast_reg_3615                              |   8|   0|    8|          0|
    |tmp_42_cast_reg_3635                              |   6|   0|    6|          0|
    |tmp_43_cast_reg_3640                              |   8|   0|    8|          0|
    |tmp_44_cast_reg_3660                              |   6|   0|    6|          0|
    |tmp_45_cast_reg_3665                              |   8|   0|    8|          0|
    |tmp_46_cast_reg_3685                              |   6|   0|    6|          0|
    |tmp_47_cast_reg_3690                              |   8|   0|    8|          0|
    |tmp_48_cast_reg_3715                              |   6|   0|    6|          0|
    |tmp_49_cast_reg_3720                              |   8|   0|    8|          0|
    |tmp_50_cast_reg_3725                              |   6|   0|    6|          0|
    |tmp_51_cast_reg_3730                              |   8|   0|    8|          0|
    |tmp_6_cast_reg_3215                               |   6|   0|    6|          0|
    |tmp_7_cast_reg_3220                               |   8|   0|    8|          0|
    |tmp_8_cast_reg_3235                               |   6|   0|    6|          0|
    |tmp_9_cast_reg_3240                               |   8|   0|    8|          0|
    |trainedRegions_load_10_reg_3450                   |  32|   0|   32|          0|
    |trainedRegions_load_11_reg_3475                   |  32|   0|   32|          0|
    |trainedRegions_load_12_reg_3500                   |  32|   0|   32|          0|
    |trainedRegions_load_13_reg_3525                   |  32|   0|   32|          0|
    |trainedRegions_load_14_reg_3550                   |  32|   0|   32|          0|
    |trainedRegions_load_15_reg_3575                   |  32|   0|   32|          0|
    |trainedRegions_load_16_reg_3600                   |  32|   0|   32|          0|
    |trainedRegions_load_17_reg_3625                   |  32|   0|   32|          0|
    |trainedRegions_load_18_reg_3650                   |  32|   0|   32|          0|
    |trainedRegions_load_19_reg_3675                   |  32|   0|   32|          0|
    |trainedRegions_load_1_reg_3245                    |  32|   0|   32|          0|
    |trainedRegions_load_20_reg_3705                   |  32|   0|   32|          0|
    |trainedRegions_load_21_reg_3735                   |  32|   0|   32|          0|
    |trainedRegions_load_22_reg_3750                   |  32|   0|   32|          0|
    |trainedRegions_load_2_reg_3265                    |  32|   0|   32|          0|
    |trainedRegions_load_3_reg_3285                    |  32|   0|   32|          0|
    |trainedRegions_load_4_reg_3305                    |  32|   0|   32|          0|
    |trainedRegions_load_5_reg_3325                    |  32|   0|   32|          0|
    |trainedRegions_load_6_reg_3350                    |  32|   0|   32|          0|
    |trainedRegions_load_7_reg_3375                    |  32|   0|   32|          0|
    |trainedRegions_load_8_reg_3400                    |  32|   0|   32|          0|
    |trainedRegions_load_9_reg_3425                    |  32|   0|   32|          0|
    |trainedRegions_load_reg_3225                      |  32|   0|   32|          0|
    |trunc_ln666_reg_3077                              |   6|   0|    6|          0|
    |trunc_ln668_reg_3103                              |   4|   0|    4|          0|
    |trunc_ln670_1_reg_3205                            |   6|   0|    6|          0|
    |trunc_ln670_reg_3174                              |   1|   0|    1|          0|
    |zext_ln674_reg_4048                               |   7|   0|   64|         57|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |2376|   0| 2644|        268|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   18|          s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   18|          s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           run|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           run|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           run|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
|toScheduler_TDATA      |  out|    8|           axis|   toScheduler|       pointer|
|toScheduler_TVALID     |  out|    1|           axis|   toScheduler|       pointer|
|toScheduler_TREADY     |   in|    1|           axis|   toScheduler|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

