

================================================================
== Vitis HLS Report for 'generic_tanh_double_s'
================================================================
* Date:           Tue Apr 22 20:10:41 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        es_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.275 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       45|       45|  0.450 us|  0.450 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_exp_generic_double_s_fu_89  |exp_generic_double_s  |        7|        7|  70.000 ns|  70.000 ns|    1|    1|      yes|
        +--------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     655|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        5|    53|    3917|    7499|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      77|    -|
|Register         |        -|     -|    5447|     352|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        5|    53|    9364|    8583|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     3|       2|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U15  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|   767|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U17  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|   767|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U18  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|   767|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U19  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|   767|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U23     |dcmp_64ns_64ns_1_2_no_dsp_1     |        0|   0|    0|     0|    0|
    |ddiv_64ns_64ns_64_17_no_dsp_1_U22   |ddiv_64ns_64ns_64_17_no_dsp_1   |        0|   0|    0|     0|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U21   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|  299|   214|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U16  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|   767|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U20  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|   767|    0|
    |grp_exp_generic_double_s_fu_89      |exp_generic_double_s            |        5|  24|  948|  2683|    0|
    +------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                               |                                |        5|  53| 3917|  7499|    0|
    +------------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |and_ln10_1_fu_316_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln10_fu_310_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln46_fu_218_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln9_1_fu_292_p2                    |       and|   0|  0|   2|           1|           1|
    |and_ln9_fu_286_p2                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1003                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1015                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1068                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_788                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_820                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_856                       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op101_call_state7         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op101_call_state7_state6  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op63_dcmp_state1          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1033_state42          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1155_state25          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1160_state25          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred209_state41           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred219_state41           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred867_state19           |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_304_p2                    |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln36_fu_194_p2                    |      icmp|   0|  0|  18|          11|           2|
    |icmp_ln38_fu_224_p2                    |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln45_fu_200_p2                    |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln46_1_fu_212_p2                  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln46_fu_206_p2                    |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln54_fu_230_p2                    |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln9_1_fu_280_p2                   |      icmp|   0|  0|  18|          11|           1|
    |icmp_ln9_fu_274_p2                     |      icmp|   0|  0|  18|          11|          10|
    |ap_condition_1020                      |        or|   0|  0|   2|           1|           1|
    |or_ln55_fu_235_p2                      |        or|   0|  0|  65|          64|          65|
    |ap_return                              |    select|   0|  0|  57|           1|          64|
    |select_ln38_fu_336_p3                  |    select|   0|  0|  56|           1|          63|
    |x_3_fu_245_p3                          |    select|   0|  0|  57|           1|          64|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    |xor_ln10_fu_298_p2                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_fu_326_p2                     |       xor|   0|  0|  65|          64|          65|
    |xor_ln83_fu_347_p2                     |       xor|   0|  0|  65|          64|          65|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 655|         399|         466|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_resultf_3_phi_fu_76_p10      |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter10_resultf_3_reg_72  |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter19_expx_reg_60       |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter2_resultf_3_reg_72   |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter42_resultf_3_reg_72  |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter45_resultf_3_reg_72  |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter6_expx_reg_60        |   9|          2|   64|        128|
    |grp_fu_134_p0                           |  14|          3|   64|        192|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  77|         17|  512|       1088|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |abst_in_reg_379                              |  63|   0|   64|          1|
    |add2_reg_455                                 |  64|   0|   64|          0|
    |add_reg_420                                  |  64|   0|   64|          0|
    |and_ln10_1_reg_436                           |   1|   0|    1|          0|
    |and_ln46_reg_397                             |   1|   0|    1|          0|
    |and_ln9_1_reg_432                            |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter15_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter15_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter16_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter16_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter17_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter17_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter18_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter18_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter19_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter19_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter20_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter21_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter22_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter23_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter24_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter25_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter26_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter27_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter28_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter29_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter30_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter31_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter32_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter33_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter34_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter35_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter36_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter37_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter38_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter39_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter40_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter41_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter42_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter43_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter44_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter45_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_predicate_pred1033_state42                |   1|   0|    1|          0|
    |ap_predicate_pred1155_state25                |   1|   0|    1|          0|
    |ap_predicate_pred1160_state25                |   1|   0|    1|          0|
    |ap_predicate_pred209_state41                 |   1|   0|    1|          0|
    |ap_predicate_pred219_state41                 |   1|   0|    1|          0|
    |ap_predicate_pred867_state19                 |   1|   0|    1|          0|
    |din_exp_reg_369                              |  11|   0|   11|          0|
    |din_sign_reg_364                             |   1|   0|    1|          0|
    |expx_reg_60                                  |  64|   0|   64|          0|
    |grp_exp_generic_double_s_fu_89_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln36_reg_389                            |   1|   0|    1|          0|
    |icmp_ln38_reg_401                            |   1|   0|    1|          0|
    |icmp_ln45_reg_393                            |   1|   0|    1|          0|
    |icmp_ln54_reg_410                            |   1|   0|    1|          0|
    |reg_144                                      |  64|   0|   64|          0|
    |t_reg_374                                    |  63|   0|   64|          1|
    |tmp_2_reg_406                                |   1|   0|    1|          0|
    |tmp_s_reg_445                                |  64|   0|   64|          0|
    |x_3_reg_425                                  |  64|   0|   64|          0|
    |xor_ln66_reg_460                             |  64|   0|   64|          0|
    |abst_in_reg_379                              |  64|  32|   64|          1|
    |and_ln10_1_reg_436                           |  64|  32|    1|          0|
    |and_ln46_reg_397                             |  64|  32|    1|          0|
    |and_ln9_1_reg_432                            |  64|  32|    1|          0|
    |din_sign_reg_364                             |  64|  32|    1|          0|
    |expx_reg_60                                  |  64|  32|   64|          0|
    |icmp_ln36_reg_389                            |  64|  32|    1|          0|
    |icmp_ln38_reg_401                            |  64|  32|    1|          0|
    |icmp_ln45_reg_393                            |  64|  32|    1|          0|
    |icmp_ln54_reg_410                            |  64|  32|    1|          0|
    |tmp_2_reg_406                                |  64|  32|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |5447| 352| 4882|          3|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|t_in       |   in|   64|     ap_none|                  t_in|        scalar|
+-----------+-----+-----+------------+----------------------+--------------+

