// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xwriteoneblock_f2r_entry_s2e_forend13.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XWriteoneblock_f2r_entry_s2e_forend13_CfgInitialize(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr, XWriteoneblock_f2r_entry_s2e_forend13_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Bus_ctrl_BaseAddress = ConfigPtr->Bus_ctrl_BaseAddress;
    InstancePtr->Ctrl_bus_BaseAddress = ConfigPtr->Ctrl_bus_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XWriteoneblock_f2r_entry_s2e_forend13_Start(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XWriteoneblock_f2r_entry_s2e_forend13_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_AP_CTRL) & 0x80;
    XWriteoneblock_f2r_entry_s2e_forend13_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XWriteoneblock_f2r_entry_s2e_forend13_IsDone(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XWriteoneblock_f2r_entry_s2e_forend13_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XWriteoneblock_f2r_entry_s2e_forend13_IsIdle(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XWriteoneblock_f2r_entry_s2e_forend13_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XWriteoneblock_f2r_entry_s2e_forend13_IsReady(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XWriteoneblock_f2r_entry_s2e_forend13_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XWriteoneblock_f2r_entry_s2e_forend13_EnableAutoRestart(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XWriteoneblock_f2r_entry_s2e_forend13_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_AP_CTRL, 0x80);
}

void XWriteoneblock_f2r_entry_s2e_forend13_DisableAutoRestart(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XWriteoneblock_f2r_entry_s2e_forend13_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_AP_CTRL, 0);
}

void XWriteoneblock_f2r_entry_s2e_forend13_Set_store(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr, u64 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XWriteoneblock_f2r_entry_s2e_forend13_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_STORE_DATA, (u32)(Data));
    XWriteoneblock_f2r_entry_s2e_forend13_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_STORE_DATA + 4, (u32)(Data >> 32));
}

u64 XWriteoneblock_f2r_entry_s2e_forend13_Get_store(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr) {
    u64 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XWriteoneblock_f2r_entry_s2e_forend13_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_STORE_DATA);
    Data += (u64)XWriteoneblock_f2r_entry_s2e_forend13_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_STORE_DATA + 4) << 32;
    return Data;
}

void XWriteoneblock_f2r_entry_s2e_forend13_Set_out_buf(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr, u64 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XWriteoneblock_f2r_entry_s2e_forend13_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_OUT_BUF_DATA, (u32)(Data));
    XWriteoneblock_f2r_entry_s2e_forend13_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_OUT_BUF_DATA + 4, (u32)(Data >> 32));
}

u64 XWriteoneblock_f2r_entry_s2e_forend13_Get_out_buf(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr) {
    u64 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XWriteoneblock_f2r_entry_s2e_forend13_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_OUT_BUF_DATA);
    Data += (u64)XWriteoneblock_f2r_entry_s2e_forend13_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_OUT_BUF_DATA + 4) << 32;
    return Data;
}

void XWriteoneblock_f2r_entry_s2e_forend13_Set_width(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XWriteoneblock_f2r_entry_s2e_forend13_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_CTRL_BUS_ADDR_WIDTH_DATA, Data);
}

u32 XWriteoneblock_f2r_entry_s2e_forend13_Get_width(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XWriteoneblock_f2r_entry_s2e_forend13_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_CTRL_BUS_ADDR_WIDTH_DATA);
    return Data;
}

void XWriteoneblock_f2r_entry_s2e_forend13_Set_height(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XWriteoneblock_f2r_entry_s2e_forend13_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_CTRL_BUS_ADDR_HEIGHT_DATA, Data);
}

u32 XWriteoneblock_f2r_entry_s2e_forend13_Get_height(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XWriteoneblock_f2r_entry_s2e_forend13_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_CTRL_BUS_ADDR_HEIGHT_DATA);
    return Data;
}

void XWriteoneblock_f2r_entry_s2e_forend13_Set_voffs(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XWriteoneblock_f2r_entry_s2e_forend13_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_CTRL_BUS_ADDR_VOFFS_DATA, Data);
}

u32 XWriteoneblock_f2r_entry_s2e_forend13_Get_voffs(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XWriteoneblock_f2r_entry_s2e_forend13_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_CTRL_BUS_ADDR_VOFFS_DATA);
    return Data;
}

void XWriteoneblock_f2r_entry_s2e_forend13_Set_hoffs(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XWriteoneblock_f2r_entry_s2e_forend13_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_CTRL_BUS_ADDR_HOFFS_DATA, Data);
}

u32 XWriteoneblock_f2r_entry_s2e_forend13_Get_hoffs(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XWriteoneblock_f2r_entry_s2e_forend13_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_CTRL_BUS_ADDR_HOFFS_DATA);
    return Data;
}

void XWriteoneblock_f2r_entry_s2e_forend13_InterruptGlobalEnable(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XWriteoneblock_f2r_entry_s2e_forend13_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_GIE, 1);
}

void XWriteoneblock_f2r_entry_s2e_forend13_InterruptGlobalDisable(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XWriteoneblock_f2r_entry_s2e_forend13_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_GIE, 0);
}

void XWriteoneblock_f2r_entry_s2e_forend13_InterruptEnable(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XWriteoneblock_f2r_entry_s2e_forend13_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_IER);
    XWriteoneblock_f2r_entry_s2e_forend13_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_IER, Register | Mask);
}

void XWriteoneblock_f2r_entry_s2e_forend13_InterruptDisable(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XWriteoneblock_f2r_entry_s2e_forend13_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_IER);
    XWriteoneblock_f2r_entry_s2e_forend13_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_IER, Register & (~Mask));
}

void XWriteoneblock_f2r_entry_s2e_forend13_InterruptClear(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XWriteoneblock_f2r_entry_s2e_forend13_WriteReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_ISR, Mask);
}

u32 XWriteoneblock_f2r_entry_s2e_forend13_InterruptGetEnabled(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XWriteoneblock_f2r_entry_s2e_forend13_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_IER);
}

u32 XWriteoneblock_f2r_entry_s2e_forend13_InterruptGetStatus(XWriteoneblock_f2r_entry_s2e_forend13 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XWriteoneblock_f2r_entry_s2e_forend13_ReadReg(InstancePtr->Bus_ctrl_BaseAddress, XWRITEONEBLOCK_F2R_ENTRY_S2E_FOREND13_BUS_CTRL_ADDR_ISR);
}

