$date
	Sun Sep 25 12:18:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module d_flip_flop_tb $end
$var wire 1 ! not_Q $end
$var wire 1 " clk $end
$var wire 1 # Q $end
$var reg 1 $ data $end
$scope module clock $end
$var wire 1 " clk $end
$var reg 1 % apulse $end
$var reg 1 & hlt $end
$var reg 1 ' mpulse $end
$var reg 1 ( select $end
$scope module test $end
$var wire 1 % apulse $end
$var wire 1 " clk $end
$var wire 1 & hlt $end
$var wire 1 ' mpulse $end
$var wire 1 ( select $end
$upscope $end
$upscope $end
$scope module uut $end
$var wire 1 # Q $end
$var wire 1 " clk $end
$var wire 1 $ data $end
$var wire 1 ) feedback1 $end
$var wire 1 * feedback2 $end
$var wire 1 ! not_Q $end
$var reg 1 + a $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x+
x*
x)
1(
0'
0&
1%
0$
x#
1"
x!
$end
#2
0"
0%
#4
1!
1*
0#
0)
0+
1"
1%
#6
0"
0%
#8
1"
1%
#10
1$
0"
0%
#12
1#
1)
0!
0*
1+
1"
1%
#14
0"
0%
#16
1"
1%
#18
0"
0%
#20
1"
1%
