

================================================================
== Vivado HLS Report for 'calc_hist'
================================================================
* Date:           Tue Nov 27 15:34:44 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        color_hist
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|      5.07|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1544|  1544|  1544|  1544|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |- loop_y_loop_x_loop_i  |  1542|  1542|         8|          1|          1|  1536|    yes   |
        +------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    783|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     65|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    205|
|Register         |        0|      -|    1406|    608|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1406|   1661|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |color_hist_mux_16bkb_U1  |color_hist_mux_16bkb  |        0|      0|  0|  65|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      0|  0|  65|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_655_p2                   |     +    |      0|  0|  10|           2|           1|
    |indvar_flatten_next1_fu_509_p2  |     +    |      0|  0|  18|           1|          11|
    |indvar_flatten_op_fu_521_p2     |     +    |      0|  0|  15|           8|           1|
    |rst_d1                          |     +    |      0|  0|  23|          16|           1|
    |tmp_13_fu_676_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_36_fu_1073_p2               |     +    |      0|  0|   8|           7|           3|
    |tmp_41_fu_813_p2                |     +    |      0|  0|   8|           7|           3|
    |tmp_46_fu_1030_p2               |     +    |      0|  0|   8|           7|           3|
    |tmp_51_fu_987_p2                |     +    |      0|  0|   8|           7|           3|
    |tmp_56_fu_948_p2                |     +    |      0|  0|   8|           7|           4|
    |tmp_61_fu_909_p2                |     +    |      0|  0|   8|           7|           4|
    |tmp_66_fu_1098_p2               |     +    |      0|  0|  15|           7|           4|
    |tmp_69_fu_1088_p2               |     +    |      0|  0|  15|           7|           4|
    |x_1_fu_602_p2                   |     +    |      0|  0|  15|           1|           6|
    |y_s_fu_568_p2                   |     +    |      0|  0|  15|           1|           5|
    |tmp_16_fu_1259_p2               |     -    |      0|  0|  15|           7|           7|
    |tmp_20_fu_1216_p2               |     -    |      0|  0|  15|           7|           7|
    |tmp_25_fu_1173_p2               |     -    |      0|  0|  15|           7|           7|
    |tmp_30_fu_1130_p2               |     -    |      0|  0|  15|           7|           7|
    |tmp_35_fu_1067_p2               |     -    |      0|  0|   8|           7|           7|
    |tmp_40_fu_807_p2                |     -    |      0|  0|   8|           7|           7|
    |tmp_45_fu_1024_p2               |     -    |      0|  0|   8|           7|           7|
    |tmp_50_fu_981_p2                |     -    |      0|  0|   8|           7|           7|
    |tmp_55_fu_942_p2                |     -    |      0|  0|   8|           7|           7|
    |tmp_60_fu_903_p2                |     -    |      0|  0|   8|           7|           7|
    |tmp_65_fu_875_p2                |     -    |      0|  0|  15|           7|           7|
    |tmp_mid1_fu_641_p2              |     -    |      0|  0|  15|           8|           8|
    |tmp_s_fu_555_p2                 |     -    |      0|  0|  15|           8|           8|
    |ap_condition_479                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_486                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_493                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_500                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_585                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_593                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_598                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_603                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_608                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_613                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_637                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_653                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_659                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_665                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_671                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_677                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_683                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_689                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_695                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_701                |    and   |      0|  0|   8|           1|           1|
    |exitcond_mid_fu_596_p2          |    and   |      0|  0|   8|           1|           1|
    |exitcond_flatten1_fu_503_p2     |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_flatten_fu_515_p2      |   icmp   |      0|  0|  11|           8|           7|
    |exitcond_fu_590_p2              |   icmp   |      0|  0|   8|           2|           2|
    |icmp_fu_762_p2                  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_15_fu_743_p2                |   icmp   |      0|  0|  11|           8|           5|
    |tmp_19_fu_748_p2                |   icmp   |      0|  0|  11|           8|           6|
    |tmp_29_fu_768_p2                |   icmp   |      0|  0|  11|           8|           7|
    |tmp_34_fu_773_p2                |   icmp   |      0|  0|  11|           8|           7|
    |tmp_44_fu_828_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_49_fu_833_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_54_fu_838_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_59_fu_843_p2                |   icmp   |      0|  0|  11|           8|           7|
    |tmp_64_fu_848_p2                |   icmp   |      0|  0|  11|           8|           6|
    |tmp_21_fu_1226_p2               |    or    |      0|  0|  39|          32|           1|
    |tmp_26_fu_1179_p2               |    or    |      0|  0|  14|           7|           2|
    |tmp_31_fu_1136_p2               |    or    |      0|  0|  14|           7|           2|
    |tmp_39_fu_608_p2                |    or    |      0|  0|   8|           1|           1|
    |i_mid2_fu_613_p3                |  select  |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_527_p3   |  select  |      0|  0|   8|           1|           1|
    |tmp_mid2_fu_667_p3              |  select  |      0|  0|   8|           1|           8|
    |tmp_mid_fu_661_p3               |  select  |      0|  0|   8|           1|           1|
    |x_mid2_fu_647_p3                |  select  |      0|  0|   6|           1|           6|
    |x_mid_fu_561_p3                 |  select  |      0|  0|   6|           1|           1|
    |y_t_mid2_v_fu_574_p3            |  select  |      0|  0|   5|           1|           5|
    |ap_enable_pp0                   |    xor   |      0|  0|   8|           1|           2|
    |not_exitcond_flatten_fu_585_p2  |    xor   |      0|  0|   8|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 783|         358|         291|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7     |   9|          2|    1|          2|
    |ap_phi_mux_y_phi_fu_463_p4  |   9|          2|    5|         10|
    |i_reg_481                   |   9|          2|    2|          4|
    |indvar_flatten1_reg_437     |   9|          2|   11|         22|
    |indvar_flatten_reg_448      |   9|          2|    8|         16|
    |rst_address0                |  56|         13|    6|         78|
    |rst_address1                |  56|         13|    6|         78|
    |x_reg_470                   |   9|          2|    6|         12|
    |y_reg_459                   |   9|          2|    5|         10|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 205|         46|   52|        238|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_flatten_reg_1283  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_24_reg_1307            |   4|   0|    4|          0|
    |ap_reg_pp0_iter6_rst_addr_11_reg_1546       |   4|   0|    6|          2|
    |ap_reg_pp0_iter6_rst_addr_12_reg_1540       |   4|   0|    6|          2|
    |ap_reg_pp0_iter6_rst_addr_2_reg_1564        |   4|   0|    6|          2|
    |ap_reg_pp0_iter6_rst_addr_3_reg_1558        |   4|   0|    6|          2|
    |ap_reg_pp0_iter6_rst_addr_4_reg_1552        |   4|   0|    6|          2|
    |ap_reg_pp0_iter6_rst_addr_reg_1570          |   4|   0|    6|          2|
    |exitcond_flatten1_reg_1274                  |   1|   0|    1|          0|
    |exitcond_flatten_reg_1283                   |   1|   0|    1|          0|
    |exitcond_mid_reg_1312                       |   1|   0|    1|          0|
    |i_mid2_reg_1317                             |   2|   0|    2|          0|
    |i_reg_481                                   |   2|   0|    2|          0|
    |icmp_reg_1462                               |   1|   0|    1|          0|
    |indvar_flatten1_reg_437                     |  11|   0|   11|          0|
    |indvar_flatten_reg_448                      |   8|   0|    8|          0|
    |pix_reg_1439                                |   8|   0|    8|          0|
    |reg_492                                     |  16|   0|   16|          0|
    |rst_addr_10_reg_1510                        |   4|   0|    6|          2|
    |rst_addr_11_reg_1546                        |   4|   0|    6|          2|
    |rst_addr_12_reg_1540                        |   4|   0|    6|          2|
    |rst_addr_2_reg_1564                         |   4|   0|    6|          2|
    |rst_addr_3_reg_1558                         |   4|   0|    6|          2|
    |rst_addr_4_reg_1552                         |   4|   0|    6|          2|
    |rst_addr_5_reg_1534                         |   4|   0|    6|          2|
    |rst_addr_6_reg_1478                         |   4|   0|    6|          2|
    |rst_addr_7_reg_1528                         |   4|   0|    6|          2|
    |rst_addr_8_reg_1522                         |   4|   0|    6|          2|
    |rst_addr_9_reg_1516                         |   4|   0|    6|          2|
    |rst_addr_reg_1570                           |   4|   0|    6|          2|
    |tmp_15_reg_1454                             |   1|   0|    1|          0|
    |tmp_19_reg_1458                             |   1|   0|    1|          0|
    |tmp_24_reg_1307                             |   4|   0|    4|          0|
    |tmp_29_reg_1466                             |   1|   0|    1|          0|
    |tmp_34_reg_1470                             |   1|   0|    1|          0|
    |tmp_44_reg_1484                             |   1|   0|    1|          0|
    |tmp_49_reg_1488                             |   1|   0|    1|          0|
    |tmp_54_reg_1492                             |   1|   0|    1|          0|
    |tmp_59_reg_1496                             |   1|   0|    1|          0|
    |tmp_64_reg_1500                             |   1|   0|    1|          0|
    |tmp_65_reg_1504                             |   5|   0|    7|          2|
    |tmp_74_reg_1474                             |   1|   0|    1|          0|
    |tmp_mid1_reg_1344                           |   8|   0|    8|          0|
    |tmp_s_reg_1297                              |   8|   0|    8|          0|
    |x_reg_470                                   |   6|   0|    6|          0|
    |y_reg_459                                   |   5|   0|    5|          0|
    |y_t_mid2_v_reg_1302                         |   5|   0|    5|          0|
    |exitcond_flatten1_reg_1274                  |  64|  32|    1|          0|
    |i_mid2_reg_1317                             |  64|  32|    2|          0|
    |icmp_reg_1462                               |  64|  32|    1|          0|
    |rst_addr_10_reg_1510                        |  64|  32|    6|          2|
    |rst_addr_5_reg_1534                         |  64|  32|    6|          2|
    |rst_addr_6_reg_1478                         |  64|  32|    6|          2|
    |rst_addr_7_reg_1528                         |  64|  32|    6|          2|
    |rst_addr_8_reg_1522                         |  64|  32|    6|          2|
    |rst_addr_9_reg_1516                         |  64|  32|    6|          2|
    |tmp_15_reg_1454                             |  64|  32|    1|          0|
    |tmp_19_reg_1458                             |  64|  32|    1|          0|
    |tmp_29_reg_1466                             |  64|  32|    1|          0|
    |tmp_34_reg_1470                             |  64|  32|    1|          0|
    |tmp_44_reg_1484                             |  64|  32|    1|          0|
    |tmp_49_reg_1488                             |  64|  32|    1|          0|
    |tmp_54_reg_1492                             |  64|  32|    1|          0|
    |tmp_59_reg_1496                             |  64|  32|    1|          0|
    |tmp_64_reg_1500                             |  64|  32|    1|          0|
    |tmp_74_reg_1474                             |  64|  32|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |1406| 608|  278|         50|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |    calc_hist    | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |    calc_hist    | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |    calc_hist    | return value |
|ap_done                   | out |    1| ap_ctrl_hs |    calc_hist    | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |    calc_hist    | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |    calc_hist    | return value |
|image_buffer_0_address0   | out |    7|  ap_memory |  image_buffer_0 |     array    |
|image_buffer_0_ce0        | out |    1|  ap_memory |  image_buffer_0 |     array    |
|image_buffer_0_q0         |  in |    8|  ap_memory |  image_buffer_0 |     array    |
|image_buffer_1_address0   | out |    7|  ap_memory |  image_buffer_1 |     array    |
|image_buffer_1_ce0        | out |    1|  ap_memory |  image_buffer_1 |     array    |
|image_buffer_1_q0         |  in |    8|  ap_memory |  image_buffer_1 |     array    |
|image_buffer_2_address0   | out |    7|  ap_memory |  image_buffer_2 |     array    |
|image_buffer_2_ce0        | out |    1|  ap_memory |  image_buffer_2 |     array    |
|image_buffer_2_q0         |  in |    8|  ap_memory |  image_buffer_2 |     array    |
|image_buffer_3_address0   | out |    7|  ap_memory |  image_buffer_3 |     array    |
|image_buffer_3_ce0        | out |    1|  ap_memory |  image_buffer_3 |     array    |
|image_buffer_3_q0         |  in |    8|  ap_memory |  image_buffer_3 |     array    |
|image_buffer_4_address0   | out |    7|  ap_memory |  image_buffer_4 |     array    |
|image_buffer_4_ce0        | out |    1|  ap_memory |  image_buffer_4 |     array    |
|image_buffer_4_q0         |  in |    8|  ap_memory |  image_buffer_4 |     array    |
|image_buffer_5_address0   | out |    7|  ap_memory |  image_buffer_5 |     array    |
|image_buffer_5_ce0        | out |    1|  ap_memory |  image_buffer_5 |     array    |
|image_buffer_5_q0         |  in |    8|  ap_memory |  image_buffer_5 |     array    |
|image_buffer_6_address0   | out |    7|  ap_memory |  image_buffer_6 |     array    |
|image_buffer_6_ce0        | out |    1|  ap_memory |  image_buffer_6 |     array    |
|image_buffer_6_q0         |  in |    8|  ap_memory |  image_buffer_6 |     array    |
|image_buffer_7_address0   | out |    7|  ap_memory |  image_buffer_7 |     array    |
|image_buffer_7_ce0        | out |    1|  ap_memory |  image_buffer_7 |     array    |
|image_buffer_7_q0         |  in |    8|  ap_memory |  image_buffer_7 |     array    |
|image_buffer_8_address0   | out |    7|  ap_memory |  image_buffer_8 |     array    |
|image_buffer_8_ce0        | out |    1|  ap_memory |  image_buffer_8 |     array    |
|image_buffer_8_q0         |  in |    8|  ap_memory |  image_buffer_8 |     array    |
|image_buffer_9_address0   | out |    7|  ap_memory |  image_buffer_9 |     array    |
|image_buffer_9_ce0        | out |    1|  ap_memory |  image_buffer_9 |     array    |
|image_buffer_9_q0         |  in |    8|  ap_memory |  image_buffer_9 |     array    |
|image_buffer_10_address0  | out |    7|  ap_memory | image_buffer_10 |     array    |
|image_buffer_10_ce0       | out |    1|  ap_memory | image_buffer_10 |     array    |
|image_buffer_10_q0        |  in |    8|  ap_memory | image_buffer_10 |     array    |
|image_buffer_11_address0  | out |    7|  ap_memory | image_buffer_11 |     array    |
|image_buffer_11_ce0       | out |    1|  ap_memory | image_buffer_11 |     array    |
|image_buffer_11_q0        |  in |    8|  ap_memory | image_buffer_11 |     array    |
|image_buffer_12_address0  | out |    7|  ap_memory | image_buffer_12 |     array    |
|image_buffer_12_ce0       | out |    1|  ap_memory | image_buffer_12 |     array    |
|image_buffer_12_q0        |  in |    8|  ap_memory | image_buffer_12 |     array    |
|image_buffer_13_address0  | out |    7|  ap_memory | image_buffer_13 |     array    |
|image_buffer_13_ce0       | out |    1|  ap_memory | image_buffer_13 |     array    |
|image_buffer_13_q0        |  in |    8|  ap_memory | image_buffer_13 |     array    |
|image_buffer_14_address0  | out |    7|  ap_memory | image_buffer_14 |     array    |
|image_buffer_14_ce0       | out |    1|  ap_memory | image_buffer_14 |     array    |
|image_buffer_14_q0        |  in |    8|  ap_memory | image_buffer_14 |     array    |
|image_buffer_15_address0  | out |    7|  ap_memory | image_buffer_15 |     array    |
|image_buffer_15_ce0       | out |    1|  ap_memory | image_buffer_15 |     array    |
|image_buffer_15_q0        |  in |    8|  ap_memory | image_buffer_15 |     array    |
|rst_address0              | out |    6|  ap_memory |       rst       |     array    |
|rst_ce0                   | out |    1|  ap_memory |       rst       |     array    |
|rst_q0                    |  in |   16|  ap_memory |       rst       |     array    |
|rst_address1              | out |    6|  ap_memory |       rst       |     array    |
|rst_ce1                   | out |    1|  ap_memory |       rst       |     array    |
|rst_we1                   | out |    1|  ap_memory |       rst       |     array    |
|rst_d1                    | out |   16|  ap_memory |       rst       |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	10  / (exitcond_flatten1)
	4  / (!exitcond_flatten1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
10 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [color_hist/src/main.cpp:15]

 <State 2> : 3.29ns
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i11 [ 0, %0 ], [ %indvar_flatten_next1, %ifBlock ]"
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ]"
ST_2 : Operation 14 [1/1] (1.88ns)   --->   "%exitcond_flatten1 = icmp eq i11 %indvar_flatten1, -512"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.97ns)   --->   "%indvar_flatten_next1 = add i11 1, %indvar_flatten1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.55ns)   --->   "%exitcond_flatten = icmp eq i8 %indvar_flatten, 96"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.91ns)   --->   "%indvar_flatten_op = add i8 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.37ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i8 1, i8 %indvar_flatten_op"   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 3> : 5.07ns
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%y = phi i5 [ 0, %0 ], [ %y_t_mid2_v, %ifBlock ]" [color_hist/src/main.cpp:15]
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%x = phi i6 [ 0, %0 ], [ %x_mid2, %ifBlock ]" [color_hist/src/main.cpp:17]
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_1, %ifBlock ]"
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%x_cast4 = zext i6 %x to i8" [color_hist/src/main.cpp:16]
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i6 %x to i5" [color_hist/src/main.cpp:17]
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp, i2 0)" [color_hist/src/main.cpp:19]
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl to i8" [color_hist/src/main.cpp:19]
ST_3 : Operation 26 [1/1] (1.87ns)   --->   "%tmp_s = sub i8 %p_shl_cast, %x_cast4" [color_hist/src/main.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %24, label %.reset6"
ST_3 : Operation 28 [1/1] (1.37ns)   --->   "%x_mid = select i1 %exitcond_flatten, i6 0, i6 %x" [color_hist/src/main.cpp:17]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.78ns)   --->   "%y_s = add i5 1, %y" [color_hist/src/main.cpp:15]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.37ns)   --->   "%y_t_mid2_v = select i1 %exitcond_flatten, i5 %y_s, i5 %y" [color_hist/src/main.cpp:15]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i5 %y_t_mid2_v to i4" [color_hist/src/main.cpp:15]
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [color_hist/src/main.cpp:17]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %i, -1" [color_hist/src/main.cpp:17]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.93ns) (out node of the LUT)   --->   "%exitcond_mid = and i1 %exitcond, %not_exitcond_flatten" [color_hist/src/main.cpp:17]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.82ns)   --->   "%x_1 = add i6 1, %x_mid" [color_hist/src/main.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node i_mid2)   --->   "%tmp_39 = or i1 %exitcond_mid, %exitcond_flatten" [color_hist/src/main.cpp:17]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.37ns) (out node of the LUT)   --->   "%i_mid2 = select i1 %tmp_39, i2 0, i2 %i" [color_hist/src/main.cpp:17]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%x_cast4_mid1 = zext i6 %x_1 to i8" [color_hist/src/main.cpp:16]
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i6 %x_1 to i5" [color_hist/src/main.cpp:16]
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_72, i2 0)" [color_hist/src/main.cpp:19]
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i7 %p_shl_mid1 to i8" [color_hist/src/main.cpp:19]
ST_3 : Operation 42 [1/1] (1.87ns)   --->   "%tmp_mid1 = sub i8 %p_shl_cast_mid1, %x_cast4_mid1" [color_hist/src/main.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.37ns)   --->   "%x_mid2 = select i1 %exitcond_mid, i6 %x_1, i6 %x_mid" [color_hist/src/main.cpp:17]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str13)" [color_hist/src/main.cpp:17]
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str13, i32 %tmp_12)" [color_hist/src/main.cpp:32]
ST_3 : Operation 46 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i_mid2, 1" [color_hist/src/main.cpp:17]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %1"

 <State 4> : 4.22ns
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_mid = select i1 %exitcond_flatten, i8 0, i8 %tmp_s" [color_hist/src/main.cpp:19]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_mid2 = select i1 %exitcond_mid, i8 %tmp_mid1, i8 %tmp_mid" [color_hist/src/main.cpp:19]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%i_cast3 = zext i2 %i_mid2 to i8" [color_hist/src/main.cpp:17]
ST_4 : Operation 51 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp_13 = add i8 %i_cast3, %tmp_mid2" [color_hist/src/main.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i8 %tmp_13 to i32" [color_hist/src/main.cpp:19]
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_14 = zext i32 %tmp_13_cast to i64" [color_hist/src/main.cpp:19]
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%image_buffer_0_addr = getelementptr [96 x i8]* %image_buffer_0, i64 0, i64 %tmp_14" [color_hist/src/main.cpp:19]
ST_4 : Operation 55 [2/2] (2.30ns)   --->   "%image_buffer_0_load = load i8* %image_buffer_0_addr, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%image_buffer_1_addr = getelementptr [96 x i8]* %image_buffer_1, i64 0, i64 %tmp_14" [color_hist/src/main.cpp:19]
ST_4 : Operation 57 [2/2] (2.30ns)   --->   "%image_buffer_1_load = load i8* %image_buffer_1_addr, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%image_buffer_2_addr = getelementptr [96 x i8]* %image_buffer_2, i64 0, i64 %tmp_14" [color_hist/src/main.cpp:19]
ST_4 : Operation 59 [2/2] (2.30ns)   --->   "%image_buffer_2_load = load i8* %image_buffer_2_addr, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%image_buffer_3_addr = getelementptr [96 x i8]* %image_buffer_3, i64 0, i64 %tmp_14" [color_hist/src/main.cpp:19]
ST_4 : Operation 61 [2/2] (2.30ns)   --->   "%image_buffer_3_load = load i8* %image_buffer_3_addr, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%image_buffer_4_addr = getelementptr [96 x i8]* %image_buffer_4, i64 0, i64 %tmp_14" [color_hist/src/main.cpp:19]
ST_4 : Operation 63 [2/2] (2.30ns)   --->   "%image_buffer_4_load = load i8* %image_buffer_4_addr, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%image_buffer_5_addr = getelementptr [96 x i8]* %image_buffer_5, i64 0, i64 %tmp_14" [color_hist/src/main.cpp:19]
ST_4 : Operation 65 [2/2] (2.30ns)   --->   "%image_buffer_5_load = load i8* %image_buffer_5_addr, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%image_buffer_6_addr = getelementptr [96 x i8]* %image_buffer_6, i64 0, i64 %tmp_14" [color_hist/src/main.cpp:19]
ST_4 : Operation 67 [2/2] (2.30ns)   --->   "%image_buffer_6_load = load i8* %image_buffer_6_addr, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%image_buffer_7_addr = getelementptr [96 x i8]* %image_buffer_7, i64 0, i64 %tmp_14" [color_hist/src/main.cpp:19]
ST_4 : Operation 69 [2/2] (2.30ns)   --->   "%image_buffer_7_load = load i8* %image_buffer_7_addr, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%image_buffer_8_addr = getelementptr [96 x i8]* %image_buffer_8, i64 0, i64 %tmp_14" [color_hist/src/main.cpp:19]
ST_4 : Operation 71 [2/2] (2.30ns)   --->   "%image_buffer_8_load = load i8* %image_buffer_8_addr, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%image_buffer_9_addr = getelementptr [96 x i8]* %image_buffer_9, i64 0, i64 %tmp_14" [color_hist/src/main.cpp:19]
ST_4 : Operation 73 [2/2] (2.30ns)   --->   "%image_buffer_9_load = load i8* %image_buffer_9_addr, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%image_buffer_10_add = getelementptr [96 x i8]* %image_buffer_10, i64 0, i64 %tmp_14" [color_hist/src/main.cpp:19]
ST_4 : Operation 75 [2/2] (2.30ns)   --->   "%image_buffer_10_loa = load i8* %image_buffer_10_add, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%image_buffer_11_add = getelementptr [96 x i8]* %image_buffer_11, i64 0, i64 %tmp_14" [color_hist/src/main.cpp:19]
ST_4 : Operation 77 [2/2] (2.30ns)   --->   "%image_buffer_11_loa = load i8* %image_buffer_11_add, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%image_buffer_12_add = getelementptr [96 x i8]* %image_buffer_12, i64 0, i64 %tmp_14" [color_hist/src/main.cpp:19]
ST_4 : Operation 79 [2/2] (2.30ns)   --->   "%image_buffer_12_loa = load i8* %image_buffer_12_add, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%image_buffer_13_add = getelementptr [96 x i8]* %image_buffer_13, i64 0, i64 %tmp_14" [color_hist/src/main.cpp:19]
ST_4 : Operation 81 [2/2] (2.30ns)   --->   "%image_buffer_13_loa = load i8* %image_buffer_13_add, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%image_buffer_14_add = getelementptr [96 x i8]* %image_buffer_14, i64 0, i64 %tmp_14" [color_hist/src/main.cpp:19]
ST_4 : Operation 83 [2/2] (2.30ns)   --->   "%image_buffer_14_loa = load i8* %image_buffer_14_add, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%image_buffer_15_add = getelementptr [96 x i8]* %image_buffer_15, i64 0, i64 %tmp_14" [color_hist/src/main.cpp:19]
ST_4 : Operation 85 [2/2] (2.30ns)   --->   "%image_buffer_15_loa = load i8* %image_buffer_15_add, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>

 <State 5> : 4.37ns
ST_5 : Operation 86 [1/2] (2.30ns)   --->   "%image_buffer_0_load = load i8* %image_buffer_0_addr, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_5 : Operation 87 [1/2] (2.30ns)   --->   "%image_buffer_1_load = load i8* %image_buffer_1_addr, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_5 : Operation 88 [1/2] (2.30ns)   --->   "%image_buffer_2_load = load i8* %image_buffer_2_addr, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_5 : Operation 89 [1/2] (2.30ns)   --->   "%image_buffer_3_load = load i8* %image_buffer_3_addr, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_5 : Operation 90 [1/2] (2.30ns)   --->   "%image_buffer_4_load = load i8* %image_buffer_4_addr, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_5 : Operation 91 [1/2] (2.30ns)   --->   "%image_buffer_5_load = load i8* %image_buffer_5_addr, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_5 : Operation 92 [1/2] (2.30ns)   --->   "%image_buffer_6_load = load i8* %image_buffer_6_addr, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_5 : Operation 93 [1/2] (2.30ns)   --->   "%image_buffer_7_load = load i8* %image_buffer_7_addr, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_5 : Operation 94 [1/2] (2.30ns)   --->   "%image_buffer_8_load = load i8* %image_buffer_8_addr, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_5 : Operation 95 [1/2] (2.30ns)   --->   "%image_buffer_9_load = load i8* %image_buffer_9_addr, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_5 : Operation 96 [1/2] (2.30ns)   --->   "%image_buffer_10_loa = load i8* %image_buffer_10_add, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_5 : Operation 97 [1/2] (2.30ns)   --->   "%image_buffer_11_loa = load i8* %image_buffer_11_add, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_5 : Operation 98 [1/2] (2.30ns)   --->   "%image_buffer_12_loa = load i8* %image_buffer_12_add, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_5 : Operation 99 [1/2] (2.30ns)   --->   "%image_buffer_13_loa = load i8* %image_buffer_13_add, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_5 : Operation 100 [1/2] (2.30ns)   --->   "%image_buffer_14_loa = load i8* %image_buffer_14_add, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_5 : Operation 101 [1/2] (2.30ns)   --->   "%image_buffer_15_loa = load i8* %image_buffer_15_add, align 1" [color_hist/src/main.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_5 : Operation 102 [1/1] (2.06ns)   --->   "%pix = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %image_buffer_0_load, i8 %image_buffer_1_load, i8 %image_buffer_2_load, i8 %image_buffer_3_load, i8 %image_buffer_4_load, i8 %image_buffer_5_load, i8 %image_buffer_6_load, i8 %image_buffer_7_load, i8 %image_buffer_8_load, i8 %image_buffer_9_load, i8 %image_buffer_10_loa, i8 %image_buffer_11_loa, i8 %image_buffer_12_loa, i8 %image_buffer_13_loa, i8 %image_buffer_14_loa, i8 %image_buffer_15_loa, i4 %tmp_24)" [color_hist/src/main.cpp:19]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 3.58ns
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @loop_y_loop_x_loop_i)"
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @loop_x_loop_i_str)"
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind" [color_hist/src/main.cpp:17]
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [color_hist/src/main.cpp:18]
ST_6 : Operation 108 [1/1] (1.55ns)   --->   "%tmp_15 = icmp ult i8 %pix, 21" [color_hist/src/main.cpp:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %2, label %3" [color_hist/src/main.cpp:20]
ST_6 : Operation 110 [1/1] (1.55ns)   --->   "%tmp_19 = icmp ult i8 %pix, 42" [color_hist/src/main.cpp:21]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %4, label %._crit_edge" [color_hist/src/main.cpp:21]
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_73 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %pix, i32 6, i32 7)" [color_hist/src/main.cpp:22]
ST_6 : Operation 113 [1/1] (0.95ns)   --->   "%icmp = icmp eq i2 %tmp_73, 0" [color_hist/src/main.cpp:22]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp, label %5, label %._crit_edge4" [color_hist/src/main.cpp:22]
ST_6 : Operation 115 [1/1] (1.55ns)   --->   "%tmp_29 = icmp ult i8 %pix, 85" [color_hist/src/main.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %tmp_29, label %6, label %._crit_edge6" [color_hist/src/main.cpp:23]
ST_6 : Operation 117 [1/1] (1.55ns)   --->   "%tmp_34 = icmp ult i8 %pix, 106" [color_hist/src/main.cpp:24]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %tmp_34, label %7, label %._crit_edge8" [color_hist/src/main.cpp:24]
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %pix, i32 7)" [color_hist/src/main.cpp:25]
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %tmp_74, label %._crit_edge10, label %8" [color_hist/src/main.cpp:25]
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%p_shl11 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_mid2, i4 0)" [color_hist/src/main.cpp:25]
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl11_cast = zext i6 %p_shl11 to i7" [color_hist/src/main.cpp:25]
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%p_shl12 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_mid2, i2 0)" [color_hist/src/main.cpp:25]
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl12_cast = zext i4 %p_shl12 to i7" [color_hist/src/main.cpp:25]
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_40 = sub i7 %p_shl11_cast, %p_shl12_cast" [color_hist/src/main.cpp:25]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 126 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp_41 = add i7 %tmp_40, 5" [color_hist/src/main.cpp:25]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_41_cast = sext i7 %tmp_41 to i32" [color_hist/src/main.cpp:25]
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_42 = zext i32 %tmp_41_cast to i64" [color_hist/src/main.cpp:25]
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%rst_addr_6 = getelementptr [36 x i16]* %rst, i64 0, i64 %tmp_42" [color_hist/src/main.cpp:25]
ST_6 : Operation 130 [1/1] (1.55ns)   --->   "%tmp_44 = icmp ult i8 %pix, -107" [color_hist/src/main.cpp:26]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %tmp_44, label %9, label %._crit_edge12" [color_hist/src/main.cpp:26]
ST_6 : Operation 132 [1/1] (1.55ns)   --->   "%tmp_49 = icmp ult i8 %pix, -86" [color_hist/src/main.cpp:27]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %tmp_49, label %10, label %._crit_edge14" [color_hist/src/main.cpp:27]
ST_6 : Operation 134 [1/1] (1.55ns)   --->   "%tmp_54 = icmp ult i8 %pix, -64" [color_hist/src/main.cpp:28]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %tmp_54, label %11, label %._crit_edge16" [color_hist/src/main.cpp:28]
ST_6 : Operation 136 [1/1] (1.55ns)   --->   "%tmp_59 = icmp ult i8 %pix, -43" [color_hist/src/main.cpp:29]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %tmp_59, label %12, label %._crit_edge18" [color_hist/src/main.cpp:29]
ST_6 : Operation 138 [1/1] (1.55ns)   --->   "%tmp_64 = icmp ult i8 %pix, -22" [color_hist/src/main.cpp:30]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%p_shl21 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_mid2, i4 0)" [color_hist/src/main.cpp:30]
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%p_shl21_cast = zext i6 %p_shl21 to i7" [color_hist/src/main.cpp:30]
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%p_shl22 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_mid2, i2 0)" [color_hist/src/main.cpp:30]
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%p_shl22_cast = zext i4 %p_shl22 to i7" [color_hist/src/main.cpp:30]
ST_6 : Operation 143 [1/1] (1.82ns)   --->   "%tmp_65 = sub i7 %p_shl21_cast, %p_shl22_cast" [color_hist/src/main.cpp:30]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %tmp_64, label %13, label %._crit_edge20" [color_hist/src/main.cpp:30]
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "br label %15"
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%p_shl19 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_mid2, i4 0)" [color_hist/src/main.cpp:29]
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%p_shl19_cast = zext i6 %p_shl19 to i7" [color_hist/src/main.cpp:29]
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%p_shl20 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_mid2, i2 0)" [color_hist/src/main.cpp:29]
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%p_shl20_cast = zext i4 %p_shl20 to i7" [color_hist/src/main.cpp:29]
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_60 = sub i7 %p_shl19_cast, %p_shl20_cast" [color_hist/src/main.cpp:29]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 151 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp_61 = add i7 %tmp_60, 9" [color_hist/src/main.cpp:29]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_62 = zext i7 %tmp_61 to i64" [color_hist/src/main.cpp:29]
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%rst_addr_10 = getelementptr [36 x i16]* %rst, i64 0, i64 %tmp_62" [color_hist/src/main.cpp:29]
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "br label %16"
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%p_shl17 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_mid2, i4 0)" [color_hist/src/main.cpp:28]
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%p_shl17_cast = zext i6 %p_shl17 to i7" [color_hist/src/main.cpp:28]
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%p_shl18 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_mid2, i2 0)" [color_hist/src/main.cpp:28]
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%p_shl18_cast = zext i4 %p_shl18 to i7" [color_hist/src/main.cpp:28]
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_55 = sub i7 %p_shl17_cast, %p_shl18_cast" [color_hist/src/main.cpp:28]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 160 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp_56 = add i7 %tmp_55, 8" [color_hist/src/main.cpp:28]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_57 = zext i7 %tmp_56 to i64" [color_hist/src/main.cpp:28]
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%rst_addr_9 = getelementptr [36 x i16]* %rst, i64 0, i64 %tmp_57" [color_hist/src/main.cpp:28]
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "br label %17"
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%p_shl15 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_mid2, i4 0)" [color_hist/src/main.cpp:27]
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%p_shl15_cast = zext i6 %p_shl15 to i7" [color_hist/src/main.cpp:27]
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%p_shl16 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_mid2, i2 0)" [color_hist/src/main.cpp:27]
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%p_shl16_cast = zext i4 %p_shl16 to i7" [color_hist/src/main.cpp:27]
ST_6 : Operation 168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_50 = sub i7 %p_shl15_cast, %p_shl16_cast" [color_hist/src/main.cpp:27]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 169 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp_51 = add i7 %tmp_50, 7" [color_hist/src/main.cpp:27]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_51_cast = sext i7 %tmp_51 to i32" [color_hist/src/main.cpp:27]
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_52 = zext i32 %tmp_51_cast to i64" [color_hist/src/main.cpp:27]
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%rst_addr_8 = getelementptr [36 x i16]* %rst, i64 0, i64 %tmp_52" [color_hist/src/main.cpp:27]
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "br label %18"
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%p_shl13 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_mid2, i4 0)" [color_hist/src/main.cpp:26]
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%p_shl13_cast = zext i6 %p_shl13 to i7" [color_hist/src/main.cpp:26]
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%p_shl14 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_mid2, i2 0)" [color_hist/src/main.cpp:26]
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%p_shl14_cast = zext i4 %p_shl14 to i7" [color_hist/src/main.cpp:26]
ST_6 : Operation 178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_45 = sub i7 %p_shl13_cast, %p_shl14_cast" [color_hist/src/main.cpp:26]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 179 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp_46 = add i7 %tmp_45, 6" [color_hist/src/main.cpp:26]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_46_cast = sext i7 %tmp_46 to i32" [color_hist/src/main.cpp:26]
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_47 = zext i32 %tmp_46_cast to i64" [color_hist/src/main.cpp:26]
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%rst_addr_7 = getelementptr [36 x i16]* %rst, i64 0, i64 %tmp_47" [color_hist/src/main.cpp:26]
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "br label %19"
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "br label %20"
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%p_shl9 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_mid2, i4 0)" [color_hist/src/main.cpp:24]
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i6 %p_shl9 to i7" [color_hist/src/main.cpp:24]
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%p_shl10 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_mid2, i2 0)" [color_hist/src/main.cpp:24]
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%p_shl10_cast = zext i4 %p_shl10 to i7" [color_hist/src/main.cpp:24]
ST_6 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_35 = sub i7 %p_shl9_cast, %p_shl10_cast" [color_hist/src/main.cpp:24]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 190 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp_36 = add i7 %tmp_35, 4" [color_hist/src/main.cpp:24]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_36_cast = sext i7 %tmp_36 to i32" [color_hist/src/main.cpp:24]
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_37 = zext i32 %tmp_36_cast to i64" [color_hist/src/main.cpp:24]
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%rst_addr_5 = getelementptr [36 x i16]* %rst, i64 0, i64 %tmp_37" [color_hist/src/main.cpp:24]
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "br label %21"
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "br label %22"
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "br label %23"
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "br label %ifBlock"

 <State 7> : 4.19ns
ST_7 : Operation 198 [2/2] (2.32ns)   --->   "%rst_load_5 = load i16* %rst_addr_6, align 2" [color_hist/src/main.cpp:25]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_7 : Operation 199 [1/1] (1.87ns)   --->   "%tmp_69 = add i7 %tmp_65, 11" [color_hist/src/main.cpp:31]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_70 = zext i7 %tmp_69 to i64" [color_hist/src/main.cpp:31]
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%rst_addr_12 = getelementptr [36 x i16]* %rst, i64 0, i64 %tmp_70" [color_hist/src/main.cpp:31]
ST_7 : Operation 202 [2/2] (2.32ns)   --->   "%rst_load_10 = load i16* %rst_addr_12, align 2" [color_hist/src/main.cpp:31]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_7 : Operation 203 [1/1] (1.87ns)   --->   "%tmp_66 = add i7 %tmp_65, 10" [color_hist/src/main.cpp:30]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_67 = zext i7 %tmp_66 to i64" [color_hist/src/main.cpp:30]
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%rst_addr_11 = getelementptr [36 x i16]* %rst, i64 0, i64 %tmp_67" [color_hist/src/main.cpp:30]
ST_7 : Operation 206 [2/2] (2.32ns)   --->   "%rst_load_11 = load i16* %rst_addr_11, align 2" [color_hist/src/main.cpp:30]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_7 : Operation 207 [2/2] (2.32ns)   --->   "%rst_load_9 = load i16* %rst_addr_10, align 2" [color_hist/src/main.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_7 : Operation 208 [2/2] (2.32ns)   --->   "%rst_load_8 = load i16* %rst_addr_9, align 2" [color_hist/src/main.cpp:28]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_7 : Operation 209 [2/2] (2.32ns)   --->   "%rst_load_7 = load i16* %rst_addr_8, align 2" [color_hist/src/main.cpp:27]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_7 : Operation 210 [2/2] (2.32ns)   --->   "%rst_load_6 = load i16* %rst_addr_7, align 2" [color_hist/src/main.cpp:26]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_7 : Operation 211 [2/2] (2.32ns)   --->   "%rst_load_4 = load i16* %rst_addr_5, align 2" [color_hist/src/main.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%p_shl7 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_mid2, i4 0)" [color_hist/src/main.cpp:23]
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i6 %p_shl7 to i7" [color_hist/src/main.cpp:23]
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%p_shl8 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_mid2, i2 0)" [color_hist/src/main.cpp:23]
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i4 %p_shl8 to i7" [color_hist/src/main.cpp:23]
ST_7 : Operation 216 [1/1] (1.82ns)   --->   "%tmp_30 = sub i7 %p_shl7_cast, %p_shl8_cast" [color_hist/src/main.cpp:23]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_31 = or i7 %tmp_30, 3" [color_hist/src/main.cpp:23]
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_31_cast = sext i7 %tmp_31 to i32" [color_hist/src/main.cpp:23]
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_32 = zext i32 %tmp_31_cast to i64" [color_hist/src/main.cpp:23]
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%rst_addr_4 = getelementptr [36 x i16]* %rst, i64 0, i64 %tmp_32" [color_hist/src/main.cpp:23]
ST_7 : Operation 221 [2/2] (2.32ns)   --->   "%rst_load_3 = load i16* %rst_addr_4, align 2" [color_hist/src/main.cpp:23]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%p_shl5 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_mid2, i4 0)" [color_hist/src/main.cpp:22]
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i6 %p_shl5 to i7" [color_hist/src/main.cpp:22]
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%p_shl6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_mid2, i2 0)" [color_hist/src/main.cpp:22]
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i4 %p_shl6 to i7" [color_hist/src/main.cpp:22]
ST_7 : Operation 226 [1/1] (1.82ns)   --->   "%tmp_25 = sub i7 %p_shl5_cast, %p_shl6_cast" [color_hist/src/main.cpp:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_26 = or i7 %tmp_25, 2" [color_hist/src/main.cpp:22]
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i7 %tmp_26 to i32" [color_hist/src/main.cpp:22]
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_27 = zext i32 %tmp_26_cast to i64" [color_hist/src/main.cpp:22]
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%rst_addr_3 = getelementptr [36 x i16]* %rst, i64 0, i64 %tmp_27" [color_hist/src/main.cpp:22]
ST_7 : Operation 231 [2/2] (2.32ns)   --->   "%rst_load_2 = load i16* %rst_addr_3, align 2" [color_hist/src/main.cpp:22]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%p_shl3 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_mid2, i4 0)" [color_hist/src/main.cpp:21]
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i6 %p_shl3 to i7" [color_hist/src/main.cpp:21]
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%p_shl4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_mid2, i2 0)" [color_hist/src/main.cpp:21]
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i4 %p_shl4 to i7" [color_hist/src/main.cpp:21]
ST_7 : Operation 236 [1/1] (1.82ns)   --->   "%tmp_20 = sub i7 %p_shl3_cast, %p_shl4_cast" [color_hist/src/main.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_20_cast = sext i7 %tmp_20 to i32" [color_hist/src/main.cpp:21]
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_21 = or i32 %tmp_20_cast, 1" [color_hist/src/main.cpp:21]
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_22 = zext i32 %tmp_21 to i64" [color_hist/src/main.cpp:21]
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%rst_addr_2 = getelementptr [36 x i16]* %rst, i64 0, i64 %tmp_22" [color_hist/src/main.cpp:21]
ST_7 : Operation 241 [2/2] (2.32ns)   --->   "%rst_load_1 = load i16* %rst_addr_2, align 2" [color_hist/src/main.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%p_shl1 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_mid2, i4 0)" [color_hist/src/main.cpp:20]
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %p_shl1 to i7" [color_hist/src/main.cpp:20]
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%p_shl2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_mid2, i2 0)" [color_hist/src/main.cpp:20]
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %p_shl2 to i7" [color_hist/src/main.cpp:20]
ST_7 : Operation 246 [1/1] (1.82ns)   --->   "%tmp_16 = sub i7 %p_shl1_cast, %p_shl2_cast" [color_hist/src/main.cpp:20]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i7 %tmp_16 to i32" [color_hist/src/main.cpp:20]
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_17 = zext i32 %tmp_16_cast to i64" [color_hist/src/main.cpp:20]
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%rst_addr = getelementptr [36 x i16]* %rst, i64 0, i64 %tmp_17" [color_hist/src/main.cpp:20]
ST_7 : Operation 250 [2/2] (2.32ns)   --->   "%rst_load = load i16* %rst_addr, align 2" [color_hist/src/main.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>

 <State 8> : 2.32ns
ST_8 : Operation 251 [1/2] (2.32ns)   --->   "%rst_load_5 = load i16* %rst_addr_6, align 2" [color_hist/src/main.cpp:25]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_8 : Operation 252 [1/2] (2.32ns)   --->   "%rst_load_10 = load i16* %rst_addr_12, align 2" [color_hist/src/main.cpp:31]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_8 : Operation 253 [1/2] (2.32ns)   --->   "%rst_load_11 = load i16* %rst_addr_11, align 2" [color_hist/src/main.cpp:30]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_8 : Operation 254 [1/2] (2.32ns)   --->   "%rst_load_9 = load i16* %rst_addr_10, align 2" [color_hist/src/main.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_8 : Operation 255 [1/2] (2.32ns)   --->   "%rst_load_8 = load i16* %rst_addr_9, align 2" [color_hist/src/main.cpp:28]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_8 : Operation 256 [1/2] (2.32ns)   --->   "%rst_load_7 = load i16* %rst_addr_8, align 2" [color_hist/src/main.cpp:27]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_8 : Operation 257 [1/2] (2.32ns)   --->   "%rst_load_6 = load i16* %rst_addr_7, align 2" [color_hist/src/main.cpp:26]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_8 : Operation 258 [1/2] (2.32ns)   --->   "%rst_load_4 = load i16* %rst_addr_5, align 2" [color_hist/src/main.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_8 : Operation 259 [1/2] (2.32ns)   --->   "%rst_load_3 = load i16* %rst_addr_4, align 2" [color_hist/src/main.cpp:23]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_8 : Operation 260 [1/2] (2.32ns)   --->   "%rst_load_2 = load i16* %rst_addr_3, align 2" [color_hist/src/main.cpp:22]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_8 : Operation 261 [1/2] (2.32ns)   --->   "%rst_load_1 = load i16* %rst_addr_2, align 2" [color_hist/src/main.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_8 : Operation 262 [1/2] (2.32ns)   --->   "%rst_load = load i16* %rst_addr, align 2" [color_hist/src/main.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>

 <State 9> : 4.40ns
ST_9 : Operation 263 [1/1] (2.07ns)   --->   "%tmp_43 = add i16 %rst_load_5, 1" [color_hist/src/main.cpp:25]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 264 [1/1] (2.32ns)   --->   "store i16 %tmp_43, i16* %rst_addr_6, align 2" [color_hist/src/main.cpp:25]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "br label %19" [color_hist/src/main.cpp:25]
ST_9 : Operation 266 [1/1] (2.07ns)   --->   "%tmp_71 = add i16 %rst_load_10, 1" [color_hist/src/main.cpp:31]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 267 [1/1] (2.32ns)   --->   "store i16 %tmp_71, i16* %rst_addr_12, align 2" [color_hist/src/main.cpp:31]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "br label %14"
ST_9 : Operation 269 [1/1] (2.07ns)   --->   "%tmp_68 = add i16 %rst_load_11, 1" [color_hist/src/main.cpp:30]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 270 [1/1] (2.32ns)   --->   "store i16 %tmp_68, i16* %rst_addr_11, align 2" [color_hist/src/main.cpp:30]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "br label %14" [color_hist/src/main.cpp:30]
ST_9 : Operation 272 [1/1] (2.07ns)   --->   "%tmp_63 = add i16 %rst_load_9, 1" [color_hist/src/main.cpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 273 [1/1] (2.32ns)   --->   "store i16 %tmp_63, i16* %rst_addr_10, align 2" [color_hist/src/main.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "br label %15" [color_hist/src/main.cpp:29]
ST_9 : Operation 275 [1/1] (2.07ns)   --->   "%tmp_58 = add i16 %rst_load_8, 1" [color_hist/src/main.cpp:28]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 276 [1/1] (2.32ns)   --->   "store i16 %tmp_58, i16* %rst_addr_9, align 2" [color_hist/src/main.cpp:28]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "br label %16" [color_hist/src/main.cpp:28]
ST_9 : Operation 278 [1/1] (2.07ns)   --->   "%tmp_53 = add i16 %rst_load_7, 1" [color_hist/src/main.cpp:27]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 279 [1/1] (2.32ns)   --->   "store i16 %tmp_53, i16* %rst_addr_8, align 2" [color_hist/src/main.cpp:27]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "br label %17" [color_hist/src/main.cpp:27]
ST_9 : Operation 281 [1/1] (2.07ns)   --->   "%tmp_48 = add i16 %rst_load_6, 1" [color_hist/src/main.cpp:26]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 282 [1/1] (2.32ns)   --->   "store i16 %tmp_48, i16* %rst_addr_7, align 2" [color_hist/src/main.cpp:26]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "br label %18" [color_hist/src/main.cpp:26]
ST_9 : Operation 284 [1/1] (2.07ns)   --->   "%tmp_38 = add i16 %rst_load_4, 1" [color_hist/src/main.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 285 [1/1] (2.32ns)   --->   "store i16 %tmp_38, i16* %rst_addr_5, align 2" [color_hist/src/main.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "br label %20" [color_hist/src/main.cpp:24]
ST_9 : Operation 287 [1/1] (2.07ns)   --->   "%tmp_33 = add i16 %rst_load_3, 1" [color_hist/src/main.cpp:23]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 288 [1/1] (2.32ns)   --->   "store i16 %tmp_33, i16* %rst_addr_4, align 2" [color_hist/src/main.cpp:23]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "br label %21" [color_hist/src/main.cpp:23]
ST_9 : Operation 290 [1/1] (2.07ns)   --->   "%tmp_28 = add i16 %rst_load_2, 1" [color_hist/src/main.cpp:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 291 [1/1] (2.32ns)   --->   "store i16 %tmp_28, i16* %rst_addr_3, align 2" [color_hist/src/main.cpp:22]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "br label %22" [color_hist/src/main.cpp:22]
ST_9 : Operation 293 [1/1] (2.07ns)   --->   "%tmp_23 = add i16 %rst_load_1, 1" [color_hist/src/main.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 294 [1/1] (2.32ns)   --->   "store i16 %tmp_23, i16* %rst_addr_2, align 2" [color_hist/src/main.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "br label %23" [color_hist/src/main.cpp:21]
ST_9 : Operation 296 [1/1] (2.07ns)   --->   "%tmp_18 = add i16 %rst_load, 1" [color_hist/src/main.cpp:20]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 297 [1/1] (2.32ns)   --->   "store i16 %tmp_18, i16* %rst_addr, align 2" [color_hist/src/main.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "br label %ifBlock" [color_hist/src/main.cpp:20]

 <State 10> : 0.00ns
ST_10 : Operation 299 [1/1] (0.00ns)   --->   "ret void" [color_hist/src/main.cpp:35]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_buffer_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_buffer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_buffer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_buffer_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_buffer_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_buffer_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_buffer_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_buffer_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_buffer_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11          (br               ) [ 01111111110]
indvar_flatten1      (phi              ) [ 00101111110]
indvar_flatten       (phi              ) [ 00101111110]
exitcond_flatten1    (icmp             ) [ 00111111110]
indvar_flatten_next1 (add              ) [ 01111111110]
exitcond_flatten     (icmp             ) [ 00111000000]
indvar_flatten_op    (add              ) [ 00000000000]
indvar_flatten_next  (select           ) [ 01111111110]
y                    (phi              ) [ 00111111110]
x                    (phi              ) [ 00111111110]
i                    (phi              ) [ 00111111110]
x_cast4              (zext             ) [ 00000000000]
tmp                  (trunc            ) [ 00000000000]
p_shl                (bitconcatenate   ) [ 00000000000]
p_shl_cast           (zext             ) [ 00000000000]
tmp_s                (sub              ) [ 00101000000]
StgValue_27          (br               ) [ 00000000000]
x_mid                (select           ) [ 00000000000]
y_s                  (add              ) [ 00000000000]
y_t_mid2_v           (select           ) [ 01111111110]
tmp_24               (trunc            ) [ 00101100000]
not_exitcond_flatten (xor              ) [ 00000000000]
exitcond             (icmp             ) [ 00000000000]
exitcond_mid         (and              ) [ 00101000000]
x_1                  (add              ) [ 00000000000]
tmp_39               (or               ) [ 00000000000]
i_mid2               (select           ) [ 00101111000]
x_cast4_mid1         (zext             ) [ 00000000000]
tmp_72               (trunc            ) [ 00000000000]
p_shl_mid1           (bitconcatenate   ) [ 00000000000]
p_shl_cast_mid1      (zext             ) [ 00000000000]
tmp_mid1             (sub              ) [ 00101000000]
x_mid2               (select           ) [ 01111111110]
tmp_12               (specregionbegin  ) [ 00000000000]
empty                (specregionend    ) [ 00000000000]
i_1                  (add              ) [ 01111111110]
StgValue_47          (br               ) [ 01111111110]
tmp_mid              (select           ) [ 00000000000]
tmp_mid2             (select           ) [ 00000000000]
i_cast3              (zext             ) [ 00000000000]
tmp_13               (add              ) [ 00000000000]
tmp_13_cast          (sext             ) [ 00000000000]
tmp_14               (zext             ) [ 00000000000]
image_buffer_0_addr  (getelementptr    ) [ 00100100000]
image_buffer_1_addr  (getelementptr    ) [ 00100100000]
image_buffer_2_addr  (getelementptr    ) [ 00100100000]
image_buffer_3_addr  (getelementptr    ) [ 00100100000]
image_buffer_4_addr  (getelementptr    ) [ 00100100000]
image_buffer_5_addr  (getelementptr    ) [ 00100100000]
image_buffer_6_addr  (getelementptr    ) [ 00100100000]
image_buffer_7_addr  (getelementptr    ) [ 00100100000]
image_buffer_8_addr  (getelementptr    ) [ 00100100000]
image_buffer_9_addr  (getelementptr    ) [ 00100100000]
image_buffer_10_add  (getelementptr    ) [ 00100100000]
image_buffer_11_add  (getelementptr    ) [ 00100100000]
image_buffer_12_add  (getelementptr    ) [ 00100100000]
image_buffer_13_add  (getelementptr    ) [ 00100100000]
image_buffer_14_add  (getelementptr    ) [ 00100100000]
image_buffer_15_add  (getelementptr    ) [ 00100100000]
image_buffer_0_load  (load             ) [ 00000000000]
image_buffer_1_load  (load             ) [ 00000000000]
image_buffer_2_load  (load             ) [ 00000000000]
image_buffer_3_load  (load             ) [ 00000000000]
image_buffer_4_load  (load             ) [ 00000000000]
image_buffer_5_load  (load             ) [ 00000000000]
image_buffer_6_load  (load             ) [ 00000000000]
image_buffer_7_load  (load             ) [ 00000000000]
image_buffer_8_load  (load             ) [ 00000000000]
image_buffer_9_load  (load             ) [ 00000000000]
image_buffer_10_loa  (load             ) [ 00000000000]
image_buffer_11_loa  (load             ) [ 00000000000]
image_buffer_12_loa  (load             ) [ 00000000000]
image_buffer_13_loa  (load             ) [ 00000000000]
image_buffer_14_loa  (load             ) [ 00000000000]
image_buffer_15_loa  (load             ) [ 00000000000]
pix                  (mux              ) [ 00100010000]
StgValue_103         (specloopname     ) [ 00000000000]
empty_12             (speclooptripcount) [ 00000000000]
StgValue_105         (specloopname     ) [ 00000000000]
StgValue_106         (specloopname     ) [ 00000000000]
StgValue_107         (specpipeline     ) [ 00000000000]
tmp_15               (icmp             ) [ 00111111110]
StgValue_109         (br               ) [ 00000000000]
tmp_19               (icmp             ) [ 00111111110]
StgValue_111         (br               ) [ 00000000000]
tmp_73               (partselect       ) [ 00000000000]
icmp                 (icmp             ) [ 00111111110]
StgValue_114         (br               ) [ 00000000000]
tmp_29               (icmp             ) [ 00111111110]
StgValue_116         (br               ) [ 00000000000]
tmp_34               (icmp             ) [ 00111111110]
StgValue_118         (br               ) [ 00000000000]
tmp_74               (bitselect        ) [ 00111111110]
StgValue_120         (br               ) [ 00000000000]
p_shl11              (bitconcatenate   ) [ 00000000000]
p_shl11_cast         (zext             ) [ 00000000000]
p_shl12              (bitconcatenate   ) [ 00000000000]
p_shl12_cast         (zext             ) [ 00000000000]
tmp_40               (sub              ) [ 00000000000]
tmp_41               (add              ) [ 00000000000]
tmp_41_cast          (sext             ) [ 00000000000]
tmp_42               (zext             ) [ 00000000000]
rst_addr_6           (getelementptr    ) [ 00100001110]
tmp_44               (icmp             ) [ 00111111110]
StgValue_131         (br               ) [ 00000000000]
tmp_49               (icmp             ) [ 00111111110]
StgValue_133         (br               ) [ 00000000000]
tmp_54               (icmp             ) [ 00111111110]
StgValue_135         (br               ) [ 00000000000]
tmp_59               (icmp             ) [ 00111111110]
StgValue_137         (br               ) [ 00000000000]
tmp_64               (icmp             ) [ 00100001110]
p_shl21              (bitconcatenate   ) [ 00000000000]
p_shl21_cast         (zext             ) [ 00000000000]
p_shl22              (bitconcatenate   ) [ 00000000000]
p_shl22_cast         (zext             ) [ 00000000000]
tmp_65               (sub              ) [ 00100001000]
StgValue_144         (br               ) [ 00000000000]
StgValue_145         (br               ) [ 00000000000]
p_shl19              (bitconcatenate   ) [ 00000000000]
p_shl19_cast         (zext             ) [ 00000000000]
p_shl20              (bitconcatenate   ) [ 00000000000]
p_shl20_cast         (zext             ) [ 00000000000]
tmp_60               (sub              ) [ 00000000000]
tmp_61               (add              ) [ 00000000000]
tmp_62               (zext             ) [ 00000000000]
rst_addr_10          (getelementptr    ) [ 00100001110]
StgValue_154         (br               ) [ 00000000000]
p_shl17              (bitconcatenate   ) [ 00000000000]
p_shl17_cast         (zext             ) [ 00000000000]
p_shl18              (bitconcatenate   ) [ 00000000000]
p_shl18_cast         (zext             ) [ 00000000000]
tmp_55               (sub              ) [ 00000000000]
tmp_56               (add              ) [ 00000000000]
tmp_57               (zext             ) [ 00000000000]
rst_addr_9           (getelementptr    ) [ 00100001110]
StgValue_163         (br               ) [ 00000000000]
p_shl15              (bitconcatenate   ) [ 00000000000]
p_shl15_cast         (zext             ) [ 00000000000]
p_shl16              (bitconcatenate   ) [ 00000000000]
p_shl16_cast         (zext             ) [ 00000000000]
tmp_50               (sub              ) [ 00000000000]
tmp_51               (add              ) [ 00000000000]
tmp_51_cast          (sext             ) [ 00000000000]
tmp_52               (zext             ) [ 00000000000]
rst_addr_8           (getelementptr    ) [ 00100001110]
StgValue_173         (br               ) [ 00000000000]
p_shl13              (bitconcatenate   ) [ 00000000000]
p_shl13_cast         (zext             ) [ 00000000000]
p_shl14              (bitconcatenate   ) [ 00000000000]
p_shl14_cast         (zext             ) [ 00000000000]
tmp_45               (sub              ) [ 00000000000]
tmp_46               (add              ) [ 00000000000]
tmp_46_cast          (sext             ) [ 00000000000]
tmp_47               (zext             ) [ 00000000000]
rst_addr_7           (getelementptr    ) [ 00100001110]
StgValue_183         (br               ) [ 00000000000]
StgValue_184         (br               ) [ 00000000000]
p_shl9               (bitconcatenate   ) [ 00000000000]
p_shl9_cast          (zext             ) [ 00000000000]
p_shl10              (bitconcatenate   ) [ 00000000000]
p_shl10_cast         (zext             ) [ 00000000000]
tmp_35               (sub              ) [ 00000000000]
tmp_36               (add              ) [ 00000000000]
tmp_36_cast          (sext             ) [ 00000000000]
tmp_37               (zext             ) [ 00000000000]
rst_addr_5           (getelementptr    ) [ 00100001110]
StgValue_194         (br               ) [ 00000000000]
StgValue_195         (br               ) [ 00000000000]
StgValue_196         (br               ) [ 00000000000]
StgValue_197         (br               ) [ 00000000000]
tmp_69               (add              ) [ 00000000000]
tmp_70               (zext             ) [ 00000000000]
rst_addr_12          (getelementptr    ) [ 00100000110]
tmp_66               (add              ) [ 00000000000]
tmp_67               (zext             ) [ 00000000000]
rst_addr_11          (getelementptr    ) [ 00100000110]
p_shl7               (bitconcatenate   ) [ 00000000000]
p_shl7_cast          (zext             ) [ 00000000000]
p_shl8               (bitconcatenate   ) [ 00000000000]
p_shl8_cast          (zext             ) [ 00000000000]
tmp_30               (sub              ) [ 00000000000]
tmp_31               (or               ) [ 00000000000]
tmp_31_cast          (sext             ) [ 00000000000]
tmp_32               (zext             ) [ 00000000000]
rst_addr_4           (getelementptr    ) [ 00100000110]
p_shl5               (bitconcatenate   ) [ 00000000000]
p_shl5_cast          (zext             ) [ 00000000000]
p_shl6               (bitconcatenate   ) [ 00000000000]
p_shl6_cast          (zext             ) [ 00000000000]
tmp_25               (sub              ) [ 00000000000]
tmp_26               (or               ) [ 00000000000]
tmp_26_cast          (sext             ) [ 00000000000]
tmp_27               (zext             ) [ 00000000000]
rst_addr_3           (getelementptr    ) [ 00100000110]
p_shl3               (bitconcatenate   ) [ 00000000000]
p_shl3_cast          (zext             ) [ 00000000000]
p_shl4               (bitconcatenate   ) [ 00000000000]
p_shl4_cast          (zext             ) [ 00000000000]
tmp_20               (sub              ) [ 00000000000]
tmp_20_cast          (sext             ) [ 00000000000]
tmp_21               (or               ) [ 00000000000]
tmp_22               (zext             ) [ 00000000000]
rst_addr_2           (getelementptr    ) [ 00100000110]
p_shl1               (bitconcatenate   ) [ 00000000000]
p_shl1_cast          (zext             ) [ 00000000000]
p_shl2               (bitconcatenate   ) [ 00000000000]
p_shl2_cast          (zext             ) [ 00000000000]
tmp_16               (sub              ) [ 00000000000]
tmp_16_cast          (sext             ) [ 00000000000]
tmp_17               (zext             ) [ 00000000000]
rst_addr             (getelementptr    ) [ 00100000110]
rst_load_5           (load             ) [ 00100000010]
rst_load_10          (load             ) [ 00100000010]
rst_load_11          (load             ) [ 00100000010]
rst_load_9           (load             ) [ 00100000010]
rst_load_8           (load             ) [ 00100000010]
rst_load_7           (load             ) [ 00100000010]
rst_load_6           (load             ) [ 00100000010]
rst_load_4           (load             ) [ 00100000010]
rst_load_3           (load             ) [ 00100000010]
rst_load_2           (load             ) [ 00100000010]
rst_load_1           (load             ) [ 00100000010]
rst_load             (load             ) [ 00100000010]
tmp_43               (add              ) [ 00000000000]
StgValue_264         (store            ) [ 00000000000]
StgValue_265         (br               ) [ 00000000000]
tmp_71               (add              ) [ 00000000000]
StgValue_267         (store            ) [ 00000000000]
StgValue_268         (br               ) [ 00000000000]
tmp_68               (add              ) [ 00000000000]
StgValue_270         (store            ) [ 00000000000]
StgValue_271         (br               ) [ 00000000000]
tmp_63               (add              ) [ 00000000000]
StgValue_273         (store            ) [ 00000000000]
StgValue_274         (br               ) [ 00000000000]
tmp_58               (add              ) [ 00000000000]
StgValue_276         (store            ) [ 00000000000]
StgValue_277         (br               ) [ 00000000000]
tmp_53               (add              ) [ 00000000000]
StgValue_279         (store            ) [ 00000000000]
StgValue_280         (br               ) [ 00000000000]
tmp_48               (add              ) [ 00000000000]
StgValue_282         (store            ) [ 00000000000]
StgValue_283         (br               ) [ 00000000000]
tmp_38               (add              ) [ 00000000000]
StgValue_285         (store            ) [ 00000000000]
StgValue_286         (br               ) [ 00000000000]
tmp_33               (add              ) [ 00000000000]
StgValue_288         (store            ) [ 00000000000]
StgValue_289         (br               ) [ 00000000000]
tmp_28               (add              ) [ 00000000000]
StgValue_291         (store            ) [ 00000000000]
StgValue_292         (br               ) [ 00000000000]
tmp_23               (add              ) [ 00000000000]
StgValue_294         (store            ) [ 00000000000]
StgValue_295         (br               ) [ 00000000000]
tmp_18               (add              ) [ 00000000000]
StgValue_297         (store            ) [ 00000000000]
StgValue_298         (br               ) [ 00000000000]
StgValue_299         (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_buffer_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_buffer_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_buffer_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_buffer_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="image_buffer_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_buffer_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="image_buffer_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_buffer_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="image_buffer_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_buffer_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="image_buffer_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_buffer_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="image_buffer_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_buffer_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="image_buffer_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_buffer_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="image_buffer_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_buffer_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="image_buffer_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_buffer_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="image_buffer_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_buffer_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="image_buffer_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_buffer_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="image_buffer_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_buffer_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="image_buffer_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_buffer_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="image_buffer_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_buffer_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="image_buffer_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_buffer_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="rst">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rst"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i8.i4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_y_loop_x_loop_i"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_x_loop_i_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="image_buffer_0_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_0_addr/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="158" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_buffer_0_load/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="image_buffer_1_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_1_addr/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="170" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_buffer_1_load/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="image_buffer_2_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_2_addr/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="182" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_buffer_2_load/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="image_buffer_3_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_3_addr/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="194" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_buffer_3_load/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="image_buffer_4_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_4_addr/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="206" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_buffer_4_load/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="image_buffer_5_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_5_addr/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="218" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_buffer_5_load/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="image_buffer_6_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_6_addr/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="230" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_buffer_6_load/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="image_buffer_7_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="32" slack="0"/>
<pin id="236" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_7_addr/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="242" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_buffer_7_load/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="image_buffer_8_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="32" slack="0"/>
<pin id="248" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_8_addr/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="254" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_buffer_8_load/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="image_buffer_9_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_9_addr/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="266" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_buffer_9_load/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="image_buffer_10_add_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="32" slack="0"/>
<pin id="272" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_10_add/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="278" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_buffer_10_loa/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="image_buffer_11_add_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_11_add/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="290" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_buffer_11_loa/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="image_buffer_12_add_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="32" slack="0"/>
<pin id="296" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_12_add/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="302" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_buffer_12_loa/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="image_buffer_13_add_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_13_add/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="314" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_buffer_13_loa/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="image_buffer_14_add_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="32" slack="0"/>
<pin id="320" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_14_add/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="326" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_buffer_14_loa/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="image_buffer_15_add_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="32" slack="0"/>
<pin id="332" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_buffer_15_add/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="338" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_buffer_15_loa/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="rst_addr_6_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="32" slack="0"/>
<pin id="344" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rst_addr_6/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="rst_addr_10_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="7" slack="0"/>
<pin id="351" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rst_addr_10/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="rst_addr_9_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="7" slack="0"/>
<pin id="358" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rst_addr_9/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="rst_addr_8_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="32" slack="0"/>
<pin id="365" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rst_addr_8/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="rst_addr_7_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="32" slack="0"/>
<pin id="372" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rst_addr_7/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="rst_addr_5_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="32" slack="0"/>
<pin id="379" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rst_addr_5/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_access_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="434" dir="0" index="3" bw="6" slack="2"/>
<pin id="435" dir="0" index="4" bw="16" slack="0"/>
<pin id="385" dir="1" index="2" bw="16" slack="1"/>
<pin id="436" dir="1" index="5" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="rst_load_5/7 rst_load_10/7 rst_load_11/7 rst_load_9/7 rst_load_8/7 rst_load_7/7 rst_load_6/7 rst_load_4/7 rst_load_3/7 rst_load_2/7 rst_load_1/7 rst_load/7 StgValue_264/9 StgValue_267/9 StgValue_270/9 StgValue_273/9 StgValue_276/9 StgValue_279/9 StgValue_282/9 StgValue_285/9 StgValue_288/9 StgValue_291/9 StgValue_294/9 StgValue_297/9 "/>
</bind>
</comp>

<comp id="386" class="1004" name="rst_addr_12_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="7" slack="0"/>
<pin id="390" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rst_addr_12/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="rst_addr_11_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="7" slack="0"/>
<pin id="398" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rst_addr_11/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="rst_addr_4_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="32" slack="0"/>
<pin id="406" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rst_addr_4/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="rst_addr_3_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="32" slack="0"/>
<pin id="414" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rst_addr_3/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="rst_addr_2_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="32" slack="0"/>
<pin id="422" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rst_addr_2/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="rst_addr_gep_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="32" slack="0"/>
<pin id="430" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rst_addr/7 "/>
</bind>
</comp>

<comp id="437" class="1005" name="indvar_flatten1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="1"/>
<pin id="439" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="441" class="1004" name="indvar_flatten1_phi_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="2" bw="11" slack="0"/>
<pin id="445" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/2 "/>
</bind>
</comp>

<comp id="448" class="1005" name="indvar_flatten_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="1"/>
<pin id="450" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="452" class="1004" name="indvar_flatten_phi_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="8" slack="0"/>
<pin id="456" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="459" class="1005" name="y_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="2"/>
<pin id="461" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="463" class="1004" name="y_phi_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="2"/>
<pin id="465" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="466" dir="0" index="2" bw="5" slack="0"/>
<pin id="467" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="470" class="1005" name="x_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="2"/>
<pin id="472" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="474" class="1004" name="x_phi_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="2"/>
<pin id="476" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="477" dir="0" index="2" bw="6" slack="0"/>
<pin id="478" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="479" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="481" class="1005" name="i_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="2" slack="2"/>
<pin id="483" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="485" class="1004" name="i_phi_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="2"/>
<pin id="487" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="488" dir="0" index="2" bw="2" slack="0"/>
<pin id="489" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="492" class="1005" name="reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="1"/>
<pin id="494" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rst_load_5 rst_load_10 rst_load_11 rst_load_9 rst_load_8 rst_load_7 rst_load_6 rst_load_4 rst_load_3 rst_load_2 rst_load_1 rst_load "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="1"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/9 tmp_71/9 tmp_68/9 tmp_63/9 tmp_58/9 tmp_53/9 tmp_48/9 tmp_38/9 tmp_33/9 tmp_28/9 tmp_23/9 tmp_18/9 "/>
</bind>
</comp>

<comp id="503" class="1004" name="exitcond_flatten1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="11" slack="0"/>
<pin id="505" dir="0" index="1" bw="11" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="indvar_flatten_next1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="11" slack="0"/>
<pin id="512" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="exitcond_flatten_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="indvar_flatten_op_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="indvar_flatten_next_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="8" slack="0"/>
<pin id="530" dir="0" index="2" bw="8" slack="0"/>
<pin id="531" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="x_cast4_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="6" slack="0"/>
<pin id="537" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast4/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="6" slack="0"/>
<pin id="541" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="p_shl_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="7" slack="0"/>
<pin id="545" dir="0" index="1" bw="5" slack="0"/>
<pin id="546" dir="0" index="2" bw="1" slack="0"/>
<pin id="547" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_shl_cast_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="7" slack="0"/>
<pin id="553" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_s_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="7" slack="0"/>
<pin id="557" dir="0" index="1" bw="6" slack="0"/>
<pin id="558" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="x_mid_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="0" index="1" bw="6" slack="0"/>
<pin id="564" dir="0" index="2" bw="6" slack="0"/>
<pin id="565" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_mid/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="y_s_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="5" slack="0"/>
<pin id="571" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_s/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="y_t_mid2_v_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="0" index="1" bw="5" slack="0"/>
<pin id="577" dir="0" index="2" bw="5" slack="0"/>
<pin id="578" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_t_mid2_v/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_24_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="0"/>
<pin id="583" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="not_exitcond_flatten_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="exitcond_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="0"/>
<pin id="592" dir="0" index="1" bw="2" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="exitcond_mid_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_mid/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="x_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="6" slack="0"/>
<pin id="605" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_39_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="1"/>
<pin id="611" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_39/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="i_mid2_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="2" slack="0"/>
<pin id="616" dir="0" index="2" bw="2" slack="0"/>
<pin id="617" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="x_cast4_mid1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="6" slack="0"/>
<pin id="623" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast4_mid1/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_72_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="6" slack="0"/>
<pin id="627" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_72/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="p_shl_mid1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="7" slack="0"/>
<pin id="631" dir="0" index="1" bw="5" slack="0"/>
<pin id="632" dir="0" index="2" bw="1" slack="0"/>
<pin id="633" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="p_shl_cast_mid1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="7" slack="0"/>
<pin id="639" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_mid1/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_mid1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="7" slack="0"/>
<pin id="643" dir="0" index="1" bw="6" slack="0"/>
<pin id="644" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_mid1/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="x_mid2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="6" slack="0"/>
<pin id="650" dir="0" index="2" bw="6" slack="0"/>
<pin id="651" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_mid2/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="i_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="2" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_mid_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="2"/>
<pin id="663" dir="0" index="1" bw="8" slack="0"/>
<pin id="664" dir="0" index="2" bw="8" slack="1"/>
<pin id="665" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_mid2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="0" index="1" bw="8" slack="1"/>
<pin id="670" dir="0" index="2" bw="8" slack="0"/>
<pin id="671" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="i_cast3_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="1"/>
<pin id="675" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast3/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_13_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="2" slack="0"/>
<pin id="678" dir="0" index="1" bw="8" slack="0"/>
<pin id="679" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_13_cast_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="0"/>
<pin id="684" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_14_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="0"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="pix_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="0"/>
<pin id="708" dir="0" index="1" bw="8" slack="0"/>
<pin id="709" dir="0" index="2" bw="8" slack="0"/>
<pin id="710" dir="0" index="3" bw="8" slack="0"/>
<pin id="711" dir="0" index="4" bw="8" slack="0"/>
<pin id="712" dir="0" index="5" bw="8" slack="0"/>
<pin id="713" dir="0" index="6" bw="8" slack="0"/>
<pin id="714" dir="0" index="7" bw="8" slack="0"/>
<pin id="715" dir="0" index="8" bw="8" slack="0"/>
<pin id="716" dir="0" index="9" bw="8" slack="0"/>
<pin id="717" dir="0" index="10" bw="8" slack="0"/>
<pin id="718" dir="0" index="11" bw="8" slack="0"/>
<pin id="719" dir="0" index="12" bw="8" slack="0"/>
<pin id="720" dir="0" index="13" bw="8" slack="0"/>
<pin id="721" dir="0" index="14" bw="8" slack="0"/>
<pin id="722" dir="0" index="15" bw="8" slack="0"/>
<pin id="723" dir="0" index="16" bw="8" slack="0"/>
<pin id="724" dir="0" index="17" bw="4" slack="2"/>
<pin id="725" dir="1" index="18" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="pix/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_15_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="1"/>
<pin id="745" dir="0" index="1" bw="8" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_19_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="1"/>
<pin id="750" dir="0" index="1" bw="8" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_73_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="2" slack="0"/>
<pin id="755" dir="0" index="1" bw="8" slack="1"/>
<pin id="756" dir="0" index="2" bw="4" slack="0"/>
<pin id="757" dir="0" index="3" bw="4" slack="0"/>
<pin id="758" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_73/6 "/>
</bind>
</comp>

<comp id="762" class="1004" name="icmp_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="2" slack="0"/>
<pin id="764" dir="0" index="1" bw="2" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/6 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_29_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="1"/>
<pin id="770" dir="0" index="1" bw="8" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29/6 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_34_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="1"/>
<pin id="775" dir="0" index="1" bw="8" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34/6 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_74_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="8" slack="1"/>
<pin id="781" dir="0" index="2" bw="4" slack="0"/>
<pin id="782" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_74/6 "/>
</bind>
</comp>

<comp id="785" class="1004" name="p_shl11_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="6" slack="0"/>
<pin id="787" dir="0" index="1" bw="2" slack="3"/>
<pin id="788" dir="0" index="2" bw="1" slack="0"/>
<pin id="789" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11/6 "/>
</bind>
</comp>

<comp id="792" class="1004" name="p_shl11_cast_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="6" slack="0"/>
<pin id="794" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl11_cast/6 "/>
</bind>
</comp>

<comp id="796" class="1004" name="p_shl12_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="4" slack="0"/>
<pin id="798" dir="0" index="1" bw="2" slack="3"/>
<pin id="799" dir="0" index="2" bw="1" slack="0"/>
<pin id="800" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl12/6 "/>
</bind>
</comp>

<comp id="803" class="1004" name="p_shl12_cast_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="4" slack="0"/>
<pin id="805" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl12_cast/6 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_40_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="6" slack="0"/>
<pin id="809" dir="0" index="1" bw="4" slack="0"/>
<pin id="810" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_40/6 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_41_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="7" slack="0"/>
<pin id="815" dir="0" index="1" bw="4" slack="0"/>
<pin id="816" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/6 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_41_cast_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="7" slack="0"/>
<pin id="821" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_41_cast/6 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_42_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="7" slack="0"/>
<pin id="825" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42/6 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_44_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="1"/>
<pin id="830" dir="0" index="1" bw="8" slack="0"/>
<pin id="831" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_44/6 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_49_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="1"/>
<pin id="835" dir="0" index="1" bw="8" slack="0"/>
<pin id="836" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_49/6 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_54_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="1"/>
<pin id="840" dir="0" index="1" bw="8" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_54/6 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_59_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="1"/>
<pin id="845" dir="0" index="1" bw="8" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_59/6 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_64_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="1"/>
<pin id="850" dir="0" index="1" bw="8" slack="0"/>
<pin id="851" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_64/6 "/>
</bind>
</comp>

<comp id="853" class="1004" name="p_shl21_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="6" slack="0"/>
<pin id="855" dir="0" index="1" bw="2" slack="3"/>
<pin id="856" dir="0" index="2" bw="1" slack="0"/>
<pin id="857" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl21/6 "/>
</bind>
</comp>

<comp id="860" class="1004" name="p_shl21_cast_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="6" slack="0"/>
<pin id="862" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl21_cast/6 "/>
</bind>
</comp>

<comp id="864" class="1004" name="p_shl22_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="4" slack="0"/>
<pin id="866" dir="0" index="1" bw="2" slack="3"/>
<pin id="867" dir="0" index="2" bw="1" slack="0"/>
<pin id="868" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl22/6 "/>
</bind>
</comp>

<comp id="871" class="1004" name="p_shl22_cast_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="4" slack="0"/>
<pin id="873" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl22_cast/6 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_65_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="6" slack="0"/>
<pin id="877" dir="0" index="1" bw="4" slack="0"/>
<pin id="878" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_65/6 "/>
</bind>
</comp>

<comp id="881" class="1004" name="p_shl19_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="6" slack="0"/>
<pin id="883" dir="0" index="1" bw="2" slack="3"/>
<pin id="884" dir="0" index="2" bw="1" slack="0"/>
<pin id="885" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl19/6 "/>
</bind>
</comp>

<comp id="888" class="1004" name="p_shl19_cast_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="6" slack="0"/>
<pin id="890" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl19_cast/6 "/>
</bind>
</comp>

<comp id="892" class="1004" name="p_shl20_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="4" slack="0"/>
<pin id="894" dir="0" index="1" bw="2" slack="3"/>
<pin id="895" dir="0" index="2" bw="1" slack="0"/>
<pin id="896" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl20/6 "/>
</bind>
</comp>

<comp id="899" class="1004" name="p_shl20_cast_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="4" slack="0"/>
<pin id="901" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl20_cast/6 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_60_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="6" slack="0"/>
<pin id="905" dir="0" index="1" bw="4" slack="0"/>
<pin id="906" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_60/6 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_61_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="7" slack="0"/>
<pin id="911" dir="0" index="1" bw="5" slack="0"/>
<pin id="912" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_61/6 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_62_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="7" slack="0"/>
<pin id="917" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_62/6 "/>
</bind>
</comp>

<comp id="920" class="1004" name="p_shl17_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="6" slack="0"/>
<pin id="922" dir="0" index="1" bw="2" slack="3"/>
<pin id="923" dir="0" index="2" bw="1" slack="0"/>
<pin id="924" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl17/6 "/>
</bind>
</comp>

<comp id="927" class="1004" name="p_shl17_cast_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="6" slack="0"/>
<pin id="929" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl17_cast/6 "/>
</bind>
</comp>

<comp id="931" class="1004" name="p_shl18_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="4" slack="0"/>
<pin id="933" dir="0" index="1" bw="2" slack="3"/>
<pin id="934" dir="0" index="2" bw="1" slack="0"/>
<pin id="935" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl18/6 "/>
</bind>
</comp>

<comp id="938" class="1004" name="p_shl18_cast_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="4" slack="0"/>
<pin id="940" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl18_cast/6 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_55_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="6" slack="0"/>
<pin id="944" dir="0" index="1" bw="4" slack="0"/>
<pin id="945" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_55/6 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_56_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="7" slack="0"/>
<pin id="950" dir="0" index="1" bw="5" slack="0"/>
<pin id="951" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_56/6 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_57_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="7" slack="0"/>
<pin id="956" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57/6 "/>
</bind>
</comp>

<comp id="959" class="1004" name="p_shl15_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="6" slack="0"/>
<pin id="961" dir="0" index="1" bw="2" slack="3"/>
<pin id="962" dir="0" index="2" bw="1" slack="0"/>
<pin id="963" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl15/6 "/>
</bind>
</comp>

<comp id="966" class="1004" name="p_shl15_cast_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="6" slack="0"/>
<pin id="968" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl15_cast/6 "/>
</bind>
</comp>

<comp id="970" class="1004" name="p_shl16_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="4" slack="0"/>
<pin id="972" dir="0" index="1" bw="2" slack="3"/>
<pin id="973" dir="0" index="2" bw="1" slack="0"/>
<pin id="974" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl16/6 "/>
</bind>
</comp>

<comp id="977" class="1004" name="p_shl16_cast_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="4" slack="0"/>
<pin id="979" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl16_cast/6 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_50_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="6" slack="0"/>
<pin id="983" dir="0" index="1" bw="4" slack="0"/>
<pin id="984" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_50/6 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_51_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="7" slack="0"/>
<pin id="989" dir="0" index="1" bw="4" slack="0"/>
<pin id="990" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51/6 "/>
</bind>
</comp>

<comp id="993" class="1004" name="tmp_51_cast_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="7" slack="0"/>
<pin id="995" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_51_cast/6 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_52_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="7" slack="0"/>
<pin id="999" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52/6 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="p_shl13_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="6" slack="0"/>
<pin id="1004" dir="0" index="1" bw="2" slack="3"/>
<pin id="1005" dir="0" index="2" bw="1" slack="0"/>
<pin id="1006" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl13/6 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="p_shl13_cast_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="6" slack="0"/>
<pin id="1011" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl13_cast/6 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="p_shl14_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="4" slack="0"/>
<pin id="1015" dir="0" index="1" bw="2" slack="3"/>
<pin id="1016" dir="0" index="2" bw="1" slack="0"/>
<pin id="1017" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl14/6 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="p_shl14_cast_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="4" slack="0"/>
<pin id="1022" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl14_cast/6 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_45_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="6" slack="0"/>
<pin id="1026" dir="0" index="1" bw="4" slack="0"/>
<pin id="1027" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_45/6 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="tmp_46_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="7" slack="0"/>
<pin id="1032" dir="0" index="1" bw="4" slack="0"/>
<pin id="1033" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/6 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="tmp_46_cast_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="7" slack="0"/>
<pin id="1038" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_46_cast/6 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp_47_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="7" slack="0"/>
<pin id="1042" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47/6 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="p_shl9_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="6" slack="0"/>
<pin id="1047" dir="0" index="1" bw="2" slack="3"/>
<pin id="1048" dir="0" index="2" bw="1" slack="0"/>
<pin id="1049" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/6 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="p_shl9_cast_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="6" slack="0"/>
<pin id="1054" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/6 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="p_shl10_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="4" slack="0"/>
<pin id="1058" dir="0" index="1" bw="2" slack="3"/>
<pin id="1059" dir="0" index="2" bw="1" slack="0"/>
<pin id="1060" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10/6 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="p_shl10_cast_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="4" slack="0"/>
<pin id="1065" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl10_cast/6 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp_35_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="6" slack="0"/>
<pin id="1069" dir="0" index="1" bw="4" slack="0"/>
<pin id="1070" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_35/6 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="tmp_36_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="7" slack="0"/>
<pin id="1075" dir="0" index="1" bw="4" slack="0"/>
<pin id="1076" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/6 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="tmp_36_cast_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="7" slack="0"/>
<pin id="1081" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36_cast/6 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="tmp_37_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="7" slack="0"/>
<pin id="1085" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37/6 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="tmp_69_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="7" slack="1"/>
<pin id="1090" dir="0" index="1" bw="5" slack="0"/>
<pin id="1091" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_69/7 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="tmp_70_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="7" slack="0"/>
<pin id="1095" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70/7 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="tmp_66_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="7" slack="1"/>
<pin id="1100" dir="0" index="1" bw="5" slack="0"/>
<pin id="1101" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_66/7 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="tmp_67_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="7" slack="0"/>
<pin id="1105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_67/7 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="p_shl7_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="6" slack="0"/>
<pin id="1110" dir="0" index="1" bw="2" slack="4"/>
<pin id="1111" dir="0" index="2" bw="1" slack="0"/>
<pin id="1112" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/7 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="p_shl7_cast_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="6" slack="0"/>
<pin id="1117" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/7 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="p_shl8_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="4" slack="0"/>
<pin id="1121" dir="0" index="1" bw="2" slack="4"/>
<pin id="1122" dir="0" index="2" bw="1" slack="0"/>
<pin id="1123" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/7 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="p_shl8_cast_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="4" slack="0"/>
<pin id="1128" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/7 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="tmp_30_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="6" slack="0"/>
<pin id="1132" dir="0" index="1" bw="4" slack="0"/>
<pin id="1133" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_30/7 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="tmp_31_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="7" slack="0"/>
<pin id="1138" dir="0" index="1" bw="7" slack="0"/>
<pin id="1139" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_31/7 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="tmp_31_cast_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="7" slack="0"/>
<pin id="1144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_cast/7 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="tmp_32_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="7" slack="0"/>
<pin id="1148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32/7 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="p_shl5_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="6" slack="0"/>
<pin id="1153" dir="0" index="1" bw="2" slack="4"/>
<pin id="1154" dir="0" index="2" bw="1" slack="0"/>
<pin id="1155" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/7 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="p_shl5_cast_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="6" slack="0"/>
<pin id="1160" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/7 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="p_shl6_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="4" slack="0"/>
<pin id="1164" dir="0" index="1" bw="2" slack="4"/>
<pin id="1165" dir="0" index="2" bw="1" slack="0"/>
<pin id="1166" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/7 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="p_shl6_cast_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="4" slack="0"/>
<pin id="1171" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/7 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="tmp_25_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="6" slack="0"/>
<pin id="1175" dir="0" index="1" bw="4" slack="0"/>
<pin id="1176" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_25/7 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="tmp_26_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="7" slack="0"/>
<pin id="1181" dir="0" index="1" bw="7" slack="0"/>
<pin id="1182" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_26/7 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="tmp_26_cast_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="7" slack="0"/>
<pin id="1187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_26_cast/7 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="tmp_27_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="7" slack="0"/>
<pin id="1191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/7 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="p_shl3_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="6" slack="0"/>
<pin id="1196" dir="0" index="1" bw="2" slack="4"/>
<pin id="1197" dir="0" index="2" bw="1" slack="0"/>
<pin id="1198" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/7 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="p_shl3_cast_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="6" slack="0"/>
<pin id="1203" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/7 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="p_shl4_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="4" slack="0"/>
<pin id="1207" dir="0" index="1" bw="2" slack="4"/>
<pin id="1208" dir="0" index="2" bw="1" slack="0"/>
<pin id="1209" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/7 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="p_shl4_cast_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="4" slack="0"/>
<pin id="1214" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/7 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="tmp_20_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="6" slack="0"/>
<pin id="1218" dir="0" index="1" bw="4" slack="0"/>
<pin id="1219" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_20/7 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="tmp_20_cast_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="7" slack="0"/>
<pin id="1224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20_cast/7 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="tmp_21_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="32" slack="0"/>
<pin id="1228" dir="0" index="1" bw="32" slack="0"/>
<pin id="1229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_21/7 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="tmp_22_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="0"/>
<pin id="1234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/7 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="p_shl1_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="6" slack="0"/>
<pin id="1239" dir="0" index="1" bw="2" slack="4"/>
<pin id="1240" dir="0" index="2" bw="1" slack="0"/>
<pin id="1241" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/7 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="p_shl1_cast_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="6" slack="0"/>
<pin id="1246" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/7 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="p_shl2_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="4" slack="0"/>
<pin id="1250" dir="0" index="1" bw="2" slack="4"/>
<pin id="1251" dir="0" index="2" bw="1" slack="0"/>
<pin id="1252" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/7 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="p_shl2_cast_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="4" slack="0"/>
<pin id="1257" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/7 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="tmp_16_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="6" slack="0"/>
<pin id="1261" dir="0" index="1" bw="4" slack="0"/>
<pin id="1262" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="tmp_16_cast_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="7" slack="0"/>
<pin id="1267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/7 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="tmp_17_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="7" slack="0"/>
<pin id="1271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="exitcond_flatten1_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="1"/>
<pin id="1276" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="indvar_flatten_next1_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="11" slack="0"/>
<pin id="1280" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="exitcond_flatten_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="1" slack="1"/>
<pin id="1285" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1292" class="1005" name="indvar_flatten_next_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="8" slack="0"/>
<pin id="1294" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1297" class="1005" name="tmp_s_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="8" slack="1"/>
<pin id="1299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1302" class="1005" name="y_t_mid2_v_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="5" slack="0"/>
<pin id="1304" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="y_t_mid2_v "/>
</bind>
</comp>

<comp id="1307" class="1005" name="tmp_24_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="4" slack="2"/>
<pin id="1309" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="exitcond_mid_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="1"/>
<pin id="1314" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_mid "/>
</bind>
</comp>

<comp id="1317" class="1005" name="i_mid2_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="2" slack="1"/>
<pin id="1319" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="tmp_mid1_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="8" slack="1"/>
<pin id="1346" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid1 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="x_mid2_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="6" slack="0"/>
<pin id="1351" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="x_mid2 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="i_1_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="2" slack="0"/>
<pin id="1356" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="image_buffer_0_addr_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="7" slack="1"/>
<pin id="1361" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="image_buffer_0_addr "/>
</bind>
</comp>

<comp id="1364" class="1005" name="image_buffer_1_addr_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="7" slack="1"/>
<pin id="1366" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="image_buffer_1_addr "/>
</bind>
</comp>

<comp id="1369" class="1005" name="image_buffer_2_addr_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="7" slack="1"/>
<pin id="1371" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="image_buffer_2_addr "/>
</bind>
</comp>

<comp id="1374" class="1005" name="image_buffer_3_addr_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="7" slack="1"/>
<pin id="1376" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="image_buffer_3_addr "/>
</bind>
</comp>

<comp id="1379" class="1005" name="image_buffer_4_addr_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="7" slack="1"/>
<pin id="1381" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="image_buffer_4_addr "/>
</bind>
</comp>

<comp id="1384" class="1005" name="image_buffer_5_addr_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="7" slack="1"/>
<pin id="1386" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="image_buffer_5_addr "/>
</bind>
</comp>

<comp id="1389" class="1005" name="image_buffer_6_addr_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="7" slack="1"/>
<pin id="1391" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="image_buffer_6_addr "/>
</bind>
</comp>

<comp id="1394" class="1005" name="image_buffer_7_addr_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="7" slack="1"/>
<pin id="1396" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="image_buffer_7_addr "/>
</bind>
</comp>

<comp id="1399" class="1005" name="image_buffer_8_addr_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="7" slack="1"/>
<pin id="1401" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="image_buffer_8_addr "/>
</bind>
</comp>

<comp id="1404" class="1005" name="image_buffer_9_addr_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="7" slack="1"/>
<pin id="1406" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="image_buffer_9_addr "/>
</bind>
</comp>

<comp id="1409" class="1005" name="image_buffer_10_add_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="7" slack="1"/>
<pin id="1411" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="image_buffer_10_add "/>
</bind>
</comp>

<comp id="1414" class="1005" name="image_buffer_11_add_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="7" slack="1"/>
<pin id="1416" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="image_buffer_11_add "/>
</bind>
</comp>

<comp id="1419" class="1005" name="image_buffer_12_add_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="7" slack="1"/>
<pin id="1421" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="image_buffer_12_add "/>
</bind>
</comp>

<comp id="1424" class="1005" name="image_buffer_13_add_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="7" slack="1"/>
<pin id="1426" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="image_buffer_13_add "/>
</bind>
</comp>

<comp id="1429" class="1005" name="image_buffer_14_add_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="7" slack="1"/>
<pin id="1431" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="image_buffer_14_add "/>
</bind>
</comp>

<comp id="1434" class="1005" name="image_buffer_15_add_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="7" slack="1"/>
<pin id="1436" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="image_buffer_15_add "/>
</bind>
</comp>

<comp id="1439" class="1005" name="pix_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="8" slack="1"/>
<pin id="1441" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix "/>
</bind>
</comp>

<comp id="1454" class="1005" name="tmp_15_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="1" slack="1"/>
<pin id="1456" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="tmp_19_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="1" slack="1"/>
<pin id="1460" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="icmp_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="1" slack="1"/>
<pin id="1464" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1466" class="1005" name="tmp_29_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="1" slack="1"/>
<pin id="1468" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="tmp_34_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="1"/>
<pin id="1472" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="tmp_74_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="1" slack="1"/>
<pin id="1476" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="rst_addr_6_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="6" slack="1"/>
<pin id="1480" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rst_addr_6 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="tmp_44_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="1"/>
<pin id="1486" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="tmp_49_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="1" slack="1"/>
<pin id="1490" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="tmp_54_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="1" slack="1"/>
<pin id="1494" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="tmp_59_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="1" slack="1"/>
<pin id="1498" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="tmp_64_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="1" slack="1"/>
<pin id="1502" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="tmp_65_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="7" slack="1"/>
<pin id="1506" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="rst_addr_10_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="6" slack="1"/>
<pin id="1512" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rst_addr_10 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="rst_addr_9_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="6" slack="1"/>
<pin id="1518" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rst_addr_9 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="rst_addr_8_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="6" slack="1"/>
<pin id="1524" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rst_addr_8 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="rst_addr_7_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="6" slack="1"/>
<pin id="1530" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rst_addr_7 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="rst_addr_5_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="6" slack="1"/>
<pin id="1536" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rst_addr_5 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="rst_addr_12_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="6" slack="1"/>
<pin id="1542" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rst_addr_12 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="rst_addr_11_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="6" slack="1"/>
<pin id="1548" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rst_addr_11 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="rst_addr_4_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="6" slack="1"/>
<pin id="1554" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rst_addr_4 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="rst_addr_3_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="6" slack="1"/>
<pin id="1560" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rst_addr_3 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="rst_addr_2_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="6" slack="1"/>
<pin id="1566" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rst_addr_2 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="rst_addr_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="6" slack="1"/>
<pin id="1572" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rst_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="70" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="70" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="70" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="70" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="70" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="70" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="70" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="70" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="70" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="70" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="70" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="70" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="70" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="26" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="70" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="304" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="28" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="70" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="316" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="30" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="70" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="328" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="32" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="70" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="32" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="70" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="32" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="70" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="32" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="70" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="32" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="70" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="380"><net_src comp="32" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="70" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="391"><net_src comp="32" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="70" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="386" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="399"><net_src comp="32" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="70" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="394" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="407"><net_src comp="32" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="70" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="402" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="415"><net_src comp="32" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="70" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="410" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="423"><net_src comp="32" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="70" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="418" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="431"><net_src comp="32" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="70" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="426" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="440"><net_src comp="34" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="36" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="46" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="469"><net_src comp="459" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="473"><net_src comp="48" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="480"><net_src comp="470" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="484"><net_src comp="50" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="491"><net_src comp="481" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="382" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="146" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="502"><net_src comp="496" pin="2"/><net_sink comp="382" pin=4"/></net>

<net id="507"><net_src comp="441" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="38" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="40" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="441" pin="4"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="452" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="42" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="452" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="44" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="532"><net_src comp="515" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="44" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="521" pin="2"/><net_sink comp="527" pin=2"/></net>

<net id="538"><net_src comp="474" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="474" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="52" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="539" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="50" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="554"><net_src comp="543" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="535" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="48" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="567"><net_src comp="474" pin="4"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="54" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="463" pin="4"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="568" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="580"><net_src comp="463" pin="4"/><net_sink comp="574" pin=2"/></net>

<net id="584"><net_src comp="574" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="56" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="594"><net_src comp="485" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="58" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="585" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="60" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="561" pin="3"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="596" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="618"><net_src comp="608" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="50" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="485" pin="4"/><net_sink comp="613" pin=2"/></net>

<net id="624"><net_src comp="602" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="602" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="52" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="625" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="50" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="640"><net_src comp="629" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="621" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="596" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="602" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="561" pin="3"/><net_sink comp="647" pin=2"/></net>

<net id="659"><net_src comp="613" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="68" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="666"><net_src comp="36" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="672"><net_src comp="661" pin="3"/><net_sink comp="667" pin=2"/></net>

<net id="680"><net_src comp="673" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="667" pin="3"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="682" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="692"><net_src comp="686" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="693"><net_src comp="686" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="694"><net_src comp="686" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="695"><net_src comp="686" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="696"><net_src comp="686" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="697"><net_src comp="686" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="698"><net_src comp="686" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="699"><net_src comp="686" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="700"><net_src comp="686" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="701"><net_src comp="686" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="702"><net_src comp="686" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="703"><net_src comp="686" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="704"><net_src comp="686" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="705"><net_src comp="686" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="726"><net_src comp="72" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="727"><net_src comp="155" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="728"><net_src comp="167" pin="2"/><net_sink comp="706" pin=2"/></net>

<net id="729"><net_src comp="179" pin="2"/><net_sink comp="706" pin=3"/></net>

<net id="730"><net_src comp="191" pin="2"/><net_sink comp="706" pin=4"/></net>

<net id="731"><net_src comp="203" pin="2"/><net_sink comp="706" pin=5"/></net>

<net id="732"><net_src comp="215" pin="2"/><net_sink comp="706" pin=6"/></net>

<net id="733"><net_src comp="227" pin="2"/><net_sink comp="706" pin=7"/></net>

<net id="734"><net_src comp="239" pin="2"/><net_sink comp="706" pin=8"/></net>

<net id="735"><net_src comp="251" pin="2"/><net_sink comp="706" pin=9"/></net>

<net id="736"><net_src comp="263" pin="2"/><net_sink comp="706" pin=10"/></net>

<net id="737"><net_src comp="275" pin="2"/><net_sink comp="706" pin=11"/></net>

<net id="738"><net_src comp="287" pin="2"/><net_sink comp="706" pin=12"/></net>

<net id="739"><net_src comp="299" pin="2"/><net_sink comp="706" pin=13"/></net>

<net id="740"><net_src comp="311" pin="2"/><net_sink comp="706" pin=14"/></net>

<net id="741"><net_src comp="323" pin="2"/><net_sink comp="706" pin=15"/></net>

<net id="742"><net_src comp="335" pin="2"/><net_sink comp="706" pin=16"/></net>

<net id="747"><net_src comp="94" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="96" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="759"><net_src comp="98" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="100" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="761"><net_src comp="102" pin="0"/><net_sink comp="753" pin=3"/></net>

<net id="766"><net_src comp="753" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="50" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="104" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="106" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="108" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="102" pin="0"/><net_sink comp="778" pin=2"/></net>

<net id="790"><net_src comp="110" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="112" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="795"><net_src comp="785" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="801"><net_src comp="114" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="50" pin="0"/><net_sink comp="796" pin=2"/></net>

<net id="806"><net_src comp="796" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="811"><net_src comp="792" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="803" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="807" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="116" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="822"><net_src comp="813" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="819" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="832"><net_src comp="118" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="837"><net_src comp="120" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="122" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="847"><net_src comp="124" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="852"><net_src comp="126" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="110" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="112" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="863"><net_src comp="853" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="869"><net_src comp="114" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="50" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="874"><net_src comp="864" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="879"><net_src comp="860" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="871" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="886"><net_src comp="110" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="112" pin="0"/><net_sink comp="881" pin=2"/></net>

<net id="891"><net_src comp="881" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="897"><net_src comp="114" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="898"><net_src comp="50" pin="0"/><net_sink comp="892" pin=2"/></net>

<net id="902"><net_src comp="892" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="907"><net_src comp="888" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="899" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="913"><net_src comp="903" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="128" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="918"><net_src comp="909" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="925"><net_src comp="110" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="926"><net_src comp="112" pin="0"/><net_sink comp="920" pin=2"/></net>

<net id="930"><net_src comp="920" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="936"><net_src comp="114" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="937"><net_src comp="50" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="941"><net_src comp="931" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="946"><net_src comp="927" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="938" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="952"><net_src comp="942" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="130" pin="0"/><net_sink comp="948" pin=1"/></net>

<net id="957"><net_src comp="948" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="964"><net_src comp="110" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="112" pin="0"/><net_sink comp="959" pin=2"/></net>

<net id="969"><net_src comp="959" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="975"><net_src comp="114" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="976"><net_src comp="50" pin="0"/><net_sink comp="970" pin=2"/></net>

<net id="980"><net_src comp="970" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="985"><net_src comp="966" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="977" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="991"><net_src comp="981" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="132" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="996"><net_src comp="987" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="1000"><net_src comp="993" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="1007"><net_src comp="110" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="112" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1012"><net_src comp="1002" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1018"><net_src comp="114" pin="0"/><net_sink comp="1013" pin=0"/></net>

<net id="1019"><net_src comp="50" pin="0"/><net_sink comp="1013" pin=2"/></net>

<net id="1023"><net_src comp="1013" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1028"><net_src comp="1009" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="1020" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1034"><net_src comp="1024" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="134" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1039"><net_src comp="1030" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1043"><net_src comp="1036" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="1050"><net_src comp="110" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1051"><net_src comp="112" pin="0"/><net_sink comp="1045" pin=2"/></net>

<net id="1055"><net_src comp="1045" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1061"><net_src comp="114" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1062"><net_src comp="50" pin="0"/><net_sink comp="1056" pin=2"/></net>

<net id="1066"><net_src comp="1056" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1071"><net_src comp="1052" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="1063" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1077"><net_src comp="1067" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="136" pin="0"/><net_sink comp="1073" pin=1"/></net>

<net id="1082"><net_src comp="1073" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1086"><net_src comp="1079" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1092"><net_src comp="138" pin="0"/><net_sink comp="1088" pin=1"/></net>

<net id="1096"><net_src comp="1088" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1102"><net_src comp="140" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1106"><net_src comp="1098" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="1113"><net_src comp="110" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="112" pin="0"/><net_sink comp="1108" pin=2"/></net>

<net id="1118"><net_src comp="1108" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1124"><net_src comp="114" pin="0"/><net_sink comp="1119" pin=0"/></net>

<net id="1125"><net_src comp="50" pin="0"/><net_sink comp="1119" pin=2"/></net>

<net id="1129"><net_src comp="1119" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1134"><net_src comp="1115" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="1126" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1140"><net_src comp="1130" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="142" pin="0"/><net_sink comp="1136" pin=1"/></net>

<net id="1145"><net_src comp="1136" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1149"><net_src comp="1142" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1156"><net_src comp="110" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1157"><net_src comp="112" pin="0"/><net_sink comp="1151" pin=2"/></net>

<net id="1161"><net_src comp="1151" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1167"><net_src comp="114" pin="0"/><net_sink comp="1162" pin=0"/></net>

<net id="1168"><net_src comp="50" pin="0"/><net_sink comp="1162" pin=2"/></net>

<net id="1172"><net_src comp="1162" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1177"><net_src comp="1158" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1178"><net_src comp="1169" pin="1"/><net_sink comp="1173" pin=1"/></net>

<net id="1183"><net_src comp="1173" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1184"><net_src comp="144" pin="0"/><net_sink comp="1179" pin=1"/></net>

<net id="1188"><net_src comp="1179" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1192"><net_src comp="1185" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="1199"><net_src comp="110" pin="0"/><net_sink comp="1194" pin=0"/></net>

<net id="1200"><net_src comp="112" pin="0"/><net_sink comp="1194" pin=2"/></net>

<net id="1204"><net_src comp="1194" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1210"><net_src comp="114" pin="0"/><net_sink comp="1205" pin=0"/></net>

<net id="1211"><net_src comp="50" pin="0"/><net_sink comp="1205" pin=2"/></net>

<net id="1215"><net_src comp="1205" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1220"><net_src comp="1201" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1221"><net_src comp="1212" pin="1"/><net_sink comp="1216" pin=1"/></net>

<net id="1225"><net_src comp="1216" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1230"><net_src comp="1222" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1231"><net_src comp="88" pin="0"/><net_sink comp="1226" pin=1"/></net>

<net id="1235"><net_src comp="1226" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1242"><net_src comp="110" pin="0"/><net_sink comp="1237" pin=0"/></net>

<net id="1243"><net_src comp="112" pin="0"/><net_sink comp="1237" pin=2"/></net>

<net id="1247"><net_src comp="1237" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1253"><net_src comp="114" pin="0"/><net_sink comp="1248" pin=0"/></net>

<net id="1254"><net_src comp="50" pin="0"/><net_sink comp="1248" pin=2"/></net>

<net id="1258"><net_src comp="1248" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1263"><net_src comp="1244" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1264"><net_src comp="1255" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1268"><net_src comp="1259" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1272"><net_src comp="1265" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="1277"><net_src comp="503" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1281"><net_src comp="509" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="1286"><net_src comp="515" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1288"><net_src comp="1283" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="1289"><net_src comp="1283" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1290"><net_src comp="1283" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="1291"><net_src comp="1283" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1295"><net_src comp="527" pin="3"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="1300"><net_src comp="555" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="661" pin=2"/></net>

<net id="1305"><net_src comp="574" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="1310"><net_src comp="581" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="706" pin=17"/></net>

<net id="1315"><net_src comp="596" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1320"><net_src comp="613" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1322"><net_src comp="1317" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="1323"><net_src comp="1317" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1324"><net_src comp="1317" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="1325"><net_src comp="1317" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1326"><net_src comp="1317" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1327"><net_src comp="1317" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="1328"><net_src comp="1317" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="1329"><net_src comp="1317" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1330"><net_src comp="1317" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="1331"><net_src comp="1317" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="1332"><net_src comp="1317" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1333"><net_src comp="1317" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1334"><net_src comp="1317" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1335"><net_src comp="1317" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1336"><net_src comp="1317" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1337"><net_src comp="1317" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="1338"><net_src comp="1317" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1339"><net_src comp="1317" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1340"><net_src comp="1317" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1341"><net_src comp="1317" pin="1"/><net_sink comp="1205" pin=1"/></net>

<net id="1342"><net_src comp="1317" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="1343"><net_src comp="1317" pin="1"/><net_sink comp="1248" pin=1"/></net>

<net id="1347"><net_src comp="641" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1352"><net_src comp="647" pin="3"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1357"><net_src comp="655" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="1362"><net_src comp="148" pin="3"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1367"><net_src comp="160" pin="3"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="1372"><net_src comp="172" pin="3"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1377"><net_src comp="184" pin="3"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1382"><net_src comp="196" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1387"><net_src comp="208" pin="3"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1392"><net_src comp="220" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1397"><net_src comp="232" pin="3"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1402"><net_src comp="244" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="1407"><net_src comp="256" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1412"><net_src comp="268" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1417"><net_src comp="280" pin="3"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1422"><net_src comp="292" pin="3"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1427"><net_src comp="304" pin="3"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="1432"><net_src comp="316" pin="3"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="1437"><net_src comp="328" pin="3"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1442"><net_src comp="706" pin="18"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1444"><net_src comp="1439" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1445"><net_src comp="1439" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1446"><net_src comp="1439" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1447"><net_src comp="1439" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1448"><net_src comp="1439" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1449"><net_src comp="1439" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1450"><net_src comp="1439" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1451"><net_src comp="1439" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1452"><net_src comp="1439" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1453"><net_src comp="1439" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1457"><net_src comp="743" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1461"><net_src comp="748" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1465"><net_src comp="762" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1469"><net_src comp="768" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1473"><net_src comp="773" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1477"><net_src comp="778" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1481"><net_src comp="340" pin="3"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1483"><net_src comp="1478" pin="1"/><net_sink comp="382" pin=3"/></net>

<net id="1487"><net_src comp="828" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1491"><net_src comp="833" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1495"><net_src comp="838" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1499"><net_src comp="843" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1503"><net_src comp="848" pin="2"/><net_sink comp="1500" pin=0"/></net>

<net id="1507"><net_src comp="875" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1509"><net_src comp="1504" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1513"><net_src comp="347" pin="3"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1515"><net_src comp="1510" pin="1"/><net_sink comp="382" pin=3"/></net>

<net id="1519"><net_src comp="354" pin="3"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1521"><net_src comp="1516" pin="1"/><net_sink comp="382" pin=3"/></net>

<net id="1525"><net_src comp="361" pin="3"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1527"><net_src comp="1522" pin="1"/><net_sink comp="382" pin=3"/></net>

<net id="1531"><net_src comp="368" pin="3"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1533"><net_src comp="1528" pin="1"/><net_sink comp="382" pin=3"/></net>

<net id="1537"><net_src comp="375" pin="3"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1539"><net_src comp="1534" pin="1"/><net_sink comp="382" pin=3"/></net>

<net id="1543"><net_src comp="386" pin="3"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1545"><net_src comp="1540" pin="1"/><net_sink comp="382" pin=3"/></net>

<net id="1549"><net_src comp="394" pin="3"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1551"><net_src comp="1546" pin="1"/><net_sink comp="382" pin=3"/></net>

<net id="1555"><net_src comp="402" pin="3"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1557"><net_src comp="1552" pin="1"/><net_sink comp="382" pin=3"/></net>

<net id="1561"><net_src comp="410" pin="3"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1563"><net_src comp="1558" pin="1"/><net_sink comp="382" pin=3"/></net>

<net id="1567"><net_src comp="418" pin="3"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1569"><net_src comp="1564" pin="1"/><net_sink comp="382" pin=3"/></net>

<net id="1573"><net_src comp="426" pin="3"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1575"><net_src comp="1570" pin="1"/><net_sink comp="382" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rst | {9 }
 - Input state : 
	Port: calc_hist : image_buffer_0 | {4 5 }
	Port: calc_hist : image_buffer_1 | {4 5 }
	Port: calc_hist : image_buffer_2 | {4 5 }
	Port: calc_hist : image_buffer_3 | {4 5 }
	Port: calc_hist : image_buffer_4 | {4 5 }
	Port: calc_hist : image_buffer_5 | {4 5 }
	Port: calc_hist : image_buffer_6 | {4 5 }
	Port: calc_hist : image_buffer_7 | {4 5 }
	Port: calc_hist : image_buffer_8 | {4 5 }
	Port: calc_hist : image_buffer_9 | {4 5 }
	Port: calc_hist : image_buffer_10 | {4 5 }
	Port: calc_hist : image_buffer_11 | {4 5 }
	Port: calc_hist : image_buffer_12 | {4 5 }
	Port: calc_hist : image_buffer_13 | {4 5 }
	Port: calc_hist : image_buffer_14 | {4 5 }
	Port: calc_hist : image_buffer_15 | {4 5 }
	Port: calc_hist : rst | {7 8 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		exitcond_flatten : 1
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		x_cast4 : 1
		tmp : 1
		p_shl : 2
		p_shl_cast : 3
		tmp_s : 4
		x_mid : 1
		y_s : 1
		y_t_mid2_v : 2
		tmp_24 : 3
		exitcond : 1
		exitcond_mid : 2
		x_1 : 2
		tmp_39 : 2
		i_mid2 : 2
		x_cast4_mid1 : 3
		tmp_72 : 3
		p_shl_mid1 : 4
		p_shl_cast_mid1 : 5
		tmp_mid1 : 6
		x_mid2 : 2
		empty : 1
		i_1 : 3
	State 4
		tmp_mid2 : 1
		tmp_13 : 2
		tmp_13_cast : 3
		tmp_14 : 4
		image_buffer_0_addr : 5
		image_buffer_0_load : 6
		image_buffer_1_addr : 5
		image_buffer_1_load : 6
		image_buffer_2_addr : 5
		image_buffer_2_load : 6
		image_buffer_3_addr : 5
		image_buffer_3_load : 6
		image_buffer_4_addr : 5
		image_buffer_4_load : 6
		image_buffer_5_addr : 5
		image_buffer_5_load : 6
		image_buffer_6_addr : 5
		image_buffer_6_load : 6
		image_buffer_7_addr : 5
		image_buffer_7_load : 6
		image_buffer_8_addr : 5
		image_buffer_8_load : 6
		image_buffer_9_addr : 5
		image_buffer_9_load : 6
		image_buffer_10_add : 5
		image_buffer_10_loa : 6
		image_buffer_11_add : 5
		image_buffer_11_loa : 6
		image_buffer_12_add : 5
		image_buffer_12_loa : 6
		image_buffer_13_add : 5
		image_buffer_13_loa : 6
		image_buffer_14_add : 5
		image_buffer_14_loa : 6
		image_buffer_15_add : 5
		image_buffer_15_loa : 6
	State 5
		pix : 1
	State 6
		StgValue_109 : 1
		StgValue_111 : 1
		icmp : 1
		StgValue_114 : 2
		StgValue_116 : 1
		StgValue_118 : 1
		StgValue_120 : 1
		p_shl11_cast : 1
		p_shl12_cast : 1
		tmp_40 : 2
		tmp_41 : 3
		tmp_41_cast : 4
		tmp_42 : 5
		rst_addr_6 : 6
		StgValue_131 : 1
		StgValue_133 : 1
		StgValue_135 : 1
		StgValue_137 : 1
		p_shl21_cast : 1
		p_shl22_cast : 1
		tmp_65 : 2
		StgValue_144 : 1
		p_shl19_cast : 1
		p_shl20_cast : 1
		tmp_60 : 2
		tmp_61 : 3
		tmp_62 : 4
		rst_addr_10 : 5
		p_shl17_cast : 1
		p_shl18_cast : 1
		tmp_55 : 2
		tmp_56 : 3
		tmp_57 : 4
		rst_addr_9 : 5
		p_shl15_cast : 1
		p_shl16_cast : 1
		tmp_50 : 2
		tmp_51 : 3
		tmp_51_cast : 4
		tmp_52 : 5
		rst_addr_8 : 6
		p_shl13_cast : 1
		p_shl14_cast : 1
		tmp_45 : 2
		tmp_46 : 3
		tmp_46_cast : 4
		tmp_47 : 5
		rst_addr_7 : 6
		p_shl9_cast : 1
		p_shl10_cast : 1
		tmp_35 : 2
		tmp_36 : 3
		tmp_36_cast : 4
		tmp_37 : 5
		rst_addr_5 : 6
	State 7
		tmp_70 : 1
		rst_addr_12 : 2
		rst_load_10 : 3
		tmp_67 : 1
		rst_addr_11 : 2
		rst_load_11 : 3
		p_shl7_cast : 1
		p_shl8_cast : 1
		tmp_30 : 2
		tmp_31 : 3
		tmp_31_cast : 3
		tmp_32 : 4
		rst_addr_4 : 5
		rst_load_3 : 6
		p_shl5_cast : 1
		p_shl6_cast : 1
		tmp_25 : 2
		tmp_26 : 3
		tmp_26_cast : 3
		tmp_27 : 4
		rst_addr_3 : 5
		rst_load_2 : 6
		p_shl3_cast : 1
		p_shl4_cast : 1
		tmp_20 : 2
		tmp_20_cast : 3
		tmp_21 : 4
		tmp_22 : 4
		rst_addr_2 : 5
		rst_load_1 : 6
		p_shl1_cast : 1
		p_shl2_cast : 1
		tmp_16 : 2
		tmp_16_cast : 3
		tmp_17 : 4
		rst_addr : 5
		rst_load : 6
	State 8
	State 9
		StgValue_264 : 1
		StgValue_267 : 1
		StgValue_270 : 1
		StgValue_273 : 1
		StgValue_276 : 1
		StgValue_279 : 1
		StgValue_282 : 1
		StgValue_285 : 1
		StgValue_288 : 1
		StgValue_291 : 1
		StgValue_294 : 1
		StgValue_297 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_496         |    0    |    23   |
|          | indvar_flatten_next1_fu_509 |    0    |    18   |
|          |   indvar_flatten_op_fu_521  |    0    |    15   |
|          |          y_s_fu_568         |    0    |    15   |
|          |          x_1_fu_602         |    0    |    15   |
|          |          i_1_fu_655         |    0    |    10   |
|          |        tmp_13_fu_676        |    0    |    15   |
|    add   |        tmp_41_fu_813        |    0    |    8    |
|          |        tmp_61_fu_909        |    0    |    8    |
|          |        tmp_56_fu_948        |    0    |    8    |
|          |        tmp_51_fu_987        |    0    |    8    |
|          |        tmp_46_fu_1030       |    0    |    8    |
|          |        tmp_36_fu_1073       |    0    |    8    |
|          |        tmp_69_fu_1088       |    0    |    15   |
|          |        tmp_66_fu_1098       |    0    |    15   |
|----------|-----------------------------|---------|---------|
|          |         tmp_s_fu_555        |    0    |    15   |
|          |       tmp_mid1_fu_641       |    0    |    15   |
|          |        tmp_40_fu_807        |    0    |    8    |
|          |        tmp_65_fu_875        |    0    |    15   |
|          |        tmp_60_fu_903        |    0    |    8    |
|          |        tmp_55_fu_942        |    0    |    8    |
|    sub   |        tmp_50_fu_981        |    0    |    8    |
|          |        tmp_45_fu_1024       |    0    |    8    |
|          |        tmp_35_fu_1067       |    0    |    8    |
|          |        tmp_30_fu_1130       |    0    |    15   |
|          |        tmp_25_fu_1173       |    0    |    15   |
|          |        tmp_20_fu_1216       |    0    |    15   |
|          |        tmp_16_fu_1259       |    0    |    15   |
|----------|-----------------------------|---------|---------|
|          |   exitcond_flatten1_fu_503  |    0    |    13   |
|          |   exitcond_flatten_fu_515   |    0    |    11   |
|          |       exitcond_fu_590       |    0    |    8    |
|          |        tmp_15_fu_743        |    0    |    11   |
|          |        tmp_19_fu_748        |    0    |    11   |
|          |         icmp_fu_762         |    0    |    8    |
|   icmp   |        tmp_29_fu_768        |    0    |    11   |
|          |        tmp_34_fu_773        |    0    |    11   |
|          |        tmp_44_fu_828        |    0    |    11   |
|          |        tmp_49_fu_833        |    0    |    11   |
|          |        tmp_54_fu_838        |    0    |    11   |
|          |        tmp_59_fu_843        |    0    |    11   |
|          |        tmp_64_fu_848        |    0    |    11   |
|----------|-----------------------------|---------|---------|
|    mux   |          pix_fu_706         |    0    |    65   |
|----------|-----------------------------|---------|---------|
|          |  indvar_flatten_next_fu_527 |    0    |    8    |
|          |         x_mid_fu_561        |    0    |    6    |
|          |      y_t_mid2_v_fu_574      |    0    |    5    |
|  select  |        i_mid2_fu_613        |    0    |    2    |
|          |        x_mid2_fu_647        |    0    |    6    |
|          |        tmp_mid_fu_661       |    0    |    8    |
|          |       tmp_mid2_fu_667       |    0    |    8    |
|----------|-----------------------------|---------|---------|
|    xor   | not_exitcond_flatten_fu_585 |    0    |    8    |
|----------|-----------------------------|---------|---------|
|    and   |     exitcond_mid_fu_596     |    0    |    8    |
|----------|-----------------------------|---------|---------|
|          |        tmp_39_fu_608        |    0    |    8    |
|    or    |        tmp_31_fu_1136       |    0    |    0    |
|          |        tmp_26_fu_1179       |    0    |    0    |
|          |        tmp_21_fu_1226       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        x_cast4_fu_535       |    0    |    0    |
|          |      p_shl_cast_fu_551      |    0    |    0    |
|          |     x_cast4_mid1_fu_621     |    0    |    0    |
|          |    p_shl_cast_mid1_fu_637   |    0    |    0    |
|          |        i_cast3_fu_673       |    0    |    0    |
|          |        tmp_14_fu_686        |    0    |    0    |
|          |     p_shl11_cast_fu_792     |    0    |    0    |
|          |     p_shl12_cast_fu_803     |    0    |    0    |
|          |        tmp_42_fu_823        |    0    |    0    |
|          |     p_shl21_cast_fu_860     |    0    |    0    |
|          |     p_shl22_cast_fu_871     |    0    |    0    |
|          |     p_shl19_cast_fu_888     |    0    |    0    |
|          |     p_shl20_cast_fu_899     |    0    |    0    |
|          |        tmp_62_fu_915        |    0    |    0    |
|          |     p_shl17_cast_fu_927     |    0    |    0    |
|          |     p_shl18_cast_fu_938     |    0    |    0    |
|          |        tmp_57_fu_954        |    0    |    0    |
|          |     p_shl15_cast_fu_966     |    0    |    0    |
|          |     p_shl16_cast_fu_977     |    0    |    0    |
|   zext   |        tmp_52_fu_997        |    0    |    0    |
|          |     p_shl13_cast_fu_1009    |    0    |    0    |
|          |     p_shl14_cast_fu_1020    |    0    |    0    |
|          |        tmp_47_fu_1040       |    0    |    0    |
|          |     p_shl9_cast_fu_1052     |    0    |    0    |
|          |     p_shl10_cast_fu_1063    |    0    |    0    |
|          |        tmp_37_fu_1083       |    0    |    0    |
|          |        tmp_70_fu_1093       |    0    |    0    |
|          |        tmp_67_fu_1103       |    0    |    0    |
|          |     p_shl7_cast_fu_1115     |    0    |    0    |
|          |     p_shl8_cast_fu_1126     |    0    |    0    |
|          |        tmp_32_fu_1146       |    0    |    0    |
|          |     p_shl5_cast_fu_1158     |    0    |    0    |
|          |     p_shl6_cast_fu_1169     |    0    |    0    |
|          |        tmp_27_fu_1189       |    0    |    0    |
|          |     p_shl3_cast_fu_1201     |    0    |    0    |
|          |     p_shl4_cast_fu_1212     |    0    |    0    |
|          |        tmp_22_fu_1232       |    0    |    0    |
|          |     p_shl1_cast_fu_1244     |    0    |    0    |
|          |     p_shl2_cast_fu_1255     |    0    |    0    |
|          |        tmp_17_fu_1269       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_539         |    0    |    0    |
|   trunc  |        tmp_24_fu_581        |    0    |    0    |
|          |        tmp_72_fu_625        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         p_shl_fu_543        |    0    |    0    |
|          |      p_shl_mid1_fu_629      |    0    |    0    |
|          |        p_shl11_fu_785       |    0    |    0    |
|          |        p_shl12_fu_796       |    0    |    0    |
|          |        p_shl21_fu_853       |    0    |    0    |
|          |        p_shl22_fu_864       |    0    |    0    |
|          |        p_shl19_fu_881       |    0    |    0    |
|          |        p_shl20_fu_892       |    0    |    0    |
|          |        p_shl17_fu_920       |    0    |    0    |
|          |        p_shl18_fu_931       |    0    |    0    |
|          |        p_shl15_fu_959       |    0    |    0    |
|bitconcatenate|        p_shl16_fu_970       |    0    |    0    |
|          |       p_shl13_fu_1002       |    0    |    0    |
|          |       p_shl14_fu_1013       |    0    |    0    |
|          |        p_shl9_fu_1045       |    0    |    0    |
|          |       p_shl10_fu_1056       |    0    |    0    |
|          |        p_shl7_fu_1108       |    0    |    0    |
|          |        p_shl8_fu_1119       |    0    |    0    |
|          |        p_shl5_fu_1151       |    0    |    0    |
|          |        p_shl6_fu_1162       |    0    |    0    |
|          |        p_shl3_fu_1194       |    0    |    0    |
|          |        p_shl4_fu_1205       |    0    |    0    |
|          |        p_shl1_fu_1237       |    0    |    0    |
|          |        p_shl2_fu_1248       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      tmp_13_cast_fu_682     |    0    |    0    |
|          |      tmp_41_cast_fu_819     |    0    |    0    |
|          |      tmp_51_cast_fu_993     |    0    |    0    |
|          |     tmp_46_cast_fu_1036     |    0    |    0    |
|   sext   |     tmp_36_cast_fu_1079     |    0    |    0    |
|          |     tmp_31_cast_fu_1142     |    0    |    0    |
|          |     tmp_26_cast_fu_1185     |    0    |    0    |
|          |     tmp_20_cast_fu_1222     |    0    |    0    |
|          |     tmp_16_cast_fu_1265     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|        tmp_73_fu_753        |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|        tmp_74_fu_778        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   613   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  exitcond_flatten1_reg_1274 |    1   |
|  exitcond_flatten_reg_1283  |    1   |
|    exitcond_mid_reg_1312    |    1   |
|         i_1_reg_1354        |    2   |
|       i_mid2_reg_1317       |    2   |
|          i_reg_481          |    2   |
|        icmp_reg_1462        |    1   |
| image_buffer_0_addr_reg_1359|    7   |
| image_buffer_10_add_reg_1409|    7   |
| image_buffer_11_add_reg_1414|    7   |
| image_buffer_12_add_reg_1419|    7   |
| image_buffer_13_add_reg_1424|    7   |
| image_buffer_14_add_reg_1429|    7   |
| image_buffer_15_add_reg_1434|    7   |
| image_buffer_1_addr_reg_1364|    7   |
| image_buffer_2_addr_reg_1369|    7   |
| image_buffer_3_addr_reg_1374|    7   |
| image_buffer_4_addr_reg_1379|    7   |
| image_buffer_5_addr_reg_1384|    7   |
| image_buffer_6_addr_reg_1389|    7   |
| image_buffer_7_addr_reg_1394|    7   |
| image_buffer_8_addr_reg_1399|    7   |
| image_buffer_9_addr_reg_1404|    7   |
|   indvar_flatten1_reg_437   |   11   |
|indvar_flatten_next1_reg_1278|   11   |
| indvar_flatten_next_reg_1292|    8   |
|    indvar_flatten_reg_448   |    8   |
|         pix_reg_1439        |    8   |
|           reg_492           |   16   |
|     rst_addr_10_reg_1510    |    6   |
|     rst_addr_11_reg_1546    |    6   |
|     rst_addr_12_reg_1540    |    6   |
|     rst_addr_2_reg_1564     |    6   |
|     rst_addr_3_reg_1558     |    6   |
|     rst_addr_4_reg_1552     |    6   |
|     rst_addr_5_reg_1534     |    6   |
|     rst_addr_6_reg_1478     |    6   |
|     rst_addr_7_reg_1528     |    6   |
|     rst_addr_8_reg_1522     |    6   |
|     rst_addr_9_reg_1516     |    6   |
|      rst_addr_reg_1570      |    6   |
|       tmp_15_reg_1454       |    1   |
|       tmp_19_reg_1458       |    1   |
|       tmp_24_reg_1307       |    4   |
|       tmp_29_reg_1466       |    1   |
|       tmp_34_reg_1470       |    1   |
|       tmp_44_reg_1484       |    1   |
|       tmp_49_reg_1488       |    1   |
|       tmp_54_reg_1492       |    1   |
|       tmp_59_reg_1496       |    1   |
|       tmp_64_reg_1500       |    1   |
|       tmp_65_reg_1504       |    7   |
|       tmp_74_reg_1474       |    1   |
|      tmp_mid1_reg_1344      |    8   |
|        tmp_s_reg_1297       |    8   |
|       x_mid2_reg_1349       |    6   |
|          x_reg_470          |    6   |
|          y_reg_459          |    5   |
|     y_t_mid2_v_reg_1302     |    5   |
+-----------------------------+--------+
|            Total            |   315  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_155 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_167 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_179 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_191 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_203 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_215 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_227 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_239 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_251 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_263 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_275 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_287 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_299 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_311 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_323 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_335 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_382 |  p0  |  18  |   6  |   108  ||    89   |
| grp_access_fu_382 |  p3  |  12  |   6  |   72   ||    53   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   404  || 32.6702 ||   286   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   613  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   32   |    -   |   286  |
|  Register |    -   |   315  |    -   |
+-----------+--------+--------+--------+
|   Total   |   32   |   315  |   899  |
+-----------+--------+--------+--------+
