@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\averaging_filter.vhd":72:8:72:9|Found inferred clock Sigma_Delta_system|PCLK which controls 122 sequential elements including Averaging_Filter_0.filtered_value[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\sigma_delta_lvds_adc.vhd":99:8:99:9|Found inferred clock timer|timer_clock_out_sig_inferred_clock which controls 275 sequential elements including Sigma_Delta_LVDS_ADC_0.pwm_quantized_value[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
