Flow report for Parser_UDP_datagrama
Tue Jan 14 18:21:12 2025
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Flow Summary                                                                         ;
+------------------------------------+-------------------------------------------------+
; Flow Status                        ; Successful - Tue Jan 14 18:21:12 2025           ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Revision Name                      ; Parser_UDP_datagrama                            ;
; Top-level Entity Name              ; Parser_UDP_datagrama                            ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 542 / 6,272 ( 9 % )                             ;
;     Total combinational functions  ; 539 / 6,272 ( 9 % )                             ;
;     Dedicated logic registers      ; 179 / 6,272 ( 3 % )                             ;
; Total registers                    ; 179                                             ;
; Total pins                         ; 122 / 180 ( 68 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                             ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
; Device                             ; EP4CE6F17C6                                     ;
; Timing Models                      ; Final                                           ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------+
; Flow Settings                            ;
+-------------------+----------------------+
; Option            ; Setting              ;
+-------------------+----------------------+
; Start date & time ; 01/14/2025 18:20:44  ;
; Main task         ; Compilation          ;
; Revision Name     ; Parser_UDP_datagrama ;
+-------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                            ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 264510340370478.173687524423072        ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                   ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                 ; <None>        ; --          ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --             ;
; VHDL_INPUT_VERSION                  ; VHDL_2008                              ; VHDL_1993     ; --          ; --             ;
; VHDL_SHOW_LMF_MAPPING_MESSAGES      ; Off                                    ; --            ; --          ; --             ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:12     ; 1.0                     ; 1143 MB             ; 00:00:24                           ;
; Fitter                    ; 00:00:09     ; 1.0                     ; 1417 MB             ; 00:00:11                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 999 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.1                     ; 1046 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1241 MB             ; 00:00:01                           ;
; Total                     ; 00:00:25     ; --                      ; --                  ; 00:00:39                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                           ;
+---------------------------+------------------+-------------+-------------+----------------+
; Module Name               ; Machine Hostname ; OS Name     ; OS Version  ; Processor type ;
+---------------------------+------------------+-------------+-------------+----------------+
; Analysis & Synthesis      ; etf-tk-lab222-w2 ; Fedora Core ; Fedora Core ; x86_64         ;
; Fitter                    ; etf-tk-lab222-w2 ; Fedora Core ; Fedora Core ; x86_64         ;
; Assembler                 ; etf-tk-lab222-w2 ; Fedora Core ; Fedora Core ; x86_64         ;
; TimeQuest Timing Analyzer ; etf-tk-lab222-w2 ; Fedora Core ; Fedora Core ; x86_64         ;
; EDA Netlist Writer        ; etf-tk-lab222-w2 ; Fedora Core ; Fedora Core ; x86_64         ;
+---------------------------+------------------+-------------+-------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama
quartus_fit --read_settings_files=off --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama
quartus_asm --read_settings_files=off --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama
quartus_sta Parser_UDP_datagrama -c Parser_UDP_datagrama
quartus_eda --read_settings_files=off --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama



