Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,102
design__inferred_latch__count,0
design__instance__count,27189
design__instance__area,168632
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,938
design__max_cap_violation__count__corner:nom_tt_025C_1v80,2
power__internal__total,0.0012047701748088002
power__switching__total,0.0005312965367920697
power__leakage__total,1.839750893850578E-7
power__total,0.0017362507060170174
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.5945750726724257
clock__skew__worst_setup__corner:nom_tt_025C_1v80,1.0945751281835785
timing__hold__ws__corner:nom_tt_025C_1v80,0.27704628264569264
timing__setup__ws__corner:nom_tt_025C_1v80,57.3175123587255
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.277046
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,84.261368
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,733
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,938
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,1.3236065951246332
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.823606650635786
timing__hold__ws__corner:nom_ss_100C_1v60,0.8286778164887886
timing__setup__ws__corner:nom_ss_100C_1v60,54.39475868136143
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.828678
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,67.615372
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,938
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,2
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.3370904484290843
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.8118245194760324
timing__hold__ws__corner:nom_ff_n40C_1v95,0.07681711040246807
timing__setup__ws__corner:nom_ff_n40C_1v95,58.285122378222134
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.076817
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,90.362846
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,837
design__max_fanout_violation__count,938
design__max_cap_violation__count,11
clock__skew__worst_hold,1.3538126558545003
clock__skew__worst_setup,0.7992139398718736
timing__hold__ws,0.07681711040246807
timing__setup__ws,54.34709192058486
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.076817
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,67.167305
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 400.0
design__core__bbox,5.52 10.88 794.42 388.96
flow__warnings__count,1
flow__errors__count,0
design__io,713
design__die__area,320000
design__core__area,298267
design__instance__count__stdcell,27189
design__instance__area__stdcell,168632
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.565371
design__instance__utilization__stdcell,0.565371
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,711
design__io__hpwl,103536522
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,462962
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1492
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,13710
route__net__special,2
route__drc_errors__iter:1,12037
route__wirelength__iter:1,601500
route__drc_errors__iter:2,4291
route__wirelength__iter:2,596158
route__drc_errors__iter:3,3926
route__wirelength__iter:3,594445
route__drc_errors__iter:4,372
route__wirelength__iter:4,593472
route__drc_errors__iter:5,9
route__wirelength__iter:5,593406
route__drc_errors__iter:6,0
route__wirelength__iter:6,593400
route__drc_errors,0
route__wirelength,593400
route__vias,114836
route__vias__singlecut,114836
route__vias__multicut,0
design__disconnected_pin__count,325
design__critical_disconnected_pin__count,0
route__wirelength__max,1163.35
timing__unannotated_net__count__corner:nom_tt_025C_1v80,649
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,649
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,649
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,938
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.5757853246053518
clock__skew__worst_setup__corner:min_tt_025C_1v80,1.0757853801165045
timing__hold__ws__corner:min_tt_025C_1v80,0.2774955899164657
timing__setup__ws__corner:min_tt_025C_1v80,57.33988379739362
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.277496
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,84.498268
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,649
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,594
design__max_fanout_violation__count__corner:min_ss_100C_1v60,938
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,1.2910615164603336
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.7910615719714864
timing__hold__ws__corner:min_ss_100C_1v60,0.8198815192159072
timing__setup__ws__corner:min_ss_100C_1v60,54.43567528595738
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.819881
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,68.070450
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,649
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,938
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.3296698840560756
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.7992139398718736
timing__hold__ws__corner:min_ff_n40C_1v95,0.076840869175867
timing__setup__ws__corner:min_ff_n40C_1v95,58.30034575676634
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.076841
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,90.523804
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,649
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,938
design__max_cap_violation__count__corner:max_tt_025C_1v80,10
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.6117965196505595
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.1117965751617123
timing__hold__ws__corner:max_tt_025C_1v80,0.2788724885505472
timing__setup__ws__corner:max_tt_025C_1v80,57.29205005906942
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.278872
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,84.021133
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,649
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,837
design__max_fanout_violation__count__corner:max_ss_100C_1v60,938
design__max_cap_violation__count__corner:max_ss_100C_1v60,11
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.3538126558545003
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.8538127113656533
timing__hold__ws__corner:max_ss_100C_1v60,0.8404521760871498
timing__setup__ws__corner:max_ss_100C_1v60,54.34709192058486
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.840452
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,67.167305
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,649
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,938
design__max_cap_violation__count__corner:max_ff_n40C_1v95,9
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3488593124233183
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.823766633778159
timing__hold__ws__corner:max_ff_n40C_1v95,0.07948775196373478
timing__setup__ws__corner:max_ff_n40C_1v95,58.267426310887544
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.079488
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,90.193794
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,649
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,649
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000765697
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000581737
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000121936
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000581737
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000012200000000000000083201674716537610265731927938759326934814453125
ir__drop__worst,0.000076600000000000005215793075219465890768333338201045989990234375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
