// Seed: 1461880663
module module_0;
  wire id_1;
  wire id_3;
  supply0 id_4;
  wire id_5;
  assign id_4 = 1;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input logic id_2,
    input logic id_3,
    input logic id_4
);
  supply1 id_6;
  module_0 modCall_1 ();
  assign id_6 = id_1;
  reg id_7;
  function id_8;
    logic id_9;
    begin : LABEL_0
      id_7 <= id_3;
    end
  endfunction
  assign id_0 = id_8;
  id_10(
      1, (id_8), id_2 || 1'b0
  );
  always id_7 = 1;
  wire id_11;
  wire id_12, id_13;
  wire id_14;
  wire id_15;
endmodule
