Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Oct 26 06:58:52 2025
| Host         : LAPTOP-6I567M9C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Block_Diagram_ADC_wrapper_timing_summary_routed.rpt -pb Block_Diagram_ADC_wrapper_timing_summary_routed.pb -rpx Block_Diagram_ADC_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Block_Diagram_ADC_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   3           
TIMING-9   Warning   Unknown CDC Logic              1           
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.058        0.000                      0                 6042        0.040        0.000                      0                 6042        3.000        0.000                       0                  2448  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                ------------       ----------      --------------
Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
CLK_IN                                                               {0.000 5.000}      10.000          100.000         
  clk_out1_Block_Diagram_ADC_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_Block_Diagram_ADC_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.490        0.000                      0                  222        0.064        0.000                      0                  222       15.686        0.000                       0                   234  
Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.587        0.000                      0                   47        0.217        0.000                      0                   47       16.166        0.000                       0                    41  
CLK_IN                                                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_Block_Diagram_ADC_clk_wiz_1_0                                   2.058        0.000                      0                 5709        0.040        0.000                      0                 5709        3.750        0.000                       0                  2169  
  clkfbout_Block_Diagram_ADC_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                              From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              ----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                       clk_out1_Block_Diagram_ADC_clk_wiz_1_0  clk_out1_Block_Diagram_ADC_clk_wiz_1_0        3.906        0.000                      0                   64        1.536        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                           From Clock                                                           To Clock                                                           
----------                                                           ----------                                                           --------                                                           
(none)                                                                                                                                    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                               Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                               clk_out1_Block_Diagram_ADC_clk_wiz_1_0                               Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                                    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                               Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                               clk_out1_Block_Diagram_ADC_clk_wiz_1_0                               Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                                                                                                    clk_out1_Block_Diagram_ADC_clk_wiz_1_0                               
(none)                                                               Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_Block_Diagram_ADC_clk_wiz_1_0                               
(none)                                                               Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_Block_Diagram_ADC_clk_wiz_1_0                               
(none)                                                               clk_out1_Block_Diagram_ADC_clk_wiz_1_0                               clk_out1_Block_Diagram_ADC_clk_wiz_1_0                               


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                              From Clock                              To Clock                              
----------                              ----------                              --------                              
(none)                                  clk_out1_Block_Diagram_ADC_clk_wiz_1_0                                          
(none)                                  clkfbout_Block_Diagram_ADC_clk_wiz_1_0                                          
(none)                                                                          clk_out1_Block_Diagram_ADC_clk_wiz_1_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.490ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.077ns  (logic 0.772ns (25.088%)  route 2.305ns (74.912%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 36.682 - 33.333 ) 
    Source Clock Delay      (SCD):    3.777ns = ( 20.444 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.601    20.444    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDRE (Prop_fdre_C_Q)         0.524    20.968 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.683    21.651    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y131        LUT6 (Prop_lut6_I0_O)        0.124    21.775 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.243    23.018    <hidden>
    SLICE_X56Y124        LUT3 (Prop_lut3_I2_O)        0.124    23.142 r  <hidden>
                         net (fo=1, routed)           0.379    23.521    <hidden>
    SLICE_X56Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.475    36.682    <hidden>
    SLICE_X56Y124        FDRE                                         r  <hidden>
                         clock pessimism              0.380    37.062    
                         clock uncertainty           -0.035    37.027    
    SLICE_X56Y124        FDRE (Setup_fdre_C_D)       -0.016    37.011    <hidden>
  -------------------------------------------------------------------
                         required time                         37.011    
                         arrival time                         -23.521    
  -------------------------------------------------------------------
                         slack                                 13.490    

Slack (MET) :             13.855ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.807ns  (logic 0.772ns (27.498%)  route 2.035ns (72.502%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 36.682 - 33.333 ) 
    Source Clock Delay      (SCD):    3.777ns = ( 20.444 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.601    20.444    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDRE (Prop_fdre_C_Q)         0.524    20.968 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.683    21.651    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y131        LUT6 (Prop_lut6_I0_O)        0.124    21.775 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.353    23.127    <hidden>
    SLICE_X56Y124        LUT6 (Prop_lut6_I4_O)        0.124    23.251 r  <hidden>
                         net (fo=1, routed)           0.000    23.251    <hidden>
    SLICE_X56Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.475    36.682    <hidden>
    SLICE_X56Y124        FDRE                                         r  <hidden>
                         clock pessimism              0.380    37.062    
                         clock uncertainty           -0.035    37.027    
    SLICE_X56Y124        FDRE (Setup_fdre_C_D)        0.079    37.106    <hidden>
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                         -23.251    
  -------------------------------------------------------------------
                         slack                                 13.855    

Slack (MET) :             13.855ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.766ns (29.777%)  route 1.806ns (70.223%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.356ns = ( 20.023 - 16.667 ) 
    Source Clock Delay      (SCD):    3.776ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.600     3.776    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y131        FDRE (Prop_fdre_C_Q)         0.518     4.294 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           1.006     5.300    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_6
    SLICE_X54Y131        LUT6 (Prop_lut6_I1_O)        0.124     5.424 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.466     5.890    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X54Y131        LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.335     6.349    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X56Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    18.450    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.541 f  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.482    20.023    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.380    20.403    
                         clock uncertainty           -0.035    20.368    
    SLICE_X56Y131        FDRE (Setup_fdre_C_CE)      -0.164    20.204    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.204    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                 13.855    

Slack (MET) :             13.952ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.708ns  (logic 0.772ns (28.507%)  route 1.936ns (71.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 36.682 - 33.333 ) 
    Source Clock Delay      (SCD):    3.777ns = ( 20.444 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.601    20.444    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDRE (Prop_fdre_C_Q)         0.524    20.968 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.683    21.651    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y131        LUT6 (Prop_lut6_I0_O)        0.124    21.775 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.253    23.028    <hidden>
    SLICE_X56Y124        LUT2 (Prop_lut2_I0_O)        0.124    23.152 r  <hidden>
                         net (fo=1, routed)           0.000    23.152    <hidden>
    SLICE_X56Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.475    36.682    <hidden>
    SLICE_X56Y124        FDRE                                         r  <hidden>
                         clock pessimism              0.380    37.062    
                         clock uncertainty           -0.035    37.027    
    SLICE_X56Y124        FDRE (Setup_fdre_C_D)        0.077    37.104    <hidden>
  -------------------------------------------------------------------
                         required time                         37.104    
                         arrival time                         -23.152    
  -------------------------------------------------------------------
                         slack                                 13.952    

Slack (MET) :             13.966ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.714ns  (logic 0.772ns (28.443%)  route 1.942ns (71.557%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 36.685 - 33.333 ) 
    Source Clock Delay      (SCD):    3.777ns = ( 20.444 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.601    20.444    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDRE (Prop_fdre_C_Q)         0.524    20.968 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.683    21.651    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y131        LUT6 (Prop_lut6_I0_O)        0.124    21.775 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.260    23.034    <hidden>
    SLICE_X56Y127        LUT3 (Prop_lut3_I1_O)        0.124    23.158 r  <hidden>
                         net (fo=1, routed)           0.000    23.158    <hidden>
    SLICE_X56Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.478    36.685    <hidden>
    SLICE_X56Y127        FDRE                                         r  <hidden>
                         clock pessimism              0.397    37.082    
                         clock uncertainty           -0.035    37.047    
    SLICE_X56Y127        FDRE (Setup_fdre_C_D)        0.077    37.124    <hidden>
  -------------------------------------------------------------------
                         required time                         37.124    
                         arrival time                         -23.158    
  -------------------------------------------------------------------
                         slack                                 13.966    

Slack (MET) :             13.972ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.641ns  (logic 0.772ns (29.228%)  route 1.869ns (70.772%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 36.683 - 33.333 ) 
    Source Clock Delay      (SCD):    3.777ns = ( 20.444 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.601    20.444    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDRE (Prop_fdre_C_Q)         0.524    20.968 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.683    21.651    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y131        LUT6 (Prop_lut6_I0_O)        0.124    21.775 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.187    22.961    <hidden>
    SLICE_X55Y126        LUT4 (Prop_lut4_I2_O)        0.124    23.085 r  <hidden>
                         net (fo=1, routed)           0.000    23.085    <hidden>
    SLICE_X55Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.476    36.683    <hidden>
    SLICE_X55Y126        FDRE                                         r  <hidden>
                         clock pessimism              0.380    37.063    
                         clock uncertainty           -0.035    37.028    
    SLICE_X55Y126        FDRE (Setup_fdre_C_D)        0.029    37.057    <hidden>
  -------------------------------------------------------------------
                         required time                         37.057    
                         arrival time                         -23.085    
  -------------------------------------------------------------------
                         slack                                 13.972    

Slack (MET) :             13.972ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.643ns  (logic 0.772ns (29.206%)  route 1.871ns (70.794%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 36.683 - 33.333 ) 
    Source Clock Delay      (SCD):    3.777ns = ( 20.444 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.601    20.444    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDRE (Prop_fdre_C_Q)         0.524    20.968 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.683    21.651    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y131        LUT6 (Prop_lut6_I0_O)        0.124    21.775 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.189    22.963    <hidden>
    SLICE_X55Y126        LUT6 (Prop_lut6_I4_O)        0.124    23.087 r  <hidden>
                         net (fo=1, routed)           0.000    23.087    <hidden>
    SLICE_X55Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.476    36.683    <hidden>
    SLICE_X55Y126        FDRE                                         r  <hidden>
                         clock pessimism              0.380    37.063    
                         clock uncertainty           -0.035    37.028    
    SLICE_X55Y126        FDRE (Setup_fdre_C_D)        0.031    37.059    <hidden>
  -------------------------------------------------------------------
                         required time                         37.059    
                         arrival time                         -23.087    
  -------------------------------------------------------------------
                         slack                                 13.972    

Slack (MET) :             13.981ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.740ns  (logic 0.798ns (29.122%)  route 1.942ns (70.878%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 36.685 - 33.333 ) 
    Source Clock Delay      (SCD):    3.777ns = ( 20.444 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.601    20.444    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDRE (Prop_fdre_C_Q)         0.524    20.968 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.683    21.651    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y131        LUT6 (Prop_lut6_I0_O)        0.124    21.775 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.260    23.034    <hidden>
    SLICE_X56Y127        LUT4 (Prop_lut4_I2_O)        0.150    23.184 r  <hidden>
                         net (fo=1, routed)           0.000    23.184    <hidden>
    SLICE_X56Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.478    36.685    <hidden>
    SLICE_X56Y127        FDRE                                         r  <hidden>
                         clock pessimism              0.397    37.082    
                         clock uncertainty           -0.035    37.047    
    SLICE_X56Y127        FDRE (Setup_fdre_C_D)        0.118    37.165    <hidden>
  -------------------------------------------------------------------
                         required time                         37.165    
                         arrival time                         -23.184    
  -------------------------------------------------------------------
                         slack                                 13.981    

Slack (MET) :             13.990ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.669ns  (logic 0.800ns (29.970%)  route 1.869ns (70.030%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 36.683 - 33.333 ) 
    Source Clock Delay      (SCD):    3.777ns = ( 20.444 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.601    20.444    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDRE (Prop_fdre_C_Q)         0.524    20.968 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.683    21.651    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X55Y131        LUT6 (Prop_lut6_I0_O)        0.124    21.775 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.187    22.961    <hidden>
    SLICE_X55Y126        LUT5 (Prop_lut5_I3_O)        0.152    23.113 r  <hidden>
                         net (fo=1, routed)           0.000    23.113    <hidden>
    SLICE_X55Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.476    36.683    <hidden>
    SLICE_X55Y126        FDRE                                         r  <hidden>
                         clock pessimism              0.380    37.063    
                         clock uncertainty           -0.035    37.028    
    SLICE_X55Y126        FDRE (Setup_fdre_C_D)        0.075    37.103    <hidden>
  -------------------------------------------------------------------
                         required time                         37.103    
                         arrival time                         -23.113    
  -------------------------------------------------------------------
                         slack                                 13.990    

Slack (MET) :             14.590ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.093ns  (logic 0.772ns (36.883%)  route 1.321ns (63.117%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns = ( 36.688 - 33.333 ) 
    Source Clock Delay      (SCD):    3.777ns = ( 20.444 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.601    20.444    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X56Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDRE (Prop_fdre_C_Q)         0.524    20.968 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.470    21.438    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X55Y130        LUT6 (Prop_lut6_I4_O)        0.124    21.562 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.851    22.413    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X56Y129        LUT6 (Prop_lut6_I1_O)        0.124    22.537 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.537    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X56Y129        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.481    36.688    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y129        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.397    37.085    
                         clock uncertainty           -0.035    37.050    
    SLICE_X56Y129        FDRE (Setup_fdre_C_D)        0.077    37.127    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         37.127    
                         arrival time                         -22.537    
  -------------------------------------------------------------------
                         slack                                 14.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.340%)  route 0.258ns (64.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.419    <hidden>
    SLICE_X52Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE (Prop_fdre_C_Q)         0.141     1.560 r  <hidden>
                         net (fo=2, routed)           0.258     1.818    <hidden>
    SLICE_X40Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.831     1.828    <hidden>
    SLICE_X40Y113        FDRE                                         r  <hidden>
                         clock pessimism             -0.140     1.688    
    SLICE_X40Y113        FDRE (Hold_fdre_C_D)         0.066     1.754    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.421    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y139        FDPE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y139        FDPE (Prop_fdpe_C_Q)         0.128     1.549 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.059     1.608    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X56Y139        SRL16E                                       r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.826    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y139        SRL16E                                       r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.392     1.434    
    SLICE_X56Y139        SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.489    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.420    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y139        FDCE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y139        FDCE (Prop_fdce_C_Q)         0.141     1.561 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.617    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X55Y139        FDPE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.825    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y139        FDPE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.405     1.420    
    SLICE_X55Y139        FDPE (Hold_fdpe_C_D)         0.075     1.495    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.421    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y139        FDCE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y139        FDCE (Prop_fdce_C_Q)         0.141     1.562 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.618    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X57Y139        FDPE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.826    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y139        FDPE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.405     1.421    
    SLICE_X57Y139        FDPE (Hold_fdpe_C_D)         0.075     1.496    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.419    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y135        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y135        FDRE (Prop_fdre_C_Q)         0.141     1.560 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/Q
                         net (fo=5, routed)           0.110     1.671    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[3]
    SLICE_X56Y135        LUT5 (Prop_lut5_I0_O)        0.048     1.719 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.719    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[2]_i_1_n_0
    SLICE_X56Y135        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.823    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y135        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C
                         clock pessimism             -0.391     1.432    
    SLICE_X56Y135        FDRE (Hold_fdre_C_D)         0.133     1.565    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.421    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y138        FDPE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y138        FDPE (Prop_fdpe_C_Q)         0.141     1.562 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.144     1.706    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X56Y139        SRL16E                                       r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.826    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y139        SRL16E                                       r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.389     1.437    
    SLICE_X56Y139        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.552    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.556     1.418    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y134        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y134        FDRE (Prop_fdre_C_Q)         0.141     1.559 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/Q
                         net (fo=4, routed)           0.114     1.674    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[4]
    SLICE_X54Y134        LUT5 (Prop_lut5_I4_O)        0.045     1.719 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[3]_i_1/O
                         net (fo=1, routed)           0.000     1.719    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[3]
    SLICE_X54Y134        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.823     1.821    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y134        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                         clock pessimism             -0.390     1.431    
    SLICE_X54Y134        FDRE (Hold_fdre_C_D)         0.121     1.552    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.426    <hidden>
    SLICE_X33Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.141     1.567 r  <hidden>
                         net (fo=2, routed)           0.113     1.680    <hidden>
    SLICE_X31Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.833     1.831    <hidden>
    SLICE_X31Y112        FDRE                                         r  <hidden>
                         clock pessimism             -0.390     1.441    
    SLICE_X31Y112        FDRE (Hold_fdre_C_D)         0.072     1.513    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.426    <hidden>
    SLICE_X33Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.141     1.567 r  <hidden>
                         net (fo=2, routed)           0.112     1.679    <hidden>
    SLICE_X31Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.833     1.831    <hidden>
    SLICE_X31Y112        FDRE                                         r  <hidden>
                         clock pessimism             -0.390     1.441    
    SLICE_X31Y112        FDRE (Hold_fdre_C_D)         0.066     1.507    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.859%)  route 0.141ns (43.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.547     1.409    <hidden>
    SLICE_X53Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDRE (Prop_fdre_C_Q)         0.141     1.550 f  <hidden>
                         net (fo=2, routed)           0.141     1.691    <hidden>
    SLICE_X54Y125        LUT5 (Prop_lut5_I2_O)        0.045     1.736 r  <hidden>
                         net (fo=1, routed)           0.000     1.736    <hidden>
    SLICE_X54Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.813     1.811    <hidden>
    SLICE_X54Y125        FDRE                                         r  <hidden>
                         clock pessimism             -0.369     1.442    
    SLICE_X54Y125        FDRE (Hold_fdre_C_D)         0.120     1.562    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X54Y139  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X57Y139  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X56Y139  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X54Y139  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X55Y139  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X55Y139  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X56Y139  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X54Y139  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X57Y138  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X56Y139  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y139  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X56Y139  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y139  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X56Y139  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y139  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X56Y133  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y133  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X56Y133  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y133  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y139  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y139  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y139  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y139  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y139  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y139  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y133  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y133  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y133  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y133  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.587ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.727ns  (logic 0.831ns (17.580%)  route 3.896ns (82.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns = ( 36.528 - 33.333 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600    20.263    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.459    20.722 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.149    21.871    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.124    21.995 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.665    22.660    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I0_O)        0.124    22.784 f  <hidden>
                         net (fo=7, routed)           0.841    23.625    <hidden>
    SLICE_X57Y130        LUT5 (Prop_lut5_I4_O)        0.124    23.749 r  <hidden>
                         net (fo=9, routed)           1.241    24.990    <hidden>
    SLICE_X51Y125        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.481    36.528    <hidden>
    SLICE_X51Y125        FDCE                                         r  <hidden>
                         clock pessimism              0.289    36.817    
                         clock uncertainty           -0.035    36.782    
    SLICE_X51Y125        FDCE (Setup_fdce_C_CE)      -0.205    36.577    <hidden>
  -------------------------------------------------------------------
                         required time                         36.577    
                         arrival time                         -24.990    
  -------------------------------------------------------------------
                         slack                                 11.587    

Slack (MET) :             11.821ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.563ns  (logic 0.831ns (18.210%)  route 3.732ns (81.790%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns = ( 36.527 - 33.333 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600    20.263    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.459    20.722 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.149    21.871    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.124    21.995 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.665    22.660    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I0_O)        0.124    22.784 f  <hidden>
                         net (fo=7, routed)           1.019    23.804    <hidden>
    SLICE_X56Y130        LUT5 (Prop_lut5_I4_O)        0.124    23.928 r  <hidden>
                         net (fo=2, routed)           0.899    24.826    <hidden>
    SLICE_X55Y120        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.480    36.527    <hidden>
    SLICE_X55Y120        FDCE                                         r  <hidden>
                         clock pessimism              0.360    36.887    
                         clock uncertainty           -0.035    36.852    
    SLICE_X55Y120        FDCE (Setup_fdce_C_CE)      -0.205    36.647    <hidden>
  -------------------------------------------------------------------
                         required time                         36.647    
                         arrival time                         -24.826    
  -------------------------------------------------------------------
                         slack                                 11.821    

Slack (MET) :             11.821ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.563ns  (logic 0.831ns (18.210%)  route 3.732ns (81.790%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns = ( 36.527 - 33.333 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600    20.263    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.459    20.722 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.149    21.871    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.124    21.995 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.665    22.660    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I0_O)        0.124    22.784 f  <hidden>
                         net (fo=7, routed)           1.019    23.804    <hidden>
    SLICE_X56Y130        LUT5 (Prop_lut5_I4_O)        0.124    23.928 r  <hidden>
                         net (fo=2, routed)           0.899    24.826    <hidden>
    SLICE_X55Y120        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.480    36.527    <hidden>
    SLICE_X55Y120        FDCE                                         r  <hidden>
                         clock pessimism              0.360    36.887    
                         clock uncertainty           -0.035    36.852    
    SLICE_X55Y120        FDCE (Setup_fdce_C_CE)      -0.205    36.647    <hidden>
  -------------------------------------------------------------------
                         required time                         36.647    
                         arrival time                         -24.826    
  -------------------------------------------------------------------
                         slack                                 11.821    

Slack (MET) :             11.933ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.419ns  (logic 0.831ns (18.806%)  route 3.588ns (81.194%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns = ( 36.530 - 33.333 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600    20.263    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.459    20.722 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.149    21.871    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.124    21.995 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.665    22.660    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I0_O)        0.124    22.784 f  <hidden>
                         net (fo=7, routed)           0.841    23.625    <hidden>
    SLICE_X57Y130        LUT5 (Prop_lut5_I4_O)        0.124    23.749 r  <hidden>
                         net (fo=9, routed)           0.932    24.682    <hidden>
    SLICE_X50Y123        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.483    36.530    <hidden>
    SLICE_X50Y123        FDCE                                         r  <hidden>
                         clock pessimism              0.289    36.819    
                         clock uncertainty           -0.035    36.784    
    SLICE_X50Y123        FDCE (Setup_fdce_C_CE)      -0.169    36.615    <hidden>
  -------------------------------------------------------------------
                         required time                         36.615    
                         arrival time                         -24.682    
  -------------------------------------------------------------------
                         slack                                 11.933    

Slack (MET) :             12.123ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.261ns  (logic 0.831ns (19.500%)  route 3.430ns (80.500%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns = ( 36.527 - 33.333 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600    20.263    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.459    20.722 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.149    21.871    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.124    21.995 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.665    22.660    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I0_O)        0.124    22.784 f  <hidden>
                         net (fo=7, routed)           0.841    23.625    <hidden>
    SLICE_X57Y130        LUT5 (Prop_lut5_I4_O)        0.124    23.749 r  <hidden>
                         net (fo=9, routed)           0.775    24.524    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.480    36.527    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
                         clock pessimism              0.360    36.887    
                         clock uncertainty           -0.035    36.852    
    SLICE_X52Y119        FDRE (Setup_fdre_C_CE)      -0.205    36.647    <hidden>
  -------------------------------------------------------------------
                         required time                         36.647    
                         arrival time                         -24.524    
  -------------------------------------------------------------------
                         slack                                 12.123    

Slack (MET) :             12.123ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.261ns  (logic 0.831ns (19.500%)  route 3.430ns (80.500%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns = ( 36.527 - 33.333 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600    20.263    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.459    20.722 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.149    21.871    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.124    21.995 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.665    22.660    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I0_O)        0.124    22.784 f  <hidden>
                         net (fo=7, routed)           0.841    23.625    <hidden>
    SLICE_X57Y130        LUT5 (Prop_lut5_I4_O)        0.124    23.749 r  <hidden>
                         net (fo=9, routed)           0.775    24.524    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.480    36.527    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
                         clock pessimism              0.360    36.887    
                         clock uncertainty           -0.035    36.852    
    SLICE_X52Y119        FDRE (Setup_fdre_C_CE)      -0.205    36.647    <hidden>
  -------------------------------------------------------------------
                         required time                         36.647    
                         arrival time                         -24.524    
  -------------------------------------------------------------------
                         slack                                 12.123    

Slack (MET) :             12.123ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.261ns  (logic 0.831ns (19.500%)  route 3.430ns (80.500%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns = ( 36.527 - 33.333 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600    20.263    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.459    20.722 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.149    21.871    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.124    21.995 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.665    22.660    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I0_O)        0.124    22.784 f  <hidden>
                         net (fo=7, routed)           0.841    23.625    <hidden>
    SLICE_X57Y130        LUT5 (Prop_lut5_I4_O)        0.124    23.749 r  <hidden>
                         net (fo=9, routed)           0.775    24.524    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.480    36.527    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
                         clock pessimism              0.360    36.887    
                         clock uncertainty           -0.035    36.852    
    SLICE_X52Y119        FDRE (Setup_fdre_C_CE)      -0.205    36.647    <hidden>
  -------------------------------------------------------------------
                         required time                         36.647    
                         arrival time                         -24.524    
  -------------------------------------------------------------------
                         slack                                 12.123    

Slack (MET) :             12.123ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.261ns  (logic 0.831ns (19.500%)  route 3.430ns (80.500%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns = ( 36.527 - 33.333 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600    20.263    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.459    20.722 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.149    21.871    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.124    21.995 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.665    22.660    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I0_O)        0.124    22.784 f  <hidden>
                         net (fo=7, routed)           0.841    23.625    <hidden>
    SLICE_X57Y130        LUT5 (Prop_lut5_I4_O)        0.124    23.749 r  <hidden>
                         net (fo=9, routed)           0.775    24.524    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.480    36.527    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
                         clock pessimism              0.360    36.887    
                         clock uncertainty           -0.035    36.852    
    SLICE_X52Y119        FDRE (Setup_fdre_C_CE)      -0.205    36.647    <hidden>
  -------------------------------------------------------------------
                         required time                         36.647    
                         arrival time                         -24.524    
  -------------------------------------------------------------------
                         slack                                 12.123    

Slack (MET) :             12.123ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.261ns  (logic 0.831ns (19.500%)  route 3.430ns (80.500%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns = ( 36.527 - 33.333 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600    20.263    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.459    20.722 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.149    21.871    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.124    21.995 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.665    22.660    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I0_O)        0.124    22.784 f  <hidden>
                         net (fo=7, routed)           0.841    23.625    <hidden>
    SLICE_X57Y130        LUT5 (Prop_lut5_I4_O)        0.124    23.749 r  <hidden>
                         net (fo=9, routed)           0.775    24.524    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.480    36.527    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
                         clock pessimism              0.360    36.887    
                         clock uncertainty           -0.035    36.852    
    SLICE_X52Y119        FDRE (Setup_fdre_C_CE)      -0.205    36.647    <hidden>
  -------------------------------------------------------------------
                         required time                         36.647    
                         arrival time                         -24.524    
  -------------------------------------------------------------------
                         slack                                 12.123    

Slack (MET) :             12.139ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.279ns  (logic 0.831ns (19.421%)  route 3.448ns (80.578%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.192ns = ( 36.525 - 33.333 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600    20.263    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.459    20.722 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.149    21.871    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.124    21.995 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.665    22.660    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I0_O)        0.124    22.784 f  <hidden>
                         net (fo=7, routed)           0.841    23.625    <hidden>
    SLICE_X57Y130        LUT5 (Prop_lut5_I4_O)        0.124    23.749 r  <hidden>
                         net (fo=9, routed)           0.792    24.542    <hidden>
    SLICE_X56Y122        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.478    36.525    <hidden>
    SLICE_X56Y122        FDCE                                         r  <hidden>
                         clock pessimism              0.360    36.885    
                         clock uncertainty           -0.035    36.850    
    SLICE_X56Y122        FDCE (Setup_fdce_C_CE)      -0.169    36.681    <hidden>
  -------------------------------------------------------------------
                         required time                         36.681    
                         arrival time                         -24.542    
  -------------------------------------------------------------------
                         slack                                 12.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.554     1.281    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDRE (Prop_fdre_C_Q)         0.141     1.422 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.123     1.544    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X55Y132        LUT6 (Prop_lut6_I5_O)        0.045     1.589 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.589    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X55Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.821     1.671    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.390     1.281    
    SLICE_X55Y132        FDRE (Hold_fdre_C_D)         0.092     1.373    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553     1.280    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.141     1.421 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.168     1.589    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X55Y131        LUT3 (Prop_lut3_I2_O)        0.045     1.634 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.634    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X55Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.820     1.670    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.390     1.280    
    SLICE_X55Y131        FDRE (Hold_fdre_C_D)         0.091     1.371    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.554     1.281    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDRE (Prop_fdre_C_Q)         0.141     1.422 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.590    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X55Y132        LUT6 (Prop_lut6_I5_O)        0.045     1.635 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.635    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X55Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.821     1.671    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.390     1.281    
    SLICE_X55Y132        FDRE (Hold_fdre_C_D)         0.091     1.372    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.569ns  (logic 0.191ns (33.568%)  route 0.378ns (66.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 18.336 - 16.667 ) 
    Source Clock Delay      (SCD):    1.283ns = ( 17.949 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.949    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y134        FDCE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y134        FDCE (Prop_fdce_C_Q)         0.146    18.095 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.197    18.292    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X52Y134        LUT5 (Prop_lut5_I4_O)        0.045    18.337 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.518    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.820    18.336    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.376    17.960    
    SLICE_X53Y131        FDRE (Hold_fdre_C_CE)       -0.032    17.928    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.928    
                         arrival time                          18.518    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.569ns  (logic 0.191ns (33.568%)  route 0.378ns (66.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 18.336 - 16.667 ) 
    Source Clock Delay      (SCD):    1.283ns = ( 17.949 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.949    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y134        FDCE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y134        FDCE (Prop_fdce_C_Q)         0.146    18.095 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.197    18.292    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X52Y134        LUT5 (Prop_lut5_I4_O)        0.045    18.337 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.518    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.820    18.336    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.376    17.960    
    SLICE_X53Y131        FDRE (Hold_fdre_C_CE)       -0.032    17.928    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.928    
                         arrival time                          18.518    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.569ns  (logic 0.191ns (33.568%)  route 0.378ns (66.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 18.336 - 16.667 ) 
    Source Clock Delay      (SCD):    1.283ns = ( 17.949 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.949    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y134        FDCE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y134        FDCE (Prop_fdce_C_Q)         0.146    18.095 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.197    18.292    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X52Y134        LUT5 (Prop_lut5_I4_O)        0.045    18.337 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.518    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.820    18.336    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.376    17.960    
    SLICE_X53Y131        FDRE (Hold_fdre_C_CE)       -0.032    17.928    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.928    
                         arrival time                          18.518    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.569ns  (logic 0.191ns (33.568%)  route 0.378ns (66.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 18.336 - 16.667 ) 
    Source Clock Delay      (SCD):    1.283ns = ( 17.949 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.949    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y134        FDCE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y134        FDCE (Prop_fdce_C_Q)         0.146    18.095 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.197    18.292    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X52Y134        LUT5 (Prop_lut5_I4_O)        0.045    18.337 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.518    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.820    18.336    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.376    17.960    
    SLICE_X53Y131        FDRE (Hold_fdre_C_CE)       -0.032    17.928    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.928    
                         arrival time                          18.518    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.695ns  (logic 0.191ns (27.470%)  route 0.504ns (72.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 18.337 - 16.667 ) 
    Source Clock Delay      (SCD):    1.283ns = ( 17.949 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.949    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y134        FDCE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y134        FDCE (Prop_fdce_C_Q)         0.146    18.095 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.197    18.292    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X52Y134        LUT5 (Prop_lut5_I4_O)        0.045    18.337 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.308    18.645    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.821    18.337    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.376    17.961    
    SLICE_X52Y132        FDRE (Hold_fdre_C_CE)       -0.032    17.929    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.929    
                         arrival time                          18.645    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.695ns  (logic 0.191ns (27.470%)  route 0.504ns (72.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 18.337 - 16.667 ) 
    Source Clock Delay      (SCD):    1.283ns = ( 17.949 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.949    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y134        FDCE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y134        FDCE (Prop_fdce_C_Q)         0.146    18.095 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.197    18.292    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X52Y134        LUT5 (Prop_lut5_I4_O)        0.045    18.337 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.308    18.645    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.821    18.337    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.376    17.961    
    SLICE_X52Y132        FDRE (Hold_fdre_C_CE)       -0.032    17.929    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.929    
                         arrival time                          18.645    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.695ns  (logic 0.191ns (27.470%)  route 0.504ns (72.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 18.337 - 16.667 ) 
    Source Clock Delay      (SCD):    1.283ns = ( 17.949 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.949    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y134        FDCE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y134        FDCE (Prop_fdce_C_Q)         0.146    18.095 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.197    18.292    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X52Y134        LUT5 (Prop_lut5_I4_O)        0.045    18.337 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.308    18.645    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.821    18.337    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.376    17.961    
    SLICE_X52Y132        FDRE (Hold_fdre_C_CE)       -0.032    17.929    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.929    
                         arrival time                          18.645    
  -------------------------------------------------------------------
                         slack                                  0.715    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y135  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y135  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y135  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y135  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y134  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y134  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y134  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y134  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X55Y132  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y135  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y135  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y135  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y135  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y135  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y135  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y135  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y135  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y134  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y134  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y135  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y135  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y135  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y135  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y135  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y135  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y135  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y135  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y134  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y134  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_IN
  To Clock:  CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_IN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  To Clock:  clk_out1_Block_Diagram_ADC_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@10.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 1.786ns (25.104%)  route 5.328ns (74.896%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.599    -0.941    <hidden>
    SLICE_X51Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  <hidden>
                         net (fo=62, routed)          0.897     0.412    <hidden>
    SLICE_X48Y122        LUT6 (Prop_lut6_I1_O)        0.124     0.536 r  <hidden>
                         net (fo=2, routed)           0.961     1.497    <hidden>
    SLICE_X49Y112        LUT2 (Prop_lut2_I0_O)        0.124     1.621 r  <hidden>
                         net (fo=1, routed)           0.000     1.621    <hidden>
    SLICE_X49Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.019 r  <hidden>
                         net (fo=1, routed)           0.000     2.019    <hidden>
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.133 r  <hidden>
                         net (fo=1, routed)           0.000     2.133    <hidden>
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.372 r  <hidden>
                         net (fo=1, routed)           0.869     3.241    <hidden>
    SLICE_X53Y112        LUT3 (Prop_lut3_I0_O)        0.331     3.572 r  <hidden>
                         net (fo=17, routed)          2.601     6.173    <hidden>
    RAMB36_X0Y25         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.535     8.515    <hidden>
    RAMB36_X0Y25         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.560     9.074    
                         clock uncertainty           -0.074     9.000    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.769     8.231    <hidden>
  -------------------------------------------------------------------
                         required time                          8.231    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@10.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 1.853ns (26.011%)  route 5.271ns (73.989%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 8.520 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.599    -0.941    <hidden>
    SLICE_X51Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  <hidden>
                         net (fo=62, routed)          0.897     0.412    <hidden>
    SLICE_X48Y122        LUT6 (Prop_lut6_I1_O)        0.124     0.536 r  <hidden>
                         net (fo=2, routed)           0.961     1.497    <hidden>
    SLICE_X49Y112        LUT2 (Prop_lut2_I0_O)        0.124     1.621 r  <hidden>
                         net (fo=1, routed)           0.000     1.621    <hidden>
    SLICE_X49Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.019 r  <hidden>
                         net (fo=1, routed)           0.000     2.019    <hidden>
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.133 r  <hidden>
                         net (fo=1, routed)           0.000     2.133    <hidden>
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.467 r  <hidden>
                         net (fo=1, routed)           0.809     3.276    <hidden>
    SLICE_X51Y114        LUT3 (Prop_lut3_I0_O)        0.303     3.579 r  <hidden>
                         net (fo=17, routed)          2.604     6.183    <hidden>
    RAMB36_X0Y26         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.540     8.520    <hidden>
    RAMB36_X0Y26         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.560     9.079    
                         clock uncertainty           -0.074     9.005    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.439    <hidden>
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@10.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.901ns  (logic 1.861ns (26.968%)  route 5.040ns (73.032%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.599    -0.941    <hidden>
    SLICE_X51Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  <hidden>
                         net (fo=62, routed)          0.897     0.412    <hidden>
    SLICE_X48Y122        LUT6 (Prop_lut6_I1_O)        0.124     0.536 r  <hidden>
                         net (fo=2, routed)           0.961     1.497    <hidden>
    SLICE_X49Y112        LUT2 (Prop_lut2_I0_O)        0.124     1.621 r  <hidden>
                         net (fo=1, routed)           0.000     1.621    <hidden>
    SLICE_X49Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.019 r  <hidden>
                         net (fo=1, routed)           0.000     2.019    <hidden>
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.133 r  <hidden>
                         net (fo=1, routed)           0.000     2.133    <hidden>
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.446 r  <hidden>
                         net (fo=1, routed)           0.802     3.248    <hidden>
    SLICE_X52Y114        LUT3 (Prop_lut3_I0_O)        0.332     3.580 r  <hidden>
                         net (fo=17, routed)          2.380     5.960    <hidden>
    RAMB36_X0Y24         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.538     8.518    <hidden>
    RAMB36_X0Y24         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.560     9.077    
                         clock uncertainty           -0.074     9.003    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.768     8.235    <hidden>
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -5.960    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@10.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 3.178ns (42.149%)  route 4.362ns (57.851%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.658    -0.882    <hidden>
    RAMB36_X0Y25         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.572 r  <hidden>
                         net (fo=1, routed)           1.594     3.167    <hidden>
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.150     3.317 r  <hidden>
                         net (fo=2, routed)           1.287     4.603    <hidden>
    SLICE_X40Y113        LUT5 (Prop_lut5_I1_O)        0.326     4.929 r  <hidden>
                         net (fo=1, routed)           0.468     5.398    <hidden>
    SLICE_X42Y110        LUT5 (Prop_lut5_I2_O)        0.124     5.522 r  <hidden>
                         net (fo=8, routed)           1.013     6.534    <hidden>
    SLICE_X51Y112        LUT6 (Prop_lut6_I1_O)        0.124     6.658 r  <hidden>
                         net (fo=1, routed)           0.000     6.658    <hidden>
    SLICE_X51Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.491     8.470    <hidden>
    SLICE_X51Y112        FDRE                                         r  <hidden>
                         clock pessimism              0.560     9.030    
                         clock uncertainty           -0.074     8.955    
    SLICE_X51Y112        FDRE (Setup_fdre_C_D)        0.031     8.986    <hidden>
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@10.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.052ns  (logic 1.643ns (23.299%)  route 5.409ns (76.701%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 8.520 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.599    -0.941    <hidden>
    SLICE_X51Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  <hidden>
                         net (fo=62, routed)          0.897     0.412    <hidden>
    SLICE_X48Y122        LUT6 (Prop_lut6_I1_O)        0.124     0.536 r  <hidden>
                         net (fo=2, routed)           0.961     1.497    <hidden>
    SLICE_X49Y112        LUT2 (Prop_lut2_I0_O)        0.124     1.621 r  <hidden>
                         net (fo=1, routed)           0.000     1.621    <hidden>
    SLICE_X49Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.019 r  <hidden>
                         net (fo=1, routed)           0.000     2.019    <hidden>
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.258 r  <hidden>
                         net (fo=1, routed)           0.954     3.211    <hidden>
    SLICE_X53Y113        LUT3 (Prop_lut3_I0_O)        0.302     3.513 r  <hidden>
                         net (fo=17, routed)          2.597     6.111    <hidden>
    RAMB36_X0Y26         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.540     8.520    <hidden>
    RAMB36_X0Y26         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.560     9.079    
                         clock uncertainty           -0.074     9.005    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.439    <hidden>
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@10.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.514ns  (logic 3.178ns (42.294%)  route 4.336ns (57.706%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.672    -0.868    <hidden>
    RAMB36_X0Y20         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.586 r  <hidden>
                         net (fo=1, routed)           1.924     3.510    <hidden>
    SLICE_X39Y111        LUT3 (Prop_lut3_I0_O)        0.150     3.660 r  <hidden>
                         net (fo=2, routed)           1.026     4.686    <hidden>
    SLICE_X52Y112        LUT5 (Prop_lut5_I1_O)        0.326     5.012 r  <hidden>
                         net (fo=1, routed)           0.416     5.429    <hidden>
    SLICE_X52Y113        LUT5 (Prop_lut5_I2_O)        0.124     5.553 r  <hidden>
                         net (fo=8, routed)           0.970     6.522    <hidden>
    SLICE_X51Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.646 r  <hidden>
                         net (fo=1, routed)           0.000     6.646    <hidden>
    SLICE_X51Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.490     8.469    <hidden>
    SLICE_X51Y113        FDRE                                         r  <hidden>
                         clock pessimism              0.560     9.029    
                         clock uncertainty           -0.074     8.954    
    SLICE_X51Y113        FDRE (Setup_fdre_C_D)        0.031     8.985    <hidden>
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@10.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.568ns  (logic 3.206ns (42.363%)  route 4.362ns (57.637%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.658    -0.882    <hidden>
    RAMB36_X0Y25         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.572 r  <hidden>
                         net (fo=1, routed)           1.594     3.167    <hidden>
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.150     3.317 r  <hidden>
                         net (fo=2, routed)           1.287     4.603    <hidden>
    SLICE_X40Y113        LUT5 (Prop_lut5_I1_O)        0.326     4.929 r  <hidden>
                         net (fo=1, routed)           0.468     5.398    <hidden>
    SLICE_X42Y110        LUT5 (Prop_lut5_I2_O)        0.124     5.522 r  <hidden>
                         net (fo=8, routed)           1.013     6.534    <hidden>
    SLICE_X51Y112        LUT5 (Prop_lut5_I1_O)        0.152     6.686 r  <hidden>
                         net (fo=1, routed)           0.000     6.686    <hidden>
    SLICE_X51Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.491     8.470    <hidden>
    SLICE_X51Y112        FDRE                                         r  <hidden>
                         clock pessimism              0.560     9.030    
                         clock uncertainty           -0.074     8.955    
    SLICE_X51Y112        FDRE (Setup_fdre_C_D)        0.075     9.030    <hidden>
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@10.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 3.208ns (42.524%)  route 4.336ns (57.476%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.672    -0.868    <hidden>
    RAMB36_X0Y20         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.586 r  <hidden>
                         net (fo=1, routed)           1.924     3.510    <hidden>
    SLICE_X39Y111        LUT3 (Prop_lut3_I0_O)        0.150     3.660 r  <hidden>
                         net (fo=2, routed)           1.026     4.686    <hidden>
    SLICE_X52Y112        LUT5 (Prop_lut5_I1_O)        0.326     5.012 r  <hidden>
                         net (fo=1, routed)           0.416     5.429    <hidden>
    SLICE_X52Y113        LUT5 (Prop_lut5_I2_O)        0.124     5.553 r  <hidden>
                         net (fo=8, routed)           0.970     6.522    <hidden>
    SLICE_X51Y113        LUT5 (Prop_lut5_I1_O)        0.154     6.676 r  <hidden>
                         net (fo=1, routed)           0.000     6.676    <hidden>
    SLICE_X51Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.490     8.469    <hidden>
    SLICE_X51Y113        FDRE                                         r  <hidden>
                         clock pessimism              0.560     9.029    
                         clock uncertainty           -0.074     8.954    
    SLICE_X51Y113        FDRE (Setup_fdre_C_D)        0.075     9.029    <hidden>
  -------------------------------------------------------------------
                         required time                          9.029    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@10.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 1.651ns (24.233%)  route 5.162ns (75.767%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.599    -0.941    <hidden>
    SLICE_X51Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  <hidden>
                         net (fo=62, routed)          0.897     0.412    <hidden>
    SLICE_X48Y122        LUT6 (Prop_lut6_I1_O)        0.124     0.536 r  <hidden>
                         net (fo=2, routed)           0.961     1.497    <hidden>
    SLICE_X49Y112        LUT2 (Prop_lut2_I0_O)        0.124     1.621 r  <hidden>
                         net (fo=1, routed)           0.000     1.621    <hidden>
    SLICE_X49Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.019 r  <hidden>
                         net (fo=1, routed)           0.000     2.019    <hidden>
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.241 r  <hidden>
                         net (fo=1, routed)           0.964     3.204    <hidden>
    SLICE_X53Y113        LUT3 (Prop_lut3_I0_O)        0.327     3.531 r  <hidden>
                         net (fo=17, routed)          2.340     5.872    <hidden>
    RAMB36_X0Y25         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.535     8.515    <hidden>
    RAMB36_X0Y25         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.560     9.074    
                         clock uncertainty           -0.074     9.000    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.768     8.232    <hidden>
  -------------------------------------------------------------------
                         required time                          8.232    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@10.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 2.826ns (39.609%)  route 4.309ns (60.391%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.658    -0.882    <hidden>
    RAMB36_X1Y20         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.572 r  <hidden>
                         net (fo=1, routed)           1.718     3.290    <hidden>
    SLICE_X47Y110        LUT3 (Prop_lut3_I0_O)        0.124     3.414 r  <hidden>
                         net (fo=2, routed)           1.169     4.583    <hidden>
    SLICE_X44Y112        LUT5 (Prop_lut5_I1_O)        0.124     4.707 r  <hidden>
                         net (fo=1, routed)           0.523     5.231    <hidden>
    SLICE_X50Y109        LUT5 (Prop_lut5_I2_O)        0.124     5.355 r  <hidden>
                         net (fo=8, routed)           0.899     6.253    <hidden>
    SLICE_X38Y110        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.500     8.479    <hidden>
    SLICE_X38Y110        RAMD32                                       r  <hidden>
                         clock pessimism              0.488     8.968    
                         clock uncertainty           -0.074     8.893    
    SLICE_X38Y110        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249     8.644    <hidden>
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                  2.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.625%)  route 0.205ns (52.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.553    -0.611    <hidden>
    SLICE_X51Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  <hidden>
                         net (fo=1, routed)           0.205    -0.266    <hidden>
    SLICE_X53Y119        LUT6 (Prop_lut6_I5_O)        0.045    -0.221 r  <hidden>
                         net (fo=1, routed)           0.000    -0.221    <hidden>
    SLICE_X53Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.817    -0.855    <hidden>
    SLICE_X53Y119        FDRE                                         r  <hidden>
                         clock pessimism              0.504    -0.351    
    SLICE_X53Y119        FDRE (Hold_fdre_C_D)         0.091    -0.260    <hidden>
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.226ns (55.763%)  route 0.179ns (44.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.546    -0.618    <hidden>
    SLICE_X52Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  <hidden>
                         net (fo=3, routed)           0.179    -0.311    <hidden>
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.098    -0.213 r  <hidden>
                         net (fo=1, routed)           0.000    -0.213    <hidden>
    SLICE_X51Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.814    -0.859    <hidden>
    SLICE_X51Y123        FDRE                                         r  <hidden>
                         clock pessimism              0.504    -0.355    
    SLICE_X51Y123        FDRE (Hold_fdre_C_D)         0.092    -0.263    <hidden>
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.985%)  route 0.237ns (56.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.556    -0.608    <hidden>
    SLICE_X49Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  <hidden>
                         net (fo=1, routed)           0.237    -0.230    <hidden>
    SLICE_X52Y116        LUT6 (Prop_lut6_I0_O)        0.045    -0.185 r  <hidden>
                         net (fo=1, routed)           0.000    -0.185    <hidden>
    SLICE_X52Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.821    -0.852    <hidden>
    SLICE_X52Y116        FDRE                                         r  <hidden>
                         clock pessimism              0.504    -0.348    
    SLICE_X52Y116        FDRE (Hold_fdre_C_D)         0.092    -0.256    <hidden>
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.682%)  route 0.260ns (58.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.552    -0.612    <hidden>
    SLICE_X49Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  <hidden>
                         net (fo=1, routed)           0.260    -0.211    <hidden>
    SLICE_X53Y119        LUT5 (Prop_lut5_I3_O)        0.045    -0.166 r  <hidden>
                         net (fo=1, routed)           0.000    -0.166    <hidden>
    SLICE_X53Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.817    -0.855    <hidden>
    SLICE_X53Y119        FDRE                                         r  <hidden>
                         clock pessimism              0.504    -0.351    
    SLICE_X53Y119        FDRE (Hold_fdre_C_D)         0.092    -0.259    <hidden>
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.210%)  route 0.124ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.560    -0.604    Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X33Y133        FDRE                                         r  Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.124    -0.339    Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X34Y133        SRL16E                                       r  Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.828    -0.845    Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y133        SRL16E                                       r  Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.275    -0.570    
    SLICE_X34Y133        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.455    Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.294%)  route 0.192ns (57.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.560    -0.604    Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X33Y133        FDRE                                         r  Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.192    -0.271    Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X34Y133        SRL16E                                       r  Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.828    -0.845    Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y133        SRL16E                                       r  Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.275    -0.570    
    SLICE_X34Y133        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.387    Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.554    -0.610    <hidden>
    SLICE_X53Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  <hidden>
                         net (fo=1, routed)           0.056    -0.413    <hidden>
    SLICE_X53Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.822    -0.851    <hidden>
    SLICE_X53Y134        FDRE                                         r  <hidden>
                         clock pessimism              0.241    -0.610    
    SLICE_X53Y134        FDRE (Hold_fdre_C_D)         0.076    -0.534    <hidden>
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.558    -0.606    Block_Diagram_ADC_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/scndry_aclk
    SLICE_X33Y118        FDRE                                         r  Block_Diagram_ADC_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  Block_Diagram_ADC_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.409    Block_Diagram_ADC_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X33Y118        FDRE                                         r  Block_Diagram_ADC_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.827    -0.846    Block_Diagram_ADC_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/scndry_aclk
    SLICE_X33Y118        FDRE                                         r  Block_Diagram_ADC_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.606    
    SLICE_X33Y118        FDRE (Hold_fdre_C_D)         0.075    -0.531    Block_Diagram_ADC_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.562    -0.602    <hidden>
    SLICE_X33Y137        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  <hidden>
                         net (fo=1, routed)           0.056    -0.405    <hidden>
    SLICE_X33Y137        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.832    -0.841    <hidden>
    SLICE_X33Y137        FDCE                                         r  <hidden>
                         clock pessimism              0.239    -0.602    
    SLICE_X33Y137        FDCE (Hold_fdce_C_D)         0.075    -0.527    <hidden>
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.557    -0.607    <hidden>
    SLICE_X47Y137        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  <hidden>
                         net (fo=1, routed)           0.056    -0.410    <hidden>
    SLICE_X47Y137        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.827    -0.846    <hidden>
    SLICE_X47Y137        FDCE                                         r  <hidden>
                         clock pessimism              0.239    -0.607    
    SLICE_X47Y137        FDCE (Hold_fdce_C_D)         0.075    -0.532    <hidden>
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Block_Diagram_ADC_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y22     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y22     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y25     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y25     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y25     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y25     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y23     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y23     <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y120    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y120    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y120    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y120    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y120    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y120    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y120    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y120    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y116    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y116    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y120    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y120    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y120    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y120    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y120    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y120    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y120    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y120    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y116    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y116    <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Block_Diagram_ADC_clk_wiz_1_0
  To Clock:  clkfbout_Block_Diagram_ADC_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Block_Diagram_ADC_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Block_Diagram_ADC_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  To Clock:  clk_out1_Block_Diagram_ADC_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.536ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@10.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 0.608ns (11.302%)  route 4.772ns (88.698%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.606    -0.934    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          2.733     2.255    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn
    SLICE_X44Y133        LUT1 (Prop_lut1_I0_O)        0.152     2.407 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_i_2/O
                         net (fo=140, routed)         2.039     4.446    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn_0
    SLICE_X46Y128        FDCE                                         f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.485     8.464    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X46Y128        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[8]/C
                         clock pessimism              0.488     8.953    
                         clock uncertainty           -0.074     8.878    
    SLICE_X46Y128        FDCE (Recov_fdce_C_CLR)     -0.527     8.351    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[8]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -4.446    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_B_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@10.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 0.608ns (11.302%)  route 4.772ns (88.698%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.606    -0.934    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          2.733     2.255    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn
    SLICE_X44Y133        LUT1 (Prop_lut1_I0_O)        0.152     2.407 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_i_2/O
                         net (fo=140, routed)         2.039     4.446    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn_0
    SLICE_X46Y128        FDCE                                         f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_B_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.485     8.464    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X46Y128        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_B_reg[8]/C
                         clock pessimism              0.488     8.953    
                         clock uncertainty           -0.074     8.878    
    SLICE_X46Y128        FDCE (Recov_fdce_C_CLR)     -0.527     8.351    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_B_reg[8]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -4.446    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_Delay_1_Clk_reg/CLR
                            (recovery check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@10.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 0.608ns (11.663%)  route 4.605ns (88.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.606    -0.934    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          2.733     2.255    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn
    SLICE_X44Y133        LUT1 (Prop_lut1_I0_O)        0.152     2.407 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_i_2/O
                         net (fo=140, routed)         1.872     4.279    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn_0
    SLICE_X43Y128        FDCE                                         f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_Delay_1_Clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.487     8.466    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X43Y128        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_Delay_1_Clk_reg/C
                         clock pessimism              0.488     8.955    
                         clock uncertainty           -0.074     8.880    
    SLICE_X43Y128        FDCE (Recov_fdce_C_CLR)     -0.613     8.267    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_Delay_1_Clk_reg
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                  3.988    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/StatusBusy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@10.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 0.608ns (11.663%)  route 4.605ns (88.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.606    -0.934    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          2.733     2.255    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn
    SLICE_X44Y133        LUT1 (Prop_lut1_I0_O)        0.152     2.407 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_i_2/O
                         net (fo=140, routed)         1.872     4.279    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn_0
    SLICE_X43Y128        FDCE                                         f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/StatusBusy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.487     8.466    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X43Y128        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/StatusBusy_reg/C
                         clock pessimism              0.488     8.955    
                         clock uncertainty           -0.074     8.880    
    SLICE_X43Y128        FDCE (Recov_fdce_C_CLR)     -0.613     8.267    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/StatusBusy_reg
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                  3.988    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/StatusReady_reg/CLR
                            (recovery check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@10.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 0.608ns (11.663%)  route 4.605ns (88.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.606    -0.934    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          2.733     2.255    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn
    SLICE_X44Y133        LUT1 (Prop_lut1_I0_O)        0.152     2.407 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_i_2/O
                         net (fo=140, routed)         1.872     4.279    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn_0
    SLICE_X43Y128        FDCE                                         f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/StatusReady_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.487     8.466    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X43Y128        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/StatusReady_reg/C
                         clock pessimism              0.488     8.955    
                         clock uncertainty           -0.074     8.880    
    SLICE_X43Y128        FDCE (Recov_fdce_C_CLR)     -0.613     8.267    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/StatusReady_reg
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                  3.988    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@10.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.608ns (11.959%)  route 4.476ns (88.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.606    -0.934    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          2.733     2.255    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn
    SLICE_X44Y133        LUT1 (Prop_lut1_I0_O)        0.152     2.407 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_i_2/O
                         net (fo=140, routed)         1.743     4.150    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn_0
    SLICE_X44Y124        FDCE                                         f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.482     8.461    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X44Y124        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[10]/C
                         clock pessimism              0.488     8.950    
                         clock uncertainty           -0.074     8.875    
    SLICE_X44Y124        FDCE (Recov_fdce_C_CLR)     -0.613     8.262    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[10]
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@10.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.608ns (11.959%)  route 4.476ns (88.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.606    -0.934    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          2.733     2.255    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn
    SLICE_X44Y133        LUT1 (Prop_lut1_I0_O)        0.152     2.407 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_i_2/O
                         net (fo=140, routed)         1.743     4.150    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn_0
    SLICE_X44Y124        FDCE                                         f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.482     8.461    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X44Y124        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[11]/C
                         clock pessimism              0.488     8.950    
                         clock uncertainty           -0.074     8.875    
    SLICE_X44Y124        FDCE (Recov_fdce_C_CLR)     -0.613     8.262    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[11]
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@10.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.608ns (11.959%)  route 4.476ns (88.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.606    -0.934    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          2.733     2.255    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn
    SLICE_X44Y133        LUT1 (Prop_lut1_I0_O)        0.152     2.407 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_i_2/O
                         net (fo=140, routed)         1.743     4.150    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn_0
    SLICE_X44Y124        FDCE                                         f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.482     8.461    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X44Y124        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[9]/C
                         clock pessimism              0.488     8.950    
                         clock uncertainty           -0.074     8.875    
    SLICE_X44Y124        FDCE (Recov_fdce_C_CLR)     -0.613     8.262    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[9]
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_B_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@10.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.608ns (11.959%)  route 4.476ns (88.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.606    -0.934    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          2.733     2.255    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn
    SLICE_X44Y133        LUT1 (Prop_lut1_I0_O)        0.152     2.407 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_i_2/O
                         net (fo=140, routed)         1.743     4.150    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn_0
    SLICE_X44Y124        FDCE                                         f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_B_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.482     8.461    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X44Y124        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_B_reg[10]/C
                         clock pessimism              0.488     8.950    
                         clock uncertainty           -0.074     8.875    
    SLICE_X44Y124        FDCE (Recov_fdce_C_CLR)     -0.613     8.262    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_B_reg[10]
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_B_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@10.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.608ns (11.959%)  route 4.476ns (88.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.606    -0.934    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          2.733     2.255    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn
    SLICE_X44Y133        LUT1 (Prop_lut1_I0_O)        0.152     2.407 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_i_2/O
                         net (fo=140, routed)         1.743     4.150    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn_0
    SLICE_X44Y124        FDCE                                         f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_B_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.482     8.461    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X44Y124        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_B_reg[11]/C
                         clock pessimism              0.488     8.950    
                         clock uncertainty           -0.074     8.875    
    SLICE_X44Y124        FDCE (Recov_fdce_C_CLR)     -0.613     8.262    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_B_reg[11]
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  4.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.536ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.184ns (11.244%)  route 1.452ns (88.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.556    -0.608    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          1.134     0.667    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn
    SLICE_X44Y133        LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_i_2/O
                         net (fo=140, routed)         0.318     1.028    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn_0
    SLICE_X40Y127        FDCE                                         f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.821    -0.852    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X40Y127        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[10]/C
                         clock pessimism              0.504    -0.348    
    SLICE_X40Y127        FDCE (Remov_fdce_C_CLR)     -0.159    -0.507    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.536ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.184ns (11.244%)  route 1.452ns (88.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.556    -0.608    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          1.134     0.667    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn
    SLICE_X44Y133        LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_i_2/O
                         net (fo=140, routed)         0.318     1.028    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn_0
    SLICE_X40Y127        FDCE                                         f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.821    -0.852    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X40Y127        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[11]/C
                         clock pessimism              0.504    -0.348    
    SLICE_X40Y127        FDCE (Remov_fdce_C_CLR)     -0.159    -0.507    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[11]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.536ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.184ns (11.244%)  route 1.452ns (88.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.556    -0.608    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          1.134     0.667    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn
    SLICE_X44Y133        LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_i_2/O
                         net (fo=140, routed)         0.318     1.028    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn_0
    SLICE_X40Y127        FDCE                                         f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.821    -0.852    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X40Y127        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[6]/C
                         clock pessimism              0.504    -0.348    
    SLICE_X40Y127        FDCE (Remov_fdce_C_CLR)     -0.159    -0.507    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.536ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.184ns (11.244%)  route 1.452ns (88.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.556    -0.608    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          1.134     0.667    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn
    SLICE_X44Y133        LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_i_2/O
                         net (fo=140, routed)         0.318     1.028    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn_0
    SLICE_X40Y127        FDCE                                         f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.821    -0.852    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X40Y127        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[7]/C
                         clock pessimism              0.504    -0.348    
    SLICE_X40Y127        FDCE (Remov_fdce_C_CLR)     -0.159    -0.507    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.536ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.184ns (11.244%)  route 1.452ns (88.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.556    -0.608    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          1.134     0.667    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn
    SLICE_X44Y133        LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_i_2/O
                         net (fo=140, routed)         0.318     1.028    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn_0
    SLICE_X40Y127        FDCE                                         f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.821    -0.852    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X40Y127        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[8]/C
                         clock pessimism              0.504    -0.348    
    SLICE_X40Y127        FDCE (Remov_fdce_C_CLR)     -0.159    -0.507    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.536ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.184ns (11.244%)  route 1.452ns (88.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.556    -0.608    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          1.134     0.667    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn
    SLICE_X44Y133        LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_i_2/O
                         net (fo=140, routed)         0.318     1.028    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn_0
    SLICE_X40Y127        FDCE                                         f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.821    -0.852    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X40Y127        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[9]/C
                         clock pessimism              0.504    -0.348    
    SLICE_X40Y127        FDCE (Remov_fdce_C_CLR)     -0.159    -0.507    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ConversionCount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.608ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.184ns (10.762%)  route 1.526ns (89.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.556    -0.608    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          1.134     0.667    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn
    SLICE_X44Y133        LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_i_2/O
                         net (fo=140, routed)         0.392     1.101    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn_0
    SLICE_X40Y128        FDCE                                         f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.822    -0.851    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X40Y128        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[0]/C
                         clock pessimism              0.504    -0.347    
    SLICE_X40Y128        FDCE (Remov_fdce_C_CLR)     -0.159    -0.506    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.184ns (10.762%)  route 1.526ns (89.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.556    -0.608    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          1.134     0.667    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn
    SLICE_X44Y133        LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_i_2/O
                         net (fo=140, routed)         0.392     1.101    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn_0
    SLICE_X40Y128        FDCE                                         f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.822    -0.851    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X40Y128        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[1]/C
                         clock pessimism              0.504    -0.347    
    SLICE_X40Y128        FDCE (Remov_fdce_C_CLR)     -0.159    -0.506    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[1]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.184ns (10.762%)  route 1.526ns (89.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.556    -0.608    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          1.134     0.667    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn
    SLICE_X44Y133        LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_i_2/O
                         net (fo=140, routed)         0.392     1.101    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn_0
    SLICE_X40Y128        FDCE                                         f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.822    -0.851    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X40Y128        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[6]/C
                         clock pessimism              0.504    -0.347    
    SLICE_X40Y128        FDCE (Remov_fdce_C_CLR)     -0.159    -0.506    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[6]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (arrival time - required time)
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns - clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.184ns (10.762%)  route 1.526ns (89.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.556    -0.608    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          1.134     0.667    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn
    SLICE_X44Y133        LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_i_2/O
                         net (fo=140, routed)         0.392     1.101    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aresetn_0
    SLICE_X40Y128        FDCE                                         f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.822    -0.851    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X40Y128        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[7]/C
                         clock pessimism              0.504    -0.347    
    SLICE_X40Y128        FDCE (Remov_fdce_C_CLR)     -0.159    -0.506    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[7]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  1.608    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.048ns  (logic 0.248ns (4.100%)  route 5.800ns (95.900%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.840     4.840    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X55Y131        LUT6 (Prop_lut6_I4_O)        0.124     4.964 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           0.960     5.924    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X56Y129        LUT6 (Prop_lut6_I4_O)        0.124     6.048 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     6.048    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X56Y129        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.481     3.355    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y129        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.802ns  (logic 0.146ns (2.516%)  route 5.656ns (97.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.656     5.656    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X56Y135        LUT5 (Prop_lut5_I4_O)        0.146     5.802 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[2]_i_1/O
                         net (fo=1, routed)           0.000     5.802    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[2]_i_1_n_0
    SLICE_X56Y135        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.487     3.361    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y135        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.794ns  (logic 0.248ns (4.281%)  route 5.546ns (95.719%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.923     3.923    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X55Y131        LUT6 (Prop_lut6_I5_O)        0.124     4.047 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.243     5.291    <hidden>
    SLICE_X56Y124        LUT3 (Prop_lut3_I2_O)        0.124     5.415 r  <hidden>
                         net (fo=1, routed)           0.379     5.794    <hidden>
    SLICE_X56Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.475     3.349    <hidden>
    SLICE_X56Y124        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.790ns  (logic 0.120ns (2.072%)  route 5.670ns (97.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.069     5.069    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X57Y135        LUT2 (Prop_lut2_I0_O)        0.120     5.189 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_2/O
                         net (fo=1, routed)           0.601     5.790    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]_0[0]
    SLICE_X57Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.484     3.358    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.700ns  (logic 0.600ns (10.526%)  route 5.100ns (89.474%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          4.088     4.088    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X56Y135        LUT4 (Prop_lut4_I0_O)        0.124     4.212 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.575     4.787    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X57Y135        LUT4 (Prop_lut4_I0_O)        0.150     4.937 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           0.437     5.374    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_2
    SLICE_X57Y131        LUT6 (Prop_lut6_I4_O)        0.326     5.700 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     5.700    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X57Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.482     3.356    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.673ns  (logic 0.248ns (4.372%)  route 5.425ns (95.628%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.840     4.840    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X55Y131        LUT6 (Prop_lut6_I4_O)        0.124     4.964 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           0.585     5.549    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X56Y129        LUT6 (Prop_lut6_I4_O)        0.124     5.673 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     5.673    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X56Y129        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.481     3.355    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y129        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.524ns  (logic 0.248ns (4.490%)  route 5.276ns (95.510%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.923     3.923    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X55Y131        LUT6 (Prop_lut6_I5_O)        0.124     4.047 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.353     5.400    <hidden>
    SLICE_X56Y124        LUT6 (Prop_lut6_I4_O)        0.124     5.524 r  <hidden>
                         net (fo=1, routed)           0.000     5.524    <hidden>
    SLICE_X56Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.475     3.349    <hidden>
    SLICE_X56Y124        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.457ns  (logic 0.274ns (5.021%)  route 5.183ns (94.979%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.923     3.923    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X55Y131        LUT6 (Prop_lut6_I5_O)        0.124     4.047 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.260     5.307    <hidden>
    SLICE_X56Y127        LUT4 (Prop_lut4_I2_O)        0.150     5.457 r  <hidden>
                         net (fo=1, routed)           0.000     5.457    <hidden>
    SLICE_X56Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.478     3.352    <hidden>
    SLICE_X56Y127        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.447ns  (logic 0.124ns (2.277%)  route 5.323ns (97.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.323     5.323    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X56Y135        LUT6 (Prop_lut6_I5_O)        0.124     5.447 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.447    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[1]_i_1_n_0
    SLICE_X56Y135        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.487     3.361    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y135        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.431ns  (logic 0.248ns (4.567%)  route 5.183ns (95.433%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.923     3.923    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X55Y131        LUT6 (Prop_lut6_I5_O)        0.124     4.047 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.260     5.307    <hidden>
    SLICE_X56Y127        LUT3 (Prop_lut3_I1_O)        0.124     5.431 r  <hidden>
                         net (fo=1, routed)           0.000     5.431    <hidden>
    SLICE_X56Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.478     3.352    <hidden>
    SLICE_X56Y127        FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.000ns (0.000%)  route 1.003ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.003     1.003    <hidden>
    SLICE_X48Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.823    <hidden>
    SLICE_X48Y116        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.000ns (0.000%)  route 1.069ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.069     1.069    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.820    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.000ns (0.000%)  route 1.069ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.069     1.069    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.820    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.000ns (0.000%)  route 1.069ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.069     1.069    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.820    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.000ns (0.000%)  route 1.069ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.069     1.069    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.820    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.000ns (0.000%)  route 1.069ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.069     1.069    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.820    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.000ns (0.000%)  route 1.069ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.069     1.069    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.820    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.000ns (0.000%)  route 1.069ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.069     1.069    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.820    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.000ns (0.000%)  route 1.129ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.129     1.129    <hidden>
    SLICE_X55Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.820    <hidden>
    SLICE_X55Y116        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.000ns (0.000%)  route 1.129ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.129     1.129    <hidden>
    SLICE_X55Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.820    <hidden>
    SLICE_X55Y116        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.302ns  (logic 1.563ns (21.406%)  route 5.739ns (78.594%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600    20.263    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.459    20.722 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.149    21.871    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.124    21.995 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.665    22.660    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I0_O)        0.124    22.784 f  <hidden>
                         net (fo=7, routed)           1.019    23.804    <hidden>
    SLICE_X56Y130        LUT5 (Prop_lut5_I4_O)        0.153    23.957 r  <hidden>
                         net (fo=3, routed)           0.798    24.755    <hidden>
    SLICE_X54Y126        LUT5 (Prop_lut5_I4_O)        0.331    25.086 r  <hidden>
                         net (fo=1, routed)           0.415    25.501    <hidden>
    SLICE_X54Y127        LUT6 (Prop_lut6_I0_O)        0.124    25.625 r  <hidden>
                         net (fo=5, routed)           1.001    26.626    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X56Y129        LUT2 (Prop_lut2_I0_O)        0.124    26.750 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.691    27.441    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X56Y129        LUT6 (Prop_lut6_I0_O)        0.124    27.565 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    27.565    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X56Y129        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.481     3.355    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y129        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.292ns  (logic 1.563ns (21.435%)  route 5.729ns (78.565%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600    20.263    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.459    20.722 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.149    21.871    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.124    21.995 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.665    22.660    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I0_O)        0.124    22.784 f  <hidden>
                         net (fo=7, routed)           1.019    23.804    <hidden>
    SLICE_X56Y130        LUT5 (Prop_lut5_I4_O)        0.153    23.957 r  <hidden>
                         net (fo=3, routed)           0.798    24.755    <hidden>
    SLICE_X54Y126        LUT5 (Prop_lut5_I4_O)        0.331    25.086 r  <hidden>
                         net (fo=1, routed)           0.415    25.501    <hidden>
    SLICE_X54Y127        LUT6 (Prop_lut6_I0_O)        0.124    25.625 r  <hidden>
                         net (fo=5, routed)           1.001    26.626    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X56Y129        LUT2 (Prop_lut2_I0_O)        0.124    26.750 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.681    27.431    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X56Y129        LUT6 (Prop_lut6_I0_O)        0.124    27.555 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.555    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X56Y129        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.481     3.355    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y129        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.447ns  (logic 1.439ns (22.320%)  route 5.008ns (77.680%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600    20.263    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.459    20.722 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.149    21.871    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.124    21.995 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.665    22.660    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I0_O)        0.124    22.784 r  <hidden>
                         net (fo=7, routed)           1.019    23.804    <hidden>
    SLICE_X56Y130        LUT5 (Prop_lut5_I4_O)        0.153    23.957 f  <hidden>
                         net (fo=3, routed)           0.798    24.755    <hidden>
    SLICE_X54Y126        LUT5 (Prop_lut5_I4_O)        0.331    25.086 f  <hidden>
                         net (fo=1, routed)           0.415    25.501    <hidden>
    SLICE_X54Y127        LUT6 (Prop_lut6_I0_O)        0.124    25.625 f  <hidden>
                         net (fo=5, routed)           0.961    26.586    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X57Y131        LUT6 (Prop_lut6_I0_O)        0.124    26.710 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    26.710    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X57Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.482     3.356    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC16E clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.387ns  (logic 1.064ns (19.751%)  route 4.323ns (80.249%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600    20.263    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.459    20.722 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.149    21.871    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.124    21.995 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.665    22.660    <hidden>
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.154    22.814 f  <hidden>
                         net (fo=1, routed)           0.323    23.138    <hidden>
    SLICE_X56Y130        LUT6 (Prop_lut6_I5_O)        0.327    23.465 r  <hidden>
                         net (fo=8, routed)           2.185    25.650    <hidden>
    SLICE_X50Y111        SRLC16E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.495     3.369    <hidden>
    SLICE_X50Y111        SRLC16E                                      r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.042ns  (logic 1.064ns (21.101%)  route 3.978ns (78.899%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600    20.263    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.459    20.722 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.149    21.871    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.124    21.995 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.665    22.660    <hidden>
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.154    22.814 f  <hidden>
                         net (fo=1, routed)           0.323    23.138    <hidden>
    SLICE_X56Y130        LUT6 (Prop_lut6_I5_O)        0.327    23.465 r  <hidden>
                         net (fo=8, routed)           1.841    25.305    <hidden>
    SLICE_X50Y114        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.493     3.367    <hidden>
    SLICE_X50Y114        SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC16E clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.042ns  (logic 1.064ns (21.101%)  route 3.978ns (78.899%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600    20.263    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.459    20.722 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.149    21.871    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.124    21.995 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.665    22.660    <hidden>
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.154    22.814 f  <hidden>
                         net (fo=1, routed)           0.323    23.138    <hidden>
    SLICE_X56Y130        LUT6 (Prop_lut6_I5_O)        0.327    23.465 r  <hidden>
                         net (fo=8, routed)           1.841    25.305    <hidden>
    SLICE_X50Y114        SRLC16E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.493     3.367    <hidden>
    SLICE_X50Y114        SRLC16E                                      r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC16E clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.942ns  (logic 1.064ns (21.531%)  route 3.878ns (78.468%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600    20.263    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.459    20.722 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.149    21.871    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.124    21.995 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.665    22.660    <hidden>
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.154    22.814 f  <hidden>
                         net (fo=1, routed)           0.323    23.138    <hidden>
    SLICE_X56Y130        LUT6 (Prop_lut6_I5_O)        0.327    23.465 r  <hidden>
                         net (fo=8, routed)           1.740    25.204    <hidden>
    SLICE_X50Y115        SRLC16E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.492     3.366    <hidden>
    SLICE_X50Y115        SRLC16E                                      r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.671ns  (logic 1.191ns (25.497%)  route 3.480ns (74.503%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600    20.263    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.459    20.722 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.149    21.871    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.124    21.995 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.665    22.660    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I0_O)        0.124    22.784 f  <hidden>
                         net (fo=7, routed)           1.019    23.804    <hidden>
    SLICE_X56Y130        LUT5 (Prop_lut5_I4_O)        0.153    23.957 r  <hidden>
                         net (fo=3, routed)           0.646    24.603    <hidden>
    SLICE_X54Y125        LUT5 (Prop_lut5_I4_O)        0.331    24.934 r  <hidden>
                         net (fo=1, routed)           0.000    24.934    <hidden>
    SLICE_X54Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.474     3.348    <hidden>
    SLICE_X54Y125        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC16E clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.602ns  (logic 1.064ns (23.120%)  route 3.538ns (76.880%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600    20.263    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.459    20.722 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.149    21.871    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.124    21.995 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.665    22.660    <hidden>
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.154    22.814 f  <hidden>
                         net (fo=1, routed)           0.323    23.138    <hidden>
    SLICE_X56Y130        LUT6 (Prop_lut6_I5_O)        0.327    23.465 r  <hidden>
                         net (fo=8, routed)           1.400    24.865    <hidden>
    SLICE_X50Y117        SRLC16E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.490     3.364    <hidden>
    SLICE_X50Y117        SRLC16E                                      r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.479ns  (logic 0.860ns (19.201%)  route 3.619ns (80.799%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600    20.263    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.459    20.722 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.149    21.871    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.124    21.995 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.665    22.660    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I0_O)        0.124    22.784 f  <hidden>
                         net (fo=7, routed)           1.019    23.804    <hidden>
    SLICE_X56Y130        LUT5 (Prop_lut5_I4_O)        0.153    23.957 r  <hidden>
                         net (fo=3, routed)           0.785    24.742    <hidden>
    SLICE_X54Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.479     3.353    <hidden>
    SLICE_X54Y121        FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.983%)  route 0.291ns (61.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.553     1.280    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.141     1.421 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.291     1.712    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X57Y131        LUT6 (Prop_lut6_I2_O)        0.045     1.757 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.757    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X57Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.819    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.071ns (4.236%)  route 1.605ns (95.764%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.676    18.070    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y133        LUT6 (Prop_lut6_I0_O)        0.045    18.115 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.228    18.343    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X52Y133        FDPE                                         f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.820    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y133        FDPE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.191ns (47.897%)  route 0.208ns (52.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.283ns = ( 17.949 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.949    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y134        FDCE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y134        FDCE (Prop_fdce_C_Q)         0.146    18.095 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.208    18.303    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X52Y133        LUT5 (Prop_lut5_I3_O)        0.045    18.348 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.348    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X52Y133        FDPE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.820    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y133        FDPE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.191ns (40.844%)  route 0.277ns (59.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.554    17.947    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y132        FDRE (Prop_fdre_C_Q)         0.146    18.093 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=15, routed)          0.209    18.302    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[6]
    SLICE_X56Y132        LUT6 (Prop_lut6_I4_O)        0.045    18.347 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.068    18.415    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X56Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.820    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.191ns (40.844%)  route 0.277ns (59.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.554    17.947    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y132        FDRE (Prop_fdre_C_Q)         0.146    18.093 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=15, routed)          0.209    18.302    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[6]
    SLICE_X56Y132        LUT6 (Prop_lut6_I4_O)        0.045    18.347 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.068    18.415    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X56Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.820    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.191ns (40.844%)  route 0.277ns (59.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.554    17.947    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y132        FDRE (Prop_fdre_C_Q)         0.146    18.093 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=15, routed)          0.209    18.302    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[6]
    SLICE_X56Y132        LUT6 (Prop_lut6_I4_O)        0.045    18.347 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.068    18.415    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X56Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.820    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.191ns (40.844%)  route 0.277ns (59.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.554    17.947    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y132        FDRE (Prop_fdre_C_Q)         0.146    18.093 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=15, routed)          0.209    18.302    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[6]
    SLICE_X56Y132        LUT6 (Prop_lut6_I4_O)        0.045    18.347 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.068    18.415    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X56Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.820    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[13]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.191ns (40.844%)  route 0.277ns (59.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.554    17.947    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y132        FDRE (Prop_fdre_C_Q)         0.146    18.093 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=15, routed)          0.209    18.302    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[6]
    SLICE_X56Y132        LUT6 (Prop_lut6_I4_O)        0.045    18.347 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.068    18.415    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X56Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.820    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[14]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.191ns (40.844%)  route 0.277ns (59.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.281ns = ( 17.947 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.554    17.947    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y132        FDRE (Prop_fdre_C_Q)         0.146    18.093 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=15, routed)          0.209    18.302    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[6]
    SLICE_X56Y132        LUT6 (Prop_lut6_I4_O)        0.045    18.347 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.068    18.415    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X56Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.820    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.191ns (38.600%)  route 0.304ns (61.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.283ns = ( 17.949 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.949    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y134        FDCE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y134        FDCE (Prop_fdce_C_Q)         0.146    18.095 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.192    18.288    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X52Y132        LUT6 (Prop_lut6_I1_O)        0.045    18.333 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.112    18.444    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X54Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.820     1.818    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  To Clock:  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.150ns  (logic 1.767ns (56.096%)  route 1.383ns (43.904%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.611    -0.929    <hidden>
    SLICE_X45Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.419    -0.510 f  <hidden>
                         net (fo=2, routed)           1.383     0.873    <hidden>
    SLICE_X48Y113        LUT6 (Prop_lut6_I0_O)        0.299     1.172 r  <hidden>
                         net (fo=1, routed)           0.000     1.172    <hidden>
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.722 r  <hidden>
                         net (fo=1, routed)           0.000     1.722    <hidden>
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.836 r  <hidden>
                         net (fo=1, routed)           0.000     1.836    <hidden>
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.950 r  <hidden>
                         net (fo=2, routed)           0.000     1.950    <hidden>
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.221 r  <hidden>
                         net (fo=1, routed)           0.000     2.221    <hidden>
    SLICE_X48Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.493     3.367    <hidden>
    SLICE_X48Y116        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.099ns  (logic 0.580ns (27.634%)  route 1.519ns (72.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.602    -0.938    <hidden>
    SLICE_X44Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDRE (Prop_fdre_C_Q)         0.456    -0.482 r  <hidden>
                         net (fo=12, routed)          1.519     1.037    <hidden>
    SLICE_X49Y125        LUT5 (Prop_lut5_I4_O)        0.124     1.161 r  <hidden>
                         net (fo=1, routed)           0.000     1.161    <hidden>
    SLICE_X49Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.483     3.357    <hidden>
    SLICE_X49Y125        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.319ns  (logic 0.456ns (34.562%)  route 0.863ns (65.438%))
  Logic Levels:           0  
  Clock Path Skew:        4.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.595    -0.945    <hidden>
    SLICE_X53Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  <hidden>
                         net (fo=422, routed)         0.863     0.374    <hidden>
    SLICE_X53Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.474     3.348    <hidden>
    SLICE_X53Y124        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.142ns  (logic 0.518ns (45.359%)  route 0.624ns (54.641%))
  Logic Levels:           0  
  Clock Path Skew:        4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.602    -0.938    <hidden>
    SLICE_X54Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  <hidden>
                         net (fo=1, routed)           0.624     0.204    <hidden>
    SLICE_X55Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.484     3.358    <hidden>
    SLICE_X55Y116        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.133ns  (logic 0.518ns (45.722%)  route 0.615ns (54.278%))
  Logic Levels:           0  
  Clock Path Skew:        4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.602    -0.938    <hidden>
    SLICE_X54Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  <hidden>
                         net (fo=1, routed)           0.615     0.195    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.484     3.358    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.129ns  (logic 0.456ns (40.379%)  route 0.673ns (59.621%))
  Logic Levels:           0  
  Clock Path Skew:        4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.592    -0.948    <hidden>
    SLICE_X52Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  <hidden>
                         net (fo=39, routed)          0.673     0.181    <hidden>
    SLICE_X54Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.474     3.348    <hidden>
    SLICE_X54Y125        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.292%)  route 0.648ns (58.708%))
  Logic Levels:           0  
  Clock Path Skew:        4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.602    -0.938    <hidden>
    SLICE_X53Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.482 r  <hidden>
                         net (fo=1, routed)           0.648     0.166    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.484     3.358    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.099ns  (logic 0.456ns (41.495%)  route 0.643ns (58.505%))
  Logic Levels:           0  
  Clock Path Skew:        4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.600    -0.940    <hidden>
    SLICE_X53Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  <hidden>
                         net (fo=1, routed)           0.643     0.159    <hidden>
    SLICE_X54Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.480     3.354    <hidden>
    SLICE_X54Y119        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.090ns  (logic 0.518ns (47.515%)  route 0.572ns (52.485%))
  Logic Levels:           0  
  Clock Path Skew:        4.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.598    -0.942    <hidden>
    SLICE_X54Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y118        FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  <hidden>
                         net (fo=1, routed)           0.572     0.148    <hidden>
    SLICE_X55Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.481     3.355    <hidden>
    SLICE_X55Y118        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.147%)  route 0.626ns (57.853%))
  Logic Levels:           0  
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.598    -0.942    <hidden>
    SLICE_X51Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  <hidden>
                         net (fo=2, routed)           0.626     0.140    <hidden>
    SLICE_X53Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783     1.783    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.874 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.474     3.348    <hidden>
    SLICE_X53Y124        FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.638ns  (logic 0.367ns (57.523%)  route 0.271ns (42.477%))
  Logic Levels:           0  
  Clock Path Skew:        5.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.770ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.473    -1.548    <hidden>
    SLICE_X53Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.367    -1.181 r  <hidden>
                         net (fo=1, routed)           0.271    -0.910    <hidden>
    SLICE_X54Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.594     3.770    <hidden>
    SLICE_X54Y122        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.639ns  (logic 0.367ns (57.433%)  route 0.272ns (42.567%))
  Logic Levels:           0  
  Clock Path Skew:        5.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.473    -1.548    <hidden>
    SLICE_X53Y126        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDCE (Prop_fdce_C_Q)         0.367    -1.181 r  <hidden>
                         net (fo=1, routed)           0.272    -0.909    <hidden>
    SLICE_X54Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.593     3.769    <hidden>
    SLICE_X54Y126        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.639ns  (logic 0.367ns (57.433%)  route 0.272ns (42.567%))
  Logic Levels:           0  
  Clock Path Skew:        5.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.775ns
    Source Clock Delay      (SCD):    -1.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.477    -1.544    <hidden>
    SLICE_X53Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y119        FDRE (Prop_fdre_C_Q)         0.367    -1.177 r  <hidden>
                         net (fo=1, routed)           0.272    -0.905    <hidden>
    SLICE_X55Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.599     3.775    <hidden>
    SLICE_X55Y119        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        5.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.770ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.473    -1.548    <hidden>
    SLICE_X55Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.367    -1.181 r  <hidden>
                         net (fo=1, routed)           0.277    -0.904    <hidden>
    SLICE_X54Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.594     3.770    <hidden>
    SLICE_X54Y122        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.641ns  (logic 0.367ns (57.269%)  route 0.274ns (42.731%))
  Logic Levels:           0  
  Clock Path Skew:        5.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.776ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.478    -1.543    <hidden>
    SLICE_X52Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDRE (Prop_fdre_C_Q)         0.367    -1.176 r  <hidden>
                         net (fo=1, routed)           0.274    -0.902    <hidden>
    SLICE_X55Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.600     3.776    <hidden>
    SLICE_X55Y118        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.642ns  (logic 0.367ns (57.178%)  route 0.275ns (42.822%))
  Logic Levels:           0  
  Clock Path Skew:        5.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.779ns
    Source Clock Delay      (SCD):    -1.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.481    -1.540    <hidden>
    SLICE_X52Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.367    -1.173 r  <hidden>
                         net (fo=1, routed)           0.275    -0.898    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.603     3.779    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.649ns  (logic 0.367ns (56.539%)  route 0.282ns (43.461%))
  Logic Levels:           0  
  Clock Path Skew:        5.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.773ns
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.474    -1.547    <hidden>
    SLICE_X53Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122        FDRE (Prop_fdre_C_Q)         0.367    -1.180 r  <hidden>
                         net (fo=2, routed)           0.282    -0.898    <hidden>
    SLICE_X54Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.597     3.773    <hidden>
    SLICE_X54Y121        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.651ns  (logic 0.367ns (56.354%)  route 0.284ns (43.646%))
  Logic Levels:           0  
  Clock Path Skew:        5.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.779ns
    Source Clock Delay      (SCD):    -1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.482    -1.539    <hidden>
    SLICE_X53Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y115        FDRE (Prop_fdre_C_Q)         0.367    -1.172 r  <hidden>
                         net (fo=1, routed)           0.284    -0.888    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.603     3.779    <hidden>
    SLICE_X54Y116        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.663ns  (logic 0.367ns (55.340%)  route 0.296ns (44.660%))
  Logic Levels:           0  
  Clock Path Skew:        5.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.775ns
    Source Clock Delay      (SCD):    -1.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.477    -1.544    <hidden>
    SLICE_X52Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE (Prop_fdre_C_Q)         0.367    -1.177 r  <hidden>
                         net (fo=2, routed)           0.296    -0.881    <hidden>
    SLICE_X54Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.599     3.775    <hidden>
    SLICE_X54Y119        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.686ns  (logic 0.367ns (53.493%)  route 0.319ns (46.507%))
  Logic Levels:           0  
  Clock Path Skew:        5.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.776ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.478    -1.543    <hidden>
    SLICE_X51Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.367    -1.176 r  <hidden>
                         net (fo=2, routed)           0.319    -0.857    <hidden>
    SLICE_X51Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.600     3.776    <hidden>
    SLICE_X51Y126        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.900ns  (logic 0.124ns (2.531%)  route 4.776ns (97.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.967     3.967    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X52Y134        LUT5 (Prop_lut5_I0_O)        0.124     4.091 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.809     4.900    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    18.290    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.381 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.483    19.863    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.900ns  (logic 0.124ns (2.531%)  route 4.776ns (97.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.967     3.967    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X52Y134        LUT5 (Prop_lut5_I0_O)        0.124     4.091 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.809     4.900    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    18.290    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.381 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.483    19.863    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.900ns  (logic 0.124ns (2.531%)  route 4.776ns (97.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.967     3.967    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X52Y134        LUT5 (Prop_lut5_I0_O)        0.124     4.091 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.809     4.900    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    18.290    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.381 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.483    19.863    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.900ns  (logic 0.124ns (2.531%)  route 4.776ns (97.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.967     3.967    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X52Y134        LUT5 (Prop_lut5_I0_O)        0.124     4.091 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.809     4.900    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    18.290    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.381 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.483    19.863    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.576ns  (logic 0.124ns (2.710%)  route 4.452ns (97.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.967     3.967    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X52Y134        LUT5 (Prop_lut5_I0_O)        0.124     4.091 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.485     4.576    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    18.290    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.381 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.481    19.861    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.576ns  (logic 0.124ns (2.710%)  route 4.452ns (97.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.967     3.967    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X52Y134        LUT5 (Prop_lut5_I0_O)        0.124     4.091 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.485     4.576    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    18.290    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.381 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.481    19.861    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.576ns  (logic 0.124ns (2.710%)  route 4.452ns (97.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.967     3.967    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X52Y134        LUT5 (Prop_lut5_I0_O)        0.124     4.091 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.485     4.576    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    18.290    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.381 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.481    19.861    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.576ns  (logic 0.124ns (2.710%)  route 4.452ns (97.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.967     3.967    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X52Y134        LUT5 (Prop_lut5_I0_O)        0.124     4.091 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.485     4.576    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    18.290    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.381 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.481    19.861    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.454ns  (logic 0.152ns (3.413%)  route 4.302ns (96.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.967     3.967    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X52Y134        LUT5 (Prop_lut5_I0_O)        0.152     4.119 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.335     4.454    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X52Y135        FDCE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.486     3.200    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y135        FDCE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.454ns  (logic 0.152ns (3.413%)  route 4.302ns (96.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.967     3.967    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X52Y134        LUT5 (Prop_lut5_I0_O)        0.152     4.119 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.335     4.454    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X52Y135        FDCE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.486     3.200    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y135        FDCE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.045ns (3.307%)  route 1.316ns (96.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.195     1.195    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X52Y132        LUT6 (Prop_lut6_I4_O)        0.045     1.240 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.121     1.361    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X52Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.820     1.670    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.045ns (3.307%)  route 1.316ns (96.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.195     1.195    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X52Y132        LUT6 (Prop_lut6_I4_O)        0.045     1.240 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.121     1.361    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X52Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.820     1.670    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.045ns (3.079%)  route 1.416ns (96.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.195     1.195    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X52Y132        LUT6 (Prop_lut6_I4_O)        0.045     1.240 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.222     1.461    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X54Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.821     1.671    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.045ns (3.079%)  route 1.416ns (96.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.195     1.195    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X52Y132        LUT6 (Prop_lut6_I4_O)        0.045     1.240 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.222     1.461    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X54Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.821     1.671    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.045ns (3.079%)  route 1.416ns (96.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.195     1.195    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X52Y132        LUT6 (Prop_lut6_I4_O)        0.045     1.240 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.222     1.461    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X54Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.821     1.671    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.045ns (3.079%)  route 1.416ns (96.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.195     1.195    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X52Y132        LUT6 (Prop_lut6_I4_O)        0.045     1.240 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.222     1.461    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X54Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.821     1.671    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.045ns (3.079%)  route 1.416ns (96.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.195     1.195    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X52Y132        LUT6 (Prop_lut6_I4_O)        0.045     1.240 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.222     1.461    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X54Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.821     1.671    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.045ns (3.079%)  route 1.416ns (96.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.195     1.195    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X52Y132        LUT6 (Prop_lut6_I4_O)        0.045     1.240 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.222     1.461    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X54Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.821     1.671    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.503ns  (logic 0.045ns (2.994%)  route 1.458ns (97.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.274     1.274    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X52Y134        LUT1 (Prop_lut1_I0_O)        0.045     1.319 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.184     1.503    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X52Y134        FDCE                                         f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823    18.339    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y134        FDCE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.503ns  (logic 0.045ns (2.994%)  route 1.458ns (97.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.274     1.274    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X52Y134        LUT1 (Prop_lut1_I0_O)        0.045     1.319 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.184     1.503    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X52Y134        FDCE                                         f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823    18.339    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y134        FDCE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.098ns  (logic 1.054ns (20.674%)  route 4.044ns (79.326%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.601     3.777    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.456     4.233 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.303     5.537    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X54Y130        LUT3 (Prop_lut3_I0_O)        0.146     5.683 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.659     6.342    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I1_O)        0.328     6.670 f  <hidden>
                         net (fo=7, routed)           0.841     7.511    <hidden>
    SLICE_X57Y130        LUT5 (Prop_lut5_I4_O)        0.124     7.635 r  <hidden>
                         net (fo=9, routed)           1.241     8.876    <hidden>
    SLICE_X51Y125        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.481     3.195    <hidden>
    SLICE_X51Y125        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.935ns  (logic 1.054ns (21.359%)  route 3.881ns (78.641%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.601     3.777    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.456     4.233 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.303     5.537    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X54Y130        LUT3 (Prop_lut3_I0_O)        0.146     5.683 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.659     6.342    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I1_O)        0.328     6.670 f  <hidden>
                         net (fo=7, routed)           1.019     7.690    <hidden>
    SLICE_X56Y130        LUT5 (Prop_lut5_I4_O)        0.124     7.814 r  <hidden>
                         net (fo=2, routed)           0.899     8.712    <hidden>
    SLICE_X55Y120        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.480     3.194    <hidden>
    SLICE_X55Y120        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.935ns  (logic 1.054ns (21.359%)  route 3.881ns (78.641%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.601     3.777    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.456     4.233 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.303     5.537    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X54Y130        LUT3 (Prop_lut3_I0_O)        0.146     5.683 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.659     6.342    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I1_O)        0.328     6.670 f  <hidden>
                         net (fo=7, routed)           1.019     7.690    <hidden>
    SLICE_X56Y130        LUT5 (Prop_lut5_I4_O)        0.124     7.814 r  <hidden>
                         net (fo=2, routed)           0.899     8.712    <hidden>
    SLICE_X55Y120        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.480     3.194    <hidden>
    SLICE_X55Y120        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.790ns  (logic 1.054ns (22.004%)  route 3.736ns (77.996%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.601     3.777    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.456     4.233 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.303     5.537    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X54Y130        LUT3 (Prop_lut3_I0_O)        0.146     5.683 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.659     6.342    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I1_O)        0.328     6.670 f  <hidden>
                         net (fo=7, routed)           0.841     7.511    <hidden>
    SLICE_X57Y130        LUT5 (Prop_lut5_I4_O)        0.124     7.635 r  <hidden>
                         net (fo=9, routed)           0.932     8.568    <hidden>
    SLICE_X50Y123        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.483     3.197    <hidden>
    SLICE_X50Y123        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.650ns  (logic 1.054ns (22.667%)  route 3.596ns (77.333%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.601     3.777    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.456     4.233 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.303     5.537    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X54Y130        LUT3 (Prop_lut3_I0_O)        0.146     5.683 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.659     6.342    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I1_O)        0.328     6.670 f  <hidden>
                         net (fo=7, routed)           0.841     7.511    <hidden>
    SLICE_X57Y130        LUT5 (Prop_lut5_I4_O)        0.124     7.635 r  <hidden>
                         net (fo=9, routed)           0.792     8.427    <hidden>
    SLICE_X56Y122        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.478     3.192    <hidden>
    SLICE_X56Y122        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.633ns  (logic 1.054ns (22.751%)  route 3.579ns (77.249%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.601     3.777    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.456     4.233 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.303     5.537    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X54Y130        LUT3 (Prop_lut3_I0_O)        0.146     5.683 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.659     6.342    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I1_O)        0.328     6.670 f  <hidden>
                         net (fo=7, routed)           0.841     7.511    <hidden>
    SLICE_X57Y130        LUT5 (Prop_lut5_I4_O)        0.124     7.635 r  <hidden>
                         net (fo=9, routed)           0.775     8.410    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.480     3.194    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.633ns  (logic 1.054ns (22.751%)  route 3.579ns (77.249%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.601     3.777    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.456     4.233 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.303     5.537    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X54Y130        LUT3 (Prop_lut3_I0_O)        0.146     5.683 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.659     6.342    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I1_O)        0.328     6.670 f  <hidden>
                         net (fo=7, routed)           0.841     7.511    <hidden>
    SLICE_X57Y130        LUT5 (Prop_lut5_I4_O)        0.124     7.635 r  <hidden>
                         net (fo=9, routed)           0.775     8.410    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.480     3.194    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.633ns  (logic 1.054ns (22.751%)  route 3.579ns (77.249%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.601     3.777    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.456     4.233 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.303     5.537    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X54Y130        LUT3 (Prop_lut3_I0_O)        0.146     5.683 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.659     6.342    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I1_O)        0.328     6.670 f  <hidden>
                         net (fo=7, routed)           0.841     7.511    <hidden>
    SLICE_X57Y130        LUT5 (Prop_lut5_I4_O)        0.124     7.635 r  <hidden>
                         net (fo=9, routed)           0.775     8.410    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.480     3.194    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.633ns  (logic 1.054ns (22.751%)  route 3.579ns (77.249%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.601     3.777    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.456     4.233 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.303     5.537    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X54Y130        LUT3 (Prop_lut3_I0_O)        0.146     5.683 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.659     6.342    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I1_O)        0.328     6.670 f  <hidden>
                         net (fo=7, routed)           0.841     7.511    <hidden>
    SLICE_X57Y130        LUT5 (Prop_lut5_I4_O)        0.124     7.635 r  <hidden>
                         net (fo=9, routed)           0.775     8.410    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.480     3.194    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.633ns  (logic 1.054ns (22.751%)  route 3.579ns (77.249%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.601     3.777    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.456     4.233 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.303     5.537    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X54Y130        LUT3 (Prop_lut3_I0_O)        0.146     5.683 f  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.659     6.342    <hidden>
    SLICE_X55Y130        LUT4 (Prop_lut4_I1_O)        0.328     6.670 f  <hidden>
                         net (fo=7, routed)           0.841     7.511    <hidden>
    SLICE_X57Y130        LUT5 (Prop_lut5_I4_O)        0.124     7.635 r  <hidden>
                         net (fo=9, routed)           0.775     8.410    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.480     3.194    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.408%)  route 0.129ns (46.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.553     1.415    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y131        FDRE (Prop_fdre_C_Q)         0.148     1.563 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.129     1.692    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X54Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.821     1.671    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.385%)  route 0.135ns (47.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.553     1.415    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y131        FDRE (Prop_fdre_C_Q)         0.148     1.563 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.135     1.698    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X54Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.821     1.671    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.082%)  route 0.123ns (42.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.553     1.415    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y131        FDRE (Prop_fdre_C_Q)         0.164     1.579 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.123     1.702    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X52Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.820     1.670    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.553     1.415    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y131        FDRE (Prop_fdre_C_Q)         0.164     1.579 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.124     1.703    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X54Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.821     1.671    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.206%)  route 0.139ns (45.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.550     1.412    <hidden>
    SLICE_X54Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y121        FDRE (Prop_fdre_C_Q)         0.164     1.576 r  <hidden>
                         net (fo=3, routed)           0.139     1.715    <hidden>
    SLICE_X56Y122        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.817     1.667    <hidden>
    SLICE_X56Y122        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.668%)  route 0.161ns (53.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.554     1.416    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y132        FDRE (Prop_fdre_C_Q)         0.141     1.557 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.161     1.718    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X52Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.820     1.670    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.461%)  route 0.176ns (55.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.556     1.418    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y135        FDCE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y135        FDCE (Prop_fdce_C_Q)         0.141     1.559 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.176     1.735    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X52Y135        FDCE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.824     1.674    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y135        FDCE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.743%)  route 0.148ns (44.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.554     1.416    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y132        FDRE (Prop_fdre_C_Q)         0.141     1.557 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.148     1.705    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_0_in
    SLICE_X55Y131        LUT3 (Prop_lut3_I0_O)        0.045     1.750 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.750    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X55Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.820     1.670    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.680%)  route 0.180ns (52.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.553     1.415    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y131        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y131        FDRE (Prop_fdre_C_Q)         0.164     1.579 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.180     1.759    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X54Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.821     1.671    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.231%)  route 0.218ns (60.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.550     1.412    <hidden>
    SLICE_X53Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y121        FDRE (Prop_fdre_C_Q)         0.141     1.553 r  <hidden>
                         net (fo=3, routed)           0.218     1.772    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.819     1.669    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  To Clock:  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.192ns  (logic 0.580ns (26.464%)  route 1.612ns (73.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.598    -0.942    <hidden>
    SLICE_X49Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  <hidden>
                         net (fo=7, routed)           0.914     0.428    <hidden>
    SLICE_X49Y124        LUT2 (Prop_lut2_I1_O)        0.124     0.552 f  <hidden>
                         net (fo=3, routed)           0.698     1.250    <hidden>
    SLICE_X50Y123        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.483     3.197    <hidden>
    SLICE_X50Y123        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.837ns  (logic 0.580ns (31.570%)  route 1.257ns (68.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.596    -0.944    <hidden>
    SLICE_X51Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  <hidden>
                         net (fo=3, routed)           0.878     0.390    <hidden>
    SLICE_X51Y124        LUT2 (Prop_lut2_I1_O)        0.124     0.514 f  <hidden>
                         net (fo=2, routed)           0.379     0.893    <hidden>
    SLICE_X51Y125        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.481     3.195    <hidden>
    SLICE_X51Y125        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.593ns  (logic 0.456ns (28.625%)  route 1.137ns (71.375%))
  Logic Levels:           0  
  Clock Path Skew:        4.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.589    -0.951    <hidden>
    SLICE_X52Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  <hidden>
                         net (fo=7, routed)           1.137     0.642    <hidden>
    SLICE_X56Y122        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.478     3.192    <hidden>
    SLICE_X56Y122        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.382ns  (logic 0.456ns (32.997%)  route 0.926ns (67.003%))
  Logic Levels:           0  
  Clock Path Skew:        4.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.592    -0.948    <hidden>
    SLICE_X55Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  <hidden>
                         net (fo=5, routed)           0.926     0.434    <hidden>
    SLICE_X56Y121        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.480     3.194    <hidden>
    SLICE_X56Y121        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 0.518ns (38.783%)  route 0.818ns (61.217%))
  Logic Levels:           0  
  Clock Path Skew:        4.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.596    -0.944    <hidden>
    SLICE_X54Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  <hidden>
                         net (fo=2, routed)           0.818     0.392    <hidden>
    SLICE_X55Y120        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.480     3.194    <hidden>
    SLICE_X55Y120        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 0.518ns (38.783%)  route 0.818ns (61.217%))
  Logic Levels:           0  
  Clock Path Skew:        4.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.596    -0.944    <hidden>
    SLICE_X54Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  <hidden>
                         net (fo=2, routed)           0.818     0.392    <hidden>
    SLICE_X55Y120        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623     1.623    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.714 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.480     3.194    <hidden>
    SLICE_X55Y120        FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.108ns  (logic 0.418ns (37.738%)  route 0.690ns (62.262%))
  Logic Levels:           0  
  Clock Path Skew:        5.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    -1.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.477    -1.544    <hidden>
    SLICE_X54Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDRE (Prop_fdre_C_Q)         0.418    -1.126 f  <hidden>
                         net (fo=2, routed)           0.690    -0.436    <hidden>
    SLICE_X55Y120        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.598     3.594    <hidden>
    SLICE_X55Y120        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.108ns  (logic 0.418ns (37.738%)  route 0.690ns (62.262%))
  Logic Levels:           0  
  Clock Path Skew:        5.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    -1.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.477    -1.544    <hidden>
    SLICE_X54Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDRE (Prop_fdre_C_Q)         0.418    -1.126 f  <hidden>
                         net (fo=2, routed)           0.690    -0.436    <hidden>
    SLICE_X55Y120        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.598     3.594    <hidden>
    SLICE_X55Y120        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.151ns  (logic 0.367ns (31.887%)  route 0.784ns (68.113%))
  Logic Levels:           0  
  Clock Path Skew:        5.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.474    -1.547    <hidden>
    SLICE_X55Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_fdre_C_Q)         0.367    -1.180 f  <hidden>
                         net (fo=5, routed)           0.784    -0.396    <hidden>
    SLICE_X56Y121        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.598     3.594    <hidden>
    SLICE_X56Y121        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.333ns  (logic 0.367ns (27.532%)  route 0.966ns (72.468%))
  Logic Levels:           0  
  Clock Path Skew:        5.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.471    -1.550    <hidden>
    SLICE_X52Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.367    -1.183 f  <hidden>
                         net (fo=7, routed)           0.966    -0.217    <hidden>
    SLICE_X56Y122        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.595     3.591    <hidden>
    SLICE_X56Y122        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.418ns  (logic 0.518ns (36.543%)  route 0.900ns (63.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.596ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.478    -1.543    <hidden>
    SLICE_X50Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.418    -1.125 f  <hidden>
                         net (fo=7, routed)           0.310    -0.815    <hidden>
    SLICE_X49Y124        LUT2 (Prop_lut2_I0_O)        0.100    -0.715 f  <hidden>
                         net (fo=3, routed)           0.590    -0.125    <hidden>
    SLICE_X50Y123        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.600     3.596    <hidden>
    SLICE_X50Y123        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.446ns  (logic 0.518ns (35.825%)  route 0.928ns (64.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.478    -1.543    <hidden>
    SLICE_X50Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.418    -1.125 f  <hidden>
                         net (fo=3, routed)           0.604    -0.520    <hidden>
    SLICE_X51Y124        LUT2 (Prop_lut2_I0_O)        0.100    -0.420 f  <hidden>
                         net (fo=2, routed)           0.323    -0.097    <hidden>
    SLICE_X51Y125        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.598     3.594    <hidden>
    SLICE_X51Y125        FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Block_Diagram_ADC_clk_wiz_1_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_H[0]
                            (input port)
  Destination:            Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.022ns  (logic 1.611ns (26.760%)  route 4.410ns (73.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RST_H[0] (IN)
                         net (fo=0)                   0.000     0.000    RST_H[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  RST_H_IBUF[0]_inst/O
                         net (fo=2, routed)           3.977     5.465    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X53Y134        LUT2 (Prop_lut2_I1_O)        0.124     5.589 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.433     6.022    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X53Y134        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.482    -1.539    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X53Y134        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 ADC_TEST_3
                            (input port)
  Destination:            Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.486ns  (logic 1.535ns (34.210%)  route 2.952ns (65.790%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  ADC_TEST_3 (IN)
                         net (fo=0)                   0.000     0.000    ADC_TEST_3
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  ADC_TEST_3_IBUF_inst/O
                         net (fo=1, routed)           2.952     4.486    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[5]
    SLICE_X30Y138        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.501    -1.520    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X30Y138        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 ADC_TEST_1
                            (input port)
  Destination:            Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.476ns  (logic 1.518ns (33.921%)  route 2.958ns (66.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  ADC_TEST_1 (IN)
                         net (fo=0)                   0.000     0.000    ADC_TEST_1
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  ADC_TEST_1_IBUF_inst/O
                         net (fo=1, routed)           2.958     4.476    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X34Y139        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.501    -1.520    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X34Y139        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.450ns  (logic 1.481ns (33.279%)  route 2.969ns (66.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  UART_RX_IBUF_inst/O
                         net (fo=1, routed)           2.969     4.450    Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X33Y130        FDRE                                         r  Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.493    -1.528    Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y130        FDRE                                         r  Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 ADC_TEST_2
                            (input port)
  Destination:            Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.435ns  (logic 1.516ns (34.192%)  route 2.919ns (65.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  ADC_TEST_2 (IN)
                         net (fo=0)                   0.000     0.000    ADC_TEST_2
    B9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  ADC_TEST_2_IBUF_inst/O
                         net (fo=1, routed)           2.919     4.435    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X32Y140        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.502    -1.519    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X32Y140        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 SW_2[0]
                            (input port)
  Destination:            Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 1.512ns (34.540%)  route 2.865ns (65.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  SW_2[0] (IN)
                         net (fo=0)                   0.000     0.000    SW_2[0]
    C10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  SW_2_IBUF[0]_inst/O
                         net (fo=1, routed)           2.865     4.377    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X32Y138        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.501    -1.520    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X32Y138        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 SW_0[0]
                            (input port)
  Destination:            Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.293ns  (logic 1.542ns (35.904%)  route 2.752ns (64.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW_0[0] (IN)
                         net (fo=0)                   0.000     0.000    SW_0[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_0_IBUF[0]_inst/O
                         net (fo=1, routed)           2.752     4.293    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X36Y141        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.502    -1.519    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X36Y141        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 SW_1[0]
                            (input port)
  Destination:            Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.229ns  (logic 1.509ns (35.693%)  route 2.719ns (64.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  SW_1[0] (IN)
                         net (fo=0)                   0.000     0.000    SW_1[0]
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  SW_1_IBUF[0]_inst/O
                         net (fo=1, routed)           2.719     4.229    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X34Y142        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.502    -1.519    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X34Y142        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW_1[0]
                            (input port)
  Destination:            Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.277ns (19.277%)  route 1.159ns (80.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  SW_1[0] (IN)
                         net (fo=0)                   0.000     0.000    SW_1[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_1_IBUF[0]_inst/O
                         net (fo=1, routed)           1.159     1.436    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X34Y142        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.834    -0.839    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X34Y142        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 SW_2[0]
                            (input port)
  Destination:            Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.279ns (18.692%)  route 1.215ns (81.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  SW_2[0] (IN)
                         net (fo=0)                   0.000     0.000    SW_2[0]
    C10                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  SW_2_IBUF[0]_inst/O
                         net (fo=1, routed)           1.215     1.495    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X32Y138        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.834    -0.839    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X32Y138        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 SW_0[0]
                            (input port)
  Destination:            Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.309ns (20.561%)  route 1.193ns (79.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW_0[0] (IN)
                         net (fo=0)                   0.000     0.000    SW_0[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  SW_0_IBUF[0]_inst/O
                         net (fo=1, routed)           1.193     1.502    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X36Y141        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.834    -0.839    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X36Y141        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 ADC_TEST_1
                            (input port)
  Destination:            Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.562ns  (logic 0.286ns (18.301%)  route 1.276ns (81.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  ADC_TEST_1 (IN)
                         net (fo=0)                   0.000     0.000    ADC_TEST_1
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  ADC_TEST_1_IBUF_inst/O
                         net (fo=1, routed)           1.276     1.562    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X34Y139        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.833    -0.840    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X34Y139        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.249ns (15.832%)  route 1.322ns (84.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    D3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  UART_RX_IBUF_inst/O
                         net (fo=1, routed)           1.322     1.571    Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X33Y130        FDRE                                         r  Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.826    -0.847    Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y130        FDRE                                         r  Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 ADC_TEST_2
                            (input port)
  Destination:            Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.284ns (18.055%)  route 1.289ns (81.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  ADC_TEST_2 (IN)
                         net (fo=0)                   0.000     0.000    ADC_TEST_2
    B9                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ADC_TEST_2_IBUF_inst/O
                         net (fo=1, routed)           1.289     1.573    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X32Y140        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.835    -0.838    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X32Y140        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 ADC_TEST_3
                            (input port)
  Destination:            Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.302ns (18.907%)  route 1.296ns (81.093%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  ADC_TEST_3 (IN)
                         net (fo=0)                   0.000     0.000    ADC_TEST_3
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  ADC_TEST_3_IBUF_inst/O
                         net (fo=1, routed)           1.296     1.598    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[5]
    SLICE_X30Y138        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.834    -0.839    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X30Y138        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 RST_H[0]
                            (input port)
  Destination:            Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.144ns  (logic 0.300ns (13.996%)  route 1.844ns (86.004%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RST_H[0] (IN)
                         net (fo=0)                   0.000     0.000    RST_H[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  RST_H_IBUF[0]_inst/O
                         net (fo=2, routed)           1.709     1.964    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X53Y134        LUT2 (Prop_lut2_I1_O)        0.045     2.009 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.135     2.144    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X53Y134        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.822    -0.851    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X53Y134        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_Block_Diagram_ADC_clk_wiz_1_0

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.751ns  (logic 3.257ns (68.550%)  route 1.494ns (31.450%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -5.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.613     3.789    <hidden>
    SLICE_X50Y114        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     5.406 r  <hidden>
                         net (fo=1, routed)           0.545     5.952    <hidden>
    SLICE_X51Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.812 r  <hidden>
                         net (fo=1, routed)           0.000     6.812    <hidden>
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  <hidden>
                         net (fo=1, routed)           0.000     6.926    <hidden>
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.219 r  <hidden>
                         net (fo=2, routed)           0.451     7.670    <hidden>
    SLICE_X50Y122        LUT6 (Prop_lut6_I0_O)        0.373     8.043 r  <hidden>
                         net (fo=3, routed)           0.498     8.541    <hidden>
    SLICE_X52Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.476    -1.545    <hidden>
    SLICE_X52Y121        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.697ns  (logic 3.381ns (71.979%)  route 1.316ns (28.021%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -5.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.613     3.789    <hidden>
    SLICE_X50Y114        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     5.406 r  <hidden>
                         net (fo=1, routed)           0.545     5.952    <hidden>
    SLICE_X51Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.812 r  <hidden>
                         net (fo=1, routed)           0.000     6.812    <hidden>
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  <hidden>
                         net (fo=1, routed)           0.000     6.926    <hidden>
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.219 r  <hidden>
                         net (fo=2, routed)           0.451     7.670    <hidden>
    SLICE_X50Y122        LUT6 (Prop_lut6_I0_O)        0.373     8.043 r  <hidden>
                         net (fo=3, routed)           0.320     8.363    <hidden>
    SLICE_X52Y122        LUT2 (Prop_lut2_I1_O)        0.124     8.487 r  <hidden>
                         net (fo=1, routed)           0.000     8.487    <hidden>
    SLICE_X52Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.474    -1.547    <hidden>
    SLICE_X52Y122        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 3.257ns (69.660%)  route 1.419ns (30.340%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -5.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.613     3.789    <hidden>
    SLICE_X50Y114        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     5.406 r  <hidden>
                         net (fo=1, routed)           0.545     5.952    <hidden>
    SLICE_X51Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.812 r  <hidden>
                         net (fo=1, routed)           0.000     6.812    <hidden>
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  <hidden>
                         net (fo=1, routed)           0.000     6.926    <hidden>
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.219 r  <hidden>
                         net (fo=2, routed)           0.451     7.670    <hidden>
    SLICE_X50Y122        LUT6 (Prop_lut6_I0_O)        0.373     8.043 r  <hidden>
                         net (fo=3, routed)           0.422     8.465    <hidden>
    SLICE_X51Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.481    -1.540    <hidden>
    SLICE_X51Y122        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.429ns  (logic 2.884ns (84.094%)  route 0.545ns (15.906%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -5.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.613     3.789    <hidden>
    SLICE_X50Y114        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     5.406 r  <hidden>
                         net (fo=1, routed)           0.545     5.952    <hidden>
    SLICE_X51Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.812 r  <hidden>
                         net (fo=1, routed)           0.000     6.812    <hidden>
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  <hidden>
                         net (fo=1, routed)           0.000     6.926    <hidden>
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.219 r  <hidden>
                         net (fo=2, routed)           0.000     7.219    <hidden>
    SLICE_X51Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.485    -1.536    <hidden>
    SLICE_X51Y118        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.634ns  (logic 0.610ns (23.158%)  route 2.024ns (76.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.622     3.798    <hidden>
    SLICE_X35Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDRE (Prop_fdre_C_Q)         0.456     4.254 r  <hidden>
                         net (fo=2, routed)           1.362     5.617    <hidden>
    SLICE_X48Y112        LUT5 (Prop_lut5_I1_O)        0.154     5.771 r  <hidden>
                         net (fo=1, routed)           0.662     6.433    <hidden>
    SLICE_X34Y112        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.499    -1.522    <hidden>
    SLICE_X34Y112        SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.597ns  (logic 0.744ns (28.651%)  route 1.853ns (71.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.606     3.782    <hidden>
    SLICE_X52Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.419     4.201 r  <hidden>
                         net (fo=2, routed)           1.137     5.338    <hidden>
    SLICE_X53Y120        LUT5 (Prop_lut5_I1_O)        0.325     5.663 r  <hidden>
                         net (fo=1, routed)           0.716     6.379    <hidden>
    SLICE_X42Y117        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.491    -1.530    <hidden>
    SLICE_X42Y117        SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.567ns  (logic 0.580ns (22.599%)  route 1.987ns (77.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.619     3.795    <hidden>
    SLICE_X36Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.456     4.251 r  <hidden>
                         net (fo=2, routed)           0.860     5.111    <hidden>
    SLICE_X36Y115        LUT6 (Prop_lut6_I3_O)        0.124     5.235 r  <hidden>
                         net (fo=1, routed)           1.127     6.362    <hidden>
    SLICE_X46Y112        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.493    -1.528    <hidden>
    SLICE_X46Y112        SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.520ns  (logic 0.608ns (24.123%)  route 1.912ns (75.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.797    <hidden>
    SLICE_X36Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y113        FDRE (Prop_fdre_C_Q)         0.456     4.253 r  <hidden>
                         net (fo=2, routed)           1.084     5.338    <hidden>
    SLICE_X36Y115        LUT5 (Prop_lut5_I1_O)        0.152     5.490 r  <hidden>
                         net (fo=1, routed)           0.828     6.318    <hidden>
    SLICE_X46Y119        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.486    -1.535    <hidden>
    SLICE_X46Y119        SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.521ns  (logic 0.608ns (24.118%)  route 1.913ns (75.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.606     3.782    <hidden>
    SLICE_X52Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.456     4.238 r  <hidden>
                         net (fo=2, routed)           1.130     5.369    <hidden>
    SLICE_X52Y117        LUT5 (Prop_lut5_I1_O)        0.152     5.521 r  <hidden>
                         net (fo=1, routed)           0.783     6.303    <hidden>
    SLICE_X46Y119        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.486    -1.535    <hidden>
    SLICE_X46Y119        SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.437ns  (logic 0.743ns (30.489%)  route 1.694ns (69.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.606     3.782    <hidden>
    SLICE_X52Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.419     4.201 r  <hidden>
                         net (fo=2, routed)           0.997     5.199    <hidden>
    SLICE_X52Y115        LUT5 (Prop_lut5_I1_O)        0.324     5.523 r  <hidden>
                         net (fo=1, routed)           0.697     6.219    <hidden>
    SLICE_X46Y119        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.486    -1.535    <hidden>
    SLICE_X46Y119        SRL16E                                       r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.069%)  route 0.179ns (55.931%))
  Logic Levels:           0  
  Clock Path Skew:        -2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.550     1.412    <hidden>
    SLICE_X53Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y121        FDRE (Prop_fdre_C_Q)         0.141     1.553 r  <hidden>
                         net (fo=1, routed)           0.179     1.732    <hidden>
    SLICE_X52Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.812    -0.860    <hidden>
    SLICE_X52Y123        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.936%)  route 0.164ns (50.064%))
  Logic Levels:           0  
  Clock Path Skew:        -2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.548     1.410    <hidden>
    SLICE_X54Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y126        FDRE (Prop_fdre_C_Q)         0.164     1.574 f  <hidden>
                         net (fo=1, routed)           0.164     1.739    <hidden>
    SLICE_X53Y126        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.812    -0.860    <hidden>
    SLICE_X53Y126        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.541%)  route 0.231ns (58.459%))
  Logic Levels:           0  
  Clock Path Skew:        -2.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.550     1.412    <hidden>
    SLICE_X54Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y121        FDRE (Prop_fdre_C_Q)         0.164     1.576 r  <hidden>
                         net (fo=1, routed)           0.231     1.807    <hidden>
    SLICE_X55Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.816    -0.857    <hidden>
    SLICE_X55Y121        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.242%)  route 0.391ns (67.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.426    <hidden>
    SLICE_X28Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.141     1.567 r  <hidden>
                         net (fo=2, routed)           0.264     1.831    <hidden>
    SLICE_X28Y115        LUT6 (Prop_lut6_I3_O)        0.045     1.876 r  <hidden>
                         net (fo=1, routed)           0.127     2.003    <hidden>
    SLICE_X14Y115        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.834    -0.839    <hidden>
    SLICE_X14Y115        SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.185ns (31.775%)  route 0.397ns (68.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.426    <hidden>
    SLICE_X28Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.141     1.567 r  <hidden>
                         net (fo=2, routed)           0.221     1.788    <hidden>
    SLICE_X28Y115        LUT5 (Prop_lut5_I1_O)        0.044     1.832 r  <hidden>
                         net (fo=1, routed)           0.176     2.008    <hidden>
    SLICE_X30Y116        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.829    -0.844    <hidden>
    SLICE_X30Y116        SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.156%)  route 0.411ns (68.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.426    <hidden>
    SLICE_X31Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.141     1.567 r  <hidden>
                         net (fo=2, routed)           0.195     1.763    <hidden>
    SLICE_X31Y112        LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  <hidden>
                         net (fo=1, routed)           0.216     2.023    <hidden>
    SLICE_X34Y112        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.831    -0.842    <hidden>
    SLICE_X34Y112        SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.453%)  route 0.425ns (69.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.424    <hidden>
    SLICE_X36Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.141     1.565 r  <hidden>
                         net (fo=2, routed)           0.209     1.774    <hidden>
    SLICE_X36Y115        LUT6 (Prop_lut6_I3_O)        0.045     1.819 r  <hidden>
                         net (fo=1, routed)           0.215     2.035    <hidden>
    SLICE_X42Y116        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.825    -0.848    <hidden>
    SLICE_X42Y116        SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.186ns (30.027%)  route 0.433ns (69.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.556     1.418    <hidden>
    SLICE_X39Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.141     1.559 r  <hidden>
                         net (fo=2, routed)           0.324     1.883    <hidden>
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.045     1.928 r  <hidden>
                         net (fo=1, routed)           0.109     2.038    <hidden>
    SLICE_X30Y116        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.829    -0.844    <hidden>
    SLICE_X30Y116        SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.455%)  route 0.445ns (70.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.420    <hidden>
    SLICE_X48Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDRE (Prop_fdre_C_Q)         0.141     1.561 r  <hidden>
                         net (fo=2, routed)           0.263     1.824    <hidden>
    SLICE_X48Y112        LUT6 (Prop_lut6_I3_O)        0.045     1.869 r  <hidden>
                         net (fo=1, routed)           0.182     2.052    <hidden>
    SLICE_X42Y109        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.831    -0.842    <hidden>
    SLICE_X42Y109        SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.184ns (28.917%)  route 0.452ns (71.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  Block_Diagram_ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.425    <hidden>
    SLICE_X33Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDRE (Prop_fdre_C_Q)         0.141     1.566 r  <hidden>
                         net (fo=2, routed)           0.279     1.846    <hidden>
    SLICE_X33Y114        LUT5 (Prop_lut5_I1_O)        0.043     1.889 r  <hidden>
                         net (fo=1, routed)           0.173     2.061    <hidden>
    SLICE_X34Y114        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.830    -0.843    <hidden>
    SLICE_X34Y114        SRL16E                                       r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_Block_Diagram_ADC_clk_wiz_1_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.809ns  (logic 0.580ns (32.060%)  route 1.229ns (67.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    3.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.602     3.598    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDRE (Prop_fdre_C_Q)         0.456     4.054 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.796     4.850    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X53Y134        LUT2 (Prop_lut2_I0_O)        0.124     4.974 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.433     5.407    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X53Y134        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.482    -1.539    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X53Y134        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.312ns  (logic 0.963ns (29.077%)  route 2.349ns (70.923%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    3.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.599     3.595    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.419     4.014 r  <hidden>
                         net (fo=1, routed)           0.861     4.875    <hidden>
    SLICE_X52Y119        LUT6 (Prop_lut6_I5_O)        0.296     5.171 f  <hidden>
                         net (fo=2, routed)           1.027     6.198    <hidden>
    SLICE_X49Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.322 r  <hidden>
                         net (fo=1, routed)           0.462     6.783    <hidden>
    SLICE_X51Y124        LUT3 (Prop_lut3_I0_O)        0.124     6.907 r  <hidden>
                         net (fo=1, routed)           0.000     6.907    <hidden>
    SLICE_X51Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.478    -1.543    <hidden>
    SLICE_X51Y124        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.306ns  (logic 1.816ns (54.932%)  route 1.490ns (45.068%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    3.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.599     3.595    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.456     4.051 r  <hidden>
                         net (fo=4, routed)           0.541     4.592    <hidden>
    SLICE_X51Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.172 r  <hidden>
                         net (fo=1, routed)           0.000     5.172    <hidden>
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.286 r  <hidden>
                         net (fo=1, routed)           0.000     5.286    <hidden>
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.579 r  <hidden>
                         net (fo=2, routed)           0.451     6.031    <hidden>
    SLICE_X50Y122        LUT6 (Prop_lut6_I0_O)        0.373     6.404 r  <hidden>
                         net (fo=3, routed)           0.498     6.901    <hidden>
    SLICE_X52Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.476    -1.545    <hidden>
    SLICE_X52Y121        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.252ns  (logic 1.940ns (59.658%)  route 1.312ns (40.342%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -5.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    3.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.599     3.595    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.456     4.051 r  <hidden>
                         net (fo=4, routed)           0.541     4.592    <hidden>
    SLICE_X51Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.172 r  <hidden>
                         net (fo=1, routed)           0.000     5.172    <hidden>
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.286 r  <hidden>
                         net (fo=1, routed)           0.000     5.286    <hidden>
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.579 r  <hidden>
                         net (fo=2, routed)           0.451     6.031    <hidden>
    SLICE_X50Y122        LUT6 (Prop_lut6_I0_O)        0.373     6.404 r  <hidden>
                         net (fo=3, routed)           0.320     6.723    <hidden>
    SLICE_X52Y122        LUT2 (Prop_lut2_I1_O)        0.124     6.847 r  <hidden>
                         net (fo=1, routed)           0.000     6.847    <hidden>
    SLICE_X52Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.474    -1.547    <hidden>
    SLICE_X52Y122        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.230ns  (logic 1.816ns (56.219%)  route 1.414ns (43.781%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -5.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    3.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.599     3.595    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.456     4.051 r  <hidden>
                         net (fo=4, routed)           0.541     4.592    <hidden>
    SLICE_X51Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.172 r  <hidden>
                         net (fo=1, routed)           0.000     5.172    <hidden>
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.286 r  <hidden>
                         net (fo=1, routed)           0.000     5.286    <hidden>
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.579 r  <hidden>
                         net (fo=2, routed)           0.451     6.031    <hidden>
    SLICE_X50Y122        LUT6 (Prop_lut6_I0_O)        0.373     6.404 r  <hidden>
                         net (fo=3, routed)           0.422     6.825    <hidden>
    SLICE_X51Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.481    -1.540    <hidden>
    SLICE_X51Y122        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.114ns  (logic 0.580ns (27.439%)  route 1.534ns (72.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    3.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.602     3.598    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDRE (Prop_fdre_C_Q)         0.456     4.054 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.943     4.998    <hidden>
    SLICE_X53Y134        LUT2 (Prop_lut2_I1_O)        0.124     5.122 r  <hidden>
                         net (fo=1, routed)           0.590     5.712    <hidden>
    SLICE_X53Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.482    -1.539    <hidden>
    SLICE_X53Y134        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.006ns  (logic 0.608ns (30.304%)  route 1.398ns (69.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -5.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    3.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.599     3.595    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.456     4.051 f  <hidden>
                         net (fo=4, routed)           0.809     4.861    <hidden>
    SLICE_X52Y122        LUT4 (Prop_lut4_I2_O)        0.152     5.013 r  <hidden>
                         net (fo=1, routed)           0.589     5.602    <hidden>
    SLICE_X52Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.474    -1.547    <hidden>
    SLICE_X52Y122        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.984ns  (logic 1.443ns (72.727%)  route 0.541ns (27.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -5.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    3.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.599     3.595    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.456     4.051 r  <hidden>
                         net (fo=4, routed)           0.541     4.592    <hidden>
    SLICE_X51Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.172 r  <hidden>
                         net (fo=1, routed)           0.000     5.172    <hidden>
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.286 r  <hidden>
                         net (fo=1, routed)           0.000     5.286    <hidden>
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.579 r  <hidden>
                         net (fo=2, routed)           0.000     5.579    <hidden>
    SLICE_X51Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.485    -1.536    <hidden>
    SLICE_X51Y118        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.863ns  (logic 0.580ns (31.127%)  route 1.283ns (68.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    3.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.599     3.595    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.456     4.051 f  <hidden>
                         net (fo=4, routed)           0.809     4.861    <hidden>
    SLICE_X52Y122        LUT5 (Prop_lut5_I2_O)        0.124     4.985 r  <hidden>
                         net (fo=1, routed)           0.474     5.459    <hidden>
    SLICE_X51Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.481    -1.540    <hidden>
    SLICE_X51Y122        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.788ns  (logic 0.580ns (32.434%)  route 1.208ns (67.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    3.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900     1.900    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.996 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.599     3.595    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.456     4.051 f  <hidden>
                         net (fo=4, routed)           0.676     4.728    <hidden>
    SLICE_X52Y121        LUT5 (Prop_lut5_I2_O)        0.124     4.852 r  <hidden>
                         net (fo=1, routed)           0.532     5.384    <hidden>
    SLICE_X52Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.476    -1.545    <hidden>
    SLICE_X52Y121        FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.681%)  route 0.401ns (68.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.554     1.281    Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y132        FDRE                                         r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDRE (Prop_fdre_C_Q)         0.141     1.422 r  Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.266     1.688    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X53Y134        LUT2 (Prop_lut2_I0_O)        0.045     1.733 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.135     1.868    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X53Y134        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.822    -0.851    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X53Y134        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        -2.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.551     1.278    <hidden>
    SLICE_X55Y120        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.141     1.419 r  <hidden>
                         net (fo=1, routed)           0.139     1.558    <hidden>
    SLICE_X54Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.817    -0.856    <hidden>
    SLICE_X54Y120        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.101%)  route 0.163ns (49.899%))
  Logic Levels:           0  
  Clock Path Skew:        -2.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.551     1.278    <hidden>
    SLICE_X56Y121        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y121        FDCE (Prop_fdce_C_Q)         0.164     1.442 r  <hidden>
                         net (fo=1, routed)           0.163     1.605    <hidden>
    SLICE_X55Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.814    -0.858    <hidden>
    SLICE_X55Y122        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        -2.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.549     1.276    <hidden>
    SLICE_X50Y123        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y123        FDCE (Prop_fdce_C_Q)         0.164     1.440 r  <hidden>
                         net (fo=1, routed)           0.166     1.606    <hidden>
    SLICE_X50Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.813    -0.860    <hidden>
    SLICE_X50Y124        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.065%)  route 0.211ns (59.935%))
  Logic Levels:           0  
  Clock Path Skew:        -2.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.552     1.279    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.141     1.420 r  <hidden>
                         net (fo=1, routed)           0.211     1.631    <hidden>
    SLICE_X52Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.817    -0.856    <hidden>
    SLICE_X52Y120        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.275%)  route 0.227ns (61.725%))
  Logic Levels:           0  
  Clock Path Skew:        -2.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.551     1.278    <hidden>
    SLICE_X55Y120        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDCE (Prop_fdce_C_Q)         0.141     1.419 r  <hidden>
                         net (fo=1, routed)           0.227     1.646    <hidden>
    SLICE_X55Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.816    -0.857    <hidden>
    SLICE_X55Y121        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.917%)  route 0.237ns (59.083%))
  Logic Levels:           0  
  Clock Path Skew:        -2.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.551     1.278    <hidden>
    SLICE_X56Y122        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y122        FDCE (Prop_fdce_C_Q)         0.164     1.442 r  <hidden>
                         net (fo=1, routed)           0.237     1.679    <hidden>
    SLICE_X52Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.812    -0.860    <hidden>
    SLICE_X52Y123        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.716%)  route 0.304ns (68.284%))
  Logic Levels:           0  
  Clock Path Skew:        -2.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.275    <hidden>
    SLICE_X51Y125        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDCE (Prop_fdce_C_Q)         0.141     1.416 r  <hidden>
                         net (fo=1, routed)           0.304     1.720    <hidden>
    SLICE_X51Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.813    -0.860    <hidden>
    SLICE_X51Y124        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.182%)  route 0.314ns (62.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.552     1.279    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.141     1.420 r  <hidden>
                         net (fo=1, routed)           0.314     1.734    <hidden>
    SLICE_X52Y124        LUT4 (Prop_lut4_I0_O)        0.045     1.779 r  <hidden>
                         net (fo=1, routed)           0.000     1.779    <hidden>
    SLICE_X52Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.811    -0.861    <hidden>
    SLICE_X52Y124        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.186ns (31.005%)  route 0.414ns (68.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  Block_Diagram_ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.552     1.279    <hidden>
    SLICE_X52Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.141     1.420 r  <hidden>
                         net (fo=1, routed)           0.414     1.834    <hidden>
    SLICE_X52Y124        LUT5 (Prop_lut5_I0_O)        0.045     1.879 r  <hidden>
                         net (fo=1, routed)           0.000     1.879    <hidden>
    SLICE_X52Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.811    -0.861    <hidden>
    SLICE_X52Y124        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  To Clock:  clk_out1_Block_Diagram_ADC_clk_wiz_1_0

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 0.580ns (13.173%)  route 3.823ns (86.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.625    -0.915    Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X32Y143        FDRE                                         r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          3.154     2.694    <hidden>
    SLICE_X51Y136        LUT1 (Prop_lut1_I0_O)        0.124     2.818 f  <hidden>
                         net (fo=3, routed)           0.669     3.488    <hidden>
    SLICE_X50Y133        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.488    -1.533    <hidden>
    SLICE_X50Y133        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 0.580ns (13.173%)  route 3.823ns (86.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.625    -0.915    Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X32Y143        FDRE                                         r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          3.154     2.694    <hidden>
    SLICE_X51Y136        LUT1 (Prop_lut1_I0_O)        0.124     2.818 f  <hidden>
                         net (fo=3, routed)           0.669     3.488    <hidden>
    SLICE_X50Y133        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.488    -1.533    <hidden>
    SLICE_X50Y133        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 0.580ns (13.173%)  route 3.823ns (86.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.625    -0.915    Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X32Y143        FDRE                                         r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          3.154     2.694    <hidden>
    SLICE_X51Y136        LUT1 (Prop_lut1_I0_O)        0.124     2.818 f  <hidden>
                         net (fo=3, routed)           0.669     3.488    <hidden>
    SLICE_X50Y133        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.488    -1.533    <hidden>
    SLICE_X50Y133        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.395ns  (logic 0.605ns (13.765%)  route 3.790ns (86.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.625    -0.915    Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X32Y143        FDRE                                         r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          3.154     2.694    <hidden>
    SLICE_X51Y136        LUT1 (Prop_lut1_I0_O)        0.149     2.843 f  <hidden>
                         net (fo=3, routed)           0.637     3.480    <hidden>
    SLICE_X52Y136        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.483    -1.538    <hidden>
    SLICE_X52Y136        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.395ns  (logic 0.605ns (13.765%)  route 3.790ns (86.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.625    -0.915    Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X32Y143        FDRE                                         r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          3.154     2.694    <hidden>
    SLICE_X51Y136        LUT1 (Prop_lut1_I0_O)        0.149     2.843 f  <hidden>
                         net (fo=3, routed)           0.637     3.480    <hidden>
    SLICE_X52Y136        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.483    -1.538    <hidden>
    SLICE_X52Y136        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.395ns  (logic 0.605ns (13.765%)  route 3.790ns (86.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.625    -0.915    Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X32Y143        FDRE                                         r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          3.154     2.694    <hidden>
    SLICE_X51Y136        LUT1 (Prop_lut1_I0_O)        0.149     2.843 f  <hidden>
                         net (fo=3, routed)           0.637     3.480    <hidden>
    SLICE_X52Y136        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.483    -1.538    <hidden>
    SLICE_X52Y136        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.350ns  (logic 0.580ns (13.333%)  route 3.770ns (86.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.625    -0.915    Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X32Y143        FDRE                                         r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          3.152     2.693    <hidden>
    SLICE_X48Y137        LUT1 (Prop_lut1_I0_O)        0.124     2.817 f  <hidden>
                         net (fo=3, routed)           0.618     3.435    <hidden>
    SLICE_X48Y137        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.493    -1.528    <hidden>
    SLICE_X48Y137        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.350ns  (logic 0.580ns (13.333%)  route 3.770ns (86.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.625    -0.915    Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X32Y143        FDRE                                         r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          3.152     2.693    <hidden>
    SLICE_X48Y137        LUT1 (Prop_lut1_I0_O)        0.124     2.817 f  <hidden>
                         net (fo=3, routed)           0.618     3.435    <hidden>
    SLICE_X48Y137        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.493    -1.528    <hidden>
    SLICE_X48Y137        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.350ns  (logic 0.580ns (13.333%)  route 3.770ns (86.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.625    -0.915    Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X32Y143        FDRE                                         r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          3.152     2.693    <hidden>
    SLICE_X48Y137        LUT1 (Prop_lut1_I0_O)        0.124     2.817 f  <hidden>
                         net (fo=3, routed)           0.618     3.435    <hidden>
    SLICE_X48Y137        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.493    -1.528    <hidden>
    SLICE_X48Y137        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.299ns  (logic 0.609ns (14.165%)  route 3.690ns (85.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.625    -0.915    Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X32Y143        FDRE                                         r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          3.159     2.699    <hidden>
    SLICE_X51Y136        LUT1 (Prop_lut1_I0_O)        0.153     2.852 f  <hidden>
                         net (fo=3, routed)           0.532     3.384    <hidden>
    SLICE_X51Y136        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.490    -1.531    <hidden>
    SLICE_X51Y136        FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Diagram_ADC_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.002ns  (logic 0.385ns (38.411%)  route 0.617ns (61.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.488    -1.533    Block_Diagram_ADC_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X42Y130        FDRE                                         r  Block_Diagram_ADC_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y130        FDRE (Prop_fdre_C_Q)         0.385    -1.148 r  Block_Diagram_ADC_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/Q
                         net (fo=2, routed)           0.617    -0.531    <hidden>
    SLICE_X47Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.601    -0.939    <hidden>
    SLICE_X47Y127        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[3].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.027ns  (logic 0.418ns (40.718%)  route 0.609ns (59.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.498    -1.523    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y136        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y136        FDRE (Prop_fdre_C_Q)         0.418    -1.105 r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.609    -0.496    Block_Diagram_ADC_i/axi_intc_0/U0/INTC_CORE_I/intr[3]
    SLICE_X41Y129        FDRE                                         r  Block_Diagram_ADC_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[3].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.610    -0.930    Block_Diagram_ADC_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X41Y129        FDRE                                         r  Block_Diagram_ADC_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[3].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.260ns  (logic 0.467ns (37.069%)  route 0.793ns (62.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.504    -1.517    Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X32Y143        FDRE                                         r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_fdre_C_Q)         0.367    -1.150 r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          0.509    -0.641    <hidden>
    SLICE_X35Y144        LUT1 (Prop_lut1_I0_O)        0.100    -0.541 f  <hidden>
                         net (fo=3, routed)           0.284    -0.257    <hidden>
    SLICE_X35Y145        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.624    -0.916    <hidden>
    SLICE_X35Y145        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.260ns  (logic 0.467ns (37.069%)  route 0.793ns (62.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.504    -1.517    Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X32Y143        FDRE                                         r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_fdre_C_Q)         0.367    -1.150 r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          0.509    -0.641    <hidden>
    SLICE_X35Y144        LUT1 (Prop_lut1_I0_O)        0.100    -0.541 f  <hidden>
                         net (fo=3, routed)           0.284    -0.257    <hidden>
    SLICE_X35Y145        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.624    -0.916    <hidden>
    SLICE_X35Y145        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.260ns  (logic 0.467ns (37.069%)  route 0.793ns (62.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.504    -1.517    Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X32Y143        FDRE                                         r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_fdre_C_Q)         0.367    -1.150 r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          0.509    -0.641    <hidden>
    SLICE_X35Y144        LUT1 (Prop_lut1_I0_O)        0.100    -0.541 f  <hidden>
                         net (fo=3, routed)           0.284    -0.257    <hidden>
    SLICE_X35Y145        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.624    -0.916    <hidden>
    SLICE_X35Y145        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.437ns  (logic 0.467ns (32.507%)  route 0.970ns (67.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    -1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.482    -1.539    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X53Y134        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134        FDRE (Prop_fdre_C_Q)         0.367    -1.172 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.471    -0.701    <hidden>
    SLICE_X53Y134        LUT2 (Prop_lut2_I0_O)        0.100    -0.601 r  <hidden>
                         net (fo=1, routed)           0.498    -0.102    <hidden>
    SLICE_X53Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.602    -0.938    <hidden>
    SLICE_X53Y134        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.461ns  (logic 0.467ns (31.972%)  route 0.994ns (68.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.504    -1.517    Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X32Y143        FDRE                                         r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_fdre_C_Q)         0.367    -1.150 r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          0.512    -0.638    <hidden>
    SLICE_X34Y140        LUT1 (Prop_lut1_I0_O)        0.100    -0.538 f  <hidden>
                         net (fo=3, routed)           0.481    -0.056    <hidden>
    SLICE_X35Y140        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.622    -0.918    <hidden>
    SLICE_X35Y140        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.461ns  (logic 0.467ns (31.972%)  route 0.994ns (68.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.504    -1.517    Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X32Y143        FDRE                                         r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_fdre_C_Q)         0.367    -1.150 r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          0.512    -0.638    <hidden>
    SLICE_X34Y140        LUT1 (Prop_lut1_I0_O)        0.100    -0.538 f  <hidden>
                         net (fo=3, routed)           0.481    -0.056    <hidden>
    SLICE_X35Y140        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.622    -0.918    <hidden>
    SLICE_X35Y140        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.461ns  (logic 0.467ns (31.972%)  route 0.994ns (68.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.504    -1.517    Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X32Y143        FDRE                                         r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_fdre_C_Q)         0.367    -1.150 r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          0.512    -0.638    <hidden>
    SLICE_X34Y140        LUT1 (Prop_lut1_I0_O)        0.100    -0.538 f  <hidden>
                         net (fo=3, routed)           0.481    -0.056    <hidden>
    SLICE_X35Y140        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.622    -0.918    <hidden>
    SLICE_X35Y140        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.509ns  (logic 0.464ns (30.758%)  route 1.045ns (69.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.504    -1.517    Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X32Y143        FDRE                                         r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y143        FDRE (Prop_fdre_C_Q)         0.367    -1.150 r  Block_Diagram_ADC_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          0.509    -0.641    <hidden>
    SLICE_X35Y144        LUT1 (Prop_lut1_I0_O)        0.097    -0.544 f  <hidden>
                         net (fo=3, routed)           0.536    -0.008    <hidden>
    SLICE_X35Y144        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.624    -0.916    <hidden>
    SLICE_X35Y144        FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Block_Diagram_ADC_clk_wiz_1_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/FSM_onehot_State_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_CS_n_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.620ns  (logic 4.394ns (41.376%)  route 6.226ns (58.624%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.605    -0.935    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X44Y128        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/FSM_onehot_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.479 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/FSM_onehot_State_reg[4]/Q
                         net (fo=15, routed)          1.719     1.240    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/StatusReady
    SLICE_X38Y127        LUT3 (Prop_lut3_I1_O)        0.153     1.393 r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CS_n_INST_0/O
                         net (fo=1, routed)           4.507     5.900    ADC_CS_n_0_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.785     9.685 r  ADC_CS_n_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.685    ADC_CS_n_0
    U12                                                               r  ADC_CS_n_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SCLK_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.854ns  (logic 4.025ns (45.457%)  route 4.829ns (54.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.602    -0.938    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X43Y127        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_reg/Q
                         net (fo=5, routed)           4.829     4.347    ADC_SCLK_0_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569     7.916 r  ADC_SCLK_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.916    ADC_SCLK_0
    V11                                                               r  ADC_SCLK_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/StatusReady_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IRQ_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.916ns  (logic 4.344ns (54.881%)  route 3.572ns (45.119%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.605    -0.935    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X43Y128        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/StatusReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.479 r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/StatusReady_reg/Q
                         net (fo=6, routed)           0.915     0.435    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/slv_reg1[1]
    SLICE_X42Y128        LUT2 (Prop_lut2_I0_O)        0.150     0.585 r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/IRQ_INST_0/O
                         net (fo=3, routed)           2.657     3.243    IRQ_0_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.738     6.981 r  IRQ_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.981    IRQ_0
    E15                                                               r  IRQ_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.585ns  (logic 4.011ns (52.885%)  route 3.574ns (47.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.615    -0.925    Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X35Y132        FDSE                                         r  Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y132        FDSE (Prop_fdse_C_Q)         0.456    -0.469 r  Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.574     3.105    UART_TX_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     6.660 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000     6.660    UART_TX
    D4                                                                r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_Done[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.134ns  (logic 4.064ns (56.967%)  route 3.070ns (43.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.619    -0.921    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y136        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y136        FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           3.070     2.667    ADC_Done_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         3.546     6.213 r  ADC_Done_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.213    ADC_Done[0]
    E16                                                               r  ADC_Done[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio2_io_o_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.974ns  (logic 4.056ns (58.159%)  route 2.918ns (41.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.619    -0.921    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y136        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y136        FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           2.918     2.515    gpio2_io_o_0_OBUF[2]
    D15                  OBUF (Prop_obuf_I_O)         3.538     6.053 r  gpio2_io_o_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.053    gpio2_io_o_0[2]
    D15                                                               r  gpio2_io_o_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio2_io_o_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.781ns  (logic 4.048ns (59.694%)  route 2.733ns (40.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.619    -0.921    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y136        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y136        FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=3, routed)           2.733     2.330    gpio2_io_o_0_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         3.530     5.859 r  gpio2_io_o_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.859    gpio2_io_o_0[0]
    G13                                                               r  gpio2_io_o_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio2_io_o_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.630ns  (logic 4.083ns (61.574%)  route 2.548ns (38.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.619    -0.921    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y136        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y136        FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=3, routed)           2.548     2.145    gpio2_io_o_0_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         3.565     5.709 r  gpio2_io_o_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.709    gpio2_io_o_0[1]
    B11                                                               r  gpio2_io_o_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio2_io_o_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.429ns (64.994%)  route 0.770ns (35.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.560    -0.604    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y136        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=3, routed)           0.770     0.330    gpio2_io_o_0_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         1.265     1.595 r  gpio2_io_o_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.595    gpio2_io_o_0[1]
    B11                                                               r  gpio2_io_o_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio2_io_o_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.395ns (62.802%)  route 0.826ns (37.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.560    -0.604    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y136        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.826     0.386    gpio2_io_o_0_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.231     1.616 r  gpio2_io_o_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.616    gpio2_io_o_0[0]
    G13                                                               r  gpio2_io_o_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio2_io_o_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.403ns (60.082%)  route 0.932ns (39.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.560    -0.604    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y136        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.932     0.492    gpio2_io_o_0_OBUF[2]
    D15                  OBUF (Prop_obuf_I_O)         1.239     1.731 r  gpio2_io_o_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.731    gpio2_io_o_0[2]
    D15                                                               r  gpio2_io_o_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_Done[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.411ns (59.010%)  route 0.980ns (40.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.560    -0.604    Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y136        FDRE                                         r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  Block_Diagram_ADC_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.980     0.540    ADC_Done_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         1.247     1.787 r  ADC_Done_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.787    ADC_Done[0]
    E16                                                               r  ADC_Done[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IRQ_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.508ns (60.705%)  route 0.976ns (39.295%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.552    -0.612    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y128        FDRE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.273    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_rdata[27][0]
    SLICE_X42Y128        LUT2 (Prop_lut2_I1_O)        0.043    -0.230 r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/IRQ_INST_0/O
                         net (fo=3, routed)           0.801     0.571    IRQ_0_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.301     1.872 r  IRQ_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    IRQ_0
    E15                                                               r  IRQ_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.643ns  (logic 1.397ns (52.863%)  route 1.246ns (47.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.558    -0.606    Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X35Y132        FDSE                                         r  Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y132        FDSE (Prop_fdse_C_Q)         0.141    -0.465 r  Block_Diagram_ADC_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.246     0.780    UART_TX_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     2.036 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000     2.036    UART_TX
    D4                                                                r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SCLK_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.260ns  (logic 1.410ns (43.267%)  route 1.849ns (56.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.552    -0.612    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X43Y127        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CLK_reg/Q
                         net (fo=5, routed)           1.849     1.378    ADC_SCLK_0_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     2.648 r  ADC_SCLK_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.648    ADC_SCLK_0
    V11                                                               r  ADC_SCLK_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/FSM_onehot_State_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_CS_n_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.564ns  (logic 1.531ns (42.945%)  route 2.034ns (57.055%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.552    -0.612    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X44Y128        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/FSM_onehot_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.471 f  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/FSM_onehot_State_reg[2]/Q
                         net (fo=7, routed)           0.357    -0.114    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/StatusBusy_1
    SLICE_X38Y127        LUT3 (Prop_lut3_I2_O)        0.043    -0.071 r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_CS_n_INST_0/O
                         net (fo=1, routed)           1.676     1.605    ADC_CS_n_0_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.347     2.952 r  ADC_CS_n_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.952    ADC_CS_n_0
    U12                                                               r  ADC_CS_n_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Block_Diagram_ADC_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Block_Diagram_ADC_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Block_Diagram_ADC_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    Block_Diagram_ADC_i/clk_wiz_1/inst/clkfbout_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  Block_Diagram_ADC_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    Block_Diagram_ADC_i/clk_wiz_1/inst/clkfbout_buf_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Block_Diagram_ADC_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clkfbout_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    Block_Diagram_ADC_i/clk_wiz_1/inst/clkfbout_buf_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Block_Diagram_ADC_clk_wiz_1_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADC_MISO_B_0
                            (input port)
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_B_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.348ns  (logic 1.524ns (28.501%)  route 3.824ns (71.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  ADC_MISO_B_0 (IN)
                         net (fo=0)                   0.000     0.000    ADC_MISO_B_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  ADC_MISO_B_0_IBUF_inst/O
                         net (fo=1, routed)           3.824     5.348    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_MISO_B
    SLICE_X39Y128        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.490    -1.531    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X39Y128        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_B_reg[0]/C

Slack:                    inf
  Source:                 ADC_MISO_A_0
                            (input port)
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.307ns  (logic 1.516ns (28.559%)  route 3.791ns (71.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  ADC_MISO_A_0 (IN)
                         net (fo=0)                   0.000     0.000    ADC_MISO_A_0
    V12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  ADC_MISO_A_0_IBUF_inst/O
                         net (fo=1, routed)           3.791     5.307    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_MISO_A
    SLICE_X40Y128        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.490    -1.531    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X40Y128        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[0]/C

Slack:                    inf
  Source:                 Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.332ns  (logic 0.124ns (3.721%)  route 3.208ns (96.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.208     3.208    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X55Y138        LUT4 (Prop_lut4_I0_O)        0.124     3.332 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     3.332    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X55Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        1.485    -1.536    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X55Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.045ns (2.906%)  route 1.503ns (97.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.503     1.503    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X55Y138        LUT4 (Prop_lut4_I0_O)        0.045     1.548 r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.548    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X55Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.826    -0.847    Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X55Y138        FDRE                                         r  Block_Diagram_ADC_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 ADC_MISO_A_0
                            (input port)
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.987ns  (logic 0.283ns (14.242%)  route 1.704ns (85.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  ADC_MISO_A_0 (IN)
                         net (fo=0)                   0.000     0.000    ADC_MISO_A_0
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  ADC_MISO_A_0_IBUF_inst/O
                         net (fo=1, routed)           1.704     1.987    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_MISO_A
    SLICE_X40Y128        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.822    -0.851    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X40Y128        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_A_reg[0]/C

Slack:                    inf
  Source:                 ADC_MISO_B_0
                            (input port)
  Destination:            Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_B_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Block_Diagram_ADC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.015ns  (logic 0.292ns (14.467%)  route 1.724ns (85.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  ADC_MISO_B_0 (IN)
                         net (fo=0)                   0.000     0.000    ADC_MISO_B_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  ADC_MISO_B_0_IBUF_inst/O
                         net (fo=1, routed)           1.724     2.015    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_MISO_B
    SLICE_X39Y128        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Block_Diagram_ADC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_in1_Block_Diagram_ADC_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Block_Diagram_ADC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Block_Diagram_ADC_i/clk_wiz_1/inst/clk_out1_Block_Diagram_ADC_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Block_Diagram_ADC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2167, routed)        0.822    -0.851    Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/s00_axi_aclk
    SLICE_X39Y128        FDCE                                         r  Block_Diagram_ADC_i/IMR_ADC_7476A_V1_0_0/inst/imr_adc_7476a_v1_0_slave_lite_v1_0_S00_AXI_inst/u_adc_core/ADC_Shift_B_reg[0]/C





