\hypertarget{union__hw__adc__clp3}{}\section{\+\_\+hw\+\_\+adc\+\_\+clp3 Union Reference}
\label{union__hw__adc__clp3}\index{\+\_\+hw\+\_\+adc\+\_\+clp3@{\+\_\+hw\+\_\+adc\+\_\+clp3}}


H\+W\+\_\+\+A\+D\+C\+\_\+\+C\+L\+P3 -\/ A\+DC Plus-\/\+Side General Calibration Value Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+adc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__adc__clp3_1_1__hw__adc__clp3__bitfields}{\+\_\+hw\+\_\+adc\+\_\+clp3\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__adc__clp3_a96130f5bf141bbaa3d0539e7df769903}{}\label{union__hw__adc__clp3_a96130f5bf141bbaa3d0539e7df769903}

\item 
struct \hyperlink{struct__hw__adc__clp3_1_1__hw__adc__clp3__bitfields}{\+\_\+hw\+\_\+adc\+\_\+clp3\+::\+\_\+hw\+\_\+adc\+\_\+clp3\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__adc__clp3_a098a2ea7d2d271c566ede9c5c5740c84}{}\label{union__hw__adc__clp3_a098a2ea7d2d271c566ede9c5c5740c84}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+A\+D\+C\+\_\+\+C\+L\+P3 -\/ A\+DC Plus-\/\+Side General Calibration Value Register (RW) 

Reset value\+: 0x00000100U

For more information, see C\+L\+PD register description. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+adc.\+h\end{DoxyCompactItemize}
