Attempting to get a license: ap_opencl
INFO: [XOCC 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: ap_opencl
INFO: [XOCC 60-1306] Additional information associated with this xocc compile can be found at:
	Reports: /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/_x/reports/matrix_mult
	Log files: /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/_x/logs/matrix_mult
INFO: [XOCC 60-585] Compiling for hardware target
INFO: [XOCC 60-895]   Target platform: /opt/Xilinx/SDx/2018.3/platforms/alpha-data_adm-pcie-8k5_dynamic_5_0/alpha-data_adm-pcie-8k5_dynamic_5_0.xpfm
INFO: [XOCC 60-423]   Target device: alpha-data_adm-pcie-8k5_dynamic_5_0
INFO: [XOCC 60-242] Creating kernel: 'matrixMult'

===>The following messages were generated while  performing high-level synthesis for kernel: matrixMult Log file: /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/_x/matrix_mult/matrixMult/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 204-61] Pipelining loop 'XCL_WG_DIM_Y'.
WARNING: [XOCC 204-69] Unable to schedule 'store' operation (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:136) of constant 0 on array 'running_sum_0_lcssa_expand' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'running_sum_0_lcssa_expand'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 32.
INFO: [XOCC 204-61] Pipelining loop 'XCL_WG_DIM_Y'.
WARNING: [XOCC 204-69] Unable to schedule bus request on port 'gmem' (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:145) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 202.
INFO: [XOCC 204-61] Pipelining loop 'XCL_WG_DIM_Y_XCL_WG_DIM_X'.
WARNING: [XOCC 204-69] Unable to schedule 'load' operation ('A_local_load_2', /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:165) on array 'A_local' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'A_local'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 715.
INFO: [XOCC 204-61] Pipelining loop 'XCL_WG_DIM_Y'.
WARNING: [XOCC 204-69] Unable to schedule 'load' operation ('running_sum_0_lcssa_expand_load_2', /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:169) on array 'running_sum_0_lcssa_expand' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'running_sum_0_lcssa_expand'.
WARNING: [XOCC 204-69] Unable to schedule bus request on port 'gmem' (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:169) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 141.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-244] Generating system estimate report...
INFO: [XOCC 60-1092] Generated system estimate report: /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/_x/reports/matrix_mult/system_estimate_matrix_mult.xtxt
INFO: [XOCC 60-586] Created matrix_mult.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 2m 29s
