# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: F:/GitKraken/XILINX_BASYS_3/XILINX_BASYS_3.srcs/sources_1/bd/CPU_1/ip/CPU_1_addeq_0_0/CPU_1_addeq_0_0.xci
# IP: The module: 'CPU_1_addeq_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: f:/GitKraken/XILINX_BASYS_3/XILINX_BASYS_3.gen/sources_1/bd/CPU_1/ip/CPU_1_addeq_0_0/constraints/addeq_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'CPU_1_addeq_0_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: F:/GitKraken/XILINX_BASYS_3/XILINX_BASYS_3.srcs/sources_1/bd/CPU_1/ip/CPU_1_addeq_0_0/CPU_1_addeq_0_0.xci
# IP: The module: 'CPU_1_addeq_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: f:/GitKraken/XILINX_BASYS_3/XILINX_BASYS_3.gen/sources_1/bd/CPU_1/ip/CPU_1_addeq_0_0/constraints/addeq_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'CPU_1_addeq_0_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
