Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec 26 15:33:06 2022
| Host         : DESKTOP-CTM6DMJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_dec_wrapper_timing_summary_routed.rpt -pb design_dec_wrapper_timing_summary_routed.pb -rpx design_dec_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_dec_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                  Violations  
------  --------  ---------------------------  ----------  
RTGT-1  Advisory  RAM retargeting possibility  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.623        0.000                      0                13598        0.019        0.000                      0                13598        3.750        0.000                       0                  6529  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.623        0.000                      0                13598        0.019        0.000                      0                13598        3.750        0.000                       0                  6529  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_604_reg_68277_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 2.578ns (28.657%)  route 6.418ns (71.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.756     3.050    design_dec_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y9          RAMB18E1                                     r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y9          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     5.504 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/DOBDO[6]
                         net (fo=112, routed)         6.418    11.923    design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg_1[6]
    SLICE_X35Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.047 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_604_reg_68277[7]_i_1/O
                         net (fo=1, routed)           0.000    12.047    design_dec_i/clefia_dec_0/inst/xor_ln124_604_fu_53060_p2[7]
    SLICE_X35Y28         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_604_reg_68277_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.484    12.663    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X35Y28         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_604_reg_68277_reg[7]/C
                         clock pessimism              0.129    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X35Y28         FDRE (Setup_fdre_C_D)        0.031    12.669    design_dec_i/clefia_dec_0/inst/xor_ln124_604_reg_68277_reg[7]
  -------------------------------------------------------------------
                         required time                         12.669    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 design_dec_i/clefia_dec_0/inst/clefia_s0_U/q1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_698_reg_68920_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 2.578ns (28.240%)  route 6.551ns (71.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.762     3.056    design_dec_i/clefia_dec_0/inst/clefia_s0_U/ap_clk
    RAMB18_X3Y12         RAMB18E1                                     r  design_dec_i/clefia_dec_0/inst/clefia_s0_U/q1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     5.510 r  design_dec_i/clefia_dec_0/inst/clefia_s0_U/q1_reg/DOADO[7]
                         net (fo=200, routed)         6.551    12.061    design_dec_i/clefia_dec_0/inst/clefia_s0_U/q1_reg_0[7]
    SLICE_X76Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.185 r  design_dec_i/clefia_dec_0/inst/clefia_s0_U/xor_ln124_698_reg_68920[3]_i_1/O
                         net (fo=1, routed)           0.000    12.185    design_dec_i/clefia_dec_0/inst/xor_ln124_698_fu_58078_p2[3]
    SLICE_X76Y23         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_698_reg_68920_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.546    12.726    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X76Y23         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_698_reg_68920_reg[3]/C
                         clock pessimism              0.230    12.955    
                         clock uncertainty           -0.154    12.801    
    SLICE_X76Y23         FDRE (Setup_fdre_C_D)        0.029    12.830    design_dec_i/clefia_dec_0/inst/xor_ln124_698_reg_68920_reg[3]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_542_reg_67641_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.944ns  (logic 2.578ns (28.823%)  route 6.366ns (71.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.756     3.050    design_dec_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y9          RAMB18E1                                     r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y9          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     5.504 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/DOBDO[6]
                         net (fo=112, routed)         6.366    11.871    design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg_1[6]
    SLICE_X40Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.995 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_542_reg_67641[7]_i_1/O
                         net (fo=1, routed)           0.000    11.995    design_dec_i/clefia_dec_0/inst/xor_ln124_542_fu_48438_p2[7]
    SLICE_X40Y30         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_542_reg_67641_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.484    12.663    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X40Y30         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_542_reg_67641_reg[7]/C
                         clock pessimism              0.129    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X40Y30         FDRE (Setup_fdre_C_D)        0.031    12.669    design_dec_i/clefia_dec_0/inst/xor_ln124_542_reg_67641_reg[7]
  -------------------------------------------------------------------
                         required time                         12.669    
                         arrival time                         -11.995    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/x_assign_261_reg_67791_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 2.454ns (27.855%)  route 6.356ns (72.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.756     3.050    design_dec_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y9          RAMB18E1                                     r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y9          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     5.504 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/DOBDO[6]
                         net (fo=112, routed)         6.356    11.860    design_dec_i/clefia_dec_0/inst/clefia_s1_q3[6]
    SLICE_X42Y25         FDRE                                         r  design_dec_i/clefia_dec_0/inst/x_assign_261_reg_67791_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.478    12.658    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X42Y25         FDRE                                         r  design_dec_i/clefia_dec_0/inst/x_assign_261_reg_67791_reg[7]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X42Y25         FDRE (Setup_fdre_C_D)       -0.028    12.604    design_dec_i/clefia_dec_0/inst/x_assign_261_reg_67791_reg[7]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/x_assign_285_reg_68097_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.700ns  (logic 2.454ns (28.208%)  route 6.246ns (71.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.756     3.050    design_dec_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y9          RAMB18E1                                     r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y9          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     5.504 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/DOBDO[6]
                         net (fo=112, routed)         6.246    11.750    design_dec_i/clefia_dec_0/inst/clefia_s1_q3[6]
    SLICE_X40Y24         FDRE                                         r  design_dec_i/clefia_dec_0/inst/x_assign_285_reg_68097_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.478    12.658    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X40Y24         FDRE                                         r  design_dec_i/clefia_dec_0/inst/x_assign_285_reg_68097_reg[7]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X40Y24         FDRE (Setup_fdre_C_D)       -0.061    12.571    design_dec_i/clefia_dec_0/inst/x_assign_285_reg_68097_reg[7]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                         -11.750    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_668_reg_68870_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 2.578ns (29.394%)  route 6.192ns (70.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.756     3.050    design_dec_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y9          RAMB18E1                                     r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y9          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     5.504 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/DOBDO[6]
                         net (fo=112, routed)         6.192    11.697    design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg_1[6]
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124    11.821 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_668_reg_68870[7]_i_1/O
                         net (fo=1, routed)           0.000    11.821    design_dec_i/clefia_dec_0/inst/xor_ln124_668_fu_57615_p2[7]
    SLICE_X33Y30         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_668_reg_68870_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.484    12.663    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X33Y30         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_668_reg_68870_reg[7]/C
                         clock pessimism              0.129    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X33Y30         FDRE (Setup_fdre_C_D)        0.031    12.669    design_dec_i/clefia_dec_0/inst/xor_ln124_668_reg_68870_reg[7]
  -------------------------------------------------------------------
                         required time                         12.669    
                         arrival time                         -11.821    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 design_dec_i/clefia_dec_0/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_462_reg_66538_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.698ns  (logic 0.456ns (5.243%)  route 8.242ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.657     2.951    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X37Y19         FDRE                                         r  design_dec_i/clefia_dec_0/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.456     3.407 r  design_dec_i/clefia_dec_0/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=94, routed)          8.242    11.649    design_dec_i/clefia_dec_0/inst/ap_CS_fsm_state57
    SLICE_X54Y21         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_462_reg_66538_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.541    12.720    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X54Y21         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_462_reg_66538_reg[1]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X54Y21         FDRE (Setup_fdre_C_CE)      -0.169    12.526    design_dec_i/clefia_dec_0/inst/xor_ln124_462_reg_66538_reg[1]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                         -11.649    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_636_reg_68579_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.764ns  (logic 2.578ns (29.415%)  route 6.186ns (70.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.756     3.050    design_dec_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y9          RAMB18E1                                     r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y9          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     5.504 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/DOBDO[6]
                         net (fo=112, routed)         6.186    11.691    design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg_1[6]
    SLICE_X34Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.815 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_636_reg_68579[7]_i_1/O
                         net (fo=1, routed)           0.000    11.815    design_dec_i/clefia_dec_0/inst/xor_ln124_636_fu_55350_p2[7]
    SLICE_X34Y28         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_636_reg_68579_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.484    12.663    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X34Y28         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_636_reg_68579_reg[7]/C
                         clock pessimism              0.129    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)        0.081    12.719    design_dec_i/clefia_dec_0/inst/xor_ln124_636_reg_68579_reg[7]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_670_reg_68882_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 2.578ns (29.460%)  route 6.173ns (70.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.756     3.050    design_dec_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y9          RAMB18E1                                     r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y9          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     5.504 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/DOBDO[6]
                         net (fo=112, routed)         6.173    11.677    design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg_1[6]
    SLICE_X34Y31         LUT6 (Prop_lut6_I2_O)        0.124    11.801 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_670_reg_68882[7]_i_1/O
                         net (fo=1, routed)           0.000    11.801    design_dec_i/clefia_dec_0/inst/xor_ln124_670_fu_57673_p2[7]
    SLICE_X34Y31         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_670_reg_68882_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.486    12.665    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X34Y31         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_670_reg_68882_reg[7]/C
                         clock pessimism              0.129    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)        0.081    12.721    design_dec_i/clefia_dec_0/inst/xor_ln124_670_reg_68882_reg[7]
  -------------------------------------------------------------------
                         required time                         12.721    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_698_reg_68920_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.641ns  (logic 2.702ns (31.270%)  route 5.939ns (68.730%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.752     3.046    design_dec_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y9          RAMB18E1                                     r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.500 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/DOADO[2]
                         net (fo=76, routed)          5.259    10.759    design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg_0[2]
    SLICE_X50Y56         LUT6 (Prop_lut6_I3_O)        0.124    10.883 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_698_reg_68920[4]_i_2/O
                         net (fo=1, routed)           0.680    11.563    design_dec_i/clefia_dec_0/inst/clefia_s0_U/xor_ln124_698_reg_68920_reg[4]
    SLICE_X50Y56         LUT6 (Prop_lut6_I3_O)        0.124    11.687 r  design_dec_i/clefia_dec_0/inst/clefia_s0_U/xor_ln124_698_reg_68920[4]_i_1/O
                         net (fo=1, routed)           0.000    11.687    design_dec_i/clefia_dec_0/inst/xor_ln124_698_fu_58078_p2[4]
    SLICE_X50Y56         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_698_reg_68920_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.466    12.645    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X50Y56         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_698_reg_68920_reg[4]/C
                         clock pessimism              0.115    12.760    
                         clock uncertainty           -0.154    12.606    
    SLICE_X50Y56         FDRE (Setup_fdre_C_D)        0.077    12.683    design_dec_i/clefia_dec_0/inst/xor_ln124_698_reg_68920_reg[4]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -11.687    
  -------------------------------------------------------------------
                         slack                                  0.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_dec_i/clefia_dec_0/inst/xor_ln124_52_reg_60367_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_92_reg_61613_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.316%)  route 0.199ns (51.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.584     0.920    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X87Y50         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_52_reg_60367_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_dec_i/clefia_dec_0/inst/xor_ln124_52_reg_60367_reg[0]/Q
                         net (fo=2, routed)           0.199     1.260    design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_92_reg_61613_reg[7][0]
    SLICE_X89Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.305 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_92_reg_61613[0]_i_1/O
                         net (fo=1, routed)           0.000     1.305    design_dec_i/clefia_dec_0/inst/xor_ln124_92_fu_18532_p2[0]
    SLICE_X89Y47         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_92_reg_61613_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.859     1.225    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X89Y47         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_92_reg_61613_reg[0]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X89Y47         FDRE (Hold_fdre_C_D)         0.091     1.286    design_dec_i/clefia_dec_0/inst/xor_ln124_92_reg_61613_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_dec_i/clefia_dec_0/inst/skey_load_13_reg_59468_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_2447_reg_65240_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.511%)  route 0.205ns (52.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.555     0.891    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X48Y54         FDRE                                         r  design_dec_i/clefia_dec_0/inst/skey_load_13_reg_59468_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_dec_i/clefia_dec_0/inst/skey_load_13_reg_59468_reg[4]/Q
                         net (fo=8, routed)           0.205     1.237    design_dec_i/clefia_dec_0/inst/clefia_s0_U/xor_ln124_2447_reg_65240_reg[7][4]
    SLICE_X53Y55         LUT3 (Prop_lut3_I1_O)        0.045     1.282 r  design_dec_i/clefia_dec_0/inst/clefia_s0_U/xor_ln124_2447_reg_65240[4]_i_1/O
                         net (fo=1, routed)           0.000     1.282    design_dec_i/clefia_dec_0/inst/xor_ln124_2447_fu_34965_p2[4]
    SLICE_X53Y55         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_2447_reg_65240_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.820     1.186    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X53Y55         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_2447_reg_65240_reg[4]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y55         FDRE (Hold_fdre_C_D)         0.091     1.242    design_dec_i/clefia_dec_0/inst/xor_ln124_2447_reg_65240_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_dec_i/clefia_dec_0/inst/xor_ln124_2442_reg_65235_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_420_reg_65457_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.381%)  route 0.207ns (52.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.556     0.892    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X47Y56         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_2442_reg_65235_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_dec_i/clefia_dec_0/inst/xor_ln124_2442_reg_65235_reg[6]/Q
                         net (fo=1, routed)           0.207     1.239    design_dec_i/clefia_dec_0/inst/xor_ln124_2442_reg_65235[6]
    SLICE_X53Y56         LUT5 (Prop_lut5_I0_O)        0.045     1.284 r  design_dec_i/clefia_dec_0/inst/xor_ln124_420_reg_65457[6]_i_1/O
                         net (fo=1, routed)           0.000     1.284    design_dec_i/clefia_dec_0/inst/xor_ln124_420_fu_35875_p2[6]
    SLICE_X53Y56         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_420_reg_65457_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.820     1.186    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X53Y56         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_420_reg_65457_reg[6]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y56         FDRE (Hold_fdre_C_D)         0.091     1.242    design_dec_i/clefia_dec_0/inst/xor_ln124_420_reg_65457_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_dec_i/clefia_dec_0/inst/xor_ln124_644_reg_68539_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_668_reg_68870_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.987%)  route 0.210ns (53.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.548     0.884    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X51Y21         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_644_reg_68539_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_dec_i/clefia_dec_0/inst/xor_ln124_644_reg_68539_reg[1]/Q
                         net (fo=1, routed)           0.210     1.234    design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_668_reg_68870_reg[7][1]
    SLICE_X49Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.279 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_668_reg_68870[1]_i_1/O
                         net (fo=1, routed)           0.000     1.279    design_dec_i/clefia_dec_0/inst/xor_ln124_668_fu_57615_p2[1]
    SLICE_X49Y23         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_668_reg_68870_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.814     1.180    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X49Y23         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_668_reg_68870_reg[1]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y23         FDRE (Hold_fdre_C_D)         0.092     1.237    design_dec_i/clefia_dec_0/inst/xor_ln124_668_reg_68870_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_dec_i/clefia_dec_0/inst/xor_ln124_37_reg_59996_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_77_reg_61410_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.605%)  route 0.213ns (53.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.590     0.926    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X85Y48         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_37_reg_59996_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_dec_i/clefia_dec_0/inst/xor_ln124_37_reg_59996_reg[0]/Q
                         net (fo=2, routed)           0.213     1.280    design_dec_i/clefia_dec_0/inst/clefia_s0_U/xor_ln124_77_reg_61410_reg[7][0]
    SLICE_X87Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.325 r  design_dec_i/clefia_dec_0/inst/clefia_s0_U/xor_ln124_77_reg_61410[0]_i_1/O
                         net (fo=1, routed)           0.000     1.325    design_dec_i/clefia_dec_0/inst/xor_ln124_77_fu_17256_p2[0]
    SLICE_X87Y51         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_77_reg_61410_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.854     1.220    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X87Y51         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_77_reg_61410_reg[0]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X87Y51         FDRE (Hold_fdre_C_D)         0.091     1.281    design_dec_i/clefia_dec_0/inst/xor_ln124_77_reg_61410_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_dec_i/clefia_dec_0/inst/rk_load_22_reg_63586_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_702_reg_69042_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.207%)  route 0.217ns (53.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.553     0.889    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X51Y50         FDRE                                         r  design_dec_i/clefia_dec_0/inst/rk_load_22_reg_63586_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_dec_i/clefia_dec_0/inst/rk_load_22_reg_63586_reg[4]/Q
                         net (fo=1, routed)           0.217     1.246    design_dec_i/clefia_dec_0/inst/rk_load_22_reg_63586[4]
    SLICE_X49Y54         LUT6 (Prop_lut6_I1_O)        0.045     1.291 r  design_dec_i/clefia_dec_0/inst/xor_ln124_702_reg_69042[4]_i_1/O
                         net (fo=1, routed)           0.000     1.291    design_dec_i/clefia_dec_0/inst/xor_ln124_702_fu_58795_p2[4]
    SLICE_X49Y54         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_702_reg_69042_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.824     1.190    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X49Y54         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_702_reg_69042_reg[4]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y54         FDRE (Hold_fdre_C_D)         0.092     1.247    design_dec_i/clefia_dec_0/inst/xor_ln124_702_reg_69042_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_dec_i/clefia_dec_0/inst/ct_load_reg_62271_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_428_reg_66128_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.045%)  route 0.209ns (52.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.562     0.898    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X49Y47         FDRE                                         r  design_dec_i/clefia_dec_0/inst/ct_load_reg_62271_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_dec_i/clefia_dec_0/inst/ct_load_reg_62271_reg[6]/Q
                         net (fo=2, routed)           0.209     1.248    design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_428_reg_66128_reg[7][3]
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.293 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_428_reg_66128[6]_i_1/O
                         net (fo=1, routed)           0.000     1.293    design_dec_i/clefia_dec_0/inst/xor_ln124_428_fu_38965_p2[6]
    SLICE_X52Y48         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_428_reg_66128_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.826     1.192    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X52Y48         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_428_reg_66128_reg[6]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X52Y48         FDRE (Hold_fdre_C_D)         0.091     1.248    design_dec_i/clefia_dec_0/inst/xor_ln124_428_reg_66128_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_dec_i/clefia_dec_0/inst/x_assign_45_reg_60993_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_61_reg_61104_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.852%)  route 0.229ns (55.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.584     0.920    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X87Y52         FDRE                                         r  design_dec_i/clefia_dec_0/inst/x_assign_45_reg_60993_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y52         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_dec_i/clefia_dec_0/inst/x_assign_45_reg_60993_reg[6]/Q
                         net (fo=5, routed)           0.229     1.289    design_dec_i/clefia_dec_0/inst/x_assign_45_reg_60993[6]
    SLICE_X87Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.334 r  design_dec_i/clefia_dec_0/inst/xor_ln124_61_reg_61104[0]_i_1/O
                         net (fo=1, routed)           0.000     1.334    design_dec_i/clefia_dec_0/inst/xor_ln124_61_fu_16305_p2[0]
    SLICE_X87Y49         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_61_reg_61104_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.859     1.225    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X87Y49         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_61_reg_61104_reg[0]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X87Y49         FDRE (Hold_fdre_C_D)         0.092     1.287    design_dec_i/clefia_dec_0/inst/xor_ln124_61_reg_61104_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_dec_i/clefia_dec_0/inst/x_assign_13_reg_59274_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_1147_reg_59443_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.691%)  route 0.230ns (55.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.584     0.920    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X89Y50         FDRE                                         r  design_dec_i/clefia_dec_0/inst/x_assign_13_reg_59274_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_dec_i/clefia_dec_0/inst/x_assign_13_reg_59274_reg[0]/Q
                         net (fo=2, routed)           0.230     1.291    design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_skey/x_assign_13_reg_59274[0]
    SLICE_X88Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.336 r  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_skey/xor_ln124_1147_reg_59443[0]_i_1/O
                         net (fo=1, routed)           0.000     1.336    design_dec_i/clefia_dec_0/inst/xor_ln124_1147_fu_7348_p2[0]
    SLICE_X88Y49         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_1147_reg_59443_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.859     1.225    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X88Y49         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_1147_reg_59443_reg[0]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X88Y49         FDRE (Hold_fdre_C_D)         0.092     1.287    design_dec_i/clefia_dec_0/inst/xor_ln124_1147_reg_59443_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_dec_i/clefia_dec_0/inst/ct_load_8_reg_62892_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_436_reg_66422_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.246ns (57.836%)  route 0.179ns (42.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.580     0.916    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X66Y50         FDRE                                         r  design_dec_i/clefia_dec_0/inst/ct_load_8_reg_62892_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDRE (Prop_fdre_C_Q)         0.148     1.064 r  design_dec_i/clefia_dec_0/inst/ct_load_8_reg_62892_reg[4]/Q
                         net (fo=3, routed)           0.179     1.243    design_dec_i/clefia_dec_0/inst/ct_load_8_reg_62892[4]
    SLICE_X64Y48         LUT6 (Prop_lut6_I0_O)        0.098     1.341 r  design_dec_i/clefia_dec_0/inst/xor_ln124_436_reg_66422[4]_i_1/O
                         net (fo=1, routed)           0.000     1.341    design_dec_i/clefia_dec_0/inst/p_142_in[4]
    SLICE_X64Y48         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_436_reg_66422_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.854     1.220    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X64Y48         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_436_reg_66422_reg[4]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X64Y48         FDRE (Hold_fdre_C_D)         0.091     1.281    design_dec_i/clefia_dec_0/inst/xor_ln124_436_reg_66422_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y10  design_dec_i/clefia_dec_0/inst/rk_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y10  design_dec_i/clefia_dec_0/inst/rk_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y12  design_dec_i/clefia_dec_0/inst/clefia_s0_U/q1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y12  design_dec_i/clefia_dec_0/inst/clefia_s0_U/q1_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y11  design_dec_i/clefia_dec_0/inst/clefia_s0_U/q2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y11  design_dec_i/clefia_dec_0/inst/clefia_s0_U/q2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y9   design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y9   design_dec_i/clefia_dec_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y13  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y13  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q2_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y90  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y90  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y90  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y90  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y92  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y92  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y92  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y92  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y92  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y92  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y90  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y90  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y90  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y90  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y92  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y92  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y92  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y92  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y92  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y92  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_dec_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.827ns  (logic 0.124ns (6.788%)  route 1.703ns (93.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_dec_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.703     1.703    design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y104        LUT1 (Prop_lut1_I0_O)        0.124     1.827 r  design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.827    design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y104        FDRE                                         r  design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        1.653     2.832    design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_dec_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.045ns (6.243%)  route 0.676ns (93.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_dec_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.676     0.676    design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.721 r  design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.721    design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y104        FDRE                                         r  design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6529, routed)        0.911     1.277    design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





