Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Mar 25 14:08:56 2025
| Host         : Shreeya_k running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vm_timing_summary_routed.rpt -pb vm_timing_summary_routed.pb -rpx vm_timing_summary_routed.rpx -warn_on_violation
| Design       : vm
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   14          inf        0.000                      0                   14           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.932ns  (logic 3.261ns (66.123%)  route 1.671ns (33.877%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE                         0.000     0.000 r  out_reg/C
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  out_reg/Q
                         net (fo=1, routed)           1.671     2.090    out_OBUF
    T9                   OBUF (Prop_obuf_I_O)         2.842     4.932 r  out_OBUF_inst/O
                         net (fo=0)                   0.000     4.932    out
    T9                                                                r  out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.816ns  (logic 3.126ns (64.908%)  route 1.690ns (35.092%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE                         0.000     0.000 r  chg_reg[1]/C
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  chg_reg[1]/Q
                         net (fo=1, routed)           1.690     2.146    chg_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         2.670     4.816 r  chg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.816    chg[1]
    T10                                                               r  chg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.782ns  (logic 3.104ns (64.924%)  route 1.677ns (35.076%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE                         0.000     0.000 r  chg_reg[0]/C
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  chg_reg[0]/Q
                         net (fo=1, routed)           1.677     2.133    chg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.648     4.782 r  chg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.782    chg[0]
    R10                                                               r  chg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nxt_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.660ns  (logic 1.134ns (42.646%)  route 1.526ns (57.354%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V14                  IBUF (Prop_ibuf_I_O)         0.984     0.984 f  rst_IBUF_inst/O
                         net (fo=5, routed)           1.526     2.510    rst_IBUF
    SLICE_X1Y52          LUT5 (Prop_lut5_I4_O)        0.150     2.660 r  nxt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.660    nxt[1]_i_1_n_0
    SLICE_X1Y52          FDRE                                         r  nxt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nxt_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.634ns  (logic 1.108ns (42.080%)  route 1.526ns (57.920%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V14                  IBUF (Prop_ibuf_I_O)         0.984     0.984 f  rst_IBUF_inst/O
                         net (fo=5, routed)           1.526     2.510    rst_IBUF
    SLICE_X1Y52          LUT5 (Prop_lut5_I4_O)        0.124     2.634 r  nxt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.634    nxt[0]_i_1_n_0
    SLICE_X1Y52          FDRE                                         r  nxt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min[0]
                            (input port)
  Destination:            out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.562ns  (logic 1.134ns (44.249%)  route 1.428ns (55.751%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  min[0] (IN)
                         net (fo=0)                   0.000     0.000    min[0]
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  min_IBUF[0]_inst/O
                         net (fo=6, routed)           1.428     2.412    min_IBUF[0]
    SLICE_X0Y52          LUT4 (Prop_lut4_I0_O)        0.150     2.562 r  out_i_1/O
                         net (fo=1, routed)           0.000     2.562    out_i_1_n_0
    SLICE_X0Y52          FDRE                                         r  out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min[1]
                            (input port)
  Destination:            chg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.547ns  (logic 1.111ns (43.615%)  route 1.436ns (56.385%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  min[1] (IN)
                         net (fo=0)                   0.000     0.000    min[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.987     0.987 f  min_IBUF[1]_inst/O
                         net (fo=6, routed)           1.246     2.233    min_IBUF[1]
    SLICE_X0Y52          LUT4 (Prop_lut4_I0_O)        0.124     2.357 r  chg[1]_i_1/O
                         net (fo=3, routed)           0.190     2.547    chg[1]_i_1_n_0
    SLICE_X0Y52          FDRE                                         r  chg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min[1]
                            (input port)
  Destination:            chg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.547ns  (logic 1.111ns (43.615%)  route 1.436ns (56.385%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  min[1] (IN)
                         net (fo=0)                   0.000     0.000    min[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.987     0.987 f  min_IBUF[1]_inst/O
                         net (fo=6, routed)           1.246     2.233    min_IBUF[1]
    SLICE_X0Y52          LUT4 (Prop_lut4_I0_O)        0.124     2.357 r  chg[1]_i_1/O
                         net (fo=3, routed)           0.190     2.547    chg[1]_i_1_n_0
    SLICE_X0Y52          FDRE                                         r  chg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min[1]
                            (input port)
  Destination:            out_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.547ns  (logic 1.111ns (43.615%)  route 1.436ns (56.385%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  min[1] (IN)
                         net (fo=0)                   0.000     0.000    min[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.987     0.987 f  min_IBUF[1]_inst/O
                         net (fo=6, routed)           1.246     2.233    min_IBUF[1]
    SLICE_X0Y52          LUT4 (Prop_lut4_I0_O)        0.124     2.357 r  chg[1]_i_1/O
                         net (fo=3, routed)           0.190     2.547    chg[1]_i_1_n_0
    SLICE_X0Y52          FDRE                                         r  out_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min[0]
                            (input port)
  Destination:            chg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.536ns  (logic 1.108ns (43.677%)  route 1.428ns (56.323%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  min[0] (IN)
                         net (fo=0)                   0.000     0.000    min[0]
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  min_IBUF[0]_inst/O
                         net (fo=6, routed)           1.428     2.412    min_IBUF[0]
    SLICE_X0Y52          LUT4 (Prop_lut4_I2_O)        0.124     2.536 r  chg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.536    chg[0]_i_1_n_0
    SLICE_X0Y52          FDRE                                         r  chg_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nxt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE                         0.000     0.000 r  nxt_reg[0]/C
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nxt_reg[0]/Q
                         net (fo=5, routed)           0.119     0.260    nxt_reg_n_0_[0]
    SLICE_X0Y52          LUT4 (Prop_lut4_I0_O)        0.045     0.305 r  chg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    chg[0]_i_1_n_0
    SLICE_X0Y52          FDRE                                         r  chg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nxt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.189ns (61.349%)  route 0.119ns (38.651%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE                         0.000     0.000 r  nxt_reg[0]/C
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nxt_reg[0]/Q
                         net (fo=5, routed)           0.119     0.260    nxt_reg_n_0_[0]
    SLICE_X0Y52          LUT4 (Prop_lut4_I2_O)        0.048     0.308 r  out_i_1/O
                         net (fo=1, routed)           0.000     0.308    out_i_1_n_0
    SLICE_X0Y52          FDRE                                         r  out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nxt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nxt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE                         0.000     0.000 r  nxt_reg[0]/C
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nxt_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    nxt_reg_n_0_[0]
    SLICE_X1Y52          LUT5 (Prop_lut5_I0_O)        0.042     0.361 r  nxt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.361    nxt[1]_i_1_n_0
    SLICE_X1Y52          FDRE                                         r  nxt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nxt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nxt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.055%)  route 0.178ns (48.945%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE                         0.000     0.000 r  nxt_reg[0]/C
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nxt_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    nxt_reg_n_0_[0]
    SLICE_X1Y52          LUT5 (Prop_lut5_I0_O)        0.045     0.364 r  nxt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    nxt[0]_i_1_n_0
    SLICE_X1Y52          FDRE                                         r  nxt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nxt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.186ns (37.952%)  route 0.304ns (62.048%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE                         0.000     0.000 r  nxt_reg[0]/C
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nxt_reg[0]/Q
                         net (fo=5, routed)           0.248     0.389    nxt_reg_n_0_[0]
    SLICE_X0Y52          LUT4 (Prop_lut4_I3_O)        0.045     0.434 r  chg[1]_i_1/O
                         net (fo=3, routed)           0.056     0.490    chg[1]_i_1_n_0
    SLICE_X0Y52          FDRE                                         r  chg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nxt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.186ns (37.952%)  route 0.304ns (62.048%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE                         0.000     0.000 r  nxt_reg[0]/C
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nxt_reg[0]/Q
                         net (fo=5, routed)           0.248     0.389    nxt_reg_n_0_[0]
    SLICE_X0Y52          LUT4 (Prop_lut4_I3_O)        0.045     0.434 r  chg[1]_i_1/O
                         net (fo=3, routed)           0.056     0.490    chg[1]_i_1_n_0
    SLICE_X0Y52          FDRE                                         r  chg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nxt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.186ns (37.952%)  route 0.304ns (62.048%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE                         0.000     0.000 r  nxt_reg[0]/C
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nxt_reg[0]/Q
                         net (fo=5, routed)           0.248     0.389    nxt_reg_n_0_[0]
    SLICE_X0Y52          LUT4 (Prop_lut4_I3_O)        0.045     0.434 r  chg[1]_i_1/O
                         net (fo=3, routed)           0.056     0.490    chg[1]_i_1_n_0
    SLICE_X0Y52          FDRE                                         r  out_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nxt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.227ns (43.229%)  route 0.298ns (56.771%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE                         0.000     0.000 r  nxt_reg[1]/C
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nxt_reg[1]/Q
                         net (fo=6, routed)           0.298     0.426    nxt_reg_n_0_[1]
    SLICE_X0Y52          LUT3 (Prop_lut3_I0_O)        0.099     0.525 r  chg[1]_i_2/O
                         net (fo=1, routed)           0.000     0.525    chg[1]_i_2_n_0
    SLICE_X0Y52          FDRE                                         r  chg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            chg_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.718ns  (logic 0.213ns (29.668%)  route 0.505ns (70.332%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V14                  IBUF (Prop_ibuf_I_O)         0.213     0.213 r  rst_IBUF_inst/O
                         net (fo=5, routed)           0.505     0.718    rst_IBUF
    SLICE_X0Y52          FDRE                                         r  chg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            chg_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.718ns  (logic 0.213ns (29.668%)  route 0.505ns (70.332%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V14                  IBUF (Prop_ibuf_I_O)         0.213     0.213 r  rst_IBUF_inst/O
                         net (fo=5, routed)           0.505     0.718    rst_IBUF
    SLICE_X0Y52          FDRE                                         r  chg_reg[1]/R
  -------------------------------------------------------------------    -------------------





