Release 14.1 - xst P.15xf (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to N:\ws\proyfinal\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "proyfinal_xst.prj"
Verilog Include Directory          : {"N:\ws\proyfinal\pcores\" "N:\ws\practica2\pcores\" "N:\ws\practica3\pcores\" "N:\ws\practica4\pcores\" "N:\ws\practica5\pcores\" "N:\ws\skeleton_edk_14.1\pcores\" "N:\ws\skeleton_edk_14.7\pcores\" "C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc3s1000ft256-5
Output File Name                   : "../implementation/proyfinal.ngc"

---- Source Options
Top Module Name                    : proyfinal

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" in Library work.
Entity <proyfinal> compiled.
Entity <proyfinal> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <proyfinal> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <proyfinal> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'INTERRUPT_ACK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'MB_Halted' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'MB_Error' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'LOCKSTEP_MASTER_OUT' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'LOCKSTEP_OUT' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'INSTR_ADDR' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'IFETCH' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'I_AS' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'DATA_WRITE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'DATA_ADDR' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'D_AS' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'READ_STROBE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'WRITE_STROBE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'BYTE_ENABLE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_AWID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_AWADDR' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_AWLEN' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_AWSIZE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_AWBURST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_AWLOCK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_AWCACHE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_AWPROT' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_AWQOS' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_AWVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_WDATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_WSTRB' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_WLAST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_WVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_BREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_ARID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_ARADDR' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_ARLEN' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_ARSIZE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_ARBURST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_ARLOCK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_ARCACHE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_ARPROT' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_ARQOS' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_ARVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IP_RREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_AWID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_AWADDR' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_AWLEN' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_AWSIZE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_AWBURST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_AWLOCK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_AWCACHE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_AWPROT' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_AWQOS' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_AWVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_WDATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_WSTRB' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_WLAST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_WVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_BREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_ARID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_ARADDR' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_ARLEN' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_ARSIZE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_ARBURST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_ARLOCK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_ARCACHE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_ARPROT' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_ARQOS' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_ARVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DP_RREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_AWID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_AWADDR' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_AWLEN' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_AWSIZE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_AWBURST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_AWLOCK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_AWCACHE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_AWPROT' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_AWQOS' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_AWVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_AWUSER' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_WDATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_WSTRB' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_WLAST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_WVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_WUSER' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_BREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_ARID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_ARADDR' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_ARLEN' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_ARSIZE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_ARBURST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_ARLOCK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_ARCACHE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_ARPROT' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_ARQOS' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_ARVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_ARUSER' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_IC_RREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_AWID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_AWADDR' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_AWLEN' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_AWSIZE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_AWBURST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_AWLOCK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_AWCACHE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_AWPROT' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_AWQOS' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_AWVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_AWUSER' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_WDATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_WSTRB' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_WLAST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_WVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_WUSER' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_BREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_ARID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_ARADDR' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_ARLEN' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_ARSIZE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_ARBURST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_ARLOCK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_ARCACHE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_ARPROT' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_ARQOS' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_ARVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_ARUSER' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M_AXI_DC_RREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'DBG_TDO' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_Instruction' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_Valid_Instr' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_PC' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_Reg_Write' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_Reg_Addr' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_MSR_Reg' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_PID_Reg' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_New_Reg_Value' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_Exception_Taken' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_Exception_Kind' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_Jump_Taken' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_Delay_Slot' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_Data_Address' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_Data_Access' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_Data_Read' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_Data_Write' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_Data_Write_Value' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_Data_Byte_Enable' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_DCache_Req' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_DCache_Hit' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_DCache_Rdy' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_DCache_Read' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_ICache_Req' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_ICache_Hit' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_ICache_Rdy' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_OF_PipeRun' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_EX_PipeRun' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_MEM_PipeRun' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_MB_Halted' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'Trace_Jump_Hit' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL0_S_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL0_S_READ' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL0_M_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL0_M_WRITE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL0_M_DATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL0_M_CONTROL' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL1_S_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL1_S_READ' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL1_M_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL1_M_WRITE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL1_M_DATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL1_M_CONTROL' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL2_S_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL2_S_READ' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL2_M_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL2_M_WRITE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL2_M_DATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL2_M_CONTROL' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL3_S_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL3_S_READ' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL3_M_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL3_M_WRITE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL3_M_DATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL3_M_CONTROL' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL4_S_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL4_S_READ' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL4_M_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL4_M_WRITE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL4_M_DATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL4_M_CONTROL' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL5_S_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL5_S_READ' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL5_M_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL5_M_WRITE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL5_M_DATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL5_M_CONTROL' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL6_S_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL6_S_READ' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL6_M_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL6_M_WRITE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL6_M_DATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL6_M_CONTROL' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL7_S_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL7_S_READ' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL7_M_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL7_M_WRITE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL7_M_DATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL7_M_CONTROL' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL8_S_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL8_S_READ' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL8_M_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL8_M_WRITE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL8_M_DATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL8_M_CONTROL' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL9_S_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL9_S_READ' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL9_M_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL9_M_WRITE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL9_M_DATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL9_M_CONTROL' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL10_S_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL10_S_READ' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL10_M_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL10_M_WRITE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL10_M_DATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL10_M_CONTROL' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL11_S_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL11_S_READ' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL11_M_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL11_M_WRITE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL11_M_DATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL11_M_CONTROL' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL12_S_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL12_S_READ' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL12_M_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL12_M_WRITE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL12_M_DATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL12_M_CONTROL' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL13_S_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL13_S_READ' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL13_M_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL13_M_WRITE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL13_M_DATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL13_M_CONTROL' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL14_S_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL14_S_READ' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL14_M_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL14_M_WRITE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL14_M_DATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL14_M_CONTROL' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL15_S_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL15_S_READ' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL15_M_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL15_M_WRITE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL15_M_DATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'FSL15_M_CONTROL' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M0_AXIS_TLAST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M0_AXIS_TDATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M0_AXIS_TVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'S0_AXIS_TREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M1_AXIS_TLAST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M1_AXIS_TDATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M1_AXIS_TVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'S1_AXIS_TREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M2_AXIS_TLAST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M2_AXIS_TDATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M2_AXIS_TVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'S2_AXIS_TREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M3_AXIS_TLAST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M3_AXIS_TDATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M3_AXIS_TVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'S3_AXIS_TREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M4_AXIS_TLAST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M4_AXIS_TDATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M4_AXIS_TVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'S4_AXIS_TREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M5_AXIS_TLAST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M5_AXIS_TDATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M5_AXIS_TVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'S5_AXIS_TREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M6_AXIS_TLAST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M6_AXIS_TDATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M6_AXIS_TVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'S6_AXIS_TREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M7_AXIS_TLAST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M7_AXIS_TDATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M7_AXIS_TVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'S7_AXIS_TREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M8_AXIS_TLAST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M8_AXIS_TDATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M8_AXIS_TVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'S8_AXIS_TREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M9_AXIS_TLAST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M9_AXIS_TDATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M9_AXIS_TVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'S9_AXIS_TREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M10_AXIS_TLAST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M10_AXIS_TDATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M10_AXIS_TVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'S10_AXIS_TREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M11_AXIS_TLAST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M11_AXIS_TDATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M11_AXIS_TVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'S11_AXIS_TREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M12_AXIS_TLAST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M12_AXIS_TDATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M12_AXIS_TVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'S12_AXIS_TREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M13_AXIS_TLAST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M13_AXIS_TDATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M13_AXIS_TVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'S13_AXIS_TREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M14_AXIS_TLAST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M14_AXIS_TDATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M14_AXIS_TVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'S14_AXIS_TREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M15_AXIS_TLAST' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M15_AXIS_TDATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'M15_AXIS_TVALID' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'S15_AXIS_TREADY' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'ICACHE_FSL_IN_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'ICACHE_FSL_IN_READ' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'ICACHE_FSL_OUT_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'ICACHE_FSL_OUT_WRITE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'ICACHE_FSL_OUT_DATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'ICACHE_FSL_OUT_CONTROL' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'DCACHE_FSL_IN_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'DCACHE_FSL_IN_READ' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'DCACHE_FSL_OUT_CLK' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'DCACHE_FSL_OUT_WRITE' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'DCACHE_FSL_OUT_DATA' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1319: Unconnected output port 'DCACHE_FSL_OUT_CONTROL' of component 'proyfinal_microblaze_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1920: Unconnected output port 'PLB_Rst' of component 'proyfinal_plb_v46_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1920: Unconnected output port 'MPLB_Rst' of component 'proyfinal_plb_v46_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1920: Unconnected output port 'PLB_dcrAck' of component 'proyfinal_plb_v46_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1920: Unconnected output port 'PLB_dcrDBus' of component 'proyfinal_plb_v46_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1920: Unconnected output port 'PLB_SaddrAck' of component 'proyfinal_plb_v46_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1920: Unconnected output port 'PLB_SMRdErr' of component 'proyfinal_plb_v46_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1920: Unconnected output port 'PLB_SMWrErr' of component 'proyfinal_plb_v46_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1920: Unconnected output port 'PLB_SMBusy' of component 'proyfinal_plb_v46_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1920: Unconnected output port 'PLB_SrdBTerm' of component 'proyfinal_plb_v46_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1920: Unconnected output port 'PLB_SrdComp' of component 'proyfinal_plb_v46_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1920: Unconnected output port 'PLB_SrdDAck' of component 'proyfinal_plb_v46_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1920: Unconnected output port 'PLB_SrdDBus' of component 'proyfinal_plb_v46_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1920: Unconnected output port 'PLB_SrdWdAddr' of component 'proyfinal_plb_v46_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1920: Unconnected output port 'PLB_Srearbitrate' of component 'proyfinal_plb_v46_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1920: Unconnected output port 'PLB_Sssize' of component 'proyfinal_plb_v46_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1920: Unconnected output port 'PLB_Swait' of component 'proyfinal_plb_v46_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1920: Unconnected output port 'PLB_SwrBTerm' of component 'proyfinal_plb_v46_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1920: Unconnected output port 'PLB_SwrComp' of component 'proyfinal_plb_v46_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1920: Unconnected output port 'PLB_SwrDAck' of component 'proyfinal_plb_v46_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 1920: Unconnected output port 'Bus_Error_Det' of component 'proyfinal_plb_v46_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 2074: Unconnected output port 'BRAM_Din_B' of component 'proyfinal_bram_block_0_wrapper'.
WARNING:Xst:753 - "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd" line 2092: Unconnected output port 'Interrupt' of component 'proyfinal_xps_uartlite_0_wrapper'.
Entity <proyfinal> analyzed. Unit <proyfinal> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <proyfinal>.
    Related source file is "//vboxsvr/se/ws/proyfinal/hdl/proyfinal.vhd".
Unit <proyfinal> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/proyfinal_microblaze_0_wrapper.ngc>.
Reading core <../implementation/proyfinal_plb_v46_0_wrapper.ngc>.
Reading core <../implementation/proyfinal_xps_bram_if_cntlr_0_wrapper.ngc>.
Reading core <../implementation/proyfinal_bram_block_0_wrapper.ngc>.
Reading core <../implementation/proyfinal_xps_uartlite_0_wrapper.ngc>.
Reading core <../implementation/proyfinal_top_lcd_0_wrapper.ngc>.
Reading core <../implementation/proyfinal_top_keypad_0_wrapper.ngc>.
Reading core <../implementation/proyfinal_top_banner_0_wrapper.ngc>.
Reading core <../implementation/proyfinal_top_altavoz_0_wrapper.ngc>.
Reading core <../implementation/proyfinal_top_leds_0_wrapper.ngc>.
Reading core <../implementation/proyfinal_top_motor_0_wrapper.ngc>.
Loading core <proyfinal_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <proyfinal_plb_v46_0_wrapper> for timing and area information for instance <plb_v46_0>.
Loading core <proyfinal_xps_bram_if_cntlr_0_wrapper> for timing and area information for instance <xps_bram_if_cntlr_0>.
Loading core <proyfinal_bram_block_0_wrapper> for timing and area information for instance <bram_block_0>.
Loading core <proyfinal_xps_uartlite_0_wrapper> for timing and area information for instance <xps_uartlite_0>.
Loading core <proyfinal_top_lcd_0_wrapper> for timing and area information for instance <top_lcd_0>.
Loading core <proyfinal_top_keypad_0_wrapper> for timing and area information for instance <top_keypad_0>.
Loading core <proyfinal_top_banner_0_wrapper> for timing and area information for instance <top_banner_0>.
Loading core <proyfinal_top_altavoz_0_wrapper> for timing and area information for instance <top_altavoz_0>.
Loading core <proyfinal_top_leds_0_wrapper> for timing and area information for instance <top_leds_0>.
Loading core <proyfinal_top_motor_0_wrapper> for timing and area information for instance <top_motor_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance ramb16_s2_s2_0 in unit ramb16_s2_s2_0 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_1 in unit ramb16_s2_s2_1 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_2 in unit ramb16_s2_s2_2 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_3 in unit ramb16_s2_s2_3 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_4 in unit ramb16_s2_s2_4 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_5 in unit ramb16_s2_s2_5 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_6 in unit ramb16_s2_s2_6 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_7 in unit ramb16_s2_s2_7 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_8 in unit ramb16_s2_s2_8 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_9 in unit ramb16_s2_s2_9 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_10 in unit ramb16_s2_s2_10 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_11 in unit ramb16_s2_s2_11 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_12 in unit ramb16_s2_s2_12 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_13 in unit ramb16_s2_s2_13 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_14 in unit ramb16_s2_s2_14 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_15 in unit ramb16_s2_s2_15 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance top_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.GEN_BRAM_NOT_V6_S6.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32 in unit top_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.GEN_BRAM_NOT_V6_S6.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32 of type RAMB16_S36_S36 has been replaced by RAMB16
INFO:Xst:1901 - Instance top_banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.GEN_BRAM_NOT_V6_S6.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32 in unit top_banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.GEN_BRAM_NOT_V6_S6.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32 of type RAMB16_S36_S36 has been replaced by RAMB16

Optimizing unit <proyfinal> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_2> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_2_1> <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_2_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_4> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_4_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_1_1> <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_1_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_3> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_3_1> <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_3_2> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <plb_v46_0> is equivalent to the following 10 FFs/Latches : <plb_v46_0/GEN_MPLB_RST[0].I_MPLB_RST> <plb_v46_0/GEN_SPLB_RST[7].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[6].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[5].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[4].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[3].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[2].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[1].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[0].I_SPLB_RST> <plb_v46_0/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <plb_v46_0> is equivalent to the following FF/Latch : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <plb_v46_0> is equivalent to the following 2 FFs/Latches : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <plb_v46_0> is equivalent to the following FF/Latch : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <plb_v46_0> is equivalent to the following 2 FFs/Latches : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/I_FLOP_ADDRACK> in Unit <xps_bram_if_cntlr_0> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/I_FLOP_SET_SLBUSY> 
INFO:Xst:2260 - The FF/Latch <top_keypad_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <top_keypad_0> is equivalent to the following FF/Latch : <top_keypad_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <top_leds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2> in Unit <top_leds_0> is equivalent to the following FF/Latch : <top_leds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1> 
INFO:Xst:2260 - The FF/Latch <top_leds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <top_leds_0> is equivalent to the following FF/Latch : <top_leds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <top_leds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <top_leds_0> is equivalent to the following FF/Latch : <top_leds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_2> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_2_1> <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_2_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_4> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_4_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_1_1> <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_1_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_3> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_3_1> <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_3_2> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <plb_v46_0> is equivalent to the following 2 FFs/Latches : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <plb_v46_0> is equivalent to the following 2 FFs/Latches : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <plb_v46_0> is equivalent to the following FF/Latch : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <plb_v46_0> is equivalent to the following FF/Latch : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <plb_v46_0> is equivalent to the following 10 FFs/Latches : <plb_v46_0/GEN_MPLB_RST[0].I_MPLB_RST> <plb_v46_0/GEN_SPLB_RST[7].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[6].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[5].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[4].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[3].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[2].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[1].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[0].I_SPLB_RST> <plb_v46_0/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/I_FLOP_ADDRACK> in Unit <xps_bram_if_cntlr_0> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/I_FLOP_SET_SLBUSY> 
INFO:Xst:2260 - The FF/Latch <top_keypad_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <top_keypad_0> is equivalent to the following FF/Latch : <top_keypad_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <top_leds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2> in Unit <top_leds_0> is equivalent to the following FF/Latch : <top_leds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1> 
INFO:Xst:2260 - The FF/Latch <top_leds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <top_leds_0> is equivalent to the following FF/Latch : <top_leds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <top_leds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <top_leds_0> is equivalent to the following FF/Latch : <top_leds_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/proyfinal.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 37

Cell Usage :
# BELS                             : 5259
#      GND                         : 29
#      INV                         : 87
#      LUT1                        : 229
#      LUT2                        : 559
#      LUT2_D                      : 14
#      LUT2_L                      : 25
#      LUT3                        : 1163
#      LUT3_D                      : 35
#      LUT3_L                      : 35
#      LUT4                        : 1393
#      LUT4_D                      : 47
#      LUT4_L                      : 42
#      MULT_AND                    : 34
#      MUXCY                       : 586
#      MUXCY_L                     : 161
#      MUXF5                       : 406
#      MUXF6                       : 5
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 10
#      XORCY                       : 396
# FlipFlops/Latches                : 3040
#      FD                          : 45
#      FDC                         : 145
#      FDCE                        : 78
#      FDE                         : 200
#      FDP                         : 6
#      FDPE                        : 8
#      FDR                         : 1239
#      FDRE                        : 1170
#      FDRS                        : 25
#      FDRSE                       : 6
#      FDS                         : 72
#      FDSE                        : 46
# RAMS                             : 370
#      RAM16X1D                    : 352
#      RAMB16                      : 18
# Shift Registers                  : 84
#      SRL16E                      : 84
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 6
#      OBUF                        : 30
# MULTs                            : 3
#      MULT18X18S                  : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                     2858  out of   7680    37%  
 Number of Slice Flip Flops:           3040  out of  15360    19%  
 Number of 4 input LUTs:               4417  out of  15360    28%  
    Number used as logic:              3629
    Number used as Shift registers:      84
    Number used as RAMs:                704
 Number of IOs:                          37
 Number of bonded IOBs:                  37  out of    173    21%  
 Number of BRAMs:                        18  out of     24    75%  
 Number of MULT18X18s:                    3  out of     24    12%  
 Number of GCLKs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------+-----------------------------------------------------------------------------------+-------+
Clock Signal                                            | Clock buffer(FF name)                                                             | Load  |
--------------------------------------------------------+-----------------------------------------------------------------------------------+-------+
Clk_pin                                                 | BUFGP                                                                             | 3392  |
N0                                                      | NONE(bram_block_0/bram_block_0/ramb16_s2_s2_0/ramb16_s2_s2_0)                     | 16    |
top_keypad_0/top_keypad_0/USER_LOGIC_I/reloj121         | BUFG                                                                              | 35    |
top_banner_0/top_banner_0/USER_LOGIC_I/mybanner/reloj121| BUFG                                                                              | 67    |
top_motor_0/top_motor_0/USER_LOGIC_I/divisor_frec/co    | NONE(top_motor_0/top_motor_0/USER_LOGIC_I/motor_step_entity/current_step_FSM_FFd2)| 3     |
--------------------------------------------------------+-----------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                     | Buffer(FF name)                                                                                                                                      | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
plb_v46_0/SPLB_Rst<4>(plb_v46_0/plb_v46_0/GEN_SPLB_RST[4].I_SPLB_RST:Q)                                                                            | NONE(top_banner_0/top_banner_0/USER_LOGIC_I/mybanner/ce_row_clk)                                                                                     | 105   |
plb_v46_0/SPLB_Rst<3>(plb_v46_0/plb_v46_0/GEN_SPLB_RST[3].I_SPLB_RST:Q)                                                                            | NONE(top_keypad_0/top_keypad_0/USER_LOGIC_I/TeclaDetecInst/aux1)                                                                                     | 40    |
plb_v46_0/SPLB_Rst<7>(plb_v46_0/plb_v46_0/GEN_SPLB_RST[7].I_SPLB_RST:Q)                                                                            | NONE(top_motor_0/top_motor_0/USER_LOGIC_I/divisor_frec/ce)                                                                                           | 35    |
plb_v46_0/SPLB_Rst<5>(plb_v46_0/plb_v46_0/GEN_SPLB_RST[5].I_SPLB_RST:Q)                                                                            | NONE(top_altavoz_0/top_altavoz_0/USER_LOGIC_I/cs_0)                                                                                                  | 33    |
plb_v46_0/SPLB_Rst<6>(plb_v46_0/plb_v46_0/GEN_SPLB_RST[6].I_SPLB_RST:Q)                                                                            | NONE(top_leds_0/top_leds_0/USER_LOGIC_I/cnt_blue_0)                                                                                                  | 24    |
microblaze_0/Trace_EX_PipeRun(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I:LO)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_AD)| 3     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset_1(microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset_1:Q)                               | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_AD)| 3     |
---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.910ns (Maximum Frequency: 83.963MHz)
   Minimum input arrival time before clock: 5.481ns
   Maximum output required time after clock: 12.594ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_pin'
  Clock period: 11.910ns (frequency: 83.963MHz)
  Total number of paths / destination ports: 386853 / 9424
-------------------------------------------------------------------------
Delay:               11.910ns (Levels of Logic = 35)
  Source:            top_lcd_0/top_lcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_2 (FF)
  Destination:       top_lcd_0/top_lcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_0 (FF)
  Source Clock:      Clk_pin rising
  Destination Clock: Clk_pin rising

  Data Path: top_lcd_0/top_lcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_2 to top_lcd_0/top_lcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.626   1.040  top_lcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_2 (top_lcd_0/USER_LOGIC_I/lcd_controller_i/clk_count<2>)
     LUT1:I0->O            1   0.479   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<2>_rt (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<2>_rt)
     MUXCY:S->O            1   0.435   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<2> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<3> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<4> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<5> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<6> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<7> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<8> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<9> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<10> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<11> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<12> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<13> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<14> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<15> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<16> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<17> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<18> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<19> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<20> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<21> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<22> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<23> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<24> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<25> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<26> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<27> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<27>)
     MUXCY:CI->O           1   0.056   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<28> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_cy<28>)
     XORCY:CI->O           9   0.786   1.250  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Madd_state_add0000_xor<29> (top_lcd_0/USER_LOGIC_I/lcd_controller_i/state_add0000<29>)
     LUT2:I0->O            1   0.479   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Mcompar_state_cmp_lt0008_lut<9>4 (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Mcompar_state_cmp_lt0008_lut<9>4)
     MUXCY:S->O            1   0.435   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Mcompar_state_cmp_lt0008_cy<9>_3 (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Mcompar_state_cmp_lt0008_cy<9>4)
     MUXCY:CI->O           4   0.265   1.074  top_lcd_0/USER_LOGIC_I/lcd_controller_i/Mcompar_state_cmp_lt0008_cy<10>_3 (top_lcd_0/USER_LOGIC_I/lcd_controller_i/Mcompar_state_cmp_lt0008_cy<10>4)
     LUT4_D:I0->O          2   0.479   0.804  top_lcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_mux0009<0>114 (top_lcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_mux0009<0>114)
     LUT4_D:I2->O         15   0.479   1.180  top_lcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_mux0009<0>1 (top_lcd_0/USER_LOGIC_I/lcd_controller_i/N01)
     LUT2:I1->O            1   0.479   0.000  top_lcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_mux0009<23>1 (top_lcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_mux0009<23>)
     FD:D                      0.176          top_lcd_0/USER_LOGIC_I/lcd_controller_i/clk_count_8
    ----------------------------------------
    Total                     11.910ns (6.561ns logic, 5.350ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'top_keypad_0/top_keypad_0/USER_LOGIC_I/reloj121'
  Clock period: 6.134ns (frequency: 163.038MHz)
  Total number of paths / destination ports: 1533 / 58
-------------------------------------------------------------------------
Delay:               6.134ns (Levels of Logic = 7)
  Source:            top_keypad_0/top_keypad_0/USER_LOGIC_I/TeclaDetecInst/count_7 (FF)
  Destination:       top_keypad_0/top_keypad_0/USER_LOGIC_I/TeclaDetecInst/count_1 (FF)
  Source Clock:      top_keypad_0/top_keypad_0/USER_LOGIC_I/reloj121 rising
  Destination Clock: top_keypad_0/top_keypad_0/USER_LOGIC_I/reloj121 rising

  Data Path: top_keypad_0/top_keypad_0/USER_LOGIC_I/TeclaDetecInst/count_7 to top_keypad_0/top_keypad_0/USER_LOGIC_I/TeclaDetecInst/count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   1.040  top_keypad_0/USER_LOGIC_I/TeclaDetecInst/count_7 (top_keypad_0/USER_LOGIC_I/TeclaDetecInst/count<7>)
     LUT4:I0->O            1   0.479   0.000  top_keypad_0/USER_LOGIC_I/TeclaDetecInst/timerEnd_cmp_eq0000_wg_lut<0> (top_keypad_0/USER_LOGIC_I/TeclaDetecInst/timerEnd_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  top_keypad_0/USER_LOGIC_I/TeclaDetecInst/timerEnd_cmp_eq0000_wg_cy<0> (top_keypad_0/USER_LOGIC_I/TeclaDetecInst/timerEnd_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  top_keypad_0/USER_LOGIC_I/TeclaDetecInst/timerEnd_cmp_eq0000_wg_cy<1> (top_keypad_0/USER_LOGIC_I/TeclaDetecInst/timerEnd_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  top_keypad_0/USER_LOGIC_I/TeclaDetecInst/timerEnd_cmp_eq0000_wg_cy<2> (top_keypad_0/USER_LOGIC_I/TeclaDetecInst/timerEnd_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  top_keypad_0/USER_LOGIC_I/TeclaDetecInst/timerEnd_cmp_eq0000_wg_cy<3> (top_keypad_0/USER_LOGIC_I/TeclaDetecInst/timerEnd_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           5   0.265   0.806  top_keypad_0/USER_LOGIC_I/TeclaDetecInst/timerEnd_cmp_eq0000_wg_cy<4> (top_keypad_0/USER_LOGIC_I/TeclaDetecInst/timerEnd)
     LUT4:I3->O           20   0.479   1.313  top_keypad_0/USER_LOGIC_I/TeclaDetecInst/count_not00011 (top_keypad_0/USER_LOGIC_I/TeclaDetecInst/count_not0001)
     FDCE:CE                   0.524          top_keypad_0/USER_LOGIC_I/TeclaDetecInst/count_1
    ----------------------------------------
    Total                      6.134ns (2.974ns logic, 3.160ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'top_banner_0/top_banner_0/USER_LOGIC_I/mybanner/reloj121'
  Clock period: 6.957ns (frequency: 143.748MHz)
  Total number of paths / destination ports: 1975 / 116
-------------------------------------------------------------------------
Delay:               6.957ns (Levels of Logic = 23)
  Source:            top_banner_0/top_banner_0/USER_LOGIC_I/mybanner/t_persistencia_0 (FF)
  Destination:       top_banner_0/top_banner_0/USER_LOGIC_I/mybanner/t_persistencia_12 (FF)
  Source Clock:      top_banner_0/top_banner_0/USER_LOGIC_I/mybanner/reloj121 rising
  Destination Clock: top_banner_0/top_banner_0/USER_LOGIC_I/mybanner/reloj121 rising

  Data Path: top_banner_0/top_banner_0/USER_LOGIC_I/mybanner/t_persistencia_0 to top_banner_0/top_banner_0/USER_LOGIC_I/mybanner/t_persistencia_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  top_banner_0/USER_LOGIC_I/mybanner/t_persistencia_0 (top_banner_0/USER_LOGIC_I/mybanner/t_persistencia<0>)
     LUT2:I0->O            1   0.479   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_lut<0> (top_banner_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<0> (top_banner_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<1> (top_banner_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<2> (top_banner_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<3> (top_banner_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<4> (top_banner_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<5> (top_banner_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<6> (top_banner_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<6>)
     MUXCY:CI->O          15   0.246   1.010  top_banner_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<7> (top_banner_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<7>)
     INV:I->O              1   0.479   0.681  top_banner_0/USER_LOGIC_I/mybanner/Mcompar_fin_per_cmp_lt0000_cy<7>_inv_INV_0 (top_banner_0/USER_LOGIC_I/mybanner/fin_per_mux0001_inv)
     MUXCY:CI->O           1   0.056   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<0> (top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<1> (top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<2> (top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<3> (top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<4> (top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<5> (top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<6> (top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<7> (top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<8> (top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<9> (top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<10> (top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<10>)
     MUXCY:CI->O           0   0.056   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<11> (top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_cy<11>)
     XORCY:CI->O           1   0.786   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia_xor<12> (top_banner_0/USER_LOGIC_I/mybanner/Mcount_t_persistencia12)
     FDC:D                     0.176          top_banner_0/USER_LOGIC_I/mybanner/t_persistencia_12
    ----------------------------------------
    Total                      6.957ns (4.226ns logic, 2.731ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'top_motor_0/top_motor_0/USER_LOGIC_I/divisor_frec/co'
  Clock period: 2.882ns (frequency: 346.933MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.882ns (Levels of Logic = 1)
  Source:            top_motor_0/top_motor_0/USER_LOGIC_I/motor_step_entity/current_step_FSM_FFd3 (FF)
  Destination:       top_motor_0/top_motor_0/USER_LOGIC_I/motor_step_entity/current_step_FSM_FFd3 (FF)
  Source Clock:      top_motor_0/top_motor_0/USER_LOGIC_I/divisor_frec/co rising
  Destination Clock: top_motor_0/top_motor_0/USER_LOGIC_I/divisor_frec/co rising

  Data Path: top_motor_0/top_motor_0/USER_LOGIC_I/motor_step_entity/current_step_FSM_FFd3 to top_motor_0/top_motor_0/USER_LOGIC_I/motor_step_entity/current_step_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.626   0.921  top_motor_0/USER_LOGIC_I/motor_step_entity/current_step_FSM_FFd3 (top_motor_0/USER_LOGIC_I/motor_step_entity/current_step_FSM_FFd3)
     INV:I->O              1   0.479   0.681  top_motor_0/USER_LOGIC_I/motor_step_entity/current_step_FSM_FFd3-In1_INV_0 (top_motor_0/USER_LOGIC_I/motor_step_entity/current_step_FSM_FFd3-In)
     FDCE:D                    0.176          top_motor_0/USER_LOGIC_I/motor_step_entity/current_step_FSM_FFd3
    ----------------------------------------
    Total                      2.882ns (1.281ns logic, 1.601ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_pin'
  Total number of paths / destination ports: 301 / 301
-------------------------------------------------------------------------
Offset:              4.482ns (Levels of Logic = 2)
  Source:            Rst_pin (PAD)
  Destination:       microblaze_0/microblaze_0/LOCKSTEP_Out_3765 (FF)
  Destination Clock: Clk_pin rising

  Data Path: Rst_pin to microblaze_0/microblaze_0/LOCKSTEP_Out_3765
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           299   0.715   2.875  Rst_pin_IBUF (Rst_pin_IBUF)
     begin scope: 'microblaze_0'
     FDR:R                     0.892          microblaze_0/LOCKSTEP_Out_111
    ----------------------------------------
    Total                      4.482ns (1.607ns logic, 2.875ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'top_keypad_0/top_keypad_0/USER_LOGIC_I/reloj121'
  Total number of paths / destination ports: 73 / 16
-------------------------------------------------------------------------
Offset:              5.481ns (Levels of Logic = 5)
  Source:            keypad_0_R_pin<1> (PAD)
  Destination:       top_keypad_0/top_keypad_0/USER_LOGIC_I/TeclaDetecInst/regcode_3 (FF)
  Destination Clock: top_keypad_0/top_keypad_0/USER_LOGIC_I/reloj121 rising

  Data Path: keypad_0_R_pin<1> to top_keypad_0/top_keypad_0/USER_LOGIC_I/TeclaDetecInst/regcode_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.715   1.201  keypad_0_R_pin_1_IBUF (keypad_0_R_pin_1_IBUF)
     begin scope: 'top_keypad_0'
     LUT2:I0->O            1   0.479   0.976  top_keypad_0/USER_LOGIC_I/TeclaDetecInst/xCode<3>4 (top_keypad_0/USER_LOGIC_I/TeclaDetecInst/xCode<3>4)
     LUT4:I0->O            1   0.479   0.976  top_keypad_0/USER_LOGIC_I/TeclaDetecInst/xCode<3>10 (top_keypad_0/USER_LOGIC_I/TeclaDetecInst/xCode<3>10)
     LUT2:I0->O            1   0.479   0.000  top_keypad_0/USER_LOGIC_I/TeclaDetecInst/xCode<3>21 (top_keypad_0/USER_LOGIC_I/TeclaDetecInst/xCode<3>)
     FDCE:D                    0.176          top_keypad_0/USER_LOGIC_I/TeclaDetecInst/regcode_3
    ----------------------------------------
    Total                      5.481ns (2.328ns logic, 3.153ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_pin'
  Total number of paths / destination ports: 183 / 24
-------------------------------------------------------------------------
Offset:              12.594ns (Levels of Logic = 9)
  Source:            top_banner_0/top_banner_0/USER_LOGIC_I/mybanner/desplazamiento_3 (FF)
  Destination:       top_banner_0_row_serial_out_pin (PAD)
  Source Clock:      Clk_pin rising

  Data Path: top_banner_0/top_banner_0/USER_LOGIC_I/mybanner/desplazamiento_3 to top_banner_0_row_serial_out_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            25   0.626   1.711  top_banner_0/USER_LOGIC_I/mybanner/desplazamiento_3 (top_banner_0/USER_LOGIC_I/mybanner/desplazamiento<3>)
     LUT2:I1->O            8   0.479   0.921  top_banner_0/USER_LOGIC_I/mybanner/Madd_miregistro_sub0000_xor<4>11 (top_banner_0/USER_LOGIC_I/mybanner/miregistro_sub0000<4>)
     MUXF5:S->O            1   0.540   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_8_f5 (top_banner_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_8_f5)
     MUXF6:I1->O           1   0.298   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_7_f6 (top_banner_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_7_f6)
     MUXF7:I1->O           1   0.298   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_6_f7 (top_banner_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_6_f7)
     MUXF8:I1->O           2   0.298   1.040  top_banner_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_5_f8 (top_banner_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_5_f8)
     LUT4:I0->O            1   0.479   0.000  top_banner_0/USER_LOGIC_I/mybanner/miregistro_sub0000<5>2 (top_banner_0/USER_LOGIC_I/mybanner/miregistro_sub0000<5>1)
     MUXF5:I0->O           1   0.314   0.681  top_banner_0/USER_LOGIC_I/mybanner/miregistro_sub0000<5>_f5 (row_serial_out)
     end scope: 'top_banner_0'
     OBUF:I->O                 4.909          top_banner_0_row_serial_out_pin_OBUF (top_banner_0_row_serial_out_pin)
    ----------------------------------------
    Total                     12.594ns (8.241ns logic, 4.353ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'top_banner_0/top_banner_0/USER_LOGIC_I/mybanner/reloj121'
  Total number of paths / destination ports: 74 / 3
-------------------------------------------------------------------------
Offset:              10.652ns (Levels of Logic = 9)
  Source:            top_banner_0/top_banner_0/USER_LOGIC_I/mybanner/miregistro_0 (FF)
  Destination:       top_banner_0_row_serial_out_pin (PAD)
  Source Clock:      top_banner_0/top_banner_0/USER_LOGIC_I/mybanner/reloj121 rising

  Data Path: top_banner_0/top_banner_0/USER_LOGIC_I/mybanner/miregistro_0 to top_banner_0_row_serial_out_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   0.915  top_banner_0/USER_LOGIC_I/mybanner/miregistro_0 (top_banner_0/USER_LOGIC_I/mybanner/miregistro<0>)
     LUT3:I1->O            1   0.479   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_13 (top_banner_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_13)
     MUXF5:I0->O           1   0.314   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_11_f5 (top_banner_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_11_f5)
     MUXF6:I0->O           1   0.298   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_9_f6 (top_banner_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_9_f6)
     MUXF7:I0->O           1   0.298   0.000  top_banner_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_7_f7 (top_banner_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_7_f7)
     MUXF8:I0->O           2   0.298   1.040  top_banner_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_5_f8 (top_banner_0/USER_LOGIC_I/mybanner/Mmux_row_serial_out_5_f8)
     LUT4:I0->O            1   0.479   0.000  top_banner_0/USER_LOGIC_I/mybanner/miregistro_sub0000<5>2 (top_banner_0/USER_LOGIC_I/mybanner/miregistro_sub0000<5>1)
     MUXF5:I0->O           1   0.314   0.681  top_banner_0/USER_LOGIC_I/mybanner/miregistro_sub0000<5>_f5 (row_serial_out)
     end scope: 'top_banner_0'
     OBUF:I->O                 4.909          top_banner_0_row_serial_out_pin_OBUF (top_banner_0_row_serial_out_pin)
    ----------------------------------------
    Total                     10.652ns (8.015ns logic, 2.637ns route)
                                       (75.2% logic, 24.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'top_motor_0/top_motor_0/USER_LOGIC_I/divisor_frec/co'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              7.896ns (Levels of Logic = 3)
  Source:            top_motor_0/top_motor_0/USER_LOGIC_I/motor_step_entity/current_step_FSM_FFd2 (FF)
  Destination:       top_motor_0_control_motor_pin<3> (PAD)
  Source Clock:      top_motor_0/top_motor_0/USER_LOGIC_I/divisor_frec/co rising

  Data Path: top_motor_0/top_motor_0/USER_LOGIC_I/motor_step_entity/current_step_FSM_FFd2 to top_motor_0_control_motor_pin<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.626   1.201  top_motor_0/USER_LOGIC_I/motor_step_entity/current_step_FSM_FFd2 (top_motor_0/USER_LOGIC_I/motor_step_entity/current_step_FSM_FFd2)
     LUT4:I0->O            1   0.479   0.681  top_motor_0/USER_LOGIC_I/motor_step_entity/motor<2>1 (control_motor<1>)
     end scope: 'top_motor_0'
     OBUF:I->O                 4.909          top_motor_0_control_motor_pin_1_OBUF (top_motor_0_control_motor_pin<1>)
    ----------------------------------------
    Total                      7.896ns (6.014ns logic, 1.882ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'top_keypad_0/top_keypad_0/USER_LOGIC_I/reloj121'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              8.027ns (Levels of Logic = 3)
  Source:            top_keypad_0/top_keypad_0/USER_LOGIC_I/TeclaDetecInst/state_FSM_FFd3 (FF)
  Destination:       keypad_0_S_pin<2> (PAD)
  Source Clock:      top_keypad_0/top_keypad_0/USER_LOGIC_I/reloj121 rising

  Data Path: top_keypad_0/top_keypad_0/USER_LOGIC_I/TeclaDetecInst/state_FSM_FFd3 to keypad_0_S_pin<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.626   1.267  top_keypad_0/USER_LOGIC_I/TeclaDetecInst/state_FSM_FFd3 (top_keypad_0/USER_LOGIC_I/TeclaDetecInst/state_FSM_FFd3)
     LUT3:I0->O            2   0.479   0.745  top_keypad_0/USER_LOGIC_I/TeclaDetecInst/state_FSM_Out91 (S<2>)
     end scope: 'top_keypad_0'
     OBUF:I->O                 4.909          keypad_0_S_pin_2_OBUF (keypad_0_S_pin<2>)
    ----------------------------------------
    Total                      8.027ns (6.014ns logic, 2.013ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================


Total REAL time to Xst completion: 173.00 secs
Total CPU time to Xst completion: 173.28 secs
 
--> 

Total memory usage is 243980 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  349 (   0 filtered)
Number of infos    :   49 (   0 filtered)

