{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-369,-11",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXI_CTL -pg 1 -lvl 0 -x 0 -y 730 -defaultsOSRD
preplace port AXIS_CH0 -pg 1 -lvl 3 -x 1120 -y 80 -defaultsOSRD -right
preplace port m0_ddr4 -pg 1 -lvl 3 -x 1120 -y 60 -defaultsOSRD
preplace port m0_ddr4_clk -pg 1 -lvl 3 -x 1120 -y 100 -defaultsOSRD -right
preplace port AXI_DMA -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port AXIS_CH1 -pg 1 -lvl 3 -x 1120 -y 390 -defaultsOSRD -right
preplace port m1_ddr4_clk -pg 1 -lvl 3 -x 1120 -y 370 -defaultsOSRD -right
preplace port m1_ddr4 -pg 1 -lvl 3 -x 1120 -y 350 -defaultsOSRD
preplace port m2_ddr4_clk -pg 1 -lvl 3 -x 1120 -y 580 -defaultsOSRD -right
preplace port m2_ddr4 -pg 1 -lvl 3 -x 1120 -y 600 -defaultsOSRD
preplace port AXIS_CH2 -pg 1 -lvl 3 -x 1120 -y 620 -defaultsOSRD -right
preplace port AXIS_CH3 -pg 1 -lvl 3 -x 1120 -y 750 -defaultsOSRD -right
preplace port m3_ddr4 -pg 1 -lvl 3 -x 1120 -y 770 -defaultsOSRD
preplace port m3_ddr4_clk -pg 1 -lvl 3 -x 1120 -y 790 -defaultsOSRD -right
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 570 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 750 -defaultsOSRD
preplace port port-id_eth_resetn_out -pg 1 -lvl 0 -x 0 -y 790 -defaultsOSRD -left
preplace port port-id_eth0_clk -pg 1 -lvl 3 -x 1120 -y 120 -defaultsOSRD -right
preplace port port-id_qsfp0_status_async -pg 1 -lvl 0 -x 0 -y 810 -defaultsOSRD
preplace port port-id_qsfp1_status_async -pg 1 -lvl 0 -x 0 -y 830 -defaultsOSRD
preplace port port-id_qsfp2_status_async -pg 1 -lvl 0 -x 0 -y 850 -defaultsOSRD
preplace port port-id_qsfp3_status_async -pg 1 -lvl 0 -x 0 -y 870 -defaultsOSRD
preplace port port-id_eth1_clk -pg 1 -lvl 3 -x 1120 -y 410 -defaultsOSRD -right
preplace port port-id_eth2_clk -pg 1 -lvl 3 -x 1120 -y 640 -defaultsOSRD -right
preplace port port-id_eth3_clk -pg 1 -lvl 3 -x 1120 -y 810 -defaultsOSRD -right
preplace portBus led_l -pg 1 -lvl 0 -x 0 -y 890 -defaultsOSRD -left
preplace inst channel_0 -pg 1 -lvl 2 -x 950 -y 60 -swap {5 1 2 3 4 0 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 63 64 60 62 61 58 59} -defaultsOSRD -pinDir AXIS_IN right -pinY AXIS_IN 20R -pinDir ddr4 right -pinY ddr4 0R -pinDir ddr4_clk right -pinY ddr4_clk 40R -pinDir RAM_AXI left -pinY RAM_AXI 0L -pinDir cmac_clk right -pinY cmac_clk 60R -pinDir sys_reset left -pinY sys_reset 120L -pinDir capture left -pinY capture 140L -pinDir erase_idle left -pinY erase_idle 60L -pinDir erase_ram left -pinY erase_ram 100L -pinDir init_calib_complete left -pinY init_calib_complete 80L -pinDir ram_clk left -pinY ram_clk 20L -pinBusDir ram_resetn_out left -pinBusY ram_resetn_out 40L
preplace inst dma_interconect -pg 1 -lvl 1 -x 250 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 176 175 177 178 179 181 180 183 182 184 185} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 230R -pinDir M02_AXI right -pinY M02_AXI 390R -pinDir M03_AXI right -pinY M03_AXI 410R -pinDir ACLK left -pinY ACLK 510L -pinDir ARESETN left -pinY ARESETN 550L -pinDir S00_ACLK left -pinY S00_ACLK 530L -pinDir S00_ARESETN left -pinY S00_ARESETN 570L -pinDir M00_ACLK right -pinY M00_ACLK 430R -pinDir M00_ARESETN right -pinY M00_ARESETN 450R -pinDir M01_ACLK right -pinY M01_ACLK 490R -pinDir M01_ARESETN right -pinY M01_ARESETN 470R -pinDir M02_ACLK right -pinY M02_ACLK 530R -pinDir M02_ARESETN right -pinY M02_ARESETN 510R -pinDir M03_ACLK right -pinY M03_ACLK 550R -pinDir M03_ARESETN right -pinY M03_ARESETN 570R
preplace inst channel_1 -pg 1 -lvl 2 -x 950 -y 290 -swap {20 1 2 3 4 0 6 7 8 9 10 11 12 13 14 15 16 17 18 19 5 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 63 64 60 62 61 59 58} -defaultsOSRD -pinDir AXIS_IN right -pinY AXIS_IN 100R -pinDir ddr4 right -pinY ddr4 60R -pinDir ddr4_clk right -pinY ddr4_clk 80R -pinDir RAM_AXI left -pinY RAM_AXI 0L -pinDir cmac_clk right -pinY cmac_clk 120R -pinDir sys_reset left -pinY sys_reset 120L -pinDir capture left -pinY capture 140L -pinDir erase_idle left -pinY erase_idle 60L -pinDir erase_ram left -pinY erase_ram 100L -pinDir init_calib_complete left -pinY init_calib_complete 80L -pinDir ram_clk left -pinY ram_clk 40L -pinBusDir ram_resetn_out left -pinBusY ram_resetn_out 20L
preplace inst channel_2 -pg 1 -lvl 2 -x 950 -y 520 -swap {20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 0 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 61 62 64 60 63 59 58} -defaultsOSRD -pinDir AXIS_IN right -pinY AXIS_IN 100R -pinDir ddr4 right -pinY ddr4 80R -pinDir ddr4_clk right -pinY ddr4_clk 60R -pinDir RAM_AXI left -pinY RAM_AXI 0L -pinDir cmac_clk right -pinY cmac_clk 120R -pinDir sys_reset left -pinY sys_reset 80L -pinDir capture left -pinY capture 100L -pinDir erase_idle left -pinY erase_idle 140L -pinDir erase_ram left -pinY erase_ram 60L -pinDir init_calib_complete left -pinY init_calib_complete 120L -pinDir ram_clk left -pinY ram_clk 40L -pinBusDir ram_resetn_out left -pinBusY ram_resetn_out 20L
preplace inst sys_control -pg 1 -lvl 1 -x 250 -y 730 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 28 23 27 29 24 26 30 33 22 25 31 32 34 35 36 37 38} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir sys_reset_out right -pinY sys_reset_out 100R -pinDir eth_resetn_out left -pinY eth_resetn_out 60L -pinDir erase_ram right -pinY erase_ram 80R -pinDir packet_gate right -pinY packet_gate 120R -pinDir bank0_calib_complete_async right -pinY bank0_calib_complete_async 20R -pinDir bank1_calib_complete_async right -pinY bank1_calib_complete_async 60R -pinDir bank2_calib_complete_async right -pinY bank2_calib_complete_async 140R -pinDir bank3_calib_complete_async right -pinY bank3_calib_complete_async 200R -pinDir bank0_erase_idle_async right -pinY bank0_erase_idle_async 0R -pinDir bank1_erase_idle_async right -pinY bank1_erase_idle_async 40R -pinDir bank2_erase_idle_async right -pinY bank2_erase_idle_async 160R -pinDir bank3_erase_idle_async right -pinY bank3_erase_idle_async 180R -pinDir qsfp0_status_async left -pinY qsfp0_status_async 80L -pinDir qsfp1_status_async left -pinY qsfp1_status_async 100L -pinDir qsfp2_status_async left -pinY qsfp2_status_async 120L -pinDir qsfp3_status_async left -pinY qsfp3_status_async 140L -pinBusDir led_l left -pinBusY led_l 160L
preplace inst channel_3 -pg 1 -lvl 2 -x 950 -y 750 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 61 62 63 60 64 58 59} -defaultsOSRD -pinDir AXIS_IN right -pinY AXIS_IN 0R -pinDir ddr4 right -pinY ddr4 20R -pinDir ddr4_clk right -pinY ddr4_clk 40R -pinDir RAM_AXI left -pinY RAM_AXI 0L -pinDir cmac_clk right -pinY cmac_clk 60R -pinDir sys_reset left -pinY sys_reset 80L -pinDir capture left -pinY capture 100L -pinDir erase_idle left -pinY erase_idle 160L -pinDir erase_ram left -pinY erase_ram 60L -pinDir init_calib_complete left -pinY init_calib_complete 180L -pinDir ram_clk left -pinY ram_clk 20L -pinBusDir ram_resetn_out left -pinBusY ram_resetn_out 40L
preplace netloc channel_0_erase_idle 1 1 1 540 120n
preplace netloc channel_0_init_calib_complete 1 1 1 580 140n
preplace netloc channel_0_ram_clk 1 1 1 460 80n
preplace netloc channel_1_erase_idle 1 1 1 480 350n
preplace netloc channel_1_init_calib_complete 1 1 1 500 370n
preplace netloc channel_1_ram_clk 1 1 1 600 330n
preplace netloc channel_1_ram_resetn_out 1 1 1 560 310n
preplace netloc cmac_clk_1 1 2 1 N 410
preplace netloc crossover_cmac0_clk 1 2 1 N 120
preplace netloc pcie_axi_aclk 1 0 1 40 570n
preplace netloc pcie_axi_aresetn 1 0 1 20 610n
preplace netloc qsfp0_status_async_1 1 0 1 NJ 810
preplace netloc qsfp1_status_async_1 1 0 1 NJ 830
preplace netloc qsfp2_status_async_1 1 0 1 NJ 850
preplace netloc qsfp3_status_async_1 1 0 1 NJ 870
preplace netloc sys_control_0_erase_ram 1 1 1 700 160n
preplace netloc sys_control_0_led_l 1 0 1 NJ 890
preplace netloc sys_control_0_packet_gate 1 1 1 760 200n
preplace netloc sys_control_0_sys_reset_out 1 1 1 740 180n
preplace netloc sys_control_eth_resetn_out 1 0 1 NJ 790
preplace netloc cmac_clk_2 1 2 1 N 640
preplace netloc channel_2_erase_idle 1 1 1 800J 660n
preplace netloc channel_2_init_calib_complete 1 1 1 780J 640n
preplace netloc channel_2_ram_clk 1 1 1 680J 560n
preplace netloc channel_2_ram_resetn_out 1 1 1 660J 540n
preplace netloc eth3_clk_1 1 2 1 N 810
preplace netloc channel_3_init_calib_complete 1 1 1 NJ 930
preplace netloc channel_3_erase_idle 1 1 1 NJ 910
preplace netloc channel_3_ram_clk 1 1 1 620J 610n
preplace netloc channel_3_ram_resetn_out 1 1 1 600J 630n
preplace netloc channel_0_ram_resetn_out 1 1 1 520J 100n
preplace netloc AXIS_CH1_1 1 2 1 N 390
preplace netloc AXI_DMA_1 1 0 1 N 60
preplace netloc RAM_AXI_1 1 1 1 N 60
preplace netloc RAM_AXI_2 1 1 1 N 290
preplace netloc channel_0_m0_ddr4 1 2 1 NJ 60
preplace netloc channel_1_ddr4 1 2 1 NJ 350
preplace netloc crossover_rx0_out 1 2 1 NJ 80
preplace netloc m0_ddr4_clk_1 1 2 1 NJ 100
preplace netloc m1_ddr4_clk_1 1 2 1 N 370
preplace netloc system_interconnect_M01_AXI 1 0 1 NJ 730
preplace netloc ddr4_clk_1 1 2 1 N 580
preplace netloc channel_2_ddr4 1 2 1 N 600
preplace netloc RAM_AXI_3 1 1 1 720 450n
preplace netloc AXIS_CH2_1 1 2 1 N 620
preplace netloc AXIS_CH3_1 1 2 1 N 750
preplace netloc channel_3_ddr4 1 2 1 N 770
preplace netloc m3_ddr4_clk_1 1 2 1 N 790
preplace netloc RAM_AXI_4 1 1 1 640 470n
levelinfo -pg 1 0 250 950 1120
pagesize -pg 1 -db -bbox -sgen -190 0 1260 990
",
   "No Loops_ScaleFactor":"0.690909",
   "No Loops_TopLeft":"-553,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXI -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port AXIS_IN -pg 1 -lvl 0 -x 0 -y 490 -defaultsOSRD
preplace port m0_ddr4 -pg 1 -lvl 2 -x 490 -y 510 -defaultsOSRD
preplace port m0_ddr4_clk -pg 1 -lvl 0 -x 0 -y 510 -defaultsOSRD
preplace port RAM_AXI -pg 1 -lvl 0 -x 0 -y 530 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace port port-id_eth_resetn_out -pg 1 -lvl 2 -x 490 -y 160 -defaultsOSRD
preplace port port-id_qsfp1_status_async -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace port port-id_cmac_clk -pg 1 -lvl 0 -x 0 -y 550 -defaultsOSRD
preplace port port-id_ram_clk -pg 1 -lvl 2 -x 490 -y 570 -defaultsOSRD
preplace portBus window_addr -pg 1 -lvl 2 -x 490 -y 220 -defaultsOSRD
preplace portBus led_l -pg 1 -lvl 2 -x 490 -y 240 -defaultsOSRD
preplace portBus ram_resetn_out -pg 1 -lvl 2 -x 490 -y 590 -defaultsOSRD
preplace inst sys_control -pg 1 -lvl 1 -x 250 -y 190 -defaultsOSRD
preplace inst channel_0 -pg 1 -lvl 1 -x 250 -y 550 -defaultsOSRD
preplace netloc sys_control_0_sys_reset_out 1 0 2 50 420 470
preplace netloc sys_control_0_erase_ram 1 0 2 20 390 460
preplace netloc sys_control_0_packet_gate 1 0 2 40 400 450
preplace netloc channel_0_init_calib_complete 1 0 2 30 430 450
preplace netloc channel_0_erase_idle 1 0 2 50 410 460
preplace netloc pcie_axi_aclk 1 0 1 NJ 70
preplace netloc pcie_axi_aresetn 1 0 1 NJ 90
preplace netloc sys_control_eth_resetn_out 1 1 1 NJ 160
preplace netloc sys_control_window_addr 1 1 1 NJ 220
preplace netloc crossover_eth0_up 1 0 1 20 270n
preplace netloc sys_control_0_led_l 1 1 1 NJ 240
preplace netloc crossover_cmac0_clk 1 0 1 NJ 550
preplace netloc channel_0_ram_clk 1 1 1 NJ 570
preplace netloc channel_0_ram_resetn_out 1 1 1 NJ 590
preplace netloc system_interconnect_M01_AXI 1 0 1 NJ 50
preplace netloc crossover_rx0_out 1 0 1 NJ 490
preplace netloc channel_0_m0_ddr4 1 1 1 NJ 510
preplace netloc m0_ddr4_clk_1 1 0 1 NJ 510
preplace netloc RAM_AXI_1 1 0 1 NJ 530
levelinfo -pg 1 0 250 490
pagesize -pg 1 -db -bbox -sgen -180 0 680 660
"
}
0
