Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Dec  9 20:08:51 2023
| Host         : doov running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 133 register/latch pins with no clock driven by root clock pin: div_clk_moudle/clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[13] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mips/c/md/aluop_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mips/c/md/aluop_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 899 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.596        0.000                      0                   70        0.252        0.000                      0                   70        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.596        0.000                      0                   70        0.252        0.000                      0                   70        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 div_clk_moudle/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_moudle/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.930ns (23.607%)  route 3.009ns (76.393%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.565     5.086    div_clk_moudle/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  div_clk_moudle/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  div_clk_moudle/count_reg[17]/Q
                         net (fo=2, routed)           0.962     6.504    div_clk_moudle/count[17]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.146     6.650 f  div_clk_moudle/count[19]_i_2/O
                         net (fo=1, routed)           0.945     7.595    div_clk_moudle/count[19]_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.328     7.923 r  div_clk_moudle/count[19]_i_1/O
                         net (fo=21, routed)          1.102     9.026    div_clk_moudle/clk_0
    SLICE_X35Y47         FDRE                                         r  div_clk_moudle/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.445    14.786    div_clk_moudle/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  div_clk_moudle/count_reg[17]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.622    div_clk_moudle/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 div_clk_moudle/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_moudle/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.930ns (23.607%)  route 3.009ns (76.393%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.565     5.086    div_clk_moudle/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  div_clk_moudle/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  div_clk_moudle/count_reg[17]/Q
                         net (fo=2, routed)           0.962     6.504    div_clk_moudle/count[17]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.146     6.650 f  div_clk_moudle/count[19]_i_2/O
                         net (fo=1, routed)           0.945     7.595    div_clk_moudle/count[19]_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.328     7.923 r  div_clk_moudle/count[19]_i_1/O
                         net (fo=21, routed)          1.102     9.026    div_clk_moudle/clk_0
    SLICE_X35Y47         FDRE                                         r  div_clk_moudle/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.445    14.786    div_clk_moudle/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  div_clk_moudle/count_reg[18]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.622    div_clk_moudle/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 div_clk_moudle/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_moudle/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.930ns (23.607%)  route 3.009ns (76.393%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.565     5.086    div_clk_moudle/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  div_clk_moudle/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  div_clk_moudle/count_reg[17]/Q
                         net (fo=2, routed)           0.962     6.504    div_clk_moudle/count[17]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.146     6.650 f  div_clk_moudle/count[19]_i_2/O
                         net (fo=1, routed)           0.945     7.595    div_clk_moudle/count[19]_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.328     7.923 r  div_clk_moudle/count[19]_i_1/O
                         net (fo=21, routed)          1.102     9.026    div_clk_moudle/clk_0
    SLICE_X35Y47         FDRE                                         r  div_clk_moudle/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.445    14.786    div_clk_moudle/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  div_clk_moudle/count_reg[19]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.622    div_clk_moudle/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 div_clk_moudle/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_moudle/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.930ns (24.467%)  route 2.871ns (75.533%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.565     5.086    div_clk_moudle/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  div_clk_moudle/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  div_clk_moudle/count_reg[17]/Q
                         net (fo=2, routed)           0.962     6.504    div_clk_moudle/count[17]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.146     6.650 f  div_clk_moudle/count[19]_i_2/O
                         net (fo=1, routed)           0.945     7.595    div_clk_moudle/count[19]_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.328     7.923 r  div_clk_moudle/count[19]_i_1/O
                         net (fo=21, routed)          0.964     8.887    div_clk_moudle/clk_0
    SLICE_X35Y46         FDRE                                         r  div_clk_moudle/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.444    14.785    div_clk_moudle/CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  div_clk_moudle/count_reg[13]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.429    14.596    div_clk_moudle/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 div_clk_moudle/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_moudle/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.930ns (24.467%)  route 2.871ns (75.533%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.565     5.086    div_clk_moudle/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  div_clk_moudle/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  div_clk_moudle/count_reg[17]/Q
                         net (fo=2, routed)           0.962     6.504    div_clk_moudle/count[17]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.146     6.650 f  div_clk_moudle/count[19]_i_2/O
                         net (fo=1, routed)           0.945     7.595    div_clk_moudle/count[19]_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.328     7.923 r  div_clk_moudle/count[19]_i_1/O
                         net (fo=21, routed)          0.964     8.887    div_clk_moudle/clk_0
    SLICE_X35Y46         FDRE                                         r  div_clk_moudle/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.444    14.785    div_clk_moudle/CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  div_clk_moudle/count_reg[14]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.429    14.596    div_clk_moudle/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 div_clk_moudle/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_moudle/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.930ns (24.467%)  route 2.871ns (75.533%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.565     5.086    div_clk_moudle/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  div_clk_moudle/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  div_clk_moudle/count_reg[17]/Q
                         net (fo=2, routed)           0.962     6.504    div_clk_moudle/count[17]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.146     6.650 f  div_clk_moudle/count[19]_i_2/O
                         net (fo=1, routed)           0.945     7.595    div_clk_moudle/count[19]_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.328     7.923 r  div_clk_moudle/count[19]_i_1/O
                         net (fo=21, routed)          0.964     8.887    div_clk_moudle/clk_0
    SLICE_X35Y46         FDRE                                         r  div_clk_moudle/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.444    14.785    div_clk_moudle/CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  div_clk_moudle/count_reg[15]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.429    14.596    div_clk_moudle/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 div_clk_moudle/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_moudle/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.930ns (24.467%)  route 2.871ns (75.533%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.565     5.086    div_clk_moudle/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  div_clk_moudle/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  div_clk_moudle/count_reg[17]/Q
                         net (fo=2, routed)           0.962     6.504    div_clk_moudle/count[17]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.146     6.650 f  div_clk_moudle/count[19]_i_2/O
                         net (fo=1, routed)           0.945     7.595    div_clk_moudle/count[19]_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.328     7.923 r  div_clk_moudle/count[19]_i_1/O
                         net (fo=21, routed)          0.964     8.887    div_clk_moudle/clk_0
    SLICE_X35Y46         FDRE                                         r  div_clk_moudle/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.444    14.785    div_clk_moudle/CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  div_clk_moudle/count_reg[16]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.429    14.596    div_clk_moudle/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 div_clk_moudle/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_moudle/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.930ns (25.600%)  route 2.703ns (74.400%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.565     5.086    div_clk_moudle/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  div_clk_moudle/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  div_clk_moudle/count_reg[17]/Q
                         net (fo=2, routed)           0.962     6.504    div_clk_moudle/count[17]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.146     6.650 f  div_clk_moudle/count[19]_i_2/O
                         net (fo=1, routed)           0.945     7.595    div_clk_moudle/count[19]_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.328     7.923 r  div_clk_moudle/count[19]_i_1/O
                         net (fo=21, routed)          0.796     8.719    div_clk_moudle/clk_0
    SLICE_X34Y43         FDRE                                         r  div_clk_moudle/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.444    14.785    div_clk_moudle/CLK_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  div_clk_moudle/count_reg[0]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.524    14.501    div_clk_moudle/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 div_clk_moudle/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_moudle/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 1.054ns (26.143%)  route 2.978ns (73.857%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.565     5.086    div_clk_moudle/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  div_clk_moudle/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  div_clk_moudle/count_reg[17]/Q
                         net (fo=2, routed)           0.962     6.504    div_clk_moudle/count[17]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.146     6.650 f  div_clk_moudle/count[19]_i_2/O
                         net (fo=1, routed)           0.945     7.595    div_clk_moudle/count[19]_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.328     7.923 r  div_clk_moudle/count[19]_i_1/O
                         net (fo=21, routed)          1.071     8.994    div_clk_moudle/clk_0
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.118 r  div_clk_moudle/clk_i_1/O
                         net (fo=1, routed)           0.000     9.118    div_clk_moudle/clk_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  div_clk_moudle/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.445    14.786    div_clk_moudle/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div_clk_moudle/clk_reg/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.968    div_clk_moudle/clk_reg
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 div_clk_moudle/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_clk_moudle/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.930ns (25.529%)  route 2.713ns (74.471%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.565     5.086    div_clk_moudle/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  div_clk_moudle/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  div_clk_moudle/count_reg[17]/Q
                         net (fo=2, routed)           0.962     6.504    div_clk_moudle/count[17]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.146     6.650 f  div_clk_moudle/count[19]_i_2/O
                         net (fo=1, routed)           0.945     7.595    div_clk_moudle/count[19]_i_2_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.328     7.923 r  div_clk_moudle/count[19]_i_1/O
                         net (fo=21, routed)          0.806     8.729    div_clk_moudle/clk_0
    SLICE_X35Y45         FDRE                                         r  div_clk_moudle/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.444    14.785    div_clk_moudle/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  div_clk_moudle/count_reg[10]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    14.596    div_clk_moudle/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  5.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U2/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.587     1.470    U2/CLK_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  U2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U2/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.719    U2/count_reg_n_0_[15]
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  U2/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    U2/count_reg[12]_i_1_n_4
    SLICE_X7Y17          FDCE                                         r  U2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.856     1.983    U2/CLK_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  U2/count_reg[15]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X7Y17          FDCE (Hold_fdce_C_D)         0.105     1.575    U2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U2/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.589     1.472    U2/CLK_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  U2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U2/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.721    U2/count_reg_n_0_[7]
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  U2/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    U2/count_reg[4]_i_1_n_4
    SLICE_X7Y15          FDCE                                         r  U2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.858     1.985    U2/CLK_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  U2/count_reg[7]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X7Y15          FDCE (Hold_fdce_C_D)         0.105     1.577    U2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U2/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.588     1.471    U2/CLK_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  U2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U2/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.720    U2/count_reg_n_0_[11]
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  U2/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    U2/count_reg[8]_i_1_n_4
    SLICE_X7Y16          FDCE                                         r  U2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.857     1.984    U2/CLK_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  U2/count_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X7Y16          FDCE (Hold_fdce_C_D)         0.105     1.576    U2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.589     1.472    U2/CLK_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  U2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U2/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.721    U2/count_reg_n_0_[3]
    SLICE_X7Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  U2/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    U2/count_reg[0]_i_1_n_4
    SLICE_X7Y14          FDCE                                         r  U2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.859     1.986    U2/CLK_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  U2/count_reg[3]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X7Y14          FDCE (Hold_fdce_C_D)         0.105     1.577    U2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U2/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.587     1.470    U2/CLK_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  U2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U2/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.716    U2/count_reg_n_0_[12]
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  U2/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    U2/count_reg[12]_i_1_n_7
    SLICE_X7Y17          FDCE                                         r  U2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.856     1.983    U2/CLK_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  U2/count_reg[12]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X7Y17          FDCE (Hold_fdce_C_D)         0.105     1.575    U2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U2/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.589     1.472    U2/CLK_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  U2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U2/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.718    U2/count_reg_n_0_[4]
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  U2/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    U2/count_reg[4]_i_1_n_7
    SLICE_X7Y15          FDCE                                         r  U2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.858     1.985    U2/CLK_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  U2/count_reg[4]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X7Y15          FDCE (Hold_fdce_C_D)         0.105     1.577    U2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U2/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.588     1.471    U2/CLK_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  U2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U2/count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.717    U2/count_reg_n_0_[8]
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  U2/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    U2/count_reg[8]_i_1_n_7
    SLICE_X7Y16          FDCE                                         r  U2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.857     1.984    U2/CLK_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  U2/count_reg[8]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X7Y16          FDCE (Hold_fdce_C_D)         0.105     1.576    U2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U2/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.586     1.469    U2/CLK_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  U2/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U2/count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.715    U2/count_reg_n_0_[16]
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  U2/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    U2/count_reg[16]_i_1_n_7
    SLICE_X7Y18          FDCE                                         r  U2/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.855     1.982    U2/CLK_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  U2/count_reg[16]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X7Y18          FDCE (Hold_fdce_C_D)         0.105     1.574    U2/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U2/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.587     1.470    U2/CLK_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  U2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U2/count_reg[14]/Q
                         net (fo=1, routed)           0.109     1.721    U2/count_reg_n_0_[14]
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  U2/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    U2/count_reg[12]_i_1_n_5
    SLICE_X7Y17          FDCE                                         r  U2/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.856     1.983    U2/CLK_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  U2/count_reg[14]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X7Y17          FDCE (Hold_fdce_C_D)         0.105     1.575    U2/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U2/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.588     1.471    U2/CLK_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  U2/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U2/count_reg[10]/Q
                         net (fo=1, routed)           0.109     1.722    U2/count_reg_n_0_[10]
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  U2/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    U2/count_reg[8]_i_1_n_5
    SLICE_X7Y16          FDCE                                         r  U2/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.857     1.984    U2/CLK_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  U2/count_reg[10]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X7Y16          FDCE (Hold_fdce_C_D)         0.105     1.576    U2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y26   U2/ans_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y26   U2/ans_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y26   U2/ans_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y26   U2/ans_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y14    U2/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y18    U2/digit_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y18    U2/digit_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y18    U2/digit_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y18    U2/digit_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div_clk_moudle/clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y26   U2/ans_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y26   U2/ans_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y26   U2/ans_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y26   U2/ans_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div_clk_moudle/clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y16    U2/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y16    U2/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y17    U2/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y17    U2/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y26   U2/ans_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y26   U2/ans_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y26   U2/ans_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y26   U2/ans_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    U2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y18    U2/digit_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y18    U2/digit_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y18    U2/digit_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y18    U2/digit_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    U2/count_reg[1]/C



