
autoCAR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008070  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080081f8  080081f8  000091f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008238  08008238  0000a0b0  2**0
                  CONTENTS
  4 .ARM          00000008  08008238  08008238  00009238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008240  08008240  0000a0b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008240  08008240  00009240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008244  08008244  00009244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b0  20000000  08008248  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a0b0  2**0
                  CONTENTS
 10 .bss          00000918  200000b0  200000b0  0000a0b0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200009c8  200009c8  0000a0b0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a0b0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012278  00000000  00000000  0000a0e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e9c  00000000  00000000  0001c358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ec8  00000000  00000000  0001f1f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b63  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022895  00000000  00000000  00020c23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014e95  00000000  00000000  000434b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc0c8  00000000  00000000  0005834d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00124415  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003ee4  00000000  00000000  00124458  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  0012833c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000b0 	.word	0x200000b0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080081e0 	.word	0x080081e0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000b4 	.word	0x200000b4
 80001c4:	080081e0 	.word	0x080081e0

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2uiz>:
 8000aa0:	004a      	lsls	r2, r1, #1
 8000aa2:	d211      	bcs.n	8000ac8 <__aeabi_d2uiz+0x28>
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000aa8:	d211      	bcs.n	8000ace <__aeabi_d2uiz+0x2e>
 8000aaa:	d50d      	bpl.n	8000ac8 <__aeabi_d2uiz+0x28>
 8000aac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d40e      	bmi.n	8000ad4 <__aeabi_d2uiz+0x34>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac6:	4770      	bx	lr
 8000ac8:	f04f 0000 	mov.w	r0, #0
 8000acc:	4770      	bx	lr
 8000ace:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_d2uiz+0x3a>
 8000ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0000 	mov.w	r0, #0
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_uldivmod>:
 8000ae0:	b953      	cbnz	r3, 8000af8 <__aeabi_uldivmod+0x18>
 8000ae2:	b94a      	cbnz	r2, 8000af8 <__aeabi_uldivmod+0x18>
 8000ae4:	2900      	cmp	r1, #0
 8000ae6:	bf08      	it	eq
 8000ae8:	2800      	cmpeq	r0, #0
 8000aea:	bf1c      	itt	ne
 8000aec:	f04f 31ff 	movne.w	r1, #4294967295
 8000af0:	f04f 30ff 	movne.w	r0, #4294967295
 8000af4:	f000 b96a 	b.w	8000dcc <__aeabi_idiv0>
 8000af8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000afc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b00:	f000 f806 	bl	8000b10 <__udivmoddi4>
 8000b04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b0c:	b004      	add	sp, #16
 8000b0e:	4770      	bx	lr

08000b10 <__udivmoddi4>:
 8000b10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b14:	9d08      	ldr	r5, [sp, #32]
 8000b16:	460c      	mov	r4, r1
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d14e      	bne.n	8000bba <__udivmoddi4+0xaa>
 8000b1c:	4694      	mov	ip, r2
 8000b1e:	458c      	cmp	ip, r1
 8000b20:	4686      	mov	lr, r0
 8000b22:	fab2 f282 	clz	r2, r2
 8000b26:	d962      	bls.n	8000bee <__udivmoddi4+0xde>
 8000b28:	b14a      	cbz	r2, 8000b3e <__udivmoddi4+0x2e>
 8000b2a:	f1c2 0320 	rsb	r3, r2, #32
 8000b2e:	4091      	lsls	r1, r2
 8000b30:	fa20 f303 	lsr.w	r3, r0, r3
 8000b34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b38:	4319      	orrs	r1, r3
 8000b3a:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b42:	fa1f f68c 	uxth.w	r6, ip
 8000b46:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b4a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b4e:	fb07 1114 	mls	r1, r7, r4, r1
 8000b52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b56:	fb04 f106 	mul.w	r1, r4, r6
 8000b5a:	4299      	cmp	r1, r3
 8000b5c:	d90a      	bls.n	8000b74 <__udivmoddi4+0x64>
 8000b5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000b62:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b66:	f080 8112 	bcs.w	8000d8e <__udivmoddi4+0x27e>
 8000b6a:	4299      	cmp	r1, r3
 8000b6c:	f240 810f 	bls.w	8000d8e <__udivmoddi4+0x27e>
 8000b70:	3c02      	subs	r4, #2
 8000b72:	4463      	add	r3, ip
 8000b74:	1a59      	subs	r1, r3, r1
 8000b76:	fa1f f38e 	uxth.w	r3, lr
 8000b7a:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b7e:	fb07 1110 	mls	r1, r7, r0, r1
 8000b82:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b86:	fb00 f606 	mul.w	r6, r0, r6
 8000b8a:	429e      	cmp	r6, r3
 8000b8c:	d90a      	bls.n	8000ba4 <__udivmoddi4+0x94>
 8000b8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000b92:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b96:	f080 80fc 	bcs.w	8000d92 <__udivmoddi4+0x282>
 8000b9a:	429e      	cmp	r6, r3
 8000b9c:	f240 80f9 	bls.w	8000d92 <__udivmoddi4+0x282>
 8000ba0:	4463      	add	r3, ip
 8000ba2:	3802      	subs	r0, #2
 8000ba4:	1b9b      	subs	r3, r3, r6
 8000ba6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000baa:	2100      	movs	r1, #0
 8000bac:	b11d      	cbz	r5, 8000bb6 <__udivmoddi4+0xa6>
 8000bae:	40d3      	lsrs	r3, r2
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	e9c5 3200 	strd	r3, r2, [r5]
 8000bb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bba:	428b      	cmp	r3, r1
 8000bbc:	d905      	bls.n	8000bca <__udivmoddi4+0xba>
 8000bbe:	b10d      	cbz	r5, 8000bc4 <__udivmoddi4+0xb4>
 8000bc0:	e9c5 0100 	strd	r0, r1, [r5]
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	4608      	mov	r0, r1
 8000bc8:	e7f5      	b.n	8000bb6 <__udivmoddi4+0xa6>
 8000bca:	fab3 f183 	clz	r1, r3
 8000bce:	2900      	cmp	r1, #0
 8000bd0:	d146      	bne.n	8000c60 <__udivmoddi4+0x150>
 8000bd2:	42a3      	cmp	r3, r4
 8000bd4:	d302      	bcc.n	8000bdc <__udivmoddi4+0xcc>
 8000bd6:	4290      	cmp	r0, r2
 8000bd8:	f0c0 80f0 	bcc.w	8000dbc <__udivmoddi4+0x2ac>
 8000bdc:	1a86      	subs	r6, r0, r2
 8000bde:	eb64 0303 	sbc.w	r3, r4, r3
 8000be2:	2001      	movs	r0, #1
 8000be4:	2d00      	cmp	r5, #0
 8000be6:	d0e6      	beq.n	8000bb6 <__udivmoddi4+0xa6>
 8000be8:	e9c5 6300 	strd	r6, r3, [r5]
 8000bec:	e7e3      	b.n	8000bb6 <__udivmoddi4+0xa6>
 8000bee:	2a00      	cmp	r2, #0
 8000bf0:	f040 8090 	bne.w	8000d14 <__udivmoddi4+0x204>
 8000bf4:	eba1 040c 	sub.w	r4, r1, ip
 8000bf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bfc:	fa1f f78c 	uxth.w	r7, ip
 8000c00:	2101      	movs	r1, #1
 8000c02:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c06:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c0a:	fb08 4416 	mls	r4, r8, r6, r4
 8000c0e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c12:	fb07 f006 	mul.w	r0, r7, r6
 8000c16:	4298      	cmp	r0, r3
 8000c18:	d908      	bls.n	8000c2c <__udivmoddi4+0x11c>
 8000c1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c1e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c22:	d202      	bcs.n	8000c2a <__udivmoddi4+0x11a>
 8000c24:	4298      	cmp	r0, r3
 8000c26:	f200 80cd 	bhi.w	8000dc4 <__udivmoddi4+0x2b4>
 8000c2a:	4626      	mov	r6, r4
 8000c2c:	1a1c      	subs	r4, r3, r0
 8000c2e:	fa1f f38e 	uxth.w	r3, lr
 8000c32:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c36:	fb08 4410 	mls	r4, r8, r0, r4
 8000c3a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c3e:	fb00 f707 	mul.w	r7, r0, r7
 8000c42:	429f      	cmp	r7, r3
 8000c44:	d908      	bls.n	8000c58 <__udivmoddi4+0x148>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c4e:	d202      	bcs.n	8000c56 <__udivmoddi4+0x146>
 8000c50:	429f      	cmp	r7, r3
 8000c52:	f200 80b0 	bhi.w	8000db6 <__udivmoddi4+0x2a6>
 8000c56:	4620      	mov	r0, r4
 8000c58:	1bdb      	subs	r3, r3, r7
 8000c5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c5e:	e7a5      	b.n	8000bac <__udivmoddi4+0x9c>
 8000c60:	f1c1 0620 	rsb	r6, r1, #32
 8000c64:	408b      	lsls	r3, r1
 8000c66:	fa22 f706 	lsr.w	r7, r2, r6
 8000c6a:	431f      	orrs	r7, r3
 8000c6c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c70:	fa04 f301 	lsl.w	r3, r4, r1
 8000c74:	ea43 030c 	orr.w	r3, r3, ip
 8000c78:	40f4      	lsrs	r4, r6
 8000c7a:	fa00 f801 	lsl.w	r8, r0, r1
 8000c7e:	0c38      	lsrs	r0, r7, #16
 8000c80:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c84:	fbb4 fef0 	udiv	lr, r4, r0
 8000c88:	fa1f fc87 	uxth.w	ip, r7
 8000c8c:	fb00 441e 	mls	r4, r0, lr, r4
 8000c90:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c94:	fb0e f90c 	mul.w	r9, lr, ip
 8000c98:	45a1      	cmp	r9, r4
 8000c9a:	fa02 f201 	lsl.w	r2, r2, r1
 8000c9e:	d90a      	bls.n	8000cb6 <__udivmoddi4+0x1a6>
 8000ca0:	193c      	adds	r4, r7, r4
 8000ca2:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000ca6:	f080 8084 	bcs.w	8000db2 <__udivmoddi4+0x2a2>
 8000caa:	45a1      	cmp	r9, r4
 8000cac:	f240 8081 	bls.w	8000db2 <__udivmoddi4+0x2a2>
 8000cb0:	f1ae 0e02 	sub.w	lr, lr, #2
 8000cb4:	443c      	add	r4, r7
 8000cb6:	eba4 0409 	sub.w	r4, r4, r9
 8000cba:	fa1f f983 	uxth.w	r9, r3
 8000cbe:	fbb4 f3f0 	udiv	r3, r4, r0
 8000cc2:	fb00 4413 	mls	r4, r0, r3, r4
 8000cc6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cca:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cce:	45a4      	cmp	ip, r4
 8000cd0:	d907      	bls.n	8000ce2 <__udivmoddi4+0x1d2>
 8000cd2:	193c      	adds	r4, r7, r4
 8000cd4:	f103 30ff 	add.w	r0, r3, #4294967295
 8000cd8:	d267      	bcs.n	8000daa <__udivmoddi4+0x29a>
 8000cda:	45a4      	cmp	ip, r4
 8000cdc:	d965      	bls.n	8000daa <__udivmoddi4+0x29a>
 8000cde:	3b02      	subs	r3, #2
 8000ce0:	443c      	add	r4, r7
 8000ce2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ce6:	fba0 9302 	umull	r9, r3, r0, r2
 8000cea:	eba4 040c 	sub.w	r4, r4, ip
 8000cee:	429c      	cmp	r4, r3
 8000cf0:	46ce      	mov	lr, r9
 8000cf2:	469c      	mov	ip, r3
 8000cf4:	d351      	bcc.n	8000d9a <__udivmoddi4+0x28a>
 8000cf6:	d04e      	beq.n	8000d96 <__udivmoddi4+0x286>
 8000cf8:	b155      	cbz	r5, 8000d10 <__udivmoddi4+0x200>
 8000cfa:	ebb8 030e 	subs.w	r3, r8, lr
 8000cfe:	eb64 040c 	sbc.w	r4, r4, ip
 8000d02:	fa04 f606 	lsl.w	r6, r4, r6
 8000d06:	40cb      	lsrs	r3, r1
 8000d08:	431e      	orrs	r6, r3
 8000d0a:	40cc      	lsrs	r4, r1
 8000d0c:	e9c5 6400 	strd	r6, r4, [r5]
 8000d10:	2100      	movs	r1, #0
 8000d12:	e750      	b.n	8000bb6 <__udivmoddi4+0xa6>
 8000d14:	f1c2 0320 	rsb	r3, r2, #32
 8000d18:	fa20 f103 	lsr.w	r1, r0, r3
 8000d1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d20:	fa24 f303 	lsr.w	r3, r4, r3
 8000d24:	4094      	lsls	r4, r2
 8000d26:	430c      	orrs	r4, r1
 8000d28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d2c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d30:	fa1f f78c 	uxth.w	r7, ip
 8000d34:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d38:	fb08 3110 	mls	r1, r8, r0, r3
 8000d3c:	0c23      	lsrs	r3, r4, #16
 8000d3e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d42:	fb00 f107 	mul.w	r1, r0, r7
 8000d46:	4299      	cmp	r1, r3
 8000d48:	d908      	bls.n	8000d5c <__udivmoddi4+0x24c>
 8000d4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d52:	d22c      	bcs.n	8000dae <__udivmoddi4+0x29e>
 8000d54:	4299      	cmp	r1, r3
 8000d56:	d92a      	bls.n	8000dae <__udivmoddi4+0x29e>
 8000d58:	3802      	subs	r0, #2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	1a5b      	subs	r3, r3, r1
 8000d5e:	b2a4      	uxth	r4, r4
 8000d60:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d64:	fb08 3311 	mls	r3, r8, r1, r3
 8000d68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d6c:	fb01 f307 	mul.w	r3, r1, r7
 8000d70:	42a3      	cmp	r3, r4
 8000d72:	d908      	bls.n	8000d86 <__udivmoddi4+0x276>
 8000d74:	eb1c 0404 	adds.w	r4, ip, r4
 8000d78:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d7c:	d213      	bcs.n	8000da6 <__udivmoddi4+0x296>
 8000d7e:	42a3      	cmp	r3, r4
 8000d80:	d911      	bls.n	8000da6 <__udivmoddi4+0x296>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4464      	add	r4, ip
 8000d86:	1ae4      	subs	r4, r4, r3
 8000d88:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d8c:	e739      	b.n	8000c02 <__udivmoddi4+0xf2>
 8000d8e:	4604      	mov	r4, r0
 8000d90:	e6f0      	b.n	8000b74 <__udivmoddi4+0x64>
 8000d92:	4608      	mov	r0, r1
 8000d94:	e706      	b.n	8000ba4 <__udivmoddi4+0x94>
 8000d96:	45c8      	cmp	r8, r9
 8000d98:	d2ae      	bcs.n	8000cf8 <__udivmoddi4+0x1e8>
 8000d9a:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d9e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000da2:	3801      	subs	r0, #1
 8000da4:	e7a8      	b.n	8000cf8 <__udivmoddi4+0x1e8>
 8000da6:	4631      	mov	r1, r6
 8000da8:	e7ed      	b.n	8000d86 <__udivmoddi4+0x276>
 8000daa:	4603      	mov	r3, r0
 8000dac:	e799      	b.n	8000ce2 <__udivmoddi4+0x1d2>
 8000dae:	4630      	mov	r0, r6
 8000db0:	e7d4      	b.n	8000d5c <__udivmoddi4+0x24c>
 8000db2:	46d6      	mov	lr, sl
 8000db4:	e77f      	b.n	8000cb6 <__udivmoddi4+0x1a6>
 8000db6:	4463      	add	r3, ip
 8000db8:	3802      	subs	r0, #2
 8000dba:	e74d      	b.n	8000c58 <__udivmoddi4+0x148>
 8000dbc:	4606      	mov	r6, r0
 8000dbe:	4623      	mov	r3, r4
 8000dc0:	4608      	mov	r0, r1
 8000dc2:	e70f      	b.n	8000be4 <__udivmoddi4+0xd4>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	e730      	b.n	8000c2c <__udivmoddi4+0x11c>
 8000dca:	bf00      	nop

08000dcc <__aeabi_idiv0>:
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop

08000dd0 <HAL_TIM_PeriodElapsedCallback>:
float currentRpm_left=0;
float currentRpm_right=0;int ultraLoop=0;
extern float craw_state;


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b08a      	sub	sp, #40	@ 0x28
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
	 if (htim==&htim7){
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	4aa0      	ldr	r2, [pc, #640]	@ (800105c <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d149      	bne.n	8000e74 <HAL_TIM_PeriodElapsedCallback+0xa4>
		 setRightRpm(rpmRight);
 8000de0:	4b9f      	ldr	r3, [pc, #636]	@ (8001060 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8000de2:	edd3 7a00 	vldr	s15, [r3]
 8000de6:	eeb0 0a67 	vmov.f32	s0, s15
 8000dea:	f001 f8ab 	bl	8001f44 <setRightRpm>
		 setLeftRpm(rpmLeft);
 8000dee:	4b9d      	ldr	r3, [pc, #628]	@ (8001064 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000df0:	edd3 7a00 	vldr	s15, [r3]
 8000df4:	eeb0 0a67 	vmov.f32	s0, s15
 8000df8:	f001 f87a 	bl	8001ef0 <setLeftRpm>
		 if (spin==1){
 8000dfc:	4b9a      	ldr	r3, [pc, #616]	@ (8001068 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2b01      	cmp	r3, #1
 8000e02:	f040 8126 	bne.w	8001052 <HAL_TIM_PeriodElapsedCallback+0x282>
			 if (preScaller==dt){
 8000e06:	4b99      	ldr	r3, [pc, #612]	@ (800106c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	4b99      	ldr	r3, [pc, #612]	@ (8001070 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	d12a      	bne.n	8000e68 <HAL_TIM_PeriodElapsedCallback+0x98>
			 	 rpmLeft=rpmRight=0;
 8000e12:	4b93      	ldr	r3, [pc, #588]	@ (8001060 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8000e14:	f04f 0200 	mov.w	r2, #0
 8000e18:	601a      	str	r2, [r3, #0]
 8000e1a:	4b91      	ldr	r3, [pc, #580]	@ (8001060 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4a91      	ldr	r2, [pc, #580]	@ (8001064 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000e20:	6013      	str	r3, [r2, #0]
			 	 preScaller=0;
 8000e22:	4b92      	ldr	r3, [pc, #584]	@ (800106c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	601a      	str	r2, [r3, #0]
			 	 spin=0;
 8000e28:	4b8f      	ldr	r3, [pc, #572]	@ (8001068 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	601a      	str	r2, [r3, #0]
			 	if (is_crawed==1){
 8000e2e:	4b91      	ldr	r3, [pc, #580]	@ (8001074 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8000e30:	edd3 7a00 	vldr	s15, [r3]
 8000e34:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000e38:	eef4 7a47 	vcmp.f32	s15, s14
 8000e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e40:	f040 8107 	bne.w	8001052 <HAL_TIM_PeriodElapsedCallback+0x282>
			 		setDirection('w');
 8000e44:	2077      	movs	r0, #119	@ 0x77
 8000e46:	f001 fa97 	bl	8002378 <setDirection>
			 	    centralSpeed = 55;
 8000e4a:	4b8b      	ldr	r3, [pc, #556]	@ (8001078 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000e4c:	4a8b      	ldr	r2, [pc, #556]	@ (800107c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000e4e:	601a      	str	r2, [r3, #0]
			 	    rpmLeft=rpmRight=centralSpeed;
 8000e50:	4b89      	ldr	r3, [pc, #548]	@ (8001078 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a82      	ldr	r2, [pc, #520]	@ (8001060 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8000e56:	6013      	str	r3, [r2, #0]
 8000e58:	4b81      	ldr	r3, [pc, #516]	@ (8001060 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a81      	ldr	r2, [pc, #516]	@ (8001064 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000e5e:	6013      	str	r3, [r2, #0]
			 		mode=1;
 8000e60:	4b87      	ldr	r3, [pc, #540]	@ (8001080 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000e62:	2201      	movs	r2, #1
 8000e64:	601a      	str	r2, [r3, #0]



	}

}
 8000e66:	e0f4      	b.n	8001052 <HAL_TIM_PeriodElapsedCallback+0x282>
			 }else{preScaller++;}
 8000e68:	4b80      	ldr	r3, [pc, #512]	@ (800106c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	4a7f      	ldr	r2, [pc, #508]	@ (800106c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8000e70:	6013      	str	r3, [r2, #0]
}
 8000e72:	e0ee      	b.n	8001052 <HAL_TIM_PeriodElapsedCallback+0x282>
	}else if (htim ==&htim12){
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	4a83      	ldr	r2, [pc, #524]	@ (8001084 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8000e78:	4293      	cmp	r3, r2
 8000e7a:	f040 80ea 	bne.w	8001052 <HAL_TIM_PeriodElapsedCallback+0x282>
int index = 0;  // Index for cRt array
 8000e7e:	2300      	movs	r3, #0
 8000e80:	627b      	str	r3, [r7, #36]	@ 0x24
cRt[index++] = 'l';
 8000e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e84:	1c5a      	adds	r2, r3, #1
 8000e86:	627a      	str	r2, [r7, #36]	@ 0x24
 8000e88:	4a7f      	ldr	r2, [pc, #508]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000e8a:	216c      	movs	r1, #108	@ 0x6c
 8000e8c:	54d1      	strb	r1, [r2, r3]
cRt[index++] = ':';
 8000e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e90:	1c5a      	adds	r2, r3, #1
 8000e92:	627a      	str	r2, [r7, #36]	@ 0x24
 8000e94:	4a7c      	ldr	r2, [pc, #496]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000e96:	213a      	movs	r1, #58	@ 0x3a
 8000e98:	54d1      	strb	r1, [r2, r3]
lengths[0] = float_to_uint8_arry(cRt + index, currentRpm_left, 2);
 8000e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e9c:	4a7a      	ldr	r2, [pc, #488]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000e9e:	4413      	add	r3, r2
 8000ea0:	4a7a      	ldr	r2, [pc, #488]	@ (800108c <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000ea2:	edd2 7a00 	vldr	s15, [r2]
 8000ea6:	2102      	movs	r1, #2
 8000ea8:	eeb0 0a67 	vmov.f32	s0, s15
 8000eac:	4618      	mov	r0, r3
 8000eae:	f000 fc43 	bl	8001738 <float_to_uint8_arry>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	60fb      	str	r3, [r7, #12]
index += lengths[0];
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000eba:	4413      	add	r3, r2
 8000ebc:	627b      	str	r3, [r7, #36]	@ 0x24
cRt[index++] = ' ';
 8000ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ec0:	1c5a      	adds	r2, r3, #1
 8000ec2:	627a      	str	r2, [r7, #36]	@ 0x24
 8000ec4:	4a70      	ldr	r2, [pc, #448]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000ec6:	2120      	movs	r1, #32
 8000ec8:	54d1      	strb	r1, [r2, r3]
cRt[index++] = 'r';
 8000eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ecc:	1c5a      	adds	r2, r3, #1
 8000ece:	627a      	str	r2, [r7, #36]	@ 0x24
 8000ed0:	4a6d      	ldr	r2, [pc, #436]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000ed2:	2172      	movs	r1, #114	@ 0x72
 8000ed4:	54d1      	strb	r1, [r2, r3]
cRt[index++] = ':';
 8000ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ed8:	1c5a      	adds	r2, r3, #1
 8000eda:	627a      	str	r2, [r7, #36]	@ 0x24
 8000edc:	4a6a      	ldr	r2, [pc, #424]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000ede:	213a      	movs	r1, #58	@ 0x3a
 8000ee0:	54d1      	strb	r1, [r2, r3]
lengths[1] = float_to_uint8_arry(cRt + index, currentRpm_right, 2);
 8000ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ee4:	4a68      	ldr	r2, [pc, #416]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000ee6:	4413      	add	r3, r2
 8000ee8:	4a69      	ldr	r2, [pc, #420]	@ (8001090 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8000eea:	edd2 7a00 	vldr	s15, [r2]
 8000eee:	2102      	movs	r1, #2
 8000ef0:	eeb0 0a67 	vmov.f32	s0, s15
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f000 fc1f 	bl	8001738 <float_to_uint8_arry>
 8000efa:	4603      	mov	r3, r0
 8000efc:	613b      	str	r3, [r7, #16]
index += lengths[1];
 8000efe:	693b      	ldr	r3, [r7, #16]
 8000f00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f02:	4413      	add	r3, r2
 8000f04:	627b      	str	r3, [r7, #36]	@ 0x24
cRt[index++] = ' ';
 8000f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f08:	1c5a      	adds	r2, r3, #1
 8000f0a:	627a      	str	r2, [r7, #36]	@ 0x24
 8000f0c:	4a5e      	ldr	r2, [pc, #376]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000f0e:	2120      	movs	r1, #32
 8000f10:	54d1      	strb	r1, [r2, r3]
cRt[index++] = 'F';
 8000f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f14:	1c5a      	adds	r2, r3, #1
 8000f16:	627a      	str	r2, [r7, #36]	@ 0x24
 8000f18:	4a5b      	ldr	r2, [pc, #364]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000f1a:	2146      	movs	r1, #70	@ 0x46
 8000f1c:	54d1      	strb	r1, [r2, r3]
cRt[index++] = ':';
 8000f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f20:	1c5a      	adds	r2, r3, #1
 8000f22:	627a      	str	r2, [r7, #36]	@ 0x24
 8000f24:	4a58      	ldr	r2, [pc, #352]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000f26:	213a      	movs	r1, #58	@ 0x3a
 8000f28:	54d1      	strb	r1, [r2, r3]
lengths[2] = float_to_uint8_arry(cRt + index, (float)distanceFront, 3);
 8000f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f2c:	4a56      	ldr	r2, [pc, #344]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000f2e:	4413      	add	r3, r2
 8000f30:	4a58      	ldr	r2, [pc, #352]	@ (8001094 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8000f32:	8812      	ldrh	r2, [r2, #0]
 8000f34:	ee07 2a90 	vmov	s15, r2
 8000f38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f3c:	2103      	movs	r1, #3
 8000f3e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f42:	4618      	mov	r0, r3
 8000f44:	f000 fbf8 	bl	8001738 <float_to_uint8_arry>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	617b      	str	r3, [r7, #20]
index += lengths[2];
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f50:	4413      	add	r3, r2
 8000f52:	627b      	str	r3, [r7, #36]	@ 0x24
cRt[index++] = ' ';
 8000f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f56:	1c5a      	adds	r2, r3, #1
 8000f58:	627a      	str	r2, [r7, #36]	@ 0x24
 8000f5a:	4a4b      	ldr	r2, [pc, #300]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000f5c:	2120      	movs	r1, #32
 8000f5e:	54d1      	strb	r1, [r2, r3]
cRt[index++] = 'L';
 8000f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f62:	1c5a      	adds	r2, r3, #1
 8000f64:	627a      	str	r2, [r7, #36]	@ 0x24
 8000f66:	4a48      	ldr	r2, [pc, #288]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000f68:	214c      	movs	r1, #76	@ 0x4c
 8000f6a:	54d1      	strb	r1, [r2, r3]
cRt[index++] = ':';
 8000f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f6e:	1c5a      	adds	r2, r3, #1
 8000f70:	627a      	str	r2, [r7, #36]	@ 0x24
 8000f72:	4a45      	ldr	r2, [pc, #276]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000f74:	213a      	movs	r1, #58	@ 0x3a
 8000f76:	54d1      	strb	r1, [r2, r3]
lengths[3] = float_to_uint8_arry(cRt + index, (float)distanceLeft, 2);
 8000f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f7a:	4a43      	ldr	r2, [pc, #268]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000f7c:	4413      	add	r3, r2
 8000f7e:	4a46      	ldr	r2, [pc, #280]	@ (8001098 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8000f80:	8812      	ldrh	r2, [r2, #0]
 8000f82:	ee07 2a90 	vmov	s15, r2
 8000f86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f8a:	2102      	movs	r1, #2
 8000f8c:	eeb0 0a67 	vmov.f32	s0, s15
 8000f90:	4618      	mov	r0, r3
 8000f92:	f000 fbd1 	bl	8001738 <float_to_uint8_arry>
 8000f96:	4603      	mov	r3, r0
 8000f98:	61bb      	str	r3, [r7, #24]
index += lengths[3];
 8000f9a:	69bb      	ldr	r3, [r7, #24]
 8000f9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f9e:	4413      	add	r3, r2
 8000fa0:	627b      	str	r3, [r7, #36]	@ 0x24
cRt[index++] = ' ';
 8000fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fa4:	1c5a      	adds	r2, r3, #1
 8000fa6:	627a      	str	r2, [r7, #36]	@ 0x24
 8000fa8:	4a37      	ldr	r2, [pc, #220]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000faa:	2120      	movs	r1, #32
 8000fac:	54d1      	strb	r1, [r2, r3]
cRt[index++] = 'R';
 8000fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fb0:	1c5a      	adds	r2, r3, #1
 8000fb2:	627a      	str	r2, [r7, #36]	@ 0x24
 8000fb4:	4a34      	ldr	r2, [pc, #208]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000fb6:	2152      	movs	r1, #82	@ 0x52
 8000fb8:	54d1      	strb	r1, [r2, r3]
cRt[index++] = ':';
 8000fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fbc:	1c5a      	adds	r2, r3, #1
 8000fbe:	627a      	str	r2, [r7, #36]	@ 0x24
 8000fc0:	4a31      	ldr	r2, [pc, #196]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000fc2:	213a      	movs	r1, #58	@ 0x3a
 8000fc4:	54d1      	strb	r1, [r2, r3]
lengths[4] = float_to_uint8_arry(cRt + index, (float)distanceRight, 2);
 8000fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fc8:	4a2f      	ldr	r2, [pc, #188]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000fca:	4413      	add	r3, r2
 8000fcc:	4a33      	ldr	r2, [pc, #204]	@ (800109c <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8000fce:	8812      	ldrh	r2, [r2, #0]
 8000fd0:	ee07 2a90 	vmov	s15, r2
 8000fd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fd8:	2102      	movs	r1, #2
 8000fda:	eeb0 0a67 	vmov.f32	s0, s15
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f000 fbaa 	bl	8001738 <float_to_uint8_arry>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	61fb      	str	r3, [r7, #28]
index += lengths[4];
 8000fe8:	69fb      	ldr	r3, [r7, #28]
 8000fea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000fec:	4413      	add	r3, r2
 8000fee:	627b      	str	r3, [r7, #36]	@ 0x24
cRt[index++] = '\n';
 8000ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ff2:	1c5a      	adds	r2, r3, #1
 8000ff4:	627a      	str	r2, [r7, #36]	@ 0x24
 8000ff6:	4a24      	ldr	r2, [pc, #144]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000ff8:	210a      	movs	r1, #10
 8000ffa:	54d1      	strb	r1, [r2, r3]
cRt[index++] = 'D';
 8000ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ffe:	1c5a      	adds	r2, r3, #1
 8001000:	627a      	str	r2, [r7, #36]	@ 0x24
 8001002:	4a21      	ldr	r2, [pc, #132]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001004:	2144      	movs	r1, #68	@ 0x44
 8001006:	54d1      	strb	r1, [r2, r3]
cRt[index++] = ':';
 8001008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800100a:	1c5a      	adds	r2, r3, #1
 800100c:	627a      	str	r2, [r7, #36]	@ 0x24
 800100e:	4a1e      	ldr	r2, [pc, #120]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001010:	213a      	movs	r1, #58	@ 0x3a
 8001012:	54d1      	strb	r1, [r2, r3]
lengths[5] = float_to_uint8_arry(cRt + index, deriSpeed, 0);
 8001014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001016:	4a1c      	ldr	r2, [pc, #112]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001018:	4413      	add	r3, r2
 800101a:	4a21      	ldr	r2, [pc, #132]	@ (80010a0 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800101c:	edd2 7a00 	vldr	s15, [r2]
 8001020:	2100      	movs	r1, #0
 8001022:	eeb0 0a67 	vmov.f32	s0, s15
 8001026:	4618      	mov	r0, r3
 8001028:	f000 fb86 	bl	8001738 <float_to_uint8_arry>
 800102c:	4603      	mov	r3, r0
 800102e:	623b      	str	r3, [r7, #32]
index += lengths[5];
 8001030:	6a3b      	ldr	r3, [r7, #32]
 8001032:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001034:	4413      	add	r3, r2
 8001036:	627b      	str	r3, [r7, #36]	@ 0x24
cRt[index++] = '\n';
 8001038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800103a:	1c5a      	adds	r2, r3, #1
 800103c:	627a      	str	r2, [r7, #36]	@ 0x24
 800103e:	4a12      	ldr	r2, [pc, #72]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001040:	210a      	movs	r1, #10
 8001042:	54d1      	strb	r1, [r2, r3]
HAL_UART_Transmit_DMA(&huart5, cRt, index); // Use index for the length of the array
 8001044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001046:	b29b      	uxth	r3, r3
 8001048:	461a      	mov	r2, r3
 800104a:	490f      	ldr	r1, [pc, #60]	@ (8001088 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800104c:	4815      	ldr	r0, [pc, #84]	@ (80010a4 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800104e:	f005 fd1f 	bl	8006a90 <HAL_UART_Transmit_DMA>
}
 8001052:	bf00      	nop
 8001054:	3728      	adds	r7, #40	@ 0x28
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	20000554 	.word	0x20000554
 8001060:	20000310 	.word	0x20000310
 8001064:	20000314 	.word	0x20000314
 8001068:	200000d0 	.word	0x200000d0
 800106c:	200000cc 	.word	0x200000cc
 8001070:	200000d4 	.word	0x200000d4
 8001074:	20000398 	.word	0x20000398
 8001078:	2000031c 	.word	0x2000031c
 800107c:	425c0000 	.word	0x425c0000
 8001080:	20000390 	.word	0x20000390
 8001084:	2000062c 	.word	0x2000062c
 8001088:	200000f8 	.word	0x200000f8
 800108c:	200002f8 	.word	0x200002f8
 8001090:	200002fc 	.word	0x200002fc
 8001094:	20000678 	.word	0x20000678
 8001098:	20000674 	.word	0x20000674
 800109c:	20000676 	.word	0x20000676
 80010a0:	20000318 	.word	0x20000318
 80010a4:	200006c4 	.word	0x200006c4

080010a8 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){//main
 80010a8:	b590      	push	{r4, r7, lr}
 80010aa:	b089      	sub	sp, #36	@ 0x24
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	460b      	mov	r3, r1
 80010b2:	807b      	strh	r3, [r7, #2]
	if(huart==&huart5){
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	4aa4      	ldr	r2, [pc, #656]	@ (8001348 <HAL_UARTEx_RxEventCallback+0x2a0>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	f040 8167 	bne.w	800138c <HAL_UARTEx_RxEventCallback+0x2e4>

		switch (rxDataBT[0]) {
 80010be:	4ba3      	ldr	r3, [pc, #652]	@ (800134c <HAL_UARTEx_RxEventCallback+0x2a4>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	3b41      	subs	r3, #65	@ 0x41
 80010c4:	2b36      	cmp	r3, #54	@ 0x36
 80010c6:	f200 810b 	bhi.w	80012e0 <HAL_UARTEx_RxEventCallback+0x238>
 80010ca:	a201      	add	r2, pc, #4	@ (adr r2, 80010d0 <HAL_UARTEx_RxEventCallback+0x28>)
 80010cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010d0:	0800125f 	.word	0x0800125f
 80010d4:	080012e1 	.word	0x080012e1
 80010d8:	08001219 	.word	0x08001219
 80010dc:	0800127d 	.word	0x0800127d
 80010e0:	080012e1 	.word	0x080012e1
 80010e4:	0800129b 	.word	0x0800129b
 80010e8:	080012e1 	.word	0x080012e1
 80010ec:	080012e1 	.word	0x080012e1
 80010f0:	080012e1 	.word	0x080012e1
 80010f4:	080012e1 	.word	0x080012e1
 80010f8:	080012e1 	.word	0x080012e1
 80010fc:	080012e1 	.word	0x080012e1
 8001100:	08001223 	.word	0x08001223
 8001104:	080012e1 	.word	0x080012e1
 8001108:	080012e1 	.word	0x080012e1
 800110c:	080012e1 	.word	0x080012e1
 8001110:	080012e1 	.word	0x080012e1
 8001114:	080012e1 	.word	0x080012e1
 8001118:	080012b9 	.word	0x080012b9
 800111c:	080012e1 	.word	0x080012e1
 8001120:	080012e1 	.word	0x080012e1
 8001124:	080012e1 	.word	0x080012e1
 8001128:	080012e1 	.word	0x080012e1
 800112c:	080012e1 	.word	0x080012e1
 8001130:	080012e1 	.word	0x080012e1
 8001134:	080012e1 	.word	0x080012e1
 8001138:	080012e1 	.word	0x080012e1
 800113c:	080012e1 	.word	0x080012e1
 8001140:	080012e1 	.word	0x080012e1
 8001144:	080012e1 	.word	0x080012e1
 8001148:	080012e1 	.word	0x080012e1
 800114c:	080012e1 	.word	0x080012e1
 8001150:	080011ad 	.word	0x080011ad
 8001154:	080012e1 	.word	0x080012e1
 8001158:	080012e1 	.word	0x080012e1
 800115c:	080011ad 	.word	0x080011ad
 8001160:	080012e1 	.word	0x080012e1
 8001164:	080012e1 	.word	0x080012e1
 8001168:	080012e1 	.word	0x080012e1
 800116c:	080012e1 	.word	0x080012e1
 8001170:	080012e1 	.word	0x080012e1
 8001174:	080012e1 	.word	0x080012e1
 8001178:	080012d7 	.word	0x080012d7
 800117c:	0800122d 	.word	0x0800122d
 8001180:	080012e1 	.word	0x080012e1
 8001184:	080012e1 	.word	0x080012e1
 8001188:	080012e1 	.word	0x080012e1
 800118c:	080012e1 	.word	0x080012e1
 8001190:	080011e7 	.word	0x080011e7
 8001194:	080012e1 	.word	0x080012e1
 8001198:	080011ad 	.word	0x080011ad
 800119c:	080012e1 	.word	0x080012e1
 80011a0:	080012e1 	.word	0x080012e1
 80011a4:	080012e1 	.word	0x080012e1
 80011a8:	080011ad 	.word	0x080011ad
		    case 's':
		    case 'd':
		    case 'a': //w1000
		    	//memset(rxDataOp,0,sizeof rxDataOp);
		    	//centralSpeed=deriSpeed=0;
		        setDirection(rxDataBT[0]);
 80011ac:	4b67      	ldr	r3, [pc, #412]	@ (800134c <HAL_UARTEx_RxEventCallback+0x2a4>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f001 f8e1 	bl	8002378 <setDirection>
		        rpmLeft = uint8_to_float(rxDataBT + 1, 0);
 80011b6:	4b66      	ldr	r3, [pc, #408]	@ (8001350 <HAL_UARTEx_RxEventCallback+0x2a8>)
 80011b8:	2100      	movs	r1, #0
 80011ba:	4618      	mov	r0, r3
 80011bc:	f000 fbd4 	bl	8001968 <uint8_to_float>
 80011c0:	eef0 7a40 	vmov.f32	s15, s0
 80011c4:	4b63      	ldr	r3, [pc, #396]	@ (8001354 <HAL_UARTEx_RxEventCallback+0x2ac>)
 80011c6:	edc3 7a00 	vstr	s15, [r3]
		        rpmRight = uint8_to_float(rxDataBT + 1, 0);
 80011ca:	4b61      	ldr	r3, [pc, #388]	@ (8001350 <HAL_UARTEx_RxEventCallback+0x2a8>)
 80011cc:	2100      	movs	r1, #0
 80011ce:	4618      	mov	r0, r3
 80011d0:	f000 fbca 	bl	8001968 <uint8_to_float>
 80011d4:	eef0 7a40 	vmov.f32	s15, s0
 80011d8:	4b5f      	ldr	r3, [pc, #380]	@ (8001358 <HAL_UARTEx_RxEventCallback+0x2b0>)
 80011da:	edc3 7a00 	vstr	s15, [r3]
		        mode=0;
 80011de:	4b5f      	ldr	r3, [pc, #380]	@ (800135c <HAL_UARTEx_RxEventCallback+0x2b4>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
		        break;
 80011e4:	e07d      	b.n	80012e2 <HAL_UARTEx_RxEventCallback+0x23a>
		        break;
		    case 'D':
		        kd = uint8_to_float(rxDataBT + 1, 2);
		        break;*/
		    case 'q':
		    	memset(rxDataOp,0,sizeof rxDataOp);
 80011e6:	221e      	movs	r2, #30
 80011e8:	2100      	movs	r1, #0
 80011ea:	485d      	ldr	r0, [pc, #372]	@ (8001360 <HAL_UARTEx_RxEventCallback+0x2b8>)
 80011ec:	f006 ffc6 	bl	800817c <memset>
		    	centralSpeed=deriSpeed=0;
 80011f0:	4b5c      	ldr	r3, [pc, #368]	@ (8001364 <HAL_UARTEx_RxEventCallback+0x2bc>)
 80011f2:	f04f 0200 	mov.w	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	4b5a      	ldr	r3, [pc, #360]	@ (8001364 <HAL_UARTEx_RxEventCallback+0x2bc>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a5a      	ldr	r2, [pc, #360]	@ (8001368 <HAL_UARTEx_RxEventCallback+0x2c0>)
 80011fe:	6013      	str	r3, [r2, #0]
		    	rpmLeft=0;
 8001200:	4b54      	ldr	r3, [pc, #336]	@ (8001354 <HAL_UARTEx_RxEventCallback+0x2ac>)
 8001202:	f04f 0200 	mov.w	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
		    	rpmRight=0;
 8001208:	4b53      	ldr	r3, [pc, #332]	@ (8001358 <HAL_UARTEx_RxEventCallback+0x2b0>)
 800120a:	f04f 0200 	mov.w	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
		    	mode=0;
 8001210:	4b52      	ldr	r3, [pc, #328]	@ (800135c <HAL_UARTEx_RxEventCallback+0x2b4>)
 8001212:	2200      	movs	r2, #0
 8001214:	601a      	str	r2, [r3, #0]
		        break;
 8001216:	e064      	b.n	80012e2 <HAL_UARTEx_RxEventCallback+0x23a>
		    case 'C':
		        craw_state = 1;
 8001218:	4b54      	ldr	r3, [pc, #336]	@ (800136c <HAL_UARTEx_RxEventCallback+0x2c4>)
 800121a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800121e:	601a      	str	r2, [r3, #0]
		        break;
 8001220:	e05f      	b.n	80012e2 <HAL_UARTEx_RxEventCallback+0x23a>
		    case 'M':
		        craw_state = 2;
 8001222:	4b52      	ldr	r3, [pc, #328]	@ (800136c <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001224:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001228:	601a      	str	r2, [r3, #0]
		        break;
 800122a:	e05a      	b.n	80012e2 <HAL_UARTEx_RxEventCallback+0x23a>
		    case 'l':
		    	//memset(rxDataOp,0,sizeof rxDataOp);
		    	//centralSpeed=deriSpeed=0;
		        setDirection('w');
 800122c:	2077      	movs	r0, #119	@ 0x77
 800122e:	f001 f8a3 	bl	8002378 <setDirection>
		        centralSpeed = uint8_to_float(rxDataBT + 1, 0);
 8001232:	4b47      	ldr	r3, [pc, #284]	@ (8001350 <HAL_UARTEx_RxEventCallback+0x2a8>)
 8001234:	2100      	movs	r1, #0
 8001236:	4618      	mov	r0, r3
 8001238:	f000 fb96 	bl	8001968 <uint8_to_float>
 800123c:	eef0 7a40 	vmov.f32	s15, s0
 8001240:	4b49      	ldr	r3, [pc, #292]	@ (8001368 <HAL_UARTEx_RxEventCallback+0x2c0>)
 8001242:	edc3 7a00 	vstr	s15, [r3]
		        rpmLeft=rpmRight=centralSpeed;
 8001246:	4b48      	ldr	r3, [pc, #288]	@ (8001368 <HAL_UARTEx_RxEventCallback+0x2c0>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4a43      	ldr	r2, [pc, #268]	@ (8001358 <HAL_UARTEx_RxEventCallback+0x2b0>)
 800124c:	6013      	str	r3, [r2, #0]
 800124e:	4b42      	ldr	r3, [pc, #264]	@ (8001358 <HAL_UARTEx_RxEventCallback+0x2b0>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a40      	ldr	r2, [pc, #256]	@ (8001354 <HAL_UARTEx_RxEventCallback+0x2ac>)
 8001254:	6013      	str	r3, [r2, #0]
		        mode=1;
 8001256:	4b41      	ldr	r3, [pc, #260]	@ (800135c <HAL_UARTEx_RxEventCallback+0x2b4>)
 8001258:	2201      	movs	r2, #1
 800125a:	601a      	str	r2, [r3, #0]
		        break;
 800125c:	e041      	b.n	80012e2 <HAL_UARTEx_RxEventCallback+0x23a>
		    case 'A':
		    	setSpin((int)uint8_to_float(rxDataBT+1,0), 'A');
 800125e:	4b3c      	ldr	r3, [pc, #240]	@ (8001350 <HAL_UARTEx_RxEventCallback+0x2a8>)
 8001260:	2100      	movs	r1, #0
 8001262:	4618      	mov	r0, r3
 8001264:	f000 fb80 	bl	8001968 <uint8_to_float>
 8001268:	eef0 7a40 	vmov.f32	s15, s0
 800126c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001270:	2141      	movs	r1, #65	@ 0x41
 8001272:	ee17 0a90 	vmov	r0, s15
 8001276:	f001 f8e9 	bl	800244c <setSpin>
		    	break;
 800127a:	e032      	b.n	80012e2 <HAL_UARTEx_RxEventCallback+0x23a>
		    case 'D':
		    	setSpin((int)uint8_to_float(rxDataBT+1,0), 'D');
 800127c:	4b34      	ldr	r3, [pc, #208]	@ (8001350 <HAL_UARTEx_RxEventCallback+0x2a8>)
 800127e:	2100      	movs	r1, #0
 8001280:	4618      	mov	r0, r3
 8001282:	f000 fb71 	bl	8001968 <uint8_to_float>
 8001286:	eef0 7a40 	vmov.f32	s15, s0
 800128a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800128e:	2144      	movs	r1, #68	@ 0x44
 8001290:	ee17 0a90 	vmov	r0, s15
 8001294:	f001 f8da 	bl	800244c <setSpin>
		    	break;
 8001298:	e023      	b.n	80012e2 <HAL_UARTEx_RxEventCallback+0x23a>
		    case 'F':
		    	setSpin((int)uint8_to_float(rxDataBT+1,0), 'F');
 800129a:	4b2d      	ldr	r3, [pc, #180]	@ (8001350 <HAL_UARTEx_RxEventCallback+0x2a8>)
 800129c:	2100      	movs	r1, #0
 800129e:	4618      	mov	r0, r3
 80012a0:	f000 fb62 	bl	8001968 <uint8_to_float>
 80012a4:	eef0 7a40 	vmov.f32	s15, s0
 80012a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012ac:	2146      	movs	r1, #70	@ 0x46
 80012ae:	ee17 0a90 	vmov	r0, s15
 80012b2:	f001 f8cb 	bl	800244c <setSpin>
		    	break;
 80012b6:	e014      	b.n	80012e2 <HAL_UARTEx_RxEventCallback+0x23a>
		    case 'S':
		    	setSpin((int)uint8_to_float(rxDataBT+1,0), 'S');
 80012b8:	4b25      	ldr	r3, [pc, #148]	@ (8001350 <HAL_UARTEx_RxEventCallback+0x2a8>)
 80012ba:	2100      	movs	r1, #0
 80012bc:	4618      	mov	r0, r3
 80012be:	f000 fb53 	bl	8001968 <uint8_to_float>
 80012c2:	eef0 7a40 	vmov.f32	s15, s0
 80012c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012ca:	2153      	movs	r1, #83	@ 0x53
 80012cc:	ee17 0a90 	vmov	r0, s15
 80012d0:	f001 f8bc 	bl	800244c <setSpin>
		    	break;
 80012d4:	e005      	b.n	80012e2 <HAL_UARTEx_RxEventCallback+0x23a>
		    case 'k':
		    	mode=-1;
 80012d6:	4b21      	ldr	r3, [pc, #132]	@ (800135c <HAL_UARTEx_RxEventCallback+0x2b4>)
 80012d8:	f04f 32ff 	mov.w	r2, #4294967295
 80012dc:	601a      	str	r2, [r3, #0]
		    	break;
 80012de:	e000      	b.n	80012e2 <HAL_UARTEx_RxEventCallback+0x23a>
		    default:
		        // Handle unexpected cases
		        break;
 80012e0:	bf00      	nop
				rpmLeft=centralSpeed;
				rpmRight=centralSpeed;

			}*/

		uint8_t message[]="Order Received!";
 80012e2:	4b23      	ldr	r3, [pc, #140]	@ (8001370 <HAL_UARTEx_RxEventCallback+0x2c8>)
 80012e4:	f107 040c 	add.w	r4, r7, #12
 80012e8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012ea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		//float_to_uint8_arry(message,pulseLeft,0);
		//float_to_uint8_arry(message+4,pulseRight,0);
		HAL_UART_Transmit_DMA(&huart5, message, sizeof message);
 80012ee:	f107 030c 	add.w	r3, r7, #12
 80012f2:	2210      	movs	r2, #16
 80012f4:	4619      	mov	r1, r3
 80012f6:	4814      	ldr	r0, [pc, #80]	@ (8001348 <HAL_UARTEx_RxEventCallback+0x2a0>)
 80012f8:	f005 fbca 	bl	8006a90 <HAL_UART_Transmit_DMA>
		memset(rxDataBT,0,sizeof rxDataBT);
 80012fc:	2232      	movs	r2, #50	@ 0x32
 80012fe:	2100      	movs	r1, #0
 8001300:	4812      	ldr	r0, [pc, #72]	@ (800134c <HAL_UARTEx_RxEventCallback+0x2a4>)
 8001302:	f006 ff3b 	bl	800817c <memset>
		rxDataBT[0]=0;
 8001306:	4b11      	ldr	r3, [pc, #68]	@ (800134c <HAL_UARTEx_RxEventCallback+0x2a4>)
 8001308:	2200      	movs	r2, #0
 800130a:	701a      	strb	r2, [r3, #0]
		leftError=0;rightError=0;error_last_left = 0;error_before_left= 0;error_last_right = 0;error_before_right = 0;
 800130c:	4b19      	ldr	r3, [pc, #100]	@ (8001374 <HAL_UARTEx_RxEventCallback+0x2cc>)
 800130e:	f04f 0200 	mov.w	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	4b18      	ldr	r3, [pc, #96]	@ (8001378 <HAL_UARTEx_RxEventCallback+0x2d0>)
 8001316:	f04f 0200 	mov.w	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	4b17      	ldr	r3, [pc, #92]	@ (800137c <HAL_UARTEx_RxEventCallback+0x2d4>)
 800131e:	f04f 0200 	mov.w	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	4b16      	ldr	r3, [pc, #88]	@ (8001380 <HAL_UARTEx_RxEventCallback+0x2d8>)
 8001326:	f04f 0200 	mov.w	r2, #0
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	4b15      	ldr	r3, [pc, #84]	@ (8001384 <HAL_UARTEx_RxEventCallback+0x2dc>)
 800132e:	f04f 0200 	mov.w	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	4b14      	ldr	r3, [pc, #80]	@ (8001388 <HAL_UARTEx_RxEventCallback+0x2e0>)
 8001336:	f04f 0200 	mov.w	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart5, rxDataBT, sizeof rxDataBT);
 800133c:	2232      	movs	r2, #50	@ 0x32
 800133e:	4903      	ldr	r1, [pc, #12]	@ (800134c <HAL_UARTEx_RxEventCallback+0x2a4>)
 8001340:	4801      	ldr	r0, [pc, #4]	@ (8001348 <HAL_UARTEx_RxEventCallback+0x2a0>)
 8001342:	f005 fc15 	bl	8006b70 <HAL_UARTEx_ReceiveToIdle_DMA>
		memset(rxDataOp,0,sizeof rxDataOp);
		}
		HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rxDataOp, sizeof rxDataOp);
	}

}
 8001346:	e1b5      	b.n	80016b4 <HAL_UARTEx_RxEventCallback+0x60c>
 8001348:	200006c4 	.word	0x200006c4
 800134c:	20000320 	.word	0x20000320
 8001350:	20000321 	.word	0x20000321
 8001354:	20000314 	.word	0x20000314
 8001358:	20000310 	.word	0x20000310
 800135c:	20000390 	.word	0x20000390
 8001360:	20000354 	.word	0x20000354
 8001364:	20000318 	.word	0x20000318
 8001368:	2000031c 	.word	0x2000031c
 800136c:	20000394 	.word	0x20000394
 8001370:	080081f8 	.word	0x080081f8
 8001374:	200000e0 	.word	0x200000e0
 8001378:	200000e4 	.word	0x200000e4
 800137c:	200000e8 	.word	0x200000e8
 8001380:	200000ec 	.word	0x200000ec
 8001384:	200000f0 	.word	0x200000f0
 8001388:	200000f4 	.word	0x200000f4
	}else if (huart==&huart4){
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	4ab0      	ldr	r2, [pc, #704]	@ (8001650 <HAL_UARTEx_RxEventCallback+0x5a8>)
 8001390:	4293      	cmp	r3, r2
 8001392:	f040 818f 	bne.w	80016b4 <HAL_UARTEx_RxEventCallback+0x60c>
		if (mode==-1){
 8001396:	4baf      	ldr	r3, [pc, #700]	@ (8001654 <HAL_UARTEx_RxEventCallback+0x5ac>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800139e:	f040 80bc 	bne.w	800151a <HAL_UARTEx_RxEventCallback+0x472>
			switch (rxDataOp[0]) {
 80013a2:	4bad      	ldr	r3, [pc, #692]	@ (8001658 <HAL_UARTEx_RxEventCallback+0x5b0>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	3b53      	subs	r3, #83	@ 0x53
 80013a8:	2b26      	cmp	r3, #38	@ 0x26
 80013aa:	f200 80a0 	bhi.w	80014ee <HAL_UARTEx_RxEventCallback+0x446>
 80013ae:	a201      	add	r2, pc, #4	@ (adr r2, 80013b4 <HAL_UARTEx_RxEventCallback+0x30c>)
 80013b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013b4:	08001451 	.word	0x08001451
 80013b8:	080014ef 	.word	0x080014ef
 80013bc:	080014ef 	.word	0x080014ef
 80013c0:	080014ef 	.word	0x080014ef
 80013c4:	080014ef 	.word	0x080014ef
 80013c8:	080014ef 	.word	0x080014ef
 80013cc:	080014ef 	.word	0x080014ef
 80013d0:	080014ef 	.word	0x080014ef
 80013d4:	080014ef 	.word	0x080014ef
 80013d8:	080014ef 	.word	0x080014ef
 80013dc:	080014ef 	.word	0x080014ef
 80013e0:	080014ef 	.word	0x080014ef
 80013e4:	080014ef 	.word	0x080014ef
 80013e8:	080014ef 	.word	0x080014ef
 80013ec:	080014ef 	.word	0x080014ef
 80013f0:	080014ef 	.word	0x080014ef
 80013f4:	080014ef 	.word	0x080014ef
 80013f8:	080014ef 	.word	0x080014ef
 80013fc:	080014ef 	.word	0x080014ef
 8001400:	080014ef 	.word	0x080014ef
 8001404:	080014ef 	.word	0x080014ef
 8001408:	080014ef 	.word	0x080014ef
 800140c:	080014ef 	.word	0x080014ef
 8001410:	080014ef 	.word	0x080014ef
 8001414:	080014ef 	.word	0x080014ef
 8001418:	080014ef 	.word	0x080014ef
 800141c:	080014ef 	.word	0x080014ef
 8001420:	080014ef 	.word	0x080014ef
 8001424:	080014ef 	.word	0x080014ef
 8001428:	080014ef 	.word	0x080014ef
 800142c:	080014ef 	.word	0x080014ef
 8001430:	080014ef 	.word	0x080014ef
 8001434:	080014bb 	.word	0x080014bb
 8001438:	080014ef 	.word	0x080014ef
 800143c:	080014ef 	.word	0x080014ef
 8001440:	080014ef 	.word	0x080014ef
 8001444:	08001487 	.word	0x08001487
 8001448:	08001465 	.word	0x08001465
 800144c:	08001477 	.word	0x08001477
				   setDirection('a');
 8001450:	2061      	movs	r0, #97	@ 0x61
 8001452:	f000 ff91 	bl	8002378 <setDirection>
				   rpmLeft = 20;
 8001456:	4b81      	ldr	r3, [pc, #516]	@ (800165c <HAL_UARTEx_RxEventCallback+0x5b4>)
 8001458:	4a81      	ldr	r2, [pc, #516]	@ (8001660 <HAL_UARTEx_RxEventCallback+0x5b8>)
 800145a:	601a      	str	r2, [r3, #0]
				   rpmRight = 20;
 800145c:	4b81      	ldr	r3, [pc, #516]	@ (8001664 <HAL_UARTEx_RxEventCallback+0x5bc>)
 800145e:	4a80      	ldr	r2, [pc, #512]	@ (8001660 <HAL_UARTEx_RxEventCallback+0x5b8>)
 8001460:	601a      	str	r2, [r3, #0]
				   break;
 8001462:	e049      	b.n	80014f8 <HAL_UARTEx_RxEventCallback+0x450>
				   rpmLeft=0;
 8001464:	4b7d      	ldr	r3, [pc, #500]	@ (800165c <HAL_UARTEx_RxEventCallback+0x5b4>)
 8001466:	f04f 0200 	mov.w	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
				   rpmRight=0;
 800146c:	4b7d      	ldr	r3, [pc, #500]	@ (8001664 <HAL_UARTEx_RxEventCallback+0x5bc>)
 800146e:	f04f 0200 	mov.w	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
				   break;
 8001474:	e040      	b.n	80014f8 <HAL_UARTEx_RxEventCallback+0x450>
				   craw_state=1;
 8001476:	4b7c      	ldr	r3, [pc, #496]	@ (8001668 <HAL_UARTEx_RxEventCallback+0x5c0>)
 8001478:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800147c:	601a      	str	r2, [r3, #0]
				   mode=1;
 800147e:	4b75      	ldr	r3, [pc, #468]	@ (8001654 <HAL_UARTEx_RxEventCallback+0x5ac>)
 8001480:	2201      	movs	r2, #1
 8001482:	601a      	str	r2, [r3, #0]
				   break;
 8001484:	e038      	b.n	80014f8 <HAL_UARTEx_RxEventCallback+0x450>
				   if (currentRpm_left==0&&currentRpm_right==0){
 8001486:	4b79      	ldr	r3, [pc, #484]	@ (800166c <HAL_UARTEx_RxEventCallback+0x5c4>)
 8001488:	edd3 7a00 	vldr	s15, [r3]
 800148c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001494:	d12d      	bne.n	80014f2 <HAL_UARTEx_RxEventCallback+0x44a>
 8001496:	4b76      	ldr	r3, [pc, #472]	@ (8001670 <HAL_UARTEx_RxEventCallback+0x5c8>)
 8001498:	edd3 7a00 	vldr	s15, [r3]
 800149c:	eef5 7a40 	vcmp.f32	s15, #0.0
 80014a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014a4:	d125      	bne.n	80014f2 <HAL_UARTEx_RxEventCallback+0x44a>
				   setDirection('w');
 80014a6:	2077      	movs	r0, #119	@ 0x77
 80014a8:	f000 ff66 	bl	8002378 <setDirection>
				   rpmLeft = 20;
 80014ac:	4b6b      	ldr	r3, [pc, #428]	@ (800165c <HAL_UARTEx_RxEventCallback+0x5b4>)
 80014ae:	4a6c      	ldr	r2, [pc, #432]	@ (8001660 <HAL_UARTEx_RxEventCallback+0x5b8>)
 80014b0:	601a      	str	r2, [r3, #0]
				   rpmRight = 20;}
 80014b2:	4b6c      	ldr	r3, [pc, #432]	@ (8001664 <HAL_UARTEx_RxEventCallback+0x5bc>)
 80014b4:	4a6a      	ldr	r2, [pc, #424]	@ (8001660 <HAL_UARTEx_RxEventCallback+0x5b8>)
 80014b6:	601a      	str	r2, [r3, #0]
				   break;
 80014b8:	e01b      	b.n	80014f2 <HAL_UARTEx_RxEventCallback+0x44a>
				   if (currentRpm_left==0&&currentRpm_right==0){
 80014ba:	4b6c      	ldr	r3, [pc, #432]	@ (800166c <HAL_UARTEx_RxEventCallback+0x5c4>)
 80014bc:	edd3 7a00 	vldr	s15, [r3]
 80014c0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80014c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c8:	d115      	bne.n	80014f6 <HAL_UARTEx_RxEventCallback+0x44e>
 80014ca:	4b69      	ldr	r3, [pc, #420]	@ (8001670 <HAL_UARTEx_RxEventCallback+0x5c8>)
 80014cc:	edd3 7a00 	vldr	s15, [r3]
 80014d0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80014d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d8:	d10d      	bne.n	80014f6 <HAL_UARTEx_RxEventCallback+0x44e>
					   setDirection('s');
 80014da:	2073      	movs	r0, #115	@ 0x73
 80014dc:	f000 ff4c 	bl	8002378 <setDirection>
					   rpmLeft = 20;
 80014e0:	4b5e      	ldr	r3, [pc, #376]	@ (800165c <HAL_UARTEx_RxEventCallback+0x5b4>)
 80014e2:	4a5f      	ldr	r2, [pc, #380]	@ (8001660 <HAL_UARTEx_RxEventCallback+0x5b8>)
 80014e4:	601a      	str	r2, [r3, #0]
					   rpmRight = 20;}
 80014e6:	4b5f      	ldr	r3, [pc, #380]	@ (8001664 <HAL_UARTEx_RxEventCallback+0x5bc>)
 80014e8:	4a5d      	ldr	r2, [pc, #372]	@ (8001660 <HAL_UARTEx_RxEventCallback+0x5b8>)
 80014ea:	601a      	str	r2, [r3, #0]
				   break;
 80014ec:	e003      	b.n	80014f6 <HAL_UARTEx_RxEventCallback+0x44e>
				   break;
 80014ee:	bf00      	nop
 80014f0:	e002      	b.n	80014f8 <HAL_UARTEx_RxEventCallback+0x450>
				   break;
 80014f2:	bf00      	nop
 80014f4:	e000      	b.n	80014f8 <HAL_UARTEx_RxEventCallback+0x450>
				   break;
 80014f6:	bf00      	nop
			uint8_t mess[1]={};
 80014f8:	2300      	movs	r3, #0
 80014fa:	723b      	strb	r3, [r7, #8]
			mess[0]=rxDataOp[0];
 80014fc:	4b56      	ldr	r3, [pc, #344]	@ (8001658 <HAL_UARTEx_RxEventCallback+0x5b0>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	723b      	strb	r3, [r7, #8]
			HAL_UART_Transmit_DMA(&huart5, mess, 1);
 8001502:	f107 0308 	add.w	r3, r7, #8
 8001506:	2201      	movs	r2, #1
 8001508:	4619      	mov	r1, r3
 800150a:	485a      	ldr	r0, [pc, #360]	@ (8001674 <HAL_UARTEx_RxEventCallback+0x5cc>)
 800150c:	f005 fac0 	bl	8006a90 <HAL_UART_Transmit_DMA>
			memset(rxDataOp,0,sizeof rxDataOp);
 8001510:	221e      	movs	r2, #30
 8001512:	2100      	movs	r1, #0
 8001514:	4850      	ldr	r0, [pc, #320]	@ (8001658 <HAL_UARTEx_RxEventCallback+0x5b0>)
 8001516:	f006 fe31 	bl	800817c <memset>
		if (mode==1&&(currentRpm_left>=10||currentRpm_right>=10)){
 800151a:	4b4e      	ldr	r3, [pc, #312]	@ (8001654 <HAL_UARTEx_RxEventCallback+0x5ac>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	2b01      	cmp	r3, #1
 8001520:	f040 80c3 	bne.w	80016aa <HAL_UARTEx_RxEventCallback+0x602>
 8001524:	4b51      	ldr	r3, [pc, #324]	@ (800166c <HAL_UARTEx_RxEventCallback+0x5c4>)
 8001526:	edd3 7a00 	vldr	s15, [r3]
 800152a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800152e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001536:	da0a      	bge.n	800154e <HAL_UARTEx_RxEventCallback+0x4a6>
 8001538:	4b4d      	ldr	r3, [pc, #308]	@ (8001670 <HAL_UARTEx_RxEventCallback+0x5c8>)
 800153a:	edd3 7a00 	vldr	s15, [r3]
 800153e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001542:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800154a:	f2c0 80ae 	blt.w	80016aa <HAL_UARTEx_RxEventCallback+0x602>
		int i=0;
 800154e:	2300      	movs	r3, #0
 8001550:	61fb      	str	r3, [r7, #28]
		for(;i < sizeof rxDataOp;i++){
 8001552:	e008      	b.n	8001566 <HAL_UARTEx_RxEventCallback+0x4be>
			if(rxDataOp[i]=='x'){
 8001554:	4a40      	ldr	r2, [pc, #256]	@ (8001658 <HAL_UARTEx_RxEventCallback+0x5b0>)
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	4413      	add	r3, r2
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	2b78      	cmp	r3, #120	@ 0x78
 800155e:	d006      	beq.n	800156e <HAL_UARTEx_RxEventCallback+0x4c6>
		for(;i < sizeof rxDataOp;i++){
 8001560:	69fb      	ldr	r3, [r7, #28]
 8001562:	3301      	adds	r3, #1
 8001564:	61fb      	str	r3, [r7, #28]
 8001566:	69fb      	ldr	r3, [r7, #28]
 8001568:	2b1d      	cmp	r3, #29
 800156a:	d9f3      	bls.n	8001554 <HAL_UARTEx_RxEventCallback+0x4ac>
 800156c:	e000      	b.n	8001570 <HAL_UARTEx_RxEventCallback+0x4c8>
				break;
 800156e:	bf00      	nop
		deriSpeed=uint8_to_float(rxDataOp+i+1,0);
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	3301      	adds	r3, #1
 8001574:	4a38      	ldr	r2, [pc, #224]	@ (8001658 <HAL_UARTEx_RxEventCallback+0x5b0>)
 8001576:	4413      	add	r3, r2
 8001578:	2100      	movs	r1, #0
 800157a:	4618      	mov	r0, r3
 800157c:	f000 f9f4 	bl	8001968 <uint8_to_float>
 8001580:	eef0 7a40 	vmov.f32	s15, s0
 8001584:	4b3c      	ldr	r3, [pc, #240]	@ (8001678 <HAL_UARTEx_RxEventCallback+0x5d0>)
 8001586:	edc3 7a00 	vstr	s15, [r3]
		if (deriSpeed>centralSpeed){
 800158a:	4b3b      	ldr	r3, [pc, #236]	@ (8001678 <HAL_UARTEx_RxEventCallback+0x5d0>)
 800158c:	ed93 7a00 	vldr	s14, [r3]
 8001590:	4b3a      	ldr	r3, [pc, #232]	@ (800167c <HAL_UARTEx_RxEventCallback+0x5d4>)
 8001592:	edd3 7a00 	vldr	s15, [r3]
 8001596:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800159a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800159e:	dd04      	ble.n	80015aa <HAL_UARTEx_RxEventCallback+0x502>
			deriSpeed=centralSpeed;
 80015a0:	4b36      	ldr	r3, [pc, #216]	@ (800167c <HAL_UARTEx_RxEventCallback+0x5d4>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a34      	ldr	r2, [pc, #208]	@ (8001678 <HAL_UARTEx_RxEventCallback+0x5d0>)
 80015a6:	6013      	str	r3, [r2, #0]
 80015a8:	e014      	b.n	80015d4 <HAL_UARTEx_RxEventCallback+0x52c>
		}else if (deriSpeed<-centralSpeed){
 80015aa:	4b34      	ldr	r3, [pc, #208]	@ (800167c <HAL_UARTEx_RxEventCallback+0x5d4>)
 80015ac:	edd3 7a00 	vldr	s15, [r3]
 80015b0:	eeb1 7a67 	vneg.f32	s14, s15
 80015b4:	4b30      	ldr	r3, [pc, #192]	@ (8001678 <HAL_UARTEx_RxEventCallback+0x5d0>)
 80015b6:	edd3 7a00 	vldr	s15, [r3]
 80015ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c2:	dd07      	ble.n	80015d4 <HAL_UARTEx_RxEventCallback+0x52c>
			deriSpeed=-centralSpeed;
 80015c4:	4b2d      	ldr	r3, [pc, #180]	@ (800167c <HAL_UARTEx_RxEventCallback+0x5d4>)
 80015c6:	edd3 7a00 	vldr	s15, [r3]
 80015ca:	eef1 7a67 	vneg.f32	s15, s15
 80015ce:	4b2a      	ldr	r3, [pc, #168]	@ (8001678 <HAL_UARTEx_RxEventCallback+0x5d0>)
 80015d0:	edc3 7a00 	vstr	s15, [r3]
		rpmLeft=centralSpeed+deriSpeed;
 80015d4:	4b29      	ldr	r3, [pc, #164]	@ (800167c <HAL_UARTEx_RxEventCallback+0x5d4>)
 80015d6:	ed93 7a00 	vldr	s14, [r3]
 80015da:	4b27      	ldr	r3, [pc, #156]	@ (8001678 <HAL_UARTEx_RxEventCallback+0x5d0>)
 80015dc:	edd3 7a00 	vldr	s15, [r3]
 80015e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015e4:	4b1d      	ldr	r3, [pc, #116]	@ (800165c <HAL_UARTEx_RxEventCallback+0x5b4>)
 80015e6:	edc3 7a00 	vstr	s15, [r3]
		rpmRight=centralSpeed-deriSpeed;
 80015ea:	4b24      	ldr	r3, [pc, #144]	@ (800167c <HAL_UARTEx_RxEventCallback+0x5d4>)
 80015ec:	ed93 7a00 	vldr	s14, [r3]
 80015f0:	4b21      	ldr	r3, [pc, #132]	@ (8001678 <HAL_UARTEx_RxEventCallback+0x5d0>)
 80015f2:	edd3 7a00 	vldr	s15, [r3]
 80015f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001664 <HAL_UARTEx_RxEventCallback+0x5bc>)
 80015fc:	edc3 7a00 	vstr	s15, [r3]
		if (rpmLeft>250  ){
 8001600:	4b16      	ldr	r3, [pc, #88]	@ (800165c <HAL_UARTEx_RxEventCallback+0x5b4>)
 8001602:	edd3 7a00 	vldr	s15, [r3]
 8001606:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001680 <HAL_UARTEx_RxEventCallback+0x5d8>
 800160a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800160e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001612:	dd03      	ble.n	800161c <HAL_UARTEx_RxEventCallback+0x574>
			rpmLeft=250;
 8001614:	4b11      	ldr	r3, [pc, #68]	@ (800165c <HAL_UARTEx_RxEventCallback+0x5b4>)
 8001616:	4a1b      	ldr	r2, [pc, #108]	@ (8001684 <HAL_UARTEx_RxEventCallback+0x5dc>)
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	e00b      	b.n	8001634 <HAL_UARTEx_RxEventCallback+0x58c>
		}else if (rpmLeft<0){
 800161c:	4b0f      	ldr	r3, [pc, #60]	@ (800165c <HAL_UARTEx_RxEventCallback+0x5b4>)
 800161e:	edd3 7a00 	vldr	s15, [r3]
 8001622:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800162a:	d503      	bpl.n	8001634 <HAL_UARTEx_RxEventCallback+0x58c>
			rpmLeft=0;
 800162c:	4b0b      	ldr	r3, [pc, #44]	@ (800165c <HAL_UARTEx_RxEventCallback+0x5b4>)
 800162e:	f04f 0200 	mov.w	r2, #0
 8001632:	601a      	str	r2, [r3, #0]
		if (rpmRight>250  ){
 8001634:	4b0b      	ldr	r3, [pc, #44]	@ (8001664 <HAL_UARTEx_RxEventCallback+0x5bc>)
 8001636:	edd3 7a00 	vldr	s15, [r3]
 800163a:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001680 <HAL_UARTEx_RxEventCallback+0x5d8>
 800163e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001646:	dd1f      	ble.n	8001688 <HAL_UARTEx_RxEventCallback+0x5e0>
			rpmRight=250;
 8001648:	4b06      	ldr	r3, [pc, #24]	@ (8001664 <HAL_UARTEx_RxEventCallback+0x5bc>)
 800164a:	4a0e      	ldr	r2, [pc, #56]	@ (8001684 <HAL_UARTEx_RxEventCallback+0x5dc>)
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	e027      	b.n	80016a0 <HAL_UARTEx_RxEventCallback+0x5f8>
 8001650:	2000067c 	.word	0x2000067c
 8001654:	20000390 	.word	0x20000390
 8001658:	20000354 	.word	0x20000354
 800165c:	20000314 	.word	0x20000314
 8001660:	41a00000 	.word	0x41a00000
 8001664:	20000310 	.word	0x20000310
 8001668:	20000394 	.word	0x20000394
 800166c:	200002f8 	.word	0x200002f8
 8001670:	200002fc 	.word	0x200002fc
 8001674:	200006c4 	.word	0x200006c4
 8001678:	20000318 	.word	0x20000318
 800167c:	2000031c 	.word	0x2000031c
 8001680:	437a0000 	.word	0x437a0000
 8001684:	437a0000 	.word	0x437a0000
		}else if (rpmRight<0){
 8001688:	4b0c      	ldr	r3, [pc, #48]	@ (80016bc <HAL_UARTEx_RxEventCallback+0x614>)
 800168a:	edd3 7a00 	vldr	s15, [r3]
 800168e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001696:	d503      	bpl.n	80016a0 <HAL_UARTEx_RxEventCallback+0x5f8>
			rpmRight=0;
 8001698:	4b08      	ldr	r3, [pc, #32]	@ (80016bc <HAL_UARTEx_RxEventCallback+0x614>)
 800169a:	f04f 0200 	mov.w	r2, #0
 800169e:	601a      	str	r2, [r3, #0]
		memset(rxDataOp,0,sizeof rxDataOp);
 80016a0:	221e      	movs	r2, #30
 80016a2:	2100      	movs	r1, #0
 80016a4:	4806      	ldr	r0, [pc, #24]	@ (80016c0 <HAL_UARTEx_RxEventCallback+0x618>)
 80016a6:	f006 fd69 	bl	800817c <memset>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rxDataOp, sizeof rxDataOp);
 80016aa:	221e      	movs	r2, #30
 80016ac:	4904      	ldr	r1, [pc, #16]	@ (80016c0 <HAL_UARTEx_RxEventCallback+0x618>)
 80016ae:	4805      	ldr	r0, [pc, #20]	@ (80016c4 <HAL_UARTEx_RxEventCallback+0x61c>)
 80016b0:	f005 fa5e 	bl	8006b70 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80016b4:	bf00      	nop
 80016b6:	3724      	adds	r7, #36	@ 0x24
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd90      	pop	{r4, r7, pc}
 80016bc:	20000310 	.word	0x20000310
 80016c0:	20000354 	.word	0x20000354
 80016c4:	2000067c 	.word	0x2000067c

080016c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016ce:	2300      	movs	r3, #0
 80016d0:	607b      	str	r3, [r7, #4]
 80016d2:	4b18      	ldr	r3, [pc, #96]	@ (8001734 <MX_DMA_Init+0x6c>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d6:	4a17      	ldr	r2, [pc, #92]	@ (8001734 <MX_DMA_Init+0x6c>)
 80016d8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80016dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016de:	4b15      	ldr	r3, [pc, #84]	@ (8001734 <MX_DMA_Init+0x6c>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016e6:	607b      	str	r3, [r7, #4]
 80016e8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80016ea:	2200      	movs	r2, #0
 80016ec:	2100      	movs	r1, #0
 80016ee:	200b      	movs	r0, #11
 80016f0:	f002 fcaf 	bl	8004052 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80016f4:	200b      	movs	r0, #11
 80016f6:	f002 fcc8 	bl	800408a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80016fa:	2200      	movs	r2, #0
 80016fc:	2100      	movs	r1, #0
 80016fe:	200d      	movs	r0, #13
 8001700:	f002 fca7 	bl	8004052 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001704:	200d      	movs	r0, #13
 8001706:	f002 fcc0 	bl	800408a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800170a:	2200      	movs	r2, #0
 800170c:	2100      	movs	r1, #0
 800170e:	200f      	movs	r0, #15
 8001710:	f002 fc9f 	bl	8004052 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001714:	200f      	movs	r0, #15
 8001716:	f002 fcb8 	bl	800408a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 800171a:	2200      	movs	r2, #0
 800171c:	2100      	movs	r1, #0
 800171e:	202f      	movs	r0, #47	@ 0x2f
 8001720:	f002 fc97 	bl	8004052 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001724:	202f      	movs	r0, #47	@ 0x2f
 8001726:	f002 fcb0 	bl	800408a <HAL_NVIC_EnableIRQ>

}
 800172a:	bf00      	nop
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	40023800 	.word	0x40023800

08001738 <float_to_uint8_arry>:
 *
 *  Created on: Jul 24, 2024
 *      Author: 25138
 */
#include "float_uint8.h"
int float_to_uint8_arry(uint8_t* u8Arry, float floatdata, int precision) {//floatuint8_t
 8001738:	b590      	push	{r4, r7, lr}
 800173a:	b08d      	sub	sp, #52	@ 0x34
 800173c:	af00      	add	r7, sp, #0
 800173e:	60f8      	str	r0, [r7, #12]
 8001740:	ed87 0a02 	vstr	s0, [r7, #8]
 8001744:	6079      	str	r1, [r7, #4]
	int points = 0;
 8001746:	2300      	movs	r3, #0
 8001748:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int apoints = 0;
 800174a:	2300      	movs	r3, #0
 800174c:	62bb      	str	r3, [r7, #40]	@ 0x28
	float data1 = 0;
 800174e:	f04f 0300 	mov.w	r3, #0
 8001752:	627b      	str	r3, [r7, #36]	@ 0x24
	float data2=0;
 8001754:	f04f 0300 	mov.w	r3, #0
 8001758:	623b      	str	r3, [r7, #32]
	int if_neg=0;
 800175a:	2300      	movs	r3, #0
 800175c:	61fb      	str	r3, [r7, #28]
	if(floatdata<0){
 800175e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001762:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800176a:	d511      	bpl.n	8001790 <float_to_uint8_arry+0x58>
			u8Arry[0]=0;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	2200      	movs	r2, #0
 8001770:	701a      	strb	r2, [r3, #0]
			data1=-floatdata;
 8001772:	edd7 7a02 	vldr	s15, [r7, #8]
 8001776:	eef1 7a67 	vneg.f32	s15, s15
 800177a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
			data2=-floatdata;
 800177e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001782:	eef1 7a67 	vneg.f32	s15, s15
 8001786:	edc7 7a08 	vstr	s15, [r7, #32]
			if_neg=1;
 800178a:	2301      	movs	r3, #1
 800178c:	61fb      	str	r3, [r7, #28]
 800178e:	e00f      	b.n	80017b0 <float_to_uint8_arry+0x78>
		}
	else{
		data1=floatdata;
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	627b      	str	r3, [r7, #36]	@ 0x24
		data2=floatdata;
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	623b      	str	r3, [r7, #32]
	}
	for (; data1 >= 1; points++) {
 8001798:	e00a      	b.n	80017b0 <float_to_uint8_arry+0x78>
		data1 /= 10;
 800179a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800179e:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80017a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017a6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	for (; data1 >= 1; points++) {
 80017aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017ac:	3301      	adds	r3, #1
 80017ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017b0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80017b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80017b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c0:	daeb      	bge.n	800179a <float_to_uint8_arry+0x62>
	}
	if (points == 0) {
 80017c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d103      	bne.n	80017d0 <float_to_uint8_arry+0x98>
		points = 1;
 80017c8:	2301      	movs	r3, #1
 80017ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
		apoints = 1;
 80017cc:	2301      	movs	r3, #1
 80017ce:	62bb      	str	r3, [r7, #40]	@ 0x28
	}
	for (int i = 0; i < precision; i++) {
 80017d0:	2300      	movs	r3, #0
 80017d2:	61bb      	str	r3, [r7, #24]
 80017d4:	e00a      	b.n	80017ec <float_to_uint8_arry+0xb4>
		data2 *= 10;
 80017d6:	edd7 7a08 	vldr	s15, [r7, #32]
 80017da:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80017de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017e2:	edc7 7a08 	vstr	s15, [r7, #32]
	for (int i = 0; i < precision; i++) {
 80017e6:	69bb      	ldr	r3, [r7, #24]
 80017e8:	3301      	adds	r3, #1
 80017ea:	61bb      	str	r3, [r7, #24]
 80017ec:	69ba      	ldr	r2, [r7, #24]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	dbf0      	blt.n	80017d6 <float_to_uint8_arry+0x9e>
	}
	for (int i = 0; i < points + precision + 1; i++) {
 80017f4:	2300      	movs	r3, #0
 80017f6:	617b      	str	r3, [r7, #20]
 80017f8:	e088      	b.n	800190c <float_to_uint8_arry+0x1d4>
		if (i != precision) {
 80017fa:	697a      	ldr	r2, [r7, #20]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	429a      	cmp	r2, r3
 8001800:	d079      	beq.n	80018f6 <float_to_uint8_arry+0x1be>
			if (i == 0) {
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d13e      	bne.n	8001886 <float_to_uint8_arry+0x14e>
				u8Arry[points + precision +if_neg - i] = (uint8_t)((floor(fmod(data2, 10) + 0.5)) + '0');
 8001808:	6a38      	ldr	r0, [r7, #32]
 800180a:	f7fe fe41 	bl	8000490 <__aeabi_f2d>
 800180e:	4602      	mov	r2, r0
 8001810:	460b      	mov	r3, r1
 8001812:	ed9f 1b51 	vldr	d1, [pc, #324]	@ 8001958 <float_to_uint8_arry+0x220>
 8001816:	ec43 2b10 	vmov	d0, r2, r3
 800181a:	f006 faf9 	bl	8007e10 <fmod>
 800181e:	ec51 0b10 	vmov	r0, r1, d0
 8001822:	f04f 0200 	mov.w	r2, #0
 8001826:	4b4e      	ldr	r3, [pc, #312]	@ (8001960 <float_to_uint8_arry+0x228>)
 8001828:	f7fe fcd4 	bl	80001d4 <__adddf3>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	ec43 2b17 	vmov	d7, r2, r3
 8001834:	eeb0 0a47 	vmov.f32	s0, s14
 8001838:	eef0 0a67 	vmov.f32	s1, s15
 800183c:	f006 fb18 	bl	8007e70 <floor>
 8001840:	ec51 0b10 	vmov	r0, r1, d0
 8001844:	f04f 0200 	mov.w	r2, #0
 8001848:	4b46      	ldr	r3, [pc, #280]	@ (8001964 <float_to_uint8_arry+0x22c>)
 800184a:	f7fe fcc3 	bl	80001d4 <__adddf3>
 800184e:	4602      	mov	r2, r0
 8001850:	460b      	mov	r3, r1
 8001852:	4610      	mov	r0, r2
 8001854:	4619      	mov	r1, r3
 8001856:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	441a      	add	r2, r3
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	441a      	add	r2, r3
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	461a      	mov	r2, r3
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	189c      	adds	r4, r3, r2
 800186a:	f7ff f919 	bl	8000aa0 <__aeabi_d2uiz>
 800186e:	4603      	mov	r3, r0
 8001870:	b2db      	uxtb	r3, r3
 8001872:	7023      	strb	r3, [r4, #0]
				data2 /= 10;
 8001874:	ed97 7a08 	vldr	s14, [r7, #32]
 8001878:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800187c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001880:	edc7 7a08 	vstr	s15, [r7, #32]
 8001884:	e03f      	b.n	8001906 <float_to_uint8_arry+0x1ce>
			}
			else {
				u8Arry[points + precision +if_neg - i] = (uint8_t)((floor(fmod(data2, 10))) + '0');
 8001886:	6a38      	ldr	r0, [r7, #32]
 8001888:	f7fe fe02 	bl	8000490 <__aeabi_f2d>
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	ed9f 1b31 	vldr	d1, [pc, #196]	@ 8001958 <float_to_uint8_arry+0x220>
 8001894:	ec43 2b10 	vmov	d0, r2, r3
 8001898:	f006 faba 	bl	8007e10 <fmod>
 800189c:	eeb0 7a40 	vmov.f32	s14, s0
 80018a0:	eef0 7a60 	vmov.f32	s15, s1
 80018a4:	eeb0 0a47 	vmov.f32	s0, s14
 80018a8:	eef0 0a67 	vmov.f32	s1, s15
 80018ac:	f006 fae0 	bl	8007e70 <floor>
 80018b0:	ec51 0b10 	vmov	r0, r1, d0
 80018b4:	f04f 0200 	mov.w	r2, #0
 80018b8:	4b2a      	ldr	r3, [pc, #168]	@ (8001964 <float_to_uint8_arry+0x22c>)
 80018ba:	f7fe fc8b 	bl	80001d4 <__adddf3>
 80018be:	4602      	mov	r2, r0
 80018c0:	460b      	mov	r3, r1
 80018c2:	4610      	mov	r0, r2
 80018c4:	4619      	mov	r1, r3
 80018c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	441a      	add	r2, r3
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	441a      	add	r2, r3
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	461a      	mov	r2, r3
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	189c      	adds	r4, r3, r2
 80018da:	f7ff f8e1 	bl	8000aa0 <__aeabi_d2uiz>
 80018de:	4603      	mov	r3, r0
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	7023      	strb	r3, [r4, #0]
				data2 /= 10;
 80018e4:	ed97 7a08 	vldr	s14, [r7, #32]
 80018e8:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80018ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018f0:	edc7 7a08 	vstr	s15, [r7, #32]
 80018f4:	e007      	b.n	8001906 <float_to_uint8_arry+0x1ce>
			}
		}
		else if(precision!=0){
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d004      	beq.n	8001906 <float_to_uint8_arry+0x1ce>
			u8Arry[points] = '.';
 80018fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018fe:	68fa      	ldr	r2, [r7, #12]
 8001900:	4413      	add	r3, r2
 8001902:	222e      	movs	r2, #46	@ 0x2e
 8001904:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < points + precision + 1; i++) {
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	3301      	adds	r3, #1
 800190a:	617b      	str	r3, [r7, #20]
 800190c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4413      	add	r3, r2
 8001912:	697a      	ldr	r2, [r7, #20]
 8001914:	429a      	cmp	r2, r3
 8001916:	f77f af70 	ble.w	80017fa <float_to_uint8_arry+0xc2>
		}

	}
	if (apoints == 1) {
 800191a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800191c:	2b01      	cmp	r3, #1
 800191e:	d108      	bne.n	8001932 <float_to_uint8_arry+0x1fa>
		points = 0;
 8001920:	2300      	movs	r3, #0
 8001922:	62fb      	str	r3, [r7, #44]	@ 0x2c
		return points + precision + 2+if_neg;
 8001924:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4413      	add	r3, r2
 800192a:	1c9a      	adds	r2, r3, #2
 800192c:	69fb      	ldr	r3, [r7, #28]
 800192e:	4413      	add	r3, r2
 8001930:	e00d      	b.n	800194e <float_to_uint8_arry+0x216>
	}
	else if(precision==0){
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d105      	bne.n	8001944 <float_to_uint8_arry+0x20c>
		return points + precision + if_neg;
 8001938:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	441a      	add	r2, r3
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	4413      	add	r3, r2
 8001942:	e004      	b.n	800194e <float_to_uint8_arry+0x216>
	}
	else {
		return points + precision + if_neg;
 8001944:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	441a      	add	r2, r3
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	4413      	add	r3, r2
	}

}
 800194e:	4618      	mov	r0, r3
 8001950:	3734      	adds	r7, #52	@ 0x34
 8001952:	46bd      	mov	sp, r7
 8001954:	bd90      	pop	{r4, r7, pc}
 8001956:	bf00      	nop
 8001958:	00000000 	.word	0x00000000
 800195c:	40240000 	.word	0x40240000
 8001960:	3fe00000 	.word	0x3fe00000
 8001964:	40480000 	.word	0x40480000

08001968 <uint8_to_float>:

// Function to convert uint8_t array to float
float uint8_to_float(uint8_t* u8arry, int point_length) {
 8001968:	b480      	push	{r7}
 800196a:	b08b      	sub	sp, #44	@ 0x2c
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
 8001970:	6039      	str	r1, [r7, #0]
	int points = 0;
 8001972:	2300      	movs	r3, #0
 8001974:	627b      	str	r3, [r7, #36]	@ 0x24
	int status = 0;
 8001976:	2300      	movs	r3, #0
 8001978:	623b      	str	r3, [r7, #32]
	int num_length = 0;
 800197a:	2300      	movs	r3, #0
 800197c:	61fb      	str	r3, [r7, #28]
	float number = 0;
 800197e:	f04f 0300 	mov.w	r3, #0
 8001982:	61bb      	str	r3, [r7, #24]
	int if_neg=0;
 8001984:	2300      	movs	r3, #0
 8001986:	617b      	str	r3, [r7, #20]
	if(u8arry[0]=='-'){
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	2b2d      	cmp	r3, #45	@ 0x2d
 800198e:	d119      	bne.n	80019c4 <uint8_to_float+0x5c>
		num_length++;
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	3301      	adds	r3, #1
 8001994:	61fb      	str	r3, [r7, #28]
		if_neg=1;
 8001996:	2301      	movs	r3, #1
 8001998:	617b      	str	r3, [r7, #20]
	}
	for (; num_length < 256; num_length++) {
 800199a:	e013      	b.n	80019c4 <uint8_to_float+0x5c>
		if (u8arry[num_length] == '.') {
 800199c:	69fb      	ldr	r3, [r7, #28]
 800199e:	687a      	ldr	r2, [r7, #4]
 80019a0:	4413      	add	r3, r2
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80019a6:	d101      	bne.n	80019ac <uint8_to_float+0x44>
			points = num_length;
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (u8arry[num_length] == 'o') {
 80019ac:	69fb      	ldr	r3, [r7, #28]
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	4413      	add	r3, r2
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	2b6f      	cmp	r3, #111	@ 0x6f
 80019b6:	d102      	bne.n	80019be <uint8_to_float+0x56>
			status = num_length;
 80019b8:	69fb      	ldr	r3, [r7, #28]
 80019ba:	623b      	str	r3, [r7, #32]
			break;
 80019bc:	e005      	b.n	80019ca <uint8_to_float+0x62>
	for (; num_length < 256; num_length++) {
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	3301      	adds	r3, #1
 80019c2:	61fb      	str	r3, [r7, #28]
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	2bff      	cmp	r3, #255	@ 0xff
 80019c8:	dde8      	ble.n	800199c <uint8_to_float+0x34>
		}
	}
	if (status == 0) {
 80019ca:	6a3b      	ldr	r3, [r7, #32]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d102      	bne.n	80019d6 <uint8_to_float+0x6e>
		return 0;
 80019d0:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8001b18 <uint8_to_float+0x1b0>
 80019d4:	e099      	b.n	8001b0a <uint8_to_float+0x1a2>
	}
	else {
		float tens = 1;
 80019d6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80019da:	613b      	str	r3, [r7, #16]

		if (points == 0) {
 80019dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d121      	bne.n	8001a26 <uint8_to_float+0xbe>
			for (size_t i= if_neg; i < num_length; i++) {
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	60fb      	str	r3, [r7, #12]
 80019e6:	e019      	b.n	8001a1c <uint8_to_float+0xb4>
			number += (float)(u8arry[i] - '0');
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	4413      	add	r3, r2
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	3b30      	subs	r3, #48	@ 0x30
 80019f2:	ee07 3a90 	vmov	s15, r3
 80019f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019fa:	ed97 7a06 	vldr	s14, [r7, #24]
 80019fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a02:	edc7 7a06 	vstr	s15, [r7, #24]
			number *= 10;
 8001a06:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a0a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001a0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a12:	edc7 7a06 	vstr	s15, [r7, #24]
			for (size_t i= if_neg; i < num_length; i++) {
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	3301      	adds	r3, #1
 8001a1a:	60fb      	str	r3, [r7, #12]
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	68fa      	ldr	r2, [r7, #12]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d3e1      	bcc.n	80019e8 <uint8_to_float+0x80>
 8001a24:	e05c      	b.n	8001ae0 <uint8_to_float+0x178>
		}
			}
			else {
				for (int i = if_neg; i <= points + point_length; i++) {
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	60bb      	str	r3, [r7, #8]
 8001a2a:	e053      	b.n	8001ad4 <uint8_to_float+0x16c>
				if (i < points) {
 8001a2c:	68ba      	ldr	r2, [r7, #8]
 8001a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a30:	429a      	cmp	r2, r3
 8001a32:	da17      	bge.n	8001a64 <uint8_to_float+0xfc>
					number += (float)(u8arry[i] - '0');
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	4413      	add	r3, r2
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	3b30      	subs	r3, #48	@ 0x30
 8001a3e:	ee07 3a90 	vmov	s15, r3
 8001a42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a46:	ed97 7a06 	vldr	s14, [r7, #24]
 8001a4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a4e:	edc7 7a06 	vstr	s15, [r7, #24]
					number *= 10;
 8001a52:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a56:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001a5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a5e:	edc7 7a06 	vstr	s15, [r7, #24]
 8001a62:	e034      	b.n	8001ace <uint8_to_float+0x166>
				}
				else if (i > points) {
 8001a64:	68ba      	ldr	r2, [r7, #8]
 8001a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	dd28      	ble.n	8001abe <uint8_to_float+0x156>
					if(i<num_length){
 8001a6c:	68ba      	ldr	r2, [r7, #8]
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	429a      	cmp	r2, r3
 8001a72:	da1b      	bge.n	8001aac <uint8_to_float+0x144>
					tens /= 10;
 8001a74:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a78:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001a7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a80:	edc7 7a04 	vstr	s15, [r7, #16]
					number += ((float)(u8arry[i] - '0')) * tens;
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	4413      	add	r3, r2
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	3b30      	subs	r3, #48	@ 0x30
 8001a8e:	ee07 3a90 	vmov	s15, r3
 8001a92:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a96:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a9e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001aa2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aa6:	edc7 7a06 	vstr	s15, [r7, #24]
 8001aaa:	e010      	b.n	8001ace <uint8_to_float+0x166>
					}
					else{
						number+=0;
 8001aac:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ab0:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001b18 <uint8_to_float+0x1b0>
 8001ab4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ab8:	edc7 7a06 	vstr	s15, [r7, #24]
 8001abc:	e007      	b.n	8001ace <uint8_to_float+0x166>
					}
				}
				else {
					number /= 10;
 8001abe:	ed97 7a06 	vldr	s14, [r7, #24]
 8001ac2:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001ac6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001aca:	edc7 7a06 	vstr	s15, [r7, #24]
				for (int i = if_neg; i <= points + point_length; i++) {
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	3301      	adds	r3, #1
 8001ad2:	60bb      	str	r3, [r7, #8]
 8001ad4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	4413      	add	r3, r2
 8001ada:	68ba      	ldr	r2, [r7, #8]
 8001adc:	429a      	cmp	r2, r3
 8001ade:	dda5      	ble.n	8001a2c <uint8_to_float+0xc4>
				}
				}
			}

		if (points == 0) {
 8001ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d107      	bne.n	8001af6 <uint8_to_float+0x18e>
			number /= 10;
 8001ae6:	ed97 7a06 	vldr	s14, [r7, #24]
 8001aea:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001aee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001af2:	edc7 7a06 	vstr	s15, [r7, #24]
		}
		if(if_neg){
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d004      	beq.n	8001b06 <uint8_to_float+0x19e>
			return -number;
 8001afc:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b00:	eef1 7a67 	vneg.f32	s15, s15
 8001b04:	e001      	b.n	8001b0a <uint8_to_float+0x1a2>
		}
		return number;
 8001b06:	edd7 7a06 	vldr	s15, [r7, #24]
	}

}
 8001b0a:	eeb0 0a67 	vmov.f32	s0, s15
 8001b0e:	372c      	adds	r7, #44	@ 0x2c
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr
 8001b18:	00000000 	.word	0x00000000

08001b1c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b08a      	sub	sp, #40	@ 0x28
 8001b20:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b22:	f107 0314 	add.w	r3, r7, #20
 8001b26:	2200      	movs	r2, #0
 8001b28:	601a      	str	r2, [r3, #0]
 8001b2a:	605a      	str	r2, [r3, #4]
 8001b2c:	609a      	str	r2, [r3, #8]
 8001b2e:	60da      	str	r2, [r3, #12]
 8001b30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b32:	2300      	movs	r3, #0
 8001b34:	613b      	str	r3, [r7, #16]
 8001b36:	4b43      	ldr	r3, [pc, #268]	@ (8001c44 <MX_GPIO_Init+0x128>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3a:	4a42      	ldr	r2, [pc, #264]	@ (8001c44 <MX_GPIO_Init+0x128>)
 8001b3c:	f043 0310 	orr.w	r3, r3, #16
 8001b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b42:	4b40      	ldr	r3, [pc, #256]	@ (8001c44 <MX_GPIO_Init+0x128>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b46:	f003 0310 	and.w	r3, r3, #16
 8001b4a:	613b      	str	r3, [r7, #16]
 8001b4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60fb      	str	r3, [r7, #12]
 8001b52:	4b3c      	ldr	r3, [pc, #240]	@ (8001c44 <MX_GPIO_Init+0x128>)
 8001b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b56:	4a3b      	ldr	r2, [pc, #236]	@ (8001c44 <MX_GPIO_Init+0x128>)
 8001b58:	f043 0301 	orr.w	r3, r3, #1
 8001b5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b5e:	4b39      	ldr	r3, [pc, #228]	@ (8001c44 <MX_GPIO_Init+0x128>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b62:	f003 0301 	and.w	r3, r3, #1
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60bb      	str	r3, [r7, #8]
 8001b6e:	4b35      	ldr	r3, [pc, #212]	@ (8001c44 <MX_GPIO_Init+0x128>)
 8001b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b72:	4a34      	ldr	r2, [pc, #208]	@ (8001c44 <MX_GPIO_Init+0x128>)
 8001b74:	f043 0302 	orr.w	r3, r3, #2
 8001b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b7a:	4b32      	ldr	r3, [pc, #200]	@ (8001c44 <MX_GPIO_Init+0x128>)
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7e:	f003 0302 	and.w	r3, r3, #2
 8001b82:	60bb      	str	r3, [r7, #8]
 8001b84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b86:	2300      	movs	r3, #0
 8001b88:	607b      	str	r3, [r7, #4]
 8001b8a:	4b2e      	ldr	r3, [pc, #184]	@ (8001c44 <MX_GPIO_Init+0x128>)
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b8e:	4a2d      	ldr	r2, [pc, #180]	@ (8001c44 <MX_GPIO_Init+0x128>)
 8001b90:	f043 0308 	orr.w	r3, r3, #8
 8001b94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b96:	4b2b      	ldr	r3, [pc, #172]	@ (8001c44 <MX_GPIO_Init+0x128>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9a:	f003 0308 	and.w	r3, r3, #8
 8001b9e:	607b      	str	r3, [r7, #4]
 8001ba0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	603b      	str	r3, [r7, #0]
 8001ba6:	4b27      	ldr	r3, [pc, #156]	@ (8001c44 <MX_GPIO_Init+0x128>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001baa:	4a26      	ldr	r2, [pc, #152]	@ (8001c44 <MX_GPIO_Init+0x128>)
 8001bac:	f043 0304 	orr.w	r3, r3, #4
 8001bb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bb2:	4b24      	ldr	r3, [pc, #144]	@ (8001c44 <MX_GPIO_Init+0x128>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb6:	f003 0304 	and.w	r3, r3, #4
 8001bba:	603b      	str	r3, [r7, #0]
 8001bbc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, IN2_Pin|IN3_Pin|IN4_Pin|trigFront_Pin
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	217e      	movs	r1, #126	@ 0x7e
 8001bc2:	4821      	ldr	r0, [pc, #132]	@ (8001c48 <MX_GPIO_Init+0x12c>)
 8001bc4:	f003 f832 	bl	8004c2c <HAL_GPIO_WritePin>
                          |trigLeft_Pin|IN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(trigRight_GPIO_Port, trigRight_Pin, GPIO_PIN_RESET);
 8001bc8:	2200      	movs	r2, #0
 8001bca:	2110      	movs	r1, #16
 8001bcc:	481f      	ldr	r0, [pc, #124]	@ (8001c4c <MX_GPIO_Init+0x130>)
 8001bce:	f003 f82d 	bl	8004c2c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = IN2_Pin|IN3_Pin|IN4_Pin|trigFront_Pin
 8001bd2:	237e      	movs	r3, #126	@ 0x7e
 8001bd4:	617b      	str	r3, [r7, #20]
                          |trigLeft_Pin|IN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bde:	2300      	movs	r3, #0
 8001be0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001be2:	f107 0314 	add.w	r3, r7, #20
 8001be6:	4619      	mov	r1, r3
 8001be8:	4817      	ldr	r0, [pc, #92]	@ (8001c48 <MX_GPIO_Init+0x12c>)
 8001bea:	f002 fe6b 	bl	80048c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = trigRight_Pin;
 8001bee:	2310      	movs	r3, #16
 8001bf0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(trigRight_GPIO_Port, &GPIO_InitStruct);
 8001bfe:	f107 0314 	add.w	r3, r7, #20
 8001c02:	4619      	mov	r1, r3
 8001c04:	4811      	ldr	r0, [pc, #68]	@ (8001c4c <MX_GPIO_Init+0x130>)
 8001c06:	f002 fe5d 	bl	80048c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = echoFront_Pin|echoLeft_Pin;
 8001c0a:	23c0      	movs	r3, #192	@ 0xc0
 8001c0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c12:	2300      	movs	r3, #0
 8001c14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c16:	f107 0314 	add.w	r3, r7, #20
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	480b      	ldr	r0, [pc, #44]	@ (8001c4c <MX_GPIO_Init+0x130>)
 8001c1e:	f002 fe51 	bl	80048c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = echoRight_Pin;
 8001c22:	2301      	movs	r3, #1
 8001c24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c26:	2300      	movs	r3, #0
 8001c28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(echoRight_GPIO_Port, &GPIO_InitStruct);
 8001c2e:	f107 0314 	add.w	r3, r7, #20
 8001c32:	4619      	mov	r1, r3
 8001c34:	4806      	ldr	r0, [pc, #24]	@ (8001c50 <MX_GPIO_Init+0x134>)
 8001c36:	f002 fe45 	bl	80048c4 <HAL_GPIO_Init>

}
 8001c3a:	bf00      	nop
 8001c3c:	3728      	adds	r7, #40	@ 0x28
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	40023800 	.word	0x40023800
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	40020000 	.word	0x40020000
 8001c50:	40020400 	.word	0x40020400

08001c54 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001c58:	4b09      	ldr	r3, [pc, #36]	@ (8001c80 <MX_IWDG_Init+0x2c>)
 8001c5a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c84 <MX_IWDG_Init+0x30>)
 8001c5c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 8001c5e:	4b08      	ldr	r3, [pc, #32]	@ (8001c80 <MX_IWDG_Init+0x2c>)
 8001c60:	2203      	movs	r2, #3
 8001c62:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 1000-1;
 8001c64:	4b06      	ldr	r3, [pc, #24]	@ (8001c80 <MX_IWDG_Init+0x2c>)
 8001c66:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c6a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001c6c:	4804      	ldr	r0, [pc, #16]	@ (8001c80 <MX_IWDG_Init+0x2c>)
 8001c6e:	f002 fff6 	bl	8004c5e <HAL_IWDG_Init>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001c78:	f000 f934 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001c7c:	bf00      	nop
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	20000304 	.word	0x20000304
 8001c84:	40003000 	.word	0x40003000

08001c88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c8c:	f002 f870 	bl	8003d70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c90:	f000 f8be 	bl	8001e10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c94:	f7ff ff42 	bl	8001b1c <MX_GPIO_Init>
  MX_DMA_Init();
 8001c98:	f7ff fd16 	bl	80016c8 <MX_DMA_Init>
  MX_TIM2_Init();
 8001c9c:	f001 f972 	bl	8002f84 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001ca0:	f001 fa12 	bl	80030c8 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001ca4:	f001 fa64 	bl	8003170 <MX_TIM5_Init>
  MX_TIM1_Init();
 8001ca8:	f001 f8b4 	bl	8002e14 <MX_TIM1_Init>
  MX_UART5_Init();
 8001cac:	f001 fe90 	bl	80039d0 <MX_UART5_Init>
  MX_UART4_Init();
 8001cb0:	f001 fe64 	bl	800397c <MX_UART4_Init>
  MX_TIM7_Init();
 8001cb4:	f001 fb14 	bl	80032e0 <MX_TIM7_Init>
  MX_TIM3_Init();
 8001cb8:	f001 f9b8 	bl	800302c <MX_TIM3_Init>
  MX_TIM8_Init();
 8001cbc:	f001 fb46 	bl	800334c <MX_TIM8_Init>
  MX_TIM6_Init();
 8001cc0:	f001 fad8 	bl	8003274 <MX_TIM6_Init>
  MX_TIM10_Init();
 8001cc4:	f001 fb92 	bl	80033ec <MX_TIM10_Init>
  MX_TIM12_Init();
 8001cc8:	f001 fbb4 	bl	8003434 <MX_TIM12_Init>
  MX_IWDG_Init();
 8001ccc:	f7ff ffc2 	bl	8001c54 <MX_IWDG_Init>
  //turning_theta_Servo2=Servo2_driving(turning_theta_Servo2);



  /*turning_theta_Servo3=Servo3_init(turning_theta_Servo3);*/
  timersInit();
 8001cd0:	f001 fd9a 	bl	8003808 <timersInit>
  __HAL_TIM_SET_COUNTER(&htim2,32768);
 8001cd4:	4b3c      	ldr	r3, [pc, #240]	@ (8001dc8 <main+0x140>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001cdc:	625a      	str	r2, [r3, #36]	@ 0x24
   __HAL_TIM_SET_COUNTER(&htim4,32768);
 8001cde:	4b3b      	ldr	r3, [pc, #236]	@ (8001dcc <main+0x144>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001ce6:	625a      	str	r2, [r3, #36]	@ 0x24
   //turning_theta_Servo2=Servo2_init(turning_theta_Servo2);

   //craw_up_trail(1);

   //put_down_trail(1);
  HAL_UARTEx_ReceiveToIdle_DMA(&huart5, rxDataBT, sizeof rxDataBT);
 8001ce8:	2232      	movs	r2, #50	@ 0x32
 8001cea:	4939      	ldr	r1, [pc, #228]	@ (8001dd0 <main+0x148>)
 8001cec:	4839      	ldr	r0, [pc, #228]	@ (8001dd4 <main+0x14c>)
 8001cee:	f004 ff3f 	bl	8006b70 <HAL_UARTEx_ReceiveToIdle_DMA>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rxDataOp, sizeof rxDataOp);
 8001cf2:	2232      	movs	r2, #50	@ 0x32
 8001cf4:	4938      	ldr	r1, [pc, #224]	@ (8001dd8 <main+0x150>)
 8001cf6:	4839      	ldr	r0, [pc, #228]	@ (8001ddc <main+0x154>)
 8001cf8:	f004 ff3a 	bl	8006b70 <HAL_UARTEx_ReceiveToIdle_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_IWDG_Refresh(&hiwdg);
 8001cfc:	4838      	ldr	r0, [pc, #224]	@ (8001de0 <main+0x158>)
 8001cfe:	f002 fff0 	bl	8004ce2 <HAL_IWDG_Refresh>
	  setLeftPWM(pulseLeft,TIM_CHANNEL_3);
 8001d02:	4b38      	ldr	r3, [pc, #224]	@ (8001de4 <main+0x15c>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	2108      	movs	r1, #8
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f000 fafb 	bl	8002304 <setLeftPWM>
	  setRightPWM(pulseRight,TIM_CHANNEL_4);
 8001d0e:	4b36      	ldr	r3, [pc, #216]	@ (8001de8 <main+0x160>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	210c      	movs	r1, #12
 8001d14:	4618      	mov	r0, r3
 8001d16:	f000 fabb 	bl	8002290 <setRightPWM>
	  //if(craw_state==1){
		  is_crawed=craw_up_trail(1);//if_crow==1if_crow==2
 8001d1a:	2001      	movs	r0, #1
 8001d1c:	f000 ff78 	bl	8002c10 <craw_up_trail>
 8001d20:	eef0 7a40 	vmov.f32	s15, s0
 8001d24:	4b31      	ldr	r3, [pc, #196]	@ (8001dec <main+0x164>)
 8001d26:	edc3 7a00 	vstr	s15, [r3]
	  //else if(craw_state==2){
		  //if_crow==1if_crow==2
		 // is_put=put_down_trail(1);
	  //}

	  if (is_crawed==1){
 8001d2a:	4b30      	ldr	r3, [pc, #192]	@ (8001dec <main+0x164>)
 8001d2c:	edd3 7a00 	vldr	s15, [r3]
 8001d30:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001d34:	eef4 7a47 	vcmp.f32	s15, s14
 8001d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d3c:	d104      	bne.n	8001d48 <main+0xc0>
		  setSpin(20, 'F');
 8001d3e:	2146      	movs	r1, #70	@ 0x46
 8001d40:	2014      	movs	r0, #20
 8001d42:	f000 fb83 	bl	800244c <setSpin>
 8001d46:	e00d      	b.n	8001d64 <main+0xdc>

	  }else if (is_put==1){
 8001d48:	4b29      	ldr	r3, [pc, #164]	@ (8001df0 <main+0x168>)
 8001d4a:	edd3 7a00 	vldr	s15, [r3]
 8001d4e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001d52:	eef4 7a47 	vcmp.f32	s15, s14
 8001d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d5a:	d103      	bne.n	8001d64 <main+0xdc>
		  is_put=0;
 8001d5c:	4b24      	ldr	r3, [pc, #144]	@ (8001df0 <main+0x168>)
 8001d5e:	f04f 0200 	mov.w	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
	  turning_theta_Servo1=Servo1_craw(turning_theta_Servo1);
	  turning_theta_Servo2=Servo2_driving(turning_theta_Servo2);
	  turning_theta_Servo1=Servo1_put(turning_theta_Servo1);
	  turning_theta_Servo2=Servo2_puting(turning_theta_Servo2);                                                                                                                                                                                                                                  	  setLeftPWM(pulseLeft,TIM_CHANNEL_3);
	  setRightPWM(pulseRight,TIM_CHANNEL_4);*/
	  if (ultraLoop==0){
 8001d64:	4b23      	ldr	r3, [pc, #140]	@ (8001df4 <main+0x16c>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d107      	bne.n	8001d7c <main+0xf4>
	  	distanceFront=MeasureDistance(&ultraSonicFront);
 8001d6c:	4822      	ldr	r0, [pc, #136]	@ (8001df8 <main+0x170>)
 8001d6e:	f001 fd83 	bl	8003878 <MeasureDistance>
 8001d72:	4603      	mov	r3, r0
 8001d74:	461a      	mov	r2, r3
 8001d76:	4b21      	ldr	r3, [pc, #132]	@ (8001dfc <main+0x174>)
 8001d78:	801a      	strh	r2, [r3, #0]
 8001d7a:	e016      	b.n	8001daa <main+0x122>
	  }else if(ultraLoop==1){
 8001d7c:	4b1d      	ldr	r3, [pc, #116]	@ (8001df4 <main+0x16c>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d107      	bne.n	8001d94 <main+0x10c>
	  	 distanceLeft=MeasureDistance(&ultraSonicLeft);
 8001d84:	481e      	ldr	r0, [pc, #120]	@ (8001e00 <main+0x178>)
 8001d86:	f001 fd77 	bl	8003878 <MeasureDistance>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	4b1d      	ldr	r3, [pc, #116]	@ (8001e04 <main+0x17c>)
 8001d90:	801a      	strh	r2, [r3, #0]
 8001d92:	e00a      	b.n	8001daa <main+0x122>
	  }else if (ultraLoop==2){
 8001d94:	4b17      	ldr	r3, [pc, #92]	@ (8001df4 <main+0x16c>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2b02      	cmp	r3, #2
 8001d9a:	d106      	bne.n	8001daa <main+0x122>
	  	 distanceRight=MeasureDistance(&ultraSonicRight);
 8001d9c:	481a      	ldr	r0, [pc, #104]	@ (8001e08 <main+0x180>)
 8001d9e:	f001 fd6b 	bl	8003878 <MeasureDistance>
 8001da2:	4603      	mov	r3, r0
 8001da4:	461a      	mov	r2, r3
 8001da6:	4b19      	ldr	r3, [pc, #100]	@ (8001e0c <main+0x184>)
 8001da8:	801a      	strh	r2, [r3, #0]
}
	  if (ultraLoop<3){ultraLoop++;}
 8001daa:	4b12      	ldr	r3, [pc, #72]	@ (8001df4 <main+0x16c>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2b02      	cmp	r3, #2
 8001db0:	dc05      	bgt.n	8001dbe <main+0x136>
 8001db2:	4b10      	ldr	r3, [pc, #64]	@ (8001df4 <main+0x16c>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	3301      	adds	r3, #1
 8001db8:	4a0e      	ldr	r2, [pc, #56]	@ (8001df4 <main+0x16c>)
 8001dba:	6013      	str	r3, [r2, #0]
 8001dbc:	e79e      	b.n	8001cfc <main+0x74>
	  else{ultraLoop=0;}
 8001dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8001df4 <main+0x16c>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]
	  HAL_IWDG_Refresh(&hiwdg);
 8001dc4:	e79a      	b.n	8001cfc <main+0x74>
 8001dc6:	bf00      	nop
 8001dc8:	200003ec 	.word	0x200003ec
 8001dcc:	2000047c 	.word	0x2000047c
 8001dd0:	20000320 	.word	0x20000320
 8001dd4:	200006c4 	.word	0x200006c4
 8001dd8:	20000354 	.word	0x20000354
 8001ddc:	2000067c 	.word	0x2000067c
 8001de0:	20000304 	.word	0x20000304
 8001de4:	200000d8 	.word	0x200000d8
 8001de8:	200000dc 	.word	0x200000dc
 8001dec:	20000398 	.word	0x20000398
 8001df0:	2000039c 	.word	0x2000039c
 8001df4:	20000300 	.word	0x20000300
 8001df8:	20000028 	.word	0x20000028
 8001dfc:	20000678 	.word	0x20000678
 8001e00:	20000038 	.word	0x20000038
 8001e04:	20000674 	.word	0x20000674
 8001e08:	20000048 	.word	0x20000048
 8001e0c:	20000676 	.word	0x20000676

08001e10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b094      	sub	sp, #80	@ 0x50
 8001e14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e16:	f107 0320 	add.w	r3, r7, #32
 8001e1a:	2230      	movs	r2, #48	@ 0x30
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f006 f9ac 	bl	800817c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e24:	f107 030c 	add.w	r3, r7, #12
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	609a      	str	r2, [r3, #8]
 8001e30:	60da      	str	r2, [r3, #12]
 8001e32:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e34:	2300      	movs	r3, #0
 8001e36:	60bb      	str	r3, [r7, #8]
 8001e38:	4b28      	ldr	r3, [pc, #160]	@ (8001edc <SystemClock_Config+0xcc>)
 8001e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3c:	4a27      	ldr	r2, [pc, #156]	@ (8001edc <SystemClock_Config+0xcc>)
 8001e3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e42:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e44:	4b25      	ldr	r3, [pc, #148]	@ (8001edc <SystemClock_Config+0xcc>)
 8001e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e4c:	60bb      	str	r3, [r7, #8]
 8001e4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e50:	2300      	movs	r3, #0
 8001e52:	607b      	str	r3, [r7, #4]
 8001e54:	4b22      	ldr	r3, [pc, #136]	@ (8001ee0 <SystemClock_Config+0xd0>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a21      	ldr	r2, [pc, #132]	@ (8001ee0 <SystemClock_Config+0xd0>)
 8001e5a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e5e:	6013      	str	r3, [r2, #0]
 8001e60:	4b1f      	ldr	r3, [pc, #124]	@ (8001ee0 <SystemClock_Config+0xd0>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e68:	607b      	str	r3, [r7, #4]
 8001e6a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001e6c:	230a      	movs	r3, #10
 8001e6e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e70:	2301      	movs	r3, #1
 8001e72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e74:	2310      	movs	r3, #16
 8001e76:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e80:	2300      	movs	r3, #0
 8001e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e84:	2308      	movs	r3, #8
 8001e86:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001e88:	2348      	movs	r3, #72	@ 0x48
 8001e8a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e90:	2304      	movs	r3, #4
 8001e92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e94:	f107 0320 	add.w	r3, r7, #32
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f002 ff33 	bl	8004d04 <HAL_RCC_OscConfig>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001ea4:	f000 f81e 	bl	8001ee4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ea8:	230f      	movs	r3, #15
 8001eaa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001eac:	2302      	movs	r3, #2
 8001eae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001eb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001eb8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ebe:	f107 030c 	add.w	r3, r7, #12
 8001ec2:	2102      	movs	r1, #2
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f003 f995 	bl	80051f4 <HAL_RCC_ClockConfig>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001ed0:	f000 f808 	bl	8001ee4 <Error_Handler>
  }
}
 8001ed4:	bf00      	nop
 8001ed6:	3750      	adds	r7, #80	@ 0x50
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	40023800 	.word	0x40023800
 8001ee0:	40007000 	.word	0x40007000

08001ee4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ee8:	b672      	cpsid	i
}
 8001eea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001eec:	bf00      	nop
 8001eee:	e7fd      	b.n	8001eec <Error_Handler+0x8>

08001ef0 <setLeftRpm>:
uint16_t count_num_left_past=-1;
uint16_t count_num_right_past=-1;
extern int countnum_rightcircuance;
extern int countnum_leftcircuance;
extern float currentRpm_left,currentRpm_right;
void setLeftRpm(float rpm){
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	ed87 0a01 	vstr	s0, [r7, #4]
	 currentRpm_left=getLeftRpm(&htim2);
 8001efa:	480e      	ldr	r0, [pc, #56]	@ (8001f34 <setLeftRpm+0x44>)
 8001efc:	f000 f90c 	bl	8002118 <getLeftRpm>
 8001f00:	eef0 7a40 	vmov.f32	s15, s0
 8001f04:	4b0c      	ldr	r3, [pc, #48]	@ (8001f38 <setLeftRpm+0x48>)
 8001f06:	edc3 7a00 	vstr	s15, [r3]
	pulseLeft+=pidDiffLeft(rpm, currentRpm_left,&leftError);
 8001f0a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f38 <setLeftRpm+0x48>)
 8001f0c:	edd3 7a00 	vldr	s15, [r3]
 8001f10:	480a      	ldr	r0, [pc, #40]	@ (8001f3c <setLeftRpm+0x4c>)
 8001f12:	eef0 0a67 	vmov.f32	s1, s15
 8001f16:	ed97 0a01 	vldr	s0, [r7, #4]
 8001f1a:	f000 f83d 	bl	8001f98 <pidDiffLeft>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	4b07      	ldr	r3, [pc, #28]	@ (8001f40 <setLeftRpm+0x50>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4413      	add	r3, r2
 8001f26:	4a06      	ldr	r2, [pc, #24]	@ (8001f40 <setLeftRpm+0x50>)
 8001f28:	6013      	str	r3, [r2, #0]

}
 8001f2a:	bf00      	nop
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	200003ec 	.word	0x200003ec
 8001f38:	200002f8 	.word	0x200002f8
 8001f3c:	200000e0 	.word	0x200000e0
 8001f40:	200000d8 	.word	0x200000d8

08001f44 <setRightRpm>:
void setRightRpm(float rpm){
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	ed87 0a01 	vstr	s0, [r7, #4]
	currentRpm_right=getRightRpm(&htim4);
 8001f4e:	480e      	ldr	r0, [pc, #56]	@ (8001f88 <setRightRpm+0x44>)
 8001f50:	f000 f940 	bl	80021d4 <getRightRpm>
 8001f54:	eef0 7a40 	vmov.f32	s15, s0
 8001f58:	4b0c      	ldr	r3, [pc, #48]	@ (8001f8c <setRightRpm+0x48>)
 8001f5a:	edc3 7a00 	vstr	s15, [r3]
	pulseRight+=pidDiffRight(rpm, currentRpm_right,&rightError);
 8001f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f8c <setRightRpm+0x48>)
 8001f60:	edd3 7a00 	vldr	s15, [r3]
 8001f64:	480a      	ldr	r0, [pc, #40]	@ (8001f90 <setRightRpm+0x4c>)
 8001f66:	eef0 0a67 	vmov.f32	s1, s15
 8001f6a:	ed97 0a01 	vldr	s0, [r7, #4]
 8001f6e:	f000 f873 	bl	8002058 <pidDiffRight>
 8001f72:	4602      	mov	r2, r0
 8001f74:	4b07      	ldr	r3, [pc, #28]	@ (8001f94 <setRightRpm+0x50>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4413      	add	r3, r2
 8001f7a:	4a06      	ldr	r2, [pc, #24]	@ (8001f94 <setRightRpm+0x50>)
 8001f7c:	6013      	str	r3, [r2, #0]

}
 8001f7e:	bf00      	nop
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	2000047c 	.word	0x2000047c
 8001f8c:	200002fc 	.word	0x200002fc
 8001f90:	200000e4 	.word	0x200000e4
 8001f94:	200000dc 	.word	0x200000dc

08001f98 <pidDiffLeft>:
void setPID(char factor,float index){
	if (factor=='p'){kp=index;}
	else if (factor=='i'){ki=index;}
	else if (factor=='d'){kd=index;};
}
int pidDiffLeft(float target,float present,float * erro){
 8001f98:	b480      	push	{r7}
 8001f9a:	b087      	sub	sp, #28
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001fa2:	edc7 0a02 	vstr	s1, [r7, #8]
 8001fa6:	6078      	str	r0, [r7, #4]
	float error = target - present;
 8001fa8:	ed97 7a03 	vldr	s14, [r7, #12]
 8001fac:	edd7 7a02 	vldr	s15, [r7, #8]
 8001fb0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fb4:	edc7 7a05 	vstr	s15, [r7, #20]

		float pwm_pid=0;
 8001fb8:	f04f 0300 	mov.w	r3, #0
 8001fbc:	613b      	str	r3, [r7, #16]
		*erro = error;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	697a      	ldr	r2, [r7, #20]
 8001fc2:	601a      	str	r2, [r3, #0]
		pwm_pid = kp*(error- error_last_left)+ki* error
 8001fc4:	4b1f      	ldr	r3, [pc, #124]	@ (8002044 <pidDiffLeft+0xac>)
 8001fc6:	edd3 7a00 	vldr	s15, [r3]
 8001fca:	ed97 7a05 	vldr	s14, [r7, #20]
 8001fce:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fd2:	4b1d      	ldr	r3, [pc, #116]	@ (8002048 <pidDiffLeft+0xb0>)
 8001fd4:	edd3 7a00 	vldr	s15, [r3]
 8001fd8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fdc:	4b1b      	ldr	r3, [pc, #108]	@ (800204c <pidDiffLeft+0xb4>)
 8001fde:	edd3 6a00 	vldr	s13, [r3]
 8001fe2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001fe6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fea:	ee37 7a27 	vadd.f32	s14, s14, s15
				+kd*( error-2* error_last_left+ error_before_left);
 8001fee:	4b15      	ldr	r3, [pc, #84]	@ (8002044 <pidDiffLeft+0xac>)
 8001ff0:	edd3 7a00 	vldr	s15, [r3]
 8001ff4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001ff8:	edd7 6a05 	vldr	s13, [r7, #20]
 8001ffc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002000:	4b13      	ldr	r3, [pc, #76]	@ (8002050 <pidDiffLeft+0xb8>)
 8002002:	edd3 7a00 	vldr	s15, [r3]
 8002006:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800200a:	4b12      	ldr	r3, [pc, #72]	@ (8002054 <pidDiffLeft+0xbc>)
 800200c:	edd3 7a00 	vldr	s15, [r3]
 8002010:	ee66 7aa7 	vmul.f32	s15, s13, s15
		pwm_pid = kp*(error- error_last_left)+ki* error
 8002014:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002018:	edc7 7a04 	vstr	s15, [r7, #16]
		 error_before_left =  error_last_left;	  	    // 
 800201c:	4b09      	ldr	r3, [pc, #36]	@ (8002044 <pidDiffLeft+0xac>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a0b      	ldr	r2, [pc, #44]	@ (8002050 <pidDiffLeft+0xb8>)
 8002022:	6013      	str	r3, [r2, #0]
		 error_last_left =  error;	              // 
 8002024:	4a07      	ldr	r2, [pc, #28]	@ (8002044 <pidDiffLeft+0xac>)
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	6013      	str	r3, [r2, #0]
		 return (int)pwm_pid;
 800202a:	edd7 7a04 	vldr	s15, [r7, #16]
 800202e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002032:	ee17 3a90 	vmov	r3, s15
}
 8002036:	4618      	mov	r0, r3
 8002038:	371c      	adds	r7, #28
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	200000e8 	.word	0x200000e8
 8002048:	20000000 	.word	0x20000000
 800204c:	20000004 	.word	0x20000004
 8002050:	200000ec 	.word	0x200000ec
 8002054:	20000008 	.word	0x20000008

08002058 <pidDiffRight>:
int pidDiffRight(float target,float present,float * erro){
 8002058:	b480      	push	{r7}
 800205a:	b087      	sub	sp, #28
 800205c:	af00      	add	r7, sp, #0
 800205e:	ed87 0a03 	vstr	s0, [r7, #12]
 8002062:	edc7 0a02 	vstr	s1, [r7, #8]
 8002066:	6078      	str	r0, [r7, #4]
	float error = target - present;
 8002068:	ed97 7a03 	vldr	s14, [r7, #12]
 800206c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002070:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002074:	edc7 7a05 	vstr	s15, [r7, #20]

		float pwm_pid=0;
 8002078:	f04f 0300 	mov.w	r3, #0
 800207c:	613b      	str	r3, [r7, #16]
		*erro = error;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	697a      	ldr	r2, [r7, #20]
 8002082:	601a      	str	r2, [r3, #0]
		pwm_pid = kp*(error- error_last_right)+ki* error
 8002084:	4b1f      	ldr	r3, [pc, #124]	@ (8002104 <pidDiffRight+0xac>)
 8002086:	edd3 7a00 	vldr	s15, [r3]
 800208a:	ed97 7a05 	vldr	s14, [r7, #20]
 800208e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002092:	4b1d      	ldr	r3, [pc, #116]	@ (8002108 <pidDiffRight+0xb0>)
 8002094:	edd3 7a00 	vldr	s15, [r3]
 8002098:	ee27 7a27 	vmul.f32	s14, s14, s15
 800209c:	4b1b      	ldr	r3, [pc, #108]	@ (800210c <pidDiffRight+0xb4>)
 800209e:	edd3 6a00 	vldr	s13, [r3]
 80020a2:	edd7 7a05 	vldr	s15, [r7, #20]
 80020a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020aa:	ee37 7a27 	vadd.f32	s14, s14, s15
				+kd*( error-2* error_last_right+ error_before_right);
 80020ae:	4b15      	ldr	r3, [pc, #84]	@ (8002104 <pidDiffRight+0xac>)
 80020b0:	edd3 7a00 	vldr	s15, [r3]
 80020b4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80020b8:	edd7 6a05 	vldr	s13, [r7, #20]
 80020bc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80020c0:	4b13      	ldr	r3, [pc, #76]	@ (8002110 <pidDiffRight+0xb8>)
 80020c2:	edd3 7a00 	vldr	s15, [r3]
 80020c6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80020ca:	4b12      	ldr	r3, [pc, #72]	@ (8002114 <pidDiffRight+0xbc>)
 80020cc:	edd3 7a00 	vldr	s15, [r3]
 80020d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
		pwm_pid = kp*(error- error_last_right)+ki* error
 80020d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020d8:	edc7 7a04 	vstr	s15, [r7, #16]
		 error_before_right =  error_last_right;	  	    // 
 80020dc:	4b09      	ldr	r3, [pc, #36]	@ (8002104 <pidDiffRight+0xac>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a0b      	ldr	r2, [pc, #44]	@ (8002110 <pidDiffRight+0xb8>)
 80020e2:	6013      	str	r3, [r2, #0]
		 error_last_right =  error;	              // 
 80020e4:	4a07      	ldr	r2, [pc, #28]	@ (8002104 <pidDiffRight+0xac>)
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	6013      	str	r3, [r2, #0]
		 return (int)pwm_pid;
 80020ea:	edd7 7a04 	vldr	s15, [r7, #16]
 80020ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020f2:	ee17 3a90 	vmov	r3, s15
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	371c      	adds	r7, #28
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	200000f0 	.word	0x200000f0
 8002108:	20000000 	.word	0x20000000
 800210c:	20000004 	.word	0x20000004
 8002110:	200000f4 	.word	0x200000f4
 8002114:	20000008 	.word	0x20000008

08002118 <getLeftRpm>:
float getLeftRpm(TIM_HandleTypeDef * htim){
 8002118:	b480      	push	{r7}
 800211a:	b087      	sub	sp, #28
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
	uint16_t countnum=0;
 8002120:	2300      	movs	r3, #0
 8002122:	82fb      	strh	r3, [r7, #22]
	if(countnum_leftcircuance!=0){
 8002124:	4b27      	ldr	r3, [pc, #156]	@ (80021c4 <getLeftRpm+0xac>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d035      	beq.n	8002198 <getLeftRpm+0x80>
	if (__HAL_TIM_IS_TIM_COUNTING_DOWN(htim)){
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0310 	and.w	r3, r3, #16
 8002136:	2b10      	cmp	r3, #16
 8002138:	d10d      	bne.n	8002156 <getLeftRpm+0x3e>
		countnum =32768-__HAL_TIM_GET_COUNTER(htim);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002140:	b29a      	uxth	r2, r3
 8002142:	4b21      	ldr	r3, [pc, #132]	@ (80021c8 <getLeftRpm+0xb0>)
 8002144:	1a9b      	subs	r3, r3, r2
 8002146:	82fb      	strh	r3, [r7, #22]
		count_num_left_past=countnum;
 8002148:	4a20      	ldr	r2, [pc, #128]	@ (80021cc <getLeftRpm+0xb4>)
 800214a:	8afb      	ldrh	r3, [r7, #22]
 800214c:	8013      	strh	r3, [r2, #0]
		countnum_leftcircuance=1;
 800214e:	4b1d      	ldr	r3, [pc, #116]	@ (80021c4 <getLeftRpm+0xac>)
 8002150:	2201      	movs	r2, #1
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	e00c      	b.n	8002170 <getLeftRpm+0x58>
	}else{
		countnum=__HAL_TIM_GET_COUNTER(htim)-32768;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800215c:	b29b      	uxth	r3, r3
 800215e:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8002162:	82fb      	strh	r3, [r7, #22]
		count_num_left_past=countnum;
 8002164:	4a19      	ldr	r2, [pc, #100]	@ (80021cc <getLeftRpm+0xb4>)
 8002166:	8afb      	ldrh	r3, [r7, #22]
 8002168:	8013      	strh	r3, [r2, #0]
		countnum_leftcircuance=1;
 800216a:	4b16      	ldr	r3, [pc, #88]	@ (80021c4 <getLeftRpm+0xac>)
 800216c:	2201      	movs	r2, #1
 800216e:	601a      	str	r2, [r3, #0]
	}
	float rpm;
	rpm = (4*countnum)/3;//????
 8002170:	8afb      	ldrh	r3, [r7, #22]
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	4a16      	ldr	r2, [pc, #88]	@ (80021d0 <getLeftRpm+0xb8>)
 8002176:	fb82 1203 	smull	r1, r2, r2, r3
 800217a:	17db      	asrs	r3, r3, #31
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	ee07 3a90 	vmov	s15, r3
 8002182:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002186:	edc7 7a03 	vstr	s15, [r7, #12]
	__HAL_TIM_SET_COUNTER(htim,32768);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002192:	625a      	str	r2, [r3, #36]	@ 0x24
	return rpm;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	e00b      	b.n	80021b0 <getLeftRpm+0x98>
	}
	else{
		float rpm=0;
 8002198:	f04f 0300 	mov.w	r3, #0
 800219c:	613b      	str	r3, [r7, #16]
		__HAL_TIM_SET_COUNTER(htim,32768);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80021a6:	625a      	str	r2, [r3, #36]	@ 0x24
		countnum_leftcircuance=1;
 80021a8:	4b06      	ldr	r3, [pc, #24]	@ (80021c4 <getLeftRpm+0xac>)
 80021aa:	2201      	movs	r2, #1
 80021ac:	601a      	str	r2, [r3, #0]
		return rpm;
 80021ae:	693b      	ldr	r3, [r7, #16]
	}

}
 80021b0:	ee07 3a90 	vmov	s15, r3
 80021b4:	eeb0 0a67 	vmov.f32	s0, s15
 80021b8:	371c      	adds	r7, #28
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	2000038c 	.word	0x2000038c
 80021c8:	ffff8000 	.word	0xffff8000
 80021cc:	2000000c 	.word	0x2000000c
 80021d0:	55555556 	.word	0x55555556

080021d4 <getRightRpm>:
float getRightRpm(TIM_HandleTypeDef * htim){
 80021d4:	b480      	push	{r7}
 80021d6:	b087      	sub	sp, #28
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
	uint16_t countnum=0;
 80021dc:	2300      	movs	r3, #0
 80021de:	82fb      	strh	r3, [r7, #22]
	if(countnum_rightcircuance!=0){
 80021e0:	4b27      	ldr	r3, [pc, #156]	@ (8002280 <getRightRpm+0xac>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d035      	beq.n	8002254 <getRightRpm+0x80>
	if (__HAL_TIM_IS_TIM_COUNTING_DOWN(htim)){
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0310 	and.w	r3, r3, #16
 80021f2:	2b10      	cmp	r3, #16
 80021f4:	d10d      	bne.n	8002212 <getRightRpm+0x3e>
		countnum =32768-__HAL_TIM_GET_COUNTER(htim);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021fc:	b29a      	uxth	r2, r3
 80021fe:	4b21      	ldr	r3, [pc, #132]	@ (8002284 <getRightRpm+0xb0>)
 8002200:	1a9b      	subs	r3, r3, r2
 8002202:	82fb      	strh	r3, [r7, #22]
		count_num_right_past=countnum;
 8002204:	4a20      	ldr	r2, [pc, #128]	@ (8002288 <getRightRpm+0xb4>)
 8002206:	8afb      	ldrh	r3, [r7, #22]
 8002208:	8013      	strh	r3, [r2, #0]
		countnum_rightcircuance=1;
 800220a:	4b1d      	ldr	r3, [pc, #116]	@ (8002280 <getRightRpm+0xac>)
 800220c:	2201      	movs	r2, #1
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	e00c      	b.n	800222c <getRightRpm+0x58>
	}else{
		countnum=__HAL_TIM_GET_COUNTER(htim)-32768;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002218:	b29b      	uxth	r3, r3
 800221a:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 800221e:	82fb      	strh	r3, [r7, #22]
		count_num_right_past=countnum;
 8002220:	4a19      	ldr	r2, [pc, #100]	@ (8002288 <getRightRpm+0xb4>)
 8002222:	8afb      	ldrh	r3, [r7, #22]
 8002224:	8013      	strh	r3, [r2, #0]
		countnum_rightcircuance=1;
 8002226:	4b16      	ldr	r3, [pc, #88]	@ (8002280 <getRightRpm+0xac>)
 8002228:	2201      	movs	r2, #1
 800222a:	601a      	str	r2, [r3, #0]
	}
	float rpm;
	rpm = (4*countnum)/3;//????
 800222c:	8afb      	ldrh	r3, [r7, #22]
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	4a16      	ldr	r2, [pc, #88]	@ (800228c <getRightRpm+0xb8>)
 8002232:	fb82 1203 	smull	r1, r2, r2, r3
 8002236:	17db      	asrs	r3, r3, #31
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	ee07 3a90 	vmov	s15, r3
 800223e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002242:	edc7 7a03 	vstr	s15, [r7, #12]
	__HAL_TIM_SET_COUNTER(htim,32768);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800224e:	625a      	str	r2, [r3, #36]	@ 0x24
	return rpm;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	e00b      	b.n	800226c <getRightRpm+0x98>
	}
	else{
			float rpm=0;
 8002254:	f04f 0300 	mov.w	r3, #0
 8002258:	613b      	str	r3, [r7, #16]
			__HAL_TIM_SET_COUNTER(htim,32768);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002262:	625a      	str	r2, [r3, #36]	@ 0x24
			countnum_rightcircuance=1;
 8002264:	4b06      	ldr	r3, [pc, #24]	@ (8002280 <getRightRpm+0xac>)
 8002266:	2201      	movs	r2, #1
 8002268:	601a      	str	r2, [r3, #0]
			return rpm;
 800226a:	693b      	ldr	r3, [r7, #16]
		}
}
 800226c:	ee07 3a90 	vmov	s15, r3
 8002270:	eeb0 0a67 	vmov.f32	s0, s15
 8002274:	371c      	adds	r7, #28
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	20000388 	.word	0x20000388
 8002284:	ffff8000 	.word	0xffff8000
 8002288:	2000000e 	.word	0x2000000e
 800228c:	55555556 	.word	0x55555556

08002290 <setRightPWM>:
void setRightPWM(int pulse,uint32_t channel){
 8002290:	b480      	push	{r7}
 8002292:	b085      	sub	sp, #20
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	6039      	str	r1, [r7, #0]
	int pwm_pulse;
	if(pulse>0){pwm_pulse=pulse;}else{pwm_pulse=0;};
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2b00      	cmp	r3, #0
 800229e:	dd02      	ble.n	80022a6 <setRightPWM+0x16>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	60fb      	str	r3, [r7, #12]
 80022a4:	e001      	b.n	80022aa <setRightPWM+0x1a>
 80022a6:	2300      	movs	r3, #0
 80022a8:	60fb      	str	r3, [r7, #12]
	if(pwm_pulse>=719){pwm_pulse=719;};
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	f240 22ce 	movw	r2, #718	@ 0x2ce
 80022b0:	4293      	cmp	r3, r2
 80022b2:	dd02      	ble.n	80022ba <setRightPWM+0x2a>
 80022b4:	f240 23cf 	movw	r3, #719	@ 0x2cf
 80022b8:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COMPARE(&htim5,channel,pwm_pulse);
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d104      	bne.n	80022ca <setRightPWM+0x3a>
 80022c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002300 <setRightPWM+0x70>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	68fa      	ldr	r2, [r7, #12]
 80022c6:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80022c8:	e013      	b.n	80022f2 <setRightPWM+0x62>
	__HAL_TIM_SET_COMPARE(&htim5,channel,pwm_pulse);
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	2b04      	cmp	r3, #4
 80022ce:	d104      	bne.n	80022da <setRightPWM+0x4a>
 80022d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002300 <setRightPWM+0x70>)
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80022d8:	e00b      	b.n	80022f2 <setRightPWM+0x62>
	__HAL_TIM_SET_COMPARE(&htim5,channel,pwm_pulse);
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	2b08      	cmp	r3, #8
 80022de:	d104      	bne.n	80022ea <setRightPWM+0x5a>
 80022e0:	4b07      	ldr	r3, [pc, #28]	@ (8002300 <setRightPWM+0x70>)
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80022e8:	e003      	b.n	80022f2 <setRightPWM+0x62>
	__HAL_TIM_SET_COMPARE(&htim5,channel,pwm_pulse);
 80022ea:	4b05      	ldr	r3, [pc, #20]	@ (8002300 <setRightPWM+0x70>)
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80022f2:	bf00      	nop
 80022f4:	3714      	adds	r7, #20
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	200004c4 	.word	0x200004c4

08002304 <setLeftPWM>:
void setLeftPWM(int pulse,uint32_t channel){
 8002304:	b480      	push	{r7}
 8002306:	b085      	sub	sp, #20
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
	int pwm_pulse;
	if(pulse>0){pwm_pulse=pulse;}else{pwm_pulse=0;};
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2b00      	cmp	r3, #0
 8002312:	dd02      	ble.n	800231a <setLeftPWM+0x16>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	60fb      	str	r3, [r7, #12]
 8002318:	e001      	b.n	800231e <setLeftPWM+0x1a>
 800231a:	2300      	movs	r3, #0
 800231c:	60fb      	str	r3, [r7, #12]
	if(pwm_pulse>=719){pwm_pulse=719;};
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	f240 22ce 	movw	r2, #718	@ 0x2ce
 8002324:	4293      	cmp	r3, r2
 8002326:	dd02      	ble.n	800232e <setLeftPWM+0x2a>
 8002328:	f240 23cf 	movw	r3, #719	@ 0x2cf
 800232c:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COMPARE(&htim5,channel,pwm_pulse);
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d104      	bne.n	800233e <setLeftPWM+0x3a>
 8002334:	4b0f      	ldr	r3, [pc, #60]	@ (8002374 <setLeftPWM+0x70>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	68fa      	ldr	r2, [r7, #12]
 800233a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800233c:	e013      	b.n	8002366 <setLeftPWM+0x62>
	__HAL_TIM_SET_COMPARE(&htim5,channel,pwm_pulse);
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	2b04      	cmp	r3, #4
 8002342:	d104      	bne.n	800234e <setLeftPWM+0x4a>
 8002344:	4b0b      	ldr	r3, [pc, #44]	@ (8002374 <setLeftPWM+0x70>)
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800234c:	e00b      	b.n	8002366 <setLeftPWM+0x62>
	__HAL_TIM_SET_COMPARE(&htim5,channel,pwm_pulse);
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	2b08      	cmp	r3, #8
 8002352:	d104      	bne.n	800235e <setLeftPWM+0x5a>
 8002354:	4b07      	ldr	r3, [pc, #28]	@ (8002374 <setLeftPWM+0x70>)
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800235c:	e003      	b.n	8002366 <setLeftPWM+0x62>
	__HAL_TIM_SET_COMPARE(&htim5,channel,pwm_pulse);
 800235e:	4b05      	ldr	r3, [pc, #20]	@ (8002374 <setLeftPWM+0x70>)
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002366:	bf00      	nop
 8002368:	3714      	adds	r7, #20
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	200004c4 	.word	0x200004c4

08002378 <setDirection>:

void setDirection(char dir){
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	4603      	mov	r3, r0
 8002380:	71fb      	strb	r3, [r7, #7]
	if (dir=='w'){
 8002382:	79fb      	ldrb	r3, [r7, #7]
 8002384:	2b77      	cmp	r3, #119	@ 0x77
 8002386:	d114      	bne.n	80023b2 <setDirection+0x3a>
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);
 8002388:	2200      	movs	r2, #0
 800238a:	2102      	movs	r1, #2
 800238c:	482e      	ldr	r0, [pc, #184]	@ (8002448 <setDirection+0xd0>)
 800238e:	f002 fc4d 	bl	8004c2c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
 8002392:	2201      	movs	r2, #1
 8002394:	2104      	movs	r1, #4
 8002396:	482c      	ldr	r0, [pc, #176]	@ (8002448 <setDirection+0xd0>)
 8002398:	f002 fc48 	bl	8004c2c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_RESET);
 800239c:	2200      	movs	r2, #0
 800239e:	2108      	movs	r1, #8
 80023a0:	4829      	ldr	r0, [pc, #164]	@ (8002448 <setDirection+0xd0>)
 80023a2:	f002 fc43 	bl	8004c2c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_SET);
 80023a6:	2201      	movs	r2, #1
 80023a8:	2110      	movs	r1, #16
 80023aa:	4827      	ldr	r0, [pc, #156]	@ (8002448 <setDirection+0xd0>)
 80023ac:	f002 fc3e 	bl	8004c2c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_RESET);
	}
}
 80023b0:	e046      	b.n	8002440 <setDirection+0xc8>
	else if (dir=='s'){
 80023b2:	79fb      	ldrb	r3, [r7, #7]
 80023b4:	2b73      	cmp	r3, #115	@ 0x73
 80023b6:	d114      	bne.n	80023e2 <setDirection+0x6a>
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
 80023b8:	2201      	movs	r2, #1
 80023ba:	2102      	movs	r1, #2
 80023bc:	4822      	ldr	r0, [pc, #136]	@ (8002448 <setDirection+0xd0>)
 80023be:	f002 fc35 	bl	8004c2c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET);
 80023c2:	2200      	movs	r2, #0
 80023c4:	2104      	movs	r1, #4
 80023c6:	4820      	ldr	r0, [pc, #128]	@ (8002448 <setDirection+0xd0>)
 80023c8:	f002 fc30 	bl	8004c2c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_SET);
 80023cc:	2201      	movs	r2, #1
 80023ce:	2108      	movs	r1, #8
 80023d0:	481d      	ldr	r0, [pc, #116]	@ (8002448 <setDirection+0xd0>)
 80023d2:	f002 fc2b 	bl	8004c2c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_RESET);
 80023d6:	2200      	movs	r2, #0
 80023d8:	2110      	movs	r1, #16
 80023da:	481b      	ldr	r0, [pc, #108]	@ (8002448 <setDirection+0xd0>)
 80023dc:	f002 fc26 	bl	8004c2c <HAL_GPIO_WritePin>
}
 80023e0:	e02e      	b.n	8002440 <setDirection+0xc8>
	else if (dir=='a'){
 80023e2:	79fb      	ldrb	r3, [r7, #7]
 80023e4:	2b61      	cmp	r3, #97	@ 0x61
 80023e6:	d114      	bne.n	8002412 <setDirection+0x9a>
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
 80023e8:	2201      	movs	r2, #1
 80023ea:	2102      	movs	r1, #2
 80023ec:	4816      	ldr	r0, [pc, #88]	@ (8002448 <setDirection+0xd0>)
 80023ee:	f002 fc1d 	bl	8004c2c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET);
 80023f2:	2200      	movs	r2, #0
 80023f4:	2104      	movs	r1, #4
 80023f6:	4814      	ldr	r0, [pc, #80]	@ (8002448 <setDirection+0xd0>)
 80023f8:	f002 fc18 	bl	8004c2c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_RESET);
 80023fc:	2200      	movs	r2, #0
 80023fe:	2108      	movs	r1, #8
 8002400:	4811      	ldr	r0, [pc, #68]	@ (8002448 <setDirection+0xd0>)
 8002402:	f002 fc13 	bl	8004c2c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_SET);
 8002406:	2201      	movs	r2, #1
 8002408:	2110      	movs	r1, #16
 800240a:	480f      	ldr	r0, [pc, #60]	@ (8002448 <setDirection+0xd0>)
 800240c:	f002 fc0e 	bl	8004c2c <HAL_GPIO_WritePin>
}
 8002410:	e016      	b.n	8002440 <setDirection+0xc8>
	else if (dir=='d'){
 8002412:	79fb      	ldrb	r3, [r7, #7]
 8002414:	2b64      	cmp	r3, #100	@ 0x64
 8002416:	d113      	bne.n	8002440 <setDirection+0xc8>
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);
 8002418:	2200      	movs	r2, #0
 800241a:	2102      	movs	r1, #2
 800241c:	480a      	ldr	r0, [pc, #40]	@ (8002448 <setDirection+0xd0>)
 800241e:	f002 fc05 	bl	8004c2c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
 8002422:	2201      	movs	r2, #1
 8002424:	2104      	movs	r1, #4
 8002426:	4808      	ldr	r0, [pc, #32]	@ (8002448 <setDirection+0xd0>)
 8002428:	f002 fc00 	bl	8004c2c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_SET);
 800242c:	2201      	movs	r2, #1
 800242e:	2108      	movs	r1, #8
 8002430:	4805      	ldr	r0, [pc, #20]	@ (8002448 <setDirection+0xd0>)
 8002432:	f002 fbfb 	bl	8004c2c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_RESET);
 8002436:	2200      	movs	r2, #0
 8002438:	2110      	movs	r1, #16
 800243a:	4803      	ldr	r0, [pc, #12]	@ (8002448 <setDirection+0xd0>)
 800243c:	f002 fbf6 	bl	8004c2c <HAL_GPIO_WritePin>
}
 8002440:	bf00      	nop
 8002442:	3708      	adds	r7, #8
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40021000 	.word	0x40021000

0800244c <setSpin>:
void setSpin(int angel,char dir){
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	460b      	mov	r3, r1
 8002456:	70fb      	strb	r3, [r7, #3]

	if (dir=='A'){
 8002458:	78fb      	ldrb	r3, [r7, #3]
 800245a:	2b41      	cmp	r3, #65	@ 0x41
 800245c:	d106      	bne.n	800246c <setSpin+0x20>
		spin=1;
 800245e:	4b19      	ldr	r3, [pc, #100]	@ (80024c4 <setSpin+0x78>)
 8002460:	2201      	movs	r2, #1
 8002462:	601a      	str	r2, [r3, #0]
		setDirection('a');
 8002464:	2061      	movs	r0, #97	@ 0x61
 8002466:	f7ff ff87 	bl	8002378 <setDirection>
 800246a:	e01c      	b.n	80024a6 <setSpin+0x5a>
	}else if (dir=='D'){
 800246c:	78fb      	ldrb	r3, [r7, #3]
 800246e:	2b44      	cmp	r3, #68	@ 0x44
 8002470:	d106      	bne.n	8002480 <setSpin+0x34>
		spin=1;
 8002472:	4b14      	ldr	r3, [pc, #80]	@ (80024c4 <setSpin+0x78>)
 8002474:	2201      	movs	r2, #1
 8002476:	601a      	str	r2, [r3, #0]
		setDirection('d');
 8002478:	2064      	movs	r0, #100	@ 0x64
 800247a:	f7ff ff7d 	bl	8002378 <setDirection>
 800247e:	e012      	b.n	80024a6 <setSpin+0x5a>
	}else if(dir=='F'){
 8002480:	78fb      	ldrb	r3, [r7, #3]
 8002482:	2b46      	cmp	r3, #70	@ 0x46
 8002484:	d106      	bne.n	8002494 <setSpin+0x48>
		spin=1;
 8002486:	4b0f      	ldr	r3, [pc, #60]	@ (80024c4 <setSpin+0x78>)
 8002488:	2201      	movs	r2, #1
 800248a:	601a      	str	r2, [r3, #0]
		setDirection('w');
 800248c:	2077      	movs	r0, #119	@ 0x77
 800248e:	f7ff ff73 	bl	8002378 <setDirection>
 8002492:	e008      	b.n	80024a6 <setSpin+0x5a>
	}else if(dir=='S'){
 8002494:	78fb      	ldrb	r3, [r7, #3]
 8002496:	2b53      	cmp	r3, #83	@ 0x53
 8002498:	d105      	bne.n	80024a6 <setSpin+0x5a>
		spin=1;
 800249a:	4b0a      	ldr	r3, [pc, #40]	@ (80024c4 <setSpin+0x78>)
 800249c:	2201      	movs	r2, #1
 800249e:	601a      	str	r2, [r3, #0]
		setDirection('s');
 80024a0:	2073      	movs	r0, #115	@ 0x73
 80024a2:	f7ff ff69 	bl	8002378 <setDirection>
	}
	rpmLeft=rpmRight=55;
 80024a6:	4b08      	ldr	r3, [pc, #32]	@ (80024c8 <setSpin+0x7c>)
 80024a8:	4a08      	ldr	r2, [pc, #32]	@ (80024cc <setSpin+0x80>)
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	4b06      	ldr	r3, [pc, #24]	@ (80024c8 <setSpin+0x7c>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a07      	ldr	r2, [pc, #28]	@ (80024d0 <setSpin+0x84>)
 80024b2:	6013      	str	r3, [r2, #0]
	dt=angel;
 80024b4:	4a07      	ldr	r2, [pc, #28]	@ (80024d4 <setSpin+0x88>)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6013      	str	r3, [r2, #0]

}
 80024ba:	bf00      	nop
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	200000d0 	.word	0x200000d0
 80024c8:	20000310 	.word	0x20000310
 80024cc:	425c0000 	.word	0x425c0000
 80024d0:	20000314 	.word	0x20000314
 80024d4:	200000d4 	.word	0x200000d4

080024d8 <Servo_turn>:
//Servo3 openMV
TIM_HandleTypeDef *Servo3=&htim1;
uint32_t Servo3_Channel = TIM_CHANNEL_3;
//
extern int craw_state;
float Servo_turn(int servo_number,float turning_theta,float turning_theta_0){
 80024d8:	b580      	push	{r7, lr}
 80024da:	b094      	sub	sp, #80	@ 0x50
 80024dc:	af00      	add	r7, sp, #0
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	ed87 0a02 	vstr	s0, [r7, #8]
 80024e4:	edc7 0a01 	vstr	s1, [r7, #4]
	float turning_time = 0;
 80024e8:	f04f 0300 	mov.w	r3, #0
 80024ec:	637b      	str	r3, [r7, #52]	@ 0x34
	float turning_t=0;
 80024ee:	f04f 0300 	mov.w	r3, #0
 80024f2:	633b      	str	r3, [r7, #48]	@ 0x30
	float turning_time1 = 0;
 80024f4:	f04f 0300 	mov.w	r3, #0
 80024f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float turning_t1=0;
 80024fa:	f04f 0300 	mov.w	r3, #0
 80024fe:	62bb      	str	r3, [r7, #40]	@ 0x28
	//uint32_t waiting_time_servo=0;
	turning_time=turning_theta/90;
 8002500:	ed97 7a02 	vldr	s14, [r7, #8]
 8002504:	eddf 6aab 	vldr	s13, [pc, #684]	@ 80027b4 <Servo_turn+0x2dc>
 8002508:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800250c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	turning_time1=turning_theta_0/90;
 8002510:	ed97 7a01 	vldr	s14, [r7, #4]
 8002514:	eddf 6aa7 	vldr	s13, [pc, #668]	@ 80027b4 <Servo_turn+0x2dc>
 8002518:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800251c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	//waiting_time_servo=turning_time*waiting_time_servo_max;
	turning_time=turning_time+0.5;
 8002520:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002524:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002528:	ee77 7a87 	vadd.f32	s15, s15, s14
 800252c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	turning_time1=turning_time1+0.5;
 8002530:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002534:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002538:	ee77 7a87 	vadd.f32	s15, s15, s14
 800253c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	turning_t=turning_time*1000;
 8002540:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002544:	ed9f 7a9c 	vldr	s14, [pc, #624]	@ 80027b8 <Servo_turn+0x2e0>
 8002548:	ee67 7a87 	vmul.f32	s15, s15, s14
 800254c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	turning_t1=turning_time1*1000;
 8002550:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002554:	ed9f 7a98 	vldr	s14, [pc, #608]	@ 80027b8 <Servo_turn+0x2e0>
 8002558:	ee67 7a87 	vmul.f32	s15, s15, s14
 800255c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	if(turning_theta>180){
 8002560:	edd7 7a02 	vldr	s15, [r7, #8]
 8002564:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 80027bc <Servo_turn+0x2e4>
 8002568:	eef4 7ac7 	vcmpe.f32	s15, s14
 800256c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002570:	dd02      	ble.n	8002578 <Servo_turn+0xa0>
		return 0;
 8002572:	f04f 0300 	mov.w	r3, #0
 8002576:	e2c7      	b.n	8002b08 <Servo_turn+0x630>
	}
	float turning_time2=0;//
 8002578:	f04f 0300 	mov.w	r3, #0
 800257c:	627b      	str	r3, [r7, #36]	@ 0x24
	turning_time2=turning_t-turning_t1;
 800257e:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8002582:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002586:	ee77 7a67 	vsub.f32	s15, s14, s15
 800258a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float turning_theta2=0;
 800258e:	f04f 0300 	mov.w	r3, #0
 8002592:	623b      	str	r3, [r7, #32]
	turning_theta2=turning_theta-turning_theta_0;
 8002594:	ed97 7a02 	vldr	s14, [r7, #8]
 8002598:	edd7 7a01 	vldr	s15, [r7, #4]
 800259c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025a0:	edc7 7a08 	vstr	s15, [r7, #32]
	if(turning_time2>0){
 80025a4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80025a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025b0:	f340 813d 	ble.w	800282e <Servo_turn+0x356>
	float p=turning_theta2;
 80025b4:	6a3b      	ldr	r3, [r7, #32]
 80025b6:	617b      	str	r3, [r7, #20]
	p=p/180;
 80025b8:	ed97 7a05 	vldr	s14, [r7, #20]
 80025bc:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80027bc <Servo_turn+0x2e4>
 80025c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025c4:	edc7 7a05 	vstr	s15, [r7, #20]
	p=p*60;
 80025c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80025cc:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 80027c0 <Servo_turn+0x2e8>
 80025d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025d4:	edc7 7a05 	vstr	s15, [r7, #20]
	int delay_time=0;
 80025d8:	2300      	movs	r3, #0
 80025da:	613b      	str	r3, [r7, #16]
	delay_time=(int)p;
 80025dc:	edd7 7a05 	vldr	s15, [r7, #20]
 80025e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025e4:	ee17 3a90 	vmov	r3, s15
 80025e8:	613b      	str	r3, [r7, #16]
if(servo_number==1){
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d154      	bne.n	800269a <Servo_turn+0x1c2>
	for(float i=0;i<turning_time2;i+=turning_time2/100){
 80025f0:	f04f 0300 	mov.w	r3, #0
 80025f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80025f6:	e046      	b.n	8002686 <Servo_turn+0x1ae>
		__HAL_TIM_SET_COMPARE(Servo1,Servo1_Channel,(uint32_t)(turning_t));
 80025f8:	4b72      	ldr	r3, [pc, #456]	@ (80027c4 <Servo_turn+0x2ec>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d10a      	bne.n	8002616 <Servo_turn+0x13e>
 8002600:	4b71      	ldr	r3, [pc, #452]	@ (80027c8 <Servo_turn+0x2f0>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800260a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800260e:	ee17 2a90 	vmov	r2, s15
 8002612:	635a      	str	r2, [r3, #52]	@ 0x34
 8002614:	e027      	b.n	8002666 <Servo_turn+0x18e>
 8002616:	4b6b      	ldr	r3, [pc, #428]	@ (80027c4 <Servo_turn+0x2ec>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	2b04      	cmp	r3, #4
 800261c:	d10a      	bne.n	8002634 <Servo_turn+0x15c>
 800261e:	4b6a      	ldr	r3, [pc, #424]	@ (80027c8 <Servo_turn+0x2f0>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002628:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800262c:	ee17 3a90 	vmov	r3, s15
 8002630:	6393      	str	r3, [r2, #56]	@ 0x38
 8002632:	e018      	b.n	8002666 <Servo_turn+0x18e>
 8002634:	4b63      	ldr	r3, [pc, #396]	@ (80027c4 <Servo_turn+0x2ec>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2b08      	cmp	r3, #8
 800263a:	d10a      	bne.n	8002652 <Servo_turn+0x17a>
 800263c:	4b62      	ldr	r3, [pc, #392]	@ (80027c8 <Servo_turn+0x2f0>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002646:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800264a:	ee17 3a90 	vmov	r3, s15
 800264e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002650:	e009      	b.n	8002666 <Servo_turn+0x18e>
 8002652:	4b5d      	ldr	r3, [pc, #372]	@ (80027c8 <Servo_turn+0x2f0>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800265c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002660:	ee17 3a90 	vmov	r3, s15
 8002664:	6413      	str	r3, [r2, #64]	@ 0x40
		HAL_Delay(delay_time);
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	4618      	mov	r0, r3
 800266a:	f001 fbf3 	bl	8003e54 <HAL_Delay>
	for(float i=0;i<turning_time2;i+=turning_time2/100){
 800266e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002672:	eddf 6a56 	vldr	s13, [pc, #344]	@ 80027cc <Servo_turn+0x2f4>
 8002676:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800267a:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800267e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002682:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
 8002686:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800268a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800268e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002696:	d4af      	bmi.n	80025f8 <Servo_turn+0x120>
 8002698:	e235      	b.n	8002b06 <Servo_turn+0x62e>
	}

}
else if(servo_number==2){
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2b02      	cmp	r3, #2
 800269e:	d154      	bne.n	800274a <Servo_turn+0x272>
	for(float i=0;i<turning_time2;i+=turning_time2/100){
 80026a0:	f04f 0300 	mov.w	r3, #0
 80026a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80026a6:	e046      	b.n	8002736 <Servo_turn+0x25e>
			__HAL_TIM_SET_COMPARE(Servo2,Servo2_Channel,(uint32_t)(turning_t));
 80026a8:	4b49      	ldr	r3, [pc, #292]	@ (80027d0 <Servo_turn+0x2f8>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d10a      	bne.n	80026c6 <Servo_turn+0x1ee>
 80026b0:	4b48      	ldr	r3, [pc, #288]	@ (80027d4 <Servo_turn+0x2fc>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80026ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026be:	ee17 2a90 	vmov	r2, s15
 80026c2:	635a      	str	r2, [r3, #52]	@ 0x34
 80026c4:	e027      	b.n	8002716 <Servo_turn+0x23e>
 80026c6:	4b42      	ldr	r3, [pc, #264]	@ (80027d0 <Servo_turn+0x2f8>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2b04      	cmp	r3, #4
 80026cc:	d10a      	bne.n	80026e4 <Servo_turn+0x20c>
 80026ce:	4b41      	ldr	r3, [pc, #260]	@ (80027d4 <Servo_turn+0x2fc>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80026d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026dc:	ee17 3a90 	vmov	r3, s15
 80026e0:	6393      	str	r3, [r2, #56]	@ 0x38
 80026e2:	e018      	b.n	8002716 <Servo_turn+0x23e>
 80026e4:	4b3a      	ldr	r3, [pc, #232]	@ (80027d0 <Servo_turn+0x2f8>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2b08      	cmp	r3, #8
 80026ea:	d10a      	bne.n	8002702 <Servo_turn+0x22a>
 80026ec:	4b39      	ldr	r3, [pc, #228]	@ (80027d4 <Servo_turn+0x2fc>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80026f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026fa:	ee17 3a90 	vmov	r3, s15
 80026fe:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002700:	e009      	b.n	8002716 <Servo_turn+0x23e>
 8002702:	4b34      	ldr	r3, [pc, #208]	@ (80027d4 <Servo_turn+0x2fc>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800270c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002710:	ee17 3a90 	vmov	r3, s15
 8002714:	6413      	str	r3, [r2, #64]	@ 0x40
	HAL_Delay(delay_time);
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	4618      	mov	r0, r3
 800271a:	f001 fb9b 	bl	8003e54 <HAL_Delay>
	for(float i=0;i<turning_time2;i+=turning_time2/100){
 800271e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002722:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80027cc <Servo_turn+0x2f4>
 8002726:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800272a:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800272e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002732:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
 8002736:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800273a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800273e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002746:	d4af      	bmi.n	80026a8 <Servo_turn+0x1d0>
 8002748:	e1dd      	b.n	8002b06 <Servo_turn+0x62e>
		}
}
else if(servo_number==3){
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2b03      	cmp	r3, #3
 800274e:	d16b      	bne.n	8002828 <Servo_turn+0x350>
	for(float i=0;i<turning_time2;i+=turning_time2/100){
 8002750:	f04f 0300 	mov.w	r3, #0
 8002754:	647b      	str	r3, [r7, #68]	@ 0x44
 8002756:	e05d      	b.n	8002814 <Servo_turn+0x33c>
			__HAL_TIM_SET_COMPARE(Servo3,Servo3_Channel,(uint32_t)(turning_t));
 8002758:	4b1f      	ldr	r3, [pc, #124]	@ (80027d8 <Servo_turn+0x300>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d10a      	bne.n	8002776 <Servo_turn+0x29e>
 8002760:	4b1e      	ldr	r3, [pc, #120]	@ (80027dc <Servo_turn+0x304>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800276a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800276e:	ee17 2a90 	vmov	r2, s15
 8002772:	635a      	str	r2, [r3, #52]	@ 0x34
 8002774:	e03e      	b.n	80027f4 <Servo_turn+0x31c>
 8002776:	4b18      	ldr	r3, [pc, #96]	@ (80027d8 <Servo_turn+0x300>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	2b04      	cmp	r3, #4
 800277c:	d10a      	bne.n	8002794 <Servo_turn+0x2bc>
 800277e:	4b17      	ldr	r3, [pc, #92]	@ (80027dc <Servo_turn+0x304>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002788:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800278c:	ee17 3a90 	vmov	r3, s15
 8002790:	6393      	str	r3, [r2, #56]	@ 0x38
 8002792:	e02f      	b.n	80027f4 <Servo_turn+0x31c>
 8002794:	4b10      	ldr	r3, [pc, #64]	@ (80027d8 <Servo_turn+0x300>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	2b08      	cmp	r3, #8
 800279a:	d121      	bne.n	80027e0 <Servo_turn+0x308>
 800279c:	4b0f      	ldr	r3, [pc, #60]	@ (80027dc <Servo_turn+0x304>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80027a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027aa:	ee17 3a90 	vmov	r3, s15
 80027ae:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80027b0:	e020      	b.n	80027f4 <Servo_turn+0x31c>
 80027b2:	bf00      	nop
 80027b4:	42b40000 	.word	0x42b40000
 80027b8:	447a0000 	.word	0x447a0000
 80027bc:	43340000 	.word	0x43340000
 80027c0:	42700000 	.word	0x42700000
 80027c4:	20000014 	.word	0x20000014
 80027c8:	20000010 	.word	0x20000010
 80027cc:	42c80000 	.word	0x42c80000
 80027d0:	200003a0 	.word	0x200003a0
 80027d4:	20000018 	.word	0x20000018
 80027d8:	20000020 	.word	0x20000020
 80027dc:	2000001c 	.word	0x2000001c
 80027e0:	4baa      	ldr	r3, [pc, #680]	@ (8002a8c <Servo_turn+0x5b4>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80027ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027ee:	ee17 3a90 	vmov	r3, s15
 80027f2:	6413      	str	r3, [r2, #64]	@ 0x40
	HAL_Delay(delay_time);
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	4618      	mov	r0, r3
 80027f8:	f001 fb2c 	bl	8003e54 <HAL_Delay>
	for(float i=0;i<turning_time2;i+=turning_time2/100){
 80027fc:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002800:	eddf 6aa3 	vldr	s13, [pc, #652]	@ 8002a90 <Servo_turn+0x5b8>
 8002804:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002808:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800280c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002810:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
 8002814:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8002818:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800281c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002824:	d498      	bmi.n	8002758 <Servo_turn+0x280>
 8002826:	e16e      	b.n	8002b06 <Servo_turn+0x62e>
		}
}
else{
	return 0;
 8002828:	f04f 0300 	mov.w	r3, #0
 800282c:	e16c      	b.n	8002b08 <Servo_turn+0x630>
}
	}
	else{
		float p=-turning_theta2;
 800282e:	edd7 7a08 	vldr	s15, [r7, #32]
 8002832:	eef1 7a67 	vneg.f32	s15, s15
 8002836:	edc7 7a07 	vstr	s15, [r7, #28]
			p=p/180;
 800283a:	ed97 7a07 	vldr	s14, [r7, #28]
 800283e:	eddf 6a95 	vldr	s13, [pc, #596]	@ 8002a94 <Servo_turn+0x5bc>
 8002842:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002846:	edc7 7a07 	vstr	s15, [r7, #28]
			p=p*250;
 800284a:	edd7 7a07 	vldr	s15, [r7, #28]
 800284e:	ed9f 7a92 	vldr	s14, [pc, #584]	@ 8002a98 <Servo_turn+0x5c0>
 8002852:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002856:	edc7 7a07 	vstr	s15, [r7, #28]
			int delay_time=0;
 800285a:	2300      	movs	r3, #0
 800285c:	61bb      	str	r3, [r7, #24]
			delay_time=(int)p;
 800285e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002862:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002866:	ee17 3a90 	vmov	r3, s15
 800286a:	61bb      	str	r3, [r7, #24]
	if(servo_number==1){
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2b01      	cmp	r3, #1
 8002870:	d164      	bne.n	800293c <Servo_turn+0x464>
		for(float i=0;i>turning_time2;i+=turning_time2/100){
 8002872:	f04f 0300 	mov.w	r3, #0
 8002876:	643b      	str	r3, [r7, #64]	@ 0x40
 8002878:	e056      	b.n	8002928 <Servo_turn+0x450>
			__HAL_TIM_SET_COMPARE(Servo1,Servo1_Channel,(uint32_t)(i+turning_t1));
 800287a:	4b88      	ldr	r3, [pc, #544]	@ (8002a9c <Servo_turn+0x5c4>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d10e      	bne.n	80028a0 <Servo_turn+0x3c8>
 8002882:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8002886:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800288a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800288e:	4b84      	ldr	r3, [pc, #528]	@ (8002aa0 <Servo_turn+0x5c8>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002898:	ee17 2a90 	vmov	r2, s15
 800289c:	635a      	str	r2, [r3, #52]	@ 0x34
 800289e:	e033      	b.n	8002908 <Servo_turn+0x430>
 80028a0:	4b7e      	ldr	r3, [pc, #504]	@ (8002a9c <Servo_turn+0x5c4>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2b04      	cmp	r3, #4
 80028a6:	d10e      	bne.n	80028c6 <Servo_turn+0x3ee>
 80028a8:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80028ac:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80028b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028b4:	4b7a      	ldr	r3, [pc, #488]	@ (8002aa0 <Servo_turn+0x5c8>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028be:	ee17 3a90 	vmov	r3, s15
 80028c2:	6393      	str	r3, [r2, #56]	@ 0x38
 80028c4:	e020      	b.n	8002908 <Servo_turn+0x430>
 80028c6:	4b75      	ldr	r3, [pc, #468]	@ (8002a9c <Servo_turn+0x5c4>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2b08      	cmp	r3, #8
 80028cc:	d10e      	bne.n	80028ec <Servo_turn+0x414>
 80028ce:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80028d2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80028d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028da:	4b71      	ldr	r3, [pc, #452]	@ (8002aa0 <Servo_turn+0x5c8>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028e4:	ee17 3a90 	vmov	r3, s15
 80028e8:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80028ea:	e00d      	b.n	8002908 <Servo_turn+0x430>
 80028ec:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80028f0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80028f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028f8:	4b69      	ldr	r3, [pc, #420]	@ (8002aa0 <Servo_turn+0x5c8>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002902:	ee17 3a90 	vmov	r3, s15
 8002906:	6413      	str	r3, [r2, #64]	@ 0x40
			HAL_Delay(delay_time);
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	4618      	mov	r0, r3
 800290c:	f001 faa2 	bl	8003e54 <HAL_Delay>
		for(float i=0;i>turning_time2;i+=turning_time2/100){
 8002910:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002914:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8002a90 <Servo_turn+0x5b8>
 8002918:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800291c:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8002920:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002924:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
 8002928:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800292c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002930:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002934:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002938:	dc9f      	bgt.n	800287a <Servo_turn+0x3a2>
 800293a:	e0e4      	b.n	8002b06 <Servo_turn+0x62e>
		}

	}
	else if(servo_number==2){
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2b02      	cmp	r3, #2
 8002940:	d164      	bne.n	8002a0c <Servo_turn+0x534>
		for(float i=0;i>turning_time2;i+=turning_time2/100){
 8002942:	f04f 0300 	mov.w	r3, #0
 8002946:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002948:	e056      	b.n	80029f8 <Servo_turn+0x520>
				__HAL_TIM_SET_COMPARE(Servo2,Servo2_Channel,(uint32_t)(i+turning_t1));
 800294a:	4b56      	ldr	r3, [pc, #344]	@ (8002aa4 <Servo_turn+0x5cc>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d10e      	bne.n	8002970 <Servo_turn+0x498>
 8002952:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002956:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800295a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800295e:	4b52      	ldr	r3, [pc, #328]	@ (8002aa8 <Servo_turn+0x5d0>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002968:	ee17 2a90 	vmov	r2, s15
 800296c:	635a      	str	r2, [r3, #52]	@ 0x34
 800296e:	e033      	b.n	80029d8 <Servo_turn+0x500>
 8002970:	4b4c      	ldr	r3, [pc, #304]	@ (8002aa4 <Servo_turn+0x5cc>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2b04      	cmp	r3, #4
 8002976:	d10e      	bne.n	8002996 <Servo_turn+0x4be>
 8002978:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800297c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002980:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002984:	4b48      	ldr	r3, [pc, #288]	@ (8002aa8 <Servo_turn+0x5d0>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800298e:	ee17 3a90 	vmov	r3, s15
 8002992:	6393      	str	r3, [r2, #56]	@ 0x38
 8002994:	e020      	b.n	80029d8 <Servo_turn+0x500>
 8002996:	4b43      	ldr	r3, [pc, #268]	@ (8002aa4 <Servo_turn+0x5cc>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2b08      	cmp	r3, #8
 800299c:	d10e      	bne.n	80029bc <Servo_turn+0x4e4>
 800299e:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80029a2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80029a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029aa:	4b3f      	ldr	r3, [pc, #252]	@ (8002aa8 <Servo_turn+0x5d0>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029b4:	ee17 3a90 	vmov	r3, s15
 80029b8:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80029ba:	e00d      	b.n	80029d8 <Servo_turn+0x500>
 80029bc:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80029c0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80029c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029c8:	4b37      	ldr	r3, [pc, #220]	@ (8002aa8 <Servo_turn+0x5d0>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029d2:	ee17 3a90 	vmov	r3, s15
 80029d6:	6413      	str	r3, [r2, #64]	@ 0x40
			HAL_Delay(delay_time);
 80029d8:	69bb      	ldr	r3, [r7, #24]
 80029da:	4618      	mov	r0, r3
 80029dc:	f001 fa3a 	bl	8003e54 <HAL_Delay>
		for(float i=0;i>turning_time2;i+=turning_time2/100){
 80029e0:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80029e4:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8002a90 <Servo_turn+0x5b8>
 80029e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029ec:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80029f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029f4:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
 80029f8:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80029fc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002a00:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a08:	dc9f      	bgt.n	800294a <Servo_turn+0x472>
 8002a0a:	e07c      	b.n	8002b06 <Servo_turn+0x62e>
			}
	}
	else if(servo_number==3){
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2b03      	cmp	r3, #3
 8002a10:	d176      	bne.n	8002b00 <Servo_turn+0x628>
		for(float i=0;i>turning_time2;i+=turning_time2/100){
 8002a12:	f04f 0300 	mov.w	r3, #0
 8002a16:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002a18:	e068      	b.n	8002aec <Servo_turn+0x614>
				__HAL_TIM_SET_COMPARE(Servo3,Servo3_Channel,(uint32_t)(i+turning_t1));
 8002a1a:	4b24      	ldr	r3, [pc, #144]	@ (8002aac <Servo_turn+0x5d4>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d10e      	bne.n	8002a40 <Servo_turn+0x568>
 8002a22:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8002a26:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002a2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a2e:	4b17      	ldr	r3, [pc, #92]	@ (8002a8c <Servo_turn+0x5b4>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a38:	ee17 2a90 	vmov	r2, s15
 8002a3c:	635a      	str	r2, [r3, #52]	@ 0x34
 8002a3e:	e045      	b.n	8002acc <Servo_turn+0x5f4>
 8002a40:	4b1a      	ldr	r3, [pc, #104]	@ (8002aac <Servo_turn+0x5d4>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2b04      	cmp	r3, #4
 8002a46:	d10e      	bne.n	8002a66 <Servo_turn+0x58e>
 8002a48:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8002a4c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002a50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a54:	4b0d      	ldr	r3, [pc, #52]	@ (8002a8c <Servo_turn+0x5b4>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a5e:	ee17 3a90 	vmov	r3, s15
 8002a62:	6393      	str	r3, [r2, #56]	@ 0x38
 8002a64:	e032      	b.n	8002acc <Servo_turn+0x5f4>
 8002a66:	4b11      	ldr	r3, [pc, #68]	@ (8002aac <Servo_turn+0x5d4>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2b08      	cmp	r3, #8
 8002a6c:	d120      	bne.n	8002ab0 <Servo_turn+0x5d8>
 8002a6e:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8002a72:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002a76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a7a:	4b04      	ldr	r3, [pc, #16]	@ (8002a8c <Servo_turn+0x5b4>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a84:	ee17 3a90 	vmov	r3, s15
 8002a88:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002a8a:	e01f      	b.n	8002acc <Servo_turn+0x5f4>
 8002a8c:	2000001c 	.word	0x2000001c
 8002a90:	42c80000 	.word	0x42c80000
 8002a94:	43340000 	.word	0x43340000
 8002a98:	437a0000 	.word	0x437a0000
 8002a9c:	20000014 	.word	0x20000014
 8002aa0:	20000010 	.word	0x20000010
 8002aa4:	200003a0 	.word	0x200003a0
 8002aa8:	20000018 	.word	0x20000018
 8002aac:	20000020 	.word	0x20000020
 8002ab0:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8002ab4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002ab8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002abc:	4b16      	ldr	r3, [pc, #88]	@ (8002b18 <Servo_turn+0x640>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ac6:	ee17 3a90 	vmov	r3, s15
 8002aca:	6413      	str	r3, [r2, #64]	@ 0x40
				HAL_Delay(delay_time);
 8002acc:	69bb      	ldr	r3, [r7, #24]
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f001 f9c0 	bl	8003e54 <HAL_Delay>
		for(float i=0;i>turning_time2;i+=turning_time2/100){
 8002ad4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002ad8:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8002b1c <Servo_turn+0x644>
 8002adc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ae0:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8002ae4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ae8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 8002aec:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8002af0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002af4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002af8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002afc:	dc8d      	bgt.n	8002a1a <Servo_turn+0x542>
 8002afe:	e002      	b.n	8002b06 <Servo_turn+0x62e>
		}
	}
	else{
		return 0;
 8002b00:	f04f 0300 	mov.w	r3, #0
 8002b04:	e000      	b.n	8002b08 <Servo_turn+0x630>
	}
		}


return turning_theta;
 8002b06:	68bb      	ldr	r3, [r7, #8]
}
 8002b08:	ee07 3a90 	vmov	s15, r3
 8002b0c:	eeb0 0a67 	vmov.f32	s0, s15
 8002b10:	3750      	adds	r7, #80	@ 0x50
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	2000001c 	.word	0x2000001c
 8002b1c:	42c80000 	.word	0x42c80000

08002b20 <Servo1_craw>:
	float init_data=Servo1_initial_data;
	float whe_w=0;
	whe_w=Servo_turn(1,init_data,turning_theta_0);
	return whe_w;
}
float Servo1_craw(float turning_theta_0){
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	ed87 0a01 	vstr	s0, [r7, #4]
		float craw_data=Servo1_craw_theta;
 8002b2a:	4b0b      	ldr	r3, [pc, #44]	@ (8002b58 <Servo1_craw+0x38>)
 8002b2c:	60fb      	str	r3, [r7, #12]
		float whe_w=0;
 8002b2e:	f04f 0300 	mov.w	r3, #0
 8002b32:	60bb      	str	r3, [r7, #8]
		whe_w=Servo_turn(1,craw_data,turning_theta_0);
 8002b34:	edd7 0a01 	vldr	s1, [r7, #4]
 8002b38:	ed97 0a03 	vldr	s0, [r7, #12]
 8002b3c:	2001      	movs	r0, #1
 8002b3e:	f7ff fccb 	bl	80024d8 <Servo_turn>
 8002b42:	ed87 0a02 	vstr	s0, [r7, #8]
		return whe_w;
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	ee07 3a90 	vmov	s15, r3
}
 8002b4c:	eeb0 0a67 	vmov.f32	s0, s15
 8002b50:	3710      	adds	r7, #16
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	41200000 	.word	0x41200000

08002b5c <Servo1_put>:
float Servo1_put(float turning_theta_0){
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	ed87 0a01 	vstr	s0, [r7, #4]
			float put_data=Servo1_put_down_theta;
 8002b66:	4b0b      	ldr	r3, [pc, #44]	@ (8002b94 <Servo1_put+0x38>)
 8002b68:	60fb      	str	r3, [r7, #12]
			float whe_w=0;
 8002b6a:	f04f 0300 	mov.w	r3, #0
 8002b6e:	60bb      	str	r3, [r7, #8]
			whe_w=Servo_turn(1,put_data,turning_theta_0);
 8002b70:	edd7 0a01 	vldr	s1, [r7, #4]
 8002b74:	ed97 0a03 	vldr	s0, [r7, #12]
 8002b78:	2001      	movs	r0, #1
 8002b7a:	f7ff fcad 	bl	80024d8 <Servo_turn>
 8002b7e:	ed87 0a02 	vstr	s0, [r7, #8]
			return whe_w;
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	ee07 3a90 	vmov	s15, r3
}
 8002b88:	eeb0 0a67 	vmov.f32	s0, s15
 8002b8c:	3710      	adds	r7, #16
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	42700000 	.word	0x42700000

08002b98 <Servo2_driving>:
		float init_data=Servo2_initial_data;
		float whe_w=0;
		whe_w=Servo_turn(2,init_data,turning_theta_0);
		return whe_w;
}
float Servo2_driving(float turning_theta_0){
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	ed87 0a01 	vstr	s0, [r7, #4]
			float drive_data=Servo2_driving_theta;
 8002ba2:	4b0b      	ldr	r3, [pc, #44]	@ (8002bd0 <Servo2_driving+0x38>)
 8002ba4:	60fb      	str	r3, [r7, #12]
			float whe_w=0;
 8002ba6:	f04f 0300 	mov.w	r3, #0
 8002baa:	60bb      	str	r3, [r7, #8]
			whe_w=Servo_turn(2,drive_data,turning_theta_0);
 8002bac:	edd7 0a01 	vldr	s1, [r7, #4]
 8002bb0:	ed97 0a03 	vldr	s0, [r7, #12]
 8002bb4:	2002      	movs	r0, #2
 8002bb6:	f7ff fc8f 	bl	80024d8 <Servo_turn>
 8002bba:	ed87 0a02 	vstr	s0, [r7, #8]
			return whe_w;
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	ee07 3a90 	vmov	s15, r3
}
 8002bc4:	eeb0 0a67 	vmov.f32	s0, s15
 8002bc8:	3710      	adds	r7, #16
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	41f00000 	.word	0x41f00000

08002bd4 <Servo2_puting>:
float Servo2_puting(float turning_theta_0){
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	ed87 0a01 	vstr	s0, [r7, #4]
			float put_data=Servo2_puting_theta;
 8002bde:	4b0b      	ldr	r3, [pc, #44]	@ (8002c0c <Servo2_puting+0x38>)
 8002be0:	60fb      	str	r3, [r7, #12]
			float whe_w=0;
 8002be2:	f04f 0300 	mov.w	r3, #0
 8002be6:	60bb      	str	r3, [r7, #8]
			whe_w=Servo_turn(2,put_data,turning_theta_0);
 8002be8:	edd7 0a01 	vldr	s1, [r7, #4]
 8002bec:	ed97 0a03 	vldr	s0, [r7, #12]
 8002bf0:	2002      	movs	r0, #2
 8002bf2:	f7ff fc71 	bl	80024d8 <Servo_turn>
 8002bf6:	ed87 0a02 	vstr	s0, [r7, #8]
			return whe_w;
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	ee07 3a90 	vmov	s15, r3
}
 8002c00:	eeb0 0a67 	vmov.f32	s0, s15
 8002c04:	3710      	adds	r7, #16
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	43020000 	.word	0x43020000

08002c10 <craw_up_trail>:
			float put_data=Servo3_puting_theta;
			float whe_w=0;
			whe_w=Servo_turn(3,put_data,turning_theta_0);
			return whe_w;
}
float craw_up_trail(int if_crow){
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
	if(if_crow==1){
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d12a      	bne.n	8002c74 <craw_up_trail+0x64>

		float turning_theta_crow_1_S2=Servo2_initial_data;
 8002c1e:	4b1a      	ldr	r3, [pc, #104]	@ (8002c88 <craw_up_trail+0x78>)
 8002c20:	60fb      	str	r3, [r7, #12]
		float turning_theta_crow_1_S1=Servo1_initial_data;
 8002c22:	4b1a      	ldr	r3, [pc, #104]	@ (8002c8c <craw_up_trail+0x7c>)
 8002c24:	60bb      	str	r3, [r7, #8]
		turning_theta_crow_1_S1=Servo1_put(turning_theta_crow_1_S1);
 8002c26:	ed97 0a02 	vldr	s0, [r7, #8]
 8002c2a:	f7ff ff97 	bl	8002b5c <Servo1_put>
 8002c2e:	ed87 0a02 	vstr	s0, [r7, #8]
		turning_theta_crow_1_S2=Servo_turn(2,60,25);
 8002c32:	eef3 0a09 	vmov.f32	s1, #57	@ 0x41c80000  25.0
 8002c36:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 8002c90 <craw_up_trail+0x80>
 8002c3a:	2002      	movs	r0, #2
 8002c3c:	f7ff fc4c 	bl	80024d8 <Servo_turn>
 8002c40:	ed87 0a03 	vstr	s0, [r7, #12]

		turning_theta_crow_1_S2=Servo2_puting(turning_theta_crow_1_S2);
 8002c44:	ed97 0a03 	vldr	s0, [r7, #12]
 8002c48:	f7ff ffc4 	bl	8002bd4 <Servo2_puting>
 8002c4c:	ed87 0a03 	vstr	s0, [r7, #12]
		turning_theta_crow_1_S1=Servo1_craw(turning_theta_crow_1_S1);
 8002c50:	ed97 0a02 	vldr	s0, [r7, #8]
 8002c54:	f7ff ff64 	bl	8002b20 <Servo1_craw>
 8002c58:	ed87 0a02 	vstr	s0, [r7, #8]
		turning_theta_crow_1_S2=Servo2_driving(turning_theta_crow_1_S2);
 8002c5c:	ed97 0a03 	vldr	s0, [r7, #12]
 8002c60:	f7ff ff9a 	bl	8002b98 <Servo2_driving>
 8002c64:	ed87 0a03 	vstr	s0, [r7, #12]
		craw_state=0;
 8002c68:	4b0a      	ldr	r3, [pc, #40]	@ (8002c94 <craw_up_trail+0x84>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	601a      	str	r2, [r3, #0]
		return 1;
 8002c6e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002c72:	e001      	b.n	8002c78 <craw_up_trail+0x68>
	}
	else return 0;
 8002c74:	f04f 0300 	mov.w	r3, #0
}
 8002c78:	ee07 3a90 	vmov	s15, r3
 8002c7c:	eeb0 0a67 	vmov.f32	s0, s15
 8002c80:	3710      	adds	r7, #16
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	41f00000 	.word	0x41f00000
 8002c8c:	41700000 	.word	0x41700000
 8002c90:	42700000 	.word	0x42700000
 8002c94:	20000394 	.word	0x20000394

08002c98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b083      	sub	sp, #12
 8002c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	607b      	str	r3, [r7, #4]
 8002ca2:	4b10      	ldr	r3, [pc, #64]	@ (8002ce4 <HAL_MspInit+0x4c>)
 8002ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ca6:	4a0f      	ldr	r2, [pc, #60]	@ (8002ce4 <HAL_MspInit+0x4c>)
 8002ca8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cac:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cae:	4b0d      	ldr	r3, [pc, #52]	@ (8002ce4 <HAL_MspInit+0x4c>)
 8002cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cb6:	607b      	str	r3, [r7, #4]
 8002cb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cba:	2300      	movs	r3, #0
 8002cbc:	603b      	str	r3, [r7, #0]
 8002cbe:	4b09      	ldr	r3, [pc, #36]	@ (8002ce4 <HAL_MspInit+0x4c>)
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc2:	4a08      	ldr	r2, [pc, #32]	@ (8002ce4 <HAL_MspInit+0x4c>)
 8002cc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cca:	4b06      	ldr	r3, [pc, #24]	@ (8002ce4 <HAL_MspInit+0x4c>)
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cd2:	603b      	str	r3, [r7, #0]
 8002cd4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cd6:	bf00      	nop
 8002cd8:	370c      	adds	r7, #12
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	40023800 	.word	0x40023800

08002ce8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002cec:	bf00      	nop
 8002cee:	e7fd      	b.n	8002cec <NMI_Handler+0x4>

08002cf0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002cf4:	bf00      	nop
 8002cf6:	e7fd      	b.n	8002cf4 <HardFault_Handler+0x4>

08002cf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002cfc:	bf00      	nop
 8002cfe:	e7fd      	b.n	8002cfc <MemManage_Handler+0x4>

08002d00 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d00:	b480      	push	{r7}
 8002d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d04:	bf00      	nop
 8002d06:	e7fd      	b.n	8002d04 <BusFault_Handler+0x4>

08002d08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d0c:	bf00      	nop
 8002d0e:	e7fd      	b.n	8002d0c <UsageFault_Handler+0x4>

08002d10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d14:	bf00      	nop
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr

08002d1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d22:	bf00      	nop
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr

08002d2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d30:	bf00      	nop
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr

08002d3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d3a:	b580      	push	{r7, lr}
 8002d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d3e:	f001 f869 	bl	8003e14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d42:	bf00      	nop
 8002d44:	bd80      	pop	{r7, pc}
	...

08002d48 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8002d4c:	4802      	ldr	r0, [pc, #8]	@ (8002d58 <DMA1_Stream0_IRQHandler+0x10>)
 8002d4e:	f001 fb4f 	bl	80043f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002d52:	bf00      	nop
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	200007cc 	.word	0x200007cc

08002d5c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8002d60:	4802      	ldr	r0, [pc, #8]	@ (8002d6c <DMA1_Stream2_IRQHandler+0x10>)
 8002d62:	f001 fb45 	bl	80043f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002d66:	bf00      	nop
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	2000070c 	.word	0x2000070c

08002d70 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8002d74:	4802      	ldr	r0, [pc, #8]	@ (8002d80 <DMA1_Stream4_IRQHandler+0x10>)
 8002d76:	f001 fb3b 	bl	80043f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002d7a:	bf00      	nop
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	2000076c 	.word	0x2000076c

08002d84 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8002d88:	4803      	ldr	r0, [pc, #12]	@ (8002d98 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8002d8a:	f002 ff91 	bl	8005cb0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 8002d8e:	4803      	ldr	r0, [pc, #12]	@ (8002d9c <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8002d90:	f002 ff8e 	bl	8005cb0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8002d94:	bf00      	nop
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	2000059c 	.word	0x2000059c
 8002d9c:	2000062c 	.word	0x2000062c

08002da0 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8002da4:	4802      	ldr	r0, [pc, #8]	@ (8002db0 <DMA1_Stream7_IRQHandler+0x10>)
 8002da6:	f001 fb23 	bl	80043f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8002daa:	bf00      	nop
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	2000082c 	.word	0x2000082c

08002db4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002db8:	4802      	ldr	r0, [pc, #8]	@ (8002dc4 <UART4_IRQHandler+0x10>)
 8002dba:	f003 ff37 	bl	8006c2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002dbe:	bf00      	nop
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	2000067c 	.word	0x2000067c

08002dc8 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002dcc:	4802      	ldr	r0, [pc, #8]	@ (8002dd8 <UART5_IRQHandler+0x10>)
 8002dce:	f003 ff2d 	bl	8006c2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8002dd2:	bf00      	nop
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	200006c4 	.word	0x200006c4

08002ddc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002de0:	4802      	ldr	r0, [pc, #8]	@ (8002dec <TIM7_IRQHandler+0x10>)
 8002de2:	f002 ff65 	bl	8005cb0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002de6:	bf00      	nop
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	20000554 	.word	0x20000554

08002df0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002df4:	4b06      	ldr	r3, [pc, #24]	@ (8002e10 <SystemInit+0x20>)
 8002df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dfa:	4a05      	ldr	r2, [pc, #20]	@ (8002e10 <SystemInit+0x20>)
 8002dfc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e04:	bf00      	nop
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr
 8002e0e:	bf00      	nop
 8002e10:	e000ed00 	.word	0xe000ed00

08002e14 <MX_TIM1_Init>:
TIM_HandleTypeDef htim10;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b096      	sub	sp, #88	@ 0x58
 8002e18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e1a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002e1e:	2200      	movs	r2, #0
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	605a      	str	r2, [r3, #4]
 8002e24:	609a      	str	r2, [r3, #8]
 8002e26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e28:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	601a      	str	r2, [r3, #0]
 8002e30:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e36:	2200      	movs	r2, #0
 8002e38:	601a      	str	r2, [r3, #0]
 8002e3a:	605a      	str	r2, [r3, #4]
 8002e3c:	609a      	str	r2, [r3, #8]
 8002e3e:	60da      	str	r2, [r3, #12]
 8002e40:	611a      	str	r2, [r3, #16]
 8002e42:	615a      	str	r2, [r3, #20]
 8002e44:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002e46:	1d3b      	adds	r3, r7, #4
 8002e48:	2220      	movs	r2, #32
 8002e4a:	2100      	movs	r1, #0
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f005 f995 	bl	800817c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002e52:	4b4a      	ldr	r3, [pc, #296]	@ (8002f7c <MX_TIM1_Init+0x168>)
 8002e54:	4a4a      	ldr	r2, [pc, #296]	@ (8002f80 <MX_TIM1_Init+0x16c>)
 8002e56:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8002e58:	4b48      	ldr	r3, [pc, #288]	@ (8002f7c <MX_TIM1_Init+0x168>)
 8002e5a:	2247      	movs	r2, #71	@ 0x47
 8002e5c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e5e:	4b47      	ldr	r3, [pc, #284]	@ (8002f7c <MX_TIM1_Init+0x168>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000-1;
 8002e64:	4b45      	ldr	r3, [pc, #276]	@ (8002f7c <MX_TIM1_Init+0x168>)
 8002e66:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8002e6a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e6c:	4b43      	ldr	r3, [pc, #268]	@ (8002f7c <MX_TIM1_Init+0x168>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002e72:	4b42      	ldr	r3, [pc, #264]	@ (8002f7c <MX_TIM1_Init+0x168>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002e78:	4b40      	ldr	r3, [pc, #256]	@ (8002f7c <MX_TIM1_Init+0x168>)
 8002e7a:	2280      	movs	r2, #128	@ 0x80
 8002e7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002e7e:	483f      	ldr	r0, [pc, #252]	@ (8002f7c <MX_TIM1_Init+0x168>)
 8002e80:	f002 fb98 	bl	80055b4 <HAL_TIM_Base_Init>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002e8a:	f7ff f82b 	bl	8001ee4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e92:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002e94:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002e98:	4619      	mov	r1, r3
 8002e9a:	4838      	ldr	r0, [pc, #224]	@ (8002f7c <MX_TIM1_Init+0x168>)
 8002e9c:	f003 f8ba 	bl	8006014 <HAL_TIM_ConfigClockSource>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d001      	beq.n	8002eaa <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002ea6:	f7ff f81d 	bl	8001ee4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002eaa:	4834      	ldr	r0, [pc, #208]	@ (8002f7c <MX_TIM1_Init+0x168>)
 8002eac:	f002 fcaa 	bl	8005804 <HAL_TIM_PWM_Init>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d001      	beq.n	8002eba <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002eb6:	f7ff f815 	bl	8001ee4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002ec2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	482c      	ldr	r0, [pc, #176]	@ (8002f7c <MX_TIM1_Init+0x168>)
 8002eca:	f003 fcaf 	bl	800682c <HAL_TIMEx_MasterConfigSynchronization>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d001      	beq.n	8002ed8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002ed4:	f7ff f806 	bl	8001ee4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ed8:	2360      	movs	r3, #96	@ 0x60
 8002eda:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002edc:	2300      	movs	r3, #0
 8002ede:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002eec:	2300      	movs	r3, #0
 8002eee:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ef4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ef8:	2200      	movs	r2, #0
 8002efa:	4619      	mov	r1, r3
 8002efc:	481f      	ldr	r0, [pc, #124]	@ (8002f7c <MX_TIM1_Init+0x168>)
 8002efe:	f002 ffc7 	bl	8005e90 <HAL_TIM_PWM_ConfigChannel>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d001      	beq.n	8002f0c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002f08:	f7fe ffec 	bl	8001ee4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002f0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f10:	2204      	movs	r2, #4
 8002f12:	4619      	mov	r1, r3
 8002f14:	4819      	ldr	r0, [pc, #100]	@ (8002f7c <MX_TIM1_Init+0x168>)
 8002f16:	f002 ffbb 	bl	8005e90 <HAL_TIM_PWM_ConfigChannel>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d001      	beq.n	8002f24 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8002f20:	f7fe ffe0 	bl	8001ee4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002f24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f28:	2208      	movs	r2, #8
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	4813      	ldr	r0, [pc, #76]	@ (8002f7c <MX_TIM1_Init+0x168>)
 8002f2e:	f002 ffaf 	bl	8005e90 <HAL_TIM_PWM_ConfigChannel>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d001      	beq.n	8002f3c <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8002f38:	f7fe ffd4 	bl	8001ee4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002f40:	2300      	movs	r3, #0
 8002f42:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002f44:	2300      	movs	r3, #0
 8002f46:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002f50:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002f54:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002f56:	2300      	movs	r3, #0
 8002f58:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002f5a:	1d3b      	adds	r3, r7, #4
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	4807      	ldr	r0, [pc, #28]	@ (8002f7c <MX_TIM1_Init+0x168>)
 8002f60:	f003 fce0 	bl	8006924 <HAL_TIMEx_ConfigBreakDeadTime>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d001      	beq.n	8002f6e <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8002f6a:	f7fe ffbb 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002f6e:	4803      	ldr	r0, [pc, #12]	@ (8002f7c <MX_TIM1_Init+0x168>)
 8002f70:	f000 fbe8 	bl	8003744 <HAL_TIM_MspPostInit>

}
 8002f74:	bf00      	nop
 8002f76:	3758      	adds	r7, #88	@ 0x58
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	200003a4 	.word	0x200003a4
 8002f80:	40010000 	.word	0x40010000

08002f84 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b08c      	sub	sp, #48	@ 0x30
 8002f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002f8a:	f107 030c 	add.w	r3, r7, #12
 8002f8e:	2224      	movs	r2, #36	@ 0x24
 8002f90:	2100      	movs	r1, #0
 8002f92:	4618      	mov	r0, r3
 8002f94:	f005 f8f2 	bl	800817c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f98:	1d3b      	adds	r3, r7, #4
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	601a      	str	r2, [r3, #0]
 8002f9e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002fa0:	4b21      	ldr	r3, [pc, #132]	@ (8003028 <MX_TIM2_Init+0xa4>)
 8002fa2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002fa6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002fa8:	4b1f      	ldr	r3, [pc, #124]	@ (8003028 <MX_TIM2_Init+0xa4>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fae:	4b1e      	ldr	r3, [pc, #120]	@ (8003028 <MX_TIM2_Init+0xa4>)
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002fb4:	4b1c      	ldr	r3, [pc, #112]	@ (8003028 <MX_TIM2_Init+0xa4>)
 8002fb6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002fba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fbc:	4b1a      	ldr	r3, [pc, #104]	@ (8003028 <MX_TIM2_Init+0xa4>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002fc2:	4b19      	ldr	r3, [pc, #100]	@ (8003028 <MX_TIM2_Init+0xa4>)
 8002fc4:	2280      	movs	r2, #128	@ 0x80
 8002fc6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002fc8:	2303      	movs	r3, #3
 8002fca:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002fec:	f107 030c 	add.w	r3, r7, #12
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	480d      	ldr	r0, [pc, #52]	@ (8003028 <MX_TIM2_Init+0xa4>)
 8002ff4:	f002 fd28 	bl	8005a48 <HAL_TIM_Encoder_Init>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002ffe:	f7fe ff71 	bl	8001ee4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003002:	2300      	movs	r3, #0
 8003004:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003006:	2300      	movs	r3, #0
 8003008:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800300a:	1d3b      	adds	r3, r7, #4
 800300c:	4619      	mov	r1, r3
 800300e:	4806      	ldr	r0, [pc, #24]	@ (8003028 <MX_TIM2_Init+0xa4>)
 8003010:	f003 fc0c 	bl	800682c <HAL_TIMEx_MasterConfigSynchronization>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	d001      	beq.n	800301e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800301a:	f7fe ff63 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800301e:	bf00      	nop
 8003020:	3730      	adds	r7, #48	@ 0x30
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	200003ec 	.word	0x200003ec

0800302c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b086      	sub	sp, #24
 8003030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003032:	f107 0308 	add.w	r3, r7, #8
 8003036:	2200      	movs	r2, #0
 8003038:	601a      	str	r2, [r3, #0]
 800303a:	605a      	str	r2, [r3, #4]
 800303c:	609a      	str	r2, [r3, #8]
 800303e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003040:	463b      	mov	r3, r7
 8003042:	2200      	movs	r2, #0
 8003044:	601a      	str	r2, [r3, #0]
 8003046:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003048:	4b1d      	ldr	r3, [pc, #116]	@ (80030c0 <MX_TIM3_Init+0x94>)
 800304a:	4a1e      	ldr	r2, [pc, #120]	@ (80030c4 <MX_TIM3_Init+0x98>)
 800304c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 800304e:	4b1c      	ldr	r3, [pc, #112]	@ (80030c0 <MX_TIM3_Init+0x94>)
 8003050:	2247      	movs	r2, #71	@ 0x47
 8003052:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003054:	4b1a      	ldr	r3, [pc, #104]	@ (80030c0 <MX_TIM3_Init+0x94>)
 8003056:	2200      	movs	r2, #0
 8003058:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800305a:	4b19      	ldr	r3, [pc, #100]	@ (80030c0 <MX_TIM3_Init+0x94>)
 800305c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003060:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003062:	4b17      	ldr	r3, [pc, #92]	@ (80030c0 <MX_TIM3_Init+0x94>)
 8003064:	2200      	movs	r2, #0
 8003066:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003068:	4b15      	ldr	r3, [pc, #84]	@ (80030c0 <MX_TIM3_Init+0x94>)
 800306a:	2200      	movs	r2, #0
 800306c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800306e:	4814      	ldr	r0, [pc, #80]	@ (80030c0 <MX_TIM3_Init+0x94>)
 8003070:	f002 faa0 	bl	80055b4 <HAL_TIM_Base_Init>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d001      	beq.n	800307e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800307a:	f7fe ff33 	bl	8001ee4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800307e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003082:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003084:	f107 0308 	add.w	r3, r7, #8
 8003088:	4619      	mov	r1, r3
 800308a:	480d      	ldr	r0, [pc, #52]	@ (80030c0 <MX_TIM3_Init+0x94>)
 800308c:	f002 ffc2 	bl	8006014 <HAL_TIM_ConfigClockSource>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d001      	beq.n	800309a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8003096:	f7fe ff25 	bl	8001ee4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800309a:	2300      	movs	r3, #0
 800309c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800309e:	2300      	movs	r3, #0
 80030a0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80030a2:	463b      	mov	r3, r7
 80030a4:	4619      	mov	r1, r3
 80030a6:	4806      	ldr	r0, [pc, #24]	@ (80030c0 <MX_TIM3_Init+0x94>)
 80030a8:	f003 fbc0 	bl	800682c <HAL_TIMEx_MasterConfigSynchronization>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d001      	beq.n	80030b6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80030b2:	f7fe ff17 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80030b6:	bf00      	nop
 80030b8:	3718      	adds	r7, #24
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	20000434 	.word	0x20000434
 80030c4:	40000400 	.word	0x40000400

080030c8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b08c      	sub	sp, #48	@ 0x30
 80030cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80030ce:	f107 030c 	add.w	r3, r7, #12
 80030d2:	2224      	movs	r2, #36	@ 0x24
 80030d4:	2100      	movs	r1, #0
 80030d6:	4618      	mov	r0, r3
 80030d8:	f005 f850 	bl	800817c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030dc:	1d3b      	adds	r3, r7, #4
 80030de:	2200      	movs	r2, #0
 80030e0:	601a      	str	r2, [r3, #0]
 80030e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80030e4:	4b20      	ldr	r3, [pc, #128]	@ (8003168 <MX_TIM4_Init+0xa0>)
 80030e6:	4a21      	ldr	r2, [pc, #132]	@ (800316c <MX_TIM4_Init+0xa4>)
 80030e8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80030ea:	4b1f      	ldr	r3, [pc, #124]	@ (8003168 <MX_TIM4_Init+0xa0>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030f0:	4b1d      	ldr	r3, [pc, #116]	@ (8003168 <MX_TIM4_Init+0xa0>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80030f6:	4b1c      	ldr	r3, [pc, #112]	@ (8003168 <MX_TIM4_Init+0xa0>)
 80030f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80030fc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030fe:	4b1a      	ldr	r3, [pc, #104]	@ (8003168 <MX_TIM4_Init+0xa0>)
 8003100:	2200      	movs	r2, #0
 8003102:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003104:	4b18      	ldr	r3, [pc, #96]	@ (8003168 <MX_TIM4_Init+0xa0>)
 8003106:	2280      	movs	r2, #128	@ 0x80
 8003108:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800310a:	2303      	movs	r3, #3
 800310c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800310e:	2300      	movs	r3, #0
 8003110:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003112:	2301      	movs	r3, #1
 8003114:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003116:	2300      	movs	r3, #0
 8003118:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800311a:	2300      	movs	r3, #0
 800311c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800311e:	2300      	movs	r3, #0
 8003120:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003122:	2301      	movs	r3, #1
 8003124:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003126:	2300      	movs	r3, #0
 8003128:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800312a:	2300      	movs	r3, #0
 800312c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800312e:	f107 030c 	add.w	r3, r7, #12
 8003132:	4619      	mov	r1, r3
 8003134:	480c      	ldr	r0, [pc, #48]	@ (8003168 <MX_TIM4_Init+0xa0>)
 8003136:	f002 fc87 	bl	8005a48 <HAL_TIM_Encoder_Init>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d001      	beq.n	8003144 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8003140:	f7fe fed0 	bl	8001ee4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003144:	2300      	movs	r3, #0
 8003146:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003148:	2300      	movs	r3, #0
 800314a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800314c:	1d3b      	adds	r3, r7, #4
 800314e:	4619      	mov	r1, r3
 8003150:	4805      	ldr	r0, [pc, #20]	@ (8003168 <MX_TIM4_Init+0xa0>)
 8003152:	f003 fb6b 	bl	800682c <HAL_TIMEx_MasterConfigSynchronization>
 8003156:	4603      	mov	r3, r0
 8003158:	2b00      	cmp	r3, #0
 800315a:	d001      	beq.n	8003160 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800315c:	f7fe fec2 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003160:	bf00      	nop
 8003162:	3730      	adds	r7, #48	@ 0x30
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}
 8003168:	2000047c 	.word	0x2000047c
 800316c:	40000800 	.word	0x40000800

08003170 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b08e      	sub	sp, #56	@ 0x38
 8003174:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003176:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800317a:	2200      	movs	r2, #0
 800317c:	601a      	str	r2, [r3, #0]
 800317e:	605a      	str	r2, [r3, #4]
 8003180:	609a      	str	r2, [r3, #8]
 8003182:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003184:	f107 0320 	add.w	r3, r7, #32
 8003188:	2200      	movs	r2, #0
 800318a:	601a      	str	r2, [r3, #0]
 800318c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800318e:	1d3b      	adds	r3, r7, #4
 8003190:	2200      	movs	r2, #0
 8003192:	601a      	str	r2, [r3, #0]
 8003194:	605a      	str	r2, [r3, #4]
 8003196:	609a      	str	r2, [r3, #8]
 8003198:	60da      	str	r2, [r3, #12]
 800319a:	611a      	str	r2, [r3, #16]
 800319c:	615a      	str	r2, [r3, #20]
 800319e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80031a0:	4b32      	ldr	r3, [pc, #200]	@ (800326c <MX_TIM5_Init+0xfc>)
 80031a2:	4a33      	ldr	r2, [pc, #204]	@ (8003270 <MX_TIM5_Init+0x100>)
 80031a4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80031a6:	4b31      	ldr	r3, [pc, #196]	@ (800326c <MX_TIM5_Init+0xfc>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031ac:	4b2f      	ldr	r3, [pc, #188]	@ (800326c <MX_TIM5_Init+0xfc>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 720-1;
 80031b2:	4b2e      	ldr	r3, [pc, #184]	@ (800326c <MX_TIM5_Init+0xfc>)
 80031b4:	f240 22cf 	movw	r2, #719	@ 0x2cf
 80031b8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031ba:	4b2c      	ldr	r3, [pc, #176]	@ (800326c <MX_TIM5_Init+0xfc>)
 80031bc:	2200      	movs	r2, #0
 80031be:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80031c0:	4b2a      	ldr	r3, [pc, #168]	@ (800326c <MX_TIM5_Init+0xfc>)
 80031c2:	2280      	movs	r2, #128	@ 0x80
 80031c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80031c6:	4829      	ldr	r0, [pc, #164]	@ (800326c <MX_TIM5_Init+0xfc>)
 80031c8:	f002 f9f4 	bl	80055b4 <HAL_TIM_Base_Init>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 80031d2:	f7fe fe87 	bl	8001ee4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80031da:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80031dc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80031e0:	4619      	mov	r1, r3
 80031e2:	4822      	ldr	r0, [pc, #136]	@ (800326c <MX_TIM5_Init+0xfc>)
 80031e4:	f002 ff16 	bl	8006014 <HAL_TIM_ConfigClockSource>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 80031ee:	f7fe fe79 	bl	8001ee4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80031f2:	481e      	ldr	r0, [pc, #120]	@ (800326c <MX_TIM5_Init+0xfc>)
 80031f4:	f002 fb06 	bl	8005804 <HAL_TIM_PWM_Init>
 80031f8:	4603      	mov	r3, r0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d001      	beq.n	8003202 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 80031fe:	f7fe fe71 	bl	8001ee4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003202:	2300      	movs	r3, #0
 8003204:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003206:	2300      	movs	r3, #0
 8003208:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800320a:	f107 0320 	add.w	r3, r7, #32
 800320e:	4619      	mov	r1, r3
 8003210:	4816      	ldr	r0, [pc, #88]	@ (800326c <MX_TIM5_Init+0xfc>)
 8003212:	f003 fb0b 	bl	800682c <HAL_TIMEx_MasterConfigSynchronization>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800321c:	f7fe fe62 	bl	8001ee4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003220:	2360      	movs	r3, #96	@ 0x60
 8003222:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003224:	2300      	movs	r3, #0
 8003226:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003228:	2300      	movs	r3, #0
 800322a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800322c:	2300      	movs	r3, #0
 800322e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003230:	1d3b      	adds	r3, r7, #4
 8003232:	2208      	movs	r2, #8
 8003234:	4619      	mov	r1, r3
 8003236:	480d      	ldr	r0, [pc, #52]	@ (800326c <MX_TIM5_Init+0xfc>)
 8003238:	f002 fe2a 	bl	8005e90 <HAL_TIM_PWM_ConfigChannel>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d001      	beq.n	8003246 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8003242:	f7fe fe4f 	bl	8001ee4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003246:	1d3b      	adds	r3, r7, #4
 8003248:	220c      	movs	r2, #12
 800324a:	4619      	mov	r1, r3
 800324c:	4807      	ldr	r0, [pc, #28]	@ (800326c <MX_TIM5_Init+0xfc>)
 800324e:	f002 fe1f 	bl	8005e90 <HAL_TIM_PWM_ConfigChannel>
 8003252:	4603      	mov	r3, r0
 8003254:	2b00      	cmp	r3, #0
 8003256:	d001      	beq.n	800325c <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 8003258:	f7fe fe44 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800325c:	4803      	ldr	r0, [pc, #12]	@ (800326c <MX_TIM5_Init+0xfc>)
 800325e:	f000 fa71 	bl	8003744 <HAL_TIM_MspPostInit>

}
 8003262:	bf00      	nop
 8003264:	3738      	adds	r7, #56	@ 0x38
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	200004c4 	.word	0x200004c4
 8003270:	40000c00 	.word	0x40000c00

08003274 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800327a:	463b      	mov	r3, r7
 800327c:	2200      	movs	r2, #0
 800327e:	601a      	str	r2, [r3, #0]
 8003280:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003282:	4b15      	ldr	r3, [pc, #84]	@ (80032d8 <MX_TIM6_Init+0x64>)
 8003284:	4a15      	ldr	r2, [pc, #84]	@ (80032dc <MX_TIM6_Init+0x68>)
 8003286:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7200-1;
 8003288:	4b13      	ldr	r3, [pc, #76]	@ (80032d8 <MX_TIM6_Init+0x64>)
 800328a:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800328e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003290:	4b11      	ldr	r3, [pc, #68]	@ (80032d8 <MX_TIM6_Init+0x64>)
 8003292:	2200      	movs	r2, #0
 8003294:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 8003296:	4b10      	ldr	r3, [pc, #64]	@ (80032d8 <MX_TIM6_Init+0x64>)
 8003298:	f242 720f 	movw	r2, #9999	@ 0x270f
 800329c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800329e:	4b0e      	ldr	r3, [pc, #56]	@ (80032d8 <MX_TIM6_Init+0x64>)
 80032a0:	2280      	movs	r2, #128	@ 0x80
 80032a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80032a4:	480c      	ldr	r0, [pc, #48]	@ (80032d8 <MX_TIM6_Init+0x64>)
 80032a6:	f002 f985 	bl	80055b4 <HAL_TIM_Base_Init>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d001      	beq.n	80032b4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80032b0:	f7fe fe18 	bl	8001ee4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032b4:	2300      	movs	r3, #0
 80032b6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032b8:	2300      	movs	r3, #0
 80032ba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80032bc:	463b      	mov	r3, r7
 80032be:	4619      	mov	r1, r3
 80032c0:	4805      	ldr	r0, [pc, #20]	@ (80032d8 <MX_TIM6_Init+0x64>)
 80032c2:	f003 fab3 	bl	800682c <HAL_TIMEx_MasterConfigSynchronization>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d001      	beq.n	80032d0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80032cc:	f7fe fe0a 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80032d0:	bf00      	nop
 80032d2:	3708      	adds	r7, #8
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	2000050c 	.word	0x2000050c
 80032dc:	40001000 	.word	0x40001000

080032e0 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032e6:	463b      	mov	r3, r7
 80032e8:	2200      	movs	r2, #0
 80032ea:	601a      	str	r2, [r3, #0]
 80032ec:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80032ee:	4b15      	ldr	r3, [pc, #84]	@ (8003344 <MX_TIM7_Init+0x64>)
 80032f0:	4a15      	ldr	r2, [pc, #84]	@ (8003348 <MX_TIM7_Init+0x68>)
 80032f2:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7200-1;
 80032f4:	4b13      	ldr	r3, [pc, #76]	@ (8003344 <MX_TIM7_Init+0x64>)
 80032f6:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80032fa:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032fc:	4b11      	ldr	r3, [pc, #68]	@ (8003344 <MX_TIM7_Init+0x64>)
 80032fe:	2200      	movs	r2, #0
 8003300:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 500-1;
 8003302:	4b10      	ldr	r3, [pc, #64]	@ (8003344 <MX_TIM7_Init+0x64>)
 8003304:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8003308:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800330a:	4b0e      	ldr	r3, [pc, #56]	@ (8003344 <MX_TIM7_Init+0x64>)
 800330c:	2280      	movs	r2, #128	@ 0x80
 800330e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003310:	480c      	ldr	r0, [pc, #48]	@ (8003344 <MX_TIM7_Init+0x64>)
 8003312:	f002 f94f 	bl	80055b4 <HAL_TIM_Base_Init>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d001      	beq.n	8003320 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 800331c:	f7fe fde2 	bl	8001ee4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003320:	2300      	movs	r3, #0
 8003322:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003324:	2300      	movs	r3, #0
 8003326:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003328:	463b      	mov	r3, r7
 800332a:	4619      	mov	r1, r3
 800332c:	4805      	ldr	r0, [pc, #20]	@ (8003344 <MX_TIM7_Init+0x64>)
 800332e:	f003 fa7d 	bl	800682c <HAL_TIMEx_MasterConfigSynchronization>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d001      	beq.n	800333c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8003338:	f7fe fdd4 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800333c:	bf00      	nop
 800333e:	3708      	adds	r7, #8
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	20000554 	.word	0x20000554
 8003348:	40001400 	.word	0x40001400

0800334c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b086      	sub	sp, #24
 8003350:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003352:	f107 0308 	add.w	r3, r7, #8
 8003356:	2200      	movs	r2, #0
 8003358:	601a      	str	r2, [r3, #0]
 800335a:	605a      	str	r2, [r3, #4]
 800335c:	609a      	str	r2, [r3, #8]
 800335e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003360:	463b      	mov	r3, r7
 8003362:	2200      	movs	r2, #0
 8003364:	601a      	str	r2, [r3, #0]
 8003366:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003368:	4b1e      	ldr	r3, [pc, #120]	@ (80033e4 <MX_TIM8_Init+0x98>)
 800336a:	4a1f      	ldr	r2, [pc, #124]	@ (80033e8 <MX_TIM8_Init+0x9c>)
 800336c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800336e:	4b1d      	ldr	r3, [pc, #116]	@ (80033e4 <MX_TIM8_Init+0x98>)
 8003370:	2200      	movs	r2, #0
 8003372:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003374:	4b1b      	ldr	r3, [pc, #108]	@ (80033e4 <MX_TIM8_Init+0x98>)
 8003376:	2200      	movs	r2, #0
 8003378:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 720-1;
 800337a:	4b1a      	ldr	r3, [pc, #104]	@ (80033e4 <MX_TIM8_Init+0x98>)
 800337c:	f240 22cf 	movw	r2, #719	@ 0x2cf
 8003380:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003382:	4b18      	ldr	r3, [pc, #96]	@ (80033e4 <MX_TIM8_Init+0x98>)
 8003384:	2200      	movs	r2, #0
 8003386:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003388:	4b16      	ldr	r3, [pc, #88]	@ (80033e4 <MX_TIM8_Init+0x98>)
 800338a:	2200      	movs	r2, #0
 800338c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800338e:	4b15      	ldr	r3, [pc, #84]	@ (80033e4 <MX_TIM8_Init+0x98>)
 8003390:	2280      	movs	r2, #128	@ 0x80
 8003392:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003394:	4813      	ldr	r0, [pc, #76]	@ (80033e4 <MX_TIM8_Init+0x98>)
 8003396:	f002 f90d 	bl	80055b4 <HAL_TIM_Base_Init>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d001      	beq.n	80033a4 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 80033a0:	f7fe fda0 	bl	8001ee4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80033aa:	f107 0308 	add.w	r3, r7, #8
 80033ae:	4619      	mov	r1, r3
 80033b0:	480c      	ldr	r0, [pc, #48]	@ (80033e4 <MX_TIM8_Init+0x98>)
 80033b2:	f002 fe2f 	bl	8006014 <HAL_TIM_ConfigClockSource>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d001      	beq.n	80033c0 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 80033bc:	f7fe fd92 	bl	8001ee4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033c0:	2300      	movs	r3, #0
 80033c2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033c4:	2300      	movs	r3, #0
 80033c6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80033c8:	463b      	mov	r3, r7
 80033ca:	4619      	mov	r1, r3
 80033cc:	4805      	ldr	r0, [pc, #20]	@ (80033e4 <MX_TIM8_Init+0x98>)
 80033ce:	f003 fa2d 	bl	800682c <HAL_TIMEx_MasterConfigSynchronization>
 80033d2:	4603      	mov	r3, r0
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d001      	beq.n	80033dc <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 80033d8:	f7fe fd84 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80033dc:	bf00      	nop
 80033de:	3718      	adds	r7, #24
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	2000059c 	.word	0x2000059c
 80033e8:	40010400 	.word	0x40010400

080033ec <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80033f0:	4b0e      	ldr	r3, [pc, #56]	@ (800342c <MX_TIM10_Init+0x40>)
 80033f2:	4a0f      	ldr	r2, [pc, #60]	@ (8003430 <MX_TIM10_Init+0x44>)
 80033f4:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 72-1;
 80033f6:	4b0d      	ldr	r3, [pc, #52]	@ (800342c <MX_TIM10_Init+0x40>)
 80033f8:	2247      	movs	r2, #71	@ 0x47
 80033fa:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033fc:	4b0b      	ldr	r3, [pc, #44]	@ (800342c <MX_TIM10_Init+0x40>)
 80033fe:	2200      	movs	r2, #0
 8003400:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8003402:	4b0a      	ldr	r3, [pc, #40]	@ (800342c <MX_TIM10_Init+0x40>)
 8003404:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003408:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800340a:	4b08      	ldr	r3, [pc, #32]	@ (800342c <MX_TIM10_Init+0x40>)
 800340c:	2200      	movs	r2, #0
 800340e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003410:	4b06      	ldr	r3, [pc, #24]	@ (800342c <MX_TIM10_Init+0x40>)
 8003412:	2200      	movs	r2, #0
 8003414:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8003416:	4805      	ldr	r0, [pc, #20]	@ (800342c <MX_TIM10_Init+0x40>)
 8003418:	f002 f8cc 	bl	80055b4 <HAL_TIM_Base_Init>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d001      	beq.n	8003426 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8003422:	f7fe fd5f 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8003426:	bf00      	nop
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	200005e4 	.word	0x200005e4
 8003430:	40014400 	.word	0x40014400

08003434 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800343a:	463b      	mov	r3, r7
 800343c:	2200      	movs	r2, #0
 800343e:	601a      	str	r2, [r3, #0]
 8003440:	605a      	str	r2, [r3, #4]
 8003442:	609a      	str	r2, [r3, #8]
 8003444:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8003446:	4b16      	ldr	r3, [pc, #88]	@ (80034a0 <MX_TIM12_Init+0x6c>)
 8003448:	4a16      	ldr	r2, [pc, #88]	@ (80034a4 <MX_TIM12_Init+0x70>)
 800344a:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 7200-1;
 800344c:	4b14      	ldr	r3, [pc, #80]	@ (80034a0 <MX_TIM12_Init+0x6c>)
 800344e:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8003452:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003454:	4b12      	ldr	r3, [pc, #72]	@ (80034a0 <MX_TIM12_Init+0x6c>)
 8003456:	2200      	movs	r2, #0
 8003458:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 20000-1;
 800345a:	4b11      	ldr	r3, [pc, #68]	@ (80034a0 <MX_TIM12_Init+0x6c>)
 800345c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8003460:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003462:	4b0f      	ldr	r3, [pc, #60]	@ (80034a0 <MX_TIM12_Init+0x6c>)
 8003464:	2200      	movs	r2, #0
 8003466:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003468:	4b0d      	ldr	r3, [pc, #52]	@ (80034a0 <MX_TIM12_Init+0x6c>)
 800346a:	2280      	movs	r2, #128	@ 0x80
 800346c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 800346e:	480c      	ldr	r0, [pc, #48]	@ (80034a0 <MX_TIM12_Init+0x6c>)
 8003470:	f002 f8a0 	bl	80055b4 <HAL_TIM_Base_Init>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d001      	beq.n	800347e <MX_TIM12_Init+0x4a>
  {
    Error_Handler();
 800347a:	f7fe fd33 	bl	8001ee4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800347e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003482:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8003484:	463b      	mov	r3, r7
 8003486:	4619      	mov	r1, r3
 8003488:	4805      	ldr	r0, [pc, #20]	@ (80034a0 <MX_TIM12_Init+0x6c>)
 800348a:	f002 fdc3 	bl	8006014 <HAL_TIM_ConfigClockSource>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d001      	beq.n	8003498 <MX_TIM12_Init+0x64>
  {
    Error_Handler();
 8003494:	f7fe fd26 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 8003498:	bf00      	nop
 800349a:	3710      	adds	r7, #16
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	2000062c 	.word	0x2000062c
 80034a4:	40001800 	.word	0x40001800

080034a8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b08a      	sub	sp, #40	@ 0x28
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a5c      	ldr	r2, [pc, #368]	@ (8003628 <HAL_TIM_Base_MspInit+0x180>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d10e      	bne.n	80034d8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80034ba:	2300      	movs	r3, #0
 80034bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80034be:	4b5b      	ldr	r3, [pc, #364]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 80034c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034c2:	4a5a      	ldr	r2, [pc, #360]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 80034c4:	f043 0301 	orr.w	r3, r3, #1
 80034c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80034ca:	4b58      	ldr	r3, [pc, #352]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 80034cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ce:	f003 0301 	and.w	r3, r3, #1
 80034d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80034d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 80034d6:	e0a2      	b.n	800361e <HAL_TIM_Base_MspInit+0x176>
  else if(tim_baseHandle->Instance==TIM3)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a54      	ldr	r2, [pc, #336]	@ (8003630 <HAL_TIM_Base_MspInit+0x188>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d10e      	bne.n	8003500 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80034e2:	2300      	movs	r3, #0
 80034e4:	623b      	str	r3, [r7, #32]
 80034e6:	4b51      	ldr	r3, [pc, #324]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 80034e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ea:	4a50      	ldr	r2, [pc, #320]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 80034ec:	f043 0302 	orr.w	r3, r3, #2
 80034f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80034f2:	4b4e      	ldr	r3, [pc, #312]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 80034f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	623b      	str	r3, [r7, #32]
 80034fc:	6a3b      	ldr	r3, [r7, #32]
}
 80034fe:	e08e      	b.n	800361e <HAL_TIM_Base_MspInit+0x176>
  else if(tim_baseHandle->Instance==TIM5)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a4b      	ldr	r2, [pc, #300]	@ (8003634 <HAL_TIM_Base_MspInit+0x18c>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d10e      	bne.n	8003528 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800350a:	2300      	movs	r3, #0
 800350c:	61fb      	str	r3, [r7, #28]
 800350e:	4b47      	ldr	r3, [pc, #284]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 8003510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003512:	4a46      	ldr	r2, [pc, #280]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 8003514:	f043 0308 	orr.w	r3, r3, #8
 8003518:	6413      	str	r3, [r2, #64]	@ 0x40
 800351a:	4b44      	ldr	r3, [pc, #272]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 800351c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351e:	f003 0308 	and.w	r3, r3, #8
 8003522:	61fb      	str	r3, [r7, #28]
 8003524:	69fb      	ldr	r3, [r7, #28]
}
 8003526:	e07a      	b.n	800361e <HAL_TIM_Base_MspInit+0x176>
  else if(tim_baseHandle->Instance==TIM6)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a42      	ldr	r2, [pc, #264]	@ (8003638 <HAL_TIM_Base_MspInit+0x190>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d10e      	bne.n	8003550 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003532:	2300      	movs	r3, #0
 8003534:	61bb      	str	r3, [r7, #24]
 8003536:	4b3d      	ldr	r3, [pc, #244]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 8003538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353a:	4a3c      	ldr	r2, [pc, #240]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 800353c:	f043 0310 	orr.w	r3, r3, #16
 8003540:	6413      	str	r3, [r2, #64]	@ 0x40
 8003542:	4b3a      	ldr	r3, [pc, #232]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 8003544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003546:	f003 0310 	and.w	r3, r3, #16
 800354a:	61bb      	str	r3, [r7, #24]
 800354c:	69bb      	ldr	r3, [r7, #24]
}
 800354e:	e066      	b.n	800361e <HAL_TIM_Base_MspInit+0x176>
  else if(tim_baseHandle->Instance==TIM7)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a39      	ldr	r2, [pc, #228]	@ (800363c <HAL_TIM_Base_MspInit+0x194>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d116      	bne.n	8003588 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800355a:	2300      	movs	r3, #0
 800355c:	617b      	str	r3, [r7, #20]
 800355e:	4b33      	ldr	r3, [pc, #204]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 8003560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003562:	4a32      	ldr	r2, [pc, #200]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 8003564:	f043 0320 	orr.w	r3, r3, #32
 8003568:	6413      	str	r3, [r2, #64]	@ 0x40
 800356a:	4b30      	ldr	r3, [pc, #192]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 800356c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356e:	f003 0320 	and.w	r3, r3, #32
 8003572:	617b      	str	r3, [r7, #20]
 8003574:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM7_IRQn, 2, 0);
 8003576:	2200      	movs	r2, #0
 8003578:	2102      	movs	r1, #2
 800357a:	2037      	movs	r0, #55	@ 0x37
 800357c:	f000 fd69 	bl	8004052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003580:	2037      	movs	r0, #55	@ 0x37
 8003582:	f000 fd82 	bl	800408a <HAL_NVIC_EnableIRQ>
}
 8003586:	e04a      	b.n	800361e <HAL_TIM_Base_MspInit+0x176>
  else if(tim_baseHandle->Instance==TIM8)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a2c      	ldr	r2, [pc, #176]	@ (8003640 <HAL_TIM_Base_MspInit+0x198>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d116      	bne.n	80035c0 <HAL_TIM_Base_MspInit+0x118>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003592:	2300      	movs	r3, #0
 8003594:	613b      	str	r3, [r7, #16]
 8003596:	4b25      	ldr	r3, [pc, #148]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 8003598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800359a:	4a24      	ldr	r2, [pc, #144]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 800359c:	f043 0302 	orr.w	r3, r3, #2
 80035a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80035a2:	4b22      	ldr	r3, [pc, #136]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 80035a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035a6:	f003 0302 	and.w	r3, r3, #2
 80035aa:	613b      	str	r3, [r7, #16]
 80035ac:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 3, 0);
 80035ae:	2200      	movs	r2, #0
 80035b0:	2103      	movs	r1, #3
 80035b2:	202b      	movs	r0, #43	@ 0x2b
 80035b4:	f000 fd4d 	bl	8004052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80035b8:	202b      	movs	r0, #43	@ 0x2b
 80035ba:	f000 fd66 	bl	800408a <HAL_NVIC_EnableIRQ>
}
 80035be:	e02e      	b.n	800361e <HAL_TIM_Base_MspInit+0x176>
  else if(tim_baseHandle->Instance==TIM10)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a1f      	ldr	r2, [pc, #124]	@ (8003644 <HAL_TIM_Base_MspInit+0x19c>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d10e      	bne.n	80035e8 <HAL_TIM_Base_MspInit+0x140>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80035ca:	2300      	movs	r3, #0
 80035cc:	60fb      	str	r3, [r7, #12]
 80035ce:	4b17      	ldr	r3, [pc, #92]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 80035d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035d2:	4a16      	ldr	r2, [pc, #88]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 80035d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80035da:	4b14      	ldr	r3, [pc, #80]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 80035dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035e2:	60fb      	str	r3, [r7, #12]
 80035e4:	68fb      	ldr	r3, [r7, #12]
}
 80035e6:	e01a      	b.n	800361e <HAL_TIM_Base_MspInit+0x176>
  else if(tim_baseHandle->Instance==TIM12)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a16      	ldr	r2, [pc, #88]	@ (8003648 <HAL_TIM_Base_MspInit+0x1a0>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d115      	bne.n	800361e <HAL_TIM_Base_MspInit+0x176>
    __HAL_RCC_TIM12_CLK_ENABLE();
 80035f2:	2300      	movs	r3, #0
 80035f4:	60bb      	str	r3, [r7, #8]
 80035f6:	4b0d      	ldr	r3, [pc, #52]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 80035f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fa:	4a0c      	ldr	r2, [pc, #48]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 80035fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003600:	6413      	str	r3, [r2, #64]	@ 0x40
 8003602:	4b0a      	ldr	r3, [pc, #40]	@ (800362c <HAL_TIM_Base_MspInit+0x184>)
 8003604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003606:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800360a:	60bb      	str	r3, [r7, #8]
 800360c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 3, 0);
 800360e:	2200      	movs	r2, #0
 8003610:	2103      	movs	r1, #3
 8003612:	202b      	movs	r0, #43	@ 0x2b
 8003614:	f000 fd1d 	bl	8004052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8003618:	202b      	movs	r0, #43	@ 0x2b
 800361a:	f000 fd36 	bl	800408a <HAL_NVIC_EnableIRQ>
}
 800361e:	bf00      	nop
 8003620:	3728      	adds	r7, #40	@ 0x28
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	40010000 	.word	0x40010000
 800362c:	40023800 	.word	0x40023800
 8003630:	40000400 	.word	0x40000400
 8003634:	40000c00 	.word	0x40000c00
 8003638:	40001000 	.word	0x40001000
 800363c:	40001400 	.word	0x40001400
 8003640:	40010400 	.word	0x40010400
 8003644:	40014400 	.word	0x40014400
 8003648:	40001800 	.word	0x40001800

0800364c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b08c      	sub	sp, #48	@ 0x30
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003654:	f107 031c 	add.w	r3, r7, #28
 8003658:	2200      	movs	r2, #0
 800365a:	601a      	str	r2, [r3, #0]
 800365c:	605a      	str	r2, [r3, #4]
 800365e:	609a      	str	r2, [r3, #8]
 8003660:	60da      	str	r2, [r3, #12]
 8003662:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800366c:	d12c      	bne.n	80036c8 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800366e:	2300      	movs	r3, #0
 8003670:	61bb      	str	r3, [r7, #24]
 8003672:	4b30      	ldr	r3, [pc, #192]	@ (8003734 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003676:	4a2f      	ldr	r2, [pc, #188]	@ (8003734 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003678:	f043 0301 	orr.w	r3, r3, #1
 800367c:	6413      	str	r3, [r2, #64]	@ 0x40
 800367e:	4b2d      	ldr	r3, [pc, #180]	@ (8003734 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003682:	f003 0301 	and.w	r3, r3, #1
 8003686:	61bb      	str	r3, [r7, #24]
 8003688:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800368a:	2300      	movs	r3, #0
 800368c:	617b      	str	r3, [r7, #20]
 800368e:	4b29      	ldr	r3, [pc, #164]	@ (8003734 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003692:	4a28      	ldr	r2, [pc, #160]	@ (8003734 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003694:	f043 0301 	orr.w	r3, r3, #1
 8003698:	6313      	str	r3, [r2, #48]	@ 0x30
 800369a:	4b26      	ldr	r3, [pc, #152]	@ (8003734 <HAL_TIM_Encoder_MspInit+0xe8>)
 800369c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800369e:	f003 0301 	and.w	r3, r3, #1
 80036a2:	617b      	str	r3, [r7, #20]
 80036a4:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 80036a6:	2322      	movs	r3, #34	@ 0x22
 80036a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036aa:	2302      	movs	r3, #2
 80036ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ae:	2300      	movs	r3, #0
 80036b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036b2:	2300      	movs	r3, #0
 80036b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80036b6:	2301      	movs	r3, #1
 80036b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036ba:	f107 031c 	add.w	r3, r7, #28
 80036be:	4619      	mov	r1, r3
 80036c0:	481d      	ldr	r0, [pc, #116]	@ (8003738 <HAL_TIM_Encoder_MspInit+0xec>)
 80036c2:	f001 f8ff 	bl	80048c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80036c6:	e031      	b.n	800372c <HAL_TIM_Encoder_MspInit+0xe0>
  else if(tim_encoderHandle->Instance==TIM4)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a1b      	ldr	r2, [pc, #108]	@ (800373c <HAL_TIM_Encoder_MspInit+0xf0>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d12c      	bne.n	800372c <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80036d2:	2300      	movs	r3, #0
 80036d4:	613b      	str	r3, [r7, #16]
 80036d6:	4b17      	ldr	r3, [pc, #92]	@ (8003734 <HAL_TIM_Encoder_MspInit+0xe8>)
 80036d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036da:	4a16      	ldr	r2, [pc, #88]	@ (8003734 <HAL_TIM_Encoder_MspInit+0xe8>)
 80036dc:	f043 0304 	orr.w	r3, r3, #4
 80036e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80036e2:	4b14      	ldr	r3, [pc, #80]	@ (8003734 <HAL_TIM_Encoder_MspInit+0xe8>)
 80036e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e6:	f003 0304 	and.w	r3, r3, #4
 80036ea:	613b      	str	r3, [r7, #16]
 80036ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80036ee:	2300      	movs	r3, #0
 80036f0:	60fb      	str	r3, [r7, #12]
 80036f2:	4b10      	ldr	r3, [pc, #64]	@ (8003734 <HAL_TIM_Encoder_MspInit+0xe8>)
 80036f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f6:	4a0f      	ldr	r2, [pc, #60]	@ (8003734 <HAL_TIM_Encoder_MspInit+0xe8>)
 80036f8:	f043 0308 	orr.w	r3, r3, #8
 80036fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80036fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003734 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003702:	f003 0308 	and.w	r3, r3, #8
 8003706:	60fb      	str	r3, [r7, #12]
 8003708:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800370a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800370e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003710:	2302      	movs	r3, #2
 8003712:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003714:	2300      	movs	r3, #0
 8003716:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003718:	2300      	movs	r3, #0
 800371a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800371c:	2302      	movs	r3, #2
 800371e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003720:	f107 031c 	add.w	r3, r7, #28
 8003724:	4619      	mov	r1, r3
 8003726:	4806      	ldr	r0, [pc, #24]	@ (8003740 <HAL_TIM_Encoder_MspInit+0xf4>)
 8003728:	f001 f8cc 	bl	80048c4 <HAL_GPIO_Init>
}
 800372c:	bf00      	nop
 800372e:	3730      	adds	r7, #48	@ 0x30
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}
 8003734:	40023800 	.word	0x40023800
 8003738:	40020000 	.word	0x40020000
 800373c:	40000800 	.word	0x40000800
 8003740:	40020c00 	.word	0x40020c00

08003744 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b08a      	sub	sp, #40	@ 0x28
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800374c:	f107 0314 	add.w	r3, r7, #20
 8003750:	2200      	movs	r2, #0
 8003752:	601a      	str	r2, [r3, #0]
 8003754:	605a      	str	r2, [r3, #4]
 8003756:	609a      	str	r2, [r3, #8]
 8003758:	60da      	str	r2, [r3, #12]
 800375a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a24      	ldr	r2, [pc, #144]	@ (80037f4 <HAL_TIM_MspPostInit+0xb0>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d11f      	bne.n	80037a6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003766:	2300      	movs	r3, #0
 8003768:	613b      	str	r3, [r7, #16]
 800376a:	4b23      	ldr	r3, [pc, #140]	@ (80037f8 <HAL_TIM_MspPostInit+0xb4>)
 800376c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800376e:	4a22      	ldr	r2, [pc, #136]	@ (80037f8 <HAL_TIM_MspPostInit+0xb4>)
 8003770:	f043 0310 	orr.w	r3, r3, #16
 8003774:	6313      	str	r3, [r2, #48]	@ 0x30
 8003776:	4b20      	ldr	r3, [pc, #128]	@ (80037f8 <HAL_TIM_MspPostInit+0xb4>)
 8003778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800377a:	f003 0310 	and.w	r3, r3, #16
 800377e:	613b      	str	r3, [r7, #16]
 8003780:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 8003782:	f44f 5328 	mov.w	r3, #10752	@ 0x2a00
 8003786:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003788:	2302      	movs	r3, #2
 800378a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800378c:	2300      	movs	r3, #0
 800378e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003790:	2300      	movs	r3, #0
 8003792:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003794:	2301      	movs	r3, #1
 8003796:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003798:	f107 0314 	add.w	r3, r7, #20
 800379c:	4619      	mov	r1, r3
 800379e:	4817      	ldr	r0, [pc, #92]	@ (80037fc <HAL_TIM_MspPostInit+0xb8>)
 80037a0:	f001 f890 	bl	80048c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80037a4:	e022      	b.n	80037ec <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM5)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a15      	ldr	r2, [pc, #84]	@ (8003800 <HAL_TIM_MspPostInit+0xbc>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d11d      	bne.n	80037ec <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037b0:	2300      	movs	r3, #0
 80037b2:	60fb      	str	r3, [r7, #12]
 80037b4:	4b10      	ldr	r3, [pc, #64]	@ (80037f8 <HAL_TIM_MspPostInit+0xb4>)
 80037b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037b8:	4a0f      	ldr	r2, [pc, #60]	@ (80037f8 <HAL_TIM_MspPostInit+0xb4>)
 80037ba:	f043 0301 	orr.w	r3, r3, #1
 80037be:	6313      	str	r3, [r2, #48]	@ 0x30
 80037c0:	4b0d      	ldr	r3, [pc, #52]	@ (80037f8 <HAL_TIM_MspPostInit+0xb4>)
 80037c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037c4:	f003 0301 	and.w	r3, r3, #1
 80037c8:	60fb      	str	r3, [r7, #12]
 80037ca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80037cc:	230c      	movs	r3, #12
 80037ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037d0:	2302      	movs	r3, #2
 80037d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037d4:	2300      	movs	r3, #0
 80037d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037d8:	2300      	movs	r3, #0
 80037da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80037dc:	2302      	movs	r3, #2
 80037de:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037e0:	f107 0314 	add.w	r3, r7, #20
 80037e4:	4619      	mov	r1, r3
 80037e6:	4807      	ldr	r0, [pc, #28]	@ (8003804 <HAL_TIM_MspPostInit+0xc0>)
 80037e8:	f001 f86c 	bl	80048c4 <HAL_GPIO_Init>
}
 80037ec:	bf00      	nop
 80037ee:	3728      	adds	r7, #40	@ 0x28
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}
 80037f4:	40010000 	.word	0x40010000
 80037f8:	40023800 	.word	0x40023800
 80037fc:	40021000 	.word	0x40021000
 8003800:	40000c00 	.word	0x40000c00
 8003804:	40020000 	.word	0x40020000

08003808 <timersInit>:
 *
 *  Created on: Jul 21, 2024
 *      Author: 25138
 */
#include "timersInit.h"
void timersInit(){
 8003808:	b580      	push	{r7, lr}
 800380a:	af00      	add	r7, sp, #0

	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 800380c:	2108      	movs	r1, #8
 800380e:	4813      	ldr	r0, [pc, #76]	@ (800385c <timersInit+0x54>)
 8003810:	f002 f852 	bl	80058b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);//PWM255
 8003814:	210c      	movs	r1, #12
 8003816:	4811      	ldr	r0, [pc, #68]	@ (800385c <timersInit+0x54>)
 8003818:	f002 f84e 	bl	80058b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800381c:	2100      	movs	r1, #0
 800381e:	4810      	ldr	r0, [pc, #64]	@ (8003860 <timersInit+0x58>)
 8003820:	f002 f84a 	bl	80058b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8003824:	2104      	movs	r1, #4
 8003826:	480e      	ldr	r0, [pc, #56]	@ (8003860 <timersInit+0x58>)
 8003828:	f002 f846 	bl	80058b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);//PWM1999
 800382c:	2108      	movs	r1, #8
 800382e:	480c      	ldr	r0, [pc, #48]	@ (8003860 <timersInit+0x58>)
 8003830:	f002 f842 	bl	80058b8 <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);//
 8003834:	213c      	movs	r1, #60	@ 0x3c
 8003836:	480b      	ldr	r0, [pc, #44]	@ (8003864 <timersInit+0x5c>)
 8003838:	f002 f9ac 	bl	8005b94 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);//
 800383c:	213c      	movs	r1, #60	@ 0x3c
 800383e:	480a      	ldr	r0, [pc, #40]	@ (8003868 <timersInit+0x60>)
 8003840:	f002 f9a8 	bl	8005b94 <HAL_TIM_Encoder_Start>
	HAL_TIM_Base_Start_IT(&htim7);//50ms
 8003844:	4809      	ldr	r0, [pc, #36]	@ (800386c <timersInit+0x64>)
 8003846:	f001 ff6d 	bl	8005724 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim12);
 800384a:	4809      	ldr	r0, [pc, #36]	@ (8003870 <timersInit+0x68>)
 800384c:	f001 ff6a 	bl	8005724 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim10);
 8003850:	4808      	ldr	r0, [pc, #32]	@ (8003874 <timersInit+0x6c>)
 8003852:	f001 feff 	bl	8005654 <HAL_TIM_Base_Start>

}
 8003856:	bf00      	nop
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	200004c4 	.word	0x200004c4
 8003860:	200003a4 	.word	0x200003a4
 8003864:	200003ec 	.word	0x200003ec
 8003868:	2000047c 	.word	0x2000047c
 800386c:	20000554 	.word	0x20000554
 8003870:	2000062c 	.word	0x2000062c
 8003874:	200005e4 	.word	0x200005e4

08003878 <MeasureDistance>:
ultraSonic ultraSonicRight={trigRight_GPIO_Port,trigRight_Pin,echoRight_GPIO_Port,echoRight_Pin};
uint16_t distanceLeft=0;
uint16_t distanceRight=0;
uint16_t distanceFront=0;
// 
uint16_t MeasureDistance(ultraSonic* ultraSonicInst) {
 8003878:	b590      	push	{r4, r7, lr}
 800387a:	b08b      	sub	sp, #44	@ 0x2c
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
    uint32_t pMillis;
    uint32_t Value1 = 0;
 8003880:	2300      	movs	r3, #0
 8003882:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t Value2 = 0;
 8003884:	2300      	movs	r3, #0
 8003886:	623b      	str	r3, [r7, #32]
    uint16_t Distance;
    	GPIO_TypeDef* TRIG_PORT=ultraSonicInst->Trig_PORT;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	61fb      	str	r3, [r7, #28]
    	uint16_t TRIG_PIN=ultraSonicInst->Trig_PIN;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	889b      	ldrh	r3, [r3, #4]
 8003892:	837b      	strh	r3, [r7, #26]
    	GPIO_TypeDef* ECHO_PORT=ultraSonicInst->Echo_PORT;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	617b      	str	r3, [r7, #20]
    	uint16_t ECHO_PIN=ultraSonicInst->Echo_PIN;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	899b      	ldrh	r3, [r3, #12]
 800389e:	827b      	strh	r3, [r7, #18]
	// 
    //HAL_TIM_Base_Start(&htim10);
    //__HAL_TIM_SET_COUNTER(&TIMER,0);
    // 
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 80038a0:	8b7b      	ldrh	r3, [r7, #26]
 80038a2:	2201      	movs	r2, #1
 80038a4:	4619      	mov	r1, r3
 80038a6:	69f8      	ldr	r0, [r7, #28]
 80038a8:	f001 f9c0 	bl	8004c2c <HAL_GPIO_WritePin>
    __HAL_TIM_SET_COUNTER(&htim10, 0);
 80038ac:	4b32      	ldr	r3, [pc, #200]	@ (8003978 <MeasureDistance+0x100>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2200      	movs	r2, #0
 80038b2:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim10) < 10);  // 10
 80038b4:	bf00      	nop
 80038b6:	4b30      	ldr	r3, [pc, #192]	@ (8003978 <MeasureDistance+0x100>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038bc:	2b09      	cmp	r3, #9
 80038be:	d9fa      	bls.n	80038b6 <MeasureDistance+0x3e>
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 80038c0:	8b7b      	ldrh	r3, [r7, #26]
 80038c2:	2200      	movs	r2, #0
 80038c4:	4619      	mov	r1, r3
 80038c6:	69f8      	ldr	r0, [r7, #28]
 80038c8:	f001 f9b0 	bl	8004c2c <HAL_GPIO_WritePin>

    // 
    pMillis = HAL_GetTick();
 80038cc:	f000 fab6 	bl	8003e3c <HAL_GetTick>
 80038d0:	60f8      	str	r0, [r7, #12]
    while (!(HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN)) && pMillis + 10 > HAL_GetTick());
 80038d2:	bf00      	nop
 80038d4:	8a7b      	ldrh	r3, [r7, #18]
 80038d6:	4619      	mov	r1, r3
 80038d8:	6978      	ldr	r0, [r7, #20]
 80038da:	f001 f98f 	bl	8004bfc <HAL_GPIO_ReadPin>
 80038de:	4603      	mov	r3, r0
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d107      	bne.n	80038f4 <MeasureDistance+0x7c>
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f103 040a 	add.w	r4, r3, #10
 80038ea:	f000 faa7 	bl	8003e3c <HAL_GetTick>
 80038ee:	4603      	mov	r3, r0
 80038f0:	429c      	cmp	r4, r3
 80038f2:	d8ef      	bhi.n	80038d4 <MeasureDistance+0x5c>
    Value1 = __HAL_TIM_GET_COUNTER(&htim10);
 80038f4:	4b20      	ldr	r3, [pc, #128]	@ (8003978 <MeasureDistance+0x100>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038fa:	627b      	str	r3, [r7, #36]	@ 0x24

    pMillis = HAL_GetTick();
 80038fc:	f000 fa9e 	bl	8003e3c <HAL_GetTick>
 8003900:	60f8      	str	r0, [r7, #12]
    while ((HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN)) && pMillis + 50 > HAL_GetTick());
 8003902:	bf00      	nop
 8003904:	8a7b      	ldrh	r3, [r7, #18]
 8003906:	4619      	mov	r1, r3
 8003908:	6978      	ldr	r0, [r7, #20]
 800390a:	f001 f977 	bl	8004bfc <HAL_GPIO_ReadPin>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d007      	beq.n	8003924 <MeasureDistance+0xac>
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f103 0432 	add.w	r4, r3, #50	@ 0x32
 800391a:	f000 fa8f 	bl	8003e3c <HAL_GetTick>
 800391e:	4603      	mov	r3, r0
 8003920:	429c      	cmp	r4, r3
 8003922:	d8ef      	bhi.n	8003904 <MeasureDistance+0x8c>
    Value2 = __HAL_TIM_GET_COUNTER(&htim10);
 8003924:	4b14      	ldr	r3, [pc, #80]	@ (8003978 <MeasureDistance+0x100>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800392a:	623b      	str	r3, [r7, #32]

    // 
    Distance = (Value2 - Value1) * 0.34 / 2;
 800392c:	6a3a      	ldr	r2, [r7, #32]
 800392e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	4618      	mov	r0, r3
 8003934:	f7fc fd8a 	bl	800044c <__aeabi_ui2d>
 8003938:	a30d      	add	r3, pc, #52	@ (adr r3, 8003970 <MeasureDistance+0xf8>)
 800393a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800393e:	f7fc fdff 	bl	8000540 <__aeabi_dmul>
 8003942:	4602      	mov	r2, r0
 8003944:	460b      	mov	r3, r1
 8003946:	4610      	mov	r0, r2
 8003948:	4619      	mov	r1, r3
 800394a:	f04f 0200 	mov.w	r2, #0
 800394e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003952:	f7fc ff1f 	bl	8000794 <__aeabi_ddiv>
 8003956:	4602      	mov	r2, r0
 8003958:	460b      	mov	r3, r1
 800395a:	4610      	mov	r0, r2
 800395c:	4619      	mov	r1, r3
 800395e:	f7fd f89f 	bl	8000aa0 <__aeabi_d2uiz>
 8003962:	4603      	mov	r3, r0
 8003964:	817b      	strh	r3, [r7, #10]
   // HAL_TIM_Base_Stop(&htim10);
    return Distance;
 8003966:	897b      	ldrh	r3, [r7, #10]
}
 8003968:	4618      	mov	r0, r3
 800396a:	372c      	adds	r7, #44	@ 0x2c
 800396c:	46bd      	mov	sp, r7
 800396e:	bd90      	pop	{r4, r7, pc}
 8003970:	5c28f5c3 	.word	0x5c28f5c3
 8003974:	3fd5c28f 	.word	0x3fd5c28f
 8003978:	200005e4 	.word	0x200005e4

0800397c <MX_UART4_Init>:
DMA_HandleTypeDef hdma_uart5_rx;
DMA_HandleTypeDef hdma_uart5_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003980:	4b11      	ldr	r3, [pc, #68]	@ (80039c8 <MX_UART4_Init+0x4c>)
 8003982:	4a12      	ldr	r2, [pc, #72]	@ (80039cc <MX_UART4_Init+0x50>)
 8003984:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 19200;
 8003986:	4b10      	ldr	r3, [pc, #64]	@ (80039c8 <MX_UART4_Init+0x4c>)
 8003988:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 800398c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800398e:	4b0e      	ldr	r3, [pc, #56]	@ (80039c8 <MX_UART4_Init+0x4c>)
 8003990:	2200      	movs	r2, #0
 8003992:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003994:	4b0c      	ldr	r3, [pc, #48]	@ (80039c8 <MX_UART4_Init+0x4c>)
 8003996:	2200      	movs	r2, #0
 8003998:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800399a:	4b0b      	ldr	r3, [pc, #44]	@ (80039c8 <MX_UART4_Init+0x4c>)
 800399c:	2200      	movs	r2, #0
 800399e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80039a0:	4b09      	ldr	r3, [pc, #36]	@ (80039c8 <MX_UART4_Init+0x4c>)
 80039a2:	220c      	movs	r2, #12
 80039a4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039a6:	4b08      	ldr	r3, [pc, #32]	@ (80039c8 <MX_UART4_Init+0x4c>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80039ac:	4b06      	ldr	r3, [pc, #24]	@ (80039c8 <MX_UART4_Init+0x4c>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80039b2:	4805      	ldr	r0, [pc, #20]	@ (80039c8 <MX_UART4_Init+0x4c>)
 80039b4:	f003 f81c 	bl	80069f0 <HAL_UART_Init>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80039be:	f7fe fa91 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80039c2:	bf00      	nop
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	2000067c 	.word	0x2000067c
 80039cc:	40004c00 	.word	0x40004c00

080039d0 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80039d4:	4b11      	ldr	r3, [pc, #68]	@ (8003a1c <MX_UART5_Init+0x4c>)
 80039d6:	4a12      	ldr	r2, [pc, #72]	@ (8003a20 <MX_UART5_Init+0x50>)
 80039d8:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 38400;
 80039da:	4b10      	ldr	r3, [pc, #64]	@ (8003a1c <MX_UART5_Init+0x4c>)
 80039dc:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80039e0:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80039e2:	4b0e      	ldr	r3, [pc, #56]	@ (8003a1c <MX_UART5_Init+0x4c>)
 80039e4:	2200      	movs	r2, #0
 80039e6:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80039e8:	4b0c      	ldr	r3, [pc, #48]	@ (8003a1c <MX_UART5_Init+0x4c>)
 80039ea:	2200      	movs	r2, #0
 80039ec:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80039ee:	4b0b      	ldr	r3, [pc, #44]	@ (8003a1c <MX_UART5_Init+0x4c>)
 80039f0:	2200      	movs	r2, #0
 80039f2:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80039f4:	4b09      	ldr	r3, [pc, #36]	@ (8003a1c <MX_UART5_Init+0x4c>)
 80039f6:	220c      	movs	r2, #12
 80039f8:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039fa:	4b08      	ldr	r3, [pc, #32]	@ (8003a1c <MX_UART5_Init+0x4c>)
 80039fc:	2200      	movs	r2, #0
 80039fe:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a00:	4b06      	ldr	r3, [pc, #24]	@ (8003a1c <MX_UART5_Init+0x4c>)
 8003a02:	2200      	movs	r2, #0
 8003a04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8003a06:	4805      	ldr	r0, [pc, #20]	@ (8003a1c <MX_UART5_Init+0x4c>)
 8003a08:	f002 fff2 	bl	80069f0 <HAL_UART_Init>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d001      	beq.n	8003a16 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8003a12:	f7fe fa67 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8003a16:	bf00      	nop
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	200006c4 	.word	0x200006c4
 8003a20:	40005000 	.word	0x40005000

08003a24 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b08c      	sub	sp, #48	@ 0x30
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a2c:	f107 031c 	add.w	r3, r7, #28
 8003a30:	2200      	movs	r2, #0
 8003a32:	601a      	str	r2, [r3, #0]
 8003a34:	605a      	str	r2, [r3, #4]
 8003a36:	609a      	str	r2, [r3, #8]
 8003a38:	60da      	str	r2, [r3, #12]
 8003a3a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a4a      	ldr	r2, [pc, #296]	@ (8003b6c <HAL_UART_MspInit+0x148>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	f040 80a0 	bne.w	8003b88 <HAL_UART_MspInit+0x164>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003a48:	2300      	movs	r3, #0
 8003a4a:	61bb      	str	r3, [r7, #24]
 8003a4c:	4b48      	ldr	r3, [pc, #288]	@ (8003b70 <HAL_UART_MspInit+0x14c>)
 8003a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a50:	4a47      	ldr	r2, [pc, #284]	@ (8003b70 <HAL_UART_MspInit+0x14c>)
 8003a52:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003a56:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a58:	4b45      	ldr	r3, [pc, #276]	@ (8003b70 <HAL_UART_MspInit+0x14c>)
 8003a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a5c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a60:	61bb      	str	r3, [r7, #24]
 8003a62:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a64:	2300      	movs	r3, #0
 8003a66:	617b      	str	r3, [r7, #20]
 8003a68:	4b41      	ldr	r3, [pc, #260]	@ (8003b70 <HAL_UART_MspInit+0x14c>)
 8003a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a6c:	4a40      	ldr	r2, [pc, #256]	@ (8003b70 <HAL_UART_MspInit+0x14c>)
 8003a6e:	f043 0304 	orr.w	r3, r3, #4
 8003a72:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a74:	4b3e      	ldr	r3, [pc, #248]	@ (8003b70 <HAL_UART_MspInit+0x14c>)
 8003a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a78:	f003 0304 	and.w	r3, r3, #4
 8003a7c:	617b      	str	r3, [r7, #20]
 8003a7e:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003a80:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003a84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a86:	2302      	movs	r3, #2
 8003a88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003a92:	2308      	movs	r3, #8
 8003a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a96:	f107 031c 	add.w	r3, r7, #28
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	4835      	ldr	r0, [pc, #212]	@ (8003b74 <HAL_UART_MspInit+0x150>)
 8003a9e:	f000 ff11 	bl	80048c4 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8003aa2:	4b35      	ldr	r3, [pc, #212]	@ (8003b78 <HAL_UART_MspInit+0x154>)
 8003aa4:	4a35      	ldr	r2, [pc, #212]	@ (8003b7c <HAL_UART_MspInit+0x158>)
 8003aa6:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8003aa8:	4b33      	ldr	r3, [pc, #204]	@ (8003b78 <HAL_UART_MspInit+0x154>)
 8003aaa:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003aae:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ab0:	4b31      	ldr	r3, [pc, #196]	@ (8003b78 <HAL_UART_MspInit+0x154>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ab6:	4b30      	ldr	r3, [pc, #192]	@ (8003b78 <HAL_UART_MspInit+0x154>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003abc:	4b2e      	ldr	r3, [pc, #184]	@ (8003b78 <HAL_UART_MspInit+0x154>)
 8003abe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ac2:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ac4:	4b2c      	ldr	r3, [pc, #176]	@ (8003b78 <HAL_UART_MspInit+0x154>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003aca:	4b2b      	ldr	r3, [pc, #172]	@ (8003b78 <HAL_UART_MspInit+0x154>)
 8003acc:	2200      	movs	r2, #0
 8003ace:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8003ad0:	4b29      	ldr	r3, [pc, #164]	@ (8003b78 <HAL_UART_MspInit+0x154>)
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003ad6:	4b28      	ldr	r3, [pc, #160]	@ (8003b78 <HAL_UART_MspInit+0x154>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003adc:	4b26      	ldr	r3, [pc, #152]	@ (8003b78 <HAL_UART_MspInit+0x154>)
 8003ade:	2200      	movs	r2, #0
 8003ae0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8003ae2:	4825      	ldr	r0, [pc, #148]	@ (8003b78 <HAL_UART_MspInit+0x154>)
 8003ae4:	f000 faec 	bl	80040c0 <HAL_DMA_Init>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d001      	beq.n	8003af2 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8003aee:	f7fe f9f9 	bl	8001ee4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	4a20      	ldr	r2, [pc, #128]	@ (8003b78 <HAL_UART_MspInit+0x154>)
 8003af6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003af8:	4a1f      	ldr	r2, [pc, #124]	@ (8003b78 <HAL_UART_MspInit+0x154>)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8003afe:	4b20      	ldr	r3, [pc, #128]	@ (8003b80 <HAL_UART_MspInit+0x15c>)
 8003b00:	4a20      	ldr	r2, [pc, #128]	@ (8003b84 <HAL_UART_MspInit+0x160>)
 8003b02:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8003b04:	4b1e      	ldr	r3, [pc, #120]	@ (8003b80 <HAL_UART_MspInit+0x15c>)
 8003b06:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003b0a:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003b0c:	4b1c      	ldr	r3, [pc, #112]	@ (8003b80 <HAL_UART_MspInit+0x15c>)
 8003b0e:	2240      	movs	r2, #64	@ 0x40
 8003b10:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b12:	4b1b      	ldr	r3, [pc, #108]	@ (8003b80 <HAL_UART_MspInit+0x15c>)
 8003b14:	2200      	movs	r2, #0
 8003b16:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003b18:	4b19      	ldr	r3, [pc, #100]	@ (8003b80 <HAL_UART_MspInit+0x15c>)
 8003b1a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b1e:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b20:	4b17      	ldr	r3, [pc, #92]	@ (8003b80 <HAL_UART_MspInit+0x15c>)
 8003b22:	2200      	movs	r2, #0
 8003b24:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b26:	4b16      	ldr	r3, [pc, #88]	@ (8003b80 <HAL_UART_MspInit+0x15c>)
 8003b28:	2200      	movs	r2, #0
 8003b2a:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8003b2c:	4b14      	ldr	r3, [pc, #80]	@ (8003b80 <HAL_UART_MspInit+0x15c>)
 8003b2e:	2200      	movs	r2, #0
 8003b30:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003b32:	4b13      	ldr	r3, [pc, #76]	@ (8003b80 <HAL_UART_MspInit+0x15c>)
 8003b34:	2200      	movs	r2, #0
 8003b36:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b38:	4b11      	ldr	r3, [pc, #68]	@ (8003b80 <HAL_UART_MspInit+0x15c>)
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8003b3e:	4810      	ldr	r0, [pc, #64]	@ (8003b80 <HAL_UART_MspInit+0x15c>)
 8003b40:	f000 fabe 	bl	80040c0 <HAL_DMA_Init>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d001      	beq.n	8003b4e <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8003b4a:	f7fe f9cb 	bl	8001ee4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a0b      	ldr	r2, [pc, #44]	@ (8003b80 <HAL_UART_MspInit+0x15c>)
 8003b52:	639a      	str	r2, [r3, #56]	@ 0x38
 8003b54:	4a0a      	ldr	r2, [pc, #40]	@ (8003b80 <HAL_UART_MspInit+0x15c>)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 1, 0);
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	2101      	movs	r1, #1
 8003b5e:	2034      	movs	r0, #52	@ 0x34
 8003b60:	f000 fa77 	bl	8004052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8003b64:	2034      	movs	r0, #52	@ 0x34
 8003b66:	f000 fa90 	bl	800408a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 8003b6a:	e0c2      	b.n	8003cf2 <HAL_UART_MspInit+0x2ce>
 8003b6c:	40004c00 	.word	0x40004c00
 8003b70:	40023800 	.word	0x40023800
 8003b74:	40020800 	.word	0x40020800
 8003b78:	2000070c 	.word	0x2000070c
 8003b7c:	40026040 	.word	0x40026040
 8003b80:	2000076c 	.word	0x2000076c
 8003b84:	40026070 	.word	0x40026070
  else if(uartHandle->Instance==UART5)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a5b      	ldr	r2, [pc, #364]	@ (8003cfc <HAL_UART_MspInit+0x2d8>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	f040 80af 	bne.w	8003cf2 <HAL_UART_MspInit+0x2ce>
    __HAL_RCC_UART5_CLK_ENABLE();
 8003b94:	2300      	movs	r3, #0
 8003b96:	613b      	str	r3, [r7, #16]
 8003b98:	4b59      	ldr	r3, [pc, #356]	@ (8003d00 <HAL_UART_MspInit+0x2dc>)
 8003b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b9c:	4a58      	ldr	r2, [pc, #352]	@ (8003d00 <HAL_UART_MspInit+0x2dc>)
 8003b9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ba2:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ba4:	4b56      	ldr	r3, [pc, #344]	@ (8003d00 <HAL_UART_MspInit+0x2dc>)
 8003ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003bac:	613b      	str	r3, [r7, #16]
 8003bae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	60fb      	str	r3, [r7, #12]
 8003bb4:	4b52      	ldr	r3, [pc, #328]	@ (8003d00 <HAL_UART_MspInit+0x2dc>)
 8003bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bb8:	4a51      	ldr	r2, [pc, #324]	@ (8003d00 <HAL_UART_MspInit+0x2dc>)
 8003bba:	f043 0304 	orr.w	r3, r3, #4
 8003bbe:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bc0:	4b4f      	ldr	r3, [pc, #316]	@ (8003d00 <HAL_UART_MspInit+0x2dc>)
 8003bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bc4:	f003 0304 	and.w	r3, r3, #4
 8003bc8:	60fb      	str	r3, [r7, #12]
 8003bca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003bcc:	2300      	movs	r3, #0
 8003bce:	60bb      	str	r3, [r7, #8]
 8003bd0:	4b4b      	ldr	r3, [pc, #300]	@ (8003d00 <HAL_UART_MspInit+0x2dc>)
 8003bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bd4:	4a4a      	ldr	r2, [pc, #296]	@ (8003d00 <HAL_UART_MspInit+0x2dc>)
 8003bd6:	f043 0308 	orr.w	r3, r3, #8
 8003bda:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bdc:	4b48      	ldr	r3, [pc, #288]	@ (8003d00 <HAL_UART_MspInit+0x2dc>)
 8003bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003be0:	f003 0308 	and.w	r3, r3, #8
 8003be4:	60bb      	str	r3, [r7, #8]
 8003be6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003be8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003bec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bee:	2302      	movs	r3, #2
 8003bf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003bfa:	2308      	movs	r3, #8
 8003bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bfe:	f107 031c 	add.w	r3, r7, #28
 8003c02:	4619      	mov	r1, r3
 8003c04:	483f      	ldr	r0, [pc, #252]	@ (8003d04 <HAL_UART_MspInit+0x2e0>)
 8003c06:	f000 fe5d 	bl	80048c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003c0a:	2304      	movs	r3, #4
 8003c0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c0e:	2302      	movs	r3, #2
 8003c10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c12:	2300      	movs	r3, #0
 8003c14:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c16:	2303      	movs	r3, #3
 8003c18:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003c1a:	2308      	movs	r3, #8
 8003c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c1e:	f107 031c 	add.w	r3, r7, #28
 8003c22:	4619      	mov	r1, r3
 8003c24:	4838      	ldr	r0, [pc, #224]	@ (8003d08 <HAL_UART_MspInit+0x2e4>)
 8003c26:	f000 fe4d 	bl	80048c4 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8003c2a:	4b38      	ldr	r3, [pc, #224]	@ (8003d0c <HAL_UART_MspInit+0x2e8>)
 8003c2c:	4a38      	ldr	r2, [pc, #224]	@ (8003d10 <HAL_UART_MspInit+0x2ec>)
 8003c2e:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8003c30:	4b36      	ldr	r3, [pc, #216]	@ (8003d0c <HAL_UART_MspInit+0x2e8>)
 8003c32:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003c36:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c38:	4b34      	ldr	r3, [pc, #208]	@ (8003d0c <HAL_UART_MspInit+0x2e8>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c3e:	4b33      	ldr	r3, [pc, #204]	@ (8003d0c <HAL_UART_MspInit+0x2e8>)
 8003c40:	2200      	movs	r2, #0
 8003c42:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003c44:	4b31      	ldr	r3, [pc, #196]	@ (8003d0c <HAL_UART_MspInit+0x2e8>)
 8003c46:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c4a:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c4c:	4b2f      	ldr	r3, [pc, #188]	@ (8003d0c <HAL_UART_MspInit+0x2e8>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c52:	4b2e      	ldr	r3, [pc, #184]	@ (8003d0c <HAL_UART_MspInit+0x2e8>)
 8003c54:	2200      	movs	r2, #0
 8003c56:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 8003c58:	4b2c      	ldr	r3, [pc, #176]	@ (8003d0c <HAL_UART_MspInit+0x2e8>)
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003c5e:	4b2b      	ldr	r3, [pc, #172]	@ (8003d0c <HAL_UART_MspInit+0x2e8>)
 8003c60:	2200      	movs	r2, #0
 8003c62:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003c64:	4b29      	ldr	r3, [pc, #164]	@ (8003d0c <HAL_UART_MspInit+0x2e8>)
 8003c66:	2200      	movs	r2, #0
 8003c68:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8003c6a:	4828      	ldr	r0, [pc, #160]	@ (8003d0c <HAL_UART_MspInit+0x2e8>)
 8003c6c:	f000 fa28 	bl	80040c0 <HAL_DMA_Init>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d001      	beq.n	8003c7a <HAL_UART_MspInit+0x256>
      Error_Handler();
 8003c76:	f7fe f935 	bl	8001ee4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart5_rx);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a23      	ldr	r2, [pc, #140]	@ (8003d0c <HAL_UART_MspInit+0x2e8>)
 8003c7e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003c80:	4a22      	ldr	r2, [pc, #136]	@ (8003d0c <HAL_UART_MspInit+0x2e8>)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_uart5_tx.Instance = DMA1_Stream7;
 8003c86:	4b23      	ldr	r3, [pc, #140]	@ (8003d14 <HAL_UART_MspInit+0x2f0>)
 8003c88:	4a23      	ldr	r2, [pc, #140]	@ (8003d18 <HAL_UART_MspInit+0x2f4>)
 8003c8a:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 8003c8c:	4b21      	ldr	r3, [pc, #132]	@ (8003d14 <HAL_UART_MspInit+0x2f0>)
 8003c8e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003c92:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003c94:	4b1f      	ldr	r3, [pc, #124]	@ (8003d14 <HAL_UART_MspInit+0x2f0>)
 8003c96:	2240      	movs	r2, #64	@ 0x40
 8003c98:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c9a:	4b1e      	ldr	r3, [pc, #120]	@ (8003d14 <HAL_UART_MspInit+0x2f0>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003ca0:	4b1c      	ldr	r3, [pc, #112]	@ (8003d14 <HAL_UART_MspInit+0x2f0>)
 8003ca2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ca6:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ca8:	4b1a      	ldr	r3, [pc, #104]	@ (8003d14 <HAL_UART_MspInit+0x2f0>)
 8003caa:	2200      	movs	r2, #0
 8003cac:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003cae:	4b19      	ldr	r3, [pc, #100]	@ (8003d14 <HAL_UART_MspInit+0x2f0>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 8003cb4:	4b17      	ldr	r3, [pc, #92]	@ (8003d14 <HAL_UART_MspInit+0x2f0>)
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003cba:	4b16      	ldr	r3, [pc, #88]	@ (8003d14 <HAL_UART_MspInit+0x2f0>)
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	621a      	str	r2, [r3, #32]
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003cc0:	4b14      	ldr	r3, [pc, #80]	@ (8003d14 <HAL_UART_MspInit+0x2f0>)
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8003cc6:	4813      	ldr	r0, [pc, #76]	@ (8003d14 <HAL_UART_MspInit+0x2f0>)
 8003cc8:	f000 f9fa 	bl	80040c0 <HAL_DMA_Init>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d001      	beq.n	8003cd6 <HAL_UART_MspInit+0x2b2>
      Error_Handler();
 8003cd2:	f7fe f907 	bl	8001ee4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart5_tx);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	4a0e      	ldr	r2, [pc, #56]	@ (8003d14 <HAL_UART_MspInit+0x2f0>)
 8003cda:	639a      	str	r2, [r3, #56]	@ 0x38
 8003cdc:	4a0d      	ldr	r2, [pc, #52]	@ (8003d14 <HAL_UART_MspInit+0x2f0>)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	2100      	movs	r1, #0
 8003ce6:	2035      	movs	r0, #53	@ 0x35
 8003ce8:	f000 f9b3 	bl	8004052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8003cec:	2035      	movs	r0, #53	@ 0x35
 8003cee:	f000 f9cc 	bl	800408a <HAL_NVIC_EnableIRQ>
}
 8003cf2:	bf00      	nop
 8003cf4:	3730      	adds	r7, #48	@ 0x30
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd80      	pop	{r7, pc}
 8003cfa:	bf00      	nop
 8003cfc:	40005000 	.word	0x40005000
 8003d00:	40023800 	.word	0x40023800
 8003d04:	40020800 	.word	0x40020800
 8003d08:	40020c00 	.word	0x40020c00
 8003d0c:	200007cc 	.word	0x200007cc
 8003d10:	40026010 	.word	0x40026010
 8003d14:	2000082c 	.word	0x2000082c
 8003d18:	400260b8 	.word	0x400260b8

08003d1c <Reset_Handler>:
 8003d1c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003d54 <LoopFillZerobss+0xe>
 8003d20:	f7ff f866 	bl	8002df0 <SystemInit>
 8003d24:	480c      	ldr	r0, [pc, #48]	@ (8003d58 <LoopFillZerobss+0x12>)
 8003d26:	490d      	ldr	r1, [pc, #52]	@ (8003d5c <LoopFillZerobss+0x16>)
 8003d28:	4a0d      	ldr	r2, [pc, #52]	@ (8003d60 <LoopFillZerobss+0x1a>)
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	e002      	b.n	8003d34 <LoopCopyDataInit>

08003d2e <CopyDataInit>:
 8003d2e:	58d4      	ldr	r4, [r2, r3]
 8003d30:	50c4      	str	r4, [r0, r3]
 8003d32:	3304      	adds	r3, #4

08003d34 <LoopCopyDataInit>:
 8003d34:	18c4      	adds	r4, r0, r3
 8003d36:	428c      	cmp	r4, r1
 8003d38:	d3f9      	bcc.n	8003d2e <CopyDataInit>
 8003d3a:	4a0a      	ldr	r2, [pc, #40]	@ (8003d64 <LoopFillZerobss+0x1e>)
 8003d3c:	4c0a      	ldr	r4, [pc, #40]	@ (8003d68 <LoopFillZerobss+0x22>)
 8003d3e:	2300      	movs	r3, #0
 8003d40:	e001      	b.n	8003d46 <LoopFillZerobss>

08003d42 <FillZerobss>:
 8003d42:	6013      	str	r3, [r2, #0]
 8003d44:	3204      	adds	r2, #4

08003d46 <LoopFillZerobss>:
 8003d46:	42a2      	cmp	r2, r4
 8003d48:	d3fb      	bcc.n	8003d42 <FillZerobss>
 8003d4a:	f004 fa25 	bl	8008198 <__libc_init_array>
 8003d4e:	f7fd ff9b 	bl	8001c88 <main>
 8003d52:	4770      	bx	lr
 8003d54:	20020000 	.word	0x20020000
 8003d58:	20000000 	.word	0x20000000
 8003d5c:	200000b0 	.word	0x200000b0
 8003d60:	08008248 	.word	0x08008248
 8003d64:	200000b0 	.word	0x200000b0
 8003d68:	200009c8 	.word	0x200009c8

08003d6c <ADC_IRQHandler>:
 8003d6c:	e7fe      	b.n	8003d6c <ADC_IRQHandler>
	...

08003d70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003d74:	4b0e      	ldr	r3, [pc, #56]	@ (8003db0 <HAL_Init+0x40>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a0d      	ldr	r2, [pc, #52]	@ (8003db0 <HAL_Init+0x40>)
 8003d7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003d80:	4b0b      	ldr	r3, [pc, #44]	@ (8003db0 <HAL_Init+0x40>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a0a      	ldr	r2, [pc, #40]	@ (8003db0 <HAL_Init+0x40>)
 8003d86:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003d8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003d8c:	4b08      	ldr	r3, [pc, #32]	@ (8003db0 <HAL_Init+0x40>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a07      	ldr	r2, [pc, #28]	@ (8003db0 <HAL_Init+0x40>)
 8003d92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d98:	2003      	movs	r0, #3
 8003d9a:	f000 f94f 	bl	800403c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003d9e:	200f      	movs	r0, #15
 8003da0:	f000 f808 	bl	8003db4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003da4:	f7fe ff78 	bl	8002c98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003da8:	2300      	movs	r3, #0
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	40023c00 	.word	0x40023c00

08003db4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b082      	sub	sp, #8
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003dbc:	4b12      	ldr	r3, [pc, #72]	@ (8003e08 <HAL_InitTick+0x54>)
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	4b12      	ldr	r3, [pc, #72]	@ (8003e0c <HAL_InitTick+0x58>)
 8003dc2:	781b      	ldrb	r3, [r3, #0]
 8003dc4:	4619      	mov	r1, r3
 8003dc6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003dca:	fbb3 f3f1 	udiv	r3, r3, r1
 8003dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f000 f967 	bl	80040a6 <HAL_SYSTICK_Config>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d001      	beq.n	8003de2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e00e      	b.n	8003e00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2b0f      	cmp	r3, #15
 8003de6:	d80a      	bhi.n	8003dfe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003de8:	2200      	movs	r2, #0
 8003dea:	6879      	ldr	r1, [r7, #4]
 8003dec:	f04f 30ff 	mov.w	r0, #4294967295
 8003df0:	f000 f92f 	bl	8004052 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003df4:	4a06      	ldr	r2, [pc, #24]	@ (8003e10 <HAL_InitTick+0x5c>)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	e000      	b.n	8003e00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3708      	adds	r7, #8
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	20000024 	.word	0x20000024
 8003e0c:	2000005c 	.word	0x2000005c
 8003e10:	20000058 	.word	0x20000058

08003e14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e14:	b480      	push	{r7}
 8003e16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003e18:	4b06      	ldr	r3, [pc, #24]	@ (8003e34 <HAL_IncTick+0x20>)
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	4b06      	ldr	r3, [pc, #24]	@ (8003e38 <HAL_IncTick+0x24>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4413      	add	r3, r2
 8003e24:	4a04      	ldr	r2, [pc, #16]	@ (8003e38 <HAL_IncTick+0x24>)
 8003e26:	6013      	str	r3, [r2, #0]
}
 8003e28:	bf00      	nop
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr
 8003e32:	bf00      	nop
 8003e34:	2000005c 	.word	0x2000005c
 8003e38:	2000088c 	.word	0x2000088c

08003e3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	af00      	add	r7, sp, #0
  return uwTick;
 8003e40:	4b03      	ldr	r3, [pc, #12]	@ (8003e50 <HAL_GetTick+0x14>)
 8003e42:	681b      	ldr	r3, [r3, #0]
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr
 8003e4e:	bf00      	nop
 8003e50:	2000088c 	.word	0x2000088c

08003e54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e5c:	f7ff ffee 	bl	8003e3c <HAL_GetTick>
 8003e60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e6c:	d005      	beq.n	8003e7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8003e98 <HAL_Delay+0x44>)
 8003e70:	781b      	ldrb	r3, [r3, #0]
 8003e72:	461a      	mov	r2, r3
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	4413      	add	r3, r2
 8003e78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003e7a:	bf00      	nop
 8003e7c:	f7ff ffde 	bl	8003e3c <HAL_GetTick>
 8003e80:	4602      	mov	r2, r0
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	68fa      	ldr	r2, [r7, #12]
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d8f7      	bhi.n	8003e7c <HAL_Delay+0x28>
  {
  }
}
 8003e8c:	bf00      	nop
 8003e8e:	bf00      	nop
 8003e90:	3710      	adds	r7, #16
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	2000005c 	.word	0x2000005c

08003e9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b085      	sub	sp, #20
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f003 0307 	and.w	r3, r3, #7
 8003eaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003eac:	4b0c      	ldr	r3, [pc, #48]	@ (8003ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003eb2:	68ba      	ldr	r2, [r7, #8]
 8003eb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003eb8:	4013      	ands	r3, r2
 8003eba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ec4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003ec8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ecc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ece:	4a04      	ldr	r2, [pc, #16]	@ (8003ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	60d3      	str	r3, [r2, #12]
}
 8003ed4:	bf00      	nop
 8003ed6:	3714      	adds	r7, #20
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr
 8003ee0:	e000ed00 	.word	0xe000ed00

08003ee4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ee8:	4b04      	ldr	r3, [pc, #16]	@ (8003efc <__NVIC_GetPriorityGrouping+0x18>)
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	0a1b      	lsrs	r3, r3, #8
 8003eee:	f003 0307 	and.w	r3, r3, #7
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr
 8003efc:	e000ed00 	.word	0xe000ed00

08003f00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	4603      	mov	r3, r0
 8003f08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	db0b      	blt.n	8003f2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f12:	79fb      	ldrb	r3, [r7, #7]
 8003f14:	f003 021f 	and.w	r2, r3, #31
 8003f18:	4907      	ldr	r1, [pc, #28]	@ (8003f38 <__NVIC_EnableIRQ+0x38>)
 8003f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f1e:	095b      	lsrs	r3, r3, #5
 8003f20:	2001      	movs	r0, #1
 8003f22:	fa00 f202 	lsl.w	r2, r0, r2
 8003f26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003f2a:	bf00      	nop
 8003f2c:	370c      	adds	r7, #12
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr
 8003f36:	bf00      	nop
 8003f38:	e000e100 	.word	0xe000e100

08003f3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	4603      	mov	r3, r0
 8003f44:	6039      	str	r1, [r7, #0]
 8003f46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	db0a      	blt.n	8003f66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	b2da      	uxtb	r2, r3
 8003f54:	490c      	ldr	r1, [pc, #48]	@ (8003f88 <__NVIC_SetPriority+0x4c>)
 8003f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f5a:	0112      	lsls	r2, r2, #4
 8003f5c:	b2d2      	uxtb	r2, r2
 8003f5e:	440b      	add	r3, r1
 8003f60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f64:	e00a      	b.n	8003f7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	b2da      	uxtb	r2, r3
 8003f6a:	4908      	ldr	r1, [pc, #32]	@ (8003f8c <__NVIC_SetPriority+0x50>)
 8003f6c:	79fb      	ldrb	r3, [r7, #7]
 8003f6e:	f003 030f 	and.w	r3, r3, #15
 8003f72:	3b04      	subs	r3, #4
 8003f74:	0112      	lsls	r2, r2, #4
 8003f76:	b2d2      	uxtb	r2, r2
 8003f78:	440b      	add	r3, r1
 8003f7a:	761a      	strb	r2, [r3, #24]
}
 8003f7c:	bf00      	nop
 8003f7e:	370c      	adds	r7, #12
 8003f80:	46bd      	mov	sp, r7
 8003f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f86:	4770      	bx	lr
 8003f88:	e000e100 	.word	0xe000e100
 8003f8c:	e000ed00 	.word	0xe000ed00

08003f90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b089      	sub	sp, #36	@ 0x24
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	60b9      	str	r1, [r7, #8]
 8003f9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f003 0307 	and.w	r3, r3, #7
 8003fa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	f1c3 0307 	rsb	r3, r3, #7
 8003faa:	2b04      	cmp	r3, #4
 8003fac:	bf28      	it	cs
 8003fae:	2304      	movcs	r3, #4
 8003fb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	3304      	adds	r3, #4
 8003fb6:	2b06      	cmp	r3, #6
 8003fb8:	d902      	bls.n	8003fc0 <NVIC_EncodePriority+0x30>
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	3b03      	subs	r3, #3
 8003fbe:	e000      	b.n	8003fc2 <NVIC_EncodePriority+0x32>
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8003fc8:	69bb      	ldr	r3, [r7, #24]
 8003fca:	fa02 f303 	lsl.w	r3, r2, r3
 8003fce:	43da      	mvns	r2, r3
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	401a      	ands	r2, r3
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003fd8:	f04f 31ff 	mov.w	r1, #4294967295
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	fa01 f303 	lsl.w	r3, r1, r3
 8003fe2:	43d9      	mvns	r1, r3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fe8:	4313      	orrs	r3, r2
         );
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3724      	adds	r7, #36	@ 0x24
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr
	...

08003ff8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	3b01      	subs	r3, #1
 8004004:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004008:	d301      	bcc.n	800400e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800400a:	2301      	movs	r3, #1
 800400c:	e00f      	b.n	800402e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800400e:	4a0a      	ldr	r2, [pc, #40]	@ (8004038 <SysTick_Config+0x40>)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	3b01      	subs	r3, #1
 8004014:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004016:	210f      	movs	r1, #15
 8004018:	f04f 30ff 	mov.w	r0, #4294967295
 800401c:	f7ff ff8e 	bl	8003f3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004020:	4b05      	ldr	r3, [pc, #20]	@ (8004038 <SysTick_Config+0x40>)
 8004022:	2200      	movs	r2, #0
 8004024:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004026:	4b04      	ldr	r3, [pc, #16]	@ (8004038 <SysTick_Config+0x40>)
 8004028:	2207      	movs	r2, #7
 800402a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	3708      	adds	r7, #8
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
 8004036:	bf00      	nop
 8004038:	e000e010 	.word	0xe000e010

0800403c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b082      	sub	sp, #8
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f7ff ff29 	bl	8003e9c <__NVIC_SetPriorityGrouping>
}
 800404a:	bf00      	nop
 800404c:	3708      	adds	r7, #8
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}

08004052 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004052:	b580      	push	{r7, lr}
 8004054:	b086      	sub	sp, #24
 8004056:	af00      	add	r7, sp, #0
 8004058:	4603      	mov	r3, r0
 800405a:	60b9      	str	r1, [r7, #8]
 800405c:	607a      	str	r2, [r7, #4]
 800405e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004060:	2300      	movs	r3, #0
 8004062:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004064:	f7ff ff3e 	bl	8003ee4 <__NVIC_GetPriorityGrouping>
 8004068:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	68b9      	ldr	r1, [r7, #8]
 800406e:	6978      	ldr	r0, [r7, #20]
 8004070:	f7ff ff8e 	bl	8003f90 <NVIC_EncodePriority>
 8004074:	4602      	mov	r2, r0
 8004076:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800407a:	4611      	mov	r1, r2
 800407c:	4618      	mov	r0, r3
 800407e:	f7ff ff5d 	bl	8003f3c <__NVIC_SetPriority>
}
 8004082:	bf00      	nop
 8004084:	3718      	adds	r7, #24
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}

0800408a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800408a:	b580      	push	{r7, lr}
 800408c:	b082      	sub	sp, #8
 800408e:	af00      	add	r7, sp, #0
 8004090:	4603      	mov	r3, r0
 8004092:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004094:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004098:	4618      	mov	r0, r3
 800409a:	f7ff ff31 	bl	8003f00 <__NVIC_EnableIRQ>
}
 800409e:	bf00      	nop
 80040a0:	3708      	adds	r7, #8
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}

080040a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b082      	sub	sp, #8
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f7ff ffa2 	bl	8003ff8 <SysTick_Config>
 80040b4:	4603      	mov	r3, r0
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3708      	adds	r7, #8
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
	...

080040c0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b086      	sub	sp, #24
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80040c8:	2300      	movs	r3, #0
 80040ca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80040cc:	f7ff feb6 	bl	8003e3c <HAL_GetTick>
 80040d0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d101      	bne.n	80040dc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	e099      	b.n	8004210 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2202      	movs	r2, #2
 80040e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f022 0201 	bic.w	r2, r2, #1
 80040fa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040fc:	e00f      	b.n	800411e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80040fe:	f7ff fe9d 	bl	8003e3c <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	2b05      	cmp	r3, #5
 800410a:	d908      	bls.n	800411e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2220      	movs	r2, #32
 8004110:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2203      	movs	r2, #3
 8004116:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e078      	b.n	8004210 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0301 	and.w	r3, r3, #1
 8004128:	2b00      	cmp	r3, #0
 800412a:	d1e8      	bne.n	80040fe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004134:	697a      	ldr	r2, [r7, #20]
 8004136:	4b38      	ldr	r3, [pc, #224]	@ (8004218 <HAL_DMA_Init+0x158>)
 8004138:	4013      	ands	r3, r2
 800413a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	685a      	ldr	r2, [r3, #4]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800414a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	691b      	ldr	r3, [r3, #16]
 8004150:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004156:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	699b      	ldr	r3, [r3, #24]
 800415c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004162:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6a1b      	ldr	r3, [r3, #32]
 8004168:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800416a:	697a      	ldr	r2, [r7, #20]
 800416c:	4313      	orrs	r3, r2
 800416e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004174:	2b04      	cmp	r3, #4
 8004176:	d107      	bne.n	8004188 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004180:	4313      	orrs	r3, r2
 8004182:	697a      	ldr	r2, [r7, #20]
 8004184:	4313      	orrs	r3, r2
 8004186:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	697a      	ldr	r2, [r7, #20]
 800418e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	695b      	ldr	r3, [r3, #20]
 8004196:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	f023 0307 	bic.w	r3, r3, #7
 800419e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a4:	697a      	ldr	r2, [r7, #20]
 80041a6:	4313      	orrs	r3, r2
 80041a8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ae:	2b04      	cmp	r3, #4
 80041b0:	d117      	bne.n	80041e2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041b6:	697a      	ldr	r2, [r7, #20]
 80041b8:	4313      	orrs	r3, r2
 80041ba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d00e      	beq.n	80041e2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80041c4:	6878      	ldr	r0, [r7, #4]
 80041c6:	f000 fb01 	bl	80047cc <DMA_CheckFifoParam>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d008      	beq.n	80041e2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2240      	movs	r2, #64	@ 0x40
 80041d4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2201      	movs	r2, #1
 80041da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80041de:	2301      	movs	r3, #1
 80041e0:	e016      	b.n	8004210 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	697a      	ldr	r2, [r7, #20]
 80041e8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 fab8 	bl	8004760 <DMA_CalcBaseAndBitshift>
 80041f0:	4603      	mov	r3, r0
 80041f2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041f8:	223f      	movs	r2, #63	@ 0x3f
 80041fa:	409a      	lsls	r2, r3
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2201      	movs	r2, #1
 800420a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800420e:	2300      	movs	r3, #0
}
 8004210:	4618      	mov	r0, r3
 8004212:	3718      	adds	r7, #24
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}
 8004218:	f010803f 	.word	0xf010803f

0800421c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b086      	sub	sp, #24
 8004220:	af00      	add	r7, sp, #0
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	607a      	str	r2, [r7, #4]
 8004228:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800422a:	2300      	movs	r3, #0
 800422c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004232:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800423a:	2b01      	cmp	r3, #1
 800423c:	d101      	bne.n	8004242 <HAL_DMA_Start_IT+0x26>
 800423e:	2302      	movs	r3, #2
 8004240:	e040      	b.n	80042c4 <HAL_DMA_Start_IT+0xa8>
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2201      	movs	r2, #1
 8004246:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004250:	b2db      	uxtb	r3, r3
 8004252:	2b01      	cmp	r3, #1
 8004254:	d12f      	bne.n	80042b6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2202      	movs	r2, #2
 800425a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2200      	movs	r2, #0
 8004262:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	687a      	ldr	r2, [r7, #4]
 8004268:	68b9      	ldr	r1, [r7, #8]
 800426a:	68f8      	ldr	r0, [r7, #12]
 800426c:	f000 fa4a 	bl	8004704 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004274:	223f      	movs	r2, #63	@ 0x3f
 8004276:	409a      	lsls	r2, r3
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f042 0216 	orr.w	r2, r2, #22
 800428a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004290:	2b00      	cmp	r3, #0
 8004292:	d007      	beq.n	80042a4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f042 0208 	orr.w	r2, r2, #8
 80042a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f042 0201 	orr.w	r2, r2, #1
 80042b2:	601a      	str	r2, [r3, #0]
 80042b4:	e005      	b.n	80042c2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80042be:	2302      	movs	r3, #2
 80042c0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80042c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3718      	adds	r7, #24
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}

080042cc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042d8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80042da:	f7ff fdaf 	bl	8003e3c <HAL_GetTick>
 80042de:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d008      	beq.n	80042fe <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2280      	movs	r2, #128	@ 0x80
 80042f0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e052      	b.n	80043a4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f022 0216 	bic.w	r2, r2, #22
 800430c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	695a      	ldr	r2, [r3, #20]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800431c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004322:	2b00      	cmp	r3, #0
 8004324:	d103      	bne.n	800432e <HAL_DMA_Abort+0x62>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800432a:	2b00      	cmp	r3, #0
 800432c:	d007      	beq.n	800433e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f022 0208 	bic.w	r2, r2, #8
 800433c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f022 0201 	bic.w	r2, r2, #1
 800434c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800434e:	e013      	b.n	8004378 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004350:	f7ff fd74 	bl	8003e3c <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	2b05      	cmp	r3, #5
 800435c:	d90c      	bls.n	8004378 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2220      	movs	r2, #32
 8004362:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2203      	movs	r2, #3
 8004368:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004374:	2303      	movs	r3, #3
 8004376:	e015      	b.n	80043a4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 0301 	and.w	r3, r3, #1
 8004382:	2b00      	cmp	r3, #0
 8004384:	d1e4      	bne.n	8004350 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800438a:	223f      	movs	r2, #63	@ 0x3f
 800438c:	409a      	lsls	r2, r3
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2201      	movs	r2, #1
 8004396:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2200      	movs	r2, #0
 800439e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80043a2:	2300      	movs	r3, #0
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3710      	adds	r7, #16
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80043ba:	b2db      	uxtb	r3, r3
 80043bc:	2b02      	cmp	r3, #2
 80043be:	d004      	beq.n	80043ca <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2280      	movs	r2, #128	@ 0x80
 80043c4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e00c      	b.n	80043e4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2205      	movs	r2, #5
 80043ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f022 0201 	bic.w	r2, r2, #1
 80043e0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80043e2:	2300      	movs	r3, #0
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	370c      	adds	r7, #12
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b086      	sub	sp, #24
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80043f8:	2300      	movs	r3, #0
 80043fa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80043fc:	4b8e      	ldr	r3, [pc, #568]	@ (8004638 <HAL_DMA_IRQHandler+0x248>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a8e      	ldr	r2, [pc, #568]	@ (800463c <HAL_DMA_IRQHandler+0x24c>)
 8004402:	fba2 2303 	umull	r2, r3, r2, r3
 8004406:	0a9b      	lsrs	r3, r3, #10
 8004408:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800440e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800441a:	2208      	movs	r2, #8
 800441c:	409a      	lsls	r2, r3
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	4013      	ands	r3, r2
 8004422:	2b00      	cmp	r3, #0
 8004424:	d01a      	beq.n	800445c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 0304 	and.w	r3, r3, #4
 8004430:	2b00      	cmp	r3, #0
 8004432:	d013      	beq.n	800445c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f022 0204 	bic.w	r2, r2, #4
 8004442:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004448:	2208      	movs	r2, #8
 800444a:	409a      	lsls	r2, r3
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004454:	f043 0201 	orr.w	r2, r3, #1
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004460:	2201      	movs	r2, #1
 8004462:	409a      	lsls	r2, r3
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	4013      	ands	r3, r2
 8004468:	2b00      	cmp	r3, #0
 800446a:	d012      	beq.n	8004492 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	695b      	ldr	r3, [r3, #20]
 8004472:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004476:	2b00      	cmp	r3, #0
 8004478:	d00b      	beq.n	8004492 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800447e:	2201      	movs	r2, #1
 8004480:	409a      	lsls	r2, r3
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800448a:	f043 0202 	orr.w	r2, r3, #2
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004496:	2204      	movs	r2, #4
 8004498:	409a      	lsls	r2, r3
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	4013      	ands	r3, r2
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d012      	beq.n	80044c8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0302 	and.w	r3, r3, #2
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d00b      	beq.n	80044c8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044b4:	2204      	movs	r2, #4
 80044b6:	409a      	lsls	r2, r3
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044c0:	f043 0204 	orr.w	r2, r3, #4
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044cc:	2210      	movs	r2, #16
 80044ce:	409a      	lsls	r2, r3
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	4013      	ands	r3, r2
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d043      	beq.n	8004560 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 0308 	and.w	r3, r3, #8
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d03c      	beq.n	8004560 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044ea:	2210      	movs	r2, #16
 80044ec:	409a      	lsls	r2, r3
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d018      	beq.n	8004532 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800450a:	2b00      	cmp	r3, #0
 800450c:	d108      	bne.n	8004520 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004512:	2b00      	cmp	r3, #0
 8004514:	d024      	beq.n	8004560 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	4798      	blx	r3
 800451e:	e01f      	b.n	8004560 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004524:	2b00      	cmp	r3, #0
 8004526:	d01b      	beq.n	8004560 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	4798      	blx	r3
 8004530:	e016      	b.n	8004560 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800453c:	2b00      	cmp	r3, #0
 800453e:	d107      	bne.n	8004550 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f022 0208 	bic.w	r2, r2, #8
 800454e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004554:	2b00      	cmp	r3, #0
 8004556:	d003      	beq.n	8004560 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004564:	2220      	movs	r2, #32
 8004566:	409a      	lsls	r2, r3
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	4013      	ands	r3, r2
 800456c:	2b00      	cmp	r3, #0
 800456e:	f000 808f 	beq.w	8004690 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f003 0310 	and.w	r3, r3, #16
 800457c:	2b00      	cmp	r3, #0
 800457e:	f000 8087 	beq.w	8004690 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004586:	2220      	movs	r2, #32
 8004588:	409a      	lsls	r2, r3
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b05      	cmp	r3, #5
 8004598:	d136      	bne.n	8004608 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f022 0216 	bic.w	r2, r2, #22
 80045a8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	695a      	ldr	r2, [r3, #20]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80045b8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d103      	bne.n	80045ca <HAL_DMA_IRQHandler+0x1da>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d007      	beq.n	80045da <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f022 0208 	bic.w	r2, r2, #8
 80045d8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045de:	223f      	movs	r2, #63	@ 0x3f
 80045e0:	409a      	lsls	r2, r3
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2201      	movs	r2, #1
 80045ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2200      	movs	r2, #0
 80045f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d07e      	beq.n	80046fc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	4798      	blx	r3
        }
        return;
 8004606:	e079      	b.n	80046fc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004612:	2b00      	cmp	r3, #0
 8004614:	d01d      	beq.n	8004652 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004620:	2b00      	cmp	r3, #0
 8004622:	d10d      	bne.n	8004640 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004628:	2b00      	cmp	r3, #0
 800462a:	d031      	beq.n	8004690 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	4798      	blx	r3
 8004634:	e02c      	b.n	8004690 <HAL_DMA_IRQHandler+0x2a0>
 8004636:	bf00      	nop
 8004638:	20000024 	.word	0x20000024
 800463c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004644:	2b00      	cmp	r3, #0
 8004646:	d023      	beq.n	8004690 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	4798      	blx	r3
 8004650:	e01e      	b.n	8004690 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800465c:	2b00      	cmp	r3, #0
 800465e:	d10f      	bne.n	8004680 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f022 0210 	bic.w	r2, r2, #16
 800466e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004684:	2b00      	cmp	r3, #0
 8004686:	d003      	beq.n	8004690 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004694:	2b00      	cmp	r3, #0
 8004696:	d032      	beq.n	80046fe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800469c:	f003 0301 	and.w	r3, r3, #1
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d022      	beq.n	80046ea <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2205      	movs	r2, #5
 80046a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f022 0201 	bic.w	r2, r2, #1
 80046ba:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	3301      	adds	r3, #1
 80046c0:	60bb      	str	r3, [r7, #8]
 80046c2:	697a      	ldr	r2, [r7, #20]
 80046c4:	429a      	cmp	r2, r3
 80046c6:	d307      	bcc.n	80046d8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0301 	and.w	r3, r3, #1
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d1f2      	bne.n	80046bc <HAL_DMA_IRQHandler+0x2cc>
 80046d6:	e000      	b.n	80046da <HAL_DMA_IRQHandler+0x2ea>
          break;
 80046d8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2201      	movs	r2, #1
 80046de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d005      	beq.n	80046fe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	4798      	blx	r3
 80046fa:	e000      	b.n	80046fe <HAL_DMA_IRQHandler+0x30e>
        return;
 80046fc:	bf00      	nop
    }
  }
}
 80046fe:	3718      	adds	r7, #24
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}

08004704 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004704:	b480      	push	{r7}
 8004706:	b085      	sub	sp, #20
 8004708:	af00      	add	r7, sp, #0
 800470a:	60f8      	str	r0, [r7, #12]
 800470c:	60b9      	str	r1, [r7, #8]
 800470e:	607a      	str	r2, [r7, #4]
 8004710:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004720:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	683a      	ldr	r2, [r7, #0]
 8004728:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	2b40      	cmp	r3, #64	@ 0x40
 8004730:	d108      	bne.n	8004744 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	68ba      	ldr	r2, [r7, #8]
 8004740:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004742:	e007      	b.n	8004754 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	68ba      	ldr	r2, [r7, #8]
 800474a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	60da      	str	r2, [r3, #12]
}
 8004754:	bf00      	nop
 8004756:	3714      	adds	r7, #20
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004760:	b480      	push	{r7}
 8004762:	b085      	sub	sp, #20
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	b2db      	uxtb	r3, r3
 800476e:	3b10      	subs	r3, #16
 8004770:	4a14      	ldr	r2, [pc, #80]	@ (80047c4 <DMA_CalcBaseAndBitshift+0x64>)
 8004772:	fba2 2303 	umull	r2, r3, r2, r3
 8004776:	091b      	lsrs	r3, r3, #4
 8004778:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800477a:	4a13      	ldr	r2, [pc, #76]	@ (80047c8 <DMA_CalcBaseAndBitshift+0x68>)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	4413      	add	r3, r2
 8004780:	781b      	ldrb	r3, [r3, #0]
 8004782:	461a      	mov	r2, r3
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2b03      	cmp	r3, #3
 800478c:	d909      	bls.n	80047a2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004796:	f023 0303 	bic.w	r3, r3, #3
 800479a:	1d1a      	adds	r2, r3, #4
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	659a      	str	r2, [r3, #88]	@ 0x58
 80047a0:	e007      	b.n	80047b2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80047aa:	f023 0303 	bic.w	r3, r3, #3
 80047ae:	687a      	ldr	r2, [r7, #4]
 80047b0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3714      	adds	r7, #20
 80047ba:	46bd      	mov	sp, r7
 80047bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c0:	4770      	bx	lr
 80047c2:	bf00      	nop
 80047c4:	aaaaaaab 	.word	0xaaaaaaab
 80047c8:	08008220 	.word	0x08008220

080047cc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b085      	sub	sp, #20
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047d4:	2300      	movs	r3, #0
 80047d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047dc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	699b      	ldr	r3, [r3, #24]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d11f      	bne.n	8004826 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	2b03      	cmp	r3, #3
 80047ea:	d856      	bhi.n	800489a <DMA_CheckFifoParam+0xce>
 80047ec:	a201      	add	r2, pc, #4	@ (adr r2, 80047f4 <DMA_CheckFifoParam+0x28>)
 80047ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047f2:	bf00      	nop
 80047f4:	08004805 	.word	0x08004805
 80047f8:	08004817 	.word	0x08004817
 80047fc:	08004805 	.word	0x08004805
 8004800:	0800489b 	.word	0x0800489b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004808:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800480c:	2b00      	cmp	r3, #0
 800480e:	d046      	beq.n	800489e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004814:	e043      	b.n	800489e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800481a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800481e:	d140      	bne.n	80048a2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004824:	e03d      	b.n	80048a2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	699b      	ldr	r3, [r3, #24]
 800482a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800482e:	d121      	bne.n	8004874 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	2b03      	cmp	r3, #3
 8004834:	d837      	bhi.n	80048a6 <DMA_CheckFifoParam+0xda>
 8004836:	a201      	add	r2, pc, #4	@ (adr r2, 800483c <DMA_CheckFifoParam+0x70>)
 8004838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800483c:	0800484d 	.word	0x0800484d
 8004840:	08004853 	.word	0x08004853
 8004844:	0800484d 	.word	0x0800484d
 8004848:	08004865 	.word	0x08004865
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	73fb      	strb	r3, [r7, #15]
      break;
 8004850:	e030      	b.n	80048b4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004856:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800485a:	2b00      	cmp	r3, #0
 800485c:	d025      	beq.n	80048aa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004862:	e022      	b.n	80048aa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004868:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800486c:	d11f      	bne.n	80048ae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004872:	e01c      	b.n	80048ae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	2b02      	cmp	r3, #2
 8004878:	d903      	bls.n	8004882 <DMA_CheckFifoParam+0xb6>
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	2b03      	cmp	r3, #3
 800487e:	d003      	beq.n	8004888 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004880:	e018      	b.n	80048b4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	73fb      	strb	r3, [r7, #15]
      break;
 8004886:	e015      	b.n	80048b4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800488c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004890:	2b00      	cmp	r3, #0
 8004892:	d00e      	beq.n	80048b2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	73fb      	strb	r3, [r7, #15]
      break;
 8004898:	e00b      	b.n	80048b2 <DMA_CheckFifoParam+0xe6>
      break;
 800489a:	bf00      	nop
 800489c:	e00a      	b.n	80048b4 <DMA_CheckFifoParam+0xe8>
      break;
 800489e:	bf00      	nop
 80048a0:	e008      	b.n	80048b4 <DMA_CheckFifoParam+0xe8>
      break;
 80048a2:	bf00      	nop
 80048a4:	e006      	b.n	80048b4 <DMA_CheckFifoParam+0xe8>
      break;
 80048a6:	bf00      	nop
 80048a8:	e004      	b.n	80048b4 <DMA_CheckFifoParam+0xe8>
      break;
 80048aa:	bf00      	nop
 80048ac:	e002      	b.n	80048b4 <DMA_CheckFifoParam+0xe8>
      break;   
 80048ae:	bf00      	nop
 80048b0:	e000      	b.n	80048b4 <DMA_CheckFifoParam+0xe8>
      break;
 80048b2:	bf00      	nop
    }
  } 
  
  return status; 
 80048b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3714      	adds	r7, #20
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop

080048c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b089      	sub	sp, #36	@ 0x24
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80048ce:	2300      	movs	r3, #0
 80048d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80048d2:	2300      	movs	r3, #0
 80048d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80048d6:	2300      	movs	r3, #0
 80048d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048da:	2300      	movs	r3, #0
 80048dc:	61fb      	str	r3, [r7, #28]
 80048de:	e16b      	b.n	8004bb8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80048e0:	2201      	movs	r2, #1
 80048e2:	69fb      	ldr	r3, [r7, #28]
 80048e4:	fa02 f303 	lsl.w	r3, r2, r3
 80048e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	697a      	ldr	r2, [r7, #20]
 80048f0:	4013      	ands	r3, r2
 80048f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80048f4:	693a      	ldr	r2, [r7, #16]
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	429a      	cmp	r2, r3
 80048fa:	f040 815a 	bne.w	8004bb2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	f003 0303 	and.w	r3, r3, #3
 8004906:	2b01      	cmp	r3, #1
 8004908:	d005      	beq.n	8004916 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004912:	2b02      	cmp	r3, #2
 8004914:	d130      	bne.n	8004978 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800491c:	69fb      	ldr	r3, [r7, #28]
 800491e:	005b      	lsls	r3, r3, #1
 8004920:	2203      	movs	r2, #3
 8004922:	fa02 f303 	lsl.w	r3, r2, r3
 8004926:	43db      	mvns	r3, r3
 8004928:	69ba      	ldr	r2, [r7, #24]
 800492a:	4013      	ands	r3, r2
 800492c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	68da      	ldr	r2, [r3, #12]
 8004932:	69fb      	ldr	r3, [r7, #28]
 8004934:	005b      	lsls	r3, r3, #1
 8004936:	fa02 f303 	lsl.w	r3, r2, r3
 800493a:	69ba      	ldr	r2, [r7, #24]
 800493c:	4313      	orrs	r3, r2
 800493e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	69ba      	ldr	r2, [r7, #24]
 8004944:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800494c:	2201      	movs	r2, #1
 800494e:	69fb      	ldr	r3, [r7, #28]
 8004950:	fa02 f303 	lsl.w	r3, r2, r3
 8004954:	43db      	mvns	r3, r3
 8004956:	69ba      	ldr	r2, [r7, #24]
 8004958:	4013      	ands	r3, r2
 800495a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	091b      	lsrs	r3, r3, #4
 8004962:	f003 0201 	and.w	r2, r3, #1
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	fa02 f303 	lsl.w	r3, r2, r3
 800496c:	69ba      	ldr	r2, [r7, #24]
 800496e:	4313      	orrs	r3, r2
 8004970:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	69ba      	ldr	r2, [r7, #24]
 8004976:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f003 0303 	and.w	r3, r3, #3
 8004980:	2b03      	cmp	r3, #3
 8004982:	d017      	beq.n	80049b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	68db      	ldr	r3, [r3, #12]
 8004988:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	005b      	lsls	r3, r3, #1
 800498e:	2203      	movs	r2, #3
 8004990:	fa02 f303 	lsl.w	r3, r2, r3
 8004994:	43db      	mvns	r3, r3
 8004996:	69ba      	ldr	r2, [r7, #24]
 8004998:	4013      	ands	r3, r2
 800499a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	689a      	ldr	r2, [r3, #8]
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	005b      	lsls	r3, r3, #1
 80049a4:	fa02 f303 	lsl.w	r3, r2, r3
 80049a8:	69ba      	ldr	r2, [r7, #24]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	69ba      	ldr	r2, [r7, #24]
 80049b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	f003 0303 	and.w	r3, r3, #3
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d123      	bne.n	8004a08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80049c0:	69fb      	ldr	r3, [r7, #28]
 80049c2:	08da      	lsrs	r2, r3, #3
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	3208      	adds	r2, #8
 80049c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80049ce:	69fb      	ldr	r3, [r7, #28]
 80049d0:	f003 0307 	and.w	r3, r3, #7
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	220f      	movs	r2, #15
 80049d8:	fa02 f303 	lsl.w	r3, r2, r3
 80049dc:	43db      	mvns	r3, r3
 80049de:	69ba      	ldr	r2, [r7, #24]
 80049e0:	4013      	ands	r3, r2
 80049e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	691a      	ldr	r2, [r3, #16]
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	f003 0307 	and.w	r3, r3, #7
 80049ee:	009b      	lsls	r3, r3, #2
 80049f0:	fa02 f303 	lsl.w	r3, r2, r3
 80049f4:	69ba      	ldr	r2, [r7, #24]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80049fa:	69fb      	ldr	r3, [r7, #28]
 80049fc:	08da      	lsrs	r2, r3, #3
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	3208      	adds	r2, #8
 8004a02:	69b9      	ldr	r1, [r7, #24]
 8004a04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004a0e:	69fb      	ldr	r3, [r7, #28]
 8004a10:	005b      	lsls	r3, r3, #1
 8004a12:	2203      	movs	r2, #3
 8004a14:	fa02 f303 	lsl.w	r3, r2, r3
 8004a18:	43db      	mvns	r3, r3
 8004a1a:	69ba      	ldr	r2, [r7, #24]
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	f003 0203 	and.w	r2, r3, #3
 8004a28:	69fb      	ldr	r3, [r7, #28]
 8004a2a:	005b      	lsls	r3, r3, #1
 8004a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a30:	69ba      	ldr	r2, [r7, #24]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	69ba      	ldr	r2, [r7, #24]
 8004a3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	f000 80b4 	beq.w	8004bb2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	60fb      	str	r3, [r7, #12]
 8004a4e:	4b60      	ldr	r3, [pc, #384]	@ (8004bd0 <HAL_GPIO_Init+0x30c>)
 8004a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a52:	4a5f      	ldr	r2, [pc, #380]	@ (8004bd0 <HAL_GPIO_Init+0x30c>)
 8004a54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a58:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a5a:	4b5d      	ldr	r3, [pc, #372]	@ (8004bd0 <HAL_GPIO_Init+0x30c>)
 8004a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a62:	60fb      	str	r3, [r7, #12]
 8004a64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004a66:	4a5b      	ldr	r2, [pc, #364]	@ (8004bd4 <HAL_GPIO_Init+0x310>)
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	089b      	lsrs	r3, r3, #2
 8004a6c:	3302      	adds	r3, #2
 8004a6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004a74:	69fb      	ldr	r3, [r7, #28]
 8004a76:	f003 0303 	and.w	r3, r3, #3
 8004a7a:	009b      	lsls	r3, r3, #2
 8004a7c:	220f      	movs	r2, #15
 8004a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a82:	43db      	mvns	r3, r3
 8004a84:	69ba      	ldr	r2, [r7, #24]
 8004a86:	4013      	ands	r3, r2
 8004a88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	4a52      	ldr	r2, [pc, #328]	@ (8004bd8 <HAL_GPIO_Init+0x314>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d02b      	beq.n	8004aea <HAL_GPIO_Init+0x226>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a51      	ldr	r2, [pc, #324]	@ (8004bdc <HAL_GPIO_Init+0x318>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d025      	beq.n	8004ae6 <HAL_GPIO_Init+0x222>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a50      	ldr	r2, [pc, #320]	@ (8004be0 <HAL_GPIO_Init+0x31c>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d01f      	beq.n	8004ae2 <HAL_GPIO_Init+0x21e>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a4f      	ldr	r2, [pc, #316]	@ (8004be4 <HAL_GPIO_Init+0x320>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d019      	beq.n	8004ade <HAL_GPIO_Init+0x21a>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4a4e      	ldr	r2, [pc, #312]	@ (8004be8 <HAL_GPIO_Init+0x324>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d013      	beq.n	8004ada <HAL_GPIO_Init+0x216>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a4d      	ldr	r2, [pc, #308]	@ (8004bec <HAL_GPIO_Init+0x328>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d00d      	beq.n	8004ad6 <HAL_GPIO_Init+0x212>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a4c      	ldr	r2, [pc, #304]	@ (8004bf0 <HAL_GPIO_Init+0x32c>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d007      	beq.n	8004ad2 <HAL_GPIO_Init+0x20e>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a4b      	ldr	r2, [pc, #300]	@ (8004bf4 <HAL_GPIO_Init+0x330>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d101      	bne.n	8004ace <HAL_GPIO_Init+0x20a>
 8004aca:	2307      	movs	r3, #7
 8004acc:	e00e      	b.n	8004aec <HAL_GPIO_Init+0x228>
 8004ace:	2308      	movs	r3, #8
 8004ad0:	e00c      	b.n	8004aec <HAL_GPIO_Init+0x228>
 8004ad2:	2306      	movs	r3, #6
 8004ad4:	e00a      	b.n	8004aec <HAL_GPIO_Init+0x228>
 8004ad6:	2305      	movs	r3, #5
 8004ad8:	e008      	b.n	8004aec <HAL_GPIO_Init+0x228>
 8004ada:	2304      	movs	r3, #4
 8004adc:	e006      	b.n	8004aec <HAL_GPIO_Init+0x228>
 8004ade:	2303      	movs	r3, #3
 8004ae0:	e004      	b.n	8004aec <HAL_GPIO_Init+0x228>
 8004ae2:	2302      	movs	r3, #2
 8004ae4:	e002      	b.n	8004aec <HAL_GPIO_Init+0x228>
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e000      	b.n	8004aec <HAL_GPIO_Init+0x228>
 8004aea:	2300      	movs	r3, #0
 8004aec:	69fa      	ldr	r2, [r7, #28]
 8004aee:	f002 0203 	and.w	r2, r2, #3
 8004af2:	0092      	lsls	r2, r2, #2
 8004af4:	4093      	lsls	r3, r2
 8004af6:	69ba      	ldr	r2, [r7, #24]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004afc:	4935      	ldr	r1, [pc, #212]	@ (8004bd4 <HAL_GPIO_Init+0x310>)
 8004afe:	69fb      	ldr	r3, [r7, #28]
 8004b00:	089b      	lsrs	r3, r3, #2
 8004b02:	3302      	adds	r3, #2
 8004b04:	69ba      	ldr	r2, [r7, #24]
 8004b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004b0a:	4b3b      	ldr	r3, [pc, #236]	@ (8004bf8 <HAL_GPIO_Init+0x334>)
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	43db      	mvns	r3, r3
 8004b14:	69ba      	ldr	r2, [r7, #24]
 8004b16:	4013      	ands	r3, r2
 8004b18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d003      	beq.n	8004b2e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004b26:	69ba      	ldr	r2, [r7, #24]
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004b2e:	4a32      	ldr	r2, [pc, #200]	@ (8004bf8 <HAL_GPIO_Init+0x334>)
 8004b30:	69bb      	ldr	r3, [r7, #24]
 8004b32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004b34:	4b30      	ldr	r3, [pc, #192]	@ (8004bf8 <HAL_GPIO_Init+0x334>)
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	43db      	mvns	r3, r3
 8004b3e:	69ba      	ldr	r2, [r7, #24]
 8004b40:	4013      	ands	r3, r2
 8004b42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d003      	beq.n	8004b58 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004b50:	69ba      	ldr	r2, [r7, #24]
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	4313      	orrs	r3, r2
 8004b56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004b58:	4a27      	ldr	r2, [pc, #156]	@ (8004bf8 <HAL_GPIO_Init+0x334>)
 8004b5a:	69bb      	ldr	r3, [r7, #24]
 8004b5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004b5e:	4b26      	ldr	r3, [pc, #152]	@ (8004bf8 <HAL_GPIO_Init+0x334>)
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	43db      	mvns	r3, r3
 8004b68:	69ba      	ldr	r2, [r7, #24]
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d003      	beq.n	8004b82 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004b7a:	69ba      	ldr	r2, [r7, #24]
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004b82:	4a1d      	ldr	r2, [pc, #116]	@ (8004bf8 <HAL_GPIO_Init+0x334>)
 8004b84:	69bb      	ldr	r3, [r7, #24]
 8004b86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b88:	4b1b      	ldr	r3, [pc, #108]	@ (8004bf8 <HAL_GPIO_Init+0x334>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	43db      	mvns	r3, r3
 8004b92:	69ba      	ldr	r2, [r7, #24]
 8004b94:	4013      	ands	r3, r2
 8004b96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d003      	beq.n	8004bac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004ba4:	69ba      	ldr	r2, [r7, #24]
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004bac:	4a12      	ldr	r2, [pc, #72]	@ (8004bf8 <HAL_GPIO_Init+0x334>)
 8004bae:	69bb      	ldr	r3, [r7, #24]
 8004bb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	3301      	adds	r3, #1
 8004bb6:	61fb      	str	r3, [r7, #28]
 8004bb8:	69fb      	ldr	r3, [r7, #28]
 8004bba:	2b0f      	cmp	r3, #15
 8004bbc:	f67f ae90 	bls.w	80048e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004bc0:	bf00      	nop
 8004bc2:	bf00      	nop
 8004bc4:	3724      	adds	r7, #36	@ 0x24
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bcc:	4770      	bx	lr
 8004bce:	bf00      	nop
 8004bd0:	40023800 	.word	0x40023800
 8004bd4:	40013800 	.word	0x40013800
 8004bd8:	40020000 	.word	0x40020000
 8004bdc:	40020400 	.word	0x40020400
 8004be0:	40020800 	.word	0x40020800
 8004be4:	40020c00 	.word	0x40020c00
 8004be8:	40021000 	.word	0x40021000
 8004bec:	40021400 	.word	0x40021400
 8004bf0:	40021800 	.word	0x40021800
 8004bf4:	40021c00 	.word	0x40021c00
 8004bf8:	40013c00 	.word	0x40013c00

08004bfc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b085      	sub	sp, #20
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	460b      	mov	r3, r1
 8004c06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	691a      	ldr	r2, [r3, #16]
 8004c0c:	887b      	ldrh	r3, [r7, #2]
 8004c0e:	4013      	ands	r3, r2
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d002      	beq.n	8004c1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004c14:	2301      	movs	r3, #1
 8004c16:	73fb      	strb	r3, [r7, #15]
 8004c18:	e001      	b.n	8004c1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3714      	adds	r7, #20
 8004c24:	46bd      	mov	sp, r7
 8004c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2a:	4770      	bx	lr

08004c2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b083      	sub	sp, #12
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	460b      	mov	r3, r1
 8004c36:	807b      	strh	r3, [r7, #2]
 8004c38:	4613      	mov	r3, r2
 8004c3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004c3c:	787b      	ldrb	r3, [r7, #1]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d003      	beq.n	8004c4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004c42:	887a      	ldrh	r2, [r7, #2]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004c48:	e003      	b.n	8004c52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004c4a:	887b      	ldrh	r3, [r7, #2]
 8004c4c:	041a      	lsls	r2, r3, #16
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	619a      	str	r2, [r3, #24]
}
 8004c52:	bf00      	nop
 8004c54:	370c      	adds	r7, #12
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr

08004c5e <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8004c5e:	b580      	push	{r7, lr}
 8004c60:	b084      	sub	sp, #16
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d101      	bne.n	8004c70 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e034      	b.n	8004cda <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8004c78:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f245 5255 	movw	r2, #21845	@ 0x5555
 8004c82:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	687a      	ldr	r2, [r7, #4]
 8004c8a:	6852      	ldr	r2, [r2, #4]
 8004c8c:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	687a      	ldr	r2, [r7, #4]
 8004c94:	6892      	ldr	r2, [r2, #8]
 8004c96:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8004c98:	f7ff f8d0 	bl	8003e3c <HAL_GetTick>
 8004c9c:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004c9e:	e00f      	b.n	8004cc0 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8004ca0:	f7ff f8cc 	bl	8003e3c <HAL_GetTick>
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	1ad3      	subs	r3, r2, r3
 8004caa:	2b31      	cmp	r3, #49	@ 0x31
 8004cac:	d908      	bls.n	8004cc0 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	f003 0303 	and.w	r3, r3, #3
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d001      	beq.n	8004cc0 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8004cbc:	2303      	movs	r3, #3
 8004cbe:	e00c      	b.n	8004cda <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	68db      	ldr	r3, [r3, #12]
 8004cc6:	f003 0303 	and.w	r3, r3, #3
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d1e8      	bne.n	8004ca0 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8004cd6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004cd8:	2300      	movs	r3, #0
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3710      	adds	r7, #16
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8004ce2:	b480      	push	{r7}
 8004ce4:	b083      	sub	sp, #12
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8004cf2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004cf4:	2300      	movs	r3, #0
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	370c      	adds	r7, #12
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d00:	4770      	bx	lr
	...

08004d04 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b086      	sub	sp, #24
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d101      	bne.n	8004d16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e267      	b.n	80051e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 0301 	and.w	r3, r3, #1
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d075      	beq.n	8004e0e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004d22:	4b88      	ldr	r3, [pc, #544]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	f003 030c 	and.w	r3, r3, #12
 8004d2a:	2b04      	cmp	r3, #4
 8004d2c:	d00c      	beq.n	8004d48 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d2e:	4b85      	ldr	r3, [pc, #532]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004d36:	2b08      	cmp	r3, #8
 8004d38:	d112      	bne.n	8004d60 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d3a:	4b82      	ldr	r3, [pc, #520]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d46:	d10b      	bne.n	8004d60 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d48:	4b7e      	ldr	r3, [pc, #504]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d05b      	beq.n	8004e0c <HAL_RCC_OscConfig+0x108>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d157      	bne.n	8004e0c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e242      	b.n	80051e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d68:	d106      	bne.n	8004d78 <HAL_RCC_OscConfig+0x74>
 8004d6a:	4b76      	ldr	r3, [pc, #472]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a75      	ldr	r2, [pc, #468]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004d70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d74:	6013      	str	r3, [r2, #0]
 8004d76:	e01d      	b.n	8004db4 <HAL_RCC_OscConfig+0xb0>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d80:	d10c      	bne.n	8004d9c <HAL_RCC_OscConfig+0x98>
 8004d82:	4b70      	ldr	r3, [pc, #448]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a6f      	ldr	r2, [pc, #444]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004d88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d8c:	6013      	str	r3, [r2, #0]
 8004d8e:	4b6d      	ldr	r3, [pc, #436]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a6c      	ldr	r2, [pc, #432]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004d94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d98:	6013      	str	r3, [r2, #0]
 8004d9a:	e00b      	b.n	8004db4 <HAL_RCC_OscConfig+0xb0>
 8004d9c:	4b69      	ldr	r3, [pc, #420]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a68      	ldr	r2, [pc, #416]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004da2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004da6:	6013      	str	r3, [r2, #0]
 8004da8:	4b66      	ldr	r3, [pc, #408]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a65      	ldr	r2, [pc, #404]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004dae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004db2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d013      	beq.n	8004de4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dbc:	f7ff f83e 	bl	8003e3c <HAL_GetTick>
 8004dc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dc2:	e008      	b.n	8004dd6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004dc4:	f7ff f83a 	bl	8003e3c <HAL_GetTick>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	1ad3      	subs	r3, r2, r3
 8004dce:	2b64      	cmp	r3, #100	@ 0x64
 8004dd0:	d901      	bls.n	8004dd6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004dd2:	2303      	movs	r3, #3
 8004dd4:	e207      	b.n	80051e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dd6:	4b5b      	ldr	r3, [pc, #364]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d0f0      	beq.n	8004dc4 <HAL_RCC_OscConfig+0xc0>
 8004de2:	e014      	b.n	8004e0e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004de4:	f7ff f82a 	bl	8003e3c <HAL_GetTick>
 8004de8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dea:	e008      	b.n	8004dfe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004dec:	f7ff f826 	bl	8003e3c <HAL_GetTick>
 8004df0:	4602      	mov	r2, r0
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	1ad3      	subs	r3, r2, r3
 8004df6:	2b64      	cmp	r3, #100	@ 0x64
 8004df8:	d901      	bls.n	8004dfe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	e1f3      	b.n	80051e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dfe:	4b51      	ldr	r3, [pc, #324]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d1f0      	bne.n	8004dec <HAL_RCC_OscConfig+0xe8>
 8004e0a:	e000      	b.n	8004e0e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 0302 	and.w	r3, r3, #2
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d063      	beq.n	8004ee2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004e1a:	4b4a      	ldr	r3, [pc, #296]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	f003 030c 	and.w	r3, r3, #12
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d00b      	beq.n	8004e3e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e26:	4b47      	ldr	r3, [pc, #284]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004e2e:	2b08      	cmp	r3, #8
 8004e30:	d11c      	bne.n	8004e6c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e32:	4b44      	ldr	r3, [pc, #272]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d116      	bne.n	8004e6c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e3e:	4b41      	ldr	r3, [pc, #260]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 0302 	and.w	r3, r3, #2
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d005      	beq.n	8004e56 <HAL_RCC_OscConfig+0x152>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	68db      	ldr	r3, [r3, #12]
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d001      	beq.n	8004e56 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e1c7      	b.n	80051e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e56:	4b3b      	ldr	r3, [pc, #236]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	00db      	lsls	r3, r3, #3
 8004e64:	4937      	ldr	r1, [pc, #220]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004e66:	4313      	orrs	r3, r2
 8004e68:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e6a:	e03a      	b.n	8004ee2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d020      	beq.n	8004eb6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e74:	4b34      	ldr	r3, [pc, #208]	@ (8004f48 <HAL_RCC_OscConfig+0x244>)
 8004e76:	2201      	movs	r2, #1
 8004e78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e7a:	f7fe ffdf 	bl	8003e3c <HAL_GetTick>
 8004e7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e80:	e008      	b.n	8004e94 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e82:	f7fe ffdb 	bl	8003e3c <HAL_GetTick>
 8004e86:	4602      	mov	r2, r0
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	1ad3      	subs	r3, r2, r3
 8004e8c:	2b02      	cmp	r3, #2
 8004e8e:	d901      	bls.n	8004e94 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004e90:	2303      	movs	r3, #3
 8004e92:	e1a8      	b.n	80051e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e94:	4b2b      	ldr	r3, [pc, #172]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 0302 	and.w	r3, r3, #2
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d0f0      	beq.n	8004e82 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ea0:	4b28      	ldr	r3, [pc, #160]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	691b      	ldr	r3, [r3, #16]
 8004eac:	00db      	lsls	r3, r3, #3
 8004eae:	4925      	ldr	r1, [pc, #148]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	600b      	str	r3, [r1, #0]
 8004eb4:	e015      	b.n	8004ee2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004eb6:	4b24      	ldr	r3, [pc, #144]	@ (8004f48 <HAL_RCC_OscConfig+0x244>)
 8004eb8:	2200      	movs	r2, #0
 8004eba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ebc:	f7fe ffbe 	bl	8003e3c <HAL_GetTick>
 8004ec0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ec2:	e008      	b.n	8004ed6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ec4:	f7fe ffba 	bl	8003e3c <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	2b02      	cmp	r3, #2
 8004ed0:	d901      	bls.n	8004ed6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e187      	b.n	80051e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ed6:	4b1b      	ldr	r3, [pc, #108]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f003 0302 	and.w	r3, r3, #2
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d1f0      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f003 0308 	and.w	r3, r3, #8
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d036      	beq.n	8004f5c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	695b      	ldr	r3, [r3, #20]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d016      	beq.n	8004f24 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ef6:	4b15      	ldr	r3, [pc, #84]	@ (8004f4c <HAL_RCC_OscConfig+0x248>)
 8004ef8:	2201      	movs	r2, #1
 8004efa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004efc:	f7fe ff9e 	bl	8003e3c <HAL_GetTick>
 8004f00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f02:	e008      	b.n	8004f16 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f04:	f7fe ff9a 	bl	8003e3c <HAL_GetTick>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	2b02      	cmp	r3, #2
 8004f10:	d901      	bls.n	8004f16 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004f12:	2303      	movs	r3, #3
 8004f14:	e167      	b.n	80051e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f16:	4b0b      	ldr	r3, [pc, #44]	@ (8004f44 <HAL_RCC_OscConfig+0x240>)
 8004f18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f1a:	f003 0302 	and.w	r3, r3, #2
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d0f0      	beq.n	8004f04 <HAL_RCC_OscConfig+0x200>
 8004f22:	e01b      	b.n	8004f5c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f24:	4b09      	ldr	r3, [pc, #36]	@ (8004f4c <HAL_RCC_OscConfig+0x248>)
 8004f26:	2200      	movs	r2, #0
 8004f28:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f2a:	f7fe ff87 	bl	8003e3c <HAL_GetTick>
 8004f2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f30:	e00e      	b.n	8004f50 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f32:	f7fe ff83 	bl	8003e3c <HAL_GetTick>
 8004f36:	4602      	mov	r2, r0
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	2b02      	cmp	r3, #2
 8004f3e:	d907      	bls.n	8004f50 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004f40:	2303      	movs	r3, #3
 8004f42:	e150      	b.n	80051e6 <HAL_RCC_OscConfig+0x4e2>
 8004f44:	40023800 	.word	0x40023800
 8004f48:	42470000 	.word	0x42470000
 8004f4c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f50:	4b88      	ldr	r3, [pc, #544]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 8004f52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f54:	f003 0302 	and.w	r3, r3, #2
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d1ea      	bne.n	8004f32 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f003 0304 	and.w	r3, r3, #4
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	f000 8097 	beq.w	8005098 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f6e:	4b81      	ldr	r3, [pc, #516]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 8004f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d10f      	bne.n	8004f9a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	60bb      	str	r3, [r7, #8]
 8004f7e:	4b7d      	ldr	r3, [pc, #500]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 8004f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f82:	4a7c      	ldr	r2, [pc, #496]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 8004f84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f88:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f8a:	4b7a      	ldr	r3, [pc, #488]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 8004f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f92:	60bb      	str	r3, [r7, #8]
 8004f94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f96:	2301      	movs	r3, #1
 8004f98:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f9a:	4b77      	ldr	r3, [pc, #476]	@ (8005178 <HAL_RCC_OscConfig+0x474>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d118      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004fa6:	4b74      	ldr	r3, [pc, #464]	@ (8005178 <HAL_RCC_OscConfig+0x474>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a73      	ldr	r2, [pc, #460]	@ (8005178 <HAL_RCC_OscConfig+0x474>)
 8004fac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004fb2:	f7fe ff43 	bl	8003e3c <HAL_GetTick>
 8004fb6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fb8:	e008      	b.n	8004fcc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fba:	f7fe ff3f 	bl	8003e3c <HAL_GetTick>
 8004fbe:	4602      	mov	r2, r0
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	1ad3      	subs	r3, r2, r3
 8004fc4:	2b02      	cmp	r3, #2
 8004fc6:	d901      	bls.n	8004fcc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004fc8:	2303      	movs	r3, #3
 8004fca:	e10c      	b.n	80051e6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fcc:	4b6a      	ldr	r3, [pc, #424]	@ (8005178 <HAL_RCC_OscConfig+0x474>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d0f0      	beq.n	8004fba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d106      	bne.n	8004fee <HAL_RCC_OscConfig+0x2ea>
 8004fe0:	4b64      	ldr	r3, [pc, #400]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 8004fe2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fe4:	4a63      	ldr	r2, [pc, #396]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 8004fe6:	f043 0301 	orr.w	r3, r3, #1
 8004fea:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fec:	e01c      	b.n	8005028 <HAL_RCC_OscConfig+0x324>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	2b05      	cmp	r3, #5
 8004ff4:	d10c      	bne.n	8005010 <HAL_RCC_OscConfig+0x30c>
 8004ff6:	4b5f      	ldr	r3, [pc, #380]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 8004ff8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ffa:	4a5e      	ldr	r2, [pc, #376]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 8004ffc:	f043 0304 	orr.w	r3, r3, #4
 8005000:	6713      	str	r3, [r2, #112]	@ 0x70
 8005002:	4b5c      	ldr	r3, [pc, #368]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 8005004:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005006:	4a5b      	ldr	r2, [pc, #364]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 8005008:	f043 0301 	orr.w	r3, r3, #1
 800500c:	6713      	str	r3, [r2, #112]	@ 0x70
 800500e:	e00b      	b.n	8005028 <HAL_RCC_OscConfig+0x324>
 8005010:	4b58      	ldr	r3, [pc, #352]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 8005012:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005014:	4a57      	ldr	r2, [pc, #348]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 8005016:	f023 0301 	bic.w	r3, r3, #1
 800501a:	6713      	str	r3, [r2, #112]	@ 0x70
 800501c:	4b55      	ldr	r3, [pc, #340]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 800501e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005020:	4a54      	ldr	r2, [pc, #336]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 8005022:	f023 0304 	bic.w	r3, r3, #4
 8005026:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d015      	beq.n	800505c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005030:	f7fe ff04 	bl	8003e3c <HAL_GetTick>
 8005034:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005036:	e00a      	b.n	800504e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005038:	f7fe ff00 	bl	8003e3c <HAL_GetTick>
 800503c:	4602      	mov	r2, r0
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005046:	4293      	cmp	r3, r2
 8005048:	d901      	bls.n	800504e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800504a:	2303      	movs	r3, #3
 800504c:	e0cb      	b.n	80051e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800504e:	4b49      	ldr	r3, [pc, #292]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 8005050:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005052:	f003 0302 	and.w	r3, r3, #2
 8005056:	2b00      	cmp	r3, #0
 8005058:	d0ee      	beq.n	8005038 <HAL_RCC_OscConfig+0x334>
 800505a:	e014      	b.n	8005086 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800505c:	f7fe feee 	bl	8003e3c <HAL_GetTick>
 8005060:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005062:	e00a      	b.n	800507a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005064:	f7fe feea 	bl	8003e3c <HAL_GetTick>
 8005068:	4602      	mov	r2, r0
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	1ad3      	subs	r3, r2, r3
 800506e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005072:	4293      	cmp	r3, r2
 8005074:	d901      	bls.n	800507a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e0b5      	b.n	80051e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800507a:	4b3e      	ldr	r3, [pc, #248]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 800507c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800507e:	f003 0302 	and.w	r3, r3, #2
 8005082:	2b00      	cmp	r3, #0
 8005084:	d1ee      	bne.n	8005064 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005086:	7dfb      	ldrb	r3, [r7, #23]
 8005088:	2b01      	cmp	r3, #1
 800508a:	d105      	bne.n	8005098 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800508c:	4b39      	ldr	r3, [pc, #228]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 800508e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005090:	4a38      	ldr	r2, [pc, #224]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 8005092:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005096:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	699b      	ldr	r3, [r3, #24]
 800509c:	2b00      	cmp	r3, #0
 800509e:	f000 80a1 	beq.w	80051e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80050a2:	4b34      	ldr	r3, [pc, #208]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	f003 030c 	and.w	r3, r3, #12
 80050aa:	2b08      	cmp	r3, #8
 80050ac:	d05c      	beq.n	8005168 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	699b      	ldr	r3, [r3, #24]
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	d141      	bne.n	800513a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050b6:	4b31      	ldr	r3, [pc, #196]	@ (800517c <HAL_RCC_OscConfig+0x478>)
 80050b8:	2200      	movs	r2, #0
 80050ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050bc:	f7fe febe 	bl	8003e3c <HAL_GetTick>
 80050c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050c2:	e008      	b.n	80050d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050c4:	f7fe feba 	bl	8003e3c <HAL_GetTick>
 80050c8:	4602      	mov	r2, r0
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	1ad3      	subs	r3, r2, r3
 80050ce:	2b02      	cmp	r3, #2
 80050d0:	d901      	bls.n	80050d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80050d2:	2303      	movs	r3, #3
 80050d4:	e087      	b.n	80051e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050d6:	4b27      	ldr	r3, [pc, #156]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d1f0      	bne.n	80050c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	69da      	ldr	r2, [r3, #28]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a1b      	ldr	r3, [r3, #32]
 80050ea:	431a      	orrs	r2, r3
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f0:	019b      	lsls	r3, r3, #6
 80050f2:	431a      	orrs	r2, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050f8:	085b      	lsrs	r3, r3, #1
 80050fa:	3b01      	subs	r3, #1
 80050fc:	041b      	lsls	r3, r3, #16
 80050fe:	431a      	orrs	r2, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005104:	061b      	lsls	r3, r3, #24
 8005106:	491b      	ldr	r1, [pc, #108]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 8005108:	4313      	orrs	r3, r2
 800510a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800510c:	4b1b      	ldr	r3, [pc, #108]	@ (800517c <HAL_RCC_OscConfig+0x478>)
 800510e:	2201      	movs	r2, #1
 8005110:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005112:	f7fe fe93 	bl	8003e3c <HAL_GetTick>
 8005116:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005118:	e008      	b.n	800512c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800511a:	f7fe fe8f 	bl	8003e3c <HAL_GetTick>
 800511e:	4602      	mov	r2, r0
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	2b02      	cmp	r3, #2
 8005126:	d901      	bls.n	800512c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e05c      	b.n	80051e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800512c:	4b11      	ldr	r3, [pc, #68]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005134:	2b00      	cmp	r3, #0
 8005136:	d0f0      	beq.n	800511a <HAL_RCC_OscConfig+0x416>
 8005138:	e054      	b.n	80051e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800513a:	4b10      	ldr	r3, [pc, #64]	@ (800517c <HAL_RCC_OscConfig+0x478>)
 800513c:	2200      	movs	r2, #0
 800513e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005140:	f7fe fe7c 	bl	8003e3c <HAL_GetTick>
 8005144:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005146:	e008      	b.n	800515a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005148:	f7fe fe78 	bl	8003e3c <HAL_GetTick>
 800514c:	4602      	mov	r2, r0
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	2b02      	cmp	r3, #2
 8005154:	d901      	bls.n	800515a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005156:	2303      	movs	r3, #3
 8005158:	e045      	b.n	80051e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800515a:	4b06      	ldr	r3, [pc, #24]	@ (8005174 <HAL_RCC_OscConfig+0x470>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d1f0      	bne.n	8005148 <HAL_RCC_OscConfig+0x444>
 8005166:	e03d      	b.n	80051e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	699b      	ldr	r3, [r3, #24]
 800516c:	2b01      	cmp	r3, #1
 800516e:	d107      	bne.n	8005180 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	e038      	b.n	80051e6 <HAL_RCC_OscConfig+0x4e2>
 8005174:	40023800 	.word	0x40023800
 8005178:	40007000 	.word	0x40007000
 800517c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005180:	4b1b      	ldr	r3, [pc, #108]	@ (80051f0 <HAL_RCC_OscConfig+0x4ec>)
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	699b      	ldr	r3, [r3, #24]
 800518a:	2b01      	cmp	r3, #1
 800518c:	d028      	beq.n	80051e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005198:	429a      	cmp	r2, r3
 800519a:	d121      	bne.n	80051e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051a6:	429a      	cmp	r2, r3
 80051a8:	d11a      	bne.n	80051e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80051aa:	68fa      	ldr	r2, [r7, #12]
 80051ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80051b0:	4013      	ands	r3, r2
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80051b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d111      	bne.n	80051e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051c6:	085b      	lsrs	r3, r3, #1
 80051c8:	3b01      	subs	r3, #1
 80051ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d107      	bne.n	80051e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80051dc:	429a      	cmp	r2, r3
 80051de:	d001      	beq.n	80051e4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e000      	b.n	80051e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3718      	adds	r7, #24
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	40023800 	.word	0x40023800

080051f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b084      	sub	sp, #16
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
 80051fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d101      	bne.n	8005208 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e0cc      	b.n	80053a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005208:	4b68      	ldr	r3, [pc, #416]	@ (80053ac <HAL_RCC_ClockConfig+0x1b8>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f003 0307 	and.w	r3, r3, #7
 8005210:	683a      	ldr	r2, [r7, #0]
 8005212:	429a      	cmp	r2, r3
 8005214:	d90c      	bls.n	8005230 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005216:	4b65      	ldr	r3, [pc, #404]	@ (80053ac <HAL_RCC_ClockConfig+0x1b8>)
 8005218:	683a      	ldr	r2, [r7, #0]
 800521a:	b2d2      	uxtb	r2, r2
 800521c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800521e:	4b63      	ldr	r3, [pc, #396]	@ (80053ac <HAL_RCC_ClockConfig+0x1b8>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 0307 	and.w	r3, r3, #7
 8005226:	683a      	ldr	r2, [r7, #0]
 8005228:	429a      	cmp	r2, r3
 800522a:	d001      	beq.n	8005230 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e0b8      	b.n	80053a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f003 0302 	and.w	r3, r3, #2
 8005238:	2b00      	cmp	r3, #0
 800523a:	d020      	beq.n	800527e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 0304 	and.w	r3, r3, #4
 8005244:	2b00      	cmp	r3, #0
 8005246:	d005      	beq.n	8005254 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005248:	4b59      	ldr	r3, [pc, #356]	@ (80053b0 <HAL_RCC_ClockConfig+0x1bc>)
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	4a58      	ldr	r2, [pc, #352]	@ (80053b0 <HAL_RCC_ClockConfig+0x1bc>)
 800524e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005252:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0308 	and.w	r3, r3, #8
 800525c:	2b00      	cmp	r3, #0
 800525e:	d005      	beq.n	800526c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005260:	4b53      	ldr	r3, [pc, #332]	@ (80053b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	4a52      	ldr	r2, [pc, #328]	@ (80053b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005266:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800526a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800526c:	4b50      	ldr	r3, [pc, #320]	@ (80053b0 <HAL_RCC_ClockConfig+0x1bc>)
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	494d      	ldr	r1, [pc, #308]	@ (80053b0 <HAL_RCC_ClockConfig+0x1bc>)
 800527a:	4313      	orrs	r3, r2
 800527c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 0301 	and.w	r3, r3, #1
 8005286:	2b00      	cmp	r3, #0
 8005288:	d044      	beq.n	8005314 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	2b01      	cmp	r3, #1
 8005290:	d107      	bne.n	80052a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005292:	4b47      	ldr	r3, [pc, #284]	@ (80053b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800529a:	2b00      	cmp	r3, #0
 800529c:	d119      	bne.n	80052d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e07f      	b.n	80053a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d003      	beq.n	80052b2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80052ae:	2b03      	cmp	r3, #3
 80052b0:	d107      	bne.n	80052c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052b2:	4b3f      	ldr	r3, [pc, #252]	@ (80053b0 <HAL_RCC_ClockConfig+0x1bc>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d109      	bne.n	80052d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	e06f      	b.n	80053a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052c2:	4b3b      	ldr	r3, [pc, #236]	@ (80053b0 <HAL_RCC_ClockConfig+0x1bc>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 0302 	and.w	r3, r3, #2
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d101      	bne.n	80052d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e067      	b.n	80053a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80052d2:	4b37      	ldr	r3, [pc, #220]	@ (80053b0 <HAL_RCC_ClockConfig+0x1bc>)
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	f023 0203 	bic.w	r2, r3, #3
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	4934      	ldr	r1, [pc, #208]	@ (80053b0 <HAL_RCC_ClockConfig+0x1bc>)
 80052e0:	4313      	orrs	r3, r2
 80052e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80052e4:	f7fe fdaa 	bl	8003e3c <HAL_GetTick>
 80052e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052ea:	e00a      	b.n	8005302 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052ec:	f7fe fda6 	bl	8003e3c <HAL_GetTick>
 80052f0:	4602      	mov	r2, r0
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	1ad3      	subs	r3, r2, r3
 80052f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d901      	bls.n	8005302 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e04f      	b.n	80053a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005302:	4b2b      	ldr	r3, [pc, #172]	@ (80053b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	f003 020c 	and.w	r2, r3, #12
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	009b      	lsls	r3, r3, #2
 8005310:	429a      	cmp	r2, r3
 8005312:	d1eb      	bne.n	80052ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005314:	4b25      	ldr	r3, [pc, #148]	@ (80053ac <HAL_RCC_ClockConfig+0x1b8>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 0307 	and.w	r3, r3, #7
 800531c:	683a      	ldr	r2, [r7, #0]
 800531e:	429a      	cmp	r2, r3
 8005320:	d20c      	bcs.n	800533c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005322:	4b22      	ldr	r3, [pc, #136]	@ (80053ac <HAL_RCC_ClockConfig+0x1b8>)
 8005324:	683a      	ldr	r2, [r7, #0]
 8005326:	b2d2      	uxtb	r2, r2
 8005328:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800532a:	4b20      	ldr	r3, [pc, #128]	@ (80053ac <HAL_RCC_ClockConfig+0x1b8>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f003 0307 	and.w	r3, r3, #7
 8005332:	683a      	ldr	r2, [r7, #0]
 8005334:	429a      	cmp	r2, r3
 8005336:	d001      	beq.n	800533c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e032      	b.n	80053a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f003 0304 	and.w	r3, r3, #4
 8005344:	2b00      	cmp	r3, #0
 8005346:	d008      	beq.n	800535a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005348:	4b19      	ldr	r3, [pc, #100]	@ (80053b0 <HAL_RCC_ClockConfig+0x1bc>)
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	4916      	ldr	r1, [pc, #88]	@ (80053b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005356:	4313      	orrs	r3, r2
 8005358:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 0308 	and.w	r3, r3, #8
 8005362:	2b00      	cmp	r3, #0
 8005364:	d009      	beq.n	800537a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005366:	4b12      	ldr	r3, [pc, #72]	@ (80053b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	691b      	ldr	r3, [r3, #16]
 8005372:	00db      	lsls	r3, r3, #3
 8005374:	490e      	ldr	r1, [pc, #56]	@ (80053b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005376:	4313      	orrs	r3, r2
 8005378:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800537a:	f000 f821 	bl	80053c0 <HAL_RCC_GetSysClockFreq>
 800537e:	4602      	mov	r2, r0
 8005380:	4b0b      	ldr	r3, [pc, #44]	@ (80053b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	091b      	lsrs	r3, r3, #4
 8005386:	f003 030f 	and.w	r3, r3, #15
 800538a:	490a      	ldr	r1, [pc, #40]	@ (80053b4 <HAL_RCC_ClockConfig+0x1c0>)
 800538c:	5ccb      	ldrb	r3, [r1, r3]
 800538e:	fa22 f303 	lsr.w	r3, r2, r3
 8005392:	4a09      	ldr	r2, [pc, #36]	@ (80053b8 <HAL_RCC_ClockConfig+0x1c4>)
 8005394:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005396:	4b09      	ldr	r3, [pc, #36]	@ (80053bc <HAL_RCC_ClockConfig+0x1c8>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4618      	mov	r0, r3
 800539c:	f7fe fd0a 	bl	8003db4 <HAL_InitTick>

  return HAL_OK;
 80053a0:	2300      	movs	r3, #0
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3710      	adds	r7, #16
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}
 80053aa:	bf00      	nop
 80053ac:	40023c00 	.word	0x40023c00
 80053b0:	40023800 	.word	0x40023800
 80053b4:	08008208 	.word	0x08008208
 80053b8:	20000024 	.word	0x20000024
 80053bc:	20000058 	.word	0x20000058

080053c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053c4:	b090      	sub	sp, #64	@ 0x40
 80053c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80053c8:	2300      	movs	r3, #0
 80053ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80053cc:	2300      	movs	r3, #0
 80053ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80053d0:	2300      	movs	r3, #0
 80053d2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80053d4:	2300      	movs	r3, #0
 80053d6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80053d8:	4b59      	ldr	r3, [pc, #356]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x180>)
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	f003 030c 	and.w	r3, r3, #12
 80053e0:	2b08      	cmp	r3, #8
 80053e2:	d00d      	beq.n	8005400 <HAL_RCC_GetSysClockFreq+0x40>
 80053e4:	2b08      	cmp	r3, #8
 80053e6:	f200 80a1 	bhi.w	800552c <HAL_RCC_GetSysClockFreq+0x16c>
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d002      	beq.n	80053f4 <HAL_RCC_GetSysClockFreq+0x34>
 80053ee:	2b04      	cmp	r3, #4
 80053f0:	d003      	beq.n	80053fa <HAL_RCC_GetSysClockFreq+0x3a>
 80053f2:	e09b      	b.n	800552c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80053f4:	4b53      	ldr	r3, [pc, #332]	@ (8005544 <HAL_RCC_GetSysClockFreq+0x184>)
 80053f6:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80053f8:	e09b      	b.n	8005532 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80053fa:	4b53      	ldr	r3, [pc, #332]	@ (8005548 <HAL_RCC_GetSysClockFreq+0x188>)
 80053fc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80053fe:	e098      	b.n	8005532 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005400:	4b4f      	ldr	r3, [pc, #316]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x180>)
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005408:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800540a:	4b4d      	ldr	r3, [pc, #308]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x180>)
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005412:	2b00      	cmp	r3, #0
 8005414:	d028      	beq.n	8005468 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005416:	4b4a      	ldr	r3, [pc, #296]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x180>)
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	099b      	lsrs	r3, r3, #6
 800541c:	2200      	movs	r2, #0
 800541e:	623b      	str	r3, [r7, #32]
 8005420:	627a      	str	r2, [r7, #36]	@ 0x24
 8005422:	6a3b      	ldr	r3, [r7, #32]
 8005424:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005428:	2100      	movs	r1, #0
 800542a:	4b47      	ldr	r3, [pc, #284]	@ (8005548 <HAL_RCC_GetSysClockFreq+0x188>)
 800542c:	fb03 f201 	mul.w	r2, r3, r1
 8005430:	2300      	movs	r3, #0
 8005432:	fb00 f303 	mul.w	r3, r0, r3
 8005436:	4413      	add	r3, r2
 8005438:	4a43      	ldr	r2, [pc, #268]	@ (8005548 <HAL_RCC_GetSysClockFreq+0x188>)
 800543a:	fba0 1202 	umull	r1, r2, r0, r2
 800543e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005440:	460a      	mov	r2, r1
 8005442:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005444:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005446:	4413      	add	r3, r2
 8005448:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800544a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800544c:	2200      	movs	r2, #0
 800544e:	61bb      	str	r3, [r7, #24]
 8005450:	61fa      	str	r2, [r7, #28]
 8005452:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005456:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800545a:	f7fb fb41 	bl	8000ae0 <__aeabi_uldivmod>
 800545e:	4602      	mov	r2, r0
 8005460:	460b      	mov	r3, r1
 8005462:	4613      	mov	r3, r2
 8005464:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005466:	e053      	b.n	8005510 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005468:	4b35      	ldr	r3, [pc, #212]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x180>)
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	099b      	lsrs	r3, r3, #6
 800546e:	2200      	movs	r2, #0
 8005470:	613b      	str	r3, [r7, #16]
 8005472:	617a      	str	r2, [r7, #20]
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800547a:	f04f 0b00 	mov.w	fp, #0
 800547e:	4652      	mov	r2, sl
 8005480:	465b      	mov	r3, fp
 8005482:	f04f 0000 	mov.w	r0, #0
 8005486:	f04f 0100 	mov.w	r1, #0
 800548a:	0159      	lsls	r1, r3, #5
 800548c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005490:	0150      	lsls	r0, r2, #5
 8005492:	4602      	mov	r2, r0
 8005494:	460b      	mov	r3, r1
 8005496:	ebb2 080a 	subs.w	r8, r2, sl
 800549a:	eb63 090b 	sbc.w	r9, r3, fp
 800549e:	f04f 0200 	mov.w	r2, #0
 80054a2:	f04f 0300 	mov.w	r3, #0
 80054a6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80054aa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80054ae:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80054b2:	ebb2 0408 	subs.w	r4, r2, r8
 80054b6:	eb63 0509 	sbc.w	r5, r3, r9
 80054ba:	f04f 0200 	mov.w	r2, #0
 80054be:	f04f 0300 	mov.w	r3, #0
 80054c2:	00eb      	lsls	r3, r5, #3
 80054c4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80054c8:	00e2      	lsls	r2, r4, #3
 80054ca:	4614      	mov	r4, r2
 80054cc:	461d      	mov	r5, r3
 80054ce:	eb14 030a 	adds.w	r3, r4, sl
 80054d2:	603b      	str	r3, [r7, #0]
 80054d4:	eb45 030b 	adc.w	r3, r5, fp
 80054d8:	607b      	str	r3, [r7, #4]
 80054da:	f04f 0200 	mov.w	r2, #0
 80054de:	f04f 0300 	mov.w	r3, #0
 80054e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80054e6:	4629      	mov	r1, r5
 80054e8:	028b      	lsls	r3, r1, #10
 80054ea:	4621      	mov	r1, r4
 80054ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80054f0:	4621      	mov	r1, r4
 80054f2:	028a      	lsls	r2, r1, #10
 80054f4:	4610      	mov	r0, r2
 80054f6:	4619      	mov	r1, r3
 80054f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054fa:	2200      	movs	r2, #0
 80054fc:	60bb      	str	r3, [r7, #8]
 80054fe:	60fa      	str	r2, [r7, #12]
 8005500:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005504:	f7fb faec 	bl	8000ae0 <__aeabi_uldivmod>
 8005508:	4602      	mov	r2, r0
 800550a:	460b      	mov	r3, r1
 800550c:	4613      	mov	r3, r2
 800550e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005510:	4b0b      	ldr	r3, [pc, #44]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x180>)
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	0c1b      	lsrs	r3, r3, #16
 8005516:	f003 0303 	and.w	r3, r3, #3
 800551a:	3301      	adds	r3, #1
 800551c:	005b      	lsls	r3, r3, #1
 800551e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8005520:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005524:	fbb2 f3f3 	udiv	r3, r2, r3
 8005528:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800552a:	e002      	b.n	8005532 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800552c:	4b05      	ldr	r3, [pc, #20]	@ (8005544 <HAL_RCC_GetSysClockFreq+0x184>)
 800552e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005530:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005534:	4618      	mov	r0, r3
 8005536:	3740      	adds	r7, #64	@ 0x40
 8005538:	46bd      	mov	sp, r7
 800553a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800553e:	bf00      	nop
 8005540:	40023800 	.word	0x40023800
 8005544:	00f42400 	.word	0x00f42400
 8005548:	017d7840 	.word	0x017d7840

0800554c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800554c:	b480      	push	{r7}
 800554e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005550:	4b03      	ldr	r3, [pc, #12]	@ (8005560 <HAL_RCC_GetHCLKFreq+0x14>)
 8005552:	681b      	ldr	r3, [r3, #0]
}
 8005554:	4618      	mov	r0, r3
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr
 800555e:	bf00      	nop
 8005560:	20000024 	.word	0x20000024

08005564 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005568:	f7ff fff0 	bl	800554c <HAL_RCC_GetHCLKFreq>
 800556c:	4602      	mov	r2, r0
 800556e:	4b05      	ldr	r3, [pc, #20]	@ (8005584 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	0a9b      	lsrs	r3, r3, #10
 8005574:	f003 0307 	and.w	r3, r3, #7
 8005578:	4903      	ldr	r1, [pc, #12]	@ (8005588 <HAL_RCC_GetPCLK1Freq+0x24>)
 800557a:	5ccb      	ldrb	r3, [r1, r3]
 800557c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005580:	4618      	mov	r0, r3
 8005582:	bd80      	pop	{r7, pc}
 8005584:	40023800 	.word	0x40023800
 8005588:	08008218 	.word	0x08008218

0800558c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005590:	f7ff ffdc 	bl	800554c <HAL_RCC_GetHCLKFreq>
 8005594:	4602      	mov	r2, r0
 8005596:	4b05      	ldr	r3, [pc, #20]	@ (80055ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	0b5b      	lsrs	r3, r3, #13
 800559c:	f003 0307 	and.w	r3, r3, #7
 80055a0:	4903      	ldr	r1, [pc, #12]	@ (80055b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80055a2:	5ccb      	ldrb	r3, [r1, r3]
 80055a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	bd80      	pop	{r7, pc}
 80055ac:	40023800 	.word	0x40023800
 80055b0:	08008218 	.word	0x08008218

080055b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b082      	sub	sp, #8
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d101      	bne.n	80055c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e041      	b.n	800564a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d106      	bne.n	80055e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2200      	movs	r2, #0
 80055d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f7fd ff64 	bl	80034a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2202      	movs	r2, #2
 80055e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681a      	ldr	r2, [r3, #0]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	3304      	adds	r3, #4
 80055f0:	4619      	mov	r1, r3
 80055f2:	4610      	mov	r0, r2
 80055f4:	f000 fdfe 	bl	80061f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2201      	movs	r2, #1
 800562c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2201      	movs	r2, #1
 800563c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005648:	2300      	movs	r3, #0
}
 800564a:	4618      	mov	r0, r3
 800564c:	3708      	adds	r7, #8
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
	...

08005654 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005654:	b480      	push	{r7}
 8005656:	b085      	sub	sp, #20
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005662:	b2db      	uxtb	r3, r3
 8005664:	2b01      	cmp	r3, #1
 8005666:	d001      	beq.n	800566c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	e046      	b.n	80056fa <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2202      	movs	r2, #2
 8005670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a23      	ldr	r2, [pc, #140]	@ (8005708 <HAL_TIM_Base_Start+0xb4>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d022      	beq.n	80056c4 <HAL_TIM_Base_Start+0x70>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005686:	d01d      	beq.n	80056c4 <HAL_TIM_Base_Start+0x70>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a1f      	ldr	r2, [pc, #124]	@ (800570c <HAL_TIM_Base_Start+0xb8>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d018      	beq.n	80056c4 <HAL_TIM_Base_Start+0x70>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a1e      	ldr	r2, [pc, #120]	@ (8005710 <HAL_TIM_Base_Start+0xbc>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d013      	beq.n	80056c4 <HAL_TIM_Base_Start+0x70>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a1c      	ldr	r2, [pc, #112]	@ (8005714 <HAL_TIM_Base_Start+0xc0>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d00e      	beq.n	80056c4 <HAL_TIM_Base_Start+0x70>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a1b      	ldr	r2, [pc, #108]	@ (8005718 <HAL_TIM_Base_Start+0xc4>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d009      	beq.n	80056c4 <HAL_TIM_Base_Start+0x70>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a19      	ldr	r2, [pc, #100]	@ (800571c <HAL_TIM_Base_Start+0xc8>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d004      	beq.n	80056c4 <HAL_TIM_Base_Start+0x70>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a18      	ldr	r2, [pc, #96]	@ (8005720 <HAL_TIM_Base_Start+0xcc>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d111      	bne.n	80056e8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	f003 0307 	and.w	r3, r3, #7
 80056ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2b06      	cmp	r3, #6
 80056d4:	d010      	beq.n	80056f8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	681a      	ldr	r2, [r3, #0]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f042 0201 	orr.w	r2, r2, #1
 80056e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056e6:	e007      	b.n	80056f8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f042 0201 	orr.w	r2, r2, #1
 80056f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3714      	adds	r7, #20
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr
 8005706:	bf00      	nop
 8005708:	40010000 	.word	0x40010000
 800570c:	40000400 	.word	0x40000400
 8005710:	40000800 	.word	0x40000800
 8005714:	40000c00 	.word	0x40000c00
 8005718:	40010400 	.word	0x40010400
 800571c:	40014000 	.word	0x40014000
 8005720:	40001800 	.word	0x40001800

08005724 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005724:	b480      	push	{r7}
 8005726:	b085      	sub	sp, #20
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005732:	b2db      	uxtb	r3, r3
 8005734:	2b01      	cmp	r3, #1
 8005736:	d001      	beq.n	800573c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e04e      	b.n	80057da <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2202      	movs	r2, #2
 8005740:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	68da      	ldr	r2, [r3, #12]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f042 0201 	orr.w	r2, r2, #1
 8005752:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a23      	ldr	r2, [pc, #140]	@ (80057e8 <HAL_TIM_Base_Start_IT+0xc4>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d022      	beq.n	80057a4 <HAL_TIM_Base_Start_IT+0x80>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005766:	d01d      	beq.n	80057a4 <HAL_TIM_Base_Start_IT+0x80>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a1f      	ldr	r2, [pc, #124]	@ (80057ec <HAL_TIM_Base_Start_IT+0xc8>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d018      	beq.n	80057a4 <HAL_TIM_Base_Start_IT+0x80>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a1e      	ldr	r2, [pc, #120]	@ (80057f0 <HAL_TIM_Base_Start_IT+0xcc>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d013      	beq.n	80057a4 <HAL_TIM_Base_Start_IT+0x80>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a1c      	ldr	r2, [pc, #112]	@ (80057f4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d00e      	beq.n	80057a4 <HAL_TIM_Base_Start_IT+0x80>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a1b      	ldr	r2, [pc, #108]	@ (80057f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d009      	beq.n	80057a4 <HAL_TIM_Base_Start_IT+0x80>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a19      	ldr	r2, [pc, #100]	@ (80057fc <HAL_TIM_Base_Start_IT+0xd8>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d004      	beq.n	80057a4 <HAL_TIM_Base_Start_IT+0x80>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a18      	ldr	r2, [pc, #96]	@ (8005800 <HAL_TIM_Base_Start_IT+0xdc>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d111      	bne.n	80057c8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	f003 0307 	and.w	r3, r3, #7
 80057ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2b06      	cmp	r3, #6
 80057b4:	d010      	beq.n	80057d8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	681a      	ldr	r2, [r3, #0]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f042 0201 	orr.w	r2, r2, #1
 80057c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057c6:	e007      	b.n	80057d8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f042 0201 	orr.w	r2, r2, #1
 80057d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80057d8:	2300      	movs	r3, #0
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3714      	adds	r7, #20
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	40010000 	.word	0x40010000
 80057ec:	40000400 	.word	0x40000400
 80057f0:	40000800 	.word	0x40000800
 80057f4:	40000c00 	.word	0x40000c00
 80057f8:	40010400 	.word	0x40010400
 80057fc:	40014000 	.word	0x40014000
 8005800:	40001800 	.word	0x40001800

08005804 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b082      	sub	sp, #8
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d101      	bne.n	8005816 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e041      	b.n	800589a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800581c:	b2db      	uxtb	r3, r3
 800581e:	2b00      	cmp	r3, #0
 8005820:	d106      	bne.n	8005830 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2200      	movs	r2, #0
 8005826:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f000 f839 	bl	80058a2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2202      	movs	r2, #2
 8005834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	3304      	adds	r3, #4
 8005840:	4619      	mov	r1, r3
 8005842:	4610      	mov	r0, r2
 8005844:	f000 fcd6 	bl	80061f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2201      	movs	r2, #1
 8005854:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2201      	movs	r2, #1
 8005864:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2201      	movs	r2, #1
 8005894:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	3708      	adds	r7, #8
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}

080058a2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80058a2:	b480      	push	{r7}
 80058a4:	b083      	sub	sp, #12
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80058aa:	bf00      	nop
 80058ac:	370c      	adds	r7, #12
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr
	...

080058b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d109      	bne.n	80058dc <HAL_TIM_PWM_Start+0x24>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	bf14      	ite	ne
 80058d4:	2301      	movne	r3, #1
 80058d6:	2300      	moveq	r3, #0
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	e022      	b.n	8005922 <HAL_TIM_PWM_Start+0x6a>
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	2b04      	cmp	r3, #4
 80058e0:	d109      	bne.n	80058f6 <HAL_TIM_PWM_Start+0x3e>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80058e8:	b2db      	uxtb	r3, r3
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	bf14      	ite	ne
 80058ee:	2301      	movne	r3, #1
 80058f0:	2300      	moveq	r3, #0
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	e015      	b.n	8005922 <HAL_TIM_PWM_Start+0x6a>
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	2b08      	cmp	r3, #8
 80058fa:	d109      	bne.n	8005910 <HAL_TIM_PWM_Start+0x58>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005902:	b2db      	uxtb	r3, r3
 8005904:	2b01      	cmp	r3, #1
 8005906:	bf14      	ite	ne
 8005908:	2301      	movne	r3, #1
 800590a:	2300      	moveq	r3, #0
 800590c:	b2db      	uxtb	r3, r3
 800590e:	e008      	b.n	8005922 <HAL_TIM_PWM_Start+0x6a>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005916:	b2db      	uxtb	r3, r3
 8005918:	2b01      	cmp	r3, #1
 800591a:	bf14      	ite	ne
 800591c:	2301      	movne	r3, #1
 800591e:	2300      	moveq	r3, #0
 8005920:	b2db      	uxtb	r3, r3
 8005922:	2b00      	cmp	r3, #0
 8005924:	d001      	beq.n	800592a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	e07c      	b.n	8005a24 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d104      	bne.n	800593a <HAL_TIM_PWM_Start+0x82>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2202      	movs	r2, #2
 8005934:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005938:	e013      	b.n	8005962 <HAL_TIM_PWM_Start+0xaa>
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	2b04      	cmp	r3, #4
 800593e:	d104      	bne.n	800594a <HAL_TIM_PWM_Start+0x92>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2202      	movs	r2, #2
 8005944:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005948:	e00b      	b.n	8005962 <HAL_TIM_PWM_Start+0xaa>
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	2b08      	cmp	r3, #8
 800594e:	d104      	bne.n	800595a <HAL_TIM_PWM_Start+0xa2>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2202      	movs	r2, #2
 8005954:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005958:	e003      	b.n	8005962 <HAL_TIM_PWM_Start+0xaa>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2202      	movs	r2, #2
 800595e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	2201      	movs	r2, #1
 8005968:	6839      	ldr	r1, [r7, #0]
 800596a:	4618      	mov	r0, r3
 800596c:	f000 ff38 	bl	80067e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a2d      	ldr	r2, [pc, #180]	@ (8005a2c <HAL_TIM_PWM_Start+0x174>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d004      	beq.n	8005984 <HAL_TIM_PWM_Start+0xcc>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a2c      	ldr	r2, [pc, #176]	@ (8005a30 <HAL_TIM_PWM_Start+0x178>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d101      	bne.n	8005988 <HAL_TIM_PWM_Start+0xd0>
 8005984:	2301      	movs	r3, #1
 8005986:	e000      	b.n	800598a <HAL_TIM_PWM_Start+0xd2>
 8005988:	2300      	movs	r3, #0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d007      	beq.n	800599e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800599c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a22      	ldr	r2, [pc, #136]	@ (8005a2c <HAL_TIM_PWM_Start+0x174>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d022      	beq.n	80059ee <HAL_TIM_PWM_Start+0x136>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059b0:	d01d      	beq.n	80059ee <HAL_TIM_PWM_Start+0x136>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a1f      	ldr	r2, [pc, #124]	@ (8005a34 <HAL_TIM_PWM_Start+0x17c>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d018      	beq.n	80059ee <HAL_TIM_PWM_Start+0x136>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a1d      	ldr	r2, [pc, #116]	@ (8005a38 <HAL_TIM_PWM_Start+0x180>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d013      	beq.n	80059ee <HAL_TIM_PWM_Start+0x136>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a1c      	ldr	r2, [pc, #112]	@ (8005a3c <HAL_TIM_PWM_Start+0x184>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d00e      	beq.n	80059ee <HAL_TIM_PWM_Start+0x136>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a16      	ldr	r2, [pc, #88]	@ (8005a30 <HAL_TIM_PWM_Start+0x178>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d009      	beq.n	80059ee <HAL_TIM_PWM_Start+0x136>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a18      	ldr	r2, [pc, #96]	@ (8005a40 <HAL_TIM_PWM_Start+0x188>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d004      	beq.n	80059ee <HAL_TIM_PWM_Start+0x136>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a16      	ldr	r2, [pc, #88]	@ (8005a44 <HAL_TIM_PWM_Start+0x18c>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d111      	bne.n	8005a12 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	689b      	ldr	r3, [r3, #8]
 80059f4:	f003 0307 	and.w	r3, r3, #7
 80059f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2b06      	cmp	r3, #6
 80059fe:	d010      	beq.n	8005a22 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f042 0201 	orr.w	r2, r2, #1
 8005a0e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a10:	e007      	b.n	8005a22 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f042 0201 	orr.w	r2, r2, #1
 8005a20:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a22:	2300      	movs	r3, #0
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3710      	adds	r7, #16
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}
 8005a2c:	40010000 	.word	0x40010000
 8005a30:	40010400 	.word	0x40010400
 8005a34:	40000400 	.word	0x40000400
 8005a38:	40000800 	.word	0x40000800
 8005a3c:	40000c00 	.word	0x40000c00
 8005a40:	40014000 	.word	0x40014000
 8005a44:	40001800 	.word	0x40001800

08005a48 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b086      	sub	sp, #24
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d101      	bne.n	8005a5c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e097      	b.n	8005b8c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a62:	b2db      	uxtb	r3, r3
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d106      	bne.n	8005a76 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	f7fd fdeb 	bl	800364c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2202      	movs	r2, #2
 8005a7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	687a      	ldr	r2, [r7, #4]
 8005a86:	6812      	ldr	r2, [r2, #0]
 8005a88:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a8c:	f023 0307 	bic.w	r3, r3, #7
 8005a90:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	3304      	adds	r3, #4
 8005a9a:	4619      	mov	r1, r3
 8005a9c:	4610      	mov	r0, r2
 8005a9e:	f000 fba9 	bl	80061f4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	699b      	ldr	r3, [r3, #24]
 8005ab0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	6a1b      	ldr	r3, [r3, #32]
 8005ab8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	697a      	ldr	r2, [r7, #20]
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005ac4:	693b      	ldr	r3, [r7, #16]
 8005ac6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005aca:	f023 0303 	bic.w	r3, r3, #3
 8005ace:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	689a      	ldr	r2, [r3, #8]
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	699b      	ldr	r3, [r3, #24]
 8005ad8:	021b      	lsls	r3, r3, #8
 8005ada:	4313      	orrs	r3, r2
 8005adc:	693a      	ldr	r2, [r7, #16]
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005ae2:	693b      	ldr	r3, [r7, #16]
 8005ae4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005ae8:	f023 030c 	bic.w	r3, r3, #12
 8005aec:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005af4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005af8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	68da      	ldr	r2, [r3, #12]
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	69db      	ldr	r3, [r3, #28]
 8005b02:	021b      	lsls	r3, r3, #8
 8005b04:	4313      	orrs	r3, r2
 8005b06:	693a      	ldr	r2, [r7, #16]
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	691b      	ldr	r3, [r3, #16]
 8005b10:	011a      	lsls	r2, r3, #4
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	6a1b      	ldr	r3, [r3, #32]
 8005b16:	031b      	lsls	r3, r3, #12
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	693a      	ldr	r2, [r7, #16]
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005b26:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005b2e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	685a      	ldr	r2, [r3, #4]
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	695b      	ldr	r3, [r3, #20]
 8005b38:	011b      	lsls	r3, r3, #4
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	697a      	ldr	r2, [r7, #20]
 8005b48:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	693a      	ldr	r2, [r7, #16]
 8005b50:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	68fa      	ldr	r2, [r7, #12]
 8005b58:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2201      	movs	r2, #1
 8005b66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2201      	movs	r2, #1
 8005b76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2201      	movs	r2, #1
 8005b86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b8a:	2300      	movs	r3, #0
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	3718      	adds	r7, #24
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}

08005b94 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b084      	sub	sp, #16
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005ba4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005bac:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005bb4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005bbc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d110      	bne.n	8005be6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005bc4:	7bfb      	ldrb	r3, [r7, #15]
 8005bc6:	2b01      	cmp	r3, #1
 8005bc8:	d102      	bne.n	8005bd0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005bca:	7b7b      	ldrb	r3, [r7, #13]
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d001      	beq.n	8005bd4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	e069      	b.n	8005ca8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2202      	movs	r2, #2
 8005bd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2202      	movs	r2, #2
 8005be0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005be4:	e031      	b.n	8005c4a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	2b04      	cmp	r3, #4
 8005bea:	d110      	bne.n	8005c0e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005bec:	7bbb      	ldrb	r3, [r7, #14]
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d102      	bne.n	8005bf8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005bf2:	7b3b      	ldrb	r3, [r7, #12]
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d001      	beq.n	8005bfc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	e055      	b.n	8005ca8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2202      	movs	r2, #2
 8005c00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2202      	movs	r2, #2
 8005c08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c0c:	e01d      	b.n	8005c4a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c0e:	7bfb      	ldrb	r3, [r7, #15]
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	d108      	bne.n	8005c26 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c14:	7bbb      	ldrb	r3, [r7, #14]
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	d105      	bne.n	8005c26 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c1a:	7b7b      	ldrb	r3, [r7, #13]
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d102      	bne.n	8005c26 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c20:	7b3b      	ldrb	r3, [r7, #12]
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d001      	beq.n	8005c2a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	e03e      	b.n	8005ca8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2202      	movs	r2, #2
 8005c2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2202      	movs	r2, #2
 8005c36:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2202      	movs	r2, #2
 8005c3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2202      	movs	r2, #2
 8005c46:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d003      	beq.n	8005c58 <HAL_TIM_Encoder_Start+0xc4>
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	2b04      	cmp	r3, #4
 8005c54:	d008      	beq.n	8005c68 <HAL_TIM_Encoder_Start+0xd4>
 8005c56:	e00f      	b.n	8005c78 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	2100      	movs	r1, #0
 8005c60:	4618      	mov	r0, r3
 8005c62:	f000 fdbd 	bl	80067e0 <TIM_CCxChannelCmd>
      break;
 8005c66:	e016      	b.n	8005c96 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	2104      	movs	r1, #4
 8005c70:	4618      	mov	r0, r3
 8005c72:	f000 fdb5 	bl	80067e0 <TIM_CCxChannelCmd>
      break;
 8005c76:	e00e      	b.n	8005c96 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	2100      	movs	r1, #0
 8005c80:	4618      	mov	r0, r3
 8005c82:	f000 fdad 	bl	80067e0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	2104      	movs	r1, #4
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f000 fda6 	bl	80067e0 <TIM_CCxChannelCmd>
      break;
 8005c94:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f042 0201 	orr.w	r2, r2, #1
 8005ca4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005ca6:	2300      	movs	r3, #0
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3710      	adds	r7, #16
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}

08005cb0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b084      	sub	sp, #16
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	691b      	ldr	r3, [r3, #16]
 8005cc6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	f003 0302 	and.w	r3, r3, #2
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d020      	beq.n	8005d14 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	f003 0302 	and.w	r3, r3, #2
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d01b      	beq.n	8005d14 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f06f 0202 	mvn.w	r2, #2
 8005ce4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	699b      	ldr	r3, [r3, #24]
 8005cf2:	f003 0303 	and.w	r3, r3, #3
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d003      	beq.n	8005d02 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f000 fa5b 	bl	80061b6 <HAL_TIM_IC_CaptureCallback>
 8005d00:	e005      	b.n	8005d0e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d02:	6878      	ldr	r0, [r7, #4]
 8005d04:	f000 fa4d 	bl	80061a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d08:	6878      	ldr	r0, [r7, #4]
 8005d0a:	f000 fa5e 	bl	80061ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2200      	movs	r2, #0
 8005d12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	f003 0304 	and.w	r3, r3, #4
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d020      	beq.n	8005d60 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	f003 0304 	and.w	r3, r3, #4
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d01b      	beq.n	8005d60 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f06f 0204 	mvn.w	r2, #4
 8005d30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2202      	movs	r2, #2
 8005d36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	699b      	ldr	r3, [r3, #24]
 8005d3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d003      	beq.n	8005d4e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f000 fa35 	bl	80061b6 <HAL_TIM_IC_CaptureCallback>
 8005d4c:	e005      	b.n	8005d5a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f000 fa27 	bl	80061a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f000 fa38 	bl	80061ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	f003 0308 	and.w	r3, r3, #8
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d020      	beq.n	8005dac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	f003 0308 	and.w	r3, r3, #8
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d01b      	beq.n	8005dac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f06f 0208 	mvn.w	r2, #8
 8005d7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2204      	movs	r2, #4
 8005d82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	69db      	ldr	r3, [r3, #28]
 8005d8a:	f003 0303 	and.w	r3, r3, #3
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d003      	beq.n	8005d9a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f000 fa0f 	bl	80061b6 <HAL_TIM_IC_CaptureCallback>
 8005d98:	e005      	b.n	8005da6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f000 fa01 	bl	80061a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	f000 fa12 	bl	80061ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2200      	movs	r2, #0
 8005daa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	f003 0310 	and.w	r3, r3, #16
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d020      	beq.n	8005df8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	f003 0310 	and.w	r3, r3, #16
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d01b      	beq.n	8005df8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f06f 0210 	mvn.w	r2, #16
 8005dc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2208      	movs	r2, #8
 8005dce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	69db      	ldr	r3, [r3, #28]
 8005dd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d003      	beq.n	8005de6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f000 f9e9 	bl	80061b6 <HAL_TIM_IC_CaptureCallback>
 8005de4:	e005      	b.n	8005df2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f000 f9db 	bl	80061a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dec:	6878      	ldr	r0, [r7, #4]
 8005dee:	f000 f9ec 	bl	80061ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	f003 0301 	and.w	r3, r3, #1
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d00c      	beq.n	8005e1c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	f003 0301 	and.w	r3, r3, #1
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d007      	beq.n	8005e1c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f06f 0201 	mvn.w	r2, #1
 8005e14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f7fa ffda 	bl	8000dd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d00c      	beq.n	8005e40 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d007      	beq.n	8005e40 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005e38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f000 fdce 	bl	80069dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d00c      	beq.n	8005e64 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d007      	beq.n	8005e64 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005e5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f000 f9bd 	bl	80061de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	f003 0320 	and.w	r3, r3, #32
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d00c      	beq.n	8005e88 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	f003 0320 	and.w	r3, r3, #32
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d007      	beq.n	8005e88 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f06f 0220 	mvn.w	r2, #32
 8005e80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f000 fda0 	bl	80069c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e88:	bf00      	nop
 8005e8a:	3710      	adds	r7, #16
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}

08005e90 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b086      	sub	sp, #24
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	60f8      	str	r0, [r7, #12]
 8005e98:	60b9      	str	r1, [r7, #8]
 8005e9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ea6:	2b01      	cmp	r3, #1
 8005ea8:	d101      	bne.n	8005eae <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005eaa:	2302      	movs	r3, #2
 8005eac:	e0ae      	b.n	800600c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2b0c      	cmp	r3, #12
 8005eba:	f200 809f 	bhi.w	8005ffc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005ebe:	a201      	add	r2, pc, #4	@ (adr r2, 8005ec4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ec4:	08005ef9 	.word	0x08005ef9
 8005ec8:	08005ffd 	.word	0x08005ffd
 8005ecc:	08005ffd 	.word	0x08005ffd
 8005ed0:	08005ffd 	.word	0x08005ffd
 8005ed4:	08005f39 	.word	0x08005f39
 8005ed8:	08005ffd 	.word	0x08005ffd
 8005edc:	08005ffd 	.word	0x08005ffd
 8005ee0:	08005ffd 	.word	0x08005ffd
 8005ee4:	08005f7b 	.word	0x08005f7b
 8005ee8:	08005ffd 	.word	0x08005ffd
 8005eec:	08005ffd 	.word	0x08005ffd
 8005ef0:	08005ffd 	.word	0x08005ffd
 8005ef4:	08005fbb 	.word	0x08005fbb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	68b9      	ldr	r1, [r7, #8]
 8005efe:	4618      	mov	r0, r3
 8005f00:	f000 fa24 	bl	800634c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	699a      	ldr	r2, [r3, #24]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f042 0208 	orr.w	r2, r2, #8
 8005f12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	699a      	ldr	r2, [r3, #24]
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f022 0204 	bic.w	r2, r2, #4
 8005f22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	6999      	ldr	r1, [r3, #24]
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	691a      	ldr	r2, [r3, #16]
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	430a      	orrs	r2, r1
 8005f34:	619a      	str	r2, [r3, #24]
      break;
 8005f36:	e064      	b.n	8006002 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	68b9      	ldr	r1, [r7, #8]
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f000 fa74 	bl	800642c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	699a      	ldr	r2, [r3, #24]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	699a      	ldr	r2, [r3, #24]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	6999      	ldr	r1, [r3, #24]
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	691b      	ldr	r3, [r3, #16]
 8005f6e:	021a      	lsls	r2, r3, #8
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	430a      	orrs	r2, r1
 8005f76:	619a      	str	r2, [r3, #24]
      break;
 8005f78:	e043      	b.n	8006002 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	68b9      	ldr	r1, [r7, #8]
 8005f80:	4618      	mov	r0, r3
 8005f82:	f000 fac9 	bl	8006518 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	69da      	ldr	r2, [r3, #28]
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f042 0208 	orr.w	r2, r2, #8
 8005f94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	69da      	ldr	r2, [r3, #28]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f022 0204 	bic.w	r2, r2, #4
 8005fa4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	69d9      	ldr	r1, [r3, #28]
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	691a      	ldr	r2, [r3, #16]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	430a      	orrs	r2, r1
 8005fb6:	61da      	str	r2, [r3, #28]
      break;
 8005fb8:	e023      	b.n	8006002 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	68b9      	ldr	r1, [r7, #8]
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f000 fb1d 	bl	8006600 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	69da      	ldr	r2, [r3, #28]
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	69da      	ldr	r2, [r3, #28]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fe4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	69d9      	ldr	r1, [r3, #28]
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	691b      	ldr	r3, [r3, #16]
 8005ff0:	021a      	lsls	r2, r3, #8
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	430a      	orrs	r2, r1
 8005ff8:	61da      	str	r2, [r3, #28]
      break;
 8005ffa:	e002      	b.n	8006002 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	75fb      	strb	r3, [r7, #23]
      break;
 8006000:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2200      	movs	r2, #0
 8006006:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800600a:	7dfb      	ldrb	r3, [r7, #23]
}
 800600c:	4618      	mov	r0, r3
 800600e:	3718      	adds	r7, #24
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}

08006014 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b084      	sub	sp, #16
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800601e:	2300      	movs	r3, #0
 8006020:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006028:	2b01      	cmp	r3, #1
 800602a:	d101      	bne.n	8006030 <HAL_TIM_ConfigClockSource+0x1c>
 800602c:	2302      	movs	r3, #2
 800602e:	e0b4      	b.n	800619a <HAL_TIM_ConfigClockSource+0x186>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2202      	movs	r2, #2
 800603c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800604e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006056:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	68ba      	ldr	r2, [r7, #8]
 800605e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006068:	d03e      	beq.n	80060e8 <HAL_TIM_ConfigClockSource+0xd4>
 800606a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800606e:	f200 8087 	bhi.w	8006180 <HAL_TIM_ConfigClockSource+0x16c>
 8006072:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006076:	f000 8086 	beq.w	8006186 <HAL_TIM_ConfigClockSource+0x172>
 800607a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800607e:	d87f      	bhi.n	8006180 <HAL_TIM_ConfigClockSource+0x16c>
 8006080:	2b70      	cmp	r3, #112	@ 0x70
 8006082:	d01a      	beq.n	80060ba <HAL_TIM_ConfigClockSource+0xa6>
 8006084:	2b70      	cmp	r3, #112	@ 0x70
 8006086:	d87b      	bhi.n	8006180 <HAL_TIM_ConfigClockSource+0x16c>
 8006088:	2b60      	cmp	r3, #96	@ 0x60
 800608a:	d050      	beq.n	800612e <HAL_TIM_ConfigClockSource+0x11a>
 800608c:	2b60      	cmp	r3, #96	@ 0x60
 800608e:	d877      	bhi.n	8006180 <HAL_TIM_ConfigClockSource+0x16c>
 8006090:	2b50      	cmp	r3, #80	@ 0x50
 8006092:	d03c      	beq.n	800610e <HAL_TIM_ConfigClockSource+0xfa>
 8006094:	2b50      	cmp	r3, #80	@ 0x50
 8006096:	d873      	bhi.n	8006180 <HAL_TIM_ConfigClockSource+0x16c>
 8006098:	2b40      	cmp	r3, #64	@ 0x40
 800609a:	d058      	beq.n	800614e <HAL_TIM_ConfigClockSource+0x13a>
 800609c:	2b40      	cmp	r3, #64	@ 0x40
 800609e:	d86f      	bhi.n	8006180 <HAL_TIM_ConfigClockSource+0x16c>
 80060a0:	2b30      	cmp	r3, #48	@ 0x30
 80060a2:	d064      	beq.n	800616e <HAL_TIM_ConfigClockSource+0x15a>
 80060a4:	2b30      	cmp	r3, #48	@ 0x30
 80060a6:	d86b      	bhi.n	8006180 <HAL_TIM_ConfigClockSource+0x16c>
 80060a8:	2b20      	cmp	r3, #32
 80060aa:	d060      	beq.n	800616e <HAL_TIM_ConfigClockSource+0x15a>
 80060ac:	2b20      	cmp	r3, #32
 80060ae:	d867      	bhi.n	8006180 <HAL_TIM_ConfigClockSource+0x16c>
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d05c      	beq.n	800616e <HAL_TIM_ConfigClockSource+0x15a>
 80060b4:	2b10      	cmp	r3, #16
 80060b6:	d05a      	beq.n	800616e <HAL_TIM_ConfigClockSource+0x15a>
 80060b8:	e062      	b.n	8006180 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060ca:	f000 fb69 	bl	80067a0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80060dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68ba      	ldr	r2, [r7, #8]
 80060e4:	609a      	str	r2, [r3, #8]
      break;
 80060e6:	e04f      	b.n	8006188 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060f8:	f000 fb52 	bl	80067a0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	689a      	ldr	r2, [r3, #8]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800610a:	609a      	str	r2, [r3, #8]
      break;
 800610c:	e03c      	b.n	8006188 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800611a:	461a      	mov	r2, r3
 800611c:	f000 fac6 	bl	80066ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	2150      	movs	r1, #80	@ 0x50
 8006126:	4618      	mov	r0, r3
 8006128:	f000 fb1f 	bl	800676a <TIM_ITRx_SetConfig>
      break;
 800612c:	e02c      	b.n	8006188 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800613a:	461a      	mov	r2, r3
 800613c:	f000 fae5 	bl	800670a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2160      	movs	r1, #96	@ 0x60
 8006146:	4618      	mov	r0, r3
 8006148:	f000 fb0f 	bl	800676a <TIM_ITRx_SetConfig>
      break;
 800614c:	e01c      	b.n	8006188 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800615a:	461a      	mov	r2, r3
 800615c:	f000 faa6 	bl	80066ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	2140      	movs	r1, #64	@ 0x40
 8006166:	4618      	mov	r0, r3
 8006168:	f000 faff 	bl	800676a <TIM_ITRx_SetConfig>
      break;
 800616c:	e00c      	b.n	8006188 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681a      	ldr	r2, [r3, #0]
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4619      	mov	r1, r3
 8006178:	4610      	mov	r0, r2
 800617a:	f000 faf6 	bl	800676a <TIM_ITRx_SetConfig>
      break;
 800617e:	e003      	b.n	8006188 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006180:	2301      	movs	r3, #1
 8006182:	73fb      	strb	r3, [r7, #15]
      break;
 8006184:	e000      	b.n	8006188 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006186:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006198:	7bfb      	ldrb	r3, [r7, #15]
}
 800619a:	4618      	mov	r0, r3
 800619c:	3710      	adds	r7, #16
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}

080061a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061a2:	b480      	push	{r7}
 80061a4:	b083      	sub	sp, #12
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061aa:	bf00      	nop
 80061ac:	370c      	adds	r7, #12
 80061ae:	46bd      	mov	sp, r7
 80061b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b4:	4770      	bx	lr

080061b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80061b6:	b480      	push	{r7}
 80061b8:	b083      	sub	sp, #12
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80061be:	bf00      	nop
 80061c0:	370c      	adds	r7, #12
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr

080061ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80061ca:	b480      	push	{r7}
 80061cc:	b083      	sub	sp, #12
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80061d2:	bf00      	nop
 80061d4:	370c      	adds	r7, #12
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr

080061de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80061de:	b480      	push	{r7}
 80061e0:	b083      	sub	sp, #12
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80061e6:	bf00      	nop
 80061e8:	370c      	adds	r7, #12
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr
	...

080061f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b085      	sub	sp, #20
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	4a46      	ldr	r2, [pc, #280]	@ (8006320 <TIM_Base_SetConfig+0x12c>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d013      	beq.n	8006234 <TIM_Base_SetConfig+0x40>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006212:	d00f      	beq.n	8006234 <TIM_Base_SetConfig+0x40>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	4a43      	ldr	r2, [pc, #268]	@ (8006324 <TIM_Base_SetConfig+0x130>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d00b      	beq.n	8006234 <TIM_Base_SetConfig+0x40>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	4a42      	ldr	r2, [pc, #264]	@ (8006328 <TIM_Base_SetConfig+0x134>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d007      	beq.n	8006234 <TIM_Base_SetConfig+0x40>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	4a41      	ldr	r2, [pc, #260]	@ (800632c <TIM_Base_SetConfig+0x138>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d003      	beq.n	8006234 <TIM_Base_SetConfig+0x40>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	4a40      	ldr	r2, [pc, #256]	@ (8006330 <TIM_Base_SetConfig+0x13c>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d108      	bne.n	8006246 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800623a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	68fa      	ldr	r2, [r7, #12]
 8006242:	4313      	orrs	r3, r2
 8006244:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4a35      	ldr	r2, [pc, #212]	@ (8006320 <TIM_Base_SetConfig+0x12c>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d02b      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006254:	d027      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4a32      	ldr	r2, [pc, #200]	@ (8006324 <TIM_Base_SetConfig+0x130>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d023      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	4a31      	ldr	r2, [pc, #196]	@ (8006328 <TIM_Base_SetConfig+0x134>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d01f      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	4a30      	ldr	r2, [pc, #192]	@ (800632c <TIM_Base_SetConfig+0x138>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d01b      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	4a2f      	ldr	r2, [pc, #188]	@ (8006330 <TIM_Base_SetConfig+0x13c>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d017      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	4a2e      	ldr	r2, [pc, #184]	@ (8006334 <TIM_Base_SetConfig+0x140>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d013      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	4a2d      	ldr	r2, [pc, #180]	@ (8006338 <TIM_Base_SetConfig+0x144>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d00f      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	4a2c      	ldr	r2, [pc, #176]	@ (800633c <TIM_Base_SetConfig+0x148>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d00b      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	4a2b      	ldr	r2, [pc, #172]	@ (8006340 <TIM_Base_SetConfig+0x14c>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d007      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	4a2a      	ldr	r2, [pc, #168]	@ (8006344 <TIM_Base_SetConfig+0x150>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d003      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	4a29      	ldr	r2, [pc, #164]	@ (8006348 <TIM_Base_SetConfig+0x154>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d108      	bne.n	80062b8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	68db      	ldr	r3, [r3, #12]
 80062b2:	68fa      	ldr	r2, [r7, #12]
 80062b4:	4313      	orrs	r3, r2
 80062b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	695b      	ldr	r3, [r3, #20]
 80062c2:	4313      	orrs	r3, r2
 80062c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	68fa      	ldr	r2, [r7, #12]
 80062ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	689a      	ldr	r2, [r3, #8]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	4a10      	ldr	r2, [pc, #64]	@ (8006320 <TIM_Base_SetConfig+0x12c>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d003      	beq.n	80062ec <TIM_Base_SetConfig+0xf8>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	4a12      	ldr	r2, [pc, #72]	@ (8006330 <TIM_Base_SetConfig+0x13c>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d103      	bne.n	80062f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	691a      	ldr	r2, [r3, #16]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2201      	movs	r2, #1
 80062f8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	691b      	ldr	r3, [r3, #16]
 80062fe:	f003 0301 	and.w	r3, r3, #1
 8006302:	2b01      	cmp	r3, #1
 8006304:	d105      	bne.n	8006312 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	691b      	ldr	r3, [r3, #16]
 800630a:	f023 0201 	bic.w	r2, r3, #1
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	611a      	str	r2, [r3, #16]
  }
}
 8006312:	bf00      	nop
 8006314:	3714      	adds	r7, #20
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr
 800631e:	bf00      	nop
 8006320:	40010000 	.word	0x40010000
 8006324:	40000400 	.word	0x40000400
 8006328:	40000800 	.word	0x40000800
 800632c:	40000c00 	.word	0x40000c00
 8006330:	40010400 	.word	0x40010400
 8006334:	40014000 	.word	0x40014000
 8006338:	40014400 	.word	0x40014400
 800633c:	40014800 	.word	0x40014800
 8006340:	40001800 	.word	0x40001800
 8006344:	40001c00 	.word	0x40001c00
 8006348:	40002000 	.word	0x40002000

0800634c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800634c:	b480      	push	{r7}
 800634e:	b087      	sub	sp, #28
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
 8006354:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6a1b      	ldr	r3, [r3, #32]
 800635a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6a1b      	ldr	r3, [r3, #32]
 8006360:	f023 0201 	bic.w	r2, r3, #1
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	699b      	ldr	r3, [r3, #24]
 8006372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800637a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	f023 0303 	bic.w	r3, r3, #3
 8006382:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	68fa      	ldr	r2, [r7, #12]
 800638a:	4313      	orrs	r3, r2
 800638c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	f023 0302 	bic.w	r3, r3, #2
 8006394:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	689b      	ldr	r3, [r3, #8]
 800639a:	697a      	ldr	r2, [r7, #20]
 800639c:	4313      	orrs	r3, r2
 800639e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4a20      	ldr	r2, [pc, #128]	@ (8006424 <TIM_OC1_SetConfig+0xd8>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d003      	beq.n	80063b0 <TIM_OC1_SetConfig+0x64>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4a1f      	ldr	r2, [pc, #124]	@ (8006428 <TIM_OC1_SetConfig+0xdc>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d10c      	bne.n	80063ca <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	f023 0308 	bic.w	r3, r3, #8
 80063b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	697a      	ldr	r2, [r7, #20]
 80063be:	4313      	orrs	r3, r2
 80063c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	f023 0304 	bic.w	r3, r3, #4
 80063c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a15      	ldr	r2, [pc, #84]	@ (8006424 <TIM_OC1_SetConfig+0xd8>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d003      	beq.n	80063da <TIM_OC1_SetConfig+0x8e>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	4a14      	ldr	r2, [pc, #80]	@ (8006428 <TIM_OC1_SetConfig+0xdc>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d111      	bne.n	80063fe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80063e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	695b      	ldr	r3, [r3, #20]
 80063ee:	693a      	ldr	r2, [r7, #16]
 80063f0:	4313      	orrs	r3, r2
 80063f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	699b      	ldr	r3, [r3, #24]
 80063f8:	693a      	ldr	r2, [r7, #16]
 80063fa:	4313      	orrs	r3, r2
 80063fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	693a      	ldr	r2, [r7, #16]
 8006402:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	68fa      	ldr	r2, [r7, #12]
 8006408:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	685a      	ldr	r2, [r3, #4]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	697a      	ldr	r2, [r7, #20]
 8006416:	621a      	str	r2, [r3, #32]
}
 8006418:	bf00      	nop
 800641a:	371c      	adds	r7, #28
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr
 8006424:	40010000 	.word	0x40010000
 8006428:	40010400 	.word	0x40010400

0800642c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800642c:	b480      	push	{r7}
 800642e:	b087      	sub	sp, #28
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
 8006434:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6a1b      	ldr	r3, [r3, #32]
 800643a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6a1b      	ldr	r3, [r3, #32]
 8006440:	f023 0210 	bic.w	r2, r3, #16
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	699b      	ldr	r3, [r3, #24]
 8006452:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800645a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006462:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	021b      	lsls	r3, r3, #8
 800646a:	68fa      	ldr	r2, [r7, #12]
 800646c:	4313      	orrs	r3, r2
 800646e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	f023 0320 	bic.w	r3, r3, #32
 8006476:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	011b      	lsls	r3, r3, #4
 800647e:	697a      	ldr	r2, [r7, #20]
 8006480:	4313      	orrs	r3, r2
 8006482:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	4a22      	ldr	r2, [pc, #136]	@ (8006510 <TIM_OC2_SetConfig+0xe4>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d003      	beq.n	8006494 <TIM_OC2_SetConfig+0x68>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	4a21      	ldr	r2, [pc, #132]	@ (8006514 <TIM_OC2_SetConfig+0xe8>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d10d      	bne.n	80064b0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800649a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	68db      	ldr	r3, [r3, #12]
 80064a0:	011b      	lsls	r3, r3, #4
 80064a2:	697a      	ldr	r2, [r7, #20]
 80064a4:	4313      	orrs	r3, r2
 80064a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	4a17      	ldr	r2, [pc, #92]	@ (8006510 <TIM_OC2_SetConfig+0xe4>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d003      	beq.n	80064c0 <TIM_OC2_SetConfig+0x94>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a16      	ldr	r2, [pc, #88]	@ (8006514 <TIM_OC2_SetConfig+0xe8>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d113      	bne.n	80064e8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80064c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80064ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	695b      	ldr	r3, [r3, #20]
 80064d4:	009b      	lsls	r3, r3, #2
 80064d6:	693a      	ldr	r2, [r7, #16]
 80064d8:	4313      	orrs	r3, r2
 80064da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	699b      	ldr	r3, [r3, #24]
 80064e0:	009b      	lsls	r3, r3, #2
 80064e2:	693a      	ldr	r2, [r7, #16]
 80064e4:	4313      	orrs	r3, r2
 80064e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	693a      	ldr	r2, [r7, #16]
 80064ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	68fa      	ldr	r2, [r7, #12]
 80064f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	685a      	ldr	r2, [r3, #4]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	697a      	ldr	r2, [r7, #20]
 8006500:	621a      	str	r2, [r3, #32]
}
 8006502:	bf00      	nop
 8006504:	371c      	adds	r7, #28
 8006506:	46bd      	mov	sp, r7
 8006508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650c:	4770      	bx	lr
 800650e:	bf00      	nop
 8006510:	40010000 	.word	0x40010000
 8006514:	40010400 	.word	0x40010400

08006518 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006518:	b480      	push	{r7}
 800651a:	b087      	sub	sp, #28
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
 8006520:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6a1b      	ldr	r3, [r3, #32]
 8006526:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6a1b      	ldr	r3, [r3, #32]
 800652c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	69db      	ldr	r3, [r3, #28]
 800653e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006546:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f023 0303 	bic.w	r3, r3, #3
 800654e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	68fa      	ldr	r2, [r7, #12]
 8006556:	4313      	orrs	r3, r2
 8006558:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800655a:	697b      	ldr	r3, [r7, #20]
 800655c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006560:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	689b      	ldr	r3, [r3, #8]
 8006566:	021b      	lsls	r3, r3, #8
 8006568:	697a      	ldr	r2, [r7, #20]
 800656a:	4313      	orrs	r3, r2
 800656c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	4a21      	ldr	r2, [pc, #132]	@ (80065f8 <TIM_OC3_SetConfig+0xe0>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d003      	beq.n	800657e <TIM_OC3_SetConfig+0x66>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	4a20      	ldr	r2, [pc, #128]	@ (80065fc <TIM_OC3_SetConfig+0xe4>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d10d      	bne.n	800659a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006584:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	68db      	ldr	r3, [r3, #12]
 800658a:	021b      	lsls	r3, r3, #8
 800658c:	697a      	ldr	r2, [r7, #20]
 800658e:	4313      	orrs	r3, r2
 8006590:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006598:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	4a16      	ldr	r2, [pc, #88]	@ (80065f8 <TIM_OC3_SetConfig+0xe0>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d003      	beq.n	80065aa <TIM_OC3_SetConfig+0x92>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	4a15      	ldr	r2, [pc, #84]	@ (80065fc <TIM_OC3_SetConfig+0xe4>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d113      	bne.n	80065d2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80065b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	695b      	ldr	r3, [r3, #20]
 80065be:	011b      	lsls	r3, r3, #4
 80065c0:	693a      	ldr	r2, [r7, #16]
 80065c2:	4313      	orrs	r3, r2
 80065c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	699b      	ldr	r3, [r3, #24]
 80065ca:	011b      	lsls	r3, r3, #4
 80065cc:	693a      	ldr	r2, [r7, #16]
 80065ce:	4313      	orrs	r3, r2
 80065d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	693a      	ldr	r2, [r7, #16]
 80065d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	68fa      	ldr	r2, [r7, #12]
 80065dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	685a      	ldr	r2, [r3, #4]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	697a      	ldr	r2, [r7, #20]
 80065ea:	621a      	str	r2, [r3, #32]
}
 80065ec:	bf00      	nop
 80065ee:	371c      	adds	r7, #28
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr
 80065f8:	40010000 	.word	0x40010000
 80065fc:	40010400 	.word	0x40010400

08006600 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006600:	b480      	push	{r7}
 8006602:	b087      	sub	sp, #28
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
 8006608:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a1b      	ldr	r3, [r3, #32]
 800660e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6a1b      	ldr	r3, [r3, #32]
 8006614:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	69db      	ldr	r3, [r3, #28]
 8006626:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800662e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006636:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	021b      	lsls	r3, r3, #8
 800663e:	68fa      	ldr	r2, [r7, #12]
 8006640:	4313      	orrs	r3, r2
 8006642:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800664a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	689b      	ldr	r3, [r3, #8]
 8006650:	031b      	lsls	r3, r3, #12
 8006652:	693a      	ldr	r2, [r7, #16]
 8006654:	4313      	orrs	r3, r2
 8006656:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	4a12      	ldr	r2, [pc, #72]	@ (80066a4 <TIM_OC4_SetConfig+0xa4>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d003      	beq.n	8006668 <TIM_OC4_SetConfig+0x68>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	4a11      	ldr	r2, [pc, #68]	@ (80066a8 <TIM_OC4_SetConfig+0xa8>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d109      	bne.n	800667c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800666e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	695b      	ldr	r3, [r3, #20]
 8006674:	019b      	lsls	r3, r3, #6
 8006676:	697a      	ldr	r2, [r7, #20]
 8006678:	4313      	orrs	r3, r2
 800667a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	697a      	ldr	r2, [r7, #20]
 8006680:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	68fa      	ldr	r2, [r7, #12]
 8006686:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	685a      	ldr	r2, [r3, #4]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	693a      	ldr	r2, [r7, #16]
 8006694:	621a      	str	r2, [r3, #32]
}
 8006696:	bf00      	nop
 8006698:	371c      	adds	r7, #28
 800669a:	46bd      	mov	sp, r7
 800669c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a0:	4770      	bx	lr
 80066a2:	bf00      	nop
 80066a4:	40010000 	.word	0x40010000
 80066a8:	40010400 	.word	0x40010400

080066ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b087      	sub	sp, #28
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	60f8      	str	r0, [r7, #12]
 80066b4:	60b9      	str	r1, [r7, #8]
 80066b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	6a1b      	ldr	r3, [r3, #32]
 80066bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	6a1b      	ldr	r3, [r3, #32]
 80066c2:	f023 0201 	bic.w	r2, r3, #1
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	699b      	ldr	r3, [r3, #24]
 80066ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80066d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	011b      	lsls	r3, r3, #4
 80066dc:	693a      	ldr	r2, [r7, #16]
 80066de:	4313      	orrs	r3, r2
 80066e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	f023 030a 	bic.w	r3, r3, #10
 80066e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80066ea:	697a      	ldr	r2, [r7, #20]
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	4313      	orrs	r3, r2
 80066f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	693a      	ldr	r2, [r7, #16]
 80066f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	697a      	ldr	r2, [r7, #20]
 80066fc:	621a      	str	r2, [r3, #32]
}
 80066fe:	bf00      	nop
 8006700:	371c      	adds	r7, #28
 8006702:	46bd      	mov	sp, r7
 8006704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006708:	4770      	bx	lr

0800670a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800670a:	b480      	push	{r7}
 800670c:	b087      	sub	sp, #28
 800670e:	af00      	add	r7, sp, #0
 8006710:	60f8      	str	r0, [r7, #12]
 8006712:	60b9      	str	r1, [r7, #8]
 8006714:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6a1b      	ldr	r3, [r3, #32]
 800671a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	6a1b      	ldr	r3, [r3, #32]
 8006720:	f023 0210 	bic.w	r2, r3, #16
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	699b      	ldr	r3, [r3, #24]
 800672c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006734:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	031b      	lsls	r3, r3, #12
 800673a:	693a      	ldr	r2, [r7, #16]
 800673c:	4313      	orrs	r3, r2
 800673e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006746:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	011b      	lsls	r3, r3, #4
 800674c:	697a      	ldr	r2, [r7, #20]
 800674e:	4313      	orrs	r3, r2
 8006750:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	693a      	ldr	r2, [r7, #16]
 8006756:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	697a      	ldr	r2, [r7, #20]
 800675c:	621a      	str	r2, [r3, #32]
}
 800675e:	bf00      	nop
 8006760:	371c      	adds	r7, #28
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr

0800676a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800676a:	b480      	push	{r7}
 800676c:	b085      	sub	sp, #20
 800676e:	af00      	add	r7, sp, #0
 8006770:	6078      	str	r0, [r7, #4]
 8006772:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006780:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006782:	683a      	ldr	r2, [r7, #0]
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	4313      	orrs	r3, r2
 8006788:	f043 0307 	orr.w	r3, r3, #7
 800678c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	68fa      	ldr	r2, [r7, #12]
 8006792:	609a      	str	r2, [r3, #8]
}
 8006794:	bf00      	nop
 8006796:	3714      	adds	r7, #20
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr

080067a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b087      	sub	sp, #28
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	60f8      	str	r0, [r7, #12]
 80067a8:	60b9      	str	r1, [r7, #8]
 80067aa:	607a      	str	r2, [r7, #4]
 80067ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	689b      	ldr	r3, [r3, #8]
 80067b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80067ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	021a      	lsls	r2, r3, #8
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	431a      	orrs	r2, r3
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	4313      	orrs	r3, r2
 80067c8:	697a      	ldr	r2, [r7, #20]
 80067ca:	4313      	orrs	r3, r2
 80067cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	697a      	ldr	r2, [r7, #20]
 80067d2:	609a      	str	r2, [r3, #8]
}
 80067d4:	bf00      	nop
 80067d6:	371c      	adds	r7, #28
 80067d8:	46bd      	mov	sp, r7
 80067da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067de:	4770      	bx	lr

080067e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b087      	sub	sp, #28
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	60f8      	str	r0, [r7, #12]
 80067e8:	60b9      	str	r1, [r7, #8]
 80067ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	f003 031f 	and.w	r3, r3, #31
 80067f2:	2201      	movs	r2, #1
 80067f4:	fa02 f303 	lsl.w	r3, r2, r3
 80067f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	6a1a      	ldr	r2, [r3, #32]
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	43db      	mvns	r3, r3
 8006802:	401a      	ands	r2, r3
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	6a1a      	ldr	r2, [r3, #32]
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	f003 031f 	and.w	r3, r3, #31
 8006812:	6879      	ldr	r1, [r7, #4]
 8006814:	fa01 f303 	lsl.w	r3, r1, r3
 8006818:	431a      	orrs	r2, r3
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	621a      	str	r2, [r3, #32]
}
 800681e:	bf00      	nop
 8006820:	371c      	adds	r7, #28
 8006822:	46bd      	mov	sp, r7
 8006824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006828:	4770      	bx	lr
	...

0800682c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800682c:	b480      	push	{r7}
 800682e:	b085      	sub	sp, #20
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800683c:	2b01      	cmp	r3, #1
 800683e:	d101      	bne.n	8006844 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006840:	2302      	movs	r3, #2
 8006842:	e05a      	b.n	80068fa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2201      	movs	r2, #1
 8006848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2202      	movs	r2, #2
 8006850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	689b      	ldr	r3, [r3, #8]
 8006862:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800686a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	68fa      	ldr	r2, [r7, #12]
 8006872:	4313      	orrs	r3, r2
 8006874:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	68fa      	ldr	r2, [r7, #12]
 800687c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4a21      	ldr	r2, [pc, #132]	@ (8006908 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d022      	beq.n	80068ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006890:	d01d      	beq.n	80068ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a1d      	ldr	r2, [pc, #116]	@ (800690c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d018      	beq.n	80068ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a1b      	ldr	r2, [pc, #108]	@ (8006910 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d013      	beq.n	80068ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a1a      	ldr	r2, [pc, #104]	@ (8006914 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d00e      	beq.n	80068ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4a18      	ldr	r2, [pc, #96]	@ (8006918 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d009      	beq.n	80068ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4a17      	ldr	r2, [pc, #92]	@ (800691c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d004      	beq.n	80068ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a15      	ldr	r2, [pc, #84]	@ (8006920 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d10c      	bne.n	80068e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80068d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	685b      	ldr	r3, [r3, #4]
 80068da:	68ba      	ldr	r2, [r7, #8]
 80068dc:	4313      	orrs	r3, r2
 80068de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	68ba      	ldr	r2, [r7, #8]
 80068e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2200      	movs	r2, #0
 80068f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80068f8:	2300      	movs	r3, #0
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3714      	adds	r7, #20
 80068fe:	46bd      	mov	sp, r7
 8006900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006904:	4770      	bx	lr
 8006906:	bf00      	nop
 8006908:	40010000 	.word	0x40010000
 800690c:	40000400 	.word	0x40000400
 8006910:	40000800 	.word	0x40000800
 8006914:	40000c00 	.word	0x40000c00
 8006918:	40010400 	.word	0x40010400
 800691c:	40014000 	.word	0x40014000
 8006920:	40001800 	.word	0x40001800

08006924 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006924:	b480      	push	{r7}
 8006926:	b085      	sub	sp, #20
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800692e:	2300      	movs	r3, #0
 8006930:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006938:	2b01      	cmp	r3, #1
 800693a:	d101      	bne.n	8006940 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800693c:	2302      	movs	r3, #2
 800693e:	e03d      	b.n	80069bc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2201      	movs	r2, #1
 8006944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	68db      	ldr	r3, [r3, #12]
 8006952:	4313      	orrs	r3, r2
 8006954:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	4313      	orrs	r3, r2
 8006962:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	4313      	orrs	r3, r2
 8006970:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4313      	orrs	r3, r2
 800697e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	691b      	ldr	r3, [r3, #16]
 800698a:	4313      	orrs	r3, r2
 800698c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	695b      	ldr	r3, [r3, #20]
 8006998:	4313      	orrs	r3, r2
 800699a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	69db      	ldr	r3, [r3, #28]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	68fa      	ldr	r2, [r7, #12]
 80069b0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2200      	movs	r2, #0
 80069b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80069ba:	2300      	movs	r3, #0
}
 80069bc:	4618      	mov	r0, r3
 80069be:	3714      	adds	r7, #20
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr

080069c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b083      	sub	sp, #12
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80069d0:	bf00      	nop
 80069d2:	370c      	adds	r7, #12
 80069d4:	46bd      	mov	sp, r7
 80069d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069da:	4770      	bx	lr

080069dc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80069e4:	bf00      	nop
 80069e6:	370c      	adds	r7, #12
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr

080069f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b082      	sub	sp, #8
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d101      	bne.n	8006a02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80069fe:	2301      	movs	r3, #1
 8006a00:	e042      	b.n	8006a88 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d106      	bne.n	8006a1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f7fd f804 	bl	8003a24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2224      	movs	r2, #36	@ 0x24
 8006a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	68da      	ldr	r2, [r3, #12]
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006a32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f000 ff77 	bl	8007928 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	691a      	ldr	r2, [r3, #16]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006a48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	695a      	ldr	r2, [r3, #20]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006a58:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	68da      	ldr	r2, [r3, #12]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006a68:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2220      	movs	r2, #32
 8006a74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2220      	movs	r2, #32
 8006a7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2200      	movs	r2, #0
 8006a84:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006a86:	2300      	movs	r3, #0
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	3708      	adds	r7, #8
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	bd80      	pop	{r7, pc}

08006a90 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b08c      	sub	sp, #48	@ 0x30
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	60f8      	str	r0, [r7, #12]
 8006a98:	60b9      	str	r1, [r7, #8]
 8006a9a:	4613      	mov	r3, r2
 8006a9c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006aa4:	b2db      	uxtb	r3, r3
 8006aa6:	2b20      	cmp	r3, #32
 8006aa8:	d156      	bne.n	8006b58 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d002      	beq.n	8006ab6 <HAL_UART_Transmit_DMA+0x26>
 8006ab0:	88fb      	ldrh	r3, [r7, #6]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d101      	bne.n	8006aba <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	e04f      	b.n	8006b5a <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8006aba:	68ba      	ldr	r2, [r7, #8]
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	88fa      	ldrh	r2, [r7, #6]
 8006ac4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	88fa      	ldrh	r2, [r7, #6]
 8006aca:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2221      	movs	r2, #33	@ 0x21
 8006ad6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ade:	4a21      	ldr	r2, [pc, #132]	@ (8006b64 <HAL_UART_Transmit_DMA+0xd4>)
 8006ae0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ae6:	4a20      	ldr	r2, [pc, #128]	@ (8006b68 <HAL_UART_Transmit_DMA+0xd8>)
 8006ae8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aee:	4a1f      	ldr	r2, [pc, #124]	@ (8006b6c <HAL_UART_Transmit_DMA+0xdc>)
 8006af0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006af6:	2200      	movs	r2, #0
 8006af8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8006afa:	f107 0308 	add.w	r3, r7, #8
 8006afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b06:	6819      	ldr	r1, [r3, #0]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	3304      	adds	r3, #4
 8006b0e:	461a      	mov	r2, r3
 8006b10:	88fb      	ldrh	r3, [r7, #6]
 8006b12:	f7fd fb83 	bl	800421c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006b1e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	3314      	adds	r3, #20
 8006b26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b28:	69bb      	ldr	r3, [r7, #24]
 8006b2a:	e853 3f00 	ldrex	r3, [r3]
 8006b2e:	617b      	str	r3, [r7, #20]
   return(result);
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b36:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	3314      	adds	r3, #20
 8006b3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b40:	627a      	str	r2, [r7, #36]	@ 0x24
 8006b42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b44:	6a39      	ldr	r1, [r7, #32]
 8006b46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b48:	e841 2300 	strex	r3, r2, [r1]
 8006b4c:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b4e:	69fb      	ldr	r3, [r7, #28]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d1e5      	bne.n	8006b20 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8006b54:	2300      	movs	r3, #0
 8006b56:	e000      	b.n	8006b5a <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8006b58:	2302      	movs	r3, #2
  }
}
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	3730      	adds	r7, #48	@ 0x30
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}
 8006b62:	bf00      	nop
 8006b64:	080071b5 	.word	0x080071b5
 8006b68:	0800724f 	.word	0x0800724f
 8006b6c:	080073d3 	.word	0x080073d3

08006b70 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b08c      	sub	sp, #48	@ 0x30
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	60f8      	str	r0, [r7, #12]
 8006b78:	60b9      	str	r1, [r7, #8]
 8006b7a:	4613      	mov	r3, r2
 8006b7c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006b84:	b2db      	uxtb	r3, r3
 8006b86:	2b20      	cmp	r3, #32
 8006b88:	d14a      	bne.n	8006c20 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d002      	beq.n	8006b96 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8006b90:	88fb      	ldrh	r3, [r7, #6]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d101      	bne.n	8006b9a <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006b96:	2301      	movs	r3, #1
 8006b98:	e043      	b.n	8006c22 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006ba6:	88fb      	ldrh	r3, [r7, #6]
 8006ba8:	461a      	mov	r2, r3
 8006baa:	68b9      	ldr	r1, [r7, #8]
 8006bac:	68f8      	ldr	r0, [r7, #12]
 8006bae:	f000 fc5b 	bl	8007468 <UART_Start_Receive_DMA>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8006bb8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d12c      	bne.n	8006c1a <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	d125      	bne.n	8006c14 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006bc8:	2300      	movs	r3, #0
 8006bca:	613b      	str	r3, [r7, #16]
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	613b      	str	r3, [r7, #16]
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	613b      	str	r3, [r7, #16]
 8006bdc:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	330c      	adds	r3, #12
 8006be4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be6:	69bb      	ldr	r3, [r7, #24]
 8006be8:	e853 3f00 	ldrex	r3, [r3]
 8006bec:	617b      	str	r3, [r7, #20]
   return(result);
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	f043 0310 	orr.w	r3, r3, #16
 8006bf4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	330c      	adds	r3, #12
 8006bfc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006bfe:	627a      	str	r2, [r7, #36]	@ 0x24
 8006c00:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c02:	6a39      	ldr	r1, [r7, #32]
 8006c04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c06:	e841 2300 	strex	r3, r2, [r1]
 8006c0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c0c:	69fb      	ldr	r3, [r7, #28]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d1e5      	bne.n	8006bde <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8006c12:	e002      	b.n	8006c1a <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8006c14:	2301      	movs	r3, #1
 8006c16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8006c1a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006c1e:	e000      	b.n	8006c22 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8006c20:	2302      	movs	r3, #2
  }
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3730      	adds	r7, #48	@ 0x30
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}
	...

08006c2c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b0ba      	sub	sp, #232	@ 0xe8
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	68db      	ldr	r3, [r3, #12]
 8006c44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	695b      	ldr	r3, [r3, #20]
 8006c4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006c52:	2300      	movs	r3, #0
 8006c54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006c58:	2300      	movs	r3, #0
 8006c5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006c5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c62:	f003 030f 	and.w	r3, r3, #15
 8006c66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006c6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d10f      	bne.n	8006c92 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006c72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c76:	f003 0320 	and.w	r3, r3, #32
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d009      	beq.n	8006c92 <HAL_UART_IRQHandler+0x66>
 8006c7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c82:	f003 0320 	and.w	r3, r3, #32
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d003      	beq.n	8006c92 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006c8a:	6878      	ldr	r0, [r7, #4]
 8006c8c:	f000 fd8d 	bl	80077aa <UART_Receive_IT>
      return;
 8006c90:	e25b      	b.n	800714a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006c92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	f000 80de 	beq.w	8006e58 <HAL_UART_IRQHandler+0x22c>
 8006c9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ca0:	f003 0301 	and.w	r3, r3, #1
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d106      	bne.n	8006cb6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006ca8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006cac:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	f000 80d1 	beq.w	8006e58 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006cb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cba:	f003 0301 	and.w	r3, r3, #1
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d00b      	beq.n	8006cda <HAL_UART_IRQHandler+0xae>
 8006cc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006cc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d005      	beq.n	8006cda <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cd2:	f043 0201 	orr.w	r2, r3, #1
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006cda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cde:	f003 0304 	and.w	r3, r3, #4
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d00b      	beq.n	8006cfe <HAL_UART_IRQHandler+0xd2>
 8006ce6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006cea:	f003 0301 	and.w	r3, r3, #1
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d005      	beq.n	8006cfe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cf6:	f043 0202 	orr.w	r2, r3, #2
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006cfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d02:	f003 0302 	and.w	r3, r3, #2
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d00b      	beq.n	8006d22 <HAL_UART_IRQHandler+0xf6>
 8006d0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d0e:	f003 0301 	and.w	r3, r3, #1
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d005      	beq.n	8006d22 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d1a:	f043 0204 	orr.w	r2, r3, #4
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006d22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d26:	f003 0308 	and.w	r3, r3, #8
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d011      	beq.n	8006d52 <HAL_UART_IRQHandler+0x126>
 8006d2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d32:	f003 0320 	and.w	r3, r3, #32
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d105      	bne.n	8006d46 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006d3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d3e:	f003 0301 	and.w	r3, r3, #1
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d005      	beq.n	8006d52 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d4a:	f043 0208 	orr.w	r2, r3, #8
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	f000 81f2 	beq.w	8007140 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006d5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d60:	f003 0320 	and.w	r3, r3, #32
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d008      	beq.n	8006d7a <HAL_UART_IRQHandler+0x14e>
 8006d68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d6c:	f003 0320 	and.w	r3, r3, #32
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d002      	beq.n	8006d7a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006d74:	6878      	ldr	r0, [r7, #4]
 8006d76:	f000 fd18 	bl	80077aa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	695b      	ldr	r3, [r3, #20]
 8006d80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d84:	2b40      	cmp	r3, #64	@ 0x40
 8006d86:	bf0c      	ite	eq
 8006d88:	2301      	moveq	r3, #1
 8006d8a:	2300      	movne	r3, #0
 8006d8c:	b2db      	uxtb	r3, r3
 8006d8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d96:	f003 0308 	and.w	r3, r3, #8
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d103      	bne.n	8006da6 <HAL_UART_IRQHandler+0x17a>
 8006d9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d04f      	beq.n	8006e46 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f000 fc20 	bl	80075ec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	695b      	ldr	r3, [r3, #20]
 8006db2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006db6:	2b40      	cmp	r3, #64	@ 0x40
 8006db8:	d141      	bne.n	8006e3e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	3314      	adds	r3, #20
 8006dc0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006dc8:	e853 3f00 	ldrex	r3, [r3]
 8006dcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006dd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006dd4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006dd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	3314      	adds	r3, #20
 8006de2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006de6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006dea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006df2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006df6:	e841 2300 	strex	r3, r2, [r1]
 8006dfa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006dfe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d1d9      	bne.n	8006dba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d013      	beq.n	8006e36 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e12:	4a7e      	ldr	r2, [pc, #504]	@ (800700c <HAL_UART_IRQHandler+0x3e0>)
 8006e14:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f7fd fac6 	bl	80043ac <HAL_DMA_Abort_IT>
 8006e20:	4603      	mov	r3, r0
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d016      	beq.n	8006e54 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e2c:	687a      	ldr	r2, [r7, #4]
 8006e2e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006e30:	4610      	mov	r0, r2
 8006e32:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e34:	e00e      	b.n	8006e54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f000 f9b2 	bl	80071a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e3c:	e00a      	b.n	8006e54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f000 f9ae 	bl	80071a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e44:	e006      	b.n	8006e54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f000 f9aa 	bl	80071a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006e52:	e175      	b.n	8007140 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e54:	bf00      	nop
    return;
 8006e56:	e173      	b.n	8007140 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e5c:	2b01      	cmp	r3, #1
 8006e5e:	f040 814f 	bne.w	8007100 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006e62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e66:	f003 0310 	and.w	r3, r3, #16
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	f000 8148 	beq.w	8007100 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006e70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e74:	f003 0310 	and.w	r3, r3, #16
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	f000 8141 	beq.w	8007100 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006e7e:	2300      	movs	r3, #0
 8006e80:	60bb      	str	r3, [r7, #8]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	60bb      	str	r3, [r7, #8]
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	60bb      	str	r3, [r7, #8]
 8006e92:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	695b      	ldr	r3, [r3, #20]
 8006e9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e9e:	2b40      	cmp	r3, #64	@ 0x40
 8006ea0:	f040 80b6 	bne.w	8007010 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	685b      	ldr	r3, [r3, #4]
 8006eac:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006eb0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	f000 8145 	beq.w	8007144 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006ebe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	f080 813e 	bcs.w	8007144 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ece:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ed4:	69db      	ldr	r3, [r3, #28]
 8006ed6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006eda:	f000 8088 	beq.w	8006fee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	330c      	adds	r3, #12
 8006ee4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ee8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006eec:	e853 3f00 	ldrex	r3, [r3]
 8006ef0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006ef4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006ef8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006efc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	330c      	adds	r3, #12
 8006f06:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006f0a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006f0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f12:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006f16:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006f1a:	e841 2300 	strex	r3, r2, [r1]
 8006f1e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006f22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d1d9      	bne.n	8006ede <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	3314      	adds	r3, #20
 8006f30:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006f34:	e853 3f00 	ldrex	r3, [r3]
 8006f38:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006f3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006f3c:	f023 0301 	bic.w	r3, r3, #1
 8006f40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	3314      	adds	r3, #20
 8006f4a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006f4e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006f52:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f54:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006f56:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006f5a:	e841 2300 	strex	r3, r2, [r1]
 8006f5e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006f60:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d1e1      	bne.n	8006f2a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	3314      	adds	r3, #20
 8006f6c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f6e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f70:	e853 3f00 	ldrex	r3, [r3]
 8006f74:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006f76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	3314      	adds	r3, #20
 8006f86:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006f8a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006f8c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f8e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006f90:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006f92:	e841 2300 	strex	r3, r2, [r1]
 8006f96:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006f98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d1e3      	bne.n	8006f66 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2220      	movs	r2, #32
 8006fa2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	330c      	adds	r3, #12
 8006fb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fb6:	e853 3f00 	ldrex	r3, [r3]
 8006fba:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006fbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006fbe:	f023 0310 	bic.w	r3, r3, #16
 8006fc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	330c      	adds	r3, #12
 8006fcc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006fd0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006fd2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006fd6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006fd8:	e841 2300 	strex	r3, r2, [r1]
 8006fdc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006fde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d1e3      	bne.n	8006fac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fe8:	4618      	mov	r0, r3
 8006fea:	f7fd f96f 	bl	80042cc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2202      	movs	r2, #2
 8006ff2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006ffc:	b29b      	uxth	r3, r3
 8006ffe:	1ad3      	subs	r3, r2, r3
 8007000:	b29b      	uxth	r3, r3
 8007002:	4619      	mov	r1, r3
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f7fa f84f 	bl	80010a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800700a:	e09b      	b.n	8007144 <HAL_UART_IRQHandler+0x518>
 800700c:	080076b3 	.word	0x080076b3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007018:	b29b      	uxth	r3, r3
 800701a:	1ad3      	subs	r3, r2, r3
 800701c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007024:	b29b      	uxth	r3, r3
 8007026:	2b00      	cmp	r3, #0
 8007028:	f000 808e 	beq.w	8007148 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800702c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007030:	2b00      	cmp	r3, #0
 8007032:	f000 8089 	beq.w	8007148 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	330c      	adds	r3, #12
 800703c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800703e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007040:	e853 3f00 	ldrex	r3, [r3]
 8007044:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007046:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007048:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800704c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	330c      	adds	r3, #12
 8007056:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800705a:	647a      	str	r2, [r7, #68]	@ 0x44
 800705c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800705e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007060:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007062:	e841 2300 	strex	r3, r2, [r1]
 8007066:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007068:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800706a:	2b00      	cmp	r3, #0
 800706c:	d1e3      	bne.n	8007036 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	3314      	adds	r3, #20
 8007074:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007078:	e853 3f00 	ldrex	r3, [r3]
 800707c:	623b      	str	r3, [r7, #32]
   return(result);
 800707e:	6a3b      	ldr	r3, [r7, #32]
 8007080:	f023 0301 	bic.w	r3, r3, #1
 8007084:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	3314      	adds	r3, #20
 800708e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007092:	633a      	str	r2, [r7, #48]	@ 0x30
 8007094:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007096:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007098:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800709a:	e841 2300 	strex	r3, r2, [r1]
 800709e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80070a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d1e3      	bne.n	800706e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2220      	movs	r2, #32
 80070aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	330c      	adds	r3, #12
 80070ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070bc:	693b      	ldr	r3, [r7, #16]
 80070be:	e853 3f00 	ldrex	r3, [r3]
 80070c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	f023 0310 	bic.w	r3, r3, #16
 80070ca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	330c      	adds	r3, #12
 80070d4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80070d8:	61fa      	str	r2, [r7, #28]
 80070da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070dc:	69b9      	ldr	r1, [r7, #24]
 80070de:	69fa      	ldr	r2, [r7, #28]
 80070e0:	e841 2300 	strex	r3, r2, [r1]
 80070e4:	617b      	str	r3, [r7, #20]
   return(result);
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d1e3      	bne.n	80070b4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2202      	movs	r2, #2
 80070f0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80070f2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80070f6:	4619      	mov	r1, r3
 80070f8:	6878      	ldr	r0, [r7, #4]
 80070fa:	f7f9 ffd5 	bl	80010a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80070fe:	e023      	b.n	8007148 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007100:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007104:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007108:	2b00      	cmp	r3, #0
 800710a:	d009      	beq.n	8007120 <HAL_UART_IRQHandler+0x4f4>
 800710c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007110:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007114:	2b00      	cmp	r3, #0
 8007116:	d003      	beq.n	8007120 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f000 fade 	bl	80076da <UART_Transmit_IT>
    return;
 800711e:	e014      	b.n	800714a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007124:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007128:	2b00      	cmp	r3, #0
 800712a:	d00e      	beq.n	800714a <HAL_UART_IRQHandler+0x51e>
 800712c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007130:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007134:	2b00      	cmp	r3, #0
 8007136:	d008      	beq.n	800714a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f000 fb1e 	bl	800777a <UART_EndTransmit_IT>
    return;
 800713e:	e004      	b.n	800714a <HAL_UART_IRQHandler+0x51e>
    return;
 8007140:	bf00      	nop
 8007142:	e002      	b.n	800714a <HAL_UART_IRQHandler+0x51e>
      return;
 8007144:	bf00      	nop
 8007146:	e000      	b.n	800714a <HAL_UART_IRQHandler+0x51e>
      return;
 8007148:	bf00      	nop
  }
}
 800714a:	37e8      	adds	r7, #232	@ 0xe8
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}

08007150 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007150:	b480      	push	{r7}
 8007152:	b083      	sub	sp, #12
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007158:	bf00      	nop
 800715a:	370c      	adds	r7, #12
 800715c:	46bd      	mov	sp, r7
 800715e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007162:	4770      	bx	lr

08007164 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007164:	b480      	push	{r7}
 8007166:	b083      	sub	sp, #12
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800716c:	bf00      	nop
 800716e:	370c      	adds	r7, #12
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr

08007178 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007178:	b480      	push	{r7}
 800717a:	b083      	sub	sp, #12
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007180:	bf00      	nop
 8007182:	370c      	adds	r7, #12
 8007184:	46bd      	mov	sp, r7
 8007186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718a:	4770      	bx	lr

0800718c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800718c:	b480      	push	{r7}
 800718e:	b083      	sub	sp, #12
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007194:	bf00      	nop
 8007196:	370c      	adds	r7, #12
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr

080071a0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b083      	sub	sp, #12
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80071a8:	bf00      	nop
 80071aa:	370c      	adds	r7, #12
 80071ac:	46bd      	mov	sp, r7
 80071ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b2:	4770      	bx	lr

080071b4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b090      	sub	sp, #64	@ 0x40
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d137      	bne.n	8007240 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80071d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071d2:	2200      	movs	r2, #0
 80071d4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80071d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	3314      	adds	r3, #20
 80071dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071e0:	e853 3f00 	ldrex	r3, [r3]
 80071e4:	623b      	str	r3, [r7, #32]
   return(result);
 80071e6:	6a3b      	ldr	r3, [r7, #32]
 80071e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80071ec:	63bb      	str	r3, [r7, #56]	@ 0x38
 80071ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	3314      	adds	r3, #20
 80071f4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80071f6:	633a      	str	r2, [r7, #48]	@ 0x30
 80071f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80071fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071fe:	e841 2300 	strex	r3, r2, [r1]
 8007202:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007206:	2b00      	cmp	r3, #0
 8007208:	d1e5      	bne.n	80071d6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800720a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	330c      	adds	r3, #12
 8007210:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	e853 3f00 	ldrex	r3, [r3]
 8007218:	60fb      	str	r3, [r7, #12]
   return(result);
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007220:	637b      	str	r3, [r7, #52]	@ 0x34
 8007222:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	330c      	adds	r3, #12
 8007228:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800722a:	61fa      	str	r2, [r7, #28]
 800722c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800722e:	69b9      	ldr	r1, [r7, #24]
 8007230:	69fa      	ldr	r2, [r7, #28]
 8007232:	e841 2300 	strex	r3, r2, [r1]
 8007236:	617b      	str	r3, [r7, #20]
   return(result);
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d1e5      	bne.n	800720a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800723e:	e002      	b.n	8007246 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007240:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007242:	f7ff ff85 	bl	8007150 <HAL_UART_TxCpltCallback>
}
 8007246:	bf00      	nop
 8007248:	3740      	adds	r7, #64	@ 0x40
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}

0800724e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800724e:	b580      	push	{r7, lr}
 8007250:	b084      	sub	sp, #16
 8007252:	af00      	add	r7, sp, #0
 8007254:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800725a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800725c:	68f8      	ldr	r0, [r7, #12]
 800725e:	f7ff ff81 	bl	8007164 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007262:	bf00      	nop
 8007264:	3710      	adds	r7, #16
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}

0800726a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800726a:	b580      	push	{r7, lr}
 800726c:	b09c      	sub	sp, #112	@ 0x70
 800726e:	af00      	add	r7, sp, #0
 8007270:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007276:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007282:	2b00      	cmp	r3, #0
 8007284:	d172      	bne.n	800736c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007286:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007288:	2200      	movs	r2, #0
 800728a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800728c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	330c      	adds	r3, #12
 8007292:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007294:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007296:	e853 3f00 	ldrex	r3, [r3]
 800729a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800729c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800729e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80072a2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80072a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	330c      	adds	r3, #12
 80072aa:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80072ac:	65ba      	str	r2, [r7, #88]	@ 0x58
 80072ae:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80072b2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80072b4:	e841 2300 	strex	r3, r2, [r1]
 80072b8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80072ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d1e5      	bne.n	800728c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	3314      	adds	r3, #20
 80072c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072ca:	e853 3f00 	ldrex	r3, [r3]
 80072ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80072d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072d2:	f023 0301 	bic.w	r3, r3, #1
 80072d6:	667b      	str	r3, [r7, #100]	@ 0x64
 80072d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	3314      	adds	r3, #20
 80072de:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80072e0:	647a      	str	r2, [r7, #68]	@ 0x44
 80072e2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80072e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072e8:	e841 2300 	strex	r3, r2, [r1]
 80072ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80072ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d1e5      	bne.n	80072c0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	3314      	adds	r3, #20
 80072fa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072fe:	e853 3f00 	ldrex	r3, [r3]
 8007302:	623b      	str	r3, [r7, #32]
   return(result);
 8007304:	6a3b      	ldr	r3, [r7, #32]
 8007306:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800730a:	663b      	str	r3, [r7, #96]	@ 0x60
 800730c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	3314      	adds	r3, #20
 8007312:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007314:	633a      	str	r2, [r7, #48]	@ 0x30
 8007316:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007318:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800731a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800731c:	e841 2300 	strex	r3, r2, [r1]
 8007320:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007324:	2b00      	cmp	r3, #0
 8007326:	d1e5      	bne.n	80072f4 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007328:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800732a:	2220      	movs	r2, #32
 800732c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007330:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007334:	2b01      	cmp	r3, #1
 8007336:	d119      	bne.n	800736c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007338:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	330c      	adds	r3, #12
 800733e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	e853 3f00 	ldrex	r3, [r3]
 8007346:	60fb      	str	r3, [r7, #12]
   return(result);
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f023 0310 	bic.w	r3, r3, #16
 800734e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007350:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	330c      	adds	r3, #12
 8007356:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007358:	61fa      	str	r2, [r7, #28]
 800735a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800735c:	69b9      	ldr	r1, [r7, #24]
 800735e:	69fa      	ldr	r2, [r7, #28]
 8007360:	e841 2300 	strex	r3, r2, [r1]
 8007364:	617b      	str	r3, [r7, #20]
   return(result);
 8007366:	697b      	ldr	r3, [r7, #20]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d1e5      	bne.n	8007338 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800736c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800736e:	2200      	movs	r2, #0
 8007370:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007372:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007376:	2b01      	cmp	r3, #1
 8007378:	d106      	bne.n	8007388 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800737a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800737c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800737e:	4619      	mov	r1, r3
 8007380:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007382:	f7f9 fe91 	bl	80010a8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007386:	e002      	b.n	800738e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007388:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800738a:	f7ff fef5 	bl	8007178 <HAL_UART_RxCpltCallback>
}
 800738e:	bf00      	nop
 8007390:	3770      	adds	r7, #112	@ 0x70
 8007392:	46bd      	mov	sp, r7
 8007394:	bd80      	pop	{r7, pc}

08007396 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007396:	b580      	push	{r7, lr}
 8007398:	b084      	sub	sp, #16
 800739a:	af00      	add	r7, sp, #0
 800739c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073a2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2201      	movs	r2, #1
 80073a8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d108      	bne.n	80073c4 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80073b6:	085b      	lsrs	r3, r3, #1
 80073b8:	b29b      	uxth	r3, r3
 80073ba:	4619      	mov	r1, r3
 80073bc:	68f8      	ldr	r0, [r7, #12]
 80073be:	f7f9 fe73 	bl	80010a8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80073c2:	e002      	b.n	80073ca <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80073c4:	68f8      	ldr	r0, [r7, #12]
 80073c6:	f7ff fee1 	bl	800718c <HAL_UART_RxHalfCpltCallback>
}
 80073ca:	bf00      	nop
 80073cc:	3710      	adds	r7, #16
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bd80      	pop	{r7, pc}

080073d2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80073d2:	b580      	push	{r7, lr}
 80073d4:	b084      	sub	sp, #16
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80073da:	2300      	movs	r3, #0
 80073dc:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073e2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	695b      	ldr	r3, [r3, #20]
 80073ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073ee:	2b80      	cmp	r3, #128	@ 0x80
 80073f0:	bf0c      	ite	eq
 80073f2:	2301      	moveq	r3, #1
 80073f4:	2300      	movne	r3, #0
 80073f6:	b2db      	uxtb	r3, r3
 80073f8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007400:	b2db      	uxtb	r3, r3
 8007402:	2b21      	cmp	r3, #33	@ 0x21
 8007404:	d108      	bne.n	8007418 <UART_DMAError+0x46>
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d005      	beq.n	8007418 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	2200      	movs	r2, #0
 8007410:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007412:	68b8      	ldr	r0, [r7, #8]
 8007414:	f000 f8c2 	bl	800759c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	695b      	ldr	r3, [r3, #20]
 800741e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007422:	2b40      	cmp	r3, #64	@ 0x40
 8007424:	bf0c      	ite	eq
 8007426:	2301      	moveq	r3, #1
 8007428:	2300      	movne	r3, #0
 800742a:	b2db      	uxtb	r3, r3
 800742c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007434:	b2db      	uxtb	r3, r3
 8007436:	2b22      	cmp	r3, #34	@ 0x22
 8007438:	d108      	bne.n	800744c <UART_DMAError+0x7a>
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d005      	beq.n	800744c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	2200      	movs	r2, #0
 8007444:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007446:	68b8      	ldr	r0, [r7, #8]
 8007448:	f000 f8d0 	bl	80075ec <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007450:	f043 0210 	orr.w	r2, r3, #16
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007458:	68b8      	ldr	r0, [r7, #8]
 800745a:	f7ff fea1 	bl	80071a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800745e:	bf00      	nop
 8007460:	3710      	adds	r7, #16
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
	...

08007468 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b098      	sub	sp, #96	@ 0x60
 800746c:	af00      	add	r7, sp, #0
 800746e:	60f8      	str	r0, [r7, #12]
 8007470:	60b9      	str	r1, [r7, #8]
 8007472:	4613      	mov	r3, r2
 8007474:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007476:	68ba      	ldr	r2, [r7, #8]
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	88fa      	ldrh	r2, [r7, #6]
 8007480:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	2200      	movs	r2, #0
 8007486:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	2222      	movs	r2, #34	@ 0x22
 800748c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007494:	4a3e      	ldr	r2, [pc, #248]	@ (8007590 <UART_Start_Receive_DMA+0x128>)
 8007496:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800749c:	4a3d      	ldr	r2, [pc, #244]	@ (8007594 <UART_Start_Receive_DMA+0x12c>)
 800749e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074a4:	4a3c      	ldr	r2, [pc, #240]	@ (8007598 <UART_Start_Receive_DMA+0x130>)
 80074a6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074ac:	2200      	movs	r2, #0
 80074ae:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80074b0:	f107 0308 	add.w	r3, r7, #8
 80074b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	3304      	adds	r3, #4
 80074c0:	4619      	mov	r1, r3
 80074c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074c4:	681a      	ldr	r2, [r3, #0]
 80074c6:	88fb      	ldrh	r3, [r7, #6]
 80074c8:	f7fc fea8 	bl	800421c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80074cc:	2300      	movs	r3, #0
 80074ce:	613b      	str	r3, [r7, #16]
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	613b      	str	r3, [r7, #16]
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	685b      	ldr	r3, [r3, #4]
 80074de:	613b      	str	r3, [r7, #16]
 80074e0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	691b      	ldr	r3, [r3, #16]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d019      	beq.n	800751e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	330c      	adds	r3, #12
 80074f0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074f4:	e853 3f00 	ldrex	r3, [r3]
 80074f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80074fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007500:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	330c      	adds	r3, #12
 8007508:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800750a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800750c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800750e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007510:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007512:	e841 2300 	strex	r3, r2, [r1]
 8007516:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007518:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800751a:	2b00      	cmp	r3, #0
 800751c:	d1e5      	bne.n	80074ea <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	3314      	adds	r3, #20
 8007524:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007528:	e853 3f00 	ldrex	r3, [r3]
 800752c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800752e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007530:	f043 0301 	orr.w	r3, r3, #1
 8007534:	657b      	str	r3, [r7, #84]	@ 0x54
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	3314      	adds	r3, #20
 800753c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800753e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007540:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007542:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007544:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007546:	e841 2300 	strex	r3, r2, [r1]
 800754a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800754c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800754e:	2b00      	cmp	r3, #0
 8007550:	d1e5      	bne.n	800751e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	3314      	adds	r3, #20
 8007558:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755a:	69bb      	ldr	r3, [r7, #24]
 800755c:	e853 3f00 	ldrex	r3, [r3]
 8007560:	617b      	str	r3, [r7, #20]
   return(result);
 8007562:	697b      	ldr	r3, [r7, #20]
 8007564:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007568:	653b      	str	r3, [r7, #80]	@ 0x50
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	3314      	adds	r3, #20
 8007570:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007572:	627a      	str	r2, [r7, #36]	@ 0x24
 8007574:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007576:	6a39      	ldr	r1, [r7, #32]
 8007578:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800757a:	e841 2300 	strex	r3, r2, [r1]
 800757e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007580:	69fb      	ldr	r3, [r7, #28]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d1e5      	bne.n	8007552 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8007586:	2300      	movs	r3, #0
}
 8007588:	4618      	mov	r0, r3
 800758a:	3760      	adds	r7, #96	@ 0x60
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}
 8007590:	0800726b 	.word	0x0800726b
 8007594:	08007397 	.word	0x08007397
 8007598:	080073d3 	.word	0x080073d3

0800759c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800759c:	b480      	push	{r7}
 800759e:	b089      	sub	sp, #36	@ 0x24
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	330c      	adds	r3, #12
 80075aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	e853 3f00 	ldrex	r3, [r3]
 80075b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80075ba:	61fb      	str	r3, [r7, #28]
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	330c      	adds	r3, #12
 80075c2:	69fa      	ldr	r2, [r7, #28]
 80075c4:	61ba      	str	r2, [r7, #24]
 80075c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075c8:	6979      	ldr	r1, [r7, #20]
 80075ca:	69ba      	ldr	r2, [r7, #24]
 80075cc:	e841 2300 	strex	r3, r2, [r1]
 80075d0:	613b      	str	r3, [r7, #16]
   return(result);
 80075d2:	693b      	ldr	r3, [r7, #16]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d1e5      	bne.n	80075a4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2220      	movs	r2, #32
 80075dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80075e0:	bf00      	nop
 80075e2:	3724      	adds	r7, #36	@ 0x24
 80075e4:	46bd      	mov	sp, r7
 80075e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ea:	4770      	bx	lr

080075ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b095      	sub	sp, #84	@ 0x54
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	330c      	adds	r3, #12
 80075fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075fe:	e853 3f00 	ldrex	r3, [r3]
 8007602:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007606:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800760a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	330c      	adds	r3, #12
 8007612:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007614:	643a      	str	r2, [r7, #64]	@ 0x40
 8007616:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007618:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800761a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800761c:	e841 2300 	strex	r3, r2, [r1]
 8007620:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007624:	2b00      	cmp	r3, #0
 8007626:	d1e5      	bne.n	80075f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	3314      	adds	r3, #20
 800762e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007630:	6a3b      	ldr	r3, [r7, #32]
 8007632:	e853 3f00 	ldrex	r3, [r3]
 8007636:	61fb      	str	r3, [r7, #28]
   return(result);
 8007638:	69fb      	ldr	r3, [r7, #28]
 800763a:	f023 0301 	bic.w	r3, r3, #1
 800763e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	3314      	adds	r3, #20
 8007646:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007648:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800764a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800764c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800764e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007650:	e841 2300 	strex	r3, r2, [r1]
 8007654:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007658:	2b00      	cmp	r3, #0
 800765a:	d1e5      	bne.n	8007628 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007660:	2b01      	cmp	r3, #1
 8007662:	d119      	bne.n	8007698 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	330c      	adds	r3, #12
 800766a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	e853 3f00 	ldrex	r3, [r3]
 8007672:	60bb      	str	r3, [r7, #8]
   return(result);
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	f023 0310 	bic.w	r3, r3, #16
 800767a:	647b      	str	r3, [r7, #68]	@ 0x44
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	330c      	adds	r3, #12
 8007682:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007684:	61ba      	str	r2, [r7, #24]
 8007686:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007688:	6979      	ldr	r1, [r7, #20]
 800768a:	69ba      	ldr	r2, [r7, #24]
 800768c:	e841 2300 	strex	r3, r2, [r1]
 8007690:	613b      	str	r3, [r7, #16]
   return(result);
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d1e5      	bne.n	8007664 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2220      	movs	r2, #32
 800769c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2200      	movs	r2, #0
 80076a4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80076a6:	bf00      	nop
 80076a8:	3754      	adds	r7, #84	@ 0x54
 80076aa:	46bd      	mov	sp, r7
 80076ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b0:	4770      	bx	lr

080076b2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80076b2:	b580      	push	{r7, lr}
 80076b4:	b084      	sub	sp, #16
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076be:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	2200      	movs	r2, #0
 80076c4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2200      	movs	r2, #0
 80076ca:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80076cc:	68f8      	ldr	r0, [r7, #12]
 80076ce:	f7ff fd67 	bl	80071a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80076d2:	bf00      	nop
 80076d4:	3710      	adds	r7, #16
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd80      	pop	{r7, pc}

080076da <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80076da:	b480      	push	{r7}
 80076dc:	b085      	sub	sp, #20
 80076de:	af00      	add	r7, sp, #0
 80076e0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80076e8:	b2db      	uxtb	r3, r3
 80076ea:	2b21      	cmp	r3, #33	@ 0x21
 80076ec:	d13e      	bne.n	800776c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076f6:	d114      	bne.n	8007722 <UART_Transmit_IT+0x48>
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	691b      	ldr	r3, [r3, #16]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d110      	bne.n	8007722 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6a1b      	ldr	r3, [r3, #32]
 8007704:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	881b      	ldrh	r3, [r3, #0]
 800770a:	461a      	mov	r2, r3
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007714:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6a1b      	ldr	r3, [r3, #32]
 800771a:	1c9a      	adds	r2, r3, #2
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	621a      	str	r2, [r3, #32]
 8007720:	e008      	b.n	8007734 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6a1b      	ldr	r3, [r3, #32]
 8007726:	1c59      	adds	r1, r3, #1
 8007728:	687a      	ldr	r2, [r7, #4]
 800772a:	6211      	str	r1, [r2, #32]
 800772c:	781a      	ldrb	r2, [r3, #0]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007738:	b29b      	uxth	r3, r3
 800773a:	3b01      	subs	r3, #1
 800773c:	b29b      	uxth	r3, r3
 800773e:	687a      	ldr	r2, [r7, #4]
 8007740:	4619      	mov	r1, r3
 8007742:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007744:	2b00      	cmp	r3, #0
 8007746:	d10f      	bne.n	8007768 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	68da      	ldr	r2, [r3, #12]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007756:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	68da      	ldr	r2, [r3, #12]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007766:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007768:	2300      	movs	r3, #0
 800776a:	e000      	b.n	800776e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800776c:	2302      	movs	r3, #2
  }
}
 800776e:	4618      	mov	r0, r3
 8007770:	3714      	adds	r7, #20
 8007772:	46bd      	mov	sp, r7
 8007774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007778:	4770      	bx	lr

0800777a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800777a:	b580      	push	{r7, lr}
 800777c:	b082      	sub	sp, #8
 800777e:	af00      	add	r7, sp, #0
 8007780:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	68da      	ldr	r2, [r3, #12]
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007790:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2220      	movs	r2, #32
 8007796:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f7ff fcd8 	bl	8007150 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80077a0:	2300      	movs	r3, #0
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	3708      	adds	r7, #8
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}

080077aa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80077aa:	b580      	push	{r7, lr}
 80077ac:	b08c      	sub	sp, #48	@ 0x30
 80077ae:	af00      	add	r7, sp, #0
 80077b0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80077b8:	b2db      	uxtb	r3, r3
 80077ba:	2b22      	cmp	r3, #34	@ 0x22
 80077bc:	f040 80ae 	bne.w	800791c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077c8:	d117      	bne.n	80077fa <UART_Receive_IT+0x50>
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	691b      	ldr	r3, [r3, #16]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d113      	bne.n	80077fa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80077d2:	2300      	movs	r3, #0
 80077d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077da:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	b29b      	uxth	r3, r3
 80077e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077e8:	b29a      	uxth	r2, r3
 80077ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077ec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077f2:	1c9a      	adds	r2, r3, #2
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	629a      	str	r2, [r3, #40]	@ 0x28
 80077f8:	e026      	b.n	8007848 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007800:	2300      	movs	r3, #0
 8007802:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	689b      	ldr	r3, [r3, #8]
 8007808:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800780c:	d007      	beq.n	800781e <UART_Receive_IT+0x74>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	689b      	ldr	r3, [r3, #8]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d10a      	bne.n	800782c <UART_Receive_IT+0x82>
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	691b      	ldr	r3, [r3, #16]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d106      	bne.n	800782c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	b2da      	uxtb	r2, r3
 8007826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007828:	701a      	strb	r2, [r3, #0]
 800782a:	e008      	b.n	800783e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	b2db      	uxtb	r3, r3
 8007834:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007838:	b2da      	uxtb	r2, r3
 800783a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800783c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007842:	1c5a      	adds	r2, r3, #1
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800784c:	b29b      	uxth	r3, r3
 800784e:	3b01      	subs	r3, #1
 8007850:	b29b      	uxth	r3, r3
 8007852:	687a      	ldr	r2, [r7, #4]
 8007854:	4619      	mov	r1, r3
 8007856:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007858:	2b00      	cmp	r3, #0
 800785a:	d15d      	bne.n	8007918 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	68da      	ldr	r2, [r3, #12]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f022 0220 	bic.w	r2, r2, #32
 800786a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	68da      	ldr	r2, [r3, #12]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800787a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	695a      	ldr	r2, [r3, #20]
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f022 0201 	bic.w	r2, r2, #1
 800788a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2220      	movs	r2, #32
 8007890:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2200      	movs	r2, #0
 8007898:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800789e:	2b01      	cmp	r3, #1
 80078a0:	d135      	bne.n	800790e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2200      	movs	r2, #0
 80078a6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	330c      	adds	r3, #12
 80078ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	e853 3f00 	ldrex	r3, [r3]
 80078b6:	613b      	str	r3, [r7, #16]
   return(result);
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	f023 0310 	bic.w	r3, r3, #16
 80078be:	627b      	str	r3, [r7, #36]	@ 0x24
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	330c      	adds	r3, #12
 80078c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078c8:	623a      	str	r2, [r7, #32]
 80078ca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078cc:	69f9      	ldr	r1, [r7, #28]
 80078ce:	6a3a      	ldr	r2, [r7, #32]
 80078d0:	e841 2300 	strex	r3, r2, [r1]
 80078d4:	61bb      	str	r3, [r7, #24]
   return(result);
 80078d6:	69bb      	ldr	r3, [r7, #24]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d1e5      	bne.n	80078a8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f003 0310 	and.w	r3, r3, #16
 80078e6:	2b10      	cmp	r3, #16
 80078e8:	d10a      	bne.n	8007900 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80078ea:	2300      	movs	r3, #0
 80078ec:	60fb      	str	r3, [r7, #12]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	60fb      	str	r3, [r7, #12]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	685b      	ldr	r3, [r3, #4]
 80078fc:	60fb      	str	r3, [r7, #12]
 80078fe:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007904:	4619      	mov	r1, r3
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	f7f9 fbce 	bl	80010a8 <HAL_UARTEx_RxEventCallback>
 800790c:	e002      	b.n	8007914 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800790e:	6878      	ldr	r0, [r7, #4]
 8007910:	f7ff fc32 	bl	8007178 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007914:	2300      	movs	r3, #0
 8007916:	e002      	b.n	800791e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007918:	2300      	movs	r3, #0
 800791a:	e000      	b.n	800791e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800791c:	2302      	movs	r3, #2
  }
}
 800791e:	4618      	mov	r0, r3
 8007920:	3730      	adds	r7, #48	@ 0x30
 8007922:	46bd      	mov	sp, r7
 8007924:	bd80      	pop	{r7, pc}
	...

08007928 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007928:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800792c:	b0c0      	sub	sp, #256	@ 0x100
 800792e:	af00      	add	r7, sp, #0
 8007930:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	691b      	ldr	r3, [r3, #16]
 800793c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007944:	68d9      	ldr	r1, [r3, #12]
 8007946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800794a:	681a      	ldr	r2, [r3, #0]
 800794c:	ea40 0301 	orr.w	r3, r0, r1
 8007950:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007956:	689a      	ldr	r2, [r3, #8]
 8007958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800795c:	691b      	ldr	r3, [r3, #16]
 800795e:	431a      	orrs	r2, r3
 8007960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007964:	695b      	ldr	r3, [r3, #20]
 8007966:	431a      	orrs	r2, r3
 8007968:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800796c:	69db      	ldr	r3, [r3, #28]
 800796e:	4313      	orrs	r3, r2
 8007970:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	68db      	ldr	r3, [r3, #12]
 800797c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007980:	f021 010c 	bic.w	r1, r1, #12
 8007984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007988:	681a      	ldr	r2, [r3, #0]
 800798a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800798e:	430b      	orrs	r3, r1
 8007990:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007992:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	695b      	ldr	r3, [r3, #20]
 800799a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800799e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079a2:	6999      	ldr	r1, [r3, #24]
 80079a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079a8:	681a      	ldr	r2, [r3, #0]
 80079aa:	ea40 0301 	orr.w	r3, r0, r1
 80079ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80079b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079b4:	681a      	ldr	r2, [r3, #0]
 80079b6:	4b8f      	ldr	r3, [pc, #572]	@ (8007bf4 <UART_SetConfig+0x2cc>)
 80079b8:	429a      	cmp	r2, r3
 80079ba:	d005      	beq.n	80079c8 <UART_SetConfig+0xa0>
 80079bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079c0:	681a      	ldr	r2, [r3, #0]
 80079c2:	4b8d      	ldr	r3, [pc, #564]	@ (8007bf8 <UART_SetConfig+0x2d0>)
 80079c4:	429a      	cmp	r2, r3
 80079c6:	d104      	bne.n	80079d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80079c8:	f7fd fde0 	bl	800558c <HAL_RCC_GetPCLK2Freq>
 80079cc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80079d0:	e003      	b.n	80079da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80079d2:	f7fd fdc7 	bl	8005564 <HAL_RCC_GetPCLK1Freq>
 80079d6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80079da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079de:	69db      	ldr	r3, [r3, #28]
 80079e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80079e4:	f040 810c 	bne.w	8007c00 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80079e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80079ec:	2200      	movs	r2, #0
 80079ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80079f2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80079f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80079fa:	4622      	mov	r2, r4
 80079fc:	462b      	mov	r3, r5
 80079fe:	1891      	adds	r1, r2, r2
 8007a00:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007a02:	415b      	adcs	r3, r3
 8007a04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a06:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007a0a:	4621      	mov	r1, r4
 8007a0c:	eb12 0801 	adds.w	r8, r2, r1
 8007a10:	4629      	mov	r1, r5
 8007a12:	eb43 0901 	adc.w	r9, r3, r1
 8007a16:	f04f 0200 	mov.w	r2, #0
 8007a1a:	f04f 0300 	mov.w	r3, #0
 8007a1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007a22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007a26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007a2a:	4690      	mov	r8, r2
 8007a2c:	4699      	mov	r9, r3
 8007a2e:	4623      	mov	r3, r4
 8007a30:	eb18 0303 	adds.w	r3, r8, r3
 8007a34:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007a38:	462b      	mov	r3, r5
 8007a3a:	eb49 0303 	adc.w	r3, r9, r3
 8007a3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007a42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007a4e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007a52:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007a56:	460b      	mov	r3, r1
 8007a58:	18db      	adds	r3, r3, r3
 8007a5a:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a5c:	4613      	mov	r3, r2
 8007a5e:	eb42 0303 	adc.w	r3, r2, r3
 8007a62:	657b      	str	r3, [r7, #84]	@ 0x54
 8007a64:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007a68:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007a6c:	f7f9 f838 	bl	8000ae0 <__aeabi_uldivmod>
 8007a70:	4602      	mov	r2, r0
 8007a72:	460b      	mov	r3, r1
 8007a74:	4b61      	ldr	r3, [pc, #388]	@ (8007bfc <UART_SetConfig+0x2d4>)
 8007a76:	fba3 2302 	umull	r2, r3, r3, r2
 8007a7a:	095b      	lsrs	r3, r3, #5
 8007a7c:	011c      	lsls	r4, r3, #4
 8007a7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a82:	2200      	movs	r2, #0
 8007a84:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007a88:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007a8c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007a90:	4642      	mov	r2, r8
 8007a92:	464b      	mov	r3, r9
 8007a94:	1891      	adds	r1, r2, r2
 8007a96:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007a98:	415b      	adcs	r3, r3
 8007a9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a9c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007aa0:	4641      	mov	r1, r8
 8007aa2:	eb12 0a01 	adds.w	sl, r2, r1
 8007aa6:	4649      	mov	r1, r9
 8007aa8:	eb43 0b01 	adc.w	fp, r3, r1
 8007aac:	f04f 0200 	mov.w	r2, #0
 8007ab0:	f04f 0300 	mov.w	r3, #0
 8007ab4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007ab8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007abc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007ac0:	4692      	mov	sl, r2
 8007ac2:	469b      	mov	fp, r3
 8007ac4:	4643      	mov	r3, r8
 8007ac6:	eb1a 0303 	adds.w	r3, sl, r3
 8007aca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007ace:	464b      	mov	r3, r9
 8007ad0:	eb4b 0303 	adc.w	r3, fp, r3
 8007ad4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007adc:	685b      	ldr	r3, [r3, #4]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007ae4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007ae8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007aec:	460b      	mov	r3, r1
 8007aee:	18db      	adds	r3, r3, r3
 8007af0:	643b      	str	r3, [r7, #64]	@ 0x40
 8007af2:	4613      	mov	r3, r2
 8007af4:	eb42 0303 	adc.w	r3, r2, r3
 8007af8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007afa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007afe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007b02:	f7f8 ffed 	bl	8000ae0 <__aeabi_uldivmod>
 8007b06:	4602      	mov	r2, r0
 8007b08:	460b      	mov	r3, r1
 8007b0a:	4611      	mov	r1, r2
 8007b0c:	4b3b      	ldr	r3, [pc, #236]	@ (8007bfc <UART_SetConfig+0x2d4>)
 8007b0e:	fba3 2301 	umull	r2, r3, r3, r1
 8007b12:	095b      	lsrs	r3, r3, #5
 8007b14:	2264      	movs	r2, #100	@ 0x64
 8007b16:	fb02 f303 	mul.w	r3, r2, r3
 8007b1a:	1acb      	subs	r3, r1, r3
 8007b1c:	00db      	lsls	r3, r3, #3
 8007b1e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007b22:	4b36      	ldr	r3, [pc, #216]	@ (8007bfc <UART_SetConfig+0x2d4>)
 8007b24:	fba3 2302 	umull	r2, r3, r3, r2
 8007b28:	095b      	lsrs	r3, r3, #5
 8007b2a:	005b      	lsls	r3, r3, #1
 8007b2c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007b30:	441c      	add	r4, r3
 8007b32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b36:	2200      	movs	r2, #0
 8007b38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007b3c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007b40:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007b44:	4642      	mov	r2, r8
 8007b46:	464b      	mov	r3, r9
 8007b48:	1891      	adds	r1, r2, r2
 8007b4a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007b4c:	415b      	adcs	r3, r3
 8007b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b50:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007b54:	4641      	mov	r1, r8
 8007b56:	1851      	adds	r1, r2, r1
 8007b58:	6339      	str	r1, [r7, #48]	@ 0x30
 8007b5a:	4649      	mov	r1, r9
 8007b5c:	414b      	adcs	r3, r1
 8007b5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b60:	f04f 0200 	mov.w	r2, #0
 8007b64:	f04f 0300 	mov.w	r3, #0
 8007b68:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007b6c:	4659      	mov	r1, fp
 8007b6e:	00cb      	lsls	r3, r1, #3
 8007b70:	4651      	mov	r1, sl
 8007b72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007b76:	4651      	mov	r1, sl
 8007b78:	00ca      	lsls	r2, r1, #3
 8007b7a:	4610      	mov	r0, r2
 8007b7c:	4619      	mov	r1, r3
 8007b7e:	4603      	mov	r3, r0
 8007b80:	4642      	mov	r2, r8
 8007b82:	189b      	adds	r3, r3, r2
 8007b84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007b88:	464b      	mov	r3, r9
 8007b8a:	460a      	mov	r2, r1
 8007b8c:	eb42 0303 	adc.w	r3, r2, r3
 8007b90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007ba0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007ba4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007ba8:	460b      	mov	r3, r1
 8007baa:	18db      	adds	r3, r3, r3
 8007bac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007bae:	4613      	mov	r3, r2
 8007bb0:	eb42 0303 	adc.w	r3, r2, r3
 8007bb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007bb6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007bba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007bbe:	f7f8 ff8f 	bl	8000ae0 <__aeabi_uldivmod>
 8007bc2:	4602      	mov	r2, r0
 8007bc4:	460b      	mov	r3, r1
 8007bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8007bfc <UART_SetConfig+0x2d4>)
 8007bc8:	fba3 1302 	umull	r1, r3, r3, r2
 8007bcc:	095b      	lsrs	r3, r3, #5
 8007bce:	2164      	movs	r1, #100	@ 0x64
 8007bd0:	fb01 f303 	mul.w	r3, r1, r3
 8007bd4:	1ad3      	subs	r3, r2, r3
 8007bd6:	00db      	lsls	r3, r3, #3
 8007bd8:	3332      	adds	r3, #50	@ 0x32
 8007bda:	4a08      	ldr	r2, [pc, #32]	@ (8007bfc <UART_SetConfig+0x2d4>)
 8007bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8007be0:	095b      	lsrs	r3, r3, #5
 8007be2:	f003 0207 	and.w	r2, r3, #7
 8007be6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	4422      	add	r2, r4
 8007bee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007bf0:	e106      	b.n	8007e00 <UART_SetConfig+0x4d8>
 8007bf2:	bf00      	nop
 8007bf4:	40011000 	.word	0x40011000
 8007bf8:	40011400 	.word	0x40011400
 8007bfc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007c00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c04:	2200      	movs	r2, #0
 8007c06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007c0a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007c0e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007c12:	4642      	mov	r2, r8
 8007c14:	464b      	mov	r3, r9
 8007c16:	1891      	adds	r1, r2, r2
 8007c18:	6239      	str	r1, [r7, #32]
 8007c1a:	415b      	adcs	r3, r3
 8007c1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007c22:	4641      	mov	r1, r8
 8007c24:	1854      	adds	r4, r2, r1
 8007c26:	4649      	mov	r1, r9
 8007c28:	eb43 0501 	adc.w	r5, r3, r1
 8007c2c:	f04f 0200 	mov.w	r2, #0
 8007c30:	f04f 0300 	mov.w	r3, #0
 8007c34:	00eb      	lsls	r3, r5, #3
 8007c36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007c3a:	00e2      	lsls	r2, r4, #3
 8007c3c:	4614      	mov	r4, r2
 8007c3e:	461d      	mov	r5, r3
 8007c40:	4643      	mov	r3, r8
 8007c42:	18e3      	adds	r3, r4, r3
 8007c44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007c48:	464b      	mov	r3, r9
 8007c4a:	eb45 0303 	adc.w	r3, r5, r3
 8007c4e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c56:	685b      	ldr	r3, [r3, #4]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007c5e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007c62:	f04f 0200 	mov.w	r2, #0
 8007c66:	f04f 0300 	mov.w	r3, #0
 8007c6a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007c6e:	4629      	mov	r1, r5
 8007c70:	008b      	lsls	r3, r1, #2
 8007c72:	4621      	mov	r1, r4
 8007c74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007c78:	4621      	mov	r1, r4
 8007c7a:	008a      	lsls	r2, r1, #2
 8007c7c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007c80:	f7f8 ff2e 	bl	8000ae0 <__aeabi_uldivmod>
 8007c84:	4602      	mov	r2, r0
 8007c86:	460b      	mov	r3, r1
 8007c88:	4b60      	ldr	r3, [pc, #384]	@ (8007e0c <UART_SetConfig+0x4e4>)
 8007c8a:	fba3 2302 	umull	r2, r3, r3, r2
 8007c8e:	095b      	lsrs	r3, r3, #5
 8007c90:	011c      	lsls	r4, r3, #4
 8007c92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c96:	2200      	movs	r2, #0
 8007c98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007c9c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007ca0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007ca4:	4642      	mov	r2, r8
 8007ca6:	464b      	mov	r3, r9
 8007ca8:	1891      	adds	r1, r2, r2
 8007caa:	61b9      	str	r1, [r7, #24]
 8007cac:	415b      	adcs	r3, r3
 8007cae:	61fb      	str	r3, [r7, #28]
 8007cb0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007cb4:	4641      	mov	r1, r8
 8007cb6:	1851      	adds	r1, r2, r1
 8007cb8:	6139      	str	r1, [r7, #16]
 8007cba:	4649      	mov	r1, r9
 8007cbc:	414b      	adcs	r3, r1
 8007cbe:	617b      	str	r3, [r7, #20]
 8007cc0:	f04f 0200 	mov.w	r2, #0
 8007cc4:	f04f 0300 	mov.w	r3, #0
 8007cc8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007ccc:	4659      	mov	r1, fp
 8007cce:	00cb      	lsls	r3, r1, #3
 8007cd0:	4651      	mov	r1, sl
 8007cd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007cd6:	4651      	mov	r1, sl
 8007cd8:	00ca      	lsls	r2, r1, #3
 8007cda:	4610      	mov	r0, r2
 8007cdc:	4619      	mov	r1, r3
 8007cde:	4603      	mov	r3, r0
 8007ce0:	4642      	mov	r2, r8
 8007ce2:	189b      	adds	r3, r3, r2
 8007ce4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007ce8:	464b      	mov	r3, r9
 8007cea:	460a      	mov	r2, r1
 8007cec:	eb42 0303 	adc.w	r3, r2, r3
 8007cf0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cf8:	685b      	ldr	r3, [r3, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007cfe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007d00:	f04f 0200 	mov.w	r2, #0
 8007d04:	f04f 0300 	mov.w	r3, #0
 8007d08:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007d0c:	4649      	mov	r1, r9
 8007d0e:	008b      	lsls	r3, r1, #2
 8007d10:	4641      	mov	r1, r8
 8007d12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007d16:	4641      	mov	r1, r8
 8007d18:	008a      	lsls	r2, r1, #2
 8007d1a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007d1e:	f7f8 fedf 	bl	8000ae0 <__aeabi_uldivmod>
 8007d22:	4602      	mov	r2, r0
 8007d24:	460b      	mov	r3, r1
 8007d26:	4611      	mov	r1, r2
 8007d28:	4b38      	ldr	r3, [pc, #224]	@ (8007e0c <UART_SetConfig+0x4e4>)
 8007d2a:	fba3 2301 	umull	r2, r3, r3, r1
 8007d2e:	095b      	lsrs	r3, r3, #5
 8007d30:	2264      	movs	r2, #100	@ 0x64
 8007d32:	fb02 f303 	mul.w	r3, r2, r3
 8007d36:	1acb      	subs	r3, r1, r3
 8007d38:	011b      	lsls	r3, r3, #4
 8007d3a:	3332      	adds	r3, #50	@ 0x32
 8007d3c:	4a33      	ldr	r2, [pc, #204]	@ (8007e0c <UART_SetConfig+0x4e4>)
 8007d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8007d42:	095b      	lsrs	r3, r3, #5
 8007d44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007d48:	441c      	add	r4, r3
 8007d4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d4e:	2200      	movs	r2, #0
 8007d50:	673b      	str	r3, [r7, #112]	@ 0x70
 8007d52:	677a      	str	r2, [r7, #116]	@ 0x74
 8007d54:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007d58:	4642      	mov	r2, r8
 8007d5a:	464b      	mov	r3, r9
 8007d5c:	1891      	adds	r1, r2, r2
 8007d5e:	60b9      	str	r1, [r7, #8]
 8007d60:	415b      	adcs	r3, r3
 8007d62:	60fb      	str	r3, [r7, #12]
 8007d64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007d68:	4641      	mov	r1, r8
 8007d6a:	1851      	adds	r1, r2, r1
 8007d6c:	6039      	str	r1, [r7, #0]
 8007d6e:	4649      	mov	r1, r9
 8007d70:	414b      	adcs	r3, r1
 8007d72:	607b      	str	r3, [r7, #4]
 8007d74:	f04f 0200 	mov.w	r2, #0
 8007d78:	f04f 0300 	mov.w	r3, #0
 8007d7c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007d80:	4659      	mov	r1, fp
 8007d82:	00cb      	lsls	r3, r1, #3
 8007d84:	4651      	mov	r1, sl
 8007d86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007d8a:	4651      	mov	r1, sl
 8007d8c:	00ca      	lsls	r2, r1, #3
 8007d8e:	4610      	mov	r0, r2
 8007d90:	4619      	mov	r1, r3
 8007d92:	4603      	mov	r3, r0
 8007d94:	4642      	mov	r2, r8
 8007d96:	189b      	adds	r3, r3, r2
 8007d98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d9a:	464b      	mov	r3, r9
 8007d9c:	460a      	mov	r2, r1
 8007d9e:	eb42 0303 	adc.w	r3, r2, r3
 8007da2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007da8:	685b      	ldr	r3, [r3, #4]
 8007daa:	2200      	movs	r2, #0
 8007dac:	663b      	str	r3, [r7, #96]	@ 0x60
 8007dae:	667a      	str	r2, [r7, #100]	@ 0x64
 8007db0:	f04f 0200 	mov.w	r2, #0
 8007db4:	f04f 0300 	mov.w	r3, #0
 8007db8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007dbc:	4649      	mov	r1, r9
 8007dbe:	008b      	lsls	r3, r1, #2
 8007dc0:	4641      	mov	r1, r8
 8007dc2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007dc6:	4641      	mov	r1, r8
 8007dc8:	008a      	lsls	r2, r1, #2
 8007dca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007dce:	f7f8 fe87 	bl	8000ae0 <__aeabi_uldivmod>
 8007dd2:	4602      	mov	r2, r0
 8007dd4:	460b      	mov	r3, r1
 8007dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8007e0c <UART_SetConfig+0x4e4>)
 8007dd8:	fba3 1302 	umull	r1, r3, r3, r2
 8007ddc:	095b      	lsrs	r3, r3, #5
 8007dde:	2164      	movs	r1, #100	@ 0x64
 8007de0:	fb01 f303 	mul.w	r3, r1, r3
 8007de4:	1ad3      	subs	r3, r2, r3
 8007de6:	011b      	lsls	r3, r3, #4
 8007de8:	3332      	adds	r3, #50	@ 0x32
 8007dea:	4a08      	ldr	r2, [pc, #32]	@ (8007e0c <UART_SetConfig+0x4e4>)
 8007dec:	fba2 2303 	umull	r2, r3, r2, r3
 8007df0:	095b      	lsrs	r3, r3, #5
 8007df2:	f003 020f 	and.w	r2, r3, #15
 8007df6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4422      	add	r2, r4
 8007dfe:	609a      	str	r2, [r3, #8]
}
 8007e00:	bf00      	nop
 8007e02:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007e06:	46bd      	mov	sp, r7
 8007e08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e0c:	51eb851f 	.word	0x51eb851f

08007e10 <fmod>:
 8007e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e12:	ed2d 8b02 	vpush	{d8}
 8007e16:	ec57 6b10 	vmov	r6, r7, d0
 8007e1a:	ec55 4b11 	vmov	r4, r5, d1
 8007e1e:	f000 f8a3 	bl	8007f68 <__ieee754_fmod>
 8007e22:	4622      	mov	r2, r4
 8007e24:	462b      	mov	r3, r5
 8007e26:	4630      	mov	r0, r6
 8007e28:	4639      	mov	r1, r7
 8007e2a:	eeb0 8a40 	vmov.f32	s16, s0
 8007e2e:	eef0 8a60 	vmov.f32	s17, s1
 8007e32:	f7f8 fe1f 	bl	8000a74 <__aeabi_dcmpun>
 8007e36:	b990      	cbnz	r0, 8007e5e <fmod+0x4e>
 8007e38:	2200      	movs	r2, #0
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	4620      	mov	r0, r4
 8007e3e:	4629      	mov	r1, r5
 8007e40:	f7f8 fde6 	bl	8000a10 <__aeabi_dcmpeq>
 8007e44:	b158      	cbz	r0, 8007e5e <fmod+0x4e>
 8007e46:	f000 f9a1 	bl	800818c <__errno>
 8007e4a:	2321      	movs	r3, #33	@ 0x21
 8007e4c:	6003      	str	r3, [r0, #0]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	2300      	movs	r3, #0
 8007e52:	4610      	mov	r0, r2
 8007e54:	4619      	mov	r1, r3
 8007e56:	f7f8 fc9d 	bl	8000794 <__aeabi_ddiv>
 8007e5a:	ec41 0b18 	vmov	d8, r0, r1
 8007e5e:	eeb0 0a48 	vmov.f32	s0, s16
 8007e62:	eef0 0a68 	vmov.f32	s1, s17
 8007e66:	ecbd 8b02 	vpop	{d8}
 8007e6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e6c:	0000      	movs	r0, r0
	...

08007e70 <floor>:
 8007e70:	ec51 0b10 	vmov	r0, r1, d0
 8007e74:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e7c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8007e80:	2e13      	cmp	r6, #19
 8007e82:	460c      	mov	r4, r1
 8007e84:	4605      	mov	r5, r0
 8007e86:	4680      	mov	r8, r0
 8007e88:	dc34      	bgt.n	8007ef4 <floor+0x84>
 8007e8a:	2e00      	cmp	r6, #0
 8007e8c:	da17      	bge.n	8007ebe <floor+0x4e>
 8007e8e:	a332      	add	r3, pc, #200	@ (adr r3, 8007f58 <floor+0xe8>)
 8007e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e94:	f7f8 f99e 	bl	80001d4 <__adddf3>
 8007e98:	2200      	movs	r2, #0
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	f7f8 fde0 	bl	8000a60 <__aeabi_dcmpgt>
 8007ea0:	b150      	cbz	r0, 8007eb8 <floor+0x48>
 8007ea2:	2c00      	cmp	r4, #0
 8007ea4:	da55      	bge.n	8007f52 <floor+0xe2>
 8007ea6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8007eaa:	432c      	orrs	r4, r5
 8007eac:	2500      	movs	r5, #0
 8007eae:	42ac      	cmp	r4, r5
 8007eb0:	4c2b      	ldr	r4, [pc, #172]	@ (8007f60 <floor+0xf0>)
 8007eb2:	bf08      	it	eq
 8007eb4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8007eb8:	4621      	mov	r1, r4
 8007eba:	4628      	mov	r0, r5
 8007ebc:	e023      	b.n	8007f06 <floor+0x96>
 8007ebe:	4f29      	ldr	r7, [pc, #164]	@ (8007f64 <floor+0xf4>)
 8007ec0:	4137      	asrs	r7, r6
 8007ec2:	ea01 0307 	and.w	r3, r1, r7
 8007ec6:	4303      	orrs	r3, r0
 8007ec8:	d01d      	beq.n	8007f06 <floor+0x96>
 8007eca:	a323      	add	r3, pc, #140	@ (adr r3, 8007f58 <floor+0xe8>)
 8007ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed0:	f7f8 f980 	bl	80001d4 <__adddf3>
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	f7f8 fdc2 	bl	8000a60 <__aeabi_dcmpgt>
 8007edc:	2800      	cmp	r0, #0
 8007ede:	d0eb      	beq.n	8007eb8 <floor+0x48>
 8007ee0:	2c00      	cmp	r4, #0
 8007ee2:	bfbe      	ittt	lt
 8007ee4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8007ee8:	4133      	asrlt	r3, r6
 8007eea:	18e4      	addlt	r4, r4, r3
 8007eec:	ea24 0407 	bic.w	r4, r4, r7
 8007ef0:	2500      	movs	r5, #0
 8007ef2:	e7e1      	b.n	8007eb8 <floor+0x48>
 8007ef4:	2e33      	cmp	r6, #51	@ 0x33
 8007ef6:	dd0a      	ble.n	8007f0e <floor+0x9e>
 8007ef8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8007efc:	d103      	bne.n	8007f06 <floor+0x96>
 8007efe:	4602      	mov	r2, r0
 8007f00:	460b      	mov	r3, r1
 8007f02:	f7f8 f967 	bl	80001d4 <__adddf3>
 8007f06:	ec41 0b10 	vmov	d0, r0, r1
 8007f0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f0e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8007f12:	f04f 37ff 	mov.w	r7, #4294967295
 8007f16:	40df      	lsrs	r7, r3
 8007f18:	4207      	tst	r7, r0
 8007f1a:	d0f4      	beq.n	8007f06 <floor+0x96>
 8007f1c:	a30e      	add	r3, pc, #56	@ (adr r3, 8007f58 <floor+0xe8>)
 8007f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f22:	f7f8 f957 	bl	80001d4 <__adddf3>
 8007f26:	2200      	movs	r2, #0
 8007f28:	2300      	movs	r3, #0
 8007f2a:	f7f8 fd99 	bl	8000a60 <__aeabi_dcmpgt>
 8007f2e:	2800      	cmp	r0, #0
 8007f30:	d0c2      	beq.n	8007eb8 <floor+0x48>
 8007f32:	2c00      	cmp	r4, #0
 8007f34:	da0a      	bge.n	8007f4c <floor+0xdc>
 8007f36:	2e14      	cmp	r6, #20
 8007f38:	d101      	bne.n	8007f3e <floor+0xce>
 8007f3a:	3401      	adds	r4, #1
 8007f3c:	e006      	b.n	8007f4c <floor+0xdc>
 8007f3e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8007f42:	2301      	movs	r3, #1
 8007f44:	40b3      	lsls	r3, r6
 8007f46:	441d      	add	r5, r3
 8007f48:	4545      	cmp	r5, r8
 8007f4a:	d3f6      	bcc.n	8007f3a <floor+0xca>
 8007f4c:	ea25 0507 	bic.w	r5, r5, r7
 8007f50:	e7b2      	b.n	8007eb8 <floor+0x48>
 8007f52:	2500      	movs	r5, #0
 8007f54:	462c      	mov	r4, r5
 8007f56:	e7af      	b.n	8007eb8 <floor+0x48>
 8007f58:	8800759c 	.word	0x8800759c
 8007f5c:	7e37e43c 	.word	0x7e37e43c
 8007f60:	bff00000 	.word	0xbff00000
 8007f64:	000fffff 	.word	0x000fffff

08007f68 <__ieee754_fmod>:
 8007f68:	ec53 2b11 	vmov	r2, r3, d1
 8007f6c:	f023 4c00 	bic.w	ip, r3, #2147483648	@ 0x80000000
 8007f70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f74:	ea52 040c 	orrs.w	r4, r2, ip
 8007f78:	ec51 0b10 	vmov	r0, r1, d0
 8007f7c:	461e      	mov	r6, r3
 8007f7e:	4617      	mov	r7, r2
 8007f80:	4696      	mov	lr, r2
 8007f82:	d00c      	beq.n	8007f9e <__ieee754_fmod+0x36>
 8007f84:	4c77      	ldr	r4, [pc, #476]	@ (8008164 <__ieee754_fmod+0x1fc>)
 8007f86:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 8007f8a:	45a0      	cmp	r8, r4
 8007f8c:	4689      	mov	r9, r1
 8007f8e:	d806      	bhi.n	8007f9e <__ieee754_fmod+0x36>
 8007f90:	4254      	negs	r4, r2
 8007f92:	4d75      	ldr	r5, [pc, #468]	@ (8008168 <__ieee754_fmod+0x200>)
 8007f94:	4314      	orrs	r4, r2
 8007f96:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 8007f9a:	42ac      	cmp	r4, r5
 8007f9c:	d909      	bls.n	8007fb2 <__ieee754_fmod+0x4a>
 8007f9e:	f7f8 facf 	bl	8000540 <__aeabi_dmul>
 8007fa2:	4602      	mov	r2, r0
 8007fa4:	460b      	mov	r3, r1
 8007fa6:	f7f8 fbf5 	bl	8000794 <__aeabi_ddiv>
 8007faa:	ec41 0b10 	vmov	d0, r0, r1
 8007fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fb2:	45e0      	cmp	r8, ip
 8007fb4:	4682      	mov	sl, r0
 8007fb6:	4604      	mov	r4, r0
 8007fb8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8007fbc:	dc09      	bgt.n	8007fd2 <__ieee754_fmod+0x6a>
 8007fbe:	dbf4      	blt.n	8007faa <__ieee754_fmod+0x42>
 8007fc0:	4282      	cmp	r2, r0
 8007fc2:	d8f2      	bhi.n	8007faa <__ieee754_fmod+0x42>
 8007fc4:	d105      	bne.n	8007fd2 <__ieee754_fmod+0x6a>
 8007fc6:	4b69      	ldr	r3, [pc, #420]	@ (800816c <__ieee754_fmod+0x204>)
 8007fc8:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 8007fcc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007fd0:	e7eb      	b.n	8007faa <__ieee754_fmod+0x42>
 8007fd2:	4a65      	ldr	r2, [pc, #404]	@ (8008168 <__ieee754_fmod+0x200>)
 8007fd4:	ea19 0f02 	tst.w	r9, r2
 8007fd8:	d148      	bne.n	800806c <__ieee754_fmod+0x104>
 8007fda:	f1b8 0f00 	cmp.w	r8, #0
 8007fde:	d13d      	bne.n	800805c <__ieee754_fmod+0xf4>
 8007fe0:	4963      	ldr	r1, [pc, #396]	@ (8008170 <__ieee754_fmod+0x208>)
 8007fe2:	4653      	mov	r3, sl
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	dc36      	bgt.n	8008056 <__ieee754_fmod+0xee>
 8007fe8:	4216      	tst	r6, r2
 8007fea:	d14f      	bne.n	800808c <__ieee754_fmod+0x124>
 8007fec:	f1bc 0f00 	cmp.w	ip, #0
 8007ff0:	d144      	bne.n	800807c <__ieee754_fmod+0x114>
 8007ff2:	4a5f      	ldr	r2, [pc, #380]	@ (8008170 <__ieee754_fmod+0x208>)
 8007ff4:	463b      	mov	r3, r7
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	dc3d      	bgt.n	8008076 <__ieee754_fmod+0x10e>
 8007ffa:	485e      	ldr	r0, [pc, #376]	@ (8008174 <__ieee754_fmod+0x20c>)
 8007ffc:	4281      	cmp	r1, r0
 8007ffe:	db4a      	blt.n	8008096 <__ieee754_fmod+0x12e>
 8008000:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008004:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008008:	485a      	ldr	r0, [pc, #360]	@ (8008174 <__ieee754_fmod+0x20c>)
 800800a:	4282      	cmp	r2, r0
 800800c:	db57      	blt.n	80080be <__ieee754_fmod+0x156>
 800800e:	f3c6 0613 	ubfx	r6, r6, #0, #20
 8008012:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 8008016:	1a89      	subs	r1, r1, r2
 8008018:	1b98      	subs	r0, r3, r6
 800801a:	eba4 070e 	sub.w	r7, r4, lr
 800801e:	2900      	cmp	r1, #0
 8008020:	d162      	bne.n	80080e8 <__ieee754_fmod+0x180>
 8008022:	4574      	cmp	r4, lr
 8008024:	bf38      	it	cc
 8008026:	f100 30ff 	addcc.w	r0, r0, #4294967295
 800802a:	2800      	cmp	r0, #0
 800802c:	bfa4      	itt	ge
 800802e:	463c      	movge	r4, r7
 8008030:	4603      	movge	r3, r0
 8008032:	ea53 0104 	orrs.w	r1, r3, r4
 8008036:	d0c6      	beq.n	8007fc6 <__ieee754_fmod+0x5e>
 8008038:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800803c:	db69      	blt.n	8008112 <__ieee754_fmod+0x1aa>
 800803e:	494d      	ldr	r1, [pc, #308]	@ (8008174 <__ieee754_fmod+0x20c>)
 8008040:	428a      	cmp	r2, r1
 8008042:	db6c      	blt.n	800811e <__ieee754_fmod+0x1b6>
 8008044:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008048:	432b      	orrs	r3, r5
 800804a:	f202 32ff 	addw	r2, r2, #1023	@ 0x3ff
 800804e:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008052:	4620      	mov	r0, r4
 8008054:	e7a9      	b.n	8007faa <__ieee754_fmod+0x42>
 8008056:	3901      	subs	r1, #1
 8008058:	005b      	lsls	r3, r3, #1
 800805a:	e7c3      	b.n	8007fe4 <__ieee754_fmod+0x7c>
 800805c:	4945      	ldr	r1, [pc, #276]	@ (8008174 <__ieee754_fmod+0x20c>)
 800805e:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 8008062:	2b00      	cmp	r3, #0
 8008064:	ddc0      	ble.n	8007fe8 <__ieee754_fmod+0x80>
 8008066:	3901      	subs	r1, #1
 8008068:	005b      	lsls	r3, r3, #1
 800806a:	e7fa      	b.n	8008062 <__ieee754_fmod+0xfa>
 800806c:	ea4f 5128 	mov.w	r1, r8, asr #20
 8008070:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8008074:	e7b8      	b.n	8007fe8 <__ieee754_fmod+0x80>
 8008076:	3a01      	subs	r2, #1
 8008078:	005b      	lsls	r3, r3, #1
 800807a:	e7bc      	b.n	8007ff6 <__ieee754_fmod+0x8e>
 800807c:	4a3d      	ldr	r2, [pc, #244]	@ (8008174 <__ieee754_fmod+0x20c>)
 800807e:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 8008082:	2b00      	cmp	r3, #0
 8008084:	ddb9      	ble.n	8007ffa <__ieee754_fmod+0x92>
 8008086:	3a01      	subs	r2, #1
 8008088:	005b      	lsls	r3, r3, #1
 800808a:	e7fa      	b.n	8008082 <__ieee754_fmod+0x11a>
 800808c:	ea4f 522c 	mov.w	r2, ip, asr #20
 8008090:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8008094:	e7b1      	b.n	8007ffa <__ieee754_fmod+0x92>
 8008096:	1a40      	subs	r0, r0, r1
 8008098:	281f      	cmp	r0, #31
 800809a:	dc0a      	bgt.n	80080b2 <__ieee754_fmod+0x14a>
 800809c:	f201 431e 	addw	r3, r1, #1054	@ 0x41e
 80080a0:	fa08 f800 	lsl.w	r8, r8, r0
 80080a4:	fa2a f303 	lsr.w	r3, sl, r3
 80080a8:	ea43 0308 	orr.w	r3, r3, r8
 80080ac:	fa0a f400 	lsl.w	r4, sl, r0
 80080b0:	e7aa      	b.n	8008008 <__ieee754_fmod+0xa0>
 80080b2:	4b31      	ldr	r3, [pc, #196]	@ (8008178 <__ieee754_fmod+0x210>)
 80080b4:	1a5b      	subs	r3, r3, r1
 80080b6:	fa0a f303 	lsl.w	r3, sl, r3
 80080ba:	2400      	movs	r4, #0
 80080bc:	e7a4      	b.n	8008008 <__ieee754_fmod+0xa0>
 80080be:	1a80      	subs	r0, r0, r2
 80080c0:	281f      	cmp	r0, #31
 80080c2:	dc0a      	bgt.n	80080da <__ieee754_fmod+0x172>
 80080c4:	f202 461e 	addw	r6, r2, #1054	@ 0x41e
 80080c8:	fa0c fc00 	lsl.w	ip, ip, r0
 80080cc:	fa27 f606 	lsr.w	r6, r7, r6
 80080d0:	ea46 060c 	orr.w	r6, r6, ip
 80080d4:	fa07 fe00 	lsl.w	lr, r7, r0
 80080d8:	e79d      	b.n	8008016 <__ieee754_fmod+0xae>
 80080da:	4e27      	ldr	r6, [pc, #156]	@ (8008178 <__ieee754_fmod+0x210>)
 80080dc:	1ab6      	subs	r6, r6, r2
 80080de:	fa07 f606 	lsl.w	r6, r7, r6
 80080e2:	f04f 0e00 	mov.w	lr, #0
 80080e6:	e796      	b.n	8008016 <__ieee754_fmod+0xae>
 80080e8:	4574      	cmp	r4, lr
 80080ea:	bf38      	it	cc
 80080ec:	f100 30ff 	addcc.w	r0, r0, #4294967295
 80080f0:	2800      	cmp	r0, #0
 80080f2:	da05      	bge.n	8008100 <__ieee754_fmod+0x198>
 80080f4:	0fe0      	lsrs	r0, r4, #31
 80080f6:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80080fa:	0064      	lsls	r4, r4, #1
 80080fc:	3901      	subs	r1, #1
 80080fe:	e78b      	b.n	8008018 <__ieee754_fmod+0xb0>
 8008100:	ea50 0307 	orrs.w	r3, r0, r7
 8008104:	f43f af5f 	beq.w	8007fc6 <__ieee754_fmod+0x5e>
 8008108:	0ffb      	lsrs	r3, r7, #31
 800810a:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800810e:	007c      	lsls	r4, r7, #1
 8008110:	e7f4      	b.n	80080fc <__ieee754_fmod+0x194>
 8008112:	0fe1      	lsrs	r1, r4, #31
 8008114:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8008118:	0064      	lsls	r4, r4, #1
 800811a:	3a01      	subs	r2, #1
 800811c:	e78c      	b.n	8008038 <__ieee754_fmod+0xd0>
 800811e:	1a89      	subs	r1, r1, r2
 8008120:	2914      	cmp	r1, #20
 8008122:	dc0a      	bgt.n	800813a <__ieee754_fmod+0x1d2>
 8008124:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 8008128:	fa03 f202 	lsl.w	r2, r3, r2
 800812c:	40cc      	lsrs	r4, r1
 800812e:	4322      	orrs	r2, r4
 8008130:	410b      	asrs	r3, r1
 8008132:	ea43 0105 	orr.w	r1, r3, r5
 8008136:	4610      	mov	r0, r2
 8008138:	e737      	b.n	8007faa <__ieee754_fmod+0x42>
 800813a:	291f      	cmp	r1, #31
 800813c:	dc07      	bgt.n	800814e <__ieee754_fmod+0x1e6>
 800813e:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 8008142:	40cc      	lsrs	r4, r1
 8008144:	fa03 f202 	lsl.w	r2, r3, r2
 8008148:	4322      	orrs	r2, r4
 800814a:	462b      	mov	r3, r5
 800814c:	e7f1      	b.n	8008132 <__ieee754_fmod+0x1ca>
 800814e:	f1c2 427f 	rsb	r2, r2, #4278190080	@ 0xff000000
 8008152:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8008156:	f502 427b 	add.w	r2, r2, #64256	@ 0xfb00
 800815a:	32e2      	adds	r2, #226	@ 0xe2
 800815c:	fa43 f202 	asr.w	r2, r3, r2
 8008160:	e7f3      	b.n	800814a <__ieee754_fmod+0x1e2>
 8008162:	bf00      	nop
 8008164:	7fefffff 	.word	0x7fefffff
 8008168:	7ff00000 	.word	0x7ff00000
 800816c:	08008228 	.word	0x08008228
 8008170:	fffffbed 	.word	0xfffffbed
 8008174:	fffffc02 	.word	0xfffffc02
 8008178:	fffffbe2 	.word	0xfffffbe2

0800817c <memset>:
 800817c:	4402      	add	r2, r0
 800817e:	4603      	mov	r3, r0
 8008180:	4293      	cmp	r3, r2
 8008182:	d100      	bne.n	8008186 <memset+0xa>
 8008184:	4770      	bx	lr
 8008186:	f803 1b01 	strb.w	r1, [r3], #1
 800818a:	e7f9      	b.n	8008180 <memset+0x4>

0800818c <__errno>:
 800818c:	4b01      	ldr	r3, [pc, #4]	@ (8008194 <__errno+0x8>)
 800818e:	6818      	ldr	r0, [r3, #0]
 8008190:	4770      	bx	lr
 8008192:	bf00      	nop
 8008194:	20000060 	.word	0x20000060

08008198 <__libc_init_array>:
 8008198:	b570      	push	{r4, r5, r6, lr}
 800819a:	4d0d      	ldr	r5, [pc, #52]	@ (80081d0 <__libc_init_array+0x38>)
 800819c:	4c0d      	ldr	r4, [pc, #52]	@ (80081d4 <__libc_init_array+0x3c>)
 800819e:	1b64      	subs	r4, r4, r5
 80081a0:	10a4      	asrs	r4, r4, #2
 80081a2:	2600      	movs	r6, #0
 80081a4:	42a6      	cmp	r6, r4
 80081a6:	d109      	bne.n	80081bc <__libc_init_array+0x24>
 80081a8:	4d0b      	ldr	r5, [pc, #44]	@ (80081d8 <__libc_init_array+0x40>)
 80081aa:	4c0c      	ldr	r4, [pc, #48]	@ (80081dc <__libc_init_array+0x44>)
 80081ac:	f000 f818 	bl	80081e0 <_init>
 80081b0:	1b64      	subs	r4, r4, r5
 80081b2:	10a4      	asrs	r4, r4, #2
 80081b4:	2600      	movs	r6, #0
 80081b6:	42a6      	cmp	r6, r4
 80081b8:	d105      	bne.n	80081c6 <__libc_init_array+0x2e>
 80081ba:	bd70      	pop	{r4, r5, r6, pc}
 80081bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80081c0:	4798      	blx	r3
 80081c2:	3601      	adds	r6, #1
 80081c4:	e7ee      	b.n	80081a4 <__libc_init_array+0xc>
 80081c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80081ca:	4798      	blx	r3
 80081cc:	3601      	adds	r6, #1
 80081ce:	e7f2      	b.n	80081b6 <__libc_init_array+0x1e>
 80081d0:	08008240 	.word	0x08008240
 80081d4:	08008240 	.word	0x08008240
 80081d8:	08008240 	.word	0x08008240
 80081dc:	08008244 	.word	0x08008244

080081e0 <_init>:
 80081e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081e2:	bf00      	nop
 80081e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081e6:	bc08      	pop	{r3}
 80081e8:	469e      	mov	lr, r3
 80081ea:	4770      	bx	lr

080081ec <_fini>:
 80081ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081ee:	bf00      	nop
 80081f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081f2:	bc08      	pop	{r3}
 80081f4:	469e      	mov	lr, r3
 80081f6:	4770      	bx	lr
