{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1483465518088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483465518089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  4 01:45:17 2017 " "Processing started: Wed Jan  4 01:45:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483465518089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483465518089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Practice -c VGA_Practice " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Practice -c VGA_Practice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483465518089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1483465518363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1483465518363 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type VGA_Practice.v(9) " "Verilog HDL Declaration warning at VGA_Practice.v(9): \"type\" is SystemVerilog-2005 keyword" {  } { { "VGA_Practice.v" "" { Text "/home/hmkrl/verilog/VGA_Practice/VGA_Practice.v" 9 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1483465532004 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type VGA_Practice.v(18) " "Verilog HDL Declaration warning at VGA_Practice.v(18): \"type\" is SystemVerilog-2005 keyword" {  } { { "VGA_Practice.v" "" { Text "/home/hmkrl/verilog/VGA_Practice/VGA_Practice.v" 18 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1483465532005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Practice.v 4 4 " "Found 4 design units, including 4 entities, in source file VGA_Practice.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Practice " "Found entity 1: VGA_Practice" {  } { { "VGA_Practice.v" "" { Text "/home/hmkrl/verilog/VGA_Practice/VGA_Practice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483465532007 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA " "Found entity 2: VGA" {  } { { "VGA_Practice.v" "" { Text "/home/hmkrl/verilog/VGA_Practice/VGA_Practice.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483465532007 ""} { "Info" "ISGN_ENTITY_NAME" "3 synchrogazer " "Found entity 3: synchrogazer" {  } { { "VGA_Practice.v" "" { Text "/home/hmkrl/verilog/VGA_Practice/VGA_Practice.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483465532007 ""} { "Info" "ISGN_ENTITY_NAME" "4 picture " "Found entity 4: picture" {  } { { "VGA_Practice.v" "" { Text "/home/hmkrl/verilog/VGA_Practice/VGA_Practice.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483465532007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483465532007 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "valid VGA_Practice.v(75) " "Verilog HDL Implicit Net warning at VGA_Practice.v(75): created implicit net for \"valid\"" {  } { { "VGA_Practice.v" "" { Text "/home/hmkrl/verilog/VGA_Practice/VGA_Practice.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483465532008 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Practice " "Elaborating entity \"VGA_Practice\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1483465532054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:disp " "Elaborating entity \"VGA\" for hierarchy \"VGA:disp\"" {  } { { "VGA_Practice.v" "disp" { Text "/home/hmkrl/verilog/VGA_Practice/VGA_Practice.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483465532061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchrogazer VGA:disp\|synchrogazer:VGA " "Elaborating entity \"synchrogazer\" for hierarchy \"VGA:disp\|synchrogazer:VGA\"" {  } { { "VGA_Practice.v" "VGA" { Text "/home/hmkrl/verilog/VGA_Practice/VGA_Practice.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483465532070 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Practice.v(102) " "Verilog HDL assignment warning at VGA_Practice.v(102): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Practice.v" "" { Text "/home/hmkrl/verilog/VGA_Practice/VGA_Practice.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483465532071 "|VGA_Practice|VGA:disp|synchrogazer:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Practice.v(106) " "Verilog HDL assignment warning at VGA_Practice.v(106): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Practice.v" "" { Text "/home/hmkrl/verilog/VGA_Practice/VGA_Practice.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483465532071 "|VGA_Practice|VGA:disp|synchrogazer:VGA"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1483465532508 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1483465532747 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483465532747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1483465532789 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1483465532789 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1483465532789 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1483465532789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1011 " "Peak virtual memory: 1011 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483465532796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  4 01:45:32 2017 " "Processing ended: Wed Jan  4 01:45:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483465532796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483465532796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483465532796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1483465532796 ""}
