

================================================================
== Vivado HLS Report for 'aes_invRound'
================================================================
* Date:           Mon Dec  9 19:19:42 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        decrypt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 12.548 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       18|       18| 0.226 us | 0.226 us |   19|   19| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+----------+----------+-----+-----+----------+
        |                         |              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |         Instance        |    Module    |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------+--------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_invMixColumn_fu_454  |invMixColumn  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-------------------------+--------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    128|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|   1760|    -|
|Memory           |        1|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    501|    -|
|Register         |        -|      -|     347|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     347|   2389|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+---+------+-----+
    |         Instance        |    Module    | BRAM_18K| DSP48E| FF|  LUT | URAM|
    +-------------------------+--------------+---------+-------+---+------+-----+
    |grp_invMixColumn_fu_454  |invMixColumn  |        0|      0|  0|  1760|    0|
    +-------------------------+--------------+---------+-------+---+------+-----+
    |Total                    |              |        0|      0|  0|  1760|    0|
    +-------------------------+--------------+---------+-------+---+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |rsbox_U  |aes_invRound_rsbox  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +---------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                    |        1|  0|   0|    0|   256|    8|     1|         2048|
    +---------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |column_0_2_fu_539_p2  |    xor   |      0|  0|   8|           8|           8|
    |column_0_4_fu_627_p2  |    xor   |      0|  0|   8|           8|           8|
    |column_0_6_fu_584_p2  |    xor   |      0|  0|   8|           8|           8|
    |column_0_fu_671_p2    |    xor   |      0|  0|   8|           8|           8|
    |column_1_2_fu_545_p2  |    xor   |      0|  0|   8|           8|           8|
    |column_1_4_fu_633_p2  |    xor   |      0|  0|   8|           8|           8|
    |column_1_6_fu_590_p2  |    xor   |      0|  0|   8|           8|           8|
    |column_1_fu_677_p2    |    xor   |      0|  0|   8|           8|           8|
    |column_2_2_fu_562_p2  |    xor   |      0|  0|   8|           8|           8|
    |column_2_4_fu_650_p2  |    xor   |      0|  0|   8|           8|           8|
    |column_2_6_fu_607_p2  |    xor   |      0|  0|   8|           8|           8|
    |column_2_fu_683_p2    |    xor   |      0|  0|   8|           8|           8|
    |column_3_2_fu_551_p2  |    xor   |      0|  0|   8|           8|           8|
    |column_3_4_fu_639_p2  |    xor   |      0|  0|   8|           8|           8|
    |column_3_6_fu_596_p2  |    xor   |      0|  0|   8|           8|           8|
    |column_3_fu_689_p2    |    xor   |      0|  0|   8|           8|           8|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 128|         128|         128|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  97|         20|    1|         20|
    |grp_invMixColumn_fu_454_column_0_read  |  27|          5|    8|         40|
    |grp_invMixColumn_fu_454_column_1_read  |  27|          5|    8|         40|
    |grp_invMixColumn_fu_454_column_2_read  |  27|          5|    8|         40|
    |grp_invMixColumn_fu_454_column_3_read  |  27|          5|    8|         40|
    |reg_482                                |   9|          2|    8|         16|
    |reg_487                                |   9|          2|    8|         16|
    |reg_500                                |   9|          2|    8|         16|
    |rsbox_address0                         |  85|         17|    8|        136|
    |state_address0                         |  65|         16|    4|         64|
    |state_address1                         |  65|         16|    4|         64|
    |state_d0                               |  27|          5|    8|         40|
    |state_d1                               |  27|          5|    8|         40|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 501|        105|   89|        572|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  19|   0|   19|          0|
    |ap_port_reg_p_read     |   8|   0|    8|          0|
    |ap_port_reg_p_read1    |   8|   0|    8|          0|
    |ap_port_reg_p_read10   |   8|   0|    8|          0|
    |ap_port_reg_p_read11   |   8|   0|    8|          0|
    |ap_port_reg_p_read12   |   8|   0|    8|          0|
    |ap_port_reg_p_read13   |   8|   0|    8|          0|
    |ap_port_reg_p_read14   |   8|   0|    8|          0|
    |ap_port_reg_p_read15   |   8|   0|    8|          0|
    |ap_port_reg_p_read2    |   8|   0|    8|          0|
    |ap_port_reg_p_read3    |   8|   0|    8|          0|
    |ap_port_reg_p_read4    |   8|   0|    8|          0|
    |ap_port_reg_p_read5    |   8|   0|    8|          0|
    |ap_port_reg_p_read6    |   8|   0|    8|          0|
    |ap_port_reg_p_read7    |   8|   0|    8|          0|
    |ap_port_reg_p_read8    |   8|   0|    8|          0|
    |ap_port_reg_p_read9    |   8|   0|    8|          0|
    |column_0_2_reg_768     |   8|   0|    8|          0|
    |column_0_3_reg_798     |   8|   0|    8|          0|
    |column_0_4_reg_891     |   8|   0|    8|          0|
    |column_0_6_reg_856     |   8|   0|    8|          0|
    |column_0_reg_931       |   8|   0|    8|          0|
    |column_1_2_reg_773     |   8|   0|    8|          0|
    |column_1_4_reg_896     |   8|   0|    8|          0|
    |column_1_5_reg_911     |   8|   0|    8|          0|
    |column_1_6_reg_861     |   8|   0|    8|          0|
    |column_1_reg_936       |   8|   0|    8|          0|
    |column_2_reg_941       |   8|   0|    8|          0|
    |column_3_2_reg_778     |   8|   0|    8|          0|
    |column_3_4_reg_901     |   8|   0|    8|          0|
    |column_3_6_reg_866     |   8|   0|    8|          0|
    |reg_482                |   8|   0|    8|          0|
    |reg_487                |   8|   0|    8|          0|
    |reg_492                |   8|   0|    8|          0|
    |reg_496                |   8|   0|    8|          0|
    |reg_500                |   8|   0|    8|          0|
    |reg_505                |   8|   0|    8|          0|
    |reg_509                |   8|   0|    8|          0|
    |reg_514                |   8|   0|    8|          0|
    |state_load_14_reg_788  |   8|   0|    8|          0|
    |state_load_6_reg_826   |   8|   0|    8|          0|
    |tmp_10_reg_841         |   8|   0|    8|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 347|   0|  347|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | aes_invRound | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | aes_invRound | return value |
|ap_start        |  in |    1| ap_ctrl_hs | aes_invRound | return value |
|ap_done         | out |    1| ap_ctrl_hs | aes_invRound | return value |
|ap_idle         | out |    1| ap_ctrl_hs | aes_invRound | return value |
|ap_ready        | out |    1| ap_ctrl_hs | aes_invRound | return value |
|state_address0  | out |    4|  ap_memory |     state    |     array    |
|state_ce0       | out |    1|  ap_memory |     state    |     array    |
|state_we0       | out |    1|  ap_memory |     state    |     array    |
|state_d0        | out |    8|  ap_memory |     state    |     array    |
|state_q0        |  in |    8|  ap_memory |     state    |     array    |
|state_address1  | out |    4|  ap_memory |     state    |     array    |
|state_ce1       | out |    1|  ap_memory |     state    |     array    |
|state_we1       | out |    1|  ap_memory |     state    |     array    |
|state_d1        | out |    8|  ap_memory |     state    |     array    |
|state_q1        |  in |    8|  ap_memory |     state    |     array    |
|p_read          |  in |    8|   ap_none  |    p_read    |    scalar    |
|p_read1         |  in |    8|   ap_none  |    p_read1   |    scalar    |
|p_read2         |  in |    8|   ap_none  |    p_read2   |    scalar    |
|p_read3         |  in |    8|   ap_none  |    p_read3   |    scalar    |
|p_read4         |  in |    8|   ap_none  |    p_read4   |    scalar    |
|p_read5         |  in |    8|   ap_none  |    p_read5   |    scalar    |
|p_read6         |  in |    8|   ap_none  |    p_read6   |    scalar    |
|p_read7         |  in |    8|   ap_none  |    p_read7   |    scalar    |
|p_read8         |  in |    8|   ap_none  |    p_read8   |    scalar    |
|p_read9         |  in |    8|   ap_none  |    p_read9   |    scalar    |
|p_read10        |  in |    8|   ap_none  |   p_read10   |    scalar    |
|p_read11        |  in |    8|   ap_none  |   p_read11   |    scalar    |
|p_read12        |  in |    8|   ap_none  |   p_read12   |    scalar    |
|p_read13        |  in |    8|   ap_none  |   p_read13   |    scalar    |
|p_read14        |  in |    8|   ap_none  |   p_read14   |    scalar    |
|p_read15        |  in |    8|   ap_none  |   p_read15   |    scalar    |
+----------------+-----+-----+------------+--------------+--------------+

