$date
	Mon Dec 19 18:12:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module dut $end
$var wire 4 $ Q [3:0] $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 4 % flop [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
1#
1"
b0 !
$end
#50
0"
#100
b1 !
b1 $
b1 %
1"
0#
#150
0"
#200
b10 !
b10 $
b10 %
1"
#250
0"
#300
b11 !
b11 $
b11 %
1"
#350
0"
#400
b100 !
b100 $
b100 %
1"
#450
0"
#500
b101 !
b101 $
b101 %
1"
#550
0"
#600
b110 !
b110 $
b110 %
1"
#650
0"
#700
b111 !
b111 $
b111 %
1"
#750
0"
#800
b1000 !
b1000 $
b1000 %
1"
#850
0"
#900
b1001 !
b1001 $
b1001 %
1"
#950
0"
#1000
b1010 !
b1010 $
b1010 %
1"
#1050
0"
#1100
b1011 !
b1011 $
b1011 %
1"
#1150
0"
#1200
b1100 !
b1100 $
b1100 %
1"
#1250
0"
#1300
b1101 !
b1101 $
b1101 %
1"
#1350
0"
#1400
b1110 !
b1110 $
b1110 %
1"
#1450
0"
#1500
b1111 !
b1111 $
b1111 %
1"
#1550
0"
#1600
b0 !
b0 $
b0 %
1"
#1650
0"
#1700
b1 !
b1 $
b1 %
1"
