# Nios II Custom Instruction & DMA Acceleration Project

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)
[![FPGA](https://img.shields.io/badge/FPGA-Intel%20Cyclone%20V-blue.svg)](https://www.intel.com/content/www/us/en/products/programmable/fpga/cyclone-v.html)
[![Nios II](https://img.shields.io/badge/CPU-Nios%20II-green.svg)](https://www.intel.com/content/www/us/en/products/programmable/processor/nios-ii.html)

> **86x faster** arithmetic acceleration through optimized custom hardware and DMA pipeline

This project demonstrates high-performance FPGA design using **Custom Instructions**, **Modular Scatter-Gather DMA**, and **Avalon Streaming Pipeline** to achieve massive speedups over pure software implementations on Nios II.

## ğŸ“š Documentation

For detailed implementation journey, design decisions, and technical deep-dive:
- [ğŸ‡ºğŸ‡¸ **English: Implementation Journey**](./doc/history.md)
- [ğŸ‡°ğŸ‡· **Korean: FPGA í”„ë¡œì íŠ¸ ê²€ì¦**](./doc/history_kor.md)

### ğŸ“– Supplemental Docs
- [ğŸš€ **Nios II & DMA Acceleration Guide**](./doc/nios.md)
- [ğŸ“ˆ **Burst Master Optimization**](./doc/burst_master.md)
- [ğŸŒŠ **Stream Processor Pipeline**](./doc/STREAM.md)
- [ğŸ”„ **Dynamic PLL Reconfiguration**](./doc/pll.md)
- [ğŸ“ **Project Roadmap (TODO)**](./doc/TODO.md)

### Read this in other languages
- [ğŸ‡°ğŸ‡· **í•œêµ­ì–´ (Korean)**](./doc/README_kor.md)

---

## âœ¨ Key Features

### 1. **Custom Instruction Unit**
Hardware-accelerated arithmetic unit integrated directly into Nios II CPU pipeline.

**Optimization Highlights:**
- **Target Operation**: `(A Ã— B) / 400`
- **Traditional Approach**: Hardware divider â†’ Setup Time Violations at 50MHz
- **Our Solution**: Shift-Add approximation `(A Ã— 5243) >> 21`
  - Mathematical accuracy: **99.998%** (0.0018% error)
  - **Zero timing violations** even at high frequency
  - Massive cycle reduction vs. software division

### 2. **3-Stage Streaming Pipeline Processor**
Parameterizable N-stage pipeline with robust backpressure handling.

**Architecture:**

![Pipeline Architecture](./doc/images/pipeline_architecture_1770538269148.png)

```
Stage 0: Input Capture & Endian Swap
   â†“
Stage 1: Coefficient Multiplication (Input Ã— Coeff)
   â†“
Stage 2: Division Approximation & Final Endian Swap
```

**Design Features:**
- **Valid-Ready Handshake**: Industry-standard Avalon-ST backpressure
- **Automatic Byte Swapping**: Resolves mSGDMA endianness mismatch
- **Reusable Template**: [pipe_template.v](./RTL/pipe_template.v) for future projects
- **Timing Closure**: Maintains high throughput while meeting 50MHz+ timing

![DPRAM Architecture](./doc/images/image_dpram.png)

### 3. **Modular Scatter-Gather DMA Integration**
Disaggregated mSGDMA architecture with inline computation.

**Benefits:**
- **Zero CPU Load**: Calculations happen during DMA transfer
- **Memory Efficiency**: Direct memory-to-memory with transformation
- **Flexible Structure**: Separate Dispatcher, Read Master, Write Master

---

## ğŸ—ï¸ System Architecture

![System Architecture](./doc/images/system_architecture_simd_1770584282890.png)


## ğŸš€ Performance Results

![Performance Comparison](./doc/images/performance_chart_1770538328314.png)

Benchmarks on Nios II @ 50MHz with 1000-element array processing:

| Mode | Description | Performance vs. Software |
|------|-------------|-------------------------|
| **Bypass** | DMA copy only | **7.59x faster** than CPU memcpy |
| **Full Acceleration** | DMA + Pipeline computation | **86.14x faster** than software division |

**Real Numbers:**
- Software computation: ~860ms
- DMA + Hardware: ~10ms
- **Result: 86x speedup** ğŸš€

---

## ğŸ§ª Verification Environment

Professional hardware verification using **Cocotb** and **pytest**.

### Features
- âœ… **Python-based testbenches** for flexible test scenarios
- âœ… **Automated waveform generation** (VCD/FST)
- âœ… **Pytest integration** for CI/CD compatibility
- âœ… **Isolated build directories** per module
- âœ… **Behavioral models** for Altera IP (altsyncram)

### Quick Test
```bash
cd tests/cocotb
pytest test_runner.py -v

# Output:
# test_runner.py::test_cocotb_modules[my_custom_slave] PASSED    [50%]
# test_runner.py::test_cocotb_modules[stream_processor] PASSED   [100%]
# ==================== 2 passed in 0.81s ====================
```

### View Waveforms
```bash
# GTKWave
gtkwave tests/cocotb/sim_build/stream_processor/dump.vcd

# Or use VS Code extension: Surfer
```

---

## ğŸ“‚ Project Structure

```
quartus_project/
â”œâ”€â”€ RTL/
â”‚   â”œâ”€â”€ stream_processor.v     # 3-Stage Pipeline Accelerator
â”‚   â”œâ”€â”€ pipe_template.v        # Reusable N-Stage Template
â”‚   â”œâ”€â”€ my_multi_calc.v        # Custom Instruction Unit
â”‚   â”œâ”€â”€ my_slave.v             # Avalon-MM Slave w/ DPRAM
â”‚   â””â”€â”€ top_module.v           # System Integration
â”‚
â”œâ”€â”€ ip/
â”‚   â””â”€â”€ dpram.v                # Dual-Port RAM (1KB)
â”‚
â”œâ”€â”€ software/
â”‚   â””â”€â”€ cust_inst_app/
â”‚       â””â”€â”€ main.c             # Benchmark & Test Application
â”‚
â”œâ”€â”€ tests/cocotb/
â”‚   â”œâ”€â”€ test_runner.py         # Pytest Runner
â”‚   â”œâ”€â”€ tb_my_slave.py         # Avalon-MM Testbench
â”‚   â”œâ”€â”€ tb_stream_processor_avs.py  # Pipeline Testbench
â”‚   â””â”€â”€ sim_models/
â”‚       â””â”€â”€ altsyncram.v       # Behavioral Model
â”‚
â”œâ”€â”€ custom_inst_qsys.qsys      # Platform Designer System
â”œâ”€â”€ doc/
â”‚   â”œâ”€â”€ burst_master.md        # Burst Master Documentation
â”‚   â”œâ”€â”€ history.md             # Detailed Implementation Guide (EN)
â”‚   â”œâ”€â”€ history_kor.md         # Detailed Implementation Guide (KR)
â”‚   â”œâ”€â”€ nios.md                # Nios II Implementation Details
â”‚   â”œâ”€â”€ pll.md                 # PLL Reconfiguration Details
â”‚   â”œâ”€â”€ README_kor.md          # Korean README
â”‚   â””â”€â”€ TODO.md                # Project TODO List
â””â”€â”€ README.md                  # Main English README
```

---

## ğŸ› ï¸ Quick Start

### Prerequisites
- Intel Quartus Prime (20.1 or later)
- Nios II EDS
- DE10-Nano Board (or Cyclone V FPGA)
- Python 3.8+ with Cocotb (for verification)

### Build FPGA Hardware
```bash
# Open Quartus project
quartus_sh --tcl_eval project_open custom_inst.qpf

# Compile (or use Quartus GUI: Processing â†’ Start Compilation)
quartus_sh --flow compile custom_inst
```

### Build Software
```bash
cd software/cust_inst_app
nios2-app-generate-makefile --bsp-dir ../cust_inst_bsp
make
```

### Program FPGA
```bash
# Via Quartus Programmer or command line
quartus_pgm -c 1 -m JTAG -o "p;output_files/custom_inst.sof"
```

### Run Application
```bash
nios2-terminal  # Connect to UART
# Then from Nios II shell:
./software/cust_inst_app/cust_inst_app.elf
```

---

## ğŸ”¬ Technical Highlights

### Challenge 1: Timing Violations
**Problem**: Hardware divider couldn't meet 50MHz timing.

**Solution**: Mathematical transformation using fixed-point approximation:
```
1/400 â‰ˆ 5243/2^21
Error: 0.0018%
Result: Zero timing violations
```

### Challenge 2: Endianness Mismatch
**Problem**: mSGDMA "First Symbol In High-Order Bits" reversed byte order.

**Solution**: Automatic byte-swapping at pipeline input/output:
```verilog
assign swapped = {original[7:0], original[15:8], 
                  original[23:16], original[31:24]};
```

### Challenge 3: Pipeline Backpressure
**Problem**: Data loss when downstream stalls.

**Solution**: Cascaded Valid-Ready handshake through all stages:
```verilog
always @(posedge clk) begin
    if (pipe_ready[N] || !pipe_valid[N])
        stage_data[N] <= stage_data[N-1];
end
```

---

## ğŸ“– Learning Resources

If you're new to FPGA or Nios II development, check out:
1. **[history.md](./doc/history.md)** - Complete design journey with rationale
2. **[pipe_template.v](./RTL/pipe_template.v)** - Reusable pipeline template with detailed comments
3. **Cocotb Tests** - See [tests/cocotb/](./tests/cocotb/) for verification examples

---

## ğŸ¤ Contributing

Contributions are welcome! Areas of interest:
- Additional test cases for edge scenarios
- Support for other FPGA boards
- Enhanced pipeline configurations
- Documentation improvements

---

## ğŸ“„ License

MIT License - See [LICENSE](./LICENSE) for details

---

## ğŸ™ Acknowledgments

- Intel FPGA University Program
- Cocotb open-source verification framework
- VS Code Surfer waveform viewer

