{
  "Top": "cabac_top",
  "RtlTop": "cabac_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "cabac_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "globalCtx": {
      "index": "0",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_ctx",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "globalCtx_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "globalCtx_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "bitStream": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<unsigned char, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "bitStream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "bitOut": {
      "index": "2",
      "direction": "unused",
      "srcType": "stream<unsigned int, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "bitOut",
          "name": "",
          "usage": "data",
          "direction": "unused"
        }]
    },
    "data_in_s": {
      "index": "3",
      "direction": "in",
      "srcType": "stream<_data_in, 0>&",
      "srcSize": "4096",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_in_s",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_out_s": {
      "index": "4",
      "direction": "out",
      "srcType": "stream<_data_out, 0>&",
      "srcSize": "336",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_out_s",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_rtl -register_reset_num=3",
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/akhilkushe\/Desktop\/Projects\/Vivado_proj\/cls_incr\/kernel_exp",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top cabac_top -name cabac_top",
      "set_directive_top cabac_top -name cabac_top",
      "set_directive_top cabac_top -name cabac_top",
      "set_directive_top cabac_top -name cabac_top",
      "set_directive_top cabac_top -name cabac_top",
      "set_directive_top cabac_top -name cabac_top",
      "set_directive_top cabac_top -name cabac_top"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "cabac_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cabac_top",
    "Version": "1.0",
    "DisplayName": "Cabac_top",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_cabac_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/src\/arith_dec.cpp",
      "..\/..\/src\/deBin.cpp",
      "..\/..\/src\/initializer.cpp",
      "..\/..\/src\/quad_tree.cpp",
      "..\/..\/src\/top.cpp",
      "..\/..\/src\/utils.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/cabac_top_bst_m_axi.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_4.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_4_cabac_top_unsigned_char_volatile_unsigned_char_volatile_bkb.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_5_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_6_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_7_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_8_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_11_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_12_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_13_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_14_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_29_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_B_FRAME_INIT_VALS_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_P_FRAME_INIT_VALS_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_11.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_45_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_55_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_58_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_59_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_60_1.vhd",
      "impl\/vhdl\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_63_2.vhd",
      "impl\/vhdl\/cabac_top_control_s_axi.vhd",
      "impl\/vhdl\/cabac_top_ctx_m_axi.vhd",
      "impl\/vhdl\/cabac_top_ctxTables_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cabac_top_data_out_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cabac_top_decode_decision.vhd",
      "impl\/vhdl\/cabac_top_decode_decision_1.vhd",
      "impl\/vhdl\/cabac_top_decode_decision_lpsTable_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cabac_top_decode_decision_Pipeline_VITIS_LOOP_53_1.vhd",
      "impl\/vhdl\/cabac_top_decode_decision_transLPS_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cabac_top_decode_decision_transMPS_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cabac_top_decode_regular.vhd",
      "impl\/vhdl\/cabac_top_decode_regular_lpsTable_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cabac_top_decode_regular_Pipeline_VITIS_LOOP_53_1.vhd",
      "impl\/vhdl\/cabac_top_decode_regular_transLPS_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cabac_top_decode_regular_transMPS_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cabac_top_fifo_w8_d512_A.vhd",
      "impl\/vhdl\/cabac_top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/cabac_top_gmem_m_axi.vhd",
      "impl\/vhdl\/cabac_top_mul_7s_6ns_13_1_1.vhd",
      "impl\/vhdl\/cabac_top_mul_32s_4ns_32_2_1.vhd",
      "impl\/vhdl\/cabac_top_mux_32_8_1_1.vhd",
      "impl\/vhdl\/cabac_top_mux_32_16_1_1.vhd",
      "impl\/vhdl\/cabac_top_mux_32_32_1_1.vhd",
      "impl\/vhdl\/cabac_top_mux_42_8_1_1.vhd",
      "impl\/vhdl\/cabac_top_parseSAOEO.vhd",
      "impl\/vhdl\/cabac_top_parseSAOMergeFlag.vhd",
      "impl\/vhdl\/cabac_top_regslice_both.vhd",
      "impl\/vhdl\/cabac_top_sao_op_4_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cabac_top_sao_op_5_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cabac_top_sao_top.vhd",
      "impl\/vhdl\/cabac_top_sao_top_Pipeline_1.vhd",
      "impl\/vhdl\/cabac_top_sao_top_Pipeline_2.vhd",
      "impl\/vhdl\/cabac_top_sao_top_Pipeline_VITIS_LOOP_38_1.vhd",
      "impl\/vhdl\/cabac_top_sao_top_Pipeline_VITIS_LOOP_54_1.vhd",
      "impl\/vhdl\/cabac_top_sao_top_Pipeline_VITIS_LOOP_65_1.vhd",
      "impl\/vhdl\/cabac_top_sao_top_Pipeline_VITIS_LOOP_65_11.vhd",
      "impl\/vhdl\/cabac_top_sao_top_Pipeline_VITIS_LOOP_65_13.vhd",
      "impl\/vhdl\/cabac_top_sao_top_Pipeline_VITIS_LOOP_82_1.vhd",
      "impl\/vhdl\/cabac_top_sao_top_Pipeline_VITIS_LOOP_96_1.vhd",
      "impl\/vhdl\/cabac_top_sao_top_Pipeline_VITIS_LOOP_140_3.vhd",
      "impl\/vhdl\/cabac_top_sao_top_Pipeline_VITIS_LOOP_162_3.vhd",
      "impl\/vhdl\/cabac_top_sao_top_Pipeline_VITIS_LOOP_189_4.vhd",
      "impl\/vhdl\/cabac_top_sao_top_Pipeline_VITIS_LOOP_201_5.vhd",
      "impl\/vhdl\/cabac_top_sao_top_Pipeline_VITIS_LOOP_213_6.vhd",
      "impl\/vhdl\/cabac_top_sao_top_sao_offset_abs_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cabac_top_sao_top_sao_offset_sign_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cabac_top_stream_init_buffer.vhd",
      "impl\/vhdl\/cabac_top_stream_init_buffer_I_FRAME_INIT_VALS_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cabac_top_tempBst_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cabac_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cabac_top_bst_m_axi.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_4.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_4_cabac_top_unsigned_char_volatile_unsigned_char_volatile_bkb.dat",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_4_cabac_top_unsigned_char_volatile_unsigned_char_volatile_bkb.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_5_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_6_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_7_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_8_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_11_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_12_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_13_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_14_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_29_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_B_FRAME_INIT_VALS_ROM_AUTO_1R.dat",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_B_FRAME_INIT_VALS_ROM_AUTO_1R.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R.dat",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_P_FRAME_INIT_VALS_ROM_AUTO_1R.dat",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_P_FRAME_INIT_VALS_ROM_AUTO_1R.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_11.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_45_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_55_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_58_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_59_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_60_1.v",
      "impl\/verilog\/cabac_top_cabac_top_Pipeline_VITIS_LOOP_63_2.v",
      "impl\/verilog\/cabac_top_control_s_axi.v",
      "impl\/verilog\/cabac_top_ctx_m_axi.v",
      "impl\/verilog\/cabac_top_ctxTables_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cabac_top_data_out_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cabac_top_decode_decision.v",
      "impl\/verilog\/cabac_top_decode_decision_1.v",
      "impl\/verilog\/cabac_top_decode_decision_lpsTable_ROM_AUTO_1R.dat",
      "impl\/verilog\/cabac_top_decode_decision_lpsTable_ROM_AUTO_1R.v",
      "impl\/verilog\/cabac_top_decode_decision_Pipeline_VITIS_LOOP_53_1.v",
      "impl\/verilog\/cabac_top_decode_decision_transLPS_ROM_AUTO_1R.dat",
      "impl\/verilog\/cabac_top_decode_decision_transLPS_ROM_AUTO_1R.v",
      "impl\/verilog\/cabac_top_decode_decision_transMPS_ROM_AUTO_1R.dat",
      "impl\/verilog\/cabac_top_decode_decision_transMPS_ROM_AUTO_1R.v",
      "impl\/verilog\/cabac_top_decode_regular.v",
      "impl\/verilog\/cabac_top_decode_regular_lpsTable_ROM_AUTO_1R.dat",
      "impl\/verilog\/cabac_top_decode_regular_lpsTable_ROM_AUTO_1R.v",
      "impl\/verilog\/cabac_top_decode_regular_Pipeline_VITIS_LOOP_53_1.v",
      "impl\/verilog\/cabac_top_decode_regular_transLPS_ROM_AUTO_1R.dat",
      "impl\/verilog\/cabac_top_decode_regular_transLPS_ROM_AUTO_1R.v",
      "impl\/verilog\/cabac_top_decode_regular_transMPS_ROM_AUTO_1R.dat",
      "impl\/verilog\/cabac_top_decode_regular_transMPS_ROM_AUTO_1R.v",
      "impl\/verilog\/cabac_top_fifo_w8_d512_A.v",
      "impl\/verilog\/cabac_top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/cabac_top_gmem_m_axi.v",
      "impl\/verilog\/cabac_top_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/cabac_top_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/cabac_top_mul_7s_6ns_13_1_1.v",
      "impl\/verilog\/cabac_top_mul_32s_4ns_32_2_1.v",
      "impl\/verilog\/cabac_top_mux_32_8_1_1.v",
      "impl\/verilog\/cabac_top_mux_32_16_1_1.v",
      "impl\/verilog\/cabac_top_mux_32_32_1_1.v",
      "impl\/verilog\/cabac_top_mux_42_8_1_1.v",
      "impl\/verilog\/cabac_top_parseSAOEO.v",
      "impl\/verilog\/cabac_top_parseSAOMergeFlag.v",
      "impl\/verilog\/cabac_top_regslice_both.v",
      "impl\/verilog\/cabac_top_sao_op_4_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cabac_top_sao_op_5_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cabac_top_sao_top.v",
      "impl\/verilog\/cabac_top_sao_top_Pipeline_1.v",
      "impl\/verilog\/cabac_top_sao_top_Pipeline_2.v",
      "impl\/verilog\/cabac_top_sao_top_Pipeline_VITIS_LOOP_38_1.v",
      "impl\/verilog\/cabac_top_sao_top_Pipeline_VITIS_LOOP_54_1.v",
      "impl\/verilog\/cabac_top_sao_top_Pipeline_VITIS_LOOP_65_1.v",
      "impl\/verilog\/cabac_top_sao_top_Pipeline_VITIS_LOOP_65_11.v",
      "impl\/verilog\/cabac_top_sao_top_Pipeline_VITIS_LOOP_65_13.v",
      "impl\/verilog\/cabac_top_sao_top_Pipeline_VITIS_LOOP_82_1.v",
      "impl\/verilog\/cabac_top_sao_top_Pipeline_VITIS_LOOP_96_1.v",
      "impl\/verilog\/cabac_top_sao_top_Pipeline_VITIS_LOOP_140_3.v",
      "impl\/verilog\/cabac_top_sao_top_Pipeline_VITIS_LOOP_162_3.v",
      "impl\/verilog\/cabac_top_sao_top_Pipeline_VITIS_LOOP_189_4.v",
      "impl\/verilog\/cabac_top_sao_top_Pipeline_VITIS_LOOP_201_5.v",
      "impl\/verilog\/cabac_top_sao_top_Pipeline_VITIS_LOOP_213_6.v",
      "impl\/verilog\/cabac_top_sao_top_sao_offset_abs_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cabac_top_sao_top_sao_offset_sign_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cabac_top_stream_init_buffer.v",
      "impl\/verilog\/cabac_top_stream_init_buffer_I_FRAME_INIT_VALS_ROM_AUTO_1R.dat",
      "impl\/verilog\/cabac_top_stream_init_buffer_I_FRAME_INIT_VALS_ROM_AUTO_1R.v",
      "impl\/verilog\/cabac_top_tempBst_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cabac_top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/cabac_top_v1_0\/data\/cabac_top.mdd",
      "impl\/misc\/drivers\/cabac_top_v1_0\/data\/cabac_top.tcl",
      "impl\/misc\/drivers\/cabac_top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/cabac_top_v1_0\/src\/xcabac_top.c",
      "impl\/misc\/drivers\/cabac_top_v1_0\/src\/xcabac_top.h",
      "impl\/misc\/drivers\/cabac_top_v1_0\/src\/xcabac_top_hw.h",
      "impl\/misc\/drivers\/cabac_top_v1_0\/src\/xcabac_top_linux.c",
      "impl\/misc\/drivers\/cabac_top_v1_0\/src\/xcabac_top_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/cabac_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_4",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "3",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "5",
              "width": "1",
              "name": "CHAN2_INT_EN",
              "access": "RW",
              "description": "Enable Channel 2 (ap_local_deadlock) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "6",
              "width": "26",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "3",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "5",
              "width": "1",
              "name": "CHAN2_INT_ST",
              "access": "RTOW",
              "description": "Channel 2 (ap_local_deadlock) Interrupt Status. 0 = No Channel 2 input interrupt, 1 = Channel 2 input interrup"
            },
            {
              "offset": "6",
              "width": "26",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "globalCtx_1",
          "access": "W",
          "description": "Data signal of globalCtx",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "globalCtx",
              "access": "W",
              "description": "Bit 31 to 0 of globalCtx"
            }]
        },
        {
          "offset": "0x14",
          "name": "globalCtx_2",
          "access": "W",
          "description": "Data signal of globalCtx",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "globalCtx",
              "access": "W",
              "description": "Bit 63 to 32 of globalCtx"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "globalCtx"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_ctx:bitStream:bitOut:data_in_s:data_out_s",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_ctx": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_ctx_",
      "paramPrefix": "C_M_AXI_CTX_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_ctx_ARADDR",
        "m_axi_ctx_ARBURST",
        "m_axi_ctx_ARCACHE",
        "m_axi_ctx_ARID",
        "m_axi_ctx_ARLEN",
        "m_axi_ctx_ARLOCK",
        "m_axi_ctx_ARPROT",
        "m_axi_ctx_ARQOS",
        "m_axi_ctx_ARREADY",
        "m_axi_ctx_ARREGION",
        "m_axi_ctx_ARSIZE",
        "m_axi_ctx_ARUSER",
        "m_axi_ctx_ARVALID",
        "m_axi_ctx_AWADDR",
        "m_axi_ctx_AWBURST",
        "m_axi_ctx_AWCACHE",
        "m_axi_ctx_AWID",
        "m_axi_ctx_AWLEN",
        "m_axi_ctx_AWLOCK",
        "m_axi_ctx_AWPROT",
        "m_axi_ctx_AWQOS",
        "m_axi_ctx_AWREADY",
        "m_axi_ctx_AWREGION",
        "m_axi_ctx_AWSIZE",
        "m_axi_ctx_AWUSER",
        "m_axi_ctx_AWVALID",
        "m_axi_ctx_BID",
        "m_axi_ctx_BREADY",
        "m_axi_ctx_BRESP",
        "m_axi_ctx_BUSER",
        "m_axi_ctx_BVALID",
        "m_axi_ctx_RDATA",
        "m_axi_ctx_RID",
        "m_axi_ctx_RLAST",
        "m_axi_ctx_RREADY",
        "m_axi_ctx_RRESP",
        "m_axi_ctx_RUSER",
        "m_axi_ctx_RVALID",
        "m_axi_ctx_WDATA",
        "m_axi_ctx_WID",
        "m_axi_ctx_WLAST",
        "m_axi_ctx_WREADY",
        "m_axi_ctx_WSTRB",
        "m_axi_ctx_WUSER",
        "m_axi_ctx_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "globalCtx"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "globalCtx"
        }
      ]
    },
    "bitStream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "bitStream_",
      "ports": [
        "bitStream_TDATA",
        "bitStream_TREADY",
        "bitStream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "bitStream"
        }]
    },
    "bitOut": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "bitOut_",
      "ports": [
        "bitOut_TDATA",
        "bitOut_TREADY",
        "bitOut_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "bitOut"
        }]
    },
    "data_in_s": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "4096",
      "portPrefix": "data_in_s_",
      "ports": [
        "data_in_s_TDATA",
        "data_in_s_TREADY",
        "data_in_s_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "data_in_s"
        }]
    },
    "data_out_s": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "336",
      "portPrefix": "data_out_s_",
      "ports": [
        "data_out_s_TDATA",
        "data_out_s_TREADY",
        "data_out_s_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "data_out_s"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ctx_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ctx_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ctx_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_ctx_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ctx_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_ctx_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ctx_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ctx_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ctx_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ctx_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ctx_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ctx_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ctx_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ctx_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ctx_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ctx_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_ctx_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ctx_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ctx_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ctx_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ctx_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ctx_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ctx_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_ctx_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ctx_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_ctx_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ctx_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ctx_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ctx_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ctx_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ctx_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ctx_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ctx_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ctx_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ctx_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ctx_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_ctx_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ctx_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ctx_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ctx_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_ctx_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ctx_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ctx_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_ctx_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ctx_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "bitStream_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "bitStream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "bitStream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "bitOut_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "bitOut_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "bitOut_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "data_in_s_TDATA": {
      "dir": "in",
      "width": "4096"
    },
    "data_in_s_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "data_in_s_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "data_out_s_TDATA": {
      "dir": "out",
      "width": "336"
    },
    "data_out_s_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "data_out_s_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cabac_top",
      "Instances": [
        {
          "ModuleName": "cabac_top_Pipeline_VITIS_LOOP_40_1",
          "InstanceName": "grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581"
        },
        {
          "ModuleName": "cabac_top_Pipeline_VITIS_LOOP_29_1",
          "InstanceName": "grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595"
        },
        {
          "ModuleName": "cabac_top_Pipeline_VITIS_LOOP_8_1",
          "InstanceName": "grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603"
        },
        {
          "ModuleName": "cabac_top_Pipeline_VITIS_LOOP_45_1",
          "InstanceName": "grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611"
        },
        {
          "ModuleName": "sao_top",
          "InstanceName": "grp_sao_top_fu_618",
          "Instances": [
            {
              "ModuleName": "sao_top_Pipeline_1",
              "InstanceName": "grp_sao_top_Pipeline_1_fu_1223"
            },
            {
              "ModuleName": "sao_top_Pipeline_2",
              "InstanceName": "grp_sao_top_Pipeline_2_fu_1229"
            },
            {
              "ModuleName": "parseSAOMergeFlag",
              "InstanceName": "grp_parseSAOMergeFlag_fu_1235"
            },
            {
              "ModuleName": "sao_top_Pipeline_VITIS_LOOP_201_5",
              "InstanceName": "grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252"
            },
            {
              "ModuleName": "decode_decision",
              "InstanceName": "grp_decode_decision_fu_1291",
              "Instances": [{
                  "ModuleName": "decode_regular",
                  "InstanceName": "grp_decode_regular_fu_193",
                  "Instances": [{
                      "ModuleName": "decode_regular_Pipeline_VITIS_LOOP_53_1",
                      "InstanceName": "grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_196"
                    }]
                }]
            },
            {
              "ModuleName": "sao_top_Pipeline_VITIS_LOOP_54_1",
              "InstanceName": "grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314"
            },
            {
              "ModuleName": "parseSAOEO",
              "InstanceName": "grp_parseSAOEO_fu_1333"
            },
            {
              "ModuleName": "sao_top_Pipeline_VITIS_LOOP_162_3",
              "InstanceName": "grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349"
            },
            {
              "ModuleName": "sao_top_Pipeline_VITIS_LOOP_96_1",
              "InstanceName": "grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374"
            },
            {
              "ModuleName": "sao_top_Pipeline_VITIS_LOOP_189_4",
              "InstanceName": "grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393"
            },
            {
              "ModuleName": "sao_top_Pipeline_VITIS_LOOP_213_6",
              "InstanceName": "grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403"
            }
          ]
        },
        {
          "ModuleName": "cabac_top_Pipeline_VITIS_LOOP_14_1",
          "InstanceName": "grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687"
        }
      ]
    },
    "Info": {
      "cabac_top_Pipeline_VITIS_LOOP_29_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cabac_top_Pipeline_VITIS_LOOP_40_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cabac_top_Pipeline_VITIS_LOOP_8_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cabac_top_Pipeline_VITIS_LOOP_45_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sao_top_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sao_top_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "parseSAOMergeFlag": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "decode_regular_Pipeline_VITIS_LOOP_53_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "decode_regular": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "decode_decision": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sao_top_Pipeline_VITIS_LOOP_54_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "parseSAOEO": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sao_top_Pipeline_VITIS_LOOP_162_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sao_top_Pipeline_VITIS_LOOP_96_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sao_top_Pipeline_VITIS_LOOP_189_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sao_top_Pipeline_VITIS_LOOP_201_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sao_top_Pipeline_VITIS_LOOP_213_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sao_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cabac_top_Pipeline_VITIS_LOOP_14_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cabac_top": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "cabac_top_Pipeline_VITIS_LOOP_29_1": {
        "Latency": {
          "LatencyBest": "584",
          "LatencyAvg": "584",
          "LatencyWorst": "584",
          "PipelineII": "584",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_29_1",
            "TripCount": "512",
            "Latency": "513",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "93",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "429",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cabac_top_Pipeline_VITIS_LOOP_40_1": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.151"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_1",
            "TripCount": "5",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "86",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "228",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cabac_top_Pipeline_VITIS_LOOP_8_1": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "",
          "LatencyWorst": "514",
          "PipelineIIMin": "7",
          "PipelineIIMax": "514",
          "PipelineII": "7 ~ 514",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.872"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_8_1",
            "TripCount": "",
            "LatencyMin": "5",
            "LatencyMax": "512",
            "Latency": "5 ~ 512",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "73",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cabac_top_Pipeline_VITIS_LOOP_45_1": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.453"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_45_1",
            "TripCount": "7",
            "Latency": "7",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "59",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sao_top_Pipeline_1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.624"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sao_top_Pipeline_2": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.624"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "parseSAOMergeFlag": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.169"
        },
        "Area": {
          "FF": "166",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "380",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "decode_regular_Pipeline_VITIS_LOOP_53_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.169"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_53_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "157",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "320",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "decode_regular": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.613"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "311",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "604",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "decode_decision": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.613"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "529",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1131",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sao_top_Pipeline_VITIS_LOOP_54_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.029"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_54_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "227",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "462",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "parseSAOEO": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.029"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_80_1",
            "TripCount": "2",
            "Latency": "6",
            "PipelineII": "",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "123",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "390",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sao_top_Pipeline_VITIS_LOOP_162_3": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.763"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_162_3",
            "TripCount": "4",
            "Latency": "7",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "310",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "521",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sao_top_Pipeline_VITIS_LOOP_96_1": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.029"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_96_1",
            "TripCount": "5",
            "Latency": "7",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "205",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "433",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sao_top_Pipeline_VITIS_LOOP_189_4": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.612"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_189_4",
            "TripCount": "4",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "26",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "107",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sao_top_Pipeline_VITIS_LOOP_201_5": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.792"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_201_5",
            "TripCount": "3",
            "Latency": "9",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "158",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "310",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sao_top_Pipeline_VITIS_LOOP_213_6": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.792"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_213_6",
            "TripCount": "3",
            "Latency": "9",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "158",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "391",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sao_top": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.022"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_142_1",
            "TripCount": "3",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_157_2",
                "TripCount": "4",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": ""
              }]
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "3278",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "5953",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "11",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "cabac_top_Pipeline_VITIS_LOOP_14_1": {
        "Latency": {
          "LatencyBest": "75",
          "LatencyAvg": "",
          "LatencyWorst": "582",
          "PipelineIIMin": "75",
          "PipelineIIMax": "582",
          "PipelineII": "75 ~ 582",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_14_1",
            "TripCount": "",
            "LatencyMin": "6",
            "LatencyMax": "513",
            "Latency": "6 ~ 513",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "91",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "413",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cabac_top": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "5523",
          "AVAIL_FF": "106400",
          "UTIL_FF": "5",
          "LUT": "8738",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "16",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-05-07 10:30:25 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
