$date
	Sat Oct 22 21:16:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#929769
b1 !
1"
#929770
b1 &
b1 %
1$
#929771
0"
#929774
1#
#929778
b0 &
b0 %
0#
0$
#1921782
b10100 &
b10100 %
1$
b10100 !
1"
#1921783
0"
#1921786
b1010 &
b1010 %
#1921790
b101 &
b101 %
#1921794
b10000 &
b10000 %
#1921798
b1000 &
b1000 %
#1921802
b100 &
b100 %
#1921806
b10 &
b10 %
#1921810
b1 &
b1 %
1#
#1921814
b0 &
0#
b0 %
0$
#2979565
b11100 !
1"
#2979566
b11100 &
b11100 %
1$
#2979567
0"
#2979570
b1110 &
b1110 %
#2979574
b111 &
b111 %
#2979578
b10110 &
b10110 %
#2979582
b1011 &
b1011 %
#2979586
b100010 &
b100010 %
#2979590
b10001 &
b10001 %
#2979594
b110100 &
b110100 %
#2979598
b11010 &
b11010 %
#2979602
b1101 &
b1101 %
#2979606
b101000 &
b101000 %
#2979610
b10100 &
b10100 %
#2979614
b1010 &
b1010 %
#2979618
b101 &
b101 %
#2979622
b10000 &
b10000 %
#2979626
b1000 &
b1000 %
#2979630
b100 &
b100 %
#2979634
b10 &
b10 %
#2979638
b1 &
1#
b1 %
#2979642
b0 &
b0 %
0#
0$
#4500012
