EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 10
Title "Sitina Ne"
Date ""
Rev "R0P2"
Comp "ZephRay"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4900 1100 1800 5900
U 5D0408DF
F0 "MCU" 50
F1 "mcu.sch" 50
F2 "LCD_CLK" O L 4900 1400 50 
F3 "LCD_HSYNC" O L 4900 1600 50 
F4 "LCD_VSYNC" O L 4900 1700 50 
F5 "CSI_HSYNC" I R 6700 1500 50 
F6 "CSI_PCLK" I R 6700 1300 50 
F7 "CSI_VSYNC" I R 6700 1600 50 
F8 "SD_CLK" O L 4900 3100 50 
F9 "SD_CMD" O L 4900 3200 50 
F10 "QSPI_SCK" O L 4900 3700 50 
F11 "QSPI_SS_B" O L 4900 3800 50 
F12 "LCD_PWM" O L 4900 2300 50 
F13 "I2C_SDA" B R 6700 4800 50 
F14 "I2C_SCL" O R 6700 4700 50 
F15 "USB_DN" B L 4900 4700 50 
F16 "USB_DP" B L 4900 4600 50 
F17 "SD_D[3..0]" B L 4900 3000 50 
F18 "QSPI_D[3..0]" B L 4900 3900 50 
F19 "BOOT0" I L 4900 6700 50 
F20 "BOOT1" I L 4900 6800 50 
F21 "JTAG_TCK" I L 4900 6200 50 
F22 "JTAG_TDI" I L 4900 6300 50 
F23 "JTAG_TDO" O L 4900 6400 50 
F24 "JTAG_TMS" B L 4900 6500 50 
F25 "SD_VSELECT" O L 4900 3400 50 
F26 "SPI_SCK" O R 6700 2000 50 
F27 "SPI_MOSI" O R 6700 2100 50 
F28 "SPI_CS" O R 6700 2200 50 
F29 "SDRAM_CKE" O R 6700 2900 50 
F30 "SDRAM_CLK" O R 6700 3000 50 
F31 "SDRAM_CS0" O R 6700 3100 50 
F32 "SDRAM_RAS" O R 6700 3400 50 
F33 "SDRAM_WE" O R 6700 3500 50 
F34 "SDRAM_D[15..0]" B R 6700 3900 50 
F35 "SDRAM_A[12..0]" O R 6700 3800 50 
F36 "SDRAM_CAS" O R 6700 3300 50 
F37 "SDRAM_DM[1..0]" O R 6700 4000 50 
F38 "SDRAM_BA[1..0]" O R 6700 3700 50 
F39 "SDRAM_CS1" O R 6700 3200 50 
F40 "LCD_DE" O L 4900 1500 50 
F41 "SD_CD_B" I L 4900 3300 50 
F42 "LCD_D[17..0]" O L 4900 1300 50 
F43 "CSI_D[13..0]" I R 6700 1400 50 
F44 "SD_PWR_EN" O L 4900 3500 50 
F45 "LCD_CS" O L 4900 2000 50 
F46 "KI[3..0]" I L 4900 5500 50 
F47 "KO[2..0]" O L 4900 5400 50 
F48 "SYS_RST" I L 4900 6600 50 
F49 "LCD_RST" O L 4900 2100 50 
F50 "LCD_EN" O L 4900 2200 50 
F51 "LCD_SCK" O L 4900 1800 50 
F52 "LCD_DI" O L 4900 1900 50 
F53 "ON" O R 6700 5000 50 
F54 "ONOFF" I R 6700 5500 50 
F55 "POR" I R 6700 6700 50 
F56 "AFE_SYNC" O R 6700 1800 50 
F57 "AFE_RST" O R 6700 1900 50 
$EndSheet
Wire Wire Line
	6700 2900 7200 2900
Wire Wire Line
	6700 3000 7200 3000
Wire Wire Line
	6700 3100 7200 3100
Wire Wire Line
	6700 3200 7200 3200
Wire Wire Line
	6700 3300 7200 3300
Wire Wire Line
	6700 3400 7200 3400
Wire Wire Line
	6700 3500 7200 3500
Wire Bus Line
	6700 3700 7200 3700
Wire Bus Line
	6700 3800 7200 3800
Wire Bus Line
	6700 3900 7200 3900
Wire Bus Line
	6700 4000 7200 4000
Wire Wire Line
	6700 1300 7200 1300
Wire Wire Line
	7200 1500 6700 1500
Wire Wire Line
	6700 1600 7200 1600
Wire Bus Line
	7200 1400 6700 1400
Wire Wire Line
	6700 2000 7200 2000
Wire Wire Line
	6700 2100 7200 2100
Wire Wire Line
	6700 2200 7200 2200
$Sheet
S 3400 1100 1000 1400
U 5FE3519F
F0 "lcd" 50
F1 "lcd.sch" 50
F2 "LCD_SCK" I R 4400 1800 50 
F3 "LCD_DI" I R 4400 1900 50 
F4 "LCD_RST" I R 4400 2100 50 
F5 "LCD_CSN" I R 4400 2000 50 
F6 "LCD_EN" I R 4400 2200 50 
F7 "LCD_PWM" I R 4400 2300 50 
F8 "LCD_DE" I R 4400 1500 50 
F9 "LCD_CLK" I R 4400 1400 50 
F10 "LCD_HSYNC" I R 4400 1600 50 
F11 "LCD_VSYNC" I R 4400 1700 50 
F12 "LCD_D[17..0]" I R 4400 1300 50 
$EndSheet
Wire Wire Line
	4400 1400 4900 1400
Wire Wire Line
	4400 1500 4900 1500
Wire Wire Line
	4400 1600 4900 1600
Wire Wire Line
	4400 1700 4900 1700
Wire Wire Line
	4400 2200 4900 2200
Wire Wire Line
	4400 2300 4900 2300
Wire Bus Line
	4400 1300 4900 1300
$Sheet
S 3400 2800 1000 1300
U 5F67E458
F0 "storage" 50
F1 "storage.sch" 50
F2 "SD_CMD" I R 4400 3200 50 
F3 "SD_CLK" I R 4400 3100 50 
F4 "SD_PWR_EN" I R 4400 3500 50 
F5 "SD_VSELECT" I R 4400 3400 50 
F6 "QSPI_CS" I R 4400 3800 50 
F7 "QSPI_CLK" I R 4400 3700 50 
F8 "QSPI_D[0..3]" B R 4400 3900 50 
F9 "SD_D[0..3]" B R 4400 3000 50 
F10 "SD_CD" O R 4400 3300 50 
$EndSheet
$Sheet
S 7200 4500 1000 700 
U 5F683BA6
F0 "power" 50
F1 "power.sch" 50
F2 "I2C_SCL" I L 7200 4700 50 
F3 "I2C_SDA" B L 7200 4800 50 
F4 "ON" I L 7200 5000 50 
$EndSheet
$Sheet
S 3400 4400 1000 500 
U 5F6B5301
F0 "usb" 50
F1 "usb.sch" 50
F2 "USB_DP" B R 4400 4600 50 
F3 "USB_DM" B R 4400 4700 50 
$EndSheet
$Sheet
S 3400 6000 1000 1000
U 5F6B6546
F0 "debug" 50
F1 "debug.sch" 50
F2 "JTAG_TMS" B R 4400 6500 50 
F3 "JTAG_TCK" O R 4400 6200 50 
F4 "JTAG_TDO" I R 4400 6400 50 
F5 "JTAG_TDI" O R 4400 6300 50 
F6 "SYS_RST" O R 4400 6600 50 
F7 "BOOT0" O R 4400 6700 50 
F8 "BOOT1" O R 4400 6800 50 
$EndSheet
Wire Bus Line
	4400 3000 4900 3000
Wire Wire Line
	4400 3100 4900 3100
Wire Wire Line
	4400 3200 4900 3200
Wire Wire Line
	4400 3300 4900 3300
Wire Wire Line
	4400 3400 4900 3400
Wire Wire Line
	4400 3700 4900 3700
Wire Wire Line
	4400 3800 4900 3800
Wire Bus Line
	4400 3900 4900 3900
Wire Wire Line
	4400 4600 4900 4600
Wire Wire Line
	4400 4700 4900 4700
Wire Wire Line
	4400 6200 4900 6200
Wire Wire Line
	4400 6300 4900 6300
Wire Wire Line
	4400 6400 4900 6400
Wire Wire Line
	4400 6500 4900 6500
$Sheet
S 3400 5200 1000 500 
U 60720898
F0 "key" 50
F1 "key.sch" 50
F2 "KI[3..0]" O R 4400 5500 50 
F3 "KO[2..0]" I R 4400 5400 50 
$EndSheet
Wire Wire Line
	4900 3500 4400 3500
Wire Wire Line
	4900 2000 4400 2000
Wire Wire Line
	4900 2100 4400 2100
Wire Wire Line
	4900 1800 4400 1800
Wire Wire Line
	4900 1900 4400 1900
Wire Wire Line
	4400 6600 4900 6600
Wire Wire Line
	4400 6700 4900 6700
Wire Wire Line
	4400 6800 4900 6800
Wire Bus Line
	4400 5400 4900 5400
Wire Bus Line
	4400 5500 4900 5500
Wire Wire Line
	6700 4700 7200 4700
Wire Wire Line
	6700 4800 7200 4800
Wire Wire Line
	6700 5000 7200 5000
Text Notes 4950 1200 0    50   ~ 0
100
Text Notes 3450 2900 0    50   ~ 0
400
Text Notes 3450 4500 0    50   ~ 0
500
Text Notes 3450 1200 0    50   ~ 0
700
Text Notes 7250 4600 0    50   ~ 0
0
Text Notes 3450 6100 0    50   ~ 0
200
Text Notes 3450 5300 0    50   ~ 0
600
Text Notes 7250 2800 0    50   ~ 0
300
Wire Wire Line
	6700 1800 7200 1800
Wire Wire Line
	6700 1900 7200 1900
$Sheet
S 7200 2700 1000 1500
U 5DC83261
F0 "SDRAM" 50
F1 "sdram.sch" 50
F2 "SDRAM_BA[1..0]" I L 7200 3700 50 
F3 "SDRAM_A[12..0]" I L 7200 3800 50 
F4 "SDRAM_DM[1..0]" I L 7200 4000 50 
F5 "SDRAM_CS0" I L 7200 3100 50 
F6 "SDRAM_CKE" I L 7200 2900 50 
F7 "SDRAM_CLK" I L 7200 3000 50 
F8 "SDRAM_WE" I L 7200 3500 50 
F9 "SDRAM_CAS" I L 7200 3300 50 
F10 "SDRAM_RAS" I L 7200 3400 50 
F11 "SDRAM_CS1" I L 7200 3200 50 
F12 "SDRAM_D[15..0]" I L 7200 3900 50 
$EndSheet
$Sheet
S 7200 1100 1000 1300
U 5F87AA48
F0 "connector" 50
F1 "connector.sch" 50
F2 "CSI_HSYNC" O L 7200 1500 50 
F3 "CSI_VSYNC" O L 7200 1600 50 
F4 "AFE_SYNC" I L 7200 1800 50 
F5 "AFE_RST" I L 7200 1900 50 
F6 "AFE_SCK" I L 7200 2000 50 
F7 "AFE_SDATA" I L 7200 2100 50 
F8 "AFE_SL" I L 7200 2200 50 
F9 "CSI_D[13..0]" O L 7200 1400 50 
F10 "CSI_PCLK" O L 7200 1300 50 
$EndSheet
$EndSCHEMATC
