
---------- Begin Simulation Statistics ----------
simSeconds                                   0.169673                       # Number of seconds simulated (Second)
simTicks                                 169673280000                       # Number of ticks simulated (Tick)
finalTick                                286054770000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    731.92                       # Real time elapsed on the host (Second)
hostTickRate                                231819297                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     158448                       # Number of bytes of host memory used (Byte)
simInsts                                    410186837                       # Number of instructions simulated (Count)
simOps                                      411147872                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   560425                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     561738                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.dptw_caches.demandHits::processor.cores.core.mmu.dtb.walker        44307                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.dptw_caches.demandHits::total        44307                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.dptw_caches.overallHits::processor.cores.core.mmu.dtb.walker        44307                       # number of overall hits (Count)
system.cache_hierarchy.dptw_caches.overallHits::total        44307                       # number of overall hits (Count)
system.cache_hierarchy.dptw_caches.demandMisses::processor.cores.core.mmu.dtb.walker         3692                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.dptw_caches.demandMisses::total         3692                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.dptw_caches.overallMisses::processor.cores.core.mmu.dtb.walker         3692                       # number of overall misses (Count)
system.cache_hierarchy.dptw_caches.overallMisses::total         3692                       # number of overall misses (Count)
system.cache_hierarchy.dptw_caches.demandMissLatency::processor.cores.core.mmu.dtb.walker     57312000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMissLatency::total     57312000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMissLatency::processor.cores.core.mmu.dtb.walker     57312000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMissLatency::total     57312000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandAccesses::processor.cores.core.mmu.dtb.walker        47999                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.demandAccesses::total        47999                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.overallAccesses::processor.cores.core.mmu.dtb.walker        47999                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.overallAccesses::total        47999                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.demandMissRate::processor.cores.core.mmu.dtb.walker     0.076918                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandMissRate::total     0.076918                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMissRate::processor.cores.core.mmu.dtb.walker     0.076918                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMissRate::total     0.076918                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.cores.core.mmu.dtb.walker 15523.293608                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.dptw_caches.demandAvgMissLatency::total 15523.293608                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.cores.core.mmu.dtb.walker 15523.293608                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMissLatency::total 15523.293608                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.dptw_caches.writebacks::writebacks         3587                       # number of writebacks (Count)
system.cache_hierarchy.dptw_caches.writebacks::total         3587                       # number of writebacks (Count)
system.cache_hierarchy.dptw_caches.demandMshrMisses::processor.cores.core.mmu.dtb.walker         3692                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.dptw_caches.demandMshrMisses::total         3692                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.dptw_caches.overallMshrMisses::processor.cores.core.mmu.dtb.walker         3692                       # number of overall MSHR misses (Count)
system.cache_hierarchy.dptw_caches.overallMshrMisses::total         3692                       # number of overall MSHR misses (Count)
system.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.cores.core.mmu.dtb.walker     53620000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMshrMissLatency::total     53620000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.cores.core.mmu.dtb.walker     53620000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMshrMissLatency::total     53620000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.cores.core.mmu.dtb.walker     0.076918                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.076918                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.cores.core.mmu.dtb.walker     0.076918                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.076918                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 14523.293608                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total 14523.293608                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 14523.293608                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total 14523.293608                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.replacements         3587                       # number of replacements (Count)
system.cache_hierarchy.dptw_caches.ReadReq.hits::processor.cores.core.mmu.dtb.walker        44231                       # number of ReadReq hits (Count)
system.cache_hierarchy.dptw_caches.ReadReq.hits::total        44231                       # number of ReadReq hits (Count)
system.cache_hierarchy.dptw_caches.ReadReq.misses::processor.cores.core.mmu.dtb.walker         3670                       # number of ReadReq misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.misses::total         3670                       # number of ReadReq misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.cores.core.mmu.dtb.walker     57156000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.missLatency::total     57156000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.cores.core.mmu.dtb.walker        47901                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.ReadReq.accesses::total        47901                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.cores.core.mmu.dtb.walker     0.076616                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.076616                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.dtb.walker 15573.841962                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total 15573.841962                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.dtb.walker         3670                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total         3670                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker     53486000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total     53486000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.076616                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.076616                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker 14573.841962                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total 14573.841962                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.WriteReq.hits::processor.cores.core.mmu.dtb.walker           76                       # number of WriteReq hits (Count)
system.cache_hierarchy.dptw_caches.WriteReq.hits::total           76                       # number of WriteReq hits (Count)
system.cache_hierarchy.dptw_caches.WriteReq.misses::processor.cores.core.mmu.dtb.walker           22                       # number of WriteReq misses (Count)
system.cache_hierarchy.dptw_caches.WriteReq.misses::total           22                       # number of WriteReq misses (Count)
system.cache_hierarchy.dptw_caches.WriteReq.missLatency::processor.cores.core.mmu.dtb.walker       156000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.WriteReq.missLatency::total       156000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.WriteReq.accesses::processor.cores.core.mmu.dtb.walker           98                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.WriteReq.accesses::total           98                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.WriteReq.missRate::processor.cores.core.mmu.dtb.walker     0.224490                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.WriteReq.missRate::total     0.224490                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.WriteReq.avgMissLatency::processor.cores.core.mmu.dtb.walker  7090.909091                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.WriteReq.avgMissLatency::total  7090.909091                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.WriteReq.mshrMisses::processor.cores.core.mmu.dtb.walker           22                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.WriteReq.mshrMisses::total           22                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.WriteReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker       134000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.WriteReq.mshrMissLatency::total       134000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.WriteReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.224490                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.WriteReq.mshrMissRate::total     0.224490                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.WriteReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker  6090.909091                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.WriteReq.avgMshrMissLatency::total  6090.909091                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.dptw_caches.tags.tagsInUse   111.705489                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.dptw_caches.tags.totalRefs        42258                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.dptw_caches.tags.sampledRefs         3609                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.dptw_caches.tags.avgRefs    11.709061                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.dptw_caches.tags.occupancies::processor.cores.core.mmu.dtb.walker   111.705489                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.dptw_caches.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.872699                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.dptw_caches.tags.avgOccs::total     0.872699                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024          115                       # Occupied blocks per task id (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::1           10                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4          101                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024     0.898438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.dptw_caches.tags.tagAccesses       195666                       # Number of tag accesses (Count)
system.cache_hierarchy.dptw_caches.tags.dataAccesses       195666                       # Number of data accesses (Count)
system.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iocache.demandHits::lupio_blk           15                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iocache.demandHits::total           15                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iocache.overallHits::lupio_blk           15                       # number of overall hits (Count)
system.cache_hierarchy.iocache.overallHits::total           15                       # number of overall hits (Count)
system.cache_hierarchy.iocache.demandMisses::lupio_blk        18353                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iocache.demandMisses::total        18353                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iocache.overallMisses::lupio_blk        18353                       # number of overall misses (Count)
system.cache_hierarchy.iocache.overallMisses::total        18353                       # number of overall misses (Count)
system.cache_hierarchy.iocache.demandMissLatency::lupio_blk   2694978000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iocache.demandMissLatency::total   2694978000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iocache.overallMissLatency::lupio_blk   2694978000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iocache.overallMissLatency::total   2694978000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iocache.demandAccesses::lupio_blk        18368                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iocache.demandAccesses::total        18368                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iocache.overallAccesses::lupio_blk        18368                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iocache.overallAccesses::total        18368                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iocache.demandMissRate::lupio_blk     0.999183                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iocache.demandMissRate::total     0.999183                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iocache.overallMissRate::lupio_blk     0.999183                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iocache.overallMissRate::total     0.999183                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iocache.demandAvgMissLatency::lupio_blk 146841.279355                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iocache.demandAvgMissLatency::total 146841.279355                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMissLatency::lupio_blk 146841.279355                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMissLatency::total 146841.279355                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iocache.writebacks::writebacks          247                       # number of writebacks (Count)
system.cache_hierarchy.iocache.writebacks::total          247                       # number of writebacks (Count)
system.cache_hierarchy.iocache.demandMshrMisses::lupio_blk        18353                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iocache.demandMshrMisses::total        18353                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iocache.overallMshrMisses::lupio_blk        18353                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iocache.overallMshrMisses::total        18353                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iocache.demandMshrMissLatency::lupio_blk   1777304024                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.demandMshrMissLatency::total   1777304024                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.overallMshrMissLatency::lupio_blk   1777304024                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.overallMshrMissLatency::total   1777304024                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.demandMshrMissRate::lupio_blk     0.999183                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iocache.demandMshrMissRate::total     0.999183                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iocache.overallMshrMissRate::lupio_blk     0.999183                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iocache.overallMshrMissRate::total     0.999183                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iocache.demandAvgMshrMissLatency::lupio_blk 96839.972974                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.demandAvgMshrMissLatency::total 96839.972974                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMshrMissLatency::lupio_blk 96839.972974                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMshrMissLatency::total 96839.972974                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.replacements        17648                       # number of replacements (Count)
system.cache_hierarchy.iocache.ReadReq.hits::lupio_blk           15                       # number of ReadReq hits (Count)
system.cache_hierarchy.iocache.ReadReq.hits::total           15                       # number of ReadReq hits (Count)
system.cache_hierarchy.iocache.ReadReq.misses::lupio_blk        17713                       # number of ReadReq misses (Count)
system.cache_hierarchy.iocache.ReadReq.misses::total        17713                       # number of ReadReq misses (Count)
system.cache_hierarchy.iocache.ReadReq.missLatency::lupio_blk   2617838000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.missLatency::total   2617838000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.accesses::lupio_blk        17728                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.ReadReq.accesses::total        17728                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.ReadReq.missRate::lupio_blk     0.999154                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.missRate::total     0.999154                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.avgMissLatency::lupio_blk 147791.904251                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.avgMissLatency::total 147791.904251                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.mshrMisses::lupio_blk        17713                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iocache.ReadReq.mshrMisses::total        17713                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iocache.ReadReq.mshrMissLatency::lupio_blk   1732188000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.mshrMissLatency::total   1732188000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.mshrMissRate::lupio_blk     0.999154                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.mshrMissRate::total     0.999154                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::lupio_blk 97791.904251                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::total 97791.904251                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteLineReq.misses::lupio_blk          576                       # number of WriteLineReq misses (Count)
system.cache_hierarchy.iocache.WriteLineReq.misses::total          576                       # number of WriteLineReq misses (Count)
system.cache_hierarchy.iocache.WriteLineReq.missLatency::lupio_blk     69481000                       # number of WriteLineReq miss ticks (Tick)
system.cache_hierarchy.iocache.WriteLineReq.missLatency::total     69481000                       # number of WriteLineReq miss ticks (Tick)
system.cache_hierarchy.iocache.WriteLineReq.accesses::lupio_blk          576                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.WriteLineReq.accesses::total          576                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.WriteLineReq.missRate::lupio_blk            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::lupio_blk 120626.736111                       # average WriteLineReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::total 120626.736111                       # average WriteLineReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteLineReq.mshrMisses::lupio_blk          576                       # number of WriteLineReq MSHR misses (Count)
system.cache_hierarchy.iocache.WriteLineReq.mshrMisses::total          576                       # number of WriteLineReq MSHR misses (Count)
system.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::lupio_blk     40657024                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::total     40657024                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::lupio_blk            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::lupio_blk 70585.111111                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::total 70585.111111                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteReq.misses::lupio_blk           64                       # number of WriteReq misses (Count)
system.cache_hierarchy.iocache.WriteReq.misses::total           64                       # number of WriteReq misses (Count)
system.cache_hierarchy.iocache.WriteReq.missLatency::lupio_blk      7659000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.iocache.WriteReq.missLatency::total      7659000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.iocache.WriteReq.accesses::lupio_blk           64                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.WriteReq.accesses::total           64                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.WriteReq.missRate::lupio_blk            1                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteReq.missRate::total            1                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteReq.avgMissLatency::lupio_blk 119671.875000                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteReq.avgMissLatency::total 119671.875000                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteReq.mshrMisses::lupio_blk           64                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.iocache.WriteReq.mshrMisses::total           64                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.iocache.WriteReq.mshrMissLatency::lupio_blk      4459000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.WriteReq.mshrMissLatency::total      4459000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.WriteReq.mshrMissRate::lupio_blk            1                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteReq.mshrMissRate::total            1                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteReq.avgMshrMissLatency::lupio_blk 69671.875000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteReq.avgMshrMissLatency::total 69671.875000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iocache.tags.tagsInUse    15.841125                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.iocache.tags.totalRefs        18368                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.iocache.tags.sampledRefs        18353                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.iocache.tags.avgRefs     1.000817                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.iocache.tags.occupancies::lupio_blk    15.841125                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.iocache.tags.avgOccs::lupio_blk     0.990070                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iocache.tags.avgOccs::total     0.990070                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.cache_hierarchy.iocache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.iocache.tags.tagAccesses       165297                       # Number of tag accesses (Count)
system.cache_hierarchy.iocache.tags.dataAccesses       165297                       # Number of data accesses (Count)
system.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iptw_caches.demandHits::processor.cores.core.mmu.itb.walker        19006                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iptw_caches.demandHits::total        19006                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iptw_caches.overallHits::processor.cores.core.mmu.itb.walker        19006                       # number of overall hits (Count)
system.cache_hierarchy.iptw_caches.overallHits::total        19006                       # number of overall hits (Count)
system.cache_hierarchy.iptw_caches.demandMisses::processor.cores.core.mmu.itb.walker         2398                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iptw_caches.demandMisses::total         2398                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iptw_caches.overallMisses::processor.cores.core.mmu.itb.walker         2398                       # number of overall misses (Count)
system.cache_hierarchy.iptw_caches.overallMisses::total         2398                       # number of overall misses (Count)
system.cache_hierarchy.iptw_caches.demandMissLatency::processor.cores.core.mmu.itb.walker     37841000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMissLatency::total     37841000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMissLatency::processor.cores.core.mmu.itb.walker     37841000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMissLatency::total     37841000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandAccesses::processor.cores.core.mmu.itb.walker        21404                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.demandAccesses::total        21404                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.overallAccesses::processor.cores.core.mmu.itb.walker        21404                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.overallAccesses::total        21404                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.demandMissRate::processor.cores.core.mmu.itb.walker     0.112035                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandMissRate::total     0.112035                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMissRate::processor.cores.core.mmu.itb.walker     0.112035                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMissRate::total     0.112035                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandAvgMissLatency::processor.cores.core.mmu.itb.walker 15780.233528                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iptw_caches.demandAvgMissLatency::total 15780.233528                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMissLatency::processor.cores.core.mmu.itb.walker 15780.233528                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMissLatency::total 15780.233528                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iptw_caches.writebacks::writebacks         2343                       # number of writebacks (Count)
system.cache_hierarchy.iptw_caches.writebacks::total         2343                       # number of writebacks (Count)
system.cache_hierarchy.iptw_caches.demandMshrMisses::processor.cores.core.mmu.itb.walker         2398                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iptw_caches.demandMshrMisses::total         2398                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iptw_caches.overallMshrMisses::processor.cores.core.mmu.itb.walker         2398                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iptw_caches.overallMshrMisses::total         2398                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iptw_caches.demandMshrMissLatency::processor.cores.core.mmu.itb.walker     35443000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMshrMissLatency::total     35443000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMshrMissLatency::processor.cores.core.mmu.itb.walker     35443000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMshrMissLatency::total     35443000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMshrMissRate::processor.cores.core.mmu.itb.walker     0.112035                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandMshrMissRate::total     0.112035                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMshrMissRate::processor.cores.core.mmu.itb.walker     0.112035                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMshrMissRate::total     0.112035                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 14780.233528                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::total 14780.233528                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 14780.233528                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::total 14780.233528                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.replacements         2343                       # number of replacements (Count)
system.cache_hierarchy.iptw_caches.ReadReq.hits::processor.cores.core.mmu.itb.walker        18854                       # number of ReadReq hits (Count)
system.cache_hierarchy.iptw_caches.ReadReq.hits::total        18854                       # number of ReadReq hits (Count)
system.cache_hierarchy.iptw_caches.ReadReq.misses::processor.cores.core.mmu.itb.walker         2381                       # number of ReadReq misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.misses::total         2381                       # number of ReadReq misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.missLatency::processor.cores.core.mmu.itb.walker     37606000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.missLatency::total     37606000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.cores.core.mmu.itb.walker        21235                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.ReadReq.accesses::total        21235                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.ReadReq.missRate::processor.cores.core.mmu.itb.walker     0.112126                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.missRate::total     0.112126                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.itb.walker 15794.204116                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::total 15794.204116                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.itb.walker         2381                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::total         2381                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.itb.walker     35225000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::total     35225000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.112126                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::total     0.112126                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker 14794.204116                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::total 14794.204116                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.WriteReq.hits::processor.cores.core.mmu.itb.walker          152                       # number of WriteReq hits (Count)
system.cache_hierarchy.iptw_caches.WriteReq.hits::total          152                       # number of WriteReq hits (Count)
system.cache_hierarchy.iptw_caches.WriteReq.misses::processor.cores.core.mmu.itb.walker           17                       # number of WriteReq misses (Count)
system.cache_hierarchy.iptw_caches.WriteReq.misses::total           17                       # number of WriteReq misses (Count)
system.cache_hierarchy.iptw_caches.WriteReq.missLatency::processor.cores.core.mmu.itb.walker       235000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.WriteReq.missLatency::total       235000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.WriteReq.accesses::processor.cores.core.mmu.itb.walker          169                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.WriteReq.accesses::total          169                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.WriteReq.missRate::processor.cores.core.mmu.itb.walker     0.100592                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.WriteReq.missRate::total     0.100592                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.WriteReq.avgMissLatency::processor.cores.core.mmu.itb.walker 13823.529412                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.WriteReq.avgMissLatency::total 13823.529412                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.WriteReq.mshrMisses::processor.cores.core.mmu.itb.walker           17                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.WriteReq.mshrMisses::total           17                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.WriteReq.mshrMissLatency::processor.cores.core.mmu.itb.walker       218000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.WriteReq.mshrMissLatency::total       218000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.WriteReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.100592                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.WriteReq.mshrMissRate::total     0.100592                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.WriteReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker 12823.529412                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.WriteReq.avgMshrMissLatency::total 12823.529412                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iptw_caches.tags.tagsInUse    40.438180                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.iptw_caches.tags.totalRefs        18434                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.iptw_caches.tags.sampledRefs         2352                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.iptw_caches.tags.avgRefs     7.837585                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.iptw_caches.tags.occupancies::processor.cores.core.mmu.itb.walker    40.438180                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.iptw_caches.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.315923                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.315923                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           42                       # Occupied blocks per task id (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::1            9                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           33                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.328125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.iptw_caches.tags.tagAccesses        87997                       # Number of tag accesses (Count)
system.cache_hierarchy.iptw_caches.tags.dataAccesses        87997                       # Number of data accesses (Count)
system.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.demandHits::processor.cores.core.data     74389632                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1dcaches.demandHits::total     74389632                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1dcaches.overallHits::processor.cores.core.data     74389632                       # number of overall hits (Count)
system.cache_hierarchy.l1dcaches.overallHits::total     74389632                       # number of overall hits (Count)
system.cache_hierarchy.l1dcaches.demandMisses::processor.cores.core.data       314440                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1dcaches.demandMisses::total       314440                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1dcaches.overallMisses::processor.cores.core.data       314440                       # number of overall misses (Count)
system.cache_hierarchy.l1dcaches.overallMisses::total       314440                       # number of overall misses (Count)
system.cache_hierarchy.l1dcaches.demandMissLatency::processor.cores.core.data   4963407999                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMissLatency::total   4963407999                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMissLatency::processor.cores.core.data   4963407999                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMissLatency::total   4963407999                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandAccesses::processor.cores.core.data     74704072                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.demandAccesses::total     74704072                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.overallAccesses::processor.cores.core.data     74704072                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.overallAccesses::total     74704072                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.demandMissRate::processor.cores.core.data     0.004209                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandMissRate::total     0.004209                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMissRate::processor.cores.core.data     0.004209                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMissRate::total     0.004209                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.cores.core.data 15784.912858                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 15784.912858                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.cores.core.data 15784.912858                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 15784.912858                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs          392                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1dcaches.blockedCycles::no_targets        67402                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs          142                       # number of times access was blocked (Count)
system.cache_hierarchy.l1dcaches.blockedCauses::no_targets        12302                       # number of times access was blocked (Count)
system.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs     2.760563                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1dcaches.avgBlocked::no_targets     5.478947                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1dcaches.writebacks::writebacks        32586                       # number of writebacks (Count)
system.cache_hierarchy.l1dcaches.writebacks::total        32586                       # number of writebacks (Count)
system.cache_hierarchy.l1dcaches.demandMshrHits::processor.cores.core.data       282652                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1dcaches.demandMshrHits::total       282652                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1dcaches.overallMshrHits::processor.cores.core.data       282652                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1dcaches.overallMshrHits::total       282652                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1dcaches.demandMshrMisses::processor.cores.core.data        31788                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1dcaches.demandMshrMisses::total        31788                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher        14446                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::processor.cores.core.data        31788                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::total        46234                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.cores.core.data         6777                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrUncacheable::total         6777                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.cores.core.data    640780000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMshrMissLatency::total    640780000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    301809301                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.cores.core.data    640780000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::total    942589301                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.cores.core.data    215934000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total    215934000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.cores.core.data     0.000426                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.000426                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.cores.core.data     0.000426                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.000619                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.cores.core.data 20157.921228                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 20157.921228                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 20892.240136                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.cores.core.data 20157.921228                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 20387.362136                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.cores.core.data 31862.771138                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total 31862.771138                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.replacements        32586                       # number of replacements (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher        14446                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total        14446                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    301809301                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total    301809301                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 20892.240136                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 20892.240136                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.hits::processor.cores.core.data     34686004                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.hits::total     34686004                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.misses::processor.cores.core.data        46007                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.misses::total        46007                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.cores.core.data    627647000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.missLatency::total    627647000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.cores.core.data     34732011                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.ReadReq.accesses::total     34732011                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.cores.core.data     0.001325                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.001325                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.cores.core.data 13642.423979                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 13642.423979                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.cores.core.data        31216                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total        31216                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.cores.core.data        14791                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total        14791                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.cores.core.data         2377                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total         2377                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.cores.core.data    233550000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total    233550000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.cores.core.data    215934000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total    215934000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.cores.core.data     0.000426                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.000426                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.cores.core.data 15790.007437                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 15790.007437                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data 90843.079512                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total 90843.079512                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.hits::processor.cores.core.data      1125278                       # number of SwapReq hits (Count)
system.cache_hierarchy.l1dcaches.SwapReq.hits::total      1125278                       # number of SwapReq hits (Count)
system.cache_hierarchy.l1dcaches.SwapReq.misses::processor.cores.core.data          210                       # number of SwapReq misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.misses::total          210                       # number of SwapReq misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.missLatency::processor.cores.core.data     11382000                       # number of SwapReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.missLatency::total     11382000                       # number of SwapReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.accesses::processor.cores.core.data      1125488                       # number of SwapReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.SwapReq.accesses::total      1125488                       # number of SwapReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.SwapReq.missRate::processor.cores.core.data     0.000187                       # miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.missRate::total     0.000187                       # miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::processor.cores.core.data        54200                       # average SwapReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::total        54200                       # average SwapReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::processor.cores.core.data          210                       # number of SwapReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::total          210                       # number of SwapReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::processor.cores.core.data     11172000                       # number of SwapReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::total     11172000                       # number of SwapReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::processor.cores.core.data     0.000187                       # mshr miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::total     0.000187                       # mshr miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::processor.cores.core.data        53200                       # average SwapReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::total        53200                       # average SwapReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.hits::processor.cores.core.data     39703628                       # number of WriteReq hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.hits::total     39703628                       # number of WriteReq hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.misses::processor.cores.core.data       268433                       # number of WriteReq misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.misses::total       268433                       # number of WriteReq misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.cores.core.data   4335760999                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.missLatency::total   4335760999                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.cores.core.data     39972061                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.WriteReq.accesses::total     39972061                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.cores.core.data     0.006716                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.006716                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.cores.core.data 16152.116167                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 16152.116167                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.cores.core.data       251436                       # number of WriteReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total       251436                       # number of WriteReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.cores.core.data        16997                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total        16997                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.cores.core.data         4400                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total         4400                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.cores.core.data    407230000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total    407230000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.cores.core.data     0.000425                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.000425                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.cores.core.data 23958.933930                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 23958.933930                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses        31788                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfIssued       648733                       # number of hwpf issued (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUnused         2416                       # number of HardPF blocks evicted w/o reference (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUseful       121342                       # number of useful prefetch (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss       109782                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.187045                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l1dcaches.prefetcher.coverage     0.792412                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache       572613                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR        61674                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfLate       634287                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfIdentified      1086581                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit       410334                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand          703                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage        49015                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage        18825                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.tags.tagsInUse   511.963033                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l1dcaches.tags.totalRefs     86076012                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l1dcaches.tags.sampledRefs        32735                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l1dcaches.tags.avgRefs  2629.479517                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   186.506803                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1dcaches.tags.occupancies::processor.cores.core.data   325.456230                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.364271                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::processor.cores.core.data     0.635657                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::total     0.999928                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022           98                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          414                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::1            8                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::2           19                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::3           66                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::4            5                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0           62                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::1          176                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::3          140                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::4           32                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.191406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.808594                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1dcaches.tags.tagAccesses    606669217                       # Number of tag accesses (Count)
system.cache_hierarchy.l1dcaches.tags.dataAccesses    606669217                       # Number of data accesses (Count)
system.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.demandHits::processor.cores.core.inst     58137448                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1icaches.demandHits::total     58137448                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1icaches.overallHits::processor.cores.core.inst     58137448                       # number of overall hits (Count)
system.cache_hierarchy.l1icaches.overallHits::total     58137448                       # number of overall hits (Count)
system.cache_hierarchy.l1icaches.demandMisses::processor.cores.core.inst        35755                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1icaches.demandMisses::total        35755                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1icaches.overallMisses::processor.cores.core.inst        35755                       # number of overall misses (Count)
system.cache_hierarchy.l1icaches.overallMisses::total        35755                       # number of overall misses (Count)
system.cache_hierarchy.l1icaches.demandMissLatency::processor.cores.core.inst    807453000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMissLatency::total    807453000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMissLatency::processor.cores.core.inst    807453000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMissLatency::total    807453000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandAccesses::processor.cores.core.inst     58173203                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.demandAccesses::total     58173203                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.overallAccesses::processor.cores.core.inst     58173203                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.overallAccesses::total     58173203                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.demandMissRate::processor.cores.core.inst     0.000615                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.demandMissRate::total     0.000615                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMissRate::processor.cores.core.inst     0.000615                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMissRate::total     0.000615                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.cores.core.inst 22582.939449                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1icaches.demandAvgMissLatency::total 22582.939449                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.cores.core.inst 22582.939449                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMissLatency::total 22582.939449                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1icaches.writebacks::writebacks        29473                       # number of writebacks (Count)
system.cache_hierarchy.l1icaches.writebacks::total        29473                       # number of writebacks (Count)
system.cache_hierarchy.l1icaches.demandMshrHits::processor.cores.core.inst         6227                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1icaches.demandMshrHits::total         6227                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1icaches.overallMshrHits::processor.cores.core.inst         6227                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1icaches.overallMshrHits::total         6227                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1icaches.demandMshrMisses::processor.cores.core.inst        29528                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1icaches.demandMshrMisses::total        29528                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1icaches.overallMshrMisses::processor.cores.core.inst        29528                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1icaches.overallMshrMisses::total        29528                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.cores.core.inst    639485000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMshrMissLatency::total    639485000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.cores.core.inst    639485000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMshrMissLatency::total    639485000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMshrMissRate::processor.cores.core.inst     0.000508                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.000508                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMshrMissRate::processor.cores.core.inst     0.000508                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.000508                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.cores.core.inst 21656.901924                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 21656.901924                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.cores.core.inst 21656.901924                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 21656.901924                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.replacements        29473                       # number of replacements (Count)
system.cache_hierarchy.l1icaches.ReadReq.hits::processor.cores.core.inst     58137448                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.hits::total     58137448                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.misses::processor.cores.core.inst        35755                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.misses::total        35755                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.cores.core.inst    807453000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.missLatency::total    807453000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.accesses::processor.cores.core.inst     58173203                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1icaches.ReadReq.accesses::total     58173203                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1icaches.ReadReq.missRate::processor.cores.core.inst     0.000615                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.000615                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.cores.core.inst 22582.939449                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 22582.939449                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.cores.core.inst         6227                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrHits::total         6227                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.cores.core.inst        29528                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total        29528                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.cores.core.inst    639485000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total    639485000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.cores.core.inst     0.000508                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.000508                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.cores.core.inst 21656.901924                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 21656.901924                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.prefetcher.demandMshrMisses        29528                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l1icaches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l1icaches.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l1icaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.tags.tagsInUse   511.810974                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l1icaches.tags.totalRefs     94352310                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l1icaches.tags.sampledRefs        29482                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l1icaches.tags.avgRefs  3200.336137                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l1icaches.tags.occupancies::processor.cores.core.inst   511.810974                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1icaches.tags.avgOccs::processor.cores.core.inst     0.999631                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1icaches.tags.avgOccs::total     0.999631                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::0           44                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::1          344                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3           73                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4           51                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1icaches.tags.tagAccesses    465415152                       # Number of tag accesses (Count)
system.cache_hierarchy.l1icaches.tags.dataAccesses    465415152                       # Number of data accesses (Count)
system.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2buses.transDist::ReadReq         2377                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadResp        81337                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WriteReq         4400                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WriteResp         4400                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WritebackDirty        36045                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WritebackClean        37651                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::HardPFReq          687                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::UpgradeReq        13747                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::UpgradeResp        13747                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadExReq         3549                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadExResp         3547                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadSharedReq        82515                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::InvalidateReq          549                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::InvalidateResp           27                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.l1icaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port        88518                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.l1dcaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port       153196                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.iptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         6912                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.dptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port        10537                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount::total       259163                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.l1icaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port      3775360                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.l1dcaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port      5112868                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.iptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port       287936                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.dptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port       437824                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize::total      9613988                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.snoops           39633                       # Total snoops (Count)
system.cache_hierarchy.l2buses.snoopTraffic      1320064                       # Total snoop traffic (Byte)
system.cache_hierarchy.l2buses.snoopFanout::samples       113533                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::mean     0.177385                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::stdev     0.390501                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::0        93767     82.59%     82.59% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::1        19393     17.08%     99.67% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::2          373      0.33%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::total       113533                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2buses.reqLayer0.occupancy    297832876                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer0.occupancy     88648935                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer1.occupancy    121033985                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer2.occupancy      7182977                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer3.occupancy     11035996                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.snoopLayer0.occupancy     42654000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.snoop_filter.totRequests       150054                       # Total number of requests made to the snoop filter. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests        81366                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests         4564                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.totSnoops        15528                       # Total number of snoops made to the snoop filter. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops        15526                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher        13488                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.mmu.dtb.walker         3199                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.mmu.itb.walker         2135                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.inst        25768                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.data        17063                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::total        61653                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher        13488                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.mmu.dtb.walker         3199                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.mmu.itb.walker         2135                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.inst        25768                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.data        17063                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::total        61653                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.demandMisses::cache_hierarchy.l1dcaches.prefetcher          958                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.mmu.dtb.walker           55                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.mmu.itb.walker           21                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.inst         3749                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.data         1152                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::total         5935                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.overallMisses::cache_hierarchy.l1dcaches.prefetcher          958                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.mmu.dtb.walker           55                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.mmu.itb.walker           21                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.inst         3749                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.data         1152                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::total         5935                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher     84314839                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.mmu.dtb.walker      4394000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.mmu.itb.walker      1672000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.inst    284509000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.data     67780000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::total    442669839                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher     84314839                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.mmu.dtb.walker      4394000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.mmu.itb.walker      1672000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.inst    284509000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.data     67780000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::total    442669839                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher        14446                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.mmu.dtb.walker         3254                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.mmu.itb.walker         2156                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.inst        29517                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.data        18215                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::total        67588                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher        14446                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.mmu.dtb.walker         3254                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.mmu.itb.walker         2156                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.inst        29517                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.data        18215                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::total        67588                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.066316                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.mmu.dtb.walker     0.016902                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.mmu.itb.walker     0.009740                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.inst     0.127012                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.data     0.063245                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::total     0.087811                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.066316                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.mmu.dtb.walker     0.016902                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.mmu.itb.walker     0.009740                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.inst     0.127012                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.data     0.063245                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::total     0.087811                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 88011.314196                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.mmu.dtb.walker 79890.909091                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.mmu.itb.walker 79619.047619                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.inst 75889.303814                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.data 58836.805556                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::total 74586.325021                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 88011.314196                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.mmu.dtb.walker 79890.909091                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.mmu.itb.walker 79619.047619                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.inst 75889.303814                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.data 58836.805556                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::total 74586.325021                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.blockedCycles::no_mshrs          101                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l2caches.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l2caches.avgBlocked::no_mshrs    50.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l2caches.writebacks::writebacks         5707                       # number of writebacks (Count)
system.cache_hierarchy.l2caches.writebacks::total         5707                       # number of writebacks (Count)
system.cache_hierarchy.l2caches.demandMshrHits::cache_hierarchy.l1dcaches.prefetcher          121                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l2caches.demandMshrHits::processor.cores.core.data           13                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l2caches.demandMshrHits::total          134                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l2caches.overallMshrHits::cache_hierarchy.l1dcaches.prefetcher          121                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l2caches.overallMshrHits::processor.cores.core.data           13                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l2caches.overallMshrHits::total          134                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher          837                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.mmu.dtb.walker           55                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.mmu.itb.walker           21                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.inst         3749                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.data         1139                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::total         5801                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher          837                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l2caches.prefetcher          401                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.mmu.dtb.walker           55                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.mmu.itb.walker           21                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.inst         3749                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.data         1139                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::total         6202                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrUncacheable::processor.cores.core.data         6777                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l2caches.overallMshrUncacheable::total         6777                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l2caches.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher     76165919                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.mmu.dtb.walker      4339000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.mmu.itb.walker      1651000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.inst    280760000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.data     64721000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::total    427636919                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher     76165919                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l2caches.prefetcher     29336586                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.mmu.dtb.walker      4339000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.mmu.itb.walker      1651000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.inst    280760000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.data     64721000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::total    456973505                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrUncacheableLatency::processor.cores.core.data    206425000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrUncacheableLatency::total    206425000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.057940                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.mmu.dtb.walker     0.016902                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.mmu.itb.walker     0.009740                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.inst     0.127012                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.data     0.062531                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::total     0.085829                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.057940                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l2caches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.mmu.dtb.walker     0.016902                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.mmu.itb.walker     0.009740                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.inst     0.127012                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.data     0.062531                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::total     0.091762                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 90998.708483                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 78890.909091                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 78619.047619                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.inst 74889.303814                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.data 56822.651449                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 73717.793311                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 90998.708483                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l2caches.prefetcher 73158.568579                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 78890.909091                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 78619.047619                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.inst 74889.303814                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.data 56822.651449                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 73681.635763                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::processor.cores.core.data 30459.642910                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::total 30459.642910                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.replacements         5707                       # number of replacements (Count)
system.cache_hierarchy.l2caches.HardPFReq.mshrMisses::cache_hierarchy.l2caches.prefetcher          401                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l2caches.HardPFReq.mshrMisses::total          401                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l2caches.HardPFReq.mshrMissLatency::cache_hierarchy.l2caches.prefetcher     29336586                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.HardPFReq.mshrMissLatency::total     29336586                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.HardPFReq.mshrMissRate::cache_hierarchy.l2caches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l2caches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l2caches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2caches.prefetcher 73158.568579                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.HardPFReq.avgMshrMissLatency::total 73158.568579                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.InvalidateReq.hits::processor.cores.core.data           27                       # number of InvalidateReq hits (Count)
system.cache_hierarchy.l2caches.InvalidateReq.hits::total           27                       # number of InvalidateReq hits (Count)
system.cache_hierarchy.l2caches.InvalidateReq.accesses::processor.cores.core.data           27                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.InvalidateReq.accesses::total           27                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.hits::processor.cores.core.data         2640                       # number of ReadExReq hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.hits::total         2640                       # number of ReadExReq hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.misses::cache_hierarchy.l1dcaches.prefetcher            1                       # number of ReadExReq misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.misses::processor.cores.core.data          846                       # number of ReadExReq misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.misses::total          847                       # number of ReadExReq misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.missLatency::cache_hierarchy.l1dcaches.prefetcher        79000                       # number of ReadExReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.cores.core.data     42593000                       # number of ReadExReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.missLatency::total     42672000                       # number of ReadExReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.accesses::cache_hierarchy.l1dcaches.prefetcher            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.accesses::processor.cores.core.data         3486                       # number of ReadExReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.accesses::total         3487                       # number of ReadExReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.missRate::cache_hierarchy.l1dcaches.prefetcher            1                       # miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.missRate::processor.cores.core.data     0.242685                       # miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.242902                       # miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher        79000                       # average ReadExReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.cores.core.data 50346.335697                       # average ReadExReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total 50380.165289                       # average ReadExReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.mshrHits::processor.cores.core.data            3                       # number of ReadExReq MSHR hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrHits::total            3                       # number of ReadExReq MSHR hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher            1                       # number of ReadExReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.cores.core.data          843                       # number of ReadExReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total          844                       # number of ReadExReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher        78000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.cores.core.data     41603000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total     41681000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.cores.core.data     0.241824                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.242042                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher        78000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.cores.core.data 49351.126928                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total 49385.071090                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::processor.cores.core.data         2377                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::total         2377                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::processor.cores.core.data    206425000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::total    206425000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data 86842.658814                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::total 86842.658814                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher        13488                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.mmu.dtb.walker         3199                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.mmu.itb.walker         2135                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.inst        25768                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.data        14423                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::total        59013                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher          957                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.mmu.dtb.walker           55                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.mmu.itb.walker           21                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.inst         3749                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.data          306                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::total         5088                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher     84235839                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.mmu.dtb.walker      4394000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.mmu.itb.walker      1672000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.inst    284509000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.data     25187000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total    399997839                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher        14445                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.mmu.dtb.walker         3254                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.mmu.itb.walker         2156                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.inst        29517                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.data        14729                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::total        64101                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.066251                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.mmu.dtb.walker     0.016902                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.mmu.itb.walker     0.009740                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.inst     0.127012                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.data     0.020775                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.079375                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 88020.730408                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.mmu.dtb.walker 79890.909091                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.mmu.itb.walker 79619.047619                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.inst 75889.303814                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.data 82310.457516                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 78615.927476                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches.prefetcher          121                       # number of ReadSharedReq MSHR hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrHits::processor.cores.core.data           10                       # number of ReadSharedReq MSHR hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrHits::total          131                       # number of ReadSharedReq MSHR hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher          836                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.mmu.dtb.walker           55                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.mmu.itb.walker           21                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.inst         3749                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.data          296                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total         4957                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher     76087919                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker      4339000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.mmu.itb.walker      1651000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.inst    280760000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.data     23118000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total    385955919                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.057875                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.016902                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.009740                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.127012                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.020096                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.077331                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 91014.257177                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker 78890.909091                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker 78619.047619                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 74889.303814                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 78101.351351                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 77860.786564                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.hits::processor.cores.core.mmu.dtb.walker            4                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.hits::processor.cores.core.mmu.itb.walker           15                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.hits::processor.cores.core.data           14                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.hits::total           33                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.misses::processor.cores.core.data        13691                       # number of UpgradeReq misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.misses::total        13691                       # number of UpgradeReq misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.missLatency::processor.cores.core.data    309028998                       # number of UpgradeReq miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.missLatency::total    309028998                       # number of UpgradeReq miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.cores.core.mmu.dtb.walker            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.cores.core.mmu.itb.walker           15                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.cores.core.data        13705                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::total        13724                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.missRate::processor.cores.core.data     0.998978                       # miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.missRate::total     0.997595                       # miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.avgMissLatency::processor.cores.core.data 22571.689285                       # average UpgradeReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.avgMissLatency::total 22571.689285                       # average UpgradeReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::processor.cores.core.data        13691                       # number of UpgradeReq MSHR misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::total        13691                       # number of UpgradeReq MSHR misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::processor.cores.core.data    295337998                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::total    295337998                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::processor.cores.core.data     0.998978                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::total     0.997595                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::processor.cores.core.data 21571.689285                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::total 21571.689285                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.cores.core.data         4400                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total         4400                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.WritebackClean.hits::writebacks        33558                       # number of WritebackClean hits (Count)
system.cache_hierarchy.l2caches.WritebackClean.hits::total        33558                       # number of WritebackClean hits (Count)
system.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks        33558                       # number of WritebackClean accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackClean.accesses::total        33558                       # number of WritebackClean accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks        30680                       # number of WritebackDirty hits (Count)
system.cache_hierarchy.l2caches.WritebackDirty.hits::total        30680                       # number of WritebackDirty hits (Count)
system.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks        30680                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackDirty.accesses::total        30680                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2caches.prefetcher.demandMshrMisses         5801                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l2caches.prefetcher.pfIssued          630                       # number of hwpf issued (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUnused            4                       # number of HardPF blocks evicted w/o reference (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUseful          238                       # number of useful prefetch (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l2caches.prefetcher.accuracy     0.377778                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l2caches.prefetcher.coverage     0.039410                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInCache          129                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInMSHR          100                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l2caches.prefetcher.pfLate          229                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l2caches.prefetcher.pfIdentified          883                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l2caches.prefetcher.pfBufferHit          148                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l2caches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l2caches.prefetcher.pfRemovedDemand           61                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l2caches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l2caches.prefetcher.pfSpanPage          269                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l2caches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2caches.tags.tagsInUse  8191.176661                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l2caches.tags.totalRefs        16292                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l2caches.tags.sampledRefs         6303                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l2caches.tags.avgRefs     2.584801                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l2caches.tags.occupancies::writebacks   544.261843                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  2510.891006                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l2caches.prefetcher   433.167126                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.mmu.dtb.walker    57.172687                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.mmu.itb.walker    21.895317                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.inst  3448.809317                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.data  1174.979364                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.066438                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.306505                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l2caches.prefetcher     0.052877                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.006979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.002673                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.inst     0.420997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.data     0.143430                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::total     0.999899                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022         2759                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024         5433                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1022::4         2759                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::0           26                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::1           52                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::4         5352                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.336792                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.663208                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l2caches.tags.tagAccesses      2335541                       # Number of tag accesses (Count)
system.cache_hierarchy.l2caches.tags.dataAccesses      2335541                       # Number of data accesses (Count)
system.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.transDist::ReadReq         2377                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadResp        25448                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WriteReq         4400                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WriteResp         4400                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WritebackDirty         5612                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WritebackClean          335                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::CleanEvict        17401                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::UpgradeReq        14158                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::UpgradeResp          392                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadExReq          464                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadExResp          464                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadSharedReq        23071                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::InvalidateReq          576                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::InvalidateResp          107                       # Transaction distribution (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.iocache.mem_side_port::system.memory.mem_ctrl.port        39559                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.iocache.mem_side_port::total        39559                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.memory.mem_ctrl.port        30804                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_pic.pio         2200                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_tmr.pio          338                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.bridge.cpu_side_port        11016                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::total        44358                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount::total        83917                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.iocache.mem_side_port::system.memory.mem_ctrl.port       243520                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.iocache.mem_side_port::total       243520                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.memory.mem_ctrl.port       696832                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_pic.pio         4400                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_tmr.pio          676                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.bridge.cpu_side_port        22032                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::total       723940                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize::total       967460                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.snoops            15311                       # Total snoops (Count)
system.cache_hierarchy.membus.snoopTraffic       946496                       # Total snoop traffic (Byte)
system.cache_hierarchy.membus.snoopFanout::samples        45046                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::mean     0.434112                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::stdev     0.495645                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::0        25491     56.59%     56.59% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::1        19555     43.41%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::total        45046                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.reqLayer0.occupancy     67573985                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer4.occupancy      1100000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer4.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer5.occupancy       169000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer5.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer6.occupancy      9908000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer6.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.respLayer1.occupancy     37425500                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.respLayer2.occupancy     22920017                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.snoop_filter.totRequests        61617                       # Total number of requests made to the snoop filter. (Count)
system.cache_hierarchy.membus.snoop_filter.hitSingleRequests        37436                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.hitMultiRequests        18972                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
system.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.clint.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                 18836                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                18836                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 5040                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                5040                       # Transaction distribution (Count)
system.iobus.pktCount_system.lupio_blk.dma::system.cache_hierarchy.iocache.cpu_side_port        36736                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.lupio_blk.dma::total        36736                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lupio_blk.pio        11000                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lupio_rng.pio           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total        11016                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    47752                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.lupio_blk.dma::system.cache_hierarchy.iocache.cpu_side_port      1126400                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.lupio_blk.dma::total      1126400                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.lupio_blk.pio        22000                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.lupio_rng.pio           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total        22032                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                   1148432                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy             20817000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer1.occupancy              9900000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy                 8000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy            86770000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy             6616000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.lupio_blk.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_ipi.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_pic.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_rng.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_rtc.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_sys.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_tmr.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_tty.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.memory.mem_ctrl.avgPriority_writebacks::samples      5947.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples       552.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_cache_hierarchy.l2caches.prefetcher::samples       189.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_lupio_blk::samples      3544.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.mmu.dtb.walker::samples        55.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.mmu.itb.walker::samples        21.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples      3747.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.data::samples       586.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.memory.mem_ctrl.priorityMaxLatency 0.247079638500                       # per QoS priority maximum request to response latency (Second)
system.memory.mem_ctrl.numReadWriteTurnArounds          341                       # Number of turnarounds from READ to WRITE (Count)
system.memory.mem_ctrl.numWriteReadTurnArounds          341                       # Number of turnarounds from WRITE to READ (Count)
system.memory.mem_ctrl.numStayReadState         63259                       # Number of times bus staying in READ state (Count)
system.memory.mem_ctrl.numStayWriteState         5630                       # Number of times bus staying in WRITE state (Count)
system.memory.mem_ctrl.readReqs                  8746                       # Number of read requests accepted (Count)
system.memory.mem_ctrl.writeReqs                 5947                       # Number of write requests accepted (Count)
system.memory.mem_ctrl.readBursts                8746                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.memory.mem_ctrl.writeBursts               5947                       # Number of controller write bursts, including those merged in the write queue (Count)
system.memory.mem_ctrl.servicedByWrQ               52                       # Number of controller read bursts serviced by the write queue (Count)
system.memory.mem_ctrl.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
system.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.memory.mem_ctrl.avgRdQLen                10.18                       # Average read queue length when enqueuing ((Count/Tick))
system.memory.mem_ctrl.avgWrQLen                23.94                       # Average write queue length when enqueuing ((Count/Tick))
system.memory.mem_ctrl.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
system.memory.mem_ctrl.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
system.memory.mem_ctrl.readPktSize::0               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::1               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::2               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::3               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::4               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::5               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::6            8746                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::0              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::1              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::2              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::3              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::4              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::5              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::6           5947                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.rdQLenPdf::0              3748                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::1              1178                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::2               477                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::3               362                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::4               326                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::5               293                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::6               283                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::7               271                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::8               262                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::9               258                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::10              252                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::11              249                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::12              247                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::13              239                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::14              240                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::15                4                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::16                2                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::17                1                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::18                1                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::19                1                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::15              116                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::16              126                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::17              257                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::18              312                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::19              326                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::20              347                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::21              340                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::22              338                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::23              348                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::24              350                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::25              364                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::26              398                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::27              373                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::28              365                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::29              483                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::30              367                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::31              347                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::32              341                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::33                9                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::34                3                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::35                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::36                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::37                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::38               31                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::39                2                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::40                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdPerTurnAround::samples          341                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::mean    25.521994                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::stdev   124.645911                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::0-127          338     99.12%     99.12% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::128-255            1      0.29%     99.41% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::768-895            1      0.29%     99.71% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::2176-2303            1      0.29%    100.00% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::total          341                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.wrPerTurnAround::samples          341                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::mean    17.489736                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::gmean    17.315243                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::stdev     2.845644                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::16          209     61.29%     61.29% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::17            2      0.59%     61.88% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::18           62     18.18%     80.06% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::19           25      7.33%     87.39% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::20           13      3.81%     91.20% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::21           11      3.23%     94.43% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::22            2      0.59%     95.01% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::23            6      1.76%     96.77% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::24            2      0.59%     97.36% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::25            1      0.29%     97.65% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::27            1      0.29%     97.95% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::28            2      0.59%     98.53% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::29            1      0.29%     98.83% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::31            2      0.59%     99.41% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::34            1      0.29%     99.71% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::41            1      0.29%    100.00% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::total          341                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.bytesReadWrQ              3328                       # Total number of bytes read from write queue (Byte)
system.memory.mem_ctrl.bytesReadSys            559744                       # Total read bytes from the system interface side (Byte)
system.memory.mem_ctrl.bytesWrittenSys         380608                       # Total written bytes from the system interface side (Byte)
system.memory.mem_ctrl.avgRdBWSys        3298951.96226536                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.memory.mem_ctrl.avgWrBWSys        2243181.71959663                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.memory.mem_ctrl.totGap            169673182000                       # Total gap between requests (Tick)
system.memory.mem_ctrl.avgGap             11547892.33                       # Average gap between requests ((Tick/Count))
system.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher        35328                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2caches.prefetcher        12096                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::lupio_blk       226816                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.mmu.dtb.walker         3520                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.mmu.itb.walker         1344                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst       239808                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.data        37504                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorWriteBytes::writebacks       381696                       # Per-requestor bytes write to memory (Byte)
system.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 208211.923527381558                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2caches.prefetcher 71289.952077309994                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::lupio_blk 1336780.900327971438                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.mmu.dtb.walker 20745.753250010843                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.mmu.itb.walker 7921.105786367776                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst 1413351.589596193284                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.data 221036.570991024608                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorWriteRate::writebacks 2249594.043328448664                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher          555                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2caches.prefetcher          190                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::lupio_blk         3558                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.mmu.dtb.walker           55                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.mmu.itb.walker           21                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst         3749                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.data          618                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorWriteAccesses::writebacks         5947                       # Per-requestor write serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher     31999541                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2caches.prefetcher     10840692                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::lupio_blk    228847500                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.mmu.dtb.walker      2055750                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.mmu.itb.walker       779000                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst    125769751                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.data     25485751                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorWriteTotalLat::writebacks 3932723647266                       # Per-requestor write total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     57656.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2caches.prefetcher     57056.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::lupio_blk     64319.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.mmu.dtb.walker     37377.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.mmu.itb.walker     37095.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst     33547.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.data     41239.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorWriteAvgLat::writebacks 661295383.77                       # Per-requestor write average memory access latency ((Tick/Count))
system.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher        35520                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2caches.prefetcher        12160                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::lupio_blk       227712                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.mmu.dtb.walker         3520                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.mmu.itb.walker         1344                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst       239936                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.data        39552                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::total       559744                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst       239936                       # Number of instructions bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesInstRead::total       239936                       # Number of instructions bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesWritten::writebacks       359168                       # Number of bytes written to this memory (Byte)
system.memory.mem_ctrl.dram.bytesWritten::total       359168                       # Number of bytes written to this memory (Byte)
system.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches.prefetcher          555                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2caches.prefetcher          190                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::lupio_blk         3558                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.mmu.dtb.walker           55                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.mmu.itb.walker           21                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.inst         3749                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.data          618                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::total         8746                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numWrites::writebacks         5612                       # Number of write requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numWrites::total         5612                       # Number of write requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher       209344                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2caches.prefetcher        71667                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::lupio_blk      1342062                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.mmu.dtb.walker        20746                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.mmu.itb.walker         7921                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst      1414106                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.data       233107                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::total      3298952                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst      1414106                       # Instruction read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwInstRead::total      1414106                       # Instruction read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwWrite::writebacks      2116821                       # Write bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwWrite::total      2116821                       # Write bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::writebacks      2116821                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher       209344                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2caches.prefetcher        71667                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::lupio_blk      1342062                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.mmu.dtb.walker        20746                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.mmu.itb.walker         7921                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst      1414106                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.data       233107                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::total      5415773                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.readBursts           8694                       # Number of DRAM read bursts (Count)
system.memory.mem_ctrl.dram.writeBursts          5964                       # Number of DRAM write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::0          354                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::1          309                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::2          433                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::3          383                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::4         3894                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::5          272                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::6          387                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::7          351                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::8          396                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::9          254                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::10          225                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::11          296                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::12          282                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::13          326                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::14          285                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::15          247                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::0          442                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::1          381                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::2          346                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::3          488                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::4          456                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::5          324                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::6          343                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::7          311                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::8          356                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::9          324                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::10          428                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::11          334                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::12          345                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::13          328                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::14          383                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::15          375                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.totQLat         262765485                       # Total ticks spent queuing (Tick)
system.memory.mem_ctrl.dram.totBusLat        43470000                       # Total ticks spent in databus transfers (Tick)
system.memory.mem_ctrl.dram.totMemAccLat    425777985                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.memory.mem_ctrl.dram.avgQLat          30223.77                       # Average queueing delay per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.avgBusLat         5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.avgMemAccLat     48973.77                       # Average memory access latency per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.readRowHits          7031                       # Number of row buffer hits during reads (Count)
system.memory.mem_ctrl.dram.writeRowHits         3626                       # Number of row buffer hits during writes (Count)
system.memory.mem_ctrl.dram.readRowHitRate        80.87                       # Row buffer hit rate for reads (Ratio)
system.memory.mem_ctrl.dram.writeRowHitRate        60.80                       # Row buffer hit rate for writes (Ratio)
system.memory.mem_ctrl.dram.bytesPerActivate::samples         3994                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::mean   234.720080                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::gmean   150.860463                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::stdev   257.558873                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::0-127         1597     39.98%     39.98% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::128-255         1190     29.79%     69.78% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::256-383          455     11.39%     81.17% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::384-511          224      5.61%     86.78% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::512-639          117      2.93%     89.71% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::640-767           61      1.53%     91.24% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::768-895           42      1.05%     92.29% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::896-1023          262      6.56%     98.85% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           46      1.15%    100.00% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::total         3994                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesRead          556416                       # Total bytes read (Byte)
system.memory.mem_ctrl.dram.bytesWritten       381696                       # Total bytes written (Byte)
system.memory.mem_ctrl.dram.avgRdBW          3.279338                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.memory.mem_ctrl.dram.avgWrBW          2.249594                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.memory.mem_ctrl.dram.peakBW           12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.memory.mem_ctrl.dram.busUtil              0.04                       # Data bus utilization in percentage (Ratio)
system.memory.mem_ctrl.dram.busUtilRead          0.03                       # Data bus utilization in percentage for reads (Ratio)
system.memory.mem_ctrl.dram.busUtilWrite         0.02                       # Data bus utilization in percentage for writes (Ratio)
system.memory.mem_ctrl.dram.pageHitRate         72.70                       # Row buffer hit rate, read and write combined (Ratio)
system.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.memory.mem_ctrl.dram.rank0.actEnergy     15765120                       # Energy for activate commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.preEnergy      8356590                       # Energy for precharge commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.readEnergy     45588900                       # Energy for read commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.writeEnergy     16135020                       # Energy for write commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.refreshEnergy 13393620240.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.actBackEnergy   3345006240                       # Energy for active background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.preBackEnergy  62337744960                       # Energy for precharge background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.totalEnergy  79162217070                       # Total energy per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.averagePower   466.556768                       # Core power per rank (mW) (Watt)
system.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 162031665248                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   5665660000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT   1976092252                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.actEnergy     12809160                       # Energy for activate commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.preEnergy      6800640                       # Energy for precharge commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.readEnergy     16500540                       # Energy for read commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.writeEnergy     14997060                       # Energy for write commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.refreshEnergy 13393620240.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.actBackEnergy   2812129200                       # Energy for active background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.preBackEnergy  62786430720                       # Energy for precharge background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.totalEnergy  79043287560                       # Total energy per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.averagePower   465.855835                       # Core power per rank (mW) (Watt)
system.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 163204544750                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   5665660000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT    803212750                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.pic.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.numCycles       169673281                       # Number of cpu cycles simulated (Cycle)
system.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.processor.cores.core.instsAdded      288297452                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.processor.cores.core.nonSpecInstsAdded     10867069                       # Number of non-speculative instructions added to the IQ (Count)
system.processor.cores.core.instsIssued     283039862                       # Number of instructions issued (Count)
system.processor.cores.core.squashedInstsIssued        60408                       # Number of squashed instructions issued (Count)
system.processor.cores.core.squashedInstsExamined     50047942                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.processor.cores.core.squashedOperandsExamined     21669273                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.processor.cores.core.squashedNonSpecRemoved      2926149                       # Number of squashed non-spec instructions that were removed (Count)
system.processor.cores.core.numIssuedDist::samples    169541653                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::mean     1.669441                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::stdev     2.144896                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::0     80831719     47.68%     47.68% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::1     25525796     15.06%     62.73% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::2     14892431      8.78%     71.52% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::3     10524152      6.21%     77.72% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::4     13806806      8.14%     85.87% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::5     10995980      6.49%     92.35% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::6      6834812      4.03%     96.38% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::7      4098904      2.42%     98.80% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::8      2031053      1.20%    100.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::total    169541653                       # Number of insts issued each cycle (Count)
system.processor.cores.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::mlb            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntAlu       896101     14.53%     14.53% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntMult       685234     11.11%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntDiv           12      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatAdd            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatCmp            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatCvt            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMult            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMultAcc            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatDiv            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMisc            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatSqrt            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAdd            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAddAcc            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAlu            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdCmp            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdCvt            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMisc            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMult            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMultAcc            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShift            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShiftAcc            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdDiv            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSqrt            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatAdd            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatAlu            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatCmp            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatCvt            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatDiv            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMisc            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMult            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMultAcc            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatSqrt            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceAdd            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceAlu            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceCmp            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAes            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAesMix            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha1Hash            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha1Hash2            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha256Hash            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha256Hash2            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShaSigma2            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShaSigma3            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdPredAlu            0      0.00%     25.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::MemRead      2030586     32.94%     58.59% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::MemWrite      2535225     41.12%     99.71% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMemRead         8856      0.14%     99.85% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMemWrite         9136      0.15%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statIssuedInstType_0::No_OpClass      6814460      2.41%      2.41% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::mlb         3476      0.00%      2.41% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntAlu    175754742     62.10%     64.50% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntMult      2216408      0.78%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntDiv         1519      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatAdd            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatCvt           20      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMult           10      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAlu            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMisc            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMult            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShift            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAes            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::MemRead     55496144     19.61%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::MemWrite     42657989     15.07%     99.97% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMemRead        47542      0.02%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMemWrite        47552      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::total    283039862                       # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.issueRate        1.668146                       # Inst issue rate ((Count/Cycle))
system.processor.cores.core.fuBusy            6165150                       # FU busy when requested (Count)
system.processor.cores.core.fuBusyRate       0.021782                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.processor.cores.core.intInstQueueReads    741638694                       # Number of integer instruction queue reads (Count)
system.processor.cores.core.intInstQueueWrites    350272864                       # Number of integer instruction queue writes (Count)
system.processor.cores.core.intInstQueueWakeupAccesses    281220390                       # Number of integer instruction queue wakeup accesses (Count)
system.processor.cores.core.fpInstQueueReads       208241                       # Number of floating instruction queue reads (Count)
system.processor.cores.core.fpInstQueueWrites        95166                       # Number of floating instruction queue writes (Count)
system.processor.cores.core.fpInstQueueWakeupAccesses        95122                       # Number of floating instruction queue wakeup accesses (Count)
system.processor.cores.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
system.processor.cores.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
system.processor.cores.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.processor.cores.core.intAluAccesses    282277436                       # Number of integer alu accesses (Count)
system.processor.cores.core.fpAluAccesses       113116                       # Number of floating point alu accesses (Count)
system.processor.cores.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
system.processor.cores.core.numInsts        281558076                       # Number of executed instructions (Count)
system.processor.cores.core.numLoadInsts     53703996                       # Number of load instructions executed (Count)
system.processor.cores.core.numSquashedInsts      1461527                       # Number of squashed instructions skipped in execute (Count)
system.processor.cores.core.numSwp                  0                       # Number of swp insts executed (Count)
system.processor.cores.core.numNop                  0                       # Number of nop insts executed (Count)
system.processor.cores.core.numRefs          96943809                       # Number of memory reference insts executed (Count)
system.processor.cores.core.numBranches      42452141                       # Number of branches executed (Count)
system.processor.cores.core.numStoreInsts     43239813                       # Number of stores executed (Count)
system.processor.cores.core.numRate          1.659413                       # Inst execution rate ((Count/Cycle))
system.processor.cores.core.timesIdled           4551                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.processor.cores.core.idleCycles         131628                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.processor.cores.core.committedInsts    248553841                       # Number of Instructions Simulated (Count)
system.processor.cores.core.committedOps    249116579                       # Number of Ops (including micro ops) Simulated (Count)
system.processor.cores.core.cpi              0.682642                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.processor.cores.core.totalCpi         0.682642                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.processor.cores.core.ipc              1.464897                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.processor.cores.core.totalIpc         1.464897                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.processor.cores.core.intRegfileReads    307572722                       # Number of integer regfile reads (Count)
system.processor.cores.core.intRegfileWrites    208370922                       # Number of integer regfile writes (Count)
system.processor.cores.core.fpRegfileReads        47582                       # Number of floating regfile reads (Count)
system.processor.cores.core.fpRegfileWrites        47560                       # Number of floating regfile writes (Count)
system.processor.cores.core.miscRegfileReads   2115213499                       # number of misc regfile reads (Count)
system.processor.cores.core.miscRegfileWrites        99664                       # number of misc regfile writes (Count)
system.processor.cores.core.MemDepUnit__0.insertedLoads     58399654                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__0.insertedStores     48760056                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__0.conflictingLoads     31185082                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__0.conflictingStores     19301862                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.branchPred.lookups     56455037                       # Number of BP lookups (Count)
system.processor.cores.core.branchPred.condPredicted     17094524                       # Number of conditional branches predicted (Count)
system.processor.cores.core.branchPred.condIncorrect       191071                       # Number of conditional branches incorrect (Count)
system.processor.cores.core.branchPred.BTBLookups      7468169                       # Number of BTB lookups (Count)
system.processor.cores.core.branchPred.BTBHits      7404494                       # Number of BTB hits (Count)
system.processor.cores.core.branchPred.BTBHitRatio     0.991474                       # BTB Hit Ratio (Ratio)
system.processor.cores.core.branchPred.RASUsed     18808614                       # Number of times the RAS was used to get a target. (Count)
system.processor.cores.core.branchPred.RASIncorrect        14270                       # Number of incorrect RAS predictions. (Count)
system.processor.cores.core.branchPred.indirectLookups     20190209                       # Number of indirect predictor lookups. (Count)
system.processor.cores.core.branchPred.indirectHits     19692277                       # Number of indirect target hits. (Count)
system.processor.cores.core.branchPred.indirectMisses       497932                       # Number of indirect misses. (Count)
system.processor.cores.core.branchPred.indirectMispredicted        57371                       # Number of mispredicted indirect branches. (Count)
system.processor.cores.core.commit.commitSquashedInsts     49975247                       # The number of squashed insts skipped by commit (Count)
system.processor.cores.core.commit.commitNonSpecStalls      7940920                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.processor.cores.core.commit.branchMispredicts       181849                       # The number of times a branch was mispredicted (Count)
system.processor.cores.core.commit.numCommittedDist::samples    162529102                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::mean     1.532751                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::stdev     2.439861                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::0     84907230     52.24%     52.24% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::1     37006008     22.77%     75.01% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::2      4737537      2.91%     77.92% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::3      7650730      4.71%     82.63% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::4      6432294      3.96%     86.59% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::5      4437022      2.73%     89.32% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::6      3115096      1.92%     91.24% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::7       867035      0.53%     91.77% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::8     13376150      8.23%    100.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::total    162529102                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.instsCommitted    248553841                       # Number of instructions committed (Count)
system.processor.cores.core.commit.opsCommitted    249116579                       # Number of ops (including micro ops) committed (Count)
system.processor.cores.core.commit.memRefs     86909347                       # Number of memory references committed (Count)
system.processor.cores.core.commit.loads     45807398                       # Number of loads committed (Count)
system.processor.cores.core.commit.amos       1125488                       # Number of atomic instructions committed (Count)
system.processor.cores.core.commit.membars      2253154                       # Number of memory barriers committed (Count)
system.processor.cores.core.commit.branches     36820784                       # Number of branches committed (Count)
system.processor.cores.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.processor.cores.core.commit.floating        95100                       # Number of committed floating point instructions. (Count)
system.processor.cores.core.commit.integer    246769790                       # Number of committed integer instructions. (Count)
system.processor.cores.core.commit.functionCalls     13071043                       # Number of function calls committed. (Count)
system.processor.cores.core.commit.committedInstType_0::No_OpClass      6812461      2.73%      2.73% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::mlb         2970      0.00%      2.74% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntAlu    153191352     61.49%     64.23% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntMult      2200424      0.88%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntDiv         1480      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatAdd            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatCvt           20      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMult           10      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAlu            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMisc            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMult            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShift            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAes            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.11% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::MemRead     46883861     18.82%     83.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::MemWrite     39928931     16.03%     99.96% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMemRead        47540      0.02%     99.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMemWrite        47530      0.02%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::total    249116579                       # Class of committed instruction (Count)
system.processor.cores.core.commit.commitEligibleSamples     13376150                       # number cycles where commit BW limit reached (Cycle)
system.processor.cores.core.decode.idleCycles      7187437                       # Number of cycles decode is idle (Cycle)
system.processor.cores.core.decode.blockedCycles    116368963                       # Number of cycles decode is blocked (Cycle)
system.processor.cores.core.decode.runCycles     36718206                       # Number of cycles decode is running (Cycle)
system.processor.cores.core.decode.unblockCycles      7934117                       # Number of cycles decode is unblocking (Cycle)
system.processor.cores.core.decode.squashCycles      1332930                       # Number of cycles decode is squashing (Cycle)
system.processor.cores.core.decode.branchResolved      5660578                       # Number of times decode resolved a branch (Count)
system.processor.cores.core.decode.branchMispred        10960                       # Number of times decode detected a branch misprediction (Count)
system.processor.cores.core.decode.decodedInsts    310204891                       # Number of instructions handled by decode (Count)
system.processor.cores.core.decode.squashedInsts        46988                       # Number of squashed instructions handled by decode (Count)
system.processor.cores.core.fetch.icacheStallCycles      1631168                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.processor.cores.core.fetch.insts     360188005                       # Number of instructions fetch has processed (Count)
system.processor.cores.core.fetch.branches     56455037                       # Number of branches that fetch encountered (Count)
system.processor.cores.core.fetch.predictedBranches     45905385                       # Number of branches that fetch has predicted taken (Count)
system.processor.cores.core.fetch.cycles    166473692                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.processor.cores.core.fetch.squashCycles      2686900                       # Number of cycles fetch has spent squashing (Cycle)
system.processor.cores.core.fetch.tlbCycles        37304                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.processor.cores.core.fetch.miscStallCycles        31645                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.processor.cores.core.fetch.pendingTrapStallCycles        24394                       # Number of stall cycles due to pending traps (Cycle)
system.processor.cores.core.fetch.cacheLines     58173203                       # Number of cache lines fetched (Count)
system.processor.cores.core.fetch.icacheSquashes        16119                       # Number of outstanding Icache misses that were squashed (Count)
system.processor.cores.core.fetch.tlbSquashes          751                       # Number of outstanding ITLB misses that were squashed (Count)
system.processor.cores.core.fetch.nisnDist::samples    169541653                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::mean     2.127896                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::stdev     2.897985                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::0     94241195     55.59%     55.59% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::1      9648449      5.69%     61.28% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::2      9109265      5.37%     66.65% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::3      5022270      2.96%     69.61% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::4     13374610      7.89%     77.50% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::5      5910165      3.49%     80.99% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::6     10972732      6.47%     87.46% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::7      1156180      0.68%     88.14% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::8     20106787     11.86%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::total    169541653                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.branchRate     0.332728                       # Number of branch fetches per cycle (Ratio)
system.processor.cores.core.fetch.rate       2.122833                       # Number of inst fetches per cycle ((Count/Cycle))
system.processor.cores.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
system.processor.cores.core.iew.squashCycles      1332930                       # Number of cycles IEW is squashing (Cycle)
system.processor.cores.core.iew.blockCycles      5737943                       # Number of cycles IEW is blocking (Cycle)
system.processor.cores.core.iew.unblockCycles        14323                       # Number of cycles IEW is unblocking (Cycle)
system.processor.cores.core.iew.dispatchedInsts    299164521                       # Number of instructions dispatched to IQ (Count)
system.processor.cores.core.iew.dispSquashedInsts        18229                       # Number of squashed instructions skipped by dispatch (Count)
system.processor.cores.core.iew.dispLoadInsts     58399654                       # Number of dispatched load instructions (Count)
system.processor.cores.core.iew.dispStoreInsts     48760056                       # Number of dispatched store instructions (Count)
system.processor.cores.core.iew.dispNonSpecInsts      7442715                       # Number of dispatched non-speculative instructions (Count)
system.processor.cores.core.iew.iqFullEvents         2999                       # Number of times the IQ has become full, causing a stall (Count)
system.processor.cores.core.iew.lsqFullEvents         8529                       # Number of times the LSQ has become full, causing a stall (Count)
system.processor.cores.core.iew.memOrderViolationEvents      1156779                       # Number of memory order violations (Count)
system.processor.cores.core.iew.predictedTakenIncorrect        90081                       # Number of branches that were predicted taken incorrectly (Count)
system.processor.cores.core.iew.predictedNotTakenIncorrect       171177                       # Number of branches that were predicted not taken incorrectly (Count)
system.processor.cores.core.iew.branchMispredicts       261258                       # Number of branch mispredicts detected at execute (Count)
system.processor.cores.core.iew.instsToCommit    281436696                       # Cumulative count of insts sent to commit (Count)
system.processor.cores.core.iew.writebackCount    281315512                       # Cumulative count of insts written-back (Count)
system.processor.cores.core.iew.producerInst    179548688                       # Number of instructions producing a value (Count)
system.processor.cores.core.iew.consumerInst    271647578                       # Number of instructions consuming a value (Count)
system.processor.cores.core.iew.wbRate       1.657984                       # Insts written-back per cycle ((Count/Cycle))
system.processor.cores.core.iew.wbFanout     0.660962                       # Average fanout of values written-back ((Count/Count))
system.processor.cores.core.lsq0.forwLoads     18927958                       # Number of loads that had data forwarded from stores (Count)
system.processor.cores.core.lsq0.squashedLoads     12592256                       # Number of loads squashed (Count)
system.processor.cores.core.lsq0.ignoredResponses         1701                       # Number of memory responses ignored because the instruction is squashed (Count)
system.processor.cores.core.lsq0.memOrderViolation      1156779                       # Number of memory ordering violations (Count)
system.processor.cores.core.lsq0.squashedStores      7658107                       # Number of stores squashed (Count)
system.processor.cores.core.lsq0.rescheduledLoads         7356                       # Number of loads that were rescheduled (Count)
system.processor.cores.core.lsq0.blockedByCache        12317                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.processor.cores.core.lsq0.loadToUse::samples     45807398                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::mean     2.300598                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::stdev     1.147754                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::0-9     45766108     99.91%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::10-19        32122      0.07%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::20-29         1898      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::30-39          843      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::40-49         1036      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::50-59         1795      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::60-69         1759      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::70-79          418      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::80-89           54      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::90-99           16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::100-109            3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::110-119            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::120-129            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::130-139         1206      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::140-149            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::150-159           12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::160-169           60      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::180-189           12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::190-199            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::200-209            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::220-229           14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::230-239            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::240-249           10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::270-279            6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::280-289            9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::290-299            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::overflows            6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::max_value          316                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::total     45807398                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.mmu.dtb.readHits     53671048                       # read hits (Count)
system.processor.cores.core.mmu.dtb.readMisses        16251                       # read misses (Count)
system.processor.cores.core.mmu.dtb.readAccesses     53687299                       # read accesses (Count)
system.processor.cores.core.mmu.dtb.writeHits     43239852                       # write hits (Count)
system.processor.cores.core.mmu.dtb.writeMisses         4057                       # write misses (Count)
system.processor.cores.core.mmu.dtb.writeAccesses     43243909                       # write accesses (Count)
system.processor.cores.core.mmu.dtb.hits     96910900                       # Total TLB (read and write) hits (Count)
system.processor.cores.core.mmu.dtb.misses        20308                       # Total TLB (read and write) misses (Count)
system.processor.cores.core.mmu.dtb.accesses     96931208                       # Total TLB (read and write) accesses (Count)
system.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.mmu.itb.readHits     58173798                       # read hits (Count)
system.processor.cores.core.mmu.itb.readMisses         9232                       # read misses (Count)
system.processor.cores.core.mmu.itb.readAccesses     58183030                       # read accesses (Count)
system.processor.cores.core.mmu.itb.writeHits            0                       # write hits (Count)
system.processor.cores.core.mmu.itb.writeMisses            0                       # write misses (Count)
system.processor.cores.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.processor.cores.core.mmu.itb.hits     58173798                       # Total TLB (read and write) hits (Count)
system.processor.cores.core.mmu.itb.misses         9232                       # Total TLB (read and write) misses (Count)
system.processor.cores.core.mmu.itb.accesses     58183030                       # Total TLB (read and write) accesses (Count)
system.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.power_state.pwrStateResidencyTicks::ON 286054770000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.rename.squashCycles      1332930                       # Number of cycles rename is squashing (Cycle)
system.processor.cores.core.rename.idleCycles     10542971                       # Number of cycles rename is idle (Cycle)
system.processor.cores.core.rename.blockCycles      5822933                       # Number of cycles rename is blocking (Cycle)
system.processor.cores.core.rename.serializeStallCycles    102804031                       # count of cycles rename stalled for serializing inst (Cycle)
system.processor.cores.core.rename.runCycles     41282443                       # Number of cycles rename is running (Cycle)
system.processor.cores.core.rename.unblockCycles      7756345                       # Number of cycles rename is unblocking (Cycle)
system.processor.cores.core.rename.renamedInsts    300629500                       # Number of instructions processed by rename (Count)
system.processor.cores.core.rename.ROBFullEvents          298                       # Number of times rename has blocked due to ROB full (Count)
system.processor.cores.core.rename.IQFullEvents      1691052                       # Number of times rename has blocked due to IQ full (Count)
system.processor.cores.core.rename.LQFullEvents       184855                       # Number of times rename has blocked due to LQ full (Count)
system.processor.cores.core.rename.SQFullEvents       151965                       # Number of times rename has blocked due to SQ full (Count)
system.processor.cores.core.rename.renamedOperands    220343372                       # Number of destination operands rename has renamed (Count)
system.processor.cores.core.rename.lookups    339471833                       # Number of register rename lookups that rename has made (Count)
system.processor.cores.core.rename.intLookups    330043891                       # Number of integer rename lookups (Count)
system.processor.cores.core.rename.fpLookups        47589                       # Number of floating rename lookups (Count)
system.processor.cores.core.rename.committedMaps    183137871                       # Number of HB maps that are committed (Count)
system.processor.cores.core.rename.undoneMaps     37205501                       # Number of HB maps that are undone due to squashing (Count)
system.processor.cores.core.rename.serializing      5744400                       # count of serializing insts renamed (Count)
system.processor.cores.core.rename.tempSerializing      5752532                       # count of temporary serializing insts renamed (Count)
system.processor.cores.core.rename.skidInsts     32520173                       # count of insts added to the skid buffer (Count)
system.processor.cores.core.rob.reads       448224740                       # The number of ROB reads (Count)
system.processor.cores.core.rob.writes      605209050                       # The number of ROB writes (Count)
system.processor.cores.core.thread_0.numInsts    248553841                       # Number of Instructions committed (Count)
system.processor.cores.core.thread_0.numOps    249116579                       # Number of Ops committed (Count)
system.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
