// Seed: 2222505678
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  static logic id_5, id_6;
  wire id_7;
  assign id_6[-1] = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  assign id_3 = id_1;
  assign id_2 = id_2;
  assign id_3[1] = id_2 + 1;
  generate
    wire id_5;
    ;
  endgenerate
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  wire id_6;
  ;
endmodule
