part=xcu200-fsgd2104-2-e

[hls]
flow_target=vitis
package.output.format=xo
package.output.syn=false
syn.top=whfast_kernel
clock=3.33333ns
clock_uncertainty=0.1ns
csim.code_analyzer=0
syn.compile.pragma_strict_mode=1
syn.rtl.mult_keep_attribute=0
vivado.report_level=2
tb.file=/home/abeane/Projects/WHFastFPGA/hw/src/test/whfast_kernel_test.cpp
tb.file=/home/abeane/Projects/WHFastFPGA/hw/src/test/golden
syn.file=/home/abeane/Projects/WHFastFPGA/hw/src/kernel/interaction.cpp
syn.file=/home/abeane/Projects/WHFastFPGA/hw/src/kernel/jump.cpp
syn.file=/home/abeane/Projects/WHFastFPGA/hw/src/kernel/kepler.cpp
syn.file=/home/abeane/Projects/WHFastFPGA/hw/src/kernel/whfast_kernel.cpp
syn.file=/home/abeane/Projects/WHFastFPGA/hw/include/interaction.h
syn.file=/home/abeane/Projects/WHFastFPGA/hw/include/jump.h
syn.file=/home/abeane/Projects/WHFastFPGA/hw/include/kepler.h
syn.file=/home/abeane/Projects/WHFastFPGA/hw/include/whfast.h
tb.cflags=-I/home/abeane/Projects/WHFastFPGA/hw/include
syn.cflags=-I/home/abeane/Projects/WHFastFPGA/hw/include