VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN gcd ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 30.970 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 30.800 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 61940 61600 ) ;

ROW CORE_ROW_0 FreePDK45_38x28_10R_NP_162NW_34O 0 0 FS DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_1 FreePDK45_38x28_10R_NP_162NW_34O 0 2800 N DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_2 FreePDK45_38x28_10R_NP_162NW_34O 0 5600 FS DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_3 FreePDK45_38x28_10R_NP_162NW_34O 0 8400 N DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_4 FreePDK45_38x28_10R_NP_162NW_34O 0 11200 FS DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_5 FreePDK45_38x28_10R_NP_162NW_34O 0 14000 N DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_6 FreePDK45_38x28_10R_NP_162NW_34O 0 16800 FS DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_7 FreePDK45_38x28_10R_NP_162NW_34O 0 19600 N DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_8 FreePDK45_38x28_10R_NP_162NW_34O 0 22400 FS DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_9 FreePDK45_38x28_10R_NP_162NW_34O 0 25200 N DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_10 FreePDK45_38x28_10R_NP_162NW_34O 0 28000 FS DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_11 FreePDK45_38x28_10R_NP_162NW_34O 0 30800 N DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_12 FreePDK45_38x28_10R_NP_162NW_34O 0 33600 FS DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_13 FreePDK45_38x28_10R_NP_162NW_34O 0 36400 N DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_14 FreePDK45_38x28_10R_NP_162NW_34O 0 39200 FS DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_15 FreePDK45_38x28_10R_NP_162NW_34O 0 42000 N DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_16 FreePDK45_38x28_10R_NP_162NW_34O 0 44800 FS DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_17 FreePDK45_38x28_10R_NP_162NW_34O 0 47600 N DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_18 FreePDK45_38x28_10R_NP_162NW_34O 0 50400 FS DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_19 FreePDK45_38x28_10R_NP_162NW_34O 0 53200 N DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_20 FreePDK45_38x28_10R_NP_162NW_34O 0 56000 FS DO 163 BY 1 STEP 380 0
 ;
ROW CORE_ROW_21 FreePDK45_38x28_10R_NP_162NW_34O 0 58800 N DO 163 BY 1 STEP 380 0
 ;

TRACKS Y 3340 DO 19 STEP 3200 LAYER metal10 ;
TRACKS X 3550 DO 18 STEP 3360 LAYER metal10 ;
TRACKS X 1870 DO 36 STEP 1680 LAYER metal9 ;
TRACKS Y 3340 DO 19 STEP 3200 LAYER metal9 ;
TRACKS Y 1820 DO 36 STEP 1680 LAYER metal8 ;
TRACKS X 1870 DO 36 STEP 1680 LAYER metal8 ;
TRACKS X 750 DO 110 STEP 560 LAYER metal7 ;
TRACKS Y 1820 DO 36 STEP 1680 LAYER metal7 ;
TRACKS Y 700 DO 109 STEP 560 LAYER metal6 ;
TRACKS X 750 DO 110 STEP 560 LAYER metal6 ;
TRACKS X 750 DO 110 STEP 560 LAYER metal5 ;
TRACKS Y 700 DO 109 STEP 560 LAYER metal5 ;
TRACKS Y 140 DO 220 STEP 280 LAYER metal4 ;
TRACKS X 750 DO 110 STEP 560 LAYER metal4 ;
TRACKS X 190 DO 163 STEP 380 LAYER metal3 ;
TRACKS Y 140 DO 220 STEP 280 LAYER metal3 ;
TRACKS Y 140 DO 220 STEP 280 LAYER metal2 ;
TRACKS X 190 DO 163 STEP 380 LAYER metal2 ;
TRACKS X 190 DO 163 STEP 380 LAYER metal1 ;
TRACKS Y 140 DO 220 STEP 280 LAYER metal1 ;

GCELLGRID X 60990 DO 2 STEP 950 ;
GCELLGRID X 190 DO 17 STEP 3800 ;
GCELLGRID X 0 DO 2 STEP 190 ;
GCELLGRID Y 58940 DO 2 STEP 2660 ;
GCELLGRID Y 140 DO 22 STEP 2800 ;
GCELLGRID Y 0 DO 2 STEP 140 ;

COMPONENTS 2 ;
    - _004_ DFF_X1 ;
    - _005_ DFF_X1 ;
END COMPONENTS

PINS 2 ;
- left_pin + NET _000_ + DIRECTION INPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + FIXED ( 0 50800 ) E ;
- right_pin + NET _002_ + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + FIXED ( 61940 40800 ) W ;
END PINS

NETS 3 ;
- _000_
  ( PIN left_pin ) ( _004_ D )
 ;
- _001_
  ( _004_ Q ) ( _005_ D )
 ;
- _002_
  ( _005_ Q ) ( PIN right_pin )
 ;


END NETS

END DESIGN
