<stg><name>kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5</name>


<trans_list>

<trans id="205" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten26"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 0, i7 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i4 0, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %VITIS_LOOP_20_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_20_6:0 %i = load i4 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_20_6:1 %indvar_flatten26_load = load i7 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="indvar_flatten26_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
VITIS_LOOP_20_6:2 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
VITIS_LOOP_20_6:3 %tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="5">
<![CDATA[
VITIS_LOOP_20_6:4 %zext_ln21 = zext i5 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_20_6:5 %add_ln21_10 = add i7 %tmp_s, i7 %zext_ln21

]]></Node>
<StgValue><ssdm name="add_ln21_10"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_20_6:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_20_6:7 %icmp_ln16 = icmp_eq  i7 %indvar_flatten26_load, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_20_6:8 %add_ln16_9 = add i7 %indvar_flatten26_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln16_9"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_20_6:9 %br_ln16 = br i1 %icmp_ln16, void %for.inc61, void %VITIS_LOOP_29_9.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc61:0 %j_load = load i4 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc61:1 %add_ln16 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc61:4 %icmp_ln17 = icmp_eq  i4 %j_load, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc61:5 %select_ln16 = select i1 %icmp_ln17, i4 0, i4 %j_load

]]></Node>
<StgValue><ssdm name="select_ln16"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc61:6 %tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln16, i3 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc61:7 %tmp_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln16, i1 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="5">
<![CDATA[
for.inc61:8 %zext_ln21_1 = zext i5 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc61:9 %add_ln21_11 = add i7 %tmp_7, i7 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="add_ln21_11"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc61:15 %select_ln16_2 = select i1 %icmp_ln17, i7 %add_ln21_11, i7 %add_ln21_10

]]></Node>
<StgValue><ssdm name="select_ln16_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="7">
<![CDATA[
for.inc61:16 %zext_ln21_2 = zext i7 %select_ln16_2

]]></Node>
<StgValue><ssdm name="zext_ln21_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:17 %C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln21_2

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:18 %C_load = load i7 %C_addr

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc61:19 %or_ln16 = or i7 %select_ln16_2, i7 1

]]></Node>
<StgValue><ssdm name="or_ln16"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="7">
<![CDATA[
for.inc61:20 %zext_ln21_3 = zext i7 %or_ln16

]]></Node>
<StgValue><ssdm name="zext_ln21_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:21 %C_addr_1 = getelementptr i32 %C, i64 0, i64 %zext_ln21_3

]]></Node>
<StgValue><ssdm name="C_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:22 %C_load_1 = load i7 %C_addr_1

]]></Node>
<StgValue><ssdm name="C_load_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="4">
<![CDATA[
for.inc61:57 %zext_ln21_12 = zext i4 %select_ln16

]]></Node>
<StgValue><ssdm name="zext_ln21_12"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc61:73 %add_ln21_16 = add i7 %zext_ln21_12, i7 50

]]></Node>
<StgValue><ssdm name="add_ln21_16"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="7">
<![CDATA[
for.inc61:74 %zext_ln21_19 = zext i7 %add_ln21_16

]]></Node>
<StgValue><ssdm name="zext_ln21_19"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:75 %D_addr_5 = getelementptr i32 %D, i64 0, i64 %zext_ln21_19

]]></Node>
<StgValue><ssdm name="D_addr_5"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc61:76 %add_ln21_17 = add i7 %zext_ln21_12, i7 60

]]></Node>
<StgValue><ssdm name="add_ln21_17"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="7">
<![CDATA[
for.inc61:77 %zext_ln21_20 = zext i7 %add_ln21_17

]]></Node>
<StgValue><ssdm name="zext_ln21_20"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:78 %D_addr_6 = getelementptr i32 %D, i64 0, i64 %zext_ln21_20

]]></Node>
<StgValue><ssdm name="D_addr_6"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:103 %D_load_5 = load i7 %D_addr_5

]]></Node>
<StgValue><ssdm name="D_load_5"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:105 %D_load_6 = load i7 %D_addr_6

]]></Node>
<StgValue><ssdm name="D_load_6"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61:125 %store_ln17 = store i7 %add_ln16_9, i7 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:18 %C_load = load i7 %C_addr

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:22 %C_load_1 = load i7 %C_addr_1

]]></Node>
<StgValue><ssdm name="C_load_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc61:35 %add_ln16_4 = add i7 %select_ln16_2, i7 5

]]></Node>
<StgValue><ssdm name="add_ln16_4"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="7">
<![CDATA[
for.inc61:36 %zext_ln21_7 = zext i7 %add_ln16_4

]]></Node>
<StgValue><ssdm name="zext_ln21_7"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:37 %C_addr_5 = getelementptr i32 %C, i64 0, i64 %zext_ln21_7

]]></Node>
<StgValue><ssdm name="C_addr_5"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:38 %C_load_5 = load i7 %C_addr_5

]]></Node>
<StgValue><ssdm name="C_load_5"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc61:39 %add_ln16_5 = add i7 %select_ln16_2, i7 6

]]></Node>
<StgValue><ssdm name="add_ln16_5"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="7">
<![CDATA[
for.inc61:40 %zext_ln21_8 = zext i7 %add_ln16_5

]]></Node>
<StgValue><ssdm name="zext_ln21_8"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:41 %C_addr_6 = getelementptr i32 %C, i64 0, i64 %zext_ln21_8

]]></Node>
<StgValue><ssdm name="C_addr_6"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:42 %C_load_6 = load i7 %C_addr_6

]]></Node>
<StgValue><ssdm name="C_load_6"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="4">
<![CDATA[
for.inc61:56 %j_1_cast = zext i4 %select_ln16

]]></Node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="4">
<![CDATA[
for.inc61:59 %zext_ln21_14 = zext i4 %select_ln16

]]></Node>
<StgValue><ssdm name="zext_ln21_14"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:60 %D_addr = getelementptr i32 %D, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="D_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc61:61 %add_ln21_12 = add i5 %zext_ln21_14, i5 10

]]></Node>
<StgValue><ssdm name="add_ln21_12"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="5">
<![CDATA[
for.inc61:62 %zext_ln21_15 = zext i5 %add_ln21_12

]]></Node>
<StgValue><ssdm name="zext_ln21_15"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:63 %D_addr_1 = getelementptr i32 %D, i64 0, i64 %zext_ln21_15

]]></Node>
<StgValue><ssdm name="D_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:93 %D_load = load i7 %D_addr

]]></Node>
<StgValue><ssdm name="D_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:95 %D_load_1 = load i7 %D_addr_1

]]></Node>
<StgValue><ssdm name="D_load_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:103 %D_load_5 = load i7 %D_addr_5

]]></Node>
<StgValue><ssdm name="D_load_5"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:105 %D_load_6 = load i7 %D_addr_6

]]></Node>
<StgValue><ssdm name="D_load_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="78" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc61:23 %add_ln16_1 = add i7 %select_ln16_2, i7 2

]]></Node>
<StgValue><ssdm name="add_ln16_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="7">
<![CDATA[
for.inc61:24 %zext_ln21_4 = zext i7 %add_ln16_1

]]></Node>
<StgValue><ssdm name="zext_ln21_4"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:25 %C_addr_2 = getelementptr i32 %C, i64 0, i64 %zext_ln21_4

]]></Node>
<StgValue><ssdm name="C_addr_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:26 %C_load_2 = load i7 %C_addr_2

]]></Node>
<StgValue><ssdm name="C_load_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc61:27 %add_ln16_2 = add i7 %select_ln16_2, i7 3

]]></Node>
<StgValue><ssdm name="add_ln16_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="7">
<![CDATA[
for.inc61:28 %zext_ln21_5 = zext i7 %add_ln16_2

]]></Node>
<StgValue><ssdm name="zext_ln21_5"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:29 %C_addr_3 = getelementptr i32 %C, i64 0, i64 %zext_ln21_5

]]></Node>
<StgValue><ssdm name="C_addr_3"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:30 %C_load_3 = load i7 %C_addr_3

]]></Node>
<StgValue><ssdm name="C_load_3"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:38 %C_load_5 = load i7 %C_addr_5

]]></Node>
<StgValue><ssdm name="C_load_5"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:42 %C_load_6 = load i7 %C_addr_6

]]></Node>
<StgValue><ssdm name="C_load_6"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="4">
<![CDATA[
for.inc61:58 %zext_ln21_13 = zext i4 %select_ln16

]]></Node>
<StgValue><ssdm name="zext_ln21_13"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc61:64 %add_ln21_13 = add i6 %zext_ln21_13, i6 20

]]></Node>
<StgValue><ssdm name="add_ln21_13"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="6">
<![CDATA[
for.inc61:65 %zext_ln21_16 = zext i6 %add_ln21_13

]]></Node>
<StgValue><ssdm name="zext_ln21_16"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:66 %D_addr_2 = getelementptr i32 %D, i64 0, i64 %zext_ln21_16

]]></Node>
<StgValue><ssdm name="D_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc61:67 %add_ln21_14 = add i6 %zext_ln21_13, i6 30

]]></Node>
<StgValue><ssdm name="add_ln21_14"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="6">
<![CDATA[
for.inc61:68 %zext_ln21_17 = zext i6 %add_ln21_14

]]></Node>
<StgValue><ssdm name="zext_ln21_17"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:69 %D_addr_3 = getelementptr i32 %D, i64 0, i64 %zext_ln21_17

]]></Node>
<StgValue><ssdm name="D_addr_3"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:93 %D_load = load i7 %D_addr

]]></Node>
<StgValue><ssdm name="D_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:95 %D_load_1 = load i7 %D_addr_1

]]></Node>
<StgValue><ssdm name="D_load_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:97 %D_load_2 = load i7 %D_addr_2

]]></Node>
<StgValue><ssdm name="D_load_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:99 %D_load_3 = load i7 %D_addr_3

]]></Node>
<StgValue><ssdm name="D_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="99" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:26 %C_load_2 = load i7 %C_addr_2

]]></Node>
<StgValue><ssdm name="C_load_2"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:30 %C_load_3 = load i7 %C_addr_3

]]></Node>
<StgValue><ssdm name="C_load_3"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc61:31 %add_ln16_3 = add i7 %select_ln16_2, i7 4

]]></Node>
<StgValue><ssdm name="add_ln16_3"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="7">
<![CDATA[
for.inc61:32 %zext_ln21_6 = zext i7 %add_ln16_3

]]></Node>
<StgValue><ssdm name="zext_ln21_6"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:33 %C_addr_4 = getelementptr i32 %C, i64 0, i64 %zext_ln21_6

]]></Node>
<StgValue><ssdm name="C_addr_4"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:34 %C_load_4 = load i7 %C_addr_4

]]></Node>
<StgValue><ssdm name="C_load_4"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc61:43 %add_ln16_6 = add i7 %select_ln16_2, i7 7

]]></Node>
<StgValue><ssdm name="add_ln16_6"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="7">
<![CDATA[
for.inc61:44 %zext_ln21_9 = zext i7 %add_ln16_6

]]></Node>
<StgValue><ssdm name="zext_ln21_9"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:45 %C_addr_7 = getelementptr i32 %C, i64 0, i64 %zext_ln21_9

]]></Node>
<StgValue><ssdm name="C_addr_7"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:46 %C_load_7 = load i7 %C_addr_7

]]></Node>
<StgValue><ssdm name="C_load_7"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc61:70 %add_ln21_15 = add i6 %zext_ln21_13, i6 40

]]></Node>
<StgValue><ssdm name="add_ln21_15"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="6">
<![CDATA[
for.inc61:71 %zext_ln21_18 = zext i6 %add_ln21_15

]]></Node>
<StgValue><ssdm name="zext_ln21_18"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:72 %D_addr_4 = getelementptr i32 %D, i64 0, i64 %zext_ln21_18

]]></Node>
<StgValue><ssdm name="D_addr_4"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc61:79 %add_ln21_18 = add i7 %zext_ln21_12, i7 70

]]></Node>
<StgValue><ssdm name="add_ln21_18"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="7">
<![CDATA[
for.inc61:80 %zext_ln21_21 = zext i7 %add_ln21_18

]]></Node>
<StgValue><ssdm name="zext_ln21_21"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:81 %D_addr_7 = getelementptr i32 %D, i64 0, i64 %zext_ln21_21

]]></Node>
<StgValue><ssdm name="D_addr_7"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:97 %D_load_2 = load i7 %D_addr_2

]]></Node>
<StgValue><ssdm name="D_load_2"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:99 %D_load_3 = load i7 %D_addr_3

]]></Node>
<StgValue><ssdm name="D_load_3"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:101 %D_load_4 = load i7 %D_addr_4

]]></Node>
<StgValue><ssdm name="D_load_4"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:104 %mul_ln21_5 = mul i32 %D_load_5, i32 %C_load_5

]]></Node>
<StgValue><ssdm name="mul_ln21_5"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:106 %mul_ln21_6 = mul i32 %D_load_6, i32 %C_load_6

]]></Node>
<StgValue><ssdm name="mul_ln21_6"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:107 %D_load_7 = load i7 %D_addr_7

]]></Node>
<StgValue><ssdm name="D_load_7"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0">
<![CDATA[
VITIS_LOOP_29_9.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="121" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc61:10 %select_ln16_1 = select i1 %icmp_ln17, i4 %add_ln16, i4 %i

]]></Node>
<StgValue><ssdm name="select_ln16_1"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:34 %C_load_4 = load i7 %C_addr_4

]]></Node>
<StgValue><ssdm name="C_load_4"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:46 %C_load_7 = load i7 %C_addr_7

]]></Node>
<StgValue><ssdm name="C_load_7"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc61:47 %add_ln16_7 = add i7 %select_ln16_2, i7 8

]]></Node>
<StgValue><ssdm name="add_ln16_7"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="7">
<![CDATA[
for.inc61:48 %zext_ln21_10 = zext i7 %add_ln16_7

]]></Node>
<StgValue><ssdm name="zext_ln21_10"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:49 %C_addr_8 = getelementptr i32 %C, i64 0, i64 %zext_ln21_10

]]></Node>
<StgValue><ssdm name="C_addr_8"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:50 %C_load_8 = load i7 %C_addr_8

]]></Node>
<StgValue><ssdm name="C_load_8"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc61:51 %add_ln16_8 = add i7 %select_ln16_2, i7 9

]]></Node>
<StgValue><ssdm name="add_ln16_8"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="7">
<![CDATA[
for.inc61:52 %zext_ln21_11 = zext i7 %add_ln16_8

]]></Node>
<StgValue><ssdm name="zext_ln21_11"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:53 %C_addr_9 = getelementptr i32 %C, i64 0, i64 %zext_ln21_11

]]></Node>
<StgValue><ssdm name="C_addr_9"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:54 %C_load_9 = load i7 %C_addr_9

]]></Node>
<StgValue><ssdm name="C_load_9"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
for.inc61:82 %tmp_16_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 5, i4 %select_ln16

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="7">
<![CDATA[
for.inc61:83 %zext_ln21_22 = zext i7 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="zext_ln21_22"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:84 %D_addr_8 = getelementptr i32 %D, i64 0, i64 %zext_ln21_22

]]></Node>
<StgValue><ssdm name="D_addr_8"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc61:85 %add_ln21_19 = add i7 %zext_ln21_12, i7 90

]]></Node>
<StgValue><ssdm name="add_ln21_19"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="7">
<![CDATA[
for.inc61:86 %zext_ln21_23 = zext i7 %add_ln21_19

]]></Node>
<StgValue><ssdm name="zext_ln21_23"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:87 %D_addr_9 = getelementptr i32 %D, i64 0, i64 %zext_ln21_23

]]></Node>
<StgValue><ssdm name="D_addr_9"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:94 %mul_ln21 = mul i32 %D_load, i32 %C_load

]]></Node>
<StgValue><ssdm name="mul_ln21"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:96 %mul_ln21_1 = mul i32 %D_load_1, i32 %C_load_1

]]></Node>
<StgValue><ssdm name="mul_ln21_1"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:101 %D_load_4 = load i7 %D_addr_4

]]></Node>
<StgValue><ssdm name="D_load_4"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:107 %D_load_7 = load i7 %D_addr_7

]]></Node>
<StgValue><ssdm name="D_load_7"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:109 %D_load_8 = load i7 %D_addr_8

]]></Node>
<StgValue><ssdm name="D_load_8"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:111 %D_load_9 = load i7 %D_addr_9

]]></Node>
<StgValue><ssdm name="D_load_9"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:117 %add_ln21_4 = add i32 %mul_ln21_5, i32 %mul_ln21_6

]]></Node>
<StgValue><ssdm name="add_ln21_4"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc61:124 %add_ln17 = add i4 %select_ln16, i4 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61:126 %store_ln17 = store i4 %select_ln16_1, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61:127 %store_ln17 = store i4 %add_ln17, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc61:11 %tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln16_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc61:12 %tmp_10 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln16_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="5">
<![CDATA[
for.inc61:13 %zext_ln19 = zext i5 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc61:14 %add_ln19 = add i7 %tmp_9, i7 %zext_ln19

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:50 %C_load_8 = load i7 %C_addr_8

]]></Node>
<StgValue><ssdm name="C_load_8"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:54 %C_load_9 = load i7 %C_addr_9

]]></Node>
<StgValue><ssdm name="C_load_9"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc61:88 %add_ln19_1 = add i7 %add_ln19, i7 %zext_ln21_12

]]></Node>
<StgValue><ssdm name="add_ln19_1"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="7">
<![CDATA[
for.inc61:89 %zext_ln19_1 = zext i7 %add_ln19_1

]]></Node>
<StgValue><ssdm name="zext_ln19_1"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:90 %F_addr = getelementptr i32 %F, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="F_addr"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:92 %tmp = load i7 %F_addr

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:98 %mul_ln21_2 = mul i32 %D_load_2, i32 %C_load_2

]]></Node>
<StgValue><ssdm name="mul_ln21_2"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:100 %mul_ln21_3 = mul i32 %D_load_3, i32 %C_load_3

]]></Node>
<StgValue><ssdm name="mul_ln21_3"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:109 %D_load_8 = load i7 %D_addr_8

]]></Node>
<StgValue><ssdm name="D_load_8"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:111 %D_load_9 = load i7 %D_addr_9

]]></Node>
<StgValue><ssdm name="D_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="162" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="7">
<![CDATA[
for.inc61:92 %tmp = load i7 %F_addr

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:102 %mul_ln21_4 = mul i32 %D_load_4, i32 %C_load_4

]]></Node>
<StgValue><ssdm name="mul_ln21_4"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:108 %mul_ln21_7 = mul i32 %D_load_7, i32 %C_load_7

]]></Node>
<StgValue><ssdm name="mul_ln21_7"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:113 %add_ln21 = add i32 %tmp, i32 %mul_ln21

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:114 %add_ln21_1 = add i32 %mul_ln21_2, i32 %mul_ln21_3

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:115 %add_ln21_2 = add i32 %add_ln21_1, i32 %mul_ln21_1

]]></Node>
<StgValue><ssdm name="add_ln21_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="168" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:110 %mul_ln21_8 = mul i32 %D_load_8, i32 %C_load_8

]]></Node>
<StgValue><ssdm name="mul_ln21_8"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:112 %mul_ln21_9 = mul i32 %D_load_9, i32 %C_load_9

]]></Node>
<StgValue><ssdm name="mul_ln21_9"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc61:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_16_4_VITIS_LOOP_17_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc61:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc61:55 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc61:91 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:116 %add_ln21_3 = add i32 %add_ln21_2, i32 %add_ln21

]]></Node>
<StgValue><ssdm name="add_ln21_3"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:118 %add_ln21_5 = add i32 %add_ln21_4, i32 %mul_ln21_4

]]></Node>
<StgValue><ssdm name="add_ln21_5"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:119 %add_ln21_6 = add i32 %mul_ln21_8, i32 %mul_ln21_9

]]></Node>
<StgValue><ssdm name="add_ln21_6"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:120 %add_ln21_7 = add i32 %add_ln21_6, i32 %mul_ln21_7

]]></Node>
<StgValue><ssdm name="add_ln21_7"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:121 %add_ln21_8 = add i32 %add_ln21_7, i32 %add_ln21_5

]]></Node>
<StgValue><ssdm name="add_ln21_8"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:122 %add_ln21_9 = add i32 %add_ln21_8, i32 %add_ln21_3

]]></Node>
<StgValue><ssdm name="add_ln21_9"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc61:123 %store_ln22 = store i32 %add_ln21_9, i7 %F_addr

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
for.inc61:128 %br_ln17 = br void %VITIS_LOOP_20_6

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
