// Seed: 175103901
module module_0 (
    id_1
);
  output wire id_1;
  reg id_3, id_4;
  reg id_5;
  assign id_4 = id_2;
  id_6 :
  assert property (@(id_2 or posedge id_5) 1'h0) id_2 <= 1 - 1'b0;
  task id_7;
    id_8(1);
  endtask
endmodule
module module_1;
  wire id_1, id_2;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri id_16, id_17;
  wire id_18;
  logic [7:0][1 'b0] id_19;
  tri0 id_20, id_21;
  wire id_22;
  wire id_23;
  assign id_3  = "";
  assign id_10 = id_16;
  wire id_24, id_25;
  id_26(
      (1)
  );
  wire id_27, id_28;
  tri1 id_29, id_30;
  module_0 modCall_1 (id_6);
  assign modCall_1.type_9 = 0;
  assign id_24.id_2 = 1;
  assign id_9 = id_29;
  wire id_31;
  wire id_32, id_33;
  always_comb
    if (1) @(negedge id_29 - 1);
    else id_17 = 1;
  wire id_34, id_35;
  assign id_21 = 1;
endmodule
