[Inputs]
clk_i
rst_i
phy_tx_mode
loop
rx_d
rx_dp
rx_dn
ep1_we
ep2_re
ep3_we
ep4_re
ep5_we
clr_iso
clr_bulk
=vendor_data[15:0]=
=ep1_din[7:0]=
=ep3_din[7:0]=
=ep5_din[7:0]=
[Outputs]
usb_rst
dropped_frame
misaligned_frame
crc16_err
v_set_int
v_set_feature
tx_dp
tx_dn
tx_oe
iso_idle
bulk_idle
=wValue[15:0]=
=wIndex[15:0]=
=ep1_stat[3:0]=
=ep2_dout[7:0]=
=ep2_stat[3:0]=
=ep3_stat[3:0]=
=ep4_dout[7:0]=
=ep4_stat[3:0]=
=ep5_stat[3:0]=
[BiDir]
[ATTRIBUTES]
VeriModel usb1_top

