vhdl xil_defaultlib  \
"../../../bd/adc_test/ip/adc_test_xadc_wiz_0_0/adc_test_xadc_wiz_0_0_drp_to_axi_stream.vhd" \
"../../../bd/adc_test/ip/adc_test_xadc_wiz_0_0/adc_test_xadc_wiz_0_0_xadc_core_drp.vhd" \
"../../../bd/adc_test/ip/adc_test_xadc_wiz_0_0/adc_test_xadc_wiz_0_0_axi_xadc.vhd" \
"../../../bd/adc_test/ip/adc_test_xadc_wiz_0_0/adc_test_xadc_wiz_0_0.vhd" \
"../../../bd/adc_test/sim/adc_test.vhd" \
"../../../bd/adc_test/ip/adc_test_rst_ps7_0_100M_0/sim/adc_test_rst_ps7_0_100M_0.vhd" \
"../../../bd/adc_test/ip/adc_test_axi_dma_0_0/sim/adc_test_axi_dma_0_0.vhd" \
"../../../bd/adc_test/ip/adc_test_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_67f1_psr_aclk_0.vhd" \

nosort
