// Seed: 2888536896
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wand id_5;
  wire id_6;
  assign id_2 = 1;
  function integer id_7;
    logic [7:0] id_8;
    id_8[1-:1'b0] = id_5 == 1;
  endfunction
  wire id_9;
endmodule
module module_1 (
    input tri0  id_0,
    input tri0  id_1,
    input uwire id_2
);
  wire id_4;
  wand id_5 = (1), id_6;
  assign id_4 = 1;
  module_0(
      id_4, id_6, id_4
  );
  wire id_7;
  always begin
    id_7 = id_7;
    $display(id_1);
  end
endmodule
