<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper docs-doc-page docs-version-current plugin-docs plugin-id-default docs-doc-id-Evaluare/Teme/Proiecte AB 2025/README">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v2.1.0">
<title data-rh="true">Project Guidelines and Research Resources | Computer Architecture</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="http://localhost//computer-architecture/Evaluare/Teme/Proiecte AB 2025/"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="Project Guidelines and Research Resources | Computer Architecture"><meta data-rh="true" name="description" content="---"><meta data-rh="true" property="og:description" content="---"><link data-rh="true" rel="canonical" href="http://localhost//computer-architecture/Evaluare/Teme/Proiecte AB 2025/"><link data-rh="true" rel="alternate" href="http://localhost//computer-architecture/Evaluare/Teme/Proiecte AB 2025/" hreflang="en"><link data-rh="true" rel="alternate" href="http://localhost//computer-architecture/Evaluare/Teme/Proiecte AB 2025/" hreflang="x-default"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.13.24/dist/katex.min.css" integrity="sha384-odtC+0UGzzFL/6PNoE8rX/SPcQDXBJ+uRepguP4QkPCm2LBxH3FA3y+fKSiJ+AmM" crossorigin="anonymous"><link rel="stylesheet" href="/computer-architecture/assets/css/styles.48876178.css">
<link rel="preload" href="/computer-architecture/assets/js/runtime~main.f6167c3b.js" as="script">
<link rel="preload" href="/computer-architecture/assets/js/main.998f162f.js" as="script">
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"light")}()</script><div id="__docusaurus">
<div role="region" aria-label="theme.common.skipToMainContent"><a href="#" class="skipToContent_fXgn">Skip to main content</a></div><nav class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Navigation bar toggle" class="navbar__toggle clean-btn" type="button" tabindex="0"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/computer-architecture/"><div class="navbar__logo"><img src="/computer-architecture/img/logo.svg" alt="Logo" class="themedImage_ToTc themedImage--light_HNdA"><img src="/computer-architecture/img/logo.svg" alt="Logo" class="themedImage_ToTc themedImage--dark_i4oU"></div><b class="navbar__title text--truncate">Computer Architecture</b></a><a class="navbar__item navbar__link" href="/computer-architecture/Tutoriale">Tutoriale</a><a class="navbar__item navbar__link" href="/computer-architecture/Laboratoare AB">Laboratoare AB</a><a class="navbar__item navbar__link" href="/computer-architecture/Laboratoare">Laboratoare</a><a class="navbar__item navbar__link" href="/computer-architecture/Practică Verilog AA AC">Practică Verilog AA AC</a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/computer-architecture/Evaluare">Evaluare</a></div><div class="navbar__items navbar__items--right"><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="Switch between dark and light mode (currently light mode)" aria-label="Switch between dark and light mode (currently light mode)"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="searchBox_ZlJk"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div class="main-wrapper mainWrapper_z2l0 docsWrapper_BCFX"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docPage__5DB"><aside class="theme-doc-sidebar-container docSidebarContainer_b6E3"><div class="sidebar_njMd"><nav class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/computer-architecture/">Introduction</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/computer-architecture/rules">Regulament</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/computer-architecture/grading">Notare</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/computer-architecture/team">Echipa</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/computer-architecture/Tutoriale/">Tutoriale</a><button aria-label="Toggle the collapsible sidebar category &#x27;Tutoriale&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/computer-architecture/Laboratoare AB/">Laboratoare AB</a><button aria-label="Toggle the collapsible sidebar category &#x27;Laboratoare AB&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/computer-architecture/Laboratoare/">Laboratoare</a><button aria-label="Toggle the collapsible sidebar category &#x27;Laboratoare&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/computer-architecture/Practică Verilog AA AC/">Practică Verilog AA AC</a><button aria-label="Toggle the collapsible sidebar category &#x27;Practică Verilog AA AC&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--active" aria-expanded="true" href="/computer-architecture/Evaluare/">Evaluare</a><button aria-label="Toggle the collapsible sidebar category &#x27;Evaluare&#x27;" type="button" class="clean-btn menu__caret"></button></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--active" aria-expanded="true" tabindex="0" href="/computer-architecture/Evaluare/Teme/">Teme</a><button aria-label="Toggle the collapsible sidebar category &#x27;Teme&#x27;" type="button" class="clean-btn menu__caret"></button></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/computer-architecture/Evaluare/Teme/FPU AA AB 2024/">FPU AA AB 2024</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/computer-architecture/Evaluare/Teme/PWMGen AA 2025/">PWMGen AA 2025</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/computer-architecture/Evaluare/Teme/Proiecte AB 2025/">Proiecte AB 2025</a></li></ul></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/computer-architecture/Evaluare/">Examen AB</a></li></ul></li></ul></nav><button type="button" title="Collapse sidebar" aria-label="Collapse sidebar" class="button button--secondary button--outline collapseSidebarButton_PEFL"><svg width="20" height="20" aria-hidden="true" class="collapseSidebarButtonIcon_kv0_"><g fill="#7a7a7a"><path d="M9.992 10.023c0 .2-.062.399-.172.547l-4.996 7.492a.982.982 0 01-.828.454H1c-.55 0-1-.453-1-1 0-.2.059-.403.168-.551l4.629-6.942L.168 3.078A.939.939 0 010 2.528c0-.548.45-.997 1-.997h2.996c.352 0 .649.18.828.45L9.82 9.472c.11.148.172.347.172.55zm0 0"></path><path d="M19.98 10.023c0 .2-.058.399-.168.547l-4.996 7.492a.987.987 0 01-.828.454h-3c-.547 0-.996-.453-.996-1 0-.2.059-.403.168-.551l4.625-6.942-4.625-6.945a.939.939 0 01-.168-.55 1 1 0 01.996-.997h3c.348 0 .649.18.828.45l4.996 7.492c.11.148.168.347.168.55zm0 0"></path></g></svg></button></div></aside><main class="docMainContainer_gTbr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/computer-architecture/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_OVgt"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item"><a class="breadcrumbs__link" itemprop="item" href="/computer-architecture/Evaluare/"><span itemprop="name">Evaluare</span></a><meta itemprop="position" content="1"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item"><a class="breadcrumbs__link" itemprop="item" href="/computer-architecture/Evaluare/Teme/"><span itemprop="name">Teme</span></a><meta itemprop="position" content="2"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">Proiecte AB 2025</span><meta itemprop="position" content="3"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><h1>Project Guidelines and Research Resources</h1><hr><h2 class="anchor anchorWithStickyNavbar_LWe7" id="project-structure">Project Structure<a class="hash-link" href="#project-structure" title="Direct link to heading">​</a></h2><p>Your project consists of <strong>three main deliverables</strong>, each contributing to the final grade:</p><h3 class="anchor anchorWithStickyNavbar_LWe7" id="1-documentation-phase-literature-review--problem-analysis">1. Documentation Phase (Literature Review &amp; Problem Analysis)<a class="hash-link" href="#1-documentation-phase-literature-review--problem-analysis" title="Direct link to heading">​</a></h3><ul><li><strong>Objective:</strong> Research and understand the state-of-the-art solutions to your assigned problem</li><li><strong>Requirements:</strong><ul><li>Search and analyze research articles from academic databases (IEEE Xplore, ACM, arXiv, etc.)</li><li>Present the problem statement clearly</li><li>Describe existing solutions and their trade-offs</li><li>Identify the approach you will implement</li><li>Include architectural considerations for FPGA/HDL implementation</li></ul></li><li><strong>Deliverables:</strong><ul><li>Written report (10-15 pages)</li><li>Presentation slides</li><li>Bibliography with at least 10 research papers</li></ul></li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="2-implementation-phase-hdlhcl-development">2. Implementation Phase (HDL/HCL Development)<a class="hash-link" href="#2-implementation-phase-hdlhcl-development" title="Direct link to heading">​</a></h3><ul><li><strong>Objective:</strong> Implement your chosen algorithm in hardware</li><li><strong>Requirements:</strong><ul><li>Create a GitHub repository for your project</li><li>Implement using Hardware Description Language (HDL) such as:<ul><li>VHDL</li><li>Verilog</li><li>SystemVerilog</li></ul></li><li>OR Hardware Construction Language (HCL) such as:<ul><li>Chisel</li><li>PyMTL</li><li>Bluespec</li><li>RHDL</li><li>HLS (C/C++ to HDL)</li></ul></li><li>Include testbenches for verification</li><li>Document your code thoroughly</li><li>Provide build/synthesis scripts</li></ul></li><li><strong>Deliverables:</strong><ul><li>GitHub repository with complete source code</li><li>README with build instructions</li><li>Test results and waveforms</li></ul></li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="3-evaluation-phase-fpga-synthesis--performance-analysis">3. Evaluation Phase (FPGA Synthesis &amp; Performance Analysis)<a class="hash-link" href="#3-evaluation-phase-fpga-synthesis--performance-analysis" title="Direct link to heading">​</a></h3><ul><li><strong>Objective:</strong> Synthesize and evaluate your design on FPGA hardware</li><li><strong>Requirements:</strong><ul><li>Synthesize your design using FPGA tools (Vivado, Yosys, etc.)</li><li>Report resource utilization:<ul><li>Number of LUTs (Look-Up Tables)</li><li>Number of DSP blocks used</li><li>Block RAM utilization</li><li>Flip-flops</li></ul></li><li>Analyze performance metrics:<ul><li>Maximum clock frequency</li><li>Latency</li><li>Throughput</li><li>Power consumption (if available)</li></ul></li><li>Compare with software baseline (CPU/GPU implementation)</li></ul></li><li><strong>Deliverables:</strong><ul><li>Synthesis reports</li><li>Performance analysis document</li><li>Final presentation</li></ul></li></ul><hr><h2 class="anchor anchorWithStickyNavbar_LWe7" id="project-topics--base-research-articles">Project Topics &amp; Base Research Articles<a class="hash-link" href="#project-topics--base-research-articles" title="Direct link to heading">​</a></h2><h3 class="anchor anchorWithStickyNavbar_LWe7" id="1-kalman-all-the-way---implementation-of-multiple-types-of-kalman-filters">1. KALMAN ALL THE WAY - Implementation of Multiple Types of Kalman Filters<a class="hash-link" href="#1-kalman-all-the-way---implementation-of-multiple-types-of-kalman-filters" title="Direct link to heading">​</a></h3><p><strong>Description:</strong> Implement various Kalman filter variants (Standard, Extended, Unscented) in hardware for real-time sensor fusion applications.</p><p><strong>Key Research Articles:</strong></p><ol><li><p><strong>Efficient Mapping of a Kalman Filter into an FPGA using Taylor Expansion</strong><br>
<!-- -->Liu, Yang, Christos-Savvas Bouganis, and Peter YK Cheung. &quot;Efficient mapping of a Kalman filter into an FPGA using Taylor expansion.&quot; 2007 International Conference on Field Programmable Logic and Applications. IEEE, 2007.</p></li><li><p><strong>FPGA implementation of multi-dimensional Kalman filter for object tracking and motion detection</strong><br>
<!-- -->Babu, Praveenkumar, and Eswaran Parthasarathy. &quot;FPGA implementation of multi-dimensional Kalman filter for object tracking and motion detection.&quot; Engineering Science and Technology, an International Journal 33 (2022): 101084.</p></li><li><p><strong>Parameterizable FPGA-based Kalman Filter Coprocessor Using Piecewise Affine Modeling</strong><br>
<!-- -->Mills, Aaron, Phillip H. Jones, and Joseph Zambreno. &quot;Parameterizable FPGA-based Kalman filter coprocessor using piecewise affine modeling.&quot; 2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). IEEE, 2016.</p></li><li><p><strong>FPGA-based unscented Kalman filter for target tracking</strong><br>
<!-- -->AlShabi, Mohammad A., and Talal Bonny. &quot;FPGA-based unscented Kalman filter for target tracking.&quot; Signal Processing, Sensor/Information Fusion, and Target Recognition XXXI. Vol. 12122. SPIE, 2022.</p></li><li><p><strong>An FPGA Implementation for a Kalman Filter with Application to Mobile Robotics</strong><br>
<!-- -->Bonato, Vanderlei, et al. &quot;An fpga implementation for a kalman filter with application to mobile robotics.&quot; 2007 international symposium on industrial embedded systems. IEEE, 2007.</p></li></ol><p><strong>Implementation Suggestions:</strong></p><ul><li>Start with basic Linear Kalman Filter</li><li>Add Extended Kalman Filter (EKF) for nonlinear systems</li><li>Implement Unscented Kalman Filter (UKF) if time permits</li><li>Focus on fixed-point arithmetic optimization</li><li>Use parallel processing for matrix operations</li></ul><hr><h3 class="anchor anchorWithStickyNavbar_LWe7" id="2-optical-flow">2. Optical Flow<a class="hash-link" href="#2-optical-flow" title="Direct link to heading">​</a></h3><p><strong>Description:</strong> Implement real-time optical flow algorithms (Lucas-Kanade, Horn-Schunck) for motion estimation in video sequences.</p><p><strong>Key Research Articles:</strong></p><ol><li><p><strong>Real-Time Efficient FPGA Implementation of the Multi-Scale Lucas-Kanade and Horn-Schunck Optical Flow Algorithms for a 4K Video Stream</strong><br>
<!-- -->Blachut, Krzysztof, and Tomasz Kryjak. &quot;Real-time efficient fpga implementation of the multi-scale lucas-kanade and horn-schunck optical flow algorithms for a 4k video stream.&quot; Sensors 22.13 (2022): 5017.</p></li><li><p><strong>Efficient Hardware Implementation of the Horn-Schunck Algorithm for Embedded Optical Flow Sensor</strong><br>
<!-- -->Komorkiewicz, Mateusz, Tomasz Kryjak, and Marek Gorgon. &quot;Efficient hardware implementation of the Horn-Schunck algorithm for high-resolution real-time dense optical flow sensor.&quot; Sensors 14.2 (2014): 2860-2891.</p></li><li><p><strong>Harms: A hardware acceleration architecture for real-time event-based optical flow</strong><br>
<!-- -->Stumpp, Daniel C., et al. &quot;Harms: A hardware acceleration architecture for real-time event-based optical flow.&quot; IEEE Access 10 (2022): 58181-58198.</p></li><li><p><strong>Flexible FPGA Acceleration Architecture for Real-Time Neuromorphic Optical Flow</strong><br>
<!-- -->Silbernagel, Linus. Flexible FPGA Acceleration Architecture for Real-Time Neuromorphic Optical Flow. MS thesis. University of Pittsburgh, 2024.</p></li><li><p><strong>FPGA-based implementation of optical flow algorithm</strong><br>
<!-- -->Allaoui, R., et al. &quot;FPGA-based implementation of optical flow algorithm.&quot; 2017 international conference on electrical and information technologies (ICEIT). IEEE, 2017.</p></li></ol><p><strong>Implementation Suggestions:</strong></p><ul><li>Begin with Horn-Schunck (easier to parallelize)</li><li>Implement multi-scale pyramidal approach for large displacements</li><li>Pipeline image derivatives computation</li><li>Extra: Use fixed-point arithmetic (12-16 bits)</li></ul><hr><h3 class="anchor anchorWithStickyNavbar_LWe7" id="3-clustering-of-point-clouds">3. Clustering of Point Clouds<a class="hash-link" href="#3-clustering-of-point-clouds" title="Direct link to heading">​</a></h3><p><strong>Description:</strong> Implement clustering algorithms (DBSCAN, Euclidean clustering) for 3D LiDAR point cloud segmentation.</p><p><strong>Key Research Articles:</strong></p><ol><li><p><strong>Arc 2014: A multidimensional fpga-based parallel dbscan architecture</strong><br>
<!-- -->Scicluna, Neil, and Christos-Savvas Bouganis. &quot;Arc 2014: A multidimensional fpga-based parallel dbscan architecture.&quot; ACM Transactions on Reconfigurable Technology and Systems (TRETS) 9.1 (2015): 1-15.</p></li><li><p><strong>Real-Time LiDAR Point-Cloud Moving Object Segmentation for Autonomous Vehicles</strong><br>
<!-- -->Xie, Xing, Haowen Wei, and Yongjie Yang. &quot;Real-time LiDAR point-cloud moving object segmentation for autonomous driving.&quot; Sensors 23.1 (2023): 547.</p></li><li><p><strong>Stream-Based Ground Segmentation for Real-Time LiDAR Point Cloud Processing on FPGA</strong><br>
<!-- -->Zhang, Xiao, et al. &quot;Stream-Based Ground Segmentation for Real-Time LiDAR Point Cloud Processing on FPGA.&quot; arXiv preprint arXiv:2408.10410 (2024).</p></li><li><p><strong>Real-Time Fast Channel Clustering for LiDAR Point Cloud</strong><br>
<!-- -->Zhang, Xiao, and Xinming Huang. &quot;Real-time fast channel clustering for LiDAR point cloud.&quot; IEEE Transactions on Circuits and Systems II: Express Briefs 69.10 (2022): 4103-4107.</p></li><li><p><strong>An Efficient FPGA Accelerator for Point Cloud Sparse Convolutional Networks</strong><br>
<!-- -->Wang, Zilun, et al. &quot;An efficient fpga accelerator for point cloud.&quot; 2022 IEEE 35th International System-on-Chip Conference (SOCC). IEEE, 2022.</p></li></ol><p><strong>Implementation Suggestions:</strong></p><ul><li>Start with Euclidean clustering (simpler than DBSCAN)</li><li>Use K-d tree or octree spatial indexing</li><li>Implement streaming architecture for real-time processing</li><li>Support variable point cloud sizes</li><li>Optimize memory access patterns</li></ul><hr><h3 class="anchor anchorWithStickyNavbar_LWe7" id="4-motion-distortion-effect">4. Motion Distortion Effect<a class="hash-link" href="#4-motion-distortion-effect" title="Direct link to heading">​</a></h3><p><strong>Description:</strong> Implement LiDAR/camera motion distortion correction for moving platforms using IMU data.</p><p><strong>Key Research Articles:</strong></p><ol><li><p><strong>De-Skewing LiDAR Scan for Refinement of Local Mapping</strong><br>
<!-- -->He, Lei, Zhe Jin, and Zhenhai Gao. &quot;De-skewing lidar scan for refinement of local mapping.&quot; Sensors 20.7 (2020): 1846.</p></li><li><p><strong>Correcting Motion Distortion for LIDAR HD-Map Localization</strong><br>
<!-- -->McDermott, Matthew, and Jason Rife. &quot;Correcting motion distortion for LIDAR scan-to-Map Registration.&quot; IEEE Robotics and Automation Letters 9.2 (2023): 1516-1523.</p></li><li><p><strong>3d lidar-imu calibration based on upsampled preintegrated measurements for motion distortion correction</strong><br>
<!-- -->Le Gentil, Cedric, Teresa Vidal-Calleja, and Shoudong Huang. &quot;3d lidar-imu calibration based on upsampled preintegrated measurements for motion distortion correction.&quot; 2018 IEEE International Conference on Robotics and Automation (ICRA). IEEE, 2018.</p></li><li><p><strong>A robust adaptive unscented kalman filter for floating doppler wind-lidar motion correction</strong><br>
<!-- -->Salcedo-Bosch, Andreu, Francesc Rocadenbosch, and Joaquim Sospedra. &quot;A robust adaptive unscented kalman filter for floating doppler wind-lidar motion correction.&quot; Remote Sensing 13.20 (2021): 4167.</p></li><li><p><strong>Increased Accuracy For Fast Moving LiDARs: Correction of Motion Distortion</strong><br>
<!-- -->Renzler, Tobias, et al. &quot;Increased accuracy for fast moving LiDARS: Correction of distorted point clouds.&quot; 2020 IEEE international instrumentation and measurement technology conference (I2MTC). IEEE, 2020.</p></li></ol><p><strong>Implementation Suggestions:</strong></p><ul><li>Implement linear interpolation for motion compensation</li><li>Use IMU integration for pose estimation</li><li>Support rolling shutter correction</li><li>Process point-by-point or scan-line-by-line</li><li>Use quaternion-based rotation interpolation</li></ul><hr><h3 class="anchor anchorWithStickyNavbar_LWe7" id="5-post-quantum-algorithms-eg-crystals">5. Post-Quantum Algorithms (e.g., CRYSTALS)<a class="hash-link" href="#5-post-quantum-algorithms-eg-crystals" title="Direct link to heading">​</a></h3><p><strong>Description:</strong> Implement post-quantum cryptographic algorithms (CRYSTALS-Kyber, CRYSTALS-Dilithium) resistant to quantum computer attacks.</p><p><strong>Key Research Articles:</strong></p><ol><li><p><strong>High-speed hardware architectures and FPGA benchmarking of CRYSTALS-Kyber, NTRU, and Saber</strong><br>
<!-- -->Dang, Viet Ba, Kamyar Mohajerani, and Kris Gaj. &quot;High-speed hardware architectures and FPGA benchmarking of CRYSTALS-Kyber, NTRU, and Saber.&quot; IEEE transactions on computers 72.2 (2022): 306-320.</p></li><li><p><strong>Hardware Acceleration for High-Volume Operations of CRYSTALS-Kyber and CRYSTALS-Dilithium</strong><br>
<!-- -->Carril, Xavier, et al. &quot;Hardware acceleration for high-volume operations of CRYSTALS-kyber and CRYSTALS-dilithium.&quot; ACM Transactions on Reconfigurable Technology and Systems 17.3 (2024): 1-26.</p></li><li><p><strong>Efficient Hardware Implementations for Lattice-Based Cryptography Primitives</strong><br>
<!-- -->Mert, Ahmet Can. Efficient hardware implementations for lattice-based cryptography primitives. Diss. 2021.</p></li><li><p><strong>KiD: A Hardware Design Framework Targeting Unified NTT for CRYSTALS-Kyber and Dilithium</strong><br>
<!-- -->Mandal, Suraj, and Debapriya Basu Roy. &quot;Kid: A hardware design framework targeting unified ntt multiplication for crystals-kyber and crystals-dilithium on fpga.&quot; 2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID). IEEE, 2024.</p></li><li><p><strong>Lightweight Hardware Implementation of R-LWE Lattice-Based Cryptography</strong><br>
<!-- -->Fan, Sailong, et al. &quot;Lightweight hardware implementation of R-LWE lattice-based cryptography.&quot; 2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS). IEEE, 2018.</p></li></ol><p><strong>Implementation Suggestions:</strong></p><ul><li>Focus on Number Theoretic Transform (NTT) acceleration</li><li>Implement modular arithmetic units</li><li>Use polynomial multiplication optimization</li><li>Support multiple security levels (Kyber-512, Kyber-768, Kyber-1024)</li><li>Optimize memory bandwidth for coefficient storage</li></ul><hr><h3 class="anchor anchorWithStickyNavbar_LWe7" id="6-random-number-generation-nist-compliant">6. Random Number Generation (NIST Compliant)<a class="hash-link" href="#6-random-number-generation-nist-compliant" title="Direct link to heading">​</a></h3><p><strong>Description:</strong> Implement True Random Number Generator (TRNG) compliant with NIST SP 800-90A/B/C standards.</p><p><strong>Key Research Articles:</strong></p><ol><li><p><strong>FPGA-based True Random Number Generation using Circuit Metastability with Adaptive Feedback Control</strong><br>
<!-- -->Majzoobi, Mehrdad, Farinaz Koushanfar, and Srinivas Devadas. &quot;FPGA-based true random number generation using circuit metastability with adaptive feedback control.&quot; International Workshop on Cryptographic Hardware and Embedded Systems. Berlin, Heidelberg: Springer Berlin Heidelberg, 2011.</p></li><li><p><strong>neoTRNG: A Tiny and Platform-Independent True Random Number Generator</strong><br>
<!-- -->Open Source Project<br>
<em>GitHub Repository</em><br>
<a href="https://github.com/stnolting/neoTRNG" target="_blank" rel="noopener noreferrer">https://github.com/stnolting/neoTRNG</a></p></li><li><p><strong>A metastability-based true random number generator on FPGA</strong><br>
<!-- -->Li, Chaoyang, et al. &quot;A metastability-based true random number generator on FPGA.&quot; 2017 IEEE 12th international conference on ASIC (ASICON). IEEE, 2017.</p></li><li><p><strong>NIST SP 800-90B Compliant Entropy Source Implementation</strong><br>
<!-- -->Xiphera Documentation<br>
<em>Commercial IP Documentation</em><br>
<a href="https://xiphera.com/random-number-generation/true-random-number-generation/" target="_blank" rel="noopener noreferrer">https://xiphera.com/random-number-generation/true-random-number-generation/</a></p></li><li><p><strong>True Random Number Generator Hardware (AN-1200)</strong><br>
<!-- -->Renesas Application Note<br>
<em>Technical Documentation</em><br>
<a href="https://www.renesas.com/us/en/document/apn/1200-true-random-number-generator-hardware" target="_blank" rel="noopener noreferrer">https://www.renesas.com/us/en/document/apn/1200-true-random-number-generator-hardware</a></p></li></ol><p><strong>Implementation Suggestions:</strong></p><ul><li>Use ring oscillator or metastability-based entropy source</li><li>Implement von Neumann corrector for bias removal</li><li>Add NIST SP 800-22 statistical test interface</li><li>Include health monitoring and startup tests</li></ul><hr><h3 class="anchor anchorWithStickyNavbar_LWe7" id="7-quantization-of-ai-models-on-fpga">7. Quantization of AI Models on FPGA<a class="hash-link" href="#7-quantization-of-ai-models-on-fpga" title="Direct link to heading">​</a></h3><p><strong>Description:</strong> Implement neural network quantization techniques (INT8, INT4, binary) for efficient FPGA deployment.</p><p><strong>Key Research Articles:</strong></p><ol><li><p><strong>Trainable Fixed-Point Quantization for Deep Learning Acceleration on FPGAs</strong><br>
<!-- -->Dai, Dingyi, et al. &quot;Trainable fixed-point quantization for deep learning acceleration on fpgas.&quot; arXiv preprint arXiv:2401.17544 (2024).</p></li><li><p><strong>Post-training quantization for efficient FPGA-based neural network acceleration</strong><br>
<!-- -->Salah, Oumayma Bel Haj, et al. &quot;Post-training quantization for efficient FPGA-based neural network acceleration.&quot; Integration (2025): 102508.</p></li><li><p><strong>Quantized convolutional neural networks: a hardware perspective</strong><br>
<!-- -->Zhang, Li, et al. &quot;Quantized convolutional neural networks: a hardware perspective.&quot; Frontiers in Electronics 6 (2025): 1469802.</p></li><li><p><strong>Quantization-Aware NN Layers with High-throughput FPGA Implementation</strong><br>
<!-- -->Pistellato, Mara, et al. &quot;Quantization-aware nn layers with high-throughput fpga implementation for edge ai.&quot; Sensors 23.10 (2023): 4667.</p></li><li><p><strong>On-Chip Hardware-Aware Quantization for Mixed Precision Neural Networks</strong><br>
<!-- -->Huang, Wei, et al. &quot;On-Chip Hardware-Aware Quantization for Mixed Precision Neural Networks.&quot; arXiv preprint arXiv:2309.01945 (2023).</p></li></ol><p><strong>Implementation Suggestions:</strong></p><ul><li>Start with 8-bit integer quantization</li><li>Implement per-channel or per-layer quantization</li><li>Support common layers (Conv2D, Dense, BatchNorm)</li><li>Use fixed-point arithmetic throughout</li><li>Compare accuracy vs. bit-width trade-offs</li></ul><hr><h3 class="anchor anchorWithStickyNavbar_LWe7" id="8-large-number-representation-system-on-fpgacuda">8. Large Number Representation System on FPGA/CUDA<a class="hash-link" href="#8-large-number-representation-system-on-fpgacuda" title="Direct link to heading">​</a></h3><p><strong>Description:</strong> Implement arbitrary-precision arithmetic for cryptography and scientific computing.</p><p><strong>Key Research Articles:</strong></p><ol><li><p><strong>ARCHITECT: Arbitrary-precision Hardware with Digit Elision for Efficient Iterative Compute</strong><br>
<!-- -->Li, He, et al. &quot;Architect: Arbitrary-precision hardware with digit elision for efficient iterative compute.&quot; IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28.2 (2019): 516-529.</p></li><li><p><strong>FPGA implementation of the multiplication operation in multiple-precision arithmetic</strong><br>
<!-- -->Rudnicki, Kamil, and Tomasz P. Stefański. &quot;FPGA implementation of the multiplication operation in multiple-precision arithmetic.&quot; 2017 MIXDES-24th International Conference&quot; Mixed Design of Integrated Circuits and Systems. IEEE, 2017.</p></li><li><p><strong>Fast Arbitrary Precision Floating Point on FPGA</strong><br>
<!-- -->de Fine Licht, Johannes, et al. &quot;Fast Arbitrary Precision Floating Point on FPGA.&quot; 2022 IEEE 30th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 2022.</p></li><li><p><strong>GPU Implementations for Midsize Integer Addition and Multiplication</strong><br>
<!-- -->Oancea, Cosmin E., and Stephen M. Watt. &quot;GPU Implementations for Midsize Integer Addition and Multiplication.&quot; arXiv preprint arXiv:2405.14642 (2024).</p></li><li><p><strong>Big Integer Multiplication with CUDA FFT (cuFFT) Library</strong><br>
<!-- -->Bantikyan, Hovhannes. &quot;Big integer multiplication with CUDA FFT (cuFFT) library.&quot; (2014).</p></li></ol><p><strong>Implementation Suggestions:</strong></p><ul><li>Implement basic operations (add, subtract, multiply)</li><li>Use Karatsuba or FFT-based multiplication for large numbers</li><li>Support variable precision (64-bit to 8192-bit)</li><li>Optimize DSP block utilization</li><li>Consider Montgomery multiplication for modular arithmetic</li></ul><hr><h3 class="anchor anchorWithStickyNavbar_LWe7" id="9-point-cloud-rgb-calibration">9. Point Cloud-RGB Calibration<a class="hash-link" href="#9-point-cloud-rgb-calibration" title="Direct link to heading">​</a></h3><p><strong>Description:</strong> Implement extrinsic calibration between LiDAR sensors and RGB cameras for sensor fusion.</p><p><strong>Key Research Articles:</strong></p><ol><li><p><strong>FAST-Calib: LiDAR-Camera Extrinsic Calibration in One Second</strong><br>
<!-- -->Zheng, Chunran, and Fu Zhang. &quot;FAST-Calib: LiDAR-Camera Extrinsic Calibration in One Second.&quot; arXiv preprint arXiv:2507.17210 (2025).</p></li><li><p><strong>Extrinsic Calibration of 3D Sensors Using a Spherical Target</strong><br>
<!-- -->Ruan, Minghao, and Daniel Huber. &quot;Calibration of 3D sensors using a spherical target.&quot; 2014 2nd International Conference on 3D Vision. Vol. 1. IEEE, 2014.</p></li><li><p><strong>What Is Lidar-Camera Calibration?</strong><br>
<!-- -->MATLAB Documentation (2024)<br>
<em>MathWorks Technical Documentation</em><br>
<a href="https://www.mathworks.com/help/lidar/ug/lidar-camera-calibration.html" target="_blank" rel="noopener noreferrer">https://www.mathworks.com/help/lidar/ug/lidar-camera-calibration.html</a></p></li><li><p><strong>External multi-modal imaging sensor calibration for sensor fusion</strong><br>
<!-- -->Qiu, Zhouyan, et al. &quot;External multi-modal imaging sensor calibration for sensor fusion: A review.&quot; Information Fusion 97 (2023): 101806.</p></li><li><p><strong>2D LiDAR and Camera Fusion in 3D Modeling of Indoor Environments</strong><br>
<!-- -->Li, Juan, Xiang He, and Jia Li. &quot;2D LiDAR and camera fusion in 3D modeling of indoor environment.&quot; 2015 National Aerospace and Electronics Conference (NAECON). IEEE, 2015.</p></li><li><p><strong>LiDAR-camera calibration using 3D-3D point correspondences</strong><br>
<!-- -->Dhall, Ankit, et al. &quot;LiDAR-camera calibration using 3D-3D point correspondences.&quot; arXiv preprint arXiv:1705.09785 (2017).</p></li></ol><p><strong>Implementation Suggestions:</strong></p><ul><li>Implement checkerboard or circle grid detection</li><li>Use PnP (Perspective-n-Point) algorithm</li><li>Calculate rotation and translation matrices</li><li>Support multiple calibration patterns</li><li>Implement outlier rejection (RANSAC)</li></ul><hr><h3 class="anchor anchorWithStickyNavbar_LWe7" id="10-slam-simultaneous-localization-and-mapping">10. SLAM (Simultaneous Localization and Mapping)<a class="hash-link" href="#10-slam-simultaneous-localization-and-mapping" title="Direct link to heading">​</a></h3><p><strong>Description:</strong> Implement real-time SLAM algorithms for autonomous navigation using LiDAR or cameras.</p><p><strong>Key Research Articles:</strong></p><ol><li><p><strong>Energy-efficient FPGA-accelerated LiDAR-based SLAM for Embedded Robotics</strong><br>
<!-- -->Flottmann, Marcel, et al. &quot;Energy-efficient FPGA-accelerated LiDAR-based SLAM for embedded robotics.&quot; 2021 International Conference on Field-Programmable Technology (ICFPT). IEEE, 2021.</p></li><li><p><strong>A Universal LiDAR SLAM Accelerator System on Low-cost FPGA</strong><br>
<!-- -->Sugiura, Keisuke, and Hiroki Matsutani. &quot;A universal LiDAR SLAM accelerator system on low-cost FPGA.&quot; IEEE Access 10 (2022): 26931-26947.</p></li><li><p><strong>Accelerated Feature Detectors for Visual SLAM: A Comparative Study of FPGA vs GPU</strong><br>
<!-- -->Ye, Ruiqi, and Mikel Luján. &quot;Accelerated Feature Detectors for Visual SLAM: A Comparative Study of FPGA vs GPU.&quot; arXiv preprint arXiv:2510.13546 (2025).</p></li><li><p><strong>An Edge-Server Partitioning Method for 3D LiDAR SLAM on FPGAs</strong><br>
<!-- -->Yasuda, Mizuki, et al. &quot;An Edge-Server Partitioning Method for 3D LiDAR SLAM on FPGAs.&quot; 2023 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). IEEE, 2023.</p></li><li><p><strong>An FPGA-based Real-time Simultaneous Localization and Mapping System</strong><br>
<!-- -->Gu, Mengyuan, et al. &quot;An FPGA-based real-time simultaneous localization and mapping system.&quot; 2015 International Conference on Field Programmable Technology (FPT). IEEE, 2015.</p></li></ol><p><strong>Implementation Suggestions:</strong></p><ul><li>Start with 2D LiDAR SLAM (simpler than 3D)</li><li>Implement scan matching (ICP or correlative)</li><li>Use occupancy grid or TSDF map representation</li><li>Add loop closure detection for drift correction</li></ul><hr><h3 class="anchor anchorWithStickyNavbar_LWe7" id="11-ground-plane-detection-and-segmentation">11. Ground Plane Detection and Segmentation<a class="hash-link" href="#11-ground-plane-detection-and-segmentation" title="Direct link to heading">​</a></h3><p><strong>Description:</strong> Implement real-time ground plane segmentation for LiDAR point clouds using channel-based methods or RANSAC for autonomous navigation and obstacle detection.</p><p><strong>Key Research Articles:</strong></p><ol><li><p><strong>Stream-Based Ground Segmentation for Real-Time LiDAR Point Cloud Processing on FPGA</strong><br>
<!-- -->Zhang, Xiao, et al. &quot;Stream-Based Ground Segmentation for Real-Time LiDAR Point Cloud Processing on FPGA.&quot; arXiv preprint arXiv:2408.10410 (2024).</p></li><li><p><strong>Ground Plane Segmentation of Lidar Data on FPGA</strong><br>
<!-- -->MathWorks (2024)<br>
<em>Technical Documentation</em><br>
<a href="https://www.mathworks.com/help/visionhdl/ug/lidar-ground-segmentation.html" target="_blank" rel="noopener noreferrer">https://www.mathworks.com/help/visionhdl/ug/lidar-ground-segmentation.html</a><br>
<!-- -->Savitzky-Golay smoothing with breadth-first search labeling</p></li><li><p><strong>RANSAC for Robotic Applications: A Survey</strong><br>
<!-- -->Martínez-Otzeta, José María, et al. &quot;Ransac for robotic applications: A survey.&quot; Sensors 23.1 (2022): 327.</p></li><li><p><strong>A Survey of RANSAC Enhancements for Plane Detection in 3D Point Clouds</strong><br>
<!-- -->Zeineldin, Ramy Ashraf, and Nawal Ahmed El-Fishawy. &quot;A survey of RANSAC enhancements for plane detection in 3D point clouds.&quot; Menoufia J. Electron. Eng. Res 26.2 (2017): 519-537.</p></li><li><p><strong>Adaptive Ground Segmentation Method for Real-time Mobile Robot Applications</strong><br>
<!-- -->Vu, Hoang, et al. &quot;Adaptive ground segmentation method for real-time mobile robot control.&quot; International Journal of Advanced Robotic Systems 14.6 (2017): 1729881417748135.</p></li></ol><p><strong>Implementation Suggestions:</strong></p><ul><li>Start with channel-based approach (easier than RANSAC)</li><li>Implement Savitzky-Golay filter for range smoothing</li><li>Use flood-fill algorithm for ground labeling</li></ul><hr><h3 class="anchor anchorWithStickyNavbar_LWe7" id="12-3d-object-detection-from-lidar-point-clouds">12. 3D Object Detection from LiDAR Point Clouds<a class="hash-link" href="#12-3d-object-detection-from-lidar-point-clouds" title="Direct link to heading">​</a></h3><p><strong>Description:</strong> Implement voxel-based or pillar-based 3D object detection.</p><p><strong>Key Research Articles:</strong></p><ol><li><p><strong>LiFT: Lightweight, FPGA-tailored 3D Object Detection Based on LiDAR Data</strong><br>
<!-- -->Lis, Konrad, Tomasz Kryjak, and Marek Gorgoń. &quot;LiFT: Lightweight, FPGA-tailored 3D object detection based on LiDAR data.&quot; International Workshop on Design and Architectures for Signal and Image Processing. Cham: Springer Nature Switzerland, 2025.</p></li><li><p><strong>LiDAR 3D Object Detection in FPGA with Low Bitwidth Quantization</strong><br>
<!-- -->Brum, Henrique, Mário Véstias, and Horácio Neto. &quot;LiDAR 3D object detection in FPGA with low bitwidth quantization.&quot; International Symposium on Applied Reconfigurable Computing. Cham: Springer Nature Switzerland, 2024.</p></li><li><p><strong>VEA: An FPGA-Based Voxel Encoding Accelerator for 3D Object Detection</strong><br>
<!-- -->Li, Xin, et al. &quot;Vea: An fpga-based voxel encoding accelerator for 3d object detection with lidar.&quot; 2022 IEEE 40th International Conference on Computer Design (ICCD). IEEE, 2022.</p></li><li><p><strong>IBB-Net: Fast Iterative Bounding Box Regression for Detection on Point Clouds</strong><br>
<!-- -->Miller, Brendan. IBB-Net: Fast Iterative Bounding Box Regression for Detection on Point Clouds. Diss. Master’s thesis, Pittsburgh, PA (June 2020), 2020.</p></li><li><p><strong>Deep Sensor Fusion for 3D Bounding Box Estimation</strong><br>
<!-- -->Xu, Danfei, Dragomir Anguelov, and Ashesh Jain. &quot;Pointfusion: Deep sensor fusion for 3d bounding box estimation.&quot; Proceedings of the IEEE conference on computer vision and pattern recognition. 2018.</p></li></ol><p><strong>Implementation Suggestions:</strong></p><ul><li>Focus on pillar-based approach (simpler than full 3D voxels)</li><li>Use 2D convolutions on bird&#x27;s-eye-view representation</li><li>Implement non-maximum suppression (NMS) in hardware</li></ul><hr><h2 class="anchor anchorWithStickyNavbar_LWe7" id="general-guidelines-for-all-projects">General Guidelines for All Projects<a class="hash-link" href="#general-guidelines-for-all-projects" title="Direct link to heading">​</a></h2><h3 class="anchor anchorWithStickyNavbar_LWe7" id="documentation-phase-tips">Documentation Phase Tips<a class="hash-link" href="#documentation-phase-tips" title="Direct link to heading">​</a></h3><ul><li>Use IEEE Xplore, ACM Digital Library, arXiv for papers</li><li>Focus on recent papers (2015-2025) for state-of-the-art</li><li>Include both algorithmic and implementation papers</li><li>Explain mathematical foundations clearly</li><li>Discuss hardware-software trade-offs</li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="implementation-phase-tips">Implementation Phase Tips<a class="hash-link" href="#implementation-phase-tips" title="Direct link to heading">​</a></h3><ul><li>Start with functional simulation before synthesis</li><li>Use modular design for easier debugging</li><li>Document all interfaces and protocols</li><li>Include comprehensive testbenches</li><li>Use version control (Git) from day one</li><li>Write clear README with build instructions</li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="evaluation-phase-tips">Evaluation Phase Tips<a class="hash-link" href="#evaluation-phase-tips" title="Direct link to heading">​</a></h3><ul><li>Use realistic test vectors/datasets</li><li>Compare against reference implementations</li><li>Report both resource utilization and performance</li><li>Analyze power consumption if tools support it</li><li>Create graphs and tables for results</li><li>Discuss limitations and future improvements</li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="fpga-tools-and-platforms">FPGA Tools and Platforms<a class="hash-link" href="#fpga-tools-and-platforms" title="Direct link to heading">​</a></h3><ul><li><strong>Xilinx:</strong> Vivado (for Artix-7)</li><li><strong>Open-Source:</strong> Icarus Verilog, Verilator </li><li><strong>Synthesis:</strong> Vivado Synthesis, Yosys</li><li><strong>Place &amp; Route:</strong> Vivado Implementation, nextpnr</li><li><strong>Simulation:</strong> ModelSim, Vivado Simulator, Gtkwave</li><li><strong>HLS:</strong> Vitis HLS, HLSLibs, ScaleHLS</li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="recommended-development-flow">Recommended Development Flow<a class="hash-link" href="#recommended-development-flow" title="Direct link to heading">​</a></h3><ol><li>Algorithm understanding and MATLAB/Python prototype</li><li>HDL implementation with testbench</li><li>Functional simulation and verification</li><li>Synthesis and timing analysis</li><li>FPGA implementation and hardware testing</li><li>Performance evaluation and optimization</li></ol><h3 class="anchor anchorWithStickyNavbar_LWe7" id="grading-criteria-approximate">Grading Criteria (Approximate)<a class="hash-link" href="#grading-criteria-approximate" title="Direct link to heading">​</a></h3><ul><li><strong>Documentation:</strong> 10<ul><li>Literature review quality</li><li>Problem understanding</li><li>Presentation clarity</li></ul></li><li><strong>Implementation:</strong> 10<ul><li>Code quality and organization</li><li>Functionality and correctness</li><li>Testing and verification</li></ul></li><li><strong>Evaluation:</strong> 10<ul><li>Synthesis results</li><li>Performance analysis</li><li>Comparison with baselines</li></ul></li></ul><hr><h2 class="anchor anchorWithStickyNavbar_LWe7" id="important-deadlines">Important Deadlines<a class="hash-link" href="#important-deadlines" title="Direct link to heading">​</a></h2><ul><li><strong>Documentation Phase:</strong> 12.11.2025, 23:59</li><li><strong>Implementation Phase:</strong> 17.12.2025, 23:59</li><li><strong>Final Evaluation:</strong> 14.01.2026, 23:59</li></ul><hr><h2 class="anchor anchorWithStickyNavbar_LWe7" id="additional-resources">Additional Resources<a class="hash-link" href="#additional-resources" title="Direct link to heading">​</a></h2><h3 class="anchor anchorWithStickyNavbar_LWe7" id="online-courses-and-tutorials">Online Courses and Tutorials<a class="hash-link" href="#online-courses-and-tutorials" title="Direct link to heading">​</a></h3><ul><li><strong>FPGAs for Beginners</strong> (Nandland, YouTube)</li><li><strong>Hardware Description Languages</strong> (HDLBits)</li><li><strong>Chisel Bootcamp</strong> (UC Berkeley)</li><li><strong>FPGA Design Patterns</strong></li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="useful-websites">Useful Websites<a class="hash-link" href="#useful-websites" title="Direct link to heading">​</a></h3><ul><li><strong>IEEE Xplore:</strong> <a href="https://ieeexplore.ieee.org" target="_blank" rel="noopener noreferrer">https://ieeexplore.ieee.org</a></li><li><strong>ACM Digital Library:</strong> <a href="https://dl.acm.org" target="_blank" rel="noopener noreferrer">https://dl.acm.org</a></li><li><strong>arXiv.org:</strong> <a href="https://arxiv.org" target="_blank" rel="noopener noreferrer">https://arxiv.org</a></li><li><strong>FPGA4Student:</strong> <a href="https://www.fpga4student.com" target="_blank" rel="noopener noreferrer">https://www.fpga4student.com</a></li><li><strong>GitHub:</strong> Search for &quot;FPGA + <!-- -->[your topic]<!-- -->&quot;</li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="books">Books<a class="hash-link" href="#books" title="Direct link to heading">​</a></h3><ul><li>Digital Design and Computer Architecture</li><li>FPGAs: Fundamentals, Advanced Features, and Applications in Industrial Electronics</li><li>RTL Modeling with SystemVerilog for ASIC and FPGA Design</li><li>High-Level Synthesis: from Algorithm to Digital Circuit</li></ul><hr></div></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Docs pages navigation"><a class="pagination-nav__link pagination-nav__link--prev" href="/computer-architecture/Evaluare/Teme/PWMGen AA 2025/"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">Tema: Generator semnal PWM</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/computer-architecture/Evaluare/"><div class="pagination-nav__sublabel">Next</div><div class="pagination-nav__label">Examen AB</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#project-structure" class="table-of-contents__link toc-highlight">Project Structure</a><ul><li><a href="#1-documentation-phase-literature-review--problem-analysis" class="table-of-contents__link toc-highlight">1. Documentation Phase (Literature Review &amp; Problem Analysis)</a></li><li><a href="#2-implementation-phase-hdlhcl-development" class="table-of-contents__link toc-highlight">2. Implementation Phase (HDL/HCL Development)</a></li><li><a href="#3-evaluation-phase-fpga-synthesis--performance-analysis" class="table-of-contents__link toc-highlight">3. Evaluation Phase (FPGA Synthesis &amp; Performance Analysis)</a></li></ul></li><li><a href="#project-topics--base-research-articles" class="table-of-contents__link toc-highlight">Project Topics &amp; Base Research Articles</a><ul><li><a href="#1-kalman-all-the-way---implementation-of-multiple-types-of-kalman-filters" class="table-of-contents__link toc-highlight">1. KALMAN ALL THE WAY - Implementation of Multiple Types of Kalman Filters</a></li><li><a href="#2-optical-flow" class="table-of-contents__link toc-highlight">2. Optical Flow</a></li><li><a href="#3-clustering-of-point-clouds" class="table-of-contents__link toc-highlight">3. Clustering of Point Clouds</a></li><li><a href="#4-motion-distortion-effect" class="table-of-contents__link toc-highlight">4. Motion Distortion Effect</a></li><li><a href="#5-post-quantum-algorithms-eg-crystals" class="table-of-contents__link toc-highlight">5. Post-Quantum Algorithms (e.g., CRYSTALS)</a></li><li><a href="#6-random-number-generation-nist-compliant" class="table-of-contents__link toc-highlight">6. Random Number Generation (NIST Compliant)</a></li><li><a href="#7-quantization-of-ai-models-on-fpga" class="table-of-contents__link toc-highlight">7. Quantization of AI Models on FPGA</a></li><li><a href="#8-large-number-representation-system-on-fpgacuda" class="table-of-contents__link toc-highlight">8. Large Number Representation System on FPGA/CUDA</a></li><li><a href="#9-point-cloud-rgb-calibration" class="table-of-contents__link toc-highlight">9. Point Cloud-RGB Calibration</a></li><li><a href="#10-slam-simultaneous-localization-and-mapping" class="table-of-contents__link toc-highlight">10. SLAM (Simultaneous Localization and Mapping)</a></li><li><a href="#11-ground-plane-detection-and-segmentation" class="table-of-contents__link toc-highlight">11. Ground Plane Detection and Segmentation</a></li><li><a href="#12-3d-object-detection-from-lidar-point-clouds" class="table-of-contents__link toc-highlight">12. 3D Object Detection from LiDAR Point Clouds</a></li></ul></li><li><a href="#general-guidelines-for-all-projects" class="table-of-contents__link toc-highlight">General Guidelines for All Projects</a><ul><li><a href="#documentation-phase-tips" class="table-of-contents__link toc-highlight">Documentation Phase Tips</a></li><li><a href="#implementation-phase-tips" class="table-of-contents__link toc-highlight">Implementation Phase Tips</a></li><li><a href="#evaluation-phase-tips" class="table-of-contents__link toc-highlight">Evaluation Phase Tips</a></li><li><a href="#fpga-tools-and-platforms" class="table-of-contents__link toc-highlight">FPGA Tools and Platforms</a></li><li><a href="#recommended-development-flow" class="table-of-contents__link toc-highlight">Recommended Development Flow</a></li><li><a href="#grading-criteria-approximate" class="table-of-contents__link toc-highlight">Grading Criteria (Approximate)</a></li></ul></li><li><a href="#important-deadlines" class="table-of-contents__link toc-highlight">Important Deadlines</a></li><li><a href="#additional-resources" class="table-of-contents__link toc-highlight">Additional Resources</a><ul><li><a href="#online-courses-and-tutorials" class="table-of-contents__link toc-highlight">Online Courses and Tutorials</a></li><li><a href="#useful-websites" class="table-of-contents__link toc-highlight">Useful Websites</a></li><li><a href="#books" class="table-of-contents__link toc-highlight">Books</a></li></ul></li></ul></div></div></div></div></main></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">Community</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://curs.upb.ro" target="_blank" rel="noopener noreferrer" class="footer__link-item">Main site<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://ocw.cs.pub.ro/courses/ac-is" target="_blank" rel="noopener noreferrer" class="footer__link-item">OCW<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright © 2025 Comnputer Architecture Team</div></div></div></footer></div>
<script src="/computer-architecture/assets/js/runtime~main.f6167c3b.js"></script>
<script src="/computer-architecture/assets/js/main.998f162f.js"></script>
</body>
</html>