<profile>

<section name = "Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_68_3'" level="0">
<item name = "Date">Sun Sep 15 03:13:54 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">hlsc_fcnn_iris</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.580 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">14, 14, 0.140 us, 0.140 us, 14, 14, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_68_3">12, 12, 11, 1, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 7, -, -, -</column>
<column name="Expression">-, -, 0, 45, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 6, -</column>
<column name="Memory">9, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 430, 96, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">9, 8, 1, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_10s_15ns_24_1_1_U17">mul_10s_15ns_24_1_1, 0, 1, 0, 6, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_10s_15ns_24ns_24_4_1_U24">mac_muladd_10s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_9s_15ns_24ns_24_4_1_U18">mac_muladd_9s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_9s_15ns_24ns_24_4_1_U19">mac_muladd_9s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_9s_15ns_24ns_24_4_1_U20">mac_muladd_9s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_9s_15ns_24ns_24_4_1_U21">mac_muladd_9s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_9s_15ns_24ns_24_4_1_U22">mac_muladd_9s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_9s_15ns_24ns_24_4_1_U23">mac_muladd_9s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="layer2_bias_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_bias_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 3, 6, 1, 18</column>
<column name="layer2_weights_0_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_0_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 3, 10, 1, 30</column>
<column name="layer2_weights_1_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_1_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 3, 9, 1, 27</column>
<column name="layer2_weights_2_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_2_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 3, 9, 1, 27</column>
<column name="layer2_weights_3_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_3_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 3, 9, 1, 27</column>
<column name="layer2_weights_4_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_4_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 3, 9, 1, 27</column>
<column name="layer2_weights_5_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_5_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 3, 9, 1, 27</column>
<column name="layer2_weights_6_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_6_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 3, 9, 1, 27</column>
<column name="layer2_weights_7_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_7_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 3, 10, 1, 30</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln68_fu_349_p2">+, 0, 0, 10, 2, 1</column>
<column name="layer2_output_1_4_fu_534_p2">+, 0, 0, 23, 16, 16</column>
<column name="icmp_ln68_fu_343_p2">icmp, 0, 0, 10, 2, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 2, 4</column>
<column name="i_fu_90">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="conv_i86_1_cast_cast_reg_693">15, 0, 24, 9</column>
<column name="conv_i86_2_cast_cast_reg_688">15, 0, 24, 9</column>
<column name="conv_i86_3_cast_cast_reg_683">15, 0, 24, 9</column>
<column name="conv_i86_4_cast_cast_reg_678">15, 0, 24, 9</column>
<column name="conv_i86_5_cast_cast_reg_673">15, 0, 24, 9</column>
<column name="conv_i86_6_cast_cast_reg_668">15, 0, 24, 9</column>
<column name="i_1_reg_703">2, 0, 2, 0</column>
<column name="i_fu_90">2, 0, 2, 0</column>
<column name="icmp_ln68_reg_707">1, 0, 1, 0</column>
<column name="layer2_output_1_1_fu_102">16, 0, 16, 0</column>
<column name="layer2_output_1_2_fu_106">16, 0, 16, 0</column>
<column name="layer2_output_1_fu_98">16, 0, 16, 0</column>
<column name="layer2_weights_0_load_reg_732">10, 0, 10, 0</column>
<column name="max_val_fu_94">16, 0, 16, 0</column>
<column name="tmp_7_reg_747">16, 0, 16, 0</column>
<column name="zext_ln18_reg_711">2, 0, 64, 62</column>
<column name="zext_ln73_1_cast_reg_663">15, 0, 24, 9</column>
<column name="zext_ln73_cast_reg_698">15, 0, 24, 9</column>
<column name="i_1_reg_703">64, 32, 2, 0</column>
<column name="icmp_ln68_reg_707">64, 32, 1, 0</column>
<column name="zext_ln18_reg_711">64, 32, 64, 62</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_68_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_68_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_68_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_68_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_68_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_68_3, return value</column>
<column name="zext_ln73">in, 15, ap_none, zext_ln73, scalar</column>
<column name="conv_i86_1_cast">in, 15, ap_none, conv_i86_1_cast, scalar</column>
<column name="conv_i86_2_cast">in, 15, ap_none, conv_i86_2_cast, scalar</column>
<column name="conv_i86_3_cast">in, 15, ap_none, conv_i86_3_cast, scalar</column>
<column name="conv_i86_4_cast">in, 15, ap_none, conv_i86_4_cast, scalar</column>
<column name="conv_i86_5_cast">in, 15, ap_none, conv_i86_5_cast, scalar</column>
<column name="conv_i86_6_cast">in, 15, ap_none, conv_i86_6_cast, scalar</column>
<column name="zext_ln73_1">in, 15, ap_none, zext_ln73_1, scalar</column>
<column name="layer2_output_2_03_out">out, 16, ap_vld, layer2_output_2_03_out, pointer</column>
<column name="layer2_output_2_03_out_ap_vld">out, 1, ap_vld, layer2_output_2_03_out, pointer</column>
<column name="layer2_output_1_02_out">out, 16, ap_vld, layer2_output_1_02_out, pointer</column>
<column name="layer2_output_1_02_out_ap_vld">out, 1, ap_vld, layer2_output_1_02_out, pointer</column>
<column name="layer2_output_0_01_out">out, 16, ap_vld, layer2_output_0_01_out, pointer</column>
<column name="layer2_output_0_01_out_ap_vld">out, 1, ap_vld, layer2_output_0_01_out, pointer</column>
<column name="max_val_out">out, 16, ap_vld, max_val_out, pointer</column>
<column name="max_val_out_ap_vld">out, 1, ap_vld, max_val_out, pointer</column>
</table>
</item>
</section>
</profile>
