{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522121048876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522121048884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 26 23:24:08 2018 " "Processing started: Mon Mar 26 23:24:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522121048884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121048884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Connect4 -c Connect4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Connect4 -c Connect4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121048884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522121049671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522121049671 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard_inner_driver.v(47) " "Verilog HDL information at keyboard_inner_driver.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard_inner_driver.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/keyboard_inner_driver.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522121065961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_inner_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_inner_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_inner_driver " "Found entity 1: keyboard_inner_driver" {  } { { "keyboard_inner_driver.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/keyboard_inner_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522121065961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121065961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_press_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_press_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_press_driver " "Found entity 1: keyboard_press_driver" {  } { { "keyboard_press_driver.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/keyboard_press_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522121065977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121065977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_recognizer.v 2 2 " "Found 2 design units, including 2 entities, in source file sequence_recognizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "sequence_recognizer.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/sequence_recognizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522121065977 ""} { "Info" "ISGN_ENTITY_NAME" "2 sequence_recognizer " "Found entity 2: sequence_recognizer" {  } { { "sequence_recognizer.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/sequence_recognizer.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522121065977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121065977 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "shifter.v " "Can't analyze file -- file shifter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1522121065977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turn_tracker.v 1 1 " "Found 1 design units, including 1 entities, in source file turn_tracker.v" { { "Info" "ISGN_ENTITY_NAME" "1 turn_tracker " "Found entity 1: turn_tracker" {  } { { "turn_tracker.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/turn_tracker.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522121065977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121065977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522121065992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121065992 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522121066039 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "column_7_count main.v(85) " "Verilog HDL or VHDL warning at main.v(85): object \"column_7_count\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522121066039 "|main"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.v(103) " "Verilog HDL Case Statement warning at main.v(103): incomplete case statement has no default case item" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 103 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1522121066039 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "86 14 main.v(202) " "Verilog HDL assignment warning at main.v(202): truncated value with size 86 to match size of target (14)" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522121066039 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "86 14 main.v(209) " "Verilog HDL assignment warning at main.v(209): truncated value with size 86 to match size of target (14)" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522121066039 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "column main.v(103) " "Verilog HDL Always Construct warning at main.v(103): inferring latch(es) for variable \"column\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522121066039 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "column_count main.v(103) " "Verilog HDL Always Construct warning at main.v(103): inferring latch(es) for variable \"column_count\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522121066039 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 main.v(385) " "Verilog HDL assignment warning at main.v(385): truncated value with size 32 to match size of target (3)" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522121066060 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 main.v(387) " "Verilog HDL assignment warning at main.v(387): truncated value with size 32 to match size of target (3)" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522121066060 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 main.v(389) " "Verilog HDL assignment warning at main.v(389): truncated value with size 32 to match size of target (3)" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522121066060 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 main.v(391) " "Verilog HDL assignment warning at main.v(391): truncated value with size 32 to match size of target (3)" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522121066060 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 main.v(393) " "Verilog HDL assignment warning at main.v(393): truncated value with size 32 to match size of target (3)" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522121066060 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 main.v(395) " "Verilog HDL assignment warning at main.v(395): truncated value with size 32 to match size of target (3)" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522121066060 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 main.v(397) " "Verilog HDL assignment warning at main.v(397): truncated value with size 32 to match size of target (3)" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522121066060 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..1\] main.v(10) " "Output port \"LEDR\[8..1\]\" at main.v(10) has no driver" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522121066060 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column_count\[0\] main.v(103) " "Inferred latch for \"column_count\[0\]\" at main.v(103)" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121066077 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column_count\[1\] main.v(103) " "Inferred latch for \"column_count\[1\]\" at main.v(103)" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121066077 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column_count\[2\] main.v(103) " "Inferred latch for \"column_count\[2\]\" at main.v(103)" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121066077 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column_count\[3\] main.v(103) " "Inferred latch for \"column_count\[3\]\" at main.v(103)" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121066077 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column_count\[4\] main.v(103) " "Inferred latch for \"column_count\[4\]\" at main.v(103)" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121066077 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[0\] main.v(103) " "Inferred latch for \"column\[0\]\" at main.v(103)" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121066077 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[1\] main.v(103) " "Inferred latch for \"column\[1\]\" at main.v(103)" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121066077 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[2\] main.v(103) " "Inferred latch for \"column\[2\]\" at main.v(103)" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121066077 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[3\] main.v(103) " "Inferred latch for \"column\[3\]\" at main.v(103)" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121066077 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[4\] main.v(103) " "Inferred latch for \"column\[4\]\" at main.v(103)" {  } { { "main.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121066077 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turn_tracker turn_tracker:tt " "Elaborating entity \"turn_tracker\" for hierarchy \"turn_tracker:tt\"" {  } { { "main.v" "tt" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522121066161 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "turn_tracker.v(8) " "Verilog HDL Event Control error at turn_tracker.v(8): mixed single- and double-edge expressions are not supported" {  } { { "turn_tracker.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/turn_tracker.v" 8 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1522121066161 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q turn_tracker.v(12) " "Verilog HDL Always Construct warning at turn_tracker.v(12): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "turn_tracker.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/turn_tracker.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1522121066161 "|main|turn_tracker:tt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q turn_tracker.v(14) " "Verilog HDL Always Construct warning at turn_tracker.v(14): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "turn_tracker.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/turn_tracker.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1522121066161 "|main|turn_tracker:tt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q turn_tracker.v(8) " "Verilog HDL Always Construct warning at turn_tracker.v(8): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "turn_tracker.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/turn_tracker.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522121066161 "|main|turn_tracker:tt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] turn_tracker.v(8) " "Inferred latch for \"q\[0\]\" at turn_tracker.v(8)" {  } { { "turn_tracker.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/turn_tracker.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121066161 "|main|turn_tracker:tt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] turn_tracker.v(8) " "Inferred latch for \"q\[1\]\" at turn_tracker.v(8)" {  } { { "turn_tracker.v" "" { Text "C:/Users/Raymond/Desktop/connect-4/turn_tracker.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121066161 "|main|turn_tracker:tt"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "turn_tracker:tt " "Can't elaborate user hierarchy \"turn_tracker:tt\"" {  } { { "main.v" "tt" { Text "C:/Users/Raymond/Desktop/connect-4/main.v" 14 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522121066161 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Raymond/Desktop/connect-4/output_files/Connect4.map.smsg " "Generated suppressed messages file C:/Users/Raymond/Desktop/connect-4/output_files/Connect4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121066208 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522121066324 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 26 23:24:26 2018 " "Processing ended: Mon Mar 26 23:24:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522121066324 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522121066324 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522121066324 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121066324 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522121067083 ""}
