
---------- Begin Simulation Statistics ----------
final_tick                               2180415571000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58583                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703224                       # Number of bytes of host memory used
host_op_rate                                    58772                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40194.14                       # Real time elapsed on the host
host_tick_rate                               54247097                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354674107                       # Number of instructions simulated
sim_ops                                    2362283018                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.180416                       # Number of seconds simulated
sim_ticks                                2180415571000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.852817                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              303860061                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           349856312                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         41994665                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        467748997                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          43233657                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       43589753                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          356096                       # Number of indirect misses.
system.cpu0.branchPred.lookups              596636227                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3962457                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801853                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         24975226                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 554989237                       # Number of branches committed
system.cpu0.commit.bw_lim_events             69462101                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419484                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      169443706                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224618487                       # Number of instructions committed
system.cpu0.commit.committedOps            2228425640                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3945503947                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.564801                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.372171                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2906906038     73.68%     73.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    609403444     15.45%     89.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    152079924      3.85%     92.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    133791923      3.39%     96.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40375299      1.02%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     14309208      0.36%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      9489535      0.24%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      9686475      0.25%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     69462101      1.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3945503947                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44160082                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150733463                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691521600                       # Number of loads committed
system.cpu0.commit.membars                    7608882                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608891      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238644630     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316849      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801415      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695323441     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264730349     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228425640                       # Class of committed instruction
system.cpu0.commit.refs                     960053825                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224618487                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228425640                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.957816                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.957816                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            634305594                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             17038884                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           302194316                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2449940483                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1572025254                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1741424270                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              24998904                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             29248708                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             13395487                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  596636227                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                451808700                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2400642179                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             11467957                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          159                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2495429435                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          249                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               84036762                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136988                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1543488476                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         347093718                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.572951                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3986149509                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.626981                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.864986                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2170791256     54.46%     54.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1368424313     34.33%     88.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               275744699      6.92%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               131839536      3.31%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21204745      0.53%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                13707595      0.34%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  620029      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809433      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    7903      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3986149509                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      369244466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            25161918                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               577388458                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.547797                       # Inst execution rate
system.cpu0.iew.exec_refs                  1057373535                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 290297154                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              533647751                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            764181113                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811725                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         14264638                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           292002217                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2397844928                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            767076381                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7511151                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2385870431                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3454327                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8976717                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              24998904                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16599264                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       156898                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        45532235                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        67047                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        23749                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     12242143                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     72659513                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     23469992                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         23749                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1955697                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      23206221                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                998992975                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2367296712                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.858007                       # average fanout of values written-back
system.cpu0.iew.wb_producers                857142649                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.543532                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2367414696                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2910854992                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1516480758                       # number of integer regfile writes
system.cpu0.ipc                              0.510773                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.510773                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611811      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1303971354     54.48%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18329892      0.77%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802493      0.16%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           772671258     32.28%     88.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          286994707     11.99%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2393381583                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     71                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                139                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           66                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                81                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4453735                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001861                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 715732     16.07%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3296000     74.01%     90.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               442000      9.92%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2390223436                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8777572703                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2367296646                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2567286524                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2386423887                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2393381583                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11421041                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      169419284                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           206433                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1557                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     31181839                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3986149509                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.600424                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.800167                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2222522744     55.76%     55.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1256125549     31.51%     87.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          415664066     10.43%     97.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           72982520      1.83%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10123440      0.25%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            6802624      0.17%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1238811      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             477444      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             212311      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3986149509                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.549521                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         33400850                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5146391                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           764181113                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          292002217                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2908                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      4355393975                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5439497                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              578292615                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421217623                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25449827                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1605094073                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16462425                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                71881                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2967604048                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2431564653                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1569216986                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1719960799                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14698265                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              24998904                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             57370027                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               147999358                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2967603992                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        433091                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8944                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 50837449                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8944                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6273874012                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4836432221                       # The number of ROB writes
system.cpu0.timesIdled                       45279041                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.639709                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17721887                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18925611                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1771560                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32073408                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            916665                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         923571                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6906                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35214607                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46534                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801576                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1365369                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29514989                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3160277                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405418                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13722895                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130055620                       # Number of instructions committed
system.cpu1.commit.committedOps             133857378                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    635744341                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.210552                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.903120                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    580765312     91.35%     91.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27177255      4.27%     95.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8464125      1.33%     96.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9001796      1.42%     98.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2522149      0.40%     98.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       805753      0.13%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3586810      0.56%     99.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       260864      0.04%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3160277      0.50%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    635744341                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1456805                       # Number of function calls committed.
system.cpu1.commit.int_insts                125261715                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36888343                       # Number of loads committed
system.cpu1.commit.membars                    7603284                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603284      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77443250     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40689919     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8120781      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133857378                       # Class of committed instruction
system.cpu1.commit.refs                      48810712                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130055620                       # Number of Instructions Simulated
system.cpu1.committedOps                    133857378                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.917491                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.917491                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            558101511                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               422351                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17047168                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             153149252                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                18993130                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 51327243                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1366675                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1061531                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8600361                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35214607                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19107967                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    615981205                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               205261                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     153916299                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3545732                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.055062                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20634848                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18638552                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.240664                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         638388920                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.247057                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.703409                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               544057193     85.22%     85.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54677674      8.56%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23959189      3.75%     97.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10202325      1.60%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3800047      0.60%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  840193      0.13%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  852001      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     139      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     159      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           638388920                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1158394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1481816                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31366581                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.224204                       # Inst execution rate
system.cpu1.iew.exec_refs                    51778450                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12337844                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              480659865                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             39979562                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802247                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1262140                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12629756                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147566501                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39440606                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1411589                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143389366                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3714039                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4436271                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1366675                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12330316                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        37950                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1040281                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28306                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1589                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3078                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3091219                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       707387                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1589                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       503006                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        978810                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 83135797                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142515490                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.858265                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 71352573                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.222838                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142561175                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               178390111                       # number of integer regfile reads
system.cpu1.int_regfile_writes               95826525                       # number of integer regfile writes
system.cpu1.ipc                              0.203356                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.203356                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603388      5.25%      5.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85005658     58.71%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43610360     30.12%     94.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8581402      5.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             144800955                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4146411                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028635                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 726412     17.52%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3081435     74.32%     91.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               338561      8.17%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141343963                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         932378843                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142515478                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        161276888                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 136160803                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                144800955                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405698                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13709122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           241629                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           280                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5505498                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    638388920                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.226822                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.701886                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          551255911     86.35%     86.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54620445      8.56%     94.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18907514      2.96%     97.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6211371      0.97%     98.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5214067      0.82%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             820622      0.13%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             886396      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             327137      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             145457      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      638388920                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.226412                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23584727                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2132346                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            39979562                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12629756                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    104                       # number of misc regfile reads
system.cpu1.numCycles                       639547314                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3721275882                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              519919094                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89317507                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24140656                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                22261593                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4395912                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                53742                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            188799015                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             151256504                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101582400                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54775600                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10403450                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1366675                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             40036335                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12264893                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       188799003                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29623                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               603                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 49443283                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           603                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   780164129                       # The number of ROB reads
system.cpu1.rob.rob_writes                  297813450                       # The number of ROB writes
system.cpu1.timesIdled                          27646                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11879977                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3404109                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            16249655                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              10577                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                766958                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15737737                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      31350235                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       306666                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       168766                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    134247958                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9777026                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    268483559                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9945792                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11334718                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5719775                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9892629                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              390                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            279                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4402042                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4402035                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11334719                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           400                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     47086987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               47086987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1373217792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1373217792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              561                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15737830                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15737830    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15737830                       # Request fanout histogram
system.membus.respLayer1.occupancy        81999672283                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         58543153083                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2180415571000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2180415571000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       543950200                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   602587756.728180                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       292000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1425042500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2177695820000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2719751000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    388749482                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       388749482                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    388749482                       # number of overall hits
system.cpu0.icache.overall_hits::total      388749482                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     63059217                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      63059217                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     63059217                       # number of overall misses
system.cpu0.icache.overall_misses::total     63059217                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 864923793493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 864923793493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 864923793493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 864923793493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    451808699                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    451808699                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    451808699                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    451808699                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.139571                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.139571                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.139571                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.139571                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13716.056663                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13716.056663                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13716.056663                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13716.056663                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3135                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     55434198                       # number of writebacks
system.cpu0.icache.writebacks::total         55434198                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      7624985                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      7624985                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      7624985                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      7624985                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     55434232                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     55434232                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     55434232                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     55434232                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 740108303496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 740108303496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 740108303496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 740108303496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.122694                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.122694                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.122694                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.122694                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13351.105928                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13351.105928                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13351.105928                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13351.105928                       # average overall mshr miss latency
system.cpu0.icache.replacements              55434198                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    388749482                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      388749482                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     63059217                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     63059217                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 864923793493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 864923793493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    451808699                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    451808699                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.139571                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.139571                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13716.056663                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13716.056663                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      7624985                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      7624985                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     55434232                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     55434232                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 740108303496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 740108303496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.122694                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.122694                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13351.105928                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13351.105928                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999978                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          444183413                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         55434198                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.012805                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999978                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        959051628                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       959051628                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    869128117                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       869128117                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    869128117                       # number of overall hits
system.cpu0.dcache.overall_hits::total      869128117                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    104366258                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     104366258                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    104366258                       # number of overall misses
system.cpu0.dcache.overall_misses::total    104366258                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2189260588536                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2189260588536                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2189260588536                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2189260588536                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    973494375                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    973494375                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    973494375                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    973494375                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.107208                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.107208                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.107208                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.107208                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20976.708665                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20976.708665                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20976.708665                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20976.708665                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7842464                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       707327                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           214919                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7262                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    36.490324                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    97.401129                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     75051854                       # number of writebacks
system.cpu0.dcache.writebacks::total         75051854                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     30773264                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     30773264                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     30773264                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     30773264                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     73592994                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     73592994                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     73592994                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     73592994                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1206550745523                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1206550745523                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1206550745523                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1206550745523                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075597                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075597                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075597                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075597                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16394.913156                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16394.913156                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16394.913156                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16394.913156                       # average overall mshr miss latency
system.cpu0.dcache.replacements              75051854                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    626932378                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      626932378                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     81837501                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     81837501                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1475215401000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1475215401000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    708769879                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    708769879                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115464                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115464                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18026.154061                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18026.154061                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     18038581                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     18038581                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     63798920                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     63798920                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 909813186000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 909813186000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090014                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090014                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14260.636168                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14260.636168                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    242195739                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     242195739                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     22528757                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     22528757                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 714045187536                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 714045187536                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264724496                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264724496                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.085103                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.085103                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31694.832855                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31694.832855                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12734683                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12734683                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9794074                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9794074                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 296737559523                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 296737559523                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036997                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036997                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30297.663620                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30297.663620                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3147                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3147                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2806                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2806                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    122151500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    122151500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.471359                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.471359                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43532.252316                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43532.252316                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2784                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2784                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           22                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1020000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1020000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003696                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003696                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 46363.636364                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46363.636364                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5724                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5724                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       600000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       600000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5875                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5875                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.025702                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.025702                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  3973.509934                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3973.509934                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       450000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       450000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.025702                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.025702                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  2980.132450                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  2980.132450                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336090                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336090                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465763                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465763                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 125221101000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 125221101000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801853                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801853                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385539                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385539                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85430.660345                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85430.660345                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465762                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465762                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 123755338000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 123755338000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385539                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385539                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84430.717947                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84430.717947                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995975                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          946531317                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         75058463                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.610588                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995975                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999874                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999874                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2029674607                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2029674607                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            54823328                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            71020851                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               25251                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1216060                       # number of demand (read+write) hits
system.l2.demand_hits::total                127085490                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           54823328                       # number of overall hits
system.l2.overall_hits::.cpu0.data           71020851                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              25251                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1216060                       # number of overall hits
system.l2.overall_hits::total               127085490                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            610903                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4029311                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7739                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2498549                       # number of demand (read+write) misses
system.l2.demand_misses::total                7146502                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           610903                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4029311                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7739                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2498549                       # number of overall misses
system.l2.overall_misses::total               7146502                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  50543435498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 384044718949                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    721766499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 260100255324                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     695410176270                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  50543435498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 384044718949                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    721766499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 260100255324                       # number of overall miss cycles
system.l2.overall_miss_latency::total    695410176270                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        55434231                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        75050162                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           32990                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3714609                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            134231992                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       55434231                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       75050162                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          32990                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3714609                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           134231992                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.011020                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.053688                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.234586                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.672628                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.053240                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.011020                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.053688                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.234586                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.672628                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.053240                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82735.615143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95312.751721                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93263.535211                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104100.522073                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97307.770469                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82735.615143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95312.751721                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93263.535211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104100.522073                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97307.770469                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             246298                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5141                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      47.908578                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6597053                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5719775                       # number of writebacks
system.l2.writebacks::total                   5719775                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            174                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         258382                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         111737                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              370324                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           174                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        258382                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        111737                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             370324                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       610729                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3770929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2386812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6776178                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       610729                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3770929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2386812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9178426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15954604                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  44426913998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 326797370535                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    643263999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 226350701352                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 598218249884                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  44426913998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 326797370535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    643263999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 226350701352                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 794606115057                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1392824364941                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.011017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.050245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.233647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.642547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.050481                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.011017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.050245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.233647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.642547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.118858                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72744.071426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86662.297417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83454.073560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94833.904535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88282.546575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72744.071426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86662.297417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83454.073560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94833.904535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86573.244155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87299.212499                       # average overall mshr miss latency
system.l2.replacements                       25301824                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     18155570                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18155570                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     18155570                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18155570                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    115777676                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        115777676                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    115777676                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    115777676                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9178426                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9178426                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 794606115057                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 794606115057                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86573.244155                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86573.244155                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            94                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 94                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1366000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1366000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              103                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.930693                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.912621                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14531.914894                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 14531.914894                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           94                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            94                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1902500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1902500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.930693                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.912621                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20239.361702                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20239.361702                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       366500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       366500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20361.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20361.111111                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8659426                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           518191                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9177617                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2592241                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1986410                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4578651                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 250822014825                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 203174690975                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  453996705800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11251667                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2504601                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13756268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.230387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.793104                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.332841                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96758.756159                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102282.354083                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99155.123594                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       123485                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        58161                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           181646                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2468756                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1928249                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4397005                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 215624874866                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 178355734983                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 393980609849                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.219412                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.769883                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.319636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87341.509192                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92496.215470                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89602.038171                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      54823328                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         25251                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           54848579                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       610903                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7739                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           618642                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  50543435498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    721766499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  51265201997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     55434231                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        32990                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       55467221                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.011020                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.234586                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82735.615143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93263.535211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82867.315826                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          174                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           205                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       610729                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7708                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       618437                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  44426913998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    643263999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  45070177997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.011017                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.233647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011150                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72744.071426                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83454.073560                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72877.557450                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     62361425                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       697869                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          63059294                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1437070                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       512139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1949209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 133222704124                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  56925564349                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 190148268473                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     63798495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1210008                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      65008503                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.022525                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.423253                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.029984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92704.394444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111152.566684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97551.503442                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       134897                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        53576                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       188473                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1302173                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       458563                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1760736                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 111172495669                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  47994966369                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 159167462038                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020411                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.378975                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027085                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85374.597438                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104663.844159                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90398.255069                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          767                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           57                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               824                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          602                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           50                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             652                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     18872997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1242500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     20115497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1369                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1476                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.439737                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.467290                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.441734                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 31350.493355                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        24850                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 30851.989264                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          243                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          256                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          359                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           37                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          396                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7129987                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       745499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7875486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.262235                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.345794                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.268293                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19860.688022                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20148.621622                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19887.590909                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999954                       # Cycle average of tags in use
system.l2.tags.total_refs                   276756166                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  25302900                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.937725                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.331565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.657425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.057682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.276203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.665492                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.411431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.057147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.172776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.019941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.338523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2170637716                       # Number of tag accesses
system.l2.tags.data_accesses               2170637716                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      39086720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     241681344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        493312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     152893056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    572997760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1007152192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     39086720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       493312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      39580032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    366065600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       366065600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         610730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3776271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2388954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8953090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15736753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5719775                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5719775                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         17926271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        110841872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           226247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         70121062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    262792913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             461908365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     17926271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       226247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18152518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      167887996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            167887996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      167887996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        17926271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       110841872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          226247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        70121062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    262792913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            629796361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5545166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    610730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3563823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2320448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8930518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012916872250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       338889                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       338889                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            30390683                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5223964                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    15736754                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5719775                       # Number of write requests accepted
system.mem_ctrls.readBursts                  15736754                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5719775                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 303527                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                174609                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            742035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            746194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            932311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1462044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1547739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1418571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            960164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            939822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1052819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            871801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           861019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           758317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           807574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           766294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           810402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           756121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            292201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            293400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            359555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            346465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            410115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            418362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            392666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            405830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            394333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            370431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           344042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           309051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           317991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           309229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           285770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           295704                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 541838026569                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                77166135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            831211032819                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35108.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53858.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11108061                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2971036                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              15736754                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5719775                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4200044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3545810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2215950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1360362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  697071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  566217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  482518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  418840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  354149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  295656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 278152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 464754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 215679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 109429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  81741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  63252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  48394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  30695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  34784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  40000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 124310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 233969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 301771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 332864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 349970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 361802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 370770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 376590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 382758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 392386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 377554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 373533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 365457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 353889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 352210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 349347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6899269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.602488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.676972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   217.549974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2949334     42.75%     42.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2321391     33.65%     76.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       610791      8.85%     85.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       334583      4.85%     90.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       224154      3.25%     93.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       136470      1.98%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        73673      1.07%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        51752      0.75%     97.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       197121      2.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6899269                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       338889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.540434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.462075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    413.358901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       338884    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        338889                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       338889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.362718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.336798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.975215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           287697     84.89%     84.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7991      2.36%     87.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26554      7.84%     95.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9918      2.93%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4005      1.18%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1454      0.43%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              659      0.19%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              335      0.10%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              149      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               59      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               30      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               19      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        338889                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              987726528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                19425728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               354889280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1007152256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            366065600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       453.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       162.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    461.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    167.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2180415559000                       # Total gap between requests
system.mem_ctrls.avgGap                     101620.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     39086720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    228084672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       493312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    148508672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    571553152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    354889280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 17926270.808125685900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 104606055.393098264933                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 226246.779082463239                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 68110260.252769023180                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 262130375.329263299704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 162762220.523511379957                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       610730                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3776271                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7708                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2388954                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8953091                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5719775                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  19198203530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 171896983446                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    318959927                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 127467176631                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 512329709285                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 52024252362663                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31434.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45520.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41380.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53356.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57223.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9095506.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          22859281200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12149988510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         47726237580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13710596220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     172120097760.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     400195677030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     500272693440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1169034571740                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.152185                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1296336867175                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72808840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 811269863825                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26401542300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14032737345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         62467003200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        15235060680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     172120097760.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     631837707990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     305205720000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1227299869275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.874291                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 786846521364                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72808840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1320760209636                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     21139797625                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   102855606631.713501                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     94.32%     94.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::8e+11-8.5e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        57500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 805692684500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   320113380000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1860302191000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19069451                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19069451                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19069451                       # number of overall hits
system.cpu1.icache.overall_hits::total       19069451                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        38516                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         38516                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        38516                       # number of overall misses
system.cpu1.icache.overall_misses::total        38516                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1194851000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1194851000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1194851000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1194851000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19107967                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19107967                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19107967                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19107967                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002016                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002016                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002016                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002016                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 31022.198567                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 31022.198567                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 31022.198567                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 31022.198567                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        32958                       # number of writebacks
system.cpu1.icache.writebacks::total            32958                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5526                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5526                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5526                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5526                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        32990                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        32990                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        32990                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        32990                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1053519000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1053519000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1053519000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1053519000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001727                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001727                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001727                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001727                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31934.495302                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31934.495302                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31934.495302                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31934.495302                       # average overall mshr miss latency
system.cpu1.icache.replacements                 32958                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19069451                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19069451                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        38516                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        38516                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1194851000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1194851000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19107967                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19107967                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 31022.198567                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 31022.198567                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5526                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5526                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        32990                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        32990                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1053519000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1053519000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001727                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001727                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31934.495302                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31934.495302                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.185754                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18034371                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            32958                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           547.192518                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        339782000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.185754                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974555                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974555                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38248924                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38248924                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37809809                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37809809                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37809809                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37809809                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8578883                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8578883                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8578883                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8578883                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 541290342707                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 541290342707                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 541290342707                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 541290342707                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46388692                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46388692                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46388692                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46388692                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.184935                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.184935                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.184935                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.184935                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 63095.666733                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63095.666733                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 63095.666733                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63095.666733                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2152933                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       503086                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39364                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4744                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.692943                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   106.046796                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3714560                       # number of writebacks
system.cpu1.dcache.writebacks::total          3714560                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6208745                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6208745                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6208745                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6208745                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2370138                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2370138                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2370138                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2370138                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 165114139595                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 165114139595                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 165114139595                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 165114139595                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051093                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051093                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051093                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051093                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 69664.356926                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69664.356926                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 69664.356926                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69664.356926                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3714560                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33308108                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33308108                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4960245                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4960245                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 286683767000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 286683767000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38268353                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38268353                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.129617                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.129617                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 57796.291715                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57796.291715                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3749659                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3749659                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1210586                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1210586                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  67386211000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  67386211000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031634                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031634                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 55664.125473                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 55664.125473                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4501701                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4501701                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3618638                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3618638                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 254606575707                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 254606575707                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8120339                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8120339                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.445626                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.445626                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70359.780588                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70359.780588                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2459086                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2459086                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1159552                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1159552                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  97727928595                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  97727928595                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142796                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142796                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84280.764118                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84280.764118                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6635500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6635500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.315353                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.315353                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43654.605263                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43654.605263                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          150                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          150                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         6500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         6500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004149                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004149                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          321                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          321                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          132                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          132                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1078500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1078500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.291391                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.291391                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8170.454545                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8170.454545                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          132                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          132                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       946500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       946500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.291391                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.291391                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7170.454545                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7170.454545                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2449962                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2449962                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1351614                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1351614                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 117380212500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 117380212500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355540                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355540                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 86844.478157                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 86844.478157                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1351614                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1351614                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 116028598500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 116028598500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355540                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355540                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 85844.478157                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 85844.478157                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.779040                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43980653                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3721615                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.817626                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        339793500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.779040                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.930595                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.930595                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104104049                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104104049                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2180415571000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         120476696                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     23875345                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    116077995                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19582049                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14109232                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             396                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           282                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            678                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13769185                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13769185                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      55467221                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     65009476                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1476                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1476                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    166302659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    225162417                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        98938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11151185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             402715199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7095579392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9606529088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4220672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    475466816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17181795968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        39425507                       # Total snoops (count)
system.tol2bus.snoopTraffic                 366955008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        173660241                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.060087                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.241705                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              163394271     94.09%     94.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10097156      5.81%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 168808      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          173660241                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       268476285114                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      112592317026                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       83154449277                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5585393163                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          49526915                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               8914838604500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48769                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705076                       # Number of bytes of host memory used
host_op_rate                                    48818                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                173940.34                       # Real time elapsed on the host
host_tick_rate                               38716856                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8482866379                       # Number of instructions simulated
sim_ops                                    8491474004                       # Number of ops (including micro ops) simulated
sim_seconds                                  6.734423                       # Number of seconds simulated
sim_ticks                                6734423033500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.072727                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              528150107                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           549739892                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         37110163                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        604380465                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            624080                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         635477                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11397                       # Number of indirect misses.
system.cpu0.branchPred.lookups              606296057                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8994                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        502592                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         37094813                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 405181682                       # Number of branches committed
system.cpu0.commit.bw_lim_events            105458640                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1515214                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      571060278                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          3071045483                       # Number of instructions committed
system.cpu0.commit.committedOps            3071548272                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples  13353951856                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.230010                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.155951                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0  12607852076     94.41%     94.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    267266070      2.00%     96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     64721966      0.48%     96.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     22359470      0.17%     97.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     20004414      0.15%     97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     22369925      0.17%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6    135211606      1.01%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7    108707689      0.81%     99.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    105458640      0.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total  13353951856                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                1021390493                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1586662                       # Number of function calls committed.
system.cpu0.commit.int_insts               2544547010                       # Number of committed integer instructions.
system.cpu0.commit.loads                    836276473                       # Number of loads committed
system.cpu0.commit.membars                    1001991                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1003002      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1578603441     51.39%     51.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12535      0.00%     51.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1998      0.00%     51.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     399469813     13.01%     64.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      94824767      3.09%     67.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     31683684      1.03%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      31454769      1.02%     69.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     31684071      1.03%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      469219508     15.28%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1317295      0.04%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    367559557     11.97%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     64712838      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       3071548272                       # Class of committed instruction
system.cpu0.commit.refs                     902809198                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 3071045483                       # Number of Instructions Simulated
system.cpu0.committedOps                   3071548272                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.383242                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.383242                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles          12087634955                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                15397                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           447358464                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3967762128                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               221243928                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                870221930                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              39137518                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                23012                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            230446990                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  606296057                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                113800181                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                  13288880109                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               770006                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         3029                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4616839210                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 676                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               78305736                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.045040                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         120648639                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         528774187                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.342975                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples       13448685321                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.343337                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.876647                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0             10567726126     78.58%     78.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              2179852186     16.21%     94.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                96788127      0.72%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               448737468      3.34%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                29253516      0.22%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1341500      0.01%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               100844729      0.75%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                24128259      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13410      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total         13448685321                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads               1099533995                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               977336878                       # number of floating regfile writes
system.cpu0.idleCycles                       12450890                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            38733403                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               446042034                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.378703                       # Inst execution rate
system.cpu0.iew.exec_refs                  2779962614                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  67552200                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             5204200039                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            991066177                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            584064                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         34355444                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76193487                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         3632209210                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           2712410414                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         33878738                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           5097772763                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              48754802                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           3855536578                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              39137518                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           3949549454                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    195393908                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          999367                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      2353880                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    154789704                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9660762                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       2353880                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9947751                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      28785652                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               2822376664                       # num instructions consuming a value
system.cpu0.iew.wb_count                   3252198873                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.811673                       # average fanout of values written-back
system.cpu0.iew.wb_producers               2290846461                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.241599                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    3257610320                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              5352732887                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1767400463                       # number of integer regfile writes
system.cpu0.ipc                              0.228142                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.228142                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1005928      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1734868695     33.81%     33.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13445      0.00%     33.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2211      0.00%     33.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          404108615      7.87%     41.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1001      0.00%     41.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          103316334      2.01%     43.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          32636162      0.64%     44.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     44.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           31454769      0.61%     44.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          32544201      0.63%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     45.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead          1642965840     32.02%     77.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1331208      0.03%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead     1081616298     21.08%     98.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      65786792      1.28%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            5131651500                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             2040779835                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         3794301573                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses   1042621627                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1402912103                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  640978072                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.124907                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               23418642      3.65%      3.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      3.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 2710      0.00%      3.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               152804      0.02%      3.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               55310      0.01%      3.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            167283575     26.10%     29.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               75366      0.01%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             328233848     51.21%     81.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9919      0.00%     81.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead        121745895     18.99%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            3730843809                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       20577385793                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2209577246                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2792310486                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                3630483268                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               5131651500                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1725942                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      560660941                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         18720972                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        210728                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    523163791                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples  13448685321                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.381573                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.127867                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0        11492765686     85.46%     85.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          742856742      5.52%     90.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          341861564      2.54%     93.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          230429813      1.71%     95.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          367413239      2.73%     97.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          176417652      1.31%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           45396747      0.34%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           22690531      0.17%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           28853347      0.21%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total    13448685321                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.381220                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39164402                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        24898290                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           991066177                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76193487                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads             1102310465                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             589118098                       # number of misc regfile writes
system.cpu0.numCycles                     13461136211                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7709954                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             9641682297                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           2600383739                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             549314371                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               333612717                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            2168334744                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             18646286                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           5381666327                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3782530837                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         3214573687                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                933776893                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              13158905                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              39137518                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           2499989694                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               614189953                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1376387098                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      4005279229                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        486202                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11586                       # count of serializing insts renamed
system.cpu0.rename.skidInsts               1424567417                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11582                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                 16890978305                       # The number of ROB reads
system.cpu0.rob.rob_writes                 7380042462                       # The number of ROB writes
system.cpu0.timesIdled                         156579                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2891                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.482862                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              525214858                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           561830103                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         36582913                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        599867613                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            585622                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         591002                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5380                       # Number of indirect misses.
system.cpu1.branchPred.lookups              601668096                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3687                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        493366                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         36575759                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 403296592                       # Number of branches committed
system.cpu1.commit.bw_lim_events            104301119                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1490538                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      561691918                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          3057146789                       # Number of instructions committed
system.cpu1.commit.committedOps            3057642714                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples  13359556899                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.228873                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.153359                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0  12617877386     94.45%     94.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    265077601      1.98%     96.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     64080358      0.48%     96.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     22108619      0.17%     97.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     20013391      0.15%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     22220424      0.17%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6    134632103      1.01%     98.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7    109245898      0.82%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    104301119      0.78%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total  13359556899                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                1016004810                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1504202                       # Number of function calls committed.
system.cpu1.commit.int_insts               2534047551                       # Number of committed integer instructions.
system.cpu1.commit.loads                    832801497                       # Number of loads committed
system.cpu1.commit.membars                     987667                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       987667      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu      1572772803     51.44%     51.47% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.47% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     397467483     13.00%     64.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      93906232      3.07%     67.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     31225436      1.02%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      31454400      1.03%     69.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     31225436      1.02%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      466822556     15.27%     85.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1053230      0.03%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    366472307     11.99%     97.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     64253516      2.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       3057642714                       # Class of committed instruction
system.cpu1.commit.refs                     898601609                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 3057146789                       # Number of Instructions Simulated
system.cpu1.committedOps                   3057642714                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.401227                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.401227                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles          12099845335                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7202                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           445277246                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3940228925                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               215526529                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                870383103                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              38576593                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13689                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            228439182                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  601668096                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                111545374                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                  13298562178                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               726870                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4581278021                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               77167494                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044716                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         115624817                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         525800480                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.340484                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples       13452770742                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.340589                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.871961                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0             10589469792     78.72%     78.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              2167194635     16.11%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                96441281      0.72%     95.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               446896350      3.32%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                28863456      0.21%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1306273      0.01%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                99078699      0.74%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                23516441      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3815      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total         13452770742                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads               1092366874                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               971903206                       # number of floating regfile writes
system.cpu1.idleCycles                        2427192                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            38189068                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               443367387                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.376894                       # Inst execution rate
system.cpu1.iew.exec_refs                  2766097844                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  66789609                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             5241549238                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            985121813                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            571728                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         33854099                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            75232640                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         3609040702                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           2699308235                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         33372003                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           5071186684                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              48757930                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           3836749433                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              38576593                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           3930990143                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    193991811                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          976191                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      2306672                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    152320316                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      9432528                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       2306672                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      9755504                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      28433564                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               2805094971                       # num instructions consuming a value
system.cpu1.iew.wb_count                   3234488345                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.812670                       # average fanout of values written-back
system.cpu1.iew.wb_producers               2279617670                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.240390                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    3239787765                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              5326117170                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1758403347                       # number of integer regfile writes
system.cpu1.ipc                              0.227209                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.227209                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           989901      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1726065820     33.81%     33.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 979      0.00%     33.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     33.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          401970112      7.87%     41.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     41.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          102199085      2.00%     43.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          32149558      0.63%     44.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     44.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           31454400      0.62%     44.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          32065388      0.63%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead          1634657581     32.02%     77.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1058591      0.02%     77.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead     1076644800     21.09%     98.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      65301800      1.28%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            5104558687                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             2031082896                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         3774903883                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses   1036713251                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1390755114                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  639866995                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.125352                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               23470325      3.67%      3.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 2814      0.00%      3.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               142472      0.02%      3.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               53660      0.01%      3.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            167628933     26.20%     29.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               74576      0.01%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     29.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             327098369     51.12%     81.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  548      0.00%     81.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead        121395298     18.97%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            3712352885                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       20545341855                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   2197775094                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2771988733                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                3607346451                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               5104558687                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1694251                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      551397988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         18490627                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        203713                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    515512603                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples  13452770742                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.379443                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.124983                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0        11505828126     85.53%     85.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          740620038      5.51%     91.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          340819123      2.53%     93.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          228558524      1.70%     95.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          364639731      2.71%     97.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          175894286      1.31%     99.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           45050216      0.33%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           22592403      0.17%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           28768295      0.21%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total    13452770742                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.379374                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         38497930                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        24468787                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           985121813                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           75232640                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads             1095498641                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             585278987                       # number of misc regfile writes
system.cpu1.numCycles                     13455197934                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13542877                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             9655777376                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           2589056102                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             547005349                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               326783867                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            2168381941                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             18496787                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           5345541016                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3757300938                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         3193573352                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                933413162                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12647860                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              38576593                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           2497747852                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               604517250                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1364317886                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      3981223130                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        471892                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             12078                       # count of serializing insts renamed
system.cpu1.rename.skidInsts               1413185223                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         12077                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                 16874477546                       # The number of ROB reads
system.cpu1.rob.rob_writes                 7331972437                       # The number of ROB writes
system.cpu1.timesIdled                          31827                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        456267220                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             20981757                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           487849797                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                255                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              11467293                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    793792801                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    1571471224                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     32826269                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     14999602                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    490665667                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    404806801                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    991861385                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      419806403                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          790301129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12178474                       # Transaction distribution
system.membus.trans_dist::CleanEvict        765501219                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           518273                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5137                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2966987                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2956957                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     790301132                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   2364729309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2364729309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  51547939840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             51547939840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           438842                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         793791530                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               793791530    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           793791530                       # Request fanout histogram
system.membus.respLayer1.occupancy       4098422123193                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             60.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1860249878442                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              27.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   6734423033500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   6734423033500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1710                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          855                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4509245.029240                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   5445022.386897                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          855    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     18979000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            855                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   6730567629000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3855404500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    113635673                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       113635673                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    113635673                       # number of overall hits
system.cpu0.icache.overall_hits::total      113635673                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       164503                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        164503                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       164503                       # number of overall misses
system.cpu0.icache.overall_misses::total       164503                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9706026499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9706026499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9706026499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9706026499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    113800176                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    113800176                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    113800176                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    113800176                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001446                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001446                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001446                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001446                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 59002.124575                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59002.124575                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 59002.124575                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59002.124575                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        16290                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              306                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.235294                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       151028                       # number of writebacks
system.cpu0.icache.writebacks::total           151028                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        13459                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13459                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        13459                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13459                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       151044                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       151044                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       151044                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       151044                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8951629499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8951629499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8951629499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8951629499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001327                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001327                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001327                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001327                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 59265.045278                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59265.045278                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 59265.045278                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59265.045278                       # average overall mshr miss latency
system.cpu0.icache.replacements                151028                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    113635673                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      113635673                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       164503                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       164503                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9706026499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9706026499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    113800176                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    113800176                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001446                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001446                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 59002.124575                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59002.124575                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        13459                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13459                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       151044                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       151044                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8951629499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8951629499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001327                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001327                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 59265.045278                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59265.045278                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999998                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          113787016                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           151076                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           753.177315                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999998                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        227751396                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       227751396                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    505490235                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       505490235                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    505490235                       # number of overall hits
system.cpu0.dcache.overall_hits::total      505490235                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    458556394                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     458556394                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    458556394                       # number of overall misses
system.cpu0.dcache.overall_misses::total    458556394                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 36656383198807                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 36656383198807                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 36656383198807                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 36656383198807                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    964046629                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    964046629                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    964046629                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    964046629                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.475658                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.475658                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.475658                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.475658                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 79938.658971                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79938.658971                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 79938.658971                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79938.658971                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   9755019680                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1747289                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        198495561                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          30604                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.144775                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    57.093485                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    248207817                       # number of writebacks
system.cpu0.dcache.writebacks::total        248207817                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    210083192                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    210083192                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    210083192                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    210083192                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    248473202                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    248473202                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    248473202                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    248473202                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 23334192451201                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 23334192451201                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 23334192451201                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 23334192451201                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.257740                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.257740                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.257740                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.257740                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 93910.298026                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93910.298026                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 93910.298026                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93910.298026                       # average overall mshr miss latency
system.cpu0.dcache.replacements             248207613                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    459424602                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      459424602                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    438598623                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    438598623                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 35474192193000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 35474192193000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    898023225                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    898023225                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.488405                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.488405                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 80880.765084                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80880.765084                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    194321718                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    194321718                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    244276905                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    244276905                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 23148844309500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 23148844309500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.272016                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.272016                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 94764.768325                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94764.768325                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     46065633                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      46065633                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     19957771                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     19957771                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1182191005807                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1182191005807                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     66023404                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     66023404                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.302283                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.302283                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 59234.621231                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59234.621231                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     15761474                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     15761474                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4196297                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4196297                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 185348141701                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 185348141701                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.063558                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.063558                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 44169.452663                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44169.452663                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5539                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5539                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1773                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1773                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     74076500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     74076500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.242478                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.242478                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41780.315849                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41780.315849                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1614                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1614                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          159                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          159                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2225500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2225500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.021745                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.021745                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13996.855346                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13996.855346                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4274                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4274                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2429                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2429                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     11267000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     11267000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6703                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6703                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.362375                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.362375                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4638.534376                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4638.534376                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2384                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2384                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8888000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8888000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.355662                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.355662                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3728.187919                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3728.187919                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       105000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       105000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       100000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       100000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5452                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5452                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       497140                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       497140                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  14041516000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  14041516000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       502592                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       502592                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.989152                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.989152                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 28244.591061                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 28244.591061                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       497140                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       497140                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  13544376000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  13544376000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.989152                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.989152                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 27244.591061                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 27244.591061                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.980777                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          754619589                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        248714292                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.034082                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.980777                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999399                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999399                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2177840732                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2177840732                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               56335                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            38920555                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               14418                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            38492779                       # number of demand (read+write) hits
system.l2.demand_hits::total                 77484087                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              56335                       # number of overall hits
system.l2.overall_hits::.cpu0.data           38920555                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              14418                       # number of overall hits
system.l2.overall_hits::.cpu1.data           38492779                       # number of overall hits
system.l2.overall_hits::total                77484087                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             94707                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         209277699                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             20837                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         208117860                       # number of demand (read+write) misses
system.l2.demand_misses::total              417511103                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            94707                       # number of overall misses
system.l2.overall_misses::.cpu0.data        209277699                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            20837                       # number of overall misses
system.l2.overall_misses::.cpu1.data        208117860                       # number of overall misses
system.l2.overall_misses::total             417511103                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8100785994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 22403625488896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1808855500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 22327876430855                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     44741411561245                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8100785994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 22403625488896                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1808855500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 22327876430855                       # number of overall miss cycles
system.l2.overall_miss_latency::total    44741411561245                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          151042                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       248198254                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35255                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       246610639                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            494995190                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         151042                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      248198254                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35255                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      246610639                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           494995190                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.627024                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.843188                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.591037                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.843913                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.843465                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.627024                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.843188                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.591037                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.843913                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.843465                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85535.240204                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107052.139793                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86809.785478                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107284.768500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107162.207759                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85535.240204                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107052.139793                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86809.785478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107284.768500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107162.207759                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           19109692                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    831082                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.993750                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 372241788                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            12178474                       # number of writebacks
system.l2.writebacks::total                  12178474                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            500                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data       17553827                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            622                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data       16804350                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            34359299                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           500                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data      17553827                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           622                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data      16804350                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           34359299                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        94207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    191723872                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        20215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    191313510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         383151804                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        94207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    191723872                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        20215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    191313510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    419137862                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        802289666                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7126423996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 19346971530845                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1585400004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 19316039559453                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 38671722914298                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7126423996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 19346971530845                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1585400004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 19316039559453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 36508561352232                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 75180284266530                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.623714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.772463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.573394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.775772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.774052                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.623714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.772463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.573394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.775772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.620803                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75646.438120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100910.602989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78426.910908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100965.371235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100930.551574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75646.438120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100910.602989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78426.910908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100965.371235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87103.945175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93707.157717                       # average overall mshr miss latency
system.l2.replacements                     1187226064                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17177946                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17177946                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     17177946                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17177946                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    451166283                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        451166283                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    451166283                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    451166283                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    419137862                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      419137862                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 36508561352232                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 36508561352232                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87103.945175                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87103.945175                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           58122                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           55069                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               113191                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         45089                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         45116                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              90205                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    392388000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    407874500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    800262500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data       103211                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data       100185                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           203396                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.436862                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.450327                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.443494                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8702.521679                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9040.573189                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8871.598027                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          621                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          824                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            1445                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        44468                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        44292                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         88760                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    912539736                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    919004677                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1831544413                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.430846                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.442102                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.436390                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20521.267788                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20748.773526                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20634.795099                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           102                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           191                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                293                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           57                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               78                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          123                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          248                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            371                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.170732                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.229839                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.210243                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           57                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           78                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       424000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1161000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1585000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.170732                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.229839                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.210243                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20190.476190                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20368.421053                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20320.512821                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2451993                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          2427345                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4879338                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1776172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1764884                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3541056                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 155664043262                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 157650425837                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  313314469099                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4228165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4192229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8420394                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.420081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.420989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.420533                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87640.185332                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 89326.225314                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88480.517986                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       352445                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       246206                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           598651                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1423727                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1518678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2942405                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 122301401385                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 127175989952                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 249477391337                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.336725                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.362260                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.349438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85902.284205                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 83741.247290                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84786.897567                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         56335                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         14418                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              70753                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        94707                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        20837                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           115544                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8100785994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1808855500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9909641494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       151042                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35255                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         186297                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.627024                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.591037                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.620214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85535.240204                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86809.785478                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85765.089438                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          500                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          622                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1122                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        94207                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        20215                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       114422                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7126423996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1585400004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8711824000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.623714                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.573394                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.614191                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75646.438120                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78426.910908                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76137.665833                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     36468562                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     36065434                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          72533996                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    207501527                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    206352976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       413854503                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 22247961445634                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 22170226005018                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 44418187450652                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    243970089                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    242418410                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     486388499                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.850520                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.851227                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.850872                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107218.302281                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107438.363307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107328.027432                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data     17201382                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data     16558144                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     33759526                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    190300145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    189794832                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    380094977                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 19224670129460                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 19188863569501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 38413533698961                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.780014                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.782923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.781464                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101022.887447                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101103.193208                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101062.986946                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        20500                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                  1339228687                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                1187226128                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.128032                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.173922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.017455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.071398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       10.021478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.712499                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.330843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.157366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.156586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.354883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                8895654696                       # Number of tag accesses
system.l2.tags.data_accesses               8895654696                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6029376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data   12286006592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1293760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data   12257723648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  26217464256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        50768517632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6029376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1293760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7323136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    779422336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       779422336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          94209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      191968853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          20215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      191526932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    409647879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           793258088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12178474                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12178474                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           895307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1824359196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           192111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1820159439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3893052772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7538658825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       895307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       192111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1087418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      115737062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            115737062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      115737062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          895307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1824359196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          192111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1820159439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3893052772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7654395887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8520462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     94210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 190336246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     20215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 189795023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 408184051.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002273685250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       526895                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       526895                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          1081910147                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8052692                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   793258089                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12178474                       # Number of write requests accepted
system.mem_ctrls.readBursts                 793258089                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12178474                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                4828344                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               3658012                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          38254528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          38994752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          94994507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          71306183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          76341773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          67362997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          53040777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          45615903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          48323156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          33867547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         34870006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         34031885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         40606374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         46121673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         35180723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         29516961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            504674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            501495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            461539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            596840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            539016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            547776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            504440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            504924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            670448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            506366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           657359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           507864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           504494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           504521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           504415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           504292                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 31622298296959                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               3942148725000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            46405356015709                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40107.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58857.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                587735727                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7702891                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             793258089                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12178474                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10506046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                21050817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                36624443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                58015708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                83762719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5               103355136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6               104080507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                93723915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                80787697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                65257021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               49837035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               37945877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               21068682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               10888488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                6084272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                3268056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1554498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 546704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  61576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  10548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 306515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 407439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 471514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 514145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 538731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 552508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 560052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 563854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 568336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 575727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 559742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 556523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 554650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 550442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 551542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 548744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  56446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  25070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    201511587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    253.111067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.726958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.861200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     21838020     10.84%     10.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255    107011460     53.10%     63.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     32773290     16.26%     80.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511     13729199      6.81%     87.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      7123826      3.54%     90.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      4191420      2.08%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      2854981      1.42%     94.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      2066921      1.03%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      9922470      4.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    201511587                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       526895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1496.369850                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    330.197432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3275.826601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       421988     80.09%     80.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        57786     10.97%     91.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143        17943      3.41%     94.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191        11061      2.10%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         5703      1.08%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         2819      0.54%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         1922      0.36%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         1402      0.27%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431         1060      0.20%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479         1053      0.20%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          945      0.18%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          913      0.17%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          736      0.14%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          523      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          387      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          327      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          172      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           75      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911           30      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           28      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           21      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        526895                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       526895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.171083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.154568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.795652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           494562     93.86%     93.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7612      1.44%     95.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9942      1.89%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6142      1.17%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3898      0.74%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2288      0.43%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1224      0.23%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              679      0.13%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              256      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              120      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               89      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               34      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               15      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        526895                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            50459503680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               309014016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               545309632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             50768517696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            779422336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7492.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        80.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7538.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    115.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        59.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    58.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  6734423022000                       # Total gap between requests
system.mem_ctrls.avgGap                       8361.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6029440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data  12181519744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1293760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data  12146881472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  26123779264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    545309632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 895316.491109468159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1808843858.397925376892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 192111.483576880360                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1803700392.977399349213                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3879141410.340390682220                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 80973474.533362194896                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        94210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    191968853                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        20215                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    191526932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    409647879                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12178474                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3225066012                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 11365933267121                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    743972160                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 11354114212463                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 23681339497953                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 167656329872944                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34232.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59207.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36802.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59282.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57809.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13766612.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         634515063840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         337252754520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        2159980840500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        22757941980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     531609511680.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3025718428080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      38045031840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       6749879572440                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1002.295154                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  72711547399                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 224877120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 6436834366101                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         804277688760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         427483718145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3469407524520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21718874880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     531609511680.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3040914221100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      25248574560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       8320660113645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1235.541645                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  38248250115                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 224877120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 6471297663385                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2266                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6018194.885362                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7733724.112497                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1134    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     56602000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   6727598400500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6824633000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    111507735                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       111507735                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    111507735                       # number of overall hits
system.cpu1.icache.overall_hits::total      111507735                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37639                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37639                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37639                       # number of overall misses
system.cpu1.icache.overall_misses::total        37639                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2181194000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2181194000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2181194000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2181194000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    111545374                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    111545374                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    111545374                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    111545374                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000337                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000337                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000337                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000337                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 57950.370626                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57950.370626                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 57950.370626                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57950.370626                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    34.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35255                       # number of writebacks
system.cpu1.icache.writebacks::total            35255                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2384                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2384                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2384                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2384                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35255                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35255                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35255                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35255                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2024072000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2024072000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2024072000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2024072000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000316                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000316                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000316                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000316                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57412.338675                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57412.338675                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57412.338675                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57412.338675                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35255                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    111507735                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      111507735                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37639                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37639                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2181194000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2181194000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    111545374                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    111545374                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000337                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000337                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 57950.370626                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57950.370626                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2384                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2384                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35255                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35255                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2024072000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2024072000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000316                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000316                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57412.338675                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57412.338675                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          112611060                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35287                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3191.290277                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        223126003                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       223126003                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    501665801                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       501665801                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    501665801                       # number of overall hits
system.cpu1.dcache.overall_hits::total      501665801                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    456898618                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     456898618                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    456898618                       # number of overall misses
system.cpu1.dcache.overall_misses::total    456898618                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 36641931896583                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 36641931896583                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 36641931896583                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 36641931896583                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    958564419                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    958564419                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    958564419                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    958564419                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.476649                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.476649                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.476649                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.476649                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80197.073165                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80197.073165                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80197.073165                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80197.073165                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   9707856237                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1754594                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        197049584                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          30581                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.266058                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    57.375298                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    246597560                       # number of writebacks
system.cpu1.dcache.writebacks::total        246597560                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    210015529                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    210015529                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    210015529                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    210015529                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    246883089                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    246883089                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    246883089                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    246883089                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 23249914815352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 23249914815352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 23249914815352                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 23249914815352                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.257555                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.257555                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.257555                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.257555                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94173.784480                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94173.784480                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94173.784480                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94173.784480                       # average overall mshr miss latency
system.cpu1.dcache.replacements             246597316                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    456640463                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      456640463                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    436624481                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    436624481                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 35435582905000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 35435582905000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    893264944                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    893264944                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.488796                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.488796                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81158.030406                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81158.030406                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    193896003                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    193896003                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    242728478                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    242728478                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 23063352563000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 23063352563000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.271732                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.271732                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95017.085564                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95017.085564                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     45025338                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      45025338                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     20274137                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     20274137                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1206348991583                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1206348991583                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     65299475                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     65299475                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.310479                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.310479                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 59501.866421                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59501.866421                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     16119526                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     16119526                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4154611                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4154611                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 186562252352                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 186562252352                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.063624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.063624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 44904.866509                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 44904.866509                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6865                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6865                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1440                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1440                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     56195500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     56195500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.173390                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.173390                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39024.652778                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39024.652778                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1249                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1249                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          191                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          191                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       691500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       691500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.022998                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.022998                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  3620.418848                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3620.418848                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4124                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4124                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3056                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3056                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15818500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15818500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7180                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7180                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.425627                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.425627                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5176.210733                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5176.210733                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3051                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3051                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12767500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12767500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.424930                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.424930                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4184.693543                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4184.693543                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3646                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3646                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       489720                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       489720                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  14229405499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  14229405499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       493366                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       493366                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.992610                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.992610                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 29056.206606                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 29056.206606                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       489720                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       489720                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  13739685499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  13739685499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.992610                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.992610                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 28056.206606                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 28056.206606                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.974741                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          749197698                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        247119558                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.031722                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.974741                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999211                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999211                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2165266070                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2165266070                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6734423033500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         487181496                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     29356420                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    477812600                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict      1175047590                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        585845118                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             376                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          627149                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5430                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         632579                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8839035                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8839035                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        186300                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    486995198                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       453114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    745541045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       105765                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    740743072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1486842996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19332416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  31769962816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4512640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  31565303168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            63359111040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1774525718                       # Total snoops (count)
system.tol2bus.snoopTraffic                 845068672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       2269791184                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.207837                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.433968                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1821665619     80.26%     80.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1              427766272     18.85%     99.10% # Request fanout histogram
system.tol2bus.snoop_fanout::2               17097355      0.75%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::3                3261938      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         2269791184                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       991043542424                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      373976534762                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         226939252                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      371589454766                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          53216830                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           564119                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
