Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Nov  9 14:57:47 2020
| Host         : a10 running 64-bit Linux Mint 18.3 Sylvia
| Command      : report_timing_summary -max_paths 10 -file leaky_accelerator_wrapper_timing_summary_routed.rpt -pb leaky_accelerator_wrapper_timing_summary_routed.pb -rpx leaky_accelerator_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : leaky_accelerator_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.649        0.000                      0                 2115        0.053        0.000                      0                 2115        4.020        0.000                       0                  1024  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.649        0.000                      0                 2115        0.053        0.000                      0                 2115        4.020        0.000                       0                  1024  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.706ns (34.656%)  route 3.217ns (65.344%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.737     3.031    leaky_accelerator_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.307     5.672    leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y95         LUT5 (Prop_lut5_I1_O)        0.124     5.796 r  leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.353     6.149    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.273 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=12, routed)          1.082     7.354    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.124     7.478 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.475     7.954    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.654    12.833    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y100        FDRE (Setup_fdre_C_CE)      -0.205    12.603    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.706ns (34.656%)  route 3.217ns (65.344%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.737     3.031    leaky_accelerator_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.307     5.672    leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y95         LUT5 (Prop_lut5_I1_O)        0.124     5.796 r  leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.353     6.149    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.273 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=12, routed)          1.082     7.354    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.124     7.478 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.475     7.954    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.654    12.833    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y100        FDRE (Setup_fdre_C_CE)      -0.205    12.603    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.706ns (34.656%)  route 3.217ns (65.344%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.737     3.031    leaky_accelerator_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.307     5.672    leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y95         LUT5 (Prop_lut5_I1_O)        0.124     5.796 r  leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.353     6.149    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.273 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=12, routed)          1.082     7.354    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.124     7.478 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.475     7.954    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.654    12.833    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y100        FDRE (Setup_fdre_C_CE)      -0.205    12.603    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.706ns (34.656%)  route 3.217ns (65.344%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.737     3.031    leaky_accelerator_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.307     5.672    leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y95         LUT5 (Prop_lut5_I1_O)        0.124     5.796 r  leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.353     6.149    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.273 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=12, routed)          1.082     7.354    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.124     7.478 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.475     7.954    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.654    12.833    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y100        FDRE (Setup_fdre_C_CE)      -0.205    12.603    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.706ns (34.656%)  route 3.217ns (65.344%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.737     3.031    leaky_accelerator_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.307     5.672    leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y95         LUT5 (Prop_lut5_I1_O)        0.124     5.796 r  leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.353     6.149    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.273 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=12, routed)          1.082     7.354    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.124     7.478 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.475     7.954    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.654    12.833    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y100        FDRE (Setup_fdre_C_CE)      -0.205    12.603    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.706ns (34.656%)  route 3.217ns (65.344%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.737     3.031    leaky_accelerator_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.307     5.672    leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y95         LUT5 (Prop_lut5_I1_O)        0.124     5.796 r  leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.353     6.149    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.273 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=12, routed)          1.082     7.354    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.124     7.478 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.475     7.954    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.654    12.833    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y100        FDRE (Setup_fdre_C_CE)      -0.205    12.603    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.706ns (34.656%)  route 3.217ns (65.344%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.737     3.031    leaky_accelerator_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.307     5.672    leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y95         LUT5 (Prop_lut5_I1_O)        0.124     5.796 r  leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.353     6.149    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.273 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=12, routed)          1.082     7.354    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.124     7.478 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.475     7.954    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.654    12.833    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y100        FDRE (Setup_fdre_C_CE)      -0.205    12.603    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[30]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.706ns (34.656%)  route 3.217ns (65.344%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.737     3.031    leaky_accelerator_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.307     5.672    leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y95         LUT5 (Prop_lut5_I1_O)        0.124     5.796 r  leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.353     6.149    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.273 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=12, routed)          1.082     7.354    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.124     7.478 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.475     7.954    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.654    12.833    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y100        FDRE (Setup_fdre_C_CE)      -0.205    12.603    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.706ns (35.374%)  route 3.117ns (64.626%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.737     3.031    leaky_accelerator_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.307     5.672    leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y95         LUT5 (Prop_lut5_I1_O)        0.124     5.796 r  leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.353     6.149    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.273 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=12, routed)          0.845     7.117    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.124     7.241 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.612     7.853    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.480    12.659    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.529    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[24]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.706ns (35.374%)  route 3.117ns (64.626%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.737     3.031    leaky_accelerator_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.307     5.672    leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y95         LUT5 (Prop_lut5_I1_O)        0.124     5.796 r  leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.353     6.149    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.273 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=12, routed)          0.845     7.117    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.124     7.241 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.612     7.853    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.480    12.659    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.529    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg0_reg[25]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  4.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.227ns (64.056%)  route 0.127ns (35.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.641     0.977    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.128     1.105 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q
                         net (fo=2, routed)           0.127     1.232    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[28]
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.099     1.331 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.331    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X34Y99         FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.826     1.192    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y99         FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121     1.278    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 leaky_accelerator_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leaky_accelerator_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.555     0.891    leaky_accelerator_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X39Y90         FDRE                                         r  leaky_accelerator_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  leaky_accelerator_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.135     1.167    leaky_accelerator_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X38Y91         SRL16E                                       r  leaky_accelerator_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.823     1.189    leaky_accelerator_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y91         SRL16E                                       r  leaky_accelerator_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X38Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.090    leaky_accelerator_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/acceleratorReg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.227ns (64.787%)  route 0.123ns (35.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.641     0.977    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.128     1.105 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q
                         net (fo=2, routed)           0.123     1.228    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[28]
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.099     1.327 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/acceleratorReg[28]_i_1/O
                         net (fo=1, routed)           0.000     1.327    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/acceleratorReg[28]_i_1_n_0
    SLICE_X35Y99         FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/acceleratorReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.826     1.192    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y99         FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/acceleratorReg_reg[28]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.092     1.249    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/acceleratorReg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.197%)  route 0.122ns (48.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.576     0.912    leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y95         FDRE                                         r  leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.122     1.162    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X26Y95         SRLC32E                                      r  leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.843     1.209    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.075    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.224ns (39.720%)  route 0.340ns (60.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.574     0.910    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[51]/Q
                         net (fo=1, routed)           0.340     1.378    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[51]
    SLICE_X27Y100        LUT3 (Prop_lut3_I2_O)        0.096     1.474 r  leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[51]_i_1/O
                         net (fo=1, routed)           0.000     1.474    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[51]
    SLICE_X27Y100        FDRE                                         r  leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.930     1.296    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.107     1.368    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/acceleratorReg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.559     0.895    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y98         FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/acceleratorReg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/acceleratorReg_reg[30]/Q
                         net (fo=1, routed)           0.054     1.090    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/acceleratorReg[30]
    SLICE_X32Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.135 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.135    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X32Y98         FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.826     1.192    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y98         FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.284     0.908    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.121     1.029    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg3_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.558     0.894    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y96         FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg3_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg3_reg[18]/Q
                         net (fo=1, routed)           0.054     1.089    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg3[18]
    SLICE_X32Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.134 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.134    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X32Y96         FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.825     1.191    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y96         FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y96         FDRE (Hold_fdre_C_D)         0.121     1.028    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.569     0.905    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y85         FDRE                                         r  leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.056     1.102    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/Q[30]
    SLICE_X26Y85         FDRE                                         r  leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.838     1.204    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X26Y85         FDRE                                         r  leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                         clock pessimism             -0.286     0.918    
    SLICE_X26Y85         FDRE (Hold_fdre_C_D)         0.075     0.993    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/acceleratorReg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.226ns (58.963%)  route 0.157ns (41.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.641     0.977    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.128     1.105 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q
                         net (fo=2, routed)           0.157     1.262    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/slv_reg1[30]
    SLICE_X33Y98         LUT2 (Prop_lut2_I0_O)        0.098     1.360 r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/acceleratorReg[30]_i_1/O
                         net (fo=1, routed)           0.000     1.360    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/acceleratorReg[30]_i_1_n_0
    SLICE_X33Y98         FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/acceleratorReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.826     1.192    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y98         FDRE                                         r  leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/acceleratorReg_reg[30]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.092     1.249    leaky_accelerator_i/leaky_accelerator_0/inst/leaky_accelerator_v1_0_S00_AXI_inst/acceleratorReg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.576     0.912    leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y95         FDRE                                         r  leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  leaky_accelerator_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.059     1.099    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X30Y95         SRLC32E                                      r  leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    leaky_accelerator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.844     1.210    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     0.987    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { leaky_accelerator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  leaky_accelerator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y94    leaky_accelerator_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X41Y94    leaky_accelerator_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y93    leaky_accelerator_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y93    leaky_accelerator_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y92    leaky_accelerator_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y93    leaky_accelerator_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y93    leaky_accelerator_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y93    leaky_accelerator_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y90    leaky_accelerator_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y80    leaky_accelerator_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y105   leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y80    leaky_accelerator_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    leaky_accelerator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK



