# TCL File Generated by Component Editor 18.1
# Fri May 15 20:44:55 CEST 2020
# DO NOT MODIFY


# 
# rv32ui_fsmd "rv32ui_fsmd" v1.0
# Binder Alexander 2020.05.15.20:44:55
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module rv32ui_fsmd
# 
set_module_property DESCRIPTION ""
set_module_property NAME rv32ui_fsmd
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR "Binder Alexander"
set_module_property DISPLAY_NAME rv32ui_fsmd
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL Core
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file Global-p.vhd VHDL PATH ../../grpPackages/pkgGlobal/src/Global-p.vhd
add_fileset_file RISCV-p.vhd VHDL PATH ../../grpPackages/pkgRISCV/src/RISCV-p.vhd
add_fileset_file Core-Rtl-a.vhd VHDL PATH ../../grpCore/unitCore/src/Core-Rtl-a.vhd
add_fileset_file Core-e.vhd VHDL PATH ../../grpCore/unitCore/src/Core-e.vhd TOP_LEVEL_FILE

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL Core
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file Global-p.vhd VHDL PATH ../../grpPackages/pkgGlobal/src/Global-p.vhd
add_fileset_file RISCV-p.vhd VHDL PATH ../../grpPackages/pkgRISCV/src/RISCV-p.vhd
add_fileset_file Core-e.vhd VHDL PATH ../../grpCore/unitCore/src/Core-e.vhd
add_fileset_file Core-Rtl-a.vhd VHDL PATH ../../grpCore/unitCore/src/Core-Rtl-a.vhd


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 50000000
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock csi_clk clk Input 1


# 
# connection point data
# 
add_interface data avalon start
set_interface_property data addressUnits SYMBOLS
set_interface_property data associatedClock clock
set_interface_property data associatedReset reset_n
set_interface_property data bitsPerSymbol 8
set_interface_property data burstOnBurstBoundariesOnly true
set_interface_property data burstcountUnits WORDS
set_interface_property data doStreamReads false
set_interface_property data doStreamWrites false
set_interface_property data holdTime 0
set_interface_property data linewrapBursts false
set_interface_property data maximumPendingReadTransactions 0
set_interface_property data maximumPendingWriteTransactions 0
set_interface_property data readLatency 0
set_interface_property data readWaitTime 1
set_interface_property data setupTime 0
set_interface_property data timingUnits Cycles
set_interface_property data writeWaitTime 0
set_interface_property data ENABLED true
set_interface_property data EXPORT_OF ""
set_interface_property data PORT_NAME_MAP ""
set_interface_property data CMSIS_SVD_VARIABLES ""
set_interface_property data SVD_ADDRESS_GROUP ""

add_interface_port data avm_d_address address Output 32
add_interface_port data avm_d_byteenable byteenable Output 4
add_interface_port data avm_d_write write Output 1
add_interface_port data avm_d_writedata writedata Output 32
add_interface_port data avm_d_read read Output 1
add_interface_port data avm_d_readdata readdata Input 32
add_interface_port data avm_d_waitrequest waitrequest Input 1


# 
# connection point instruction
# 
add_interface instruction avalon start
set_interface_property instruction addressUnits SYMBOLS
set_interface_property instruction associatedClock clock
set_interface_property instruction associatedReset reset_n
set_interface_property instruction bitsPerSymbol 8
set_interface_property instruction burstOnBurstBoundariesOnly false
set_interface_property instruction burstcountUnits WORDS
set_interface_property instruction doStreamReads false
set_interface_property instruction doStreamWrites false
set_interface_property instruction holdTime 0
set_interface_property instruction linewrapBursts true
set_interface_property instruction maximumPendingReadTransactions 0
set_interface_property instruction maximumPendingWriteTransactions 0
set_interface_property instruction readLatency 0
set_interface_property instruction readWaitTime 1
set_interface_property instruction setupTime 0
set_interface_property instruction timingUnits Cycles
set_interface_property instruction writeWaitTime 0
set_interface_property instruction ENABLED true
set_interface_property instruction EXPORT_OF ""
set_interface_property instruction PORT_NAME_MAP ""
set_interface_property instruction CMSIS_SVD_VARIABLES ""
set_interface_property instruction SVD_ADDRESS_GROUP ""

add_interface_port instruction avm_i_address address Output 32
add_interface_port instruction avm_i_read read Output 1
add_interface_port instruction avm_i_readdata readdata Input 32
add_interface_port instruction avm_i_waitrequest waitrequest Input 1


# 
# connection point reset_n
# 
add_interface reset_n reset end
set_interface_property reset_n associatedClock clock
set_interface_property reset_n synchronousEdges DEASSERT
set_interface_property reset_n ENABLED true
set_interface_property reset_n EXPORT_OF ""
set_interface_property reset_n PORT_NAME_MAP ""
set_interface_property reset_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_n SVD_ADDRESS_GROUP ""

add_interface_port reset_n rsi_reset_n reset_n Input 1

