
comparator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c928  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  0800cab0  0800cab0  0001cab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cb58  0800cb58  000200b0  2**0
                  CONTENTS
  4 .ARM          00000008  0800cb58  0800cb58  0001cb58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cb60  0800cb60  000200b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cb60  0800cb60  0001cb60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cb64  0800cb64  0001cb64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  0800cb68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a78  200000b0  0800cc18  000200b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b28  0800cc18  00020b28  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d35b  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000050aa  00000000  00000000  0004d43b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002400  00000000  00000000  000524e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000021c0  00000000  00000000  000548e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000309ce  00000000  00000000  00056aa8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001e5d8  00000000  00000000  00087476  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0011a825  00000000  00000000  000a5a4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001c0273  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009d24  00000000  00000000  001c02f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000b0 	.word	0x200000b0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800ca98 	.word	0x0800ca98

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000b4 	.word	0x200000b4
 80001c4:	0800ca98 	.word	0x0800ca98

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_uldivmod>:
 8000ac4:	b953      	cbnz	r3, 8000adc <__aeabi_uldivmod+0x18>
 8000ac6:	b94a      	cbnz	r2, 8000adc <__aeabi_uldivmod+0x18>
 8000ac8:	2900      	cmp	r1, #0
 8000aca:	bf08      	it	eq
 8000acc:	2800      	cmpeq	r0, #0
 8000ace:	bf1c      	itt	ne
 8000ad0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ad4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ad8:	f000 b972 	b.w	8000dc0 <__aeabi_idiv0>
 8000adc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ae4:	f000 f806 	bl	8000af4 <__udivmoddi4>
 8000ae8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af0:	b004      	add	sp, #16
 8000af2:	4770      	bx	lr

08000af4 <__udivmoddi4>:
 8000af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af8:	9e08      	ldr	r6, [sp, #32]
 8000afa:	4604      	mov	r4, r0
 8000afc:	4688      	mov	r8, r1
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d14b      	bne.n	8000b9a <__udivmoddi4+0xa6>
 8000b02:	428a      	cmp	r2, r1
 8000b04:	4615      	mov	r5, r2
 8000b06:	d967      	bls.n	8000bd8 <__udivmoddi4+0xe4>
 8000b08:	fab2 f282 	clz	r2, r2
 8000b0c:	b14a      	cbz	r2, 8000b22 <__udivmoddi4+0x2e>
 8000b0e:	f1c2 0720 	rsb	r7, r2, #32
 8000b12:	fa01 f302 	lsl.w	r3, r1, r2
 8000b16:	fa20 f707 	lsr.w	r7, r0, r7
 8000b1a:	4095      	lsls	r5, r2
 8000b1c:	ea47 0803 	orr.w	r8, r7, r3
 8000b20:	4094      	lsls	r4, r2
 8000b22:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b26:	0c23      	lsrs	r3, r4, #16
 8000b28:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b2c:	fa1f fc85 	uxth.w	ip, r5
 8000b30:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b34:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b38:	fb07 f10c 	mul.w	r1, r7, ip
 8000b3c:	4299      	cmp	r1, r3
 8000b3e:	d909      	bls.n	8000b54 <__udivmoddi4+0x60>
 8000b40:	18eb      	adds	r3, r5, r3
 8000b42:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b46:	f080 811b 	bcs.w	8000d80 <__udivmoddi4+0x28c>
 8000b4a:	4299      	cmp	r1, r3
 8000b4c:	f240 8118 	bls.w	8000d80 <__udivmoddi4+0x28c>
 8000b50:	3f02      	subs	r7, #2
 8000b52:	442b      	add	r3, r5
 8000b54:	1a5b      	subs	r3, r3, r1
 8000b56:	b2a4      	uxth	r4, r4
 8000b58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b60:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b64:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b68:	45a4      	cmp	ip, r4
 8000b6a:	d909      	bls.n	8000b80 <__udivmoddi4+0x8c>
 8000b6c:	192c      	adds	r4, r5, r4
 8000b6e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b72:	f080 8107 	bcs.w	8000d84 <__udivmoddi4+0x290>
 8000b76:	45a4      	cmp	ip, r4
 8000b78:	f240 8104 	bls.w	8000d84 <__udivmoddi4+0x290>
 8000b7c:	3802      	subs	r0, #2
 8000b7e:	442c      	add	r4, r5
 8000b80:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b84:	eba4 040c 	sub.w	r4, r4, ip
 8000b88:	2700      	movs	r7, #0
 8000b8a:	b11e      	cbz	r6, 8000b94 <__udivmoddi4+0xa0>
 8000b8c:	40d4      	lsrs	r4, r2
 8000b8e:	2300      	movs	r3, #0
 8000b90:	e9c6 4300 	strd	r4, r3, [r6]
 8000b94:	4639      	mov	r1, r7
 8000b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b9a:	428b      	cmp	r3, r1
 8000b9c:	d909      	bls.n	8000bb2 <__udivmoddi4+0xbe>
 8000b9e:	2e00      	cmp	r6, #0
 8000ba0:	f000 80eb 	beq.w	8000d7a <__udivmoddi4+0x286>
 8000ba4:	2700      	movs	r7, #0
 8000ba6:	e9c6 0100 	strd	r0, r1, [r6]
 8000baa:	4638      	mov	r0, r7
 8000bac:	4639      	mov	r1, r7
 8000bae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bb2:	fab3 f783 	clz	r7, r3
 8000bb6:	2f00      	cmp	r7, #0
 8000bb8:	d147      	bne.n	8000c4a <__udivmoddi4+0x156>
 8000bba:	428b      	cmp	r3, r1
 8000bbc:	d302      	bcc.n	8000bc4 <__udivmoddi4+0xd0>
 8000bbe:	4282      	cmp	r2, r0
 8000bc0:	f200 80fa 	bhi.w	8000db8 <__udivmoddi4+0x2c4>
 8000bc4:	1a84      	subs	r4, r0, r2
 8000bc6:	eb61 0303 	sbc.w	r3, r1, r3
 8000bca:	2001      	movs	r0, #1
 8000bcc:	4698      	mov	r8, r3
 8000bce:	2e00      	cmp	r6, #0
 8000bd0:	d0e0      	beq.n	8000b94 <__udivmoddi4+0xa0>
 8000bd2:	e9c6 4800 	strd	r4, r8, [r6]
 8000bd6:	e7dd      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000bd8:	b902      	cbnz	r2, 8000bdc <__udivmoddi4+0xe8>
 8000bda:	deff      	udf	#255	; 0xff
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	2a00      	cmp	r2, #0
 8000be2:	f040 808f 	bne.w	8000d04 <__udivmoddi4+0x210>
 8000be6:	1b49      	subs	r1, r1, r5
 8000be8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bec:	fa1f f885 	uxth.w	r8, r5
 8000bf0:	2701      	movs	r7, #1
 8000bf2:	fbb1 fcfe 	udiv	ip, r1, lr
 8000bf6:	0c23      	lsrs	r3, r4, #16
 8000bf8:	fb0e 111c 	mls	r1, lr, ip, r1
 8000bfc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c00:	fb08 f10c 	mul.w	r1, r8, ip
 8000c04:	4299      	cmp	r1, r3
 8000c06:	d907      	bls.n	8000c18 <__udivmoddi4+0x124>
 8000c08:	18eb      	adds	r3, r5, r3
 8000c0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c0e:	d202      	bcs.n	8000c16 <__udivmoddi4+0x122>
 8000c10:	4299      	cmp	r1, r3
 8000c12:	f200 80cd 	bhi.w	8000db0 <__udivmoddi4+0x2bc>
 8000c16:	4684      	mov	ip, r0
 8000c18:	1a59      	subs	r1, r3, r1
 8000c1a:	b2a3      	uxth	r3, r4
 8000c1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c20:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c24:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c28:	fb08 f800 	mul.w	r8, r8, r0
 8000c2c:	45a0      	cmp	r8, r4
 8000c2e:	d907      	bls.n	8000c40 <__udivmoddi4+0x14c>
 8000c30:	192c      	adds	r4, r5, r4
 8000c32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c36:	d202      	bcs.n	8000c3e <__udivmoddi4+0x14a>
 8000c38:	45a0      	cmp	r8, r4
 8000c3a:	f200 80b6 	bhi.w	8000daa <__udivmoddi4+0x2b6>
 8000c3e:	4618      	mov	r0, r3
 8000c40:	eba4 0408 	sub.w	r4, r4, r8
 8000c44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c48:	e79f      	b.n	8000b8a <__udivmoddi4+0x96>
 8000c4a:	f1c7 0c20 	rsb	ip, r7, #32
 8000c4e:	40bb      	lsls	r3, r7
 8000c50:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c54:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c58:	fa01 f407 	lsl.w	r4, r1, r7
 8000c5c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c60:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c64:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c68:	4325      	orrs	r5, r4
 8000c6a:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c6e:	0c2c      	lsrs	r4, r5, #16
 8000c70:	fb08 3319 	mls	r3, r8, r9, r3
 8000c74:	fa1f fa8e 	uxth.w	sl, lr
 8000c78:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c7c:	fb09 f40a 	mul.w	r4, r9, sl
 8000c80:	429c      	cmp	r4, r3
 8000c82:	fa02 f207 	lsl.w	r2, r2, r7
 8000c86:	fa00 f107 	lsl.w	r1, r0, r7
 8000c8a:	d90b      	bls.n	8000ca4 <__udivmoddi4+0x1b0>
 8000c8c:	eb1e 0303 	adds.w	r3, lr, r3
 8000c90:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c94:	f080 8087 	bcs.w	8000da6 <__udivmoddi4+0x2b2>
 8000c98:	429c      	cmp	r4, r3
 8000c9a:	f240 8084 	bls.w	8000da6 <__udivmoddi4+0x2b2>
 8000c9e:	f1a9 0902 	sub.w	r9, r9, #2
 8000ca2:	4473      	add	r3, lr
 8000ca4:	1b1b      	subs	r3, r3, r4
 8000ca6:	b2ad      	uxth	r5, r5
 8000ca8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cac:	fb08 3310 	mls	r3, r8, r0, r3
 8000cb0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cb4:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cb8:	45a2      	cmp	sl, r4
 8000cba:	d908      	bls.n	8000cce <__udivmoddi4+0x1da>
 8000cbc:	eb1e 0404 	adds.w	r4, lr, r4
 8000cc0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cc4:	d26b      	bcs.n	8000d9e <__udivmoddi4+0x2aa>
 8000cc6:	45a2      	cmp	sl, r4
 8000cc8:	d969      	bls.n	8000d9e <__udivmoddi4+0x2aa>
 8000cca:	3802      	subs	r0, #2
 8000ccc:	4474      	add	r4, lr
 8000cce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cd2:	fba0 8902 	umull	r8, r9, r0, r2
 8000cd6:	eba4 040a 	sub.w	r4, r4, sl
 8000cda:	454c      	cmp	r4, r9
 8000cdc:	46c2      	mov	sl, r8
 8000cde:	464b      	mov	r3, r9
 8000ce0:	d354      	bcc.n	8000d8c <__udivmoddi4+0x298>
 8000ce2:	d051      	beq.n	8000d88 <__udivmoddi4+0x294>
 8000ce4:	2e00      	cmp	r6, #0
 8000ce6:	d069      	beq.n	8000dbc <__udivmoddi4+0x2c8>
 8000ce8:	ebb1 050a 	subs.w	r5, r1, sl
 8000cec:	eb64 0403 	sbc.w	r4, r4, r3
 8000cf0:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000cf4:	40fd      	lsrs	r5, r7
 8000cf6:	40fc      	lsrs	r4, r7
 8000cf8:	ea4c 0505 	orr.w	r5, ip, r5
 8000cfc:	e9c6 5400 	strd	r5, r4, [r6]
 8000d00:	2700      	movs	r7, #0
 8000d02:	e747      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000d04:	f1c2 0320 	rsb	r3, r2, #32
 8000d08:	fa20 f703 	lsr.w	r7, r0, r3
 8000d0c:	4095      	lsls	r5, r2
 8000d0e:	fa01 f002 	lsl.w	r0, r1, r2
 8000d12:	fa21 f303 	lsr.w	r3, r1, r3
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	4338      	orrs	r0, r7
 8000d1c:	0c01      	lsrs	r1, r0, #16
 8000d1e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d22:	fa1f f885 	uxth.w	r8, r5
 8000d26:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d2e:	fb07 f308 	mul.w	r3, r7, r8
 8000d32:	428b      	cmp	r3, r1
 8000d34:	fa04 f402 	lsl.w	r4, r4, r2
 8000d38:	d907      	bls.n	8000d4a <__udivmoddi4+0x256>
 8000d3a:	1869      	adds	r1, r5, r1
 8000d3c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d40:	d22f      	bcs.n	8000da2 <__udivmoddi4+0x2ae>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d92d      	bls.n	8000da2 <__udivmoddi4+0x2ae>
 8000d46:	3f02      	subs	r7, #2
 8000d48:	4429      	add	r1, r5
 8000d4a:	1acb      	subs	r3, r1, r3
 8000d4c:	b281      	uxth	r1, r0
 8000d4e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d52:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d56:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d5a:	fb00 f308 	mul.w	r3, r0, r8
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d907      	bls.n	8000d72 <__udivmoddi4+0x27e>
 8000d62:	1869      	adds	r1, r5, r1
 8000d64:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d68:	d217      	bcs.n	8000d9a <__udivmoddi4+0x2a6>
 8000d6a:	428b      	cmp	r3, r1
 8000d6c:	d915      	bls.n	8000d9a <__udivmoddi4+0x2a6>
 8000d6e:	3802      	subs	r0, #2
 8000d70:	4429      	add	r1, r5
 8000d72:	1ac9      	subs	r1, r1, r3
 8000d74:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d78:	e73b      	b.n	8000bf2 <__udivmoddi4+0xfe>
 8000d7a:	4637      	mov	r7, r6
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	e709      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000d80:	4607      	mov	r7, r0
 8000d82:	e6e7      	b.n	8000b54 <__udivmoddi4+0x60>
 8000d84:	4618      	mov	r0, r3
 8000d86:	e6fb      	b.n	8000b80 <__udivmoddi4+0x8c>
 8000d88:	4541      	cmp	r1, r8
 8000d8a:	d2ab      	bcs.n	8000ce4 <__udivmoddi4+0x1f0>
 8000d8c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d90:	eb69 020e 	sbc.w	r2, r9, lr
 8000d94:	3801      	subs	r0, #1
 8000d96:	4613      	mov	r3, r2
 8000d98:	e7a4      	b.n	8000ce4 <__udivmoddi4+0x1f0>
 8000d9a:	4660      	mov	r0, ip
 8000d9c:	e7e9      	b.n	8000d72 <__udivmoddi4+0x27e>
 8000d9e:	4618      	mov	r0, r3
 8000da0:	e795      	b.n	8000cce <__udivmoddi4+0x1da>
 8000da2:	4667      	mov	r7, ip
 8000da4:	e7d1      	b.n	8000d4a <__udivmoddi4+0x256>
 8000da6:	4681      	mov	r9, r0
 8000da8:	e77c      	b.n	8000ca4 <__udivmoddi4+0x1b0>
 8000daa:	3802      	subs	r0, #2
 8000dac:	442c      	add	r4, r5
 8000dae:	e747      	b.n	8000c40 <__udivmoddi4+0x14c>
 8000db0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000db4:	442b      	add	r3, r5
 8000db6:	e72f      	b.n	8000c18 <__udivmoddi4+0x124>
 8000db8:	4638      	mov	r0, r7
 8000dba:	e708      	b.n	8000bce <__udivmoddi4+0xda>
 8000dbc:	4637      	mov	r7, r6
 8000dbe:	e6e9      	b.n	8000b94 <__udivmoddi4+0xa0>

08000dc0 <__aeabi_idiv0>:
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop

08000dc4 <setFastClockConfig>:
*/

///This is Dan's clock original function just renamed
///It makes the cpu go to 80MHz disabling the power clock control (power management is off)
void setFastClockConfig(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b098      	sub	sp, #96	; 0x60
 8000dc8:	af00      	add	r7, sp, #0
  /* oscillator and clocks configs */
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dca:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	605a      	str	r2, [r3, #4]
 8000dd4:	609a      	str	r2, [r3, #8]
 8000dd6:	60da      	str	r2, [r3, #12]
 8000dd8:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dda:	f107 0308 	add.w	r3, r7, #8
 8000dde:	2244      	movs	r2, #68	; 0x44
 8000de0:	2100      	movs	r1, #0
 8000de2:	4618      	mov	r0, r3
 8000de4:	f00b fd96 	bl	800c914 <memset>
  /* The voltage scaling allows optimising the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value
     regarding system frequency refer to product datasheet.  */

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000de8:	4b29      	ldr	r3, [pc, #164]	; (8000e90 <setFastClockConfig+0xcc>)
 8000dea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dec:	4a28      	ldr	r2, [pc, #160]	; (8000e90 <setFastClockConfig+0xcc>)
 8000dee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000df2:	6593      	str	r3, [r2, #88]	; 0x58
 8000df4:	4b26      	ldr	r3, [pc, #152]	; (8000e90 <setFastClockConfig+0xcc>)
 8000df6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000df8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dfc:	607b      	str	r3, [r7, #4]
 8000dfe:	687b      	ldr	r3, [r7, #4]

  if(HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000e00:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000e04:	f005 fb98 	bl	8006538 <HAL_PWREx_ControlVoltageScaling>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <setFastClockConfig+0x4e>
  {
    /* Initialisation Error */
    Error_Handler();
 8000e0e:	f001 f807 	bl	8001e20 <Error_Handler>
  }

  /* Disable Power Control clock */
  __HAL_RCC_PWR_CLK_DISABLE();
 8000e12:	4b1f      	ldr	r3, [pc, #124]	; (8000e90 <setFastClockConfig+0xcc>)
 8000e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e16:	4a1e      	ldr	r2, [pc, #120]	; (8000e90 <setFastClockConfig+0xcc>)
 8000e18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e1c:	6593      	str	r3, [r2, #88]	; 0x58

  /* 80 Mhz from PLL with MSI 8Mhz as source clock */
  /* MSI is enabled after System reset, activate PLL with MSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000e1e:	2310      	movs	r3, #16
 8000e20:	60bb      	str	r3, [r7, #8]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000e22:	2301      	movs	r3, #1
 8000e24:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;   /* 8 Mhz */
 8000e26:	2370      	movs	r3, #112	; 0x70
 8000e28:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e2e:	2302      	movs	r3, #2
 8000e30:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000e32:	2301      	movs	r3, #1
 8000e34:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000e36:	2301      	movs	r3, #1
 8000e38:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 20;
 8000e3a:	2314      	movs	r3, #20
 8000e3c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = 7;
 8000e42:	2307      	movs	r3, #7
 8000e44:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e46:	2304      	movs	r3, #4
 8000e48:	647b      	str	r3, [r7, #68]	; 0x44
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e4a:	f107 0308 	add.w	r3, r7, #8
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f005 fca0 	bl	8006794 <HAL_RCC_OscConfig>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <setFastClockConfig+0x9a>
  {
    /* Initialisation Error */
    Error_Handler();
 8000e5a:	f000 ffe1 	bl	8001e20 <Error_Handler>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8000e5e:	230f      	movs	r3, #15
 8000e60:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e62:	2303      	movs	r3, #3
 8000e64:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e66:	2300      	movs	r3, #0
 8000e68:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e72:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000e76:	2104      	movs	r1, #4
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f006 f83b 	bl	8006ef4 <HAL_RCC_ClockConfig>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <setFastClockConfig+0xc4>
  {
    /* Initialisation Error */
    Error_Handler();
 8000e84:	f000 ffcc 	bl	8001e20 <Error_Handler>
  }
}
 8000e88:	bf00      	nop
 8000e8a:	3760      	adds	r7, #96	; 0x60
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	40021000 	.word	0x40021000

08000e94 <LCDinit>:
#include "display.h"

int menuChoice = 1;

void LCDinit(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
	// initialise joystick
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e9a:	4b09      	ldr	r3, [pc, #36]	; (8000ec0 <LCDinit+0x2c>)
 8000e9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e9e:	4a08      	ldr	r2, [pc, #32]	; (8000ec0 <LCDinit+0x2c>)
 8000ea0:	f043 0301 	orr.w	r3, r3, #1
 8000ea4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ea6:	4b06      	ldr	r3, [pc, #24]	; (8000ec0 <LCDinit+0x2c>)
 8000ea8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eaa:	f003 0301 	and.w	r3, r3, #1
 8000eae:	607b      	str	r3, [r7, #4]
 8000eb0:	687b      	ldr	r3, [r7, #4]

	BSP_JOY_Init(JOY_MODE_GPIO);
 8000eb2:	2000      	movs	r0, #0
 8000eb4:	f001 fb3c 	bl	8002530 <BSP_JOY_Init>
}
 8000eb8:	bf00      	nop
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	00000000 	.word	0x00000000

08000ec8 <ValueDisplay>:
	 char display[6] = {'T','o','o','B','i','g'};
	 BSP_LCD_GLASS_DisplayString(&display);
}

void ValueDisplay(double value, int menuChoice)
{
 8000ec8:	b5b0      	push	{r4, r5, r7, lr}
 8000eca:	b08a      	sub	sp, #40	; 0x28
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	ed87 0b02 	vstr	d0, [r7, #8]
 8000ed2:	6078      	str	r0, [r7, #4]
	int digit3;
	int digit4;


	//too large number
	if(value >= 1500)
 8000ed4:	a3c9      	add	r3, pc, #804	; (adr r3, 80011fc <ValueDisplay+0x334>)
 8000ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eda:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000ede:	f7ff fdb5 	bl	8000a4c <__aeabi_dcmpge>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d011      	beq.n	8000f0c <ValueDisplay+0x44>
	{
		lcd[0] = (uint8_t) ('T');
 8000ee8:	2354      	movs	r3, #84	; 0x54
 8000eea:	743b      	strb	r3, [r7, #16]
		lcd[1] = (uint8_t) ('O');
 8000eec:	234f      	movs	r3, #79	; 0x4f
 8000eee:	747b      	strb	r3, [r7, #17]
		lcd[2] = (uint8_t) ('O');
 8000ef0:	234f      	movs	r3, #79	; 0x4f
 8000ef2:	74bb      	strb	r3, [r7, #18]
		lcd[3] = (uint8_t) ('B');
 8000ef4:	2342      	movs	r3, #66	; 0x42
 8000ef6:	74fb      	strb	r3, [r7, #19]
		lcd[4] = (uint8_t) ('I');
 8000ef8:	2349      	movs	r3, #73	; 0x49
 8000efa:	753b      	strb	r3, [r7, #20]
		lcd[5] = (uint8_t) ('G');
 8000efc:	2347      	movs	r3, #71	; 0x47
 8000efe:	757b      	strb	r3, [r7, #21]
		BSP_LCD_GLASS_DisplayString(&lcd);
 8000f00:	f107 0310 	add.w	r3, r7, #16
 8000f04:	4618      	mov	r0, r3
 8000f06:	f001 fc01 	bl	800270c <BSP_LCD_GLASS_DisplayString>
 8000f0a:	e1c7      	b.n	800129c <ValueDisplay+0x3d4>
		return;
	}
	else
	{
		switch(menuChoice)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	2b02      	cmp	r3, #2
 8000f10:	f000 80c0 	beq.w	8001094 <ValueDisplay+0x1cc>
 8000f14:	2b03      	cmp	r3, #3
 8000f16:	f000 810d 	beq.w	8001134 <ValueDisplay+0x26c>
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	f040 8172 	bne.w	8001204 <ValueDisplay+0x33c>
			{
			case 1:
				digit1 = value / 1000;
 8000f20:	f04f 0200 	mov.w	r2, #0
 8000f24:	4bb2      	ldr	r3, [pc, #712]	; (80011f0 <ValueDisplay+0x328>)
 8000f26:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f2a:	f7ff fc33 	bl	8000794 <__aeabi_ddiv>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	460c      	mov	r4, r1
 8000f32:	4618      	mov	r0, r3
 8000f34:	4621      	mov	r1, r4
 8000f36:	f7ff fd9d 	bl	8000a74 <__aeabi_d2iz>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = (value - digit1 * 1000) / 100;
 8000f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f40:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f44:	fb02 f303 	mul.w	r3, r2, r3
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f7ff fa8f 	bl	800046c <__aeabi_i2d>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	460c      	mov	r4, r1
 8000f52:	461a      	mov	r2, r3
 8000f54:	4623      	mov	r3, r4
 8000f56:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f5a:	f7ff f939 	bl	80001d0 <__aeabi_dsub>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	460c      	mov	r4, r1
 8000f62:	4618      	mov	r0, r3
 8000f64:	4621      	mov	r1, r4
 8000f66:	f04f 0200 	mov.w	r2, #0
 8000f6a:	4ba2      	ldr	r3, [pc, #648]	; (80011f4 <ValueDisplay+0x32c>)
 8000f6c:	f7ff fc12 	bl	8000794 <__aeabi_ddiv>
 8000f70:	4603      	mov	r3, r0
 8000f72:	460c      	mov	r4, r1
 8000f74:	4618      	mov	r0, r3
 8000f76:	4621      	mov	r1, r4
 8000f78:	f7ff fd7c 	bl	8000a74 <__aeabi_d2iz>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	623b      	str	r3, [r7, #32]
				digit3 = (value - digit1 * 1000 - digit2 * 100) / 10;
 8000f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f82:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f86:	fb02 f303 	mul.w	r3, r2, r3
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f7ff fa6e 	bl	800046c <__aeabi_i2d>
 8000f90:	4603      	mov	r3, r0
 8000f92:	460c      	mov	r4, r1
 8000f94:	461a      	mov	r2, r3
 8000f96:	4623      	mov	r3, r4
 8000f98:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f9c:	f7ff f918 	bl	80001d0 <__aeabi_dsub>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	460c      	mov	r4, r1
 8000fa4:	4625      	mov	r5, r4
 8000fa6:	461c      	mov	r4, r3
 8000fa8:	6a3b      	ldr	r3, [r7, #32]
 8000faa:	2264      	movs	r2, #100	; 0x64
 8000fac:	fb02 f303 	mul.w	r3, r2, r3
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff fa5b 	bl	800046c <__aeabi_i2d>
 8000fb6:	4602      	mov	r2, r0
 8000fb8:	460b      	mov	r3, r1
 8000fba:	4620      	mov	r0, r4
 8000fbc:	4629      	mov	r1, r5
 8000fbe:	f7ff f907 	bl	80001d0 <__aeabi_dsub>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	460c      	mov	r4, r1
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	4621      	mov	r1, r4
 8000fca:	f04f 0200 	mov.w	r2, #0
 8000fce:	4b8a      	ldr	r3, [pc, #552]	; (80011f8 <ValueDisplay+0x330>)
 8000fd0:	f7ff fbe0 	bl	8000794 <__aeabi_ddiv>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	460c      	mov	r4, r1
 8000fd8:	4618      	mov	r0, r3
 8000fda:	4621      	mov	r1, r4
 8000fdc:	f7ff fd4a 	bl	8000a74 <__aeabi_d2iz>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	61fb      	str	r3, [r7, #28]
				digit4 = (value - digit1 * 1000 - digit2 * 100 - digit3 * 10) / 1;
 8000fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000fea:	fb02 f303 	mul.w	r3, r2, r3
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff fa3c 	bl	800046c <__aeabi_i2d>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	460c      	mov	r4, r1
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	4623      	mov	r3, r4
 8000ffc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001000:	f7ff f8e6 	bl	80001d0 <__aeabi_dsub>
 8001004:	4603      	mov	r3, r0
 8001006:	460c      	mov	r4, r1
 8001008:	4625      	mov	r5, r4
 800100a:	461c      	mov	r4, r3
 800100c:	6a3b      	ldr	r3, [r7, #32]
 800100e:	2264      	movs	r2, #100	; 0x64
 8001010:	fb02 f303 	mul.w	r3, r2, r3
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff fa29 	bl	800046c <__aeabi_i2d>
 800101a:	4602      	mov	r2, r0
 800101c:	460b      	mov	r3, r1
 800101e:	4620      	mov	r0, r4
 8001020:	4629      	mov	r1, r5
 8001022:	f7ff f8d5 	bl	80001d0 <__aeabi_dsub>
 8001026:	4603      	mov	r3, r0
 8001028:	460c      	mov	r4, r1
 800102a:	4625      	mov	r5, r4
 800102c:	461c      	mov	r4, r3
 800102e:	69fa      	ldr	r2, [r7, #28]
 8001030:	4613      	mov	r3, r2
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	4413      	add	r3, r2
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff fa17 	bl	800046c <__aeabi_i2d>
 800103e:	4602      	mov	r2, r0
 8001040:	460b      	mov	r3, r1
 8001042:	4620      	mov	r0, r4
 8001044:	4629      	mov	r1, r5
 8001046:	f7ff f8c3 	bl	80001d0 <__aeabi_dsub>
 800104a:	4603      	mov	r3, r0
 800104c:	460c      	mov	r4, r1
 800104e:	4618      	mov	r0, r3
 8001050:	4621      	mov	r1, r4
 8001052:	f7ff fd0f 	bl	8000a74 <__aeabi_d2iz>
 8001056:	4603      	mov	r3, r0
 8001058:	61bb      	str	r3, [r7, #24]
				digit1 += 48;
 800105a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800105c:	3330      	adds	r3, #48	; 0x30
 800105e:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 8001060:	6a3b      	ldr	r3, [r7, #32]
 8001062:	3330      	adds	r3, #48	; 0x30
 8001064:	623b      	str	r3, [r7, #32]
				digit3 += 48;
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	3330      	adds	r3, #48	; 0x30
 800106a:	61fb      	str	r3, [r7, #28]
				digit4 += 48;
 800106c:	69bb      	ldr	r3, [r7, #24]
 800106e:	3330      	adds	r3, #48	; 0x30
 8001070:	61bb      	str	r3, [r7, #24]
				lcd[0] = (uint8_t) (digit1);
 8001072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001074:	b2db      	uxtb	r3, r3
 8001076:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 8001078:	6a3b      	ldr	r3, [r7, #32]
 800107a:	b2db      	uxtb	r3, r3
 800107c:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) (digit3);
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	b2db      	uxtb	r3, r3
 8001082:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) (digit4);
 8001084:	69bb      	ldr	r3, [r7, #24]
 8001086:	b2db      	uxtb	r3, r3
 8001088:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('H');
 800108a:	2348      	movs	r3, #72	; 0x48
 800108c:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) ('z');
 800108e:	237a      	movs	r3, #122	; 0x7a
 8001090:	757b      	strb	r3, [r7, #21]
				break;
 8001092:	e0fe      	b.n	8001292 <ValueDisplay+0x3ca>

			case 2:
				value = value * 2.23694 * 0.0141683;
 8001094:	a350      	add	r3, pc, #320	; (adr r3, 80011d8 <ValueDisplay+0x310>)
 8001096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800109a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800109e:	f7ff fa4f 	bl	8000540 <__aeabi_dmul>
 80010a2:	4603      	mov	r3, r0
 80010a4:	460c      	mov	r4, r1
 80010a6:	4618      	mov	r0, r3
 80010a8:	4621      	mov	r1, r4
 80010aa:	a34d      	add	r3, pc, #308	; (adr r3, 80011e0 <ValueDisplay+0x318>)
 80010ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b0:	f7ff fa46 	bl	8000540 <__aeabi_dmul>
 80010b4:	4603      	mov	r3, r0
 80010b6:	460c      	mov	r4, r1
 80010b8:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 80010bc:	f04f 0200 	mov.w	r2, #0
 80010c0:	4b4d      	ldr	r3, [pc, #308]	; (80011f8 <ValueDisplay+0x330>)
 80010c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010c6:	f7ff fb65 	bl	8000794 <__aeabi_ddiv>
 80010ca:	4603      	mov	r3, r0
 80010cc:	460c      	mov	r4, r1
 80010ce:	4618      	mov	r0, r3
 80010d0:	4621      	mov	r1, r4
 80010d2:	f7ff fccf 	bl	8000a74 <__aeabi_d2iz>
 80010d6:	4603      	mov	r3, r0
 80010d8:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = value - digit1 * 10;
 80010da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010dc:	4613      	mov	r3, r2
 80010de:	009b      	lsls	r3, r3, #2
 80010e0:	4413      	add	r3, r2
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff f9c1 	bl	800046c <__aeabi_i2d>
 80010ea:	4603      	mov	r3, r0
 80010ec:	460c      	mov	r4, r1
 80010ee:	461a      	mov	r2, r3
 80010f0:	4623      	mov	r3, r4
 80010f2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010f6:	f7ff f86b 	bl	80001d0 <__aeabi_dsub>
 80010fa:	4603      	mov	r3, r0
 80010fc:	460c      	mov	r4, r1
 80010fe:	4618      	mov	r0, r3
 8001100:	4621      	mov	r1, r4
 8001102:	f7ff fcb7 	bl	8000a74 <__aeabi_d2iz>
 8001106:	4603      	mov	r3, r0
 8001108:	623b      	str	r3, [r7, #32]
				digit1 += 48;
 800110a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800110c:	3330      	adds	r3, #48	; 0x30
 800110e:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 8001110:	6a3b      	ldr	r3, [r7, #32]
 8001112:	3330      	adds	r3, #48	; 0x30
 8001114:	623b      	str	r3, [r7, #32]
				lcd[0] = (uint8_t) (digit1);
 8001116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001118:	b2db      	uxtb	r3, r3
 800111a:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 800111c:	6a3b      	ldr	r3, [r7, #32]
 800111e:	b2db      	uxtb	r3, r3
 8001120:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) ('M');
 8001122:	234d      	movs	r3, #77	; 0x4d
 8001124:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) ('P');
 8001126:	2350      	movs	r3, #80	; 0x50
 8001128:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('H');
 800112a:	2348      	movs	r3, #72	; 0x48
 800112c:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) (' ');
 800112e:	2320      	movs	r3, #32
 8001130:	757b      	strb	r3, [r7, #21]
				break;
 8001132:	e0ae      	b.n	8001292 <ValueDisplay+0x3ca>

			case 3:
				value = value * 3.6 * 0.0141683;
 8001134:	a32c      	add	r3, pc, #176	; (adr r3, 80011e8 <ValueDisplay+0x320>)
 8001136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800113a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800113e:	f7ff f9ff 	bl	8000540 <__aeabi_dmul>
 8001142:	4603      	mov	r3, r0
 8001144:	460c      	mov	r4, r1
 8001146:	4618      	mov	r0, r3
 8001148:	4621      	mov	r1, r4
 800114a:	a325      	add	r3, pc, #148	; (adr r3, 80011e0 <ValueDisplay+0x318>)
 800114c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001150:	f7ff f9f6 	bl	8000540 <__aeabi_dmul>
 8001154:	4603      	mov	r3, r0
 8001156:	460c      	mov	r4, r1
 8001158:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 800115c:	f04f 0200 	mov.w	r2, #0
 8001160:	4b25      	ldr	r3, [pc, #148]	; (80011f8 <ValueDisplay+0x330>)
 8001162:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001166:	f7ff fb15 	bl	8000794 <__aeabi_ddiv>
 800116a:	4603      	mov	r3, r0
 800116c:	460c      	mov	r4, r1
 800116e:	4618      	mov	r0, r3
 8001170:	4621      	mov	r1, r4
 8001172:	f7ff fc7f 	bl	8000a74 <__aeabi_d2iz>
 8001176:	4603      	mov	r3, r0
 8001178:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = value - digit1 * 10;
 800117a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800117c:	4613      	mov	r3, r2
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	4413      	add	r3, r2
 8001182:	005b      	lsls	r3, r3, #1
 8001184:	4618      	mov	r0, r3
 8001186:	f7ff f971 	bl	800046c <__aeabi_i2d>
 800118a:	4603      	mov	r3, r0
 800118c:	460c      	mov	r4, r1
 800118e:	461a      	mov	r2, r3
 8001190:	4623      	mov	r3, r4
 8001192:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001196:	f7ff f81b 	bl	80001d0 <__aeabi_dsub>
 800119a:	4603      	mov	r3, r0
 800119c:	460c      	mov	r4, r1
 800119e:	4618      	mov	r0, r3
 80011a0:	4621      	mov	r1, r4
 80011a2:	f7ff fc67 	bl	8000a74 <__aeabi_d2iz>
 80011a6:	4603      	mov	r3, r0
 80011a8:	623b      	str	r3, [r7, #32]
				digit1 += 48;
 80011aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ac:	3330      	adds	r3, #48	; 0x30
 80011ae:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 80011b0:	6a3b      	ldr	r3, [r7, #32]
 80011b2:	3330      	adds	r3, #48	; 0x30
 80011b4:	623b      	str	r3, [r7, #32]
				lcd[0] = (uint8_t) (digit1);
 80011b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 80011bc:	6a3b      	ldr	r3, [r7, #32]
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) ('K');
 80011c2:	234b      	movs	r3, #75	; 0x4b
 80011c4:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) ('M');
 80011c6:	234d      	movs	r3, #77	; 0x4d
 80011c8:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('H');
 80011ca:	2348      	movs	r3, #72	; 0x48
 80011cc:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) (' ');
 80011ce:	2320      	movs	r3, #32
 80011d0:	757b      	strb	r3, [r7, #21]
				break;
 80011d2:	e05e      	b.n	8001292 <ValueDisplay+0x3ca>
 80011d4:	f3af 8000 	nop.w
 80011d8:	cc78e9f7 	.word	0xcc78e9f7
 80011dc:	4001e540 	.word	0x4001e540
 80011e0:	091e8cb3 	.word	0x091e8cb3
 80011e4:	3f8d0445 	.word	0x3f8d0445
 80011e8:	cccccccd 	.word	0xcccccccd
 80011ec:	400ccccc 	.word	0x400ccccc
 80011f0:	408f4000 	.word	0x408f4000
 80011f4:	40590000 	.word	0x40590000
 80011f8:	40240000 	.word	0x40240000
 80011fc:	00000000 	.word	0x00000000
 8001200:	40977000 	.word	0x40977000

			default:
				value = 0.0141683 * value;
 8001204:	a329      	add	r3, pc, #164	; (adr r3, 80012ac <ValueDisplay+0x3e4>)
 8001206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800120a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800120e:	f7ff f997 	bl	8000540 <__aeabi_dmul>
 8001212:	4603      	mov	r3, r0
 8001214:	460c      	mov	r4, r1
 8001216:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 800121a:	f04f 0200 	mov.w	r2, #0
 800121e:	4b22      	ldr	r3, [pc, #136]	; (80012a8 <ValueDisplay+0x3e0>)
 8001220:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001224:	f7ff fab6 	bl	8000794 <__aeabi_ddiv>
 8001228:	4603      	mov	r3, r0
 800122a:	460c      	mov	r4, r1
 800122c:	4618      	mov	r0, r3
 800122e:	4621      	mov	r1, r4
 8001230:	f7ff fc20 	bl	8000a74 <__aeabi_d2iz>
 8001234:	4603      	mov	r3, r0
 8001236:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = value - digit1 * 10;
 8001238:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800123a:	4613      	mov	r3, r2
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	4413      	add	r3, r2
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff f912 	bl	800046c <__aeabi_i2d>
 8001248:	4603      	mov	r3, r0
 800124a:	460c      	mov	r4, r1
 800124c:	461a      	mov	r2, r3
 800124e:	4623      	mov	r3, r4
 8001250:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001254:	f7fe ffbc 	bl	80001d0 <__aeabi_dsub>
 8001258:	4603      	mov	r3, r0
 800125a:	460c      	mov	r4, r1
 800125c:	4618      	mov	r0, r3
 800125e:	4621      	mov	r1, r4
 8001260:	f7ff fc08 	bl	8000a74 <__aeabi_d2iz>
 8001264:	4603      	mov	r3, r0
 8001266:	623b      	str	r3, [r7, #32]
				digit1 += 48;
 8001268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126a:	3330      	adds	r3, #48	; 0x30
 800126c:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 800126e:	6a3b      	ldr	r3, [r7, #32]
 8001270:	3330      	adds	r3, #48	; 0x30
 8001272:	623b      	str	r3, [r7, #32]
				lcd[0] = (uint8_t) (digit1);
 8001274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001276:	b2db      	uxtb	r3, r3
 8001278:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 800127a:	6a3b      	ldr	r3, [r7, #32]
 800127c:	b2db      	uxtb	r3, r3
 800127e:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) ('M');
 8001280:	234d      	movs	r3, #77	; 0x4d
 8001282:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) ('/');
 8001284:	232f      	movs	r3, #47	; 0x2f
 8001286:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('S');
 8001288:	2353      	movs	r3, #83	; 0x53
 800128a:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) (' ');
 800128c:	2320      	movs	r3, #32
 800128e:	757b      	strb	r3, [r7, #21]
				break;
 8001290:	bf00      	nop
			}
	}

	BSP_LCD_GLASS_DisplayString(&lcd);
 8001292:	f107 0310 	add.w	r3, r7, #16
 8001296:	4618      	mov	r0, r3
 8001298:	f001 fa38 	bl	800270c <BSP_LCD_GLASS_DisplayString>
	//return;
}
 800129c:	3728      	adds	r7, #40	; 0x28
 800129e:	46bd      	mov	sp, r7
 80012a0:	bdb0      	pop	{r4, r5, r7, pc}
 80012a2:	bf00      	nop
 80012a4:	f3af 8000 	nop.w
 80012a8:	40240000 	.word	0x40240000
 80012ac:	091e8cb3 	.word	0x091e8cb3
 80012b0:	3f8d0445 	.word	0x3f8d0445

080012b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012b4:	b598      	push	{r3, r4, r7, lr}
 80012b6:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012b8:	f001 ff66 	bl	8003188 <HAL_Init>

  /* USER CODE BEGIN Init */

  //if fast clock is true configure the clock at 80Mhz (Dan's code in clock.c and clock.h)
  if (eightyMHzClock==1)
 80012bc:	4b19      	ldr	r3, [pc, #100]	; (8001324 <main+0x70>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d002      	beq.n	80012ca <main+0x16>
  {
	  setFastClockConfig();
 80012c4:	f7ff fd7e 	bl	8000dc4 <setFastClockConfig>
 80012c8:	e001      	b.n	80012ce <main+0x1a>
  }
  else
  {
	  SystemClock_Config();
 80012ca:	f000 f82f 	bl	800132c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012ce:	f000 fb85 	bl	80019dc <MX_GPIO_Init>
  MX_I2C2_Init();
 80012d2:	f000 f94d 	bl	8001570 <MX_I2C2_Init>
  MX_LCD_Init();
 80012d6:	f000 f98b 	bl	80015f0 <MX_LCD_Init>
  MX_QUADSPI_Init();
 80012da:	f000 f9c1 	bl	8001660 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 80012de:	f000 f9e5 	bl	80016ac <MX_SAI1_Init>
  MX_SPI2_Init();
 80012e2:	f000 fa8b 	bl	80017fc <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80012e6:	f000 fb49 	bl	800197c <MX_USART2_UART_Init>
  MX_USB_HOST_Init();
 80012ea:	f00a ffcd 	bl	800c288 <MX_USB_HOST_Init>
  MX_ADC1_Init();
 80012ee:	f000 f8c9 	bl	8001484 <MX_ADC1_Init>
  MX_TIM4_Init();
 80012f2:	f000 fac1 	bl	8001878 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  BSP_LCD_GLASS_Init();
 80012f6:	f001 f9cf 	bl	8002698 <BSP_LCD_GLASS_Init>
  LCDinit();
 80012fa:	f7ff fdcb 	bl	8000e94 <LCDinit>

  initializeLEDS();
 80012fe:	f000 fce3 	bl	8001cc8 <initializeLEDS>
  //EXTI0_IRQHandler_Config();
//  EXTI1_IRQHandler_Config();
//  EXTI2_IRQHandler_Config();
//  EXTI3_IRQHandler_Config();
//  EXTI4_IRQHandler_Config();
  EXTI9_5_IRQHandler_Config();
 8001302:	f000 fd41 	bl	8001d88 <EXTI9_5_IRQHandler_Config>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001306:	f00a ffe5 	bl	800c2d4 <MX_USB_HOST_Process>


    //menuSelected=UserInterface();

    //displayADC();
    ValueDisplay(frequency,1);
 800130a:	4b07      	ldr	r3, [pc, #28]	; (8001328 <main+0x74>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4618      	mov	r0, r3
 8001310:	f7ff f8ac 	bl	800046c <__aeabi_i2d>
 8001314:	4603      	mov	r3, r0
 8001316:	460c      	mov	r4, r1
 8001318:	2001      	movs	r0, #1
 800131a:	ec44 3b10 	vmov	d0, r3, r4
 800131e:	f7ff fdd3 	bl	8000ec8 <ValueDisplay>
    MX_USB_HOST_Process();
 8001322:	e7f0      	b.n	8001306 <main+0x52>
 8001324:	20000008 	.word	0x20000008
 8001328:	20000000 	.word	0x20000000

0800132c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b0b8      	sub	sp, #224	; 0xe0
 8001330:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001332:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001336:	2244      	movs	r2, #68	; 0x44
 8001338:	2100      	movs	r1, #0
 800133a:	4618      	mov	r0, r3
 800133c:	f00b faea 	bl	800c914 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001340:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	605a      	str	r2, [r3, #4]
 800134a:	609a      	str	r2, [r3, #8]
 800134c:	60da      	str	r2, [r3, #12]
 800134e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001350:	463b      	mov	r3, r7
 8001352:	2288      	movs	r2, #136	; 0x88
 8001354:	2100      	movs	r1, #0
 8001356:	4618      	mov	r0, r3
 8001358:	f00b fadc 	bl	800c914 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 800135c:	f005 f8ce 	bl	80064fc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001360:	4b45      	ldr	r3, [pc, #276]	; (8001478 <SystemClock_Config+0x14c>)
 8001362:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001366:	4a44      	ldr	r2, [pc, #272]	; (8001478 <SystemClock_Config+0x14c>)
 8001368:	f023 0318 	bic.w	r3, r3, #24
 800136c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8001370:	231c      	movs	r3, #28
 8001372:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001376:	2301      	movs	r3, #1
 8001378:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800137c:	2301      	movs	r3, #1
 800137e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001382:	2301      	movs	r3, #1
 8001384:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001388:	2300      	movs	r3, #0
 800138a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800138e:	2360      	movs	r3, #96	; 0x60
 8001390:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001394:	2302      	movs	r3, #2
 8001396:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800139a:	2301      	movs	r3, #1
 800139c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013a0:	2301      	movs	r3, #1
 80013a2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 20;
 80013a6:	2314      	movs	r3, #20
 80013a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80013ac:	2307      	movs	r3, #7
 80013ae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013b2:	2302      	movs	r3, #2
 80013b4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013b8:	2302      	movs	r3, #2
 80013ba:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013be:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80013c2:	4618      	mov	r0, r3
 80013c4:	f005 f9e6 	bl	8006794 <HAL_RCC_OscConfig>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80013ce:	f000 fd27 	bl	8001e20 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d2:	230f      	movs	r3, #15
 80013d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013d8:	2303      	movs	r3, #3
 80013da:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80013de:	2380      	movs	r3, #128	; 0x80
 80013e0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013e4:	2300      	movs	r3, #0
 80013e6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013ea:	2300      	movs	r3, #0
 80013ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013f0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80013f4:	2101      	movs	r1, #1
 80013f6:	4618      	mov	r0, r3
 80013f8:	f005 fd7c 	bl	8006ef4 <HAL_RCC_ClockConfig>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <SystemClock_Config+0xda>
  {
    Error_Handler();
 8001402:	f000 fd0d 	bl	8001e20 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 8001406:	4b1d      	ldr	r3, [pc, #116]	; (800147c <SystemClock_Config+0x150>)
 8001408:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_I2C2
                              |RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800140a:	2300      	movs	r3, #0
 800140c:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800140e:	2300      	movs	r3, #0
 8001410:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8001412:	2300      	movs	r3, #0
 8001414:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001416:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800141a:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800141c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001420:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001424:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001428:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800142a:	2301      	movs	r3, #1
 800142c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800142e:	2301      	movs	r3, #1
 8001430:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001432:	2318      	movs	r3, #24
 8001434:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001436:	2307      	movs	r3, #7
 8001438:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800143a:	2302      	movs	r3, #2
 800143c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800143e:	2302      	movs	r3, #2
 8001440:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 8001442:	4b0f      	ldr	r3, [pc, #60]	; (8001480 <SystemClock_Config+0x154>)
 8001444:	61fb      	str	r3, [r7, #28]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001446:	463b      	mov	r3, r7
 8001448:	4618      	mov	r0, r3
 800144a:	f005 ff57 	bl	80072fc <HAL_RCCEx_PeriphCLKConfig>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <SystemClock_Config+0x12c>
  {
    Error_Handler();
 8001454:	f000 fce4 	bl	8001e20 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001458:	f44f 7000 	mov.w	r0, #512	; 0x200
 800145c:	f005 f86c 	bl	8006538 <HAL_PWREx_ControlVoltageScaling>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <SystemClock_Config+0x13e>
  {
    Error_Handler();
 8001466:	f000 fcdb 	bl	8001e20 <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800146a:	f006 fea5 	bl	80081b8 <HAL_RCCEx_EnableMSIPLLMode>
}
 800146e:	bf00      	nop
 8001470:	37e0      	adds	r7, #224	; 0xe0
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40021000 	.word	0x40021000
 800147c:	00026882 	.word	0x00026882
 8001480:	01110000 	.word	0x01110000

08001484 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08a      	sub	sp, #40	; 0x28
 8001488:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800148a:	f107 031c 	add.w	r3, r7, #28
 800148e:	2200      	movs	r2, #0
 8001490:	601a      	str	r2, [r3, #0]
 8001492:	605a      	str	r2, [r3, #4]
 8001494:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001496:	1d3b      	adds	r3, r7, #4
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]
 80014a2:	611a      	str	r2, [r3, #16]
 80014a4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 80014a6:	4b2f      	ldr	r3, [pc, #188]	; (8001564 <MX_ADC1_Init+0xe0>)
 80014a8:	4a2f      	ldr	r2, [pc, #188]	; (8001568 <MX_ADC1_Init+0xe4>)
 80014aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80014ac:	4b2d      	ldr	r3, [pc, #180]	; (8001564 <MX_ADC1_Init+0xe0>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014b2:	4b2c      	ldr	r3, [pc, #176]	; (8001564 <MX_ADC1_Init+0xe0>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014b8:	4b2a      	ldr	r3, [pc, #168]	; (8001564 <MX_ADC1_Init+0xe0>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80014be:	4b29      	ldr	r3, [pc, #164]	; (8001564 <MX_ADC1_Init+0xe0>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014c4:	4b27      	ldr	r3, [pc, #156]	; (8001564 <MX_ADC1_Init+0xe0>)
 80014c6:	2204      	movs	r2, #4
 80014c8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80014ca:	4b26      	ldr	r3, [pc, #152]	; (8001564 <MX_ADC1_Init+0xe0>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014d0:	4b24      	ldr	r3, [pc, #144]	; (8001564 <MX_ADC1_Init+0xe0>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80014d6:	4b23      	ldr	r3, [pc, #140]	; (8001564 <MX_ADC1_Init+0xe0>)
 80014d8:	2201      	movs	r2, #1
 80014da:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014dc:	4b21      	ldr	r3, [pc, #132]	; (8001564 <MX_ADC1_Init+0xe0>)
 80014de:	2200      	movs	r2, #0
 80014e0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014e4:	4b1f      	ldr	r3, [pc, #124]	; (8001564 <MX_ADC1_Init+0xe0>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014ea:	4b1e      	ldr	r3, [pc, #120]	; (8001564 <MX_ADC1_Init+0xe0>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80014f0:	4b1c      	ldr	r3, [pc, #112]	; (8001564 <MX_ADC1_Init+0xe0>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80014f8:	4b1a      	ldr	r3, [pc, #104]	; (8001564 <MX_ADC1_Init+0xe0>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80014fe:	4b19      	ldr	r3, [pc, #100]	; (8001564 <MX_ADC1_Init+0xe0>)
 8001500:	2200      	movs	r2, #0
 8001502:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001506:	4817      	ldr	r0, [pc, #92]	; (8001564 <MX_ADC1_Init+0xe0>)
 8001508:	f002 f858 	bl	80035bc <HAL_ADC_Init>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001512:	f000 fc85 	bl	8001e20 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001516:	2300      	movs	r3, #0
 8001518:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800151a:	f107 031c 	add.w	r3, r7, #28
 800151e:	4619      	mov	r1, r3
 8001520:	4810      	ldr	r0, [pc, #64]	; (8001564 <MX_ADC1_Init+0xe0>)
 8001522:	f002 fd29 	bl	8003f78 <HAL_ADCEx_MultiModeConfigChannel>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800152c:	f000 fc78 	bl	8001e20 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8001530:	4b0e      	ldr	r3, [pc, #56]	; (800156c <MX_ADC1_Init+0xe8>)
 8001532:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001534:	2306      	movs	r3, #6
 8001536:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001538:	2300      	movs	r3, #0
 800153a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800153c:	237f      	movs	r3, #127	; 0x7f
 800153e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001540:	2304      	movs	r3, #4
 8001542:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001544:	2300      	movs	r3, #0
 8001546:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001548:	1d3b      	adds	r3, r7, #4
 800154a:	4619      	mov	r1, r3
 800154c:	4805      	ldr	r0, [pc, #20]	; (8001564 <MX_ADC1_Init+0xe0>)
 800154e:	f002 f989 	bl	8003864 <HAL_ADC_ConfigChannel>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8001558:	f000 fc62 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800155c:	bf00      	nop
 800155e:	3728      	adds	r7, #40	; 0x28
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	2000025c 	.word	0x2000025c
 8001568:	50040000 	.word	0x50040000
 800156c:	43210000 	.word	0x43210000

08001570 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001574:	4b1b      	ldr	r3, [pc, #108]	; (80015e4 <MX_I2C2_Init+0x74>)
 8001576:	4a1c      	ldr	r2, [pc, #112]	; (80015e8 <MX_I2C2_Init+0x78>)
 8001578:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00404C74;
 800157a:	4b1a      	ldr	r3, [pc, #104]	; (80015e4 <MX_I2C2_Init+0x74>)
 800157c:	4a1b      	ldr	r2, [pc, #108]	; (80015ec <MX_I2C2_Init+0x7c>)
 800157e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001580:	4b18      	ldr	r3, [pc, #96]	; (80015e4 <MX_I2C2_Init+0x74>)
 8001582:	2200      	movs	r2, #0
 8001584:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001586:	4b17      	ldr	r3, [pc, #92]	; (80015e4 <MX_I2C2_Init+0x74>)
 8001588:	2201      	movs	r2, #1
 800158a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800158c:	4b15      	ldr	r3, [pc, #84]	; (80015e4 <MX_I2C2_Init+0x74>)
 800158e:	2200      	movs	r2, #0
 8001590:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001592:	4b14      	ldr	r3, [pc, #80]	; (80015e4 <MX_I2C2_Init+0x74>)
 8001594:	2200      	movs	r2, #0
 8001596:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001598:	4b12      	ldr	r3, [pc, #72]	; (80015e4 <MX_I2C2_Init+0x74>)
 800159a:	2200      	movs	r2, #0
 800159c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800159e:	4b11      	ldr	r3, [pc, #68]	; (80015e4 <MX_I2C2_Init+0x74>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015a4:	4b0f      	ldr	r3, [pc, #60]	; (80015e4 <MX_I2C2_Init+0x74>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80015aa:	480e      	ldr	r0, [pc, #56]	; (80015e4 <MX_I2C2_Init+0x74>)
 80015ac:	f004 fcb4 	bl	8005f18 <HAL_I2C_Init>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80015b6:	f000 fc33 	bl	8001e20 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015ba:	2100      	movs	r1, #0
 80015bc:	4809      	ldr	r0, [pc, #36]	; (80015e4 <MX_I2C2_Init+0x74>)
 80015be:	f004 fd3a 	bl	8006036 <HAL_I2CEx_ConfigAnalogFilter>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80015c8:	f000 fc2a 	bl	8001e20 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80015cc:	2100      	movs	r1, #0
 80015ce:	4805      	ldr	r0, [pc, #20]	; (80015e4 <MX_I2C2_Init+0x74>)
 80015d0:	f004 fd7c 	bl	80060cc <HAL_I2CEx_ConfigDigitalFilter>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80015da:	f000 fc21 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80015de:	bf00      	nop
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	2000018c 	.word	0x2000018c
 80015e8:	40005800 	.word	0x40005800
 80015ec:	00404c74 	.word	0x00404c74

080015f0 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 80015f4:	4b18      	ldr	r3, [pc, #96]	; (8001658 <MX_LCD_Init+0x68>)
 80015f6:	4a19      	ldr	r2, [pc, #100]	; (800165c <MX_LCD_Init+0x6c>)
 80015f8:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 80015fa:	4b17      	ldr	r3, [pc, #92]	; (8001658 <MX_LCD_Init+0x68>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8001600:	4b15      	ldr	r3, [pc, #84]	; (8001658 <MX_LCD_Init+0x68>)
 8001602:	2200      	movs	r2, #0
 8001604:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8001606:	4b14      	ldr	r3, [pc, #80]	; (8001658 <MX_LCD_Init+0x68>)
 8001608:	220c      	movs	r2, #12
 800160a:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 800160c:	4b12      	ldr	r3, [pc, #72]	; (8001658 <MX_LCD_Init+0x68>)
 800160e:	2200      	movs	r2, #0
 8001610:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8001612:	4b11      	ldr	r3, [pc, #68]	; (8001658 <MX_LCD_Init+0x68>)
 8001614:	2200      	movs	r2, #0
 8001616:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8001618:	4b0f      	ldr	r3, [pc, #60]	; (8001658 <MX_LCD_Init+0x68>)
 800161a:	2200      	movs	r2, #0
 800161c:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 800161e:	4b0e      	ldr	r3, [pc, #56]	; (8001658 <MX_LCD_Init+0x68>)
 8001620:	2200      	movs	r2, #0
 8001622:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8001624:	4b0c      	ldr	r3, [pc, #48]	; (8001658 <MX_LCD_Init+0x68>)
 8001626:	2200      	movs	r2, #0
 8001628:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 800162a:	4b0b      	ldr	r3, [pc, #44]	; (8001658 <MX_LCD_Init+0x68>)
 800162c:	2200      	movs	r2, #0
 800162e:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8001630:	4b09      	ldr	r3, [pc, #36]	; (8001658 <MX_LCD_Init+0x68>)
 8001632:	2200      	movs	r2, #0
 8001634:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8001636:	4b08      	ldr	r3, [pc, #32]	; (8001658 <MX_LCD_Init+0x68>)
 8001638:	2200      	movs	r2, #0
 800163a:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 800163c:	4b06      	ldr	r3, [pc, #24]	; (8001658 <MX_LCD_Init+0x68>)
 800163e:	2200      	movs	r2, #0
 8001640:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8001642:	4805      	ldr	r0, [pc, #20]	; (8001658 <MX_LCD_Init+0x68>)
 8001644:	f004 fd8e 	bl	8006164 <HAL_LCD_Init>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 800164e:	f000 fbe7 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8001652:	bf00      	nop
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	200002c0 	.word	0x200002c0
 800165c:	40002400 	.word	0x40002400

08001660 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8001664:	4b0f      	ldr	r3, [pc, #60]	; (80016a4 <MX_QUADSPI_Init+0x44>)
 8001666:	4a10      	ldr	r2, [pc, #64]	; (80016a8 <MX_QUADSPI_Init+0x48>)
 8001668:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 800166a:	4b0e      	ldr	r3, [pc, #56]	; (80016a4 <MX_QUADSPI_Init+0x44>)
 800166c:	22ff      	movs	r2, #255	; 0xff
 800166e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8001670:	4b0c      	ldr	r3, [pc, #48]	; (80016a4 <MX_QUADSPI_Init+0x44>)
 8001672:	2201      	movs	r2, #1
 8001674:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8001676:	4b0b      	ldr	r3, [pc, #44]	; (80016a4 <MX_QUADSPI_Init+0x44>)
 8001678:	2200      	movs	r2, #0
 800167a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 800167c:	4b09      	ldr	r3, [pc, #36]	; (80016a4 <MX_QUADSPI_Init+0x44>)
 800167e:	2201      	movs	r2, #1
 8001680:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001682:	4b08      	ldr	r3, [pc, #32]	; (80016a4 <MX_QUADSPI_Init+0x44>)
 8001684:	2200      	movs	r2, #0
 8001686:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001688:	4b06      	ldr	r3, [pc, #24]	; (80016a4 <MX_QUADSPI_Init+0x44>)
 800168a:	2200      	movs	r2, #0
 800168c:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800168e:	4805      	ldr	r0, [pc, #20]	; (80016a4 <MX_QUADSPI_Init+0x44>)
 8001690:	f004 ffb8 	bl	8006604 <HAL_QSPI_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 800169a:	f000 fbc1 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	20000400 	.word	0x20000400
 80016a8:	a0001000 	.word	0xa0001000

080016ac <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 80016b0:	4b4d      	ldr	r3, [pc, #308]	; (80017e8 <MX_SAI1_Init+0x13c>)
 80016b2:	4a4e      	ldr	r2, [pc, #312]	; (80017ec <MX_SAI1_Init+0x140>)
 80016b4:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80016b6:	4b4c      	ldr	r3, [pc, #304]	; (80017e8 <MX_SAI1_Init+0x13c>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 80016bc:	4b4a      	ldr	r3, [pc, #296]	; (80017e8 <MX_SAI1_Init+0x13c>)
 80016be:	2200      	movs	r2, #0
 80016c0:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 80016c2:	4b49      	ldr	r3, [pc, #292]	; (80017e8 <MX_SAI1_Init+0x13c>)
 80016c4:	2240      	movs	r2, #64	; 0x40
 80016c6:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80016c8:	4b47      	ldr	r3, [pc, #284]	; (80017e8 <MX_SAI1_Init+0x13c>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80016ce:	4b46      	ldr	r3, [pc, #280]	; (80017e8 <MX_SAI1_Init+0x13c>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80016d4:	4b44      	ldr	r3, [pc, #272]	; (80017e8 <MX_SAI1_Init+0x13c>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80016da:	4b43      	ldr	r3, [pc, #268]	; (80017e8 <MX_SAI1_Init+0x13c>)
 80016dc:	2200      	movs	r2, #0
 80016de:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80016e0:	4b41      	ldr	r3, [pc, #260]	; (80017e8 <MX_SAI1_Init+0x13c>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80016e6:	4b40      	ldr	r3, [pc, #256]	; (80017e8 <MX_SAI1_Init+0x13c>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 80016ec:	4b3e      	ldr	r3, [pc, #248]	; (80017e8 <MX_SAI1_Init+0x13c>)
 80016ee:	4a40      	ldr	r2, [pc, #256]	; (80017f0 <MX_SAI1_Init+0x144>)
 80016f0:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80016f2:	4b3d      	ldr	r3, [pc, #244]	; (80017e8 <MX_SAI1_Init+0x13c>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 80016f8:	4b3b      	ldr	r3, [pc, #236]	; (80017e8 <MX_SAI1_Init+0x13c>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 80016fe:	4b3a      	ldr	r3, [pc, #232]	; (80017e8 <MX_SAI1_Init+0x13c>)
 8001700:	2200      	movs	r2, #0
 8001702:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001704:	4b38      	ldr	r3, [pc, #224]	; (80017e8 <MX_SAI1_Init+0x13c>)
 8001706:	2200      	movs	r2, #0
 8001708:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 800170a:	4b37      	ldr	r3, [pc, #220]	; (80017e8 <MX_SAI1_Init+0x13c>)
 800170c:	2208      	movs	r2, #8
 800170e:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8001710:	4b35      	ldr	r3, [pc, #212]	; (80017e8 <MX_SAI1_Init+0x13c>)
 8001712:	2201      	movs	r2, #1
 8001714:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001716:	4b34      	ldr	r3, [pc, #208]	; (80017e8 <MX_SAI1_Init+0x13c>)
 8001718:	2200      	movs	r2, #0
 800171a:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800171c:	4b32      	ldr	r3, [pc, #200]	; (80017e8 <MX_SAI1_Init+0x13c>)
 800171e:	2200      	movs	r2, #0
 8001720:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001722:	4b31      	ldr	r3, [pc, #196]	; (80017e8 <MX_SAI1_Init+0x13c>)
 8001724:	2200      	movs	r2, #0
 8001726:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8001728:	4b2f      	ldr	r3, [pc, #188]	; (80017e8 <MX_SAI1_Init+0x13c>)
 800172a:	2200      	movs	r2, #0
 800172c:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800172e:	4b2e      	ldr	r3, [pc, #184]	; (80017e8 <MX_SAI1_Init+0x13c>)
 8001730:	2200      	movs	r2, #0
 8001732:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8001734:	4b2c      	ldr	r3, [pc, #176]	; (80017e8 <MX_SAI1_Init+0x13c>)
 8001736:	2201      	movs	r2, #1
 8001738:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 800173a:	4b2b      	ldr	r3, [pc, #172]	; (80017e8 <MX_SAI1_Init+0x13c>)
 800173c:	2200      	movs	r2, #0
 800173e:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8001740:	4829      	ldr	r0, [pc, #164]	; (80017e8 <MX_SAI1_Init+0x13c>)
 8001742:	f006 ffeb 	bl	800871c <HAL_SAI_Init>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 800174c:	f000 fb68 	bl	8001e20 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8001750:	4b28      	ldr	r3, [pc, #160]	; (80017f4 <MX_SAI1_Init+0x148>)
 8001752:	4a29      	ldr	r2, [pc, #164]	; (80017f8 <MX_SAI1_Init+0x14c>)
 8001754:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8001756:	4b27      	ldr	r3, [pc, #156]	; (80017f4 <MX_SAI1_Init+0x148>)
 8001758:	2200      	movs	r2, #0
 800175a:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 800175c:	4b25      	ldr	r3, [pc, #148]	; (80017f4 <MX_SAI1_Init+0x148>)
 800175e:	2203      	movs	r2, #3
 8001760:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8001762:	4b24      	ldr	r3, [pc, #144]	; (80017f4 <MX_SAI1_Init+0x148>)
 8001764:	2240      	movs	r2, #64	; 0x40
 8001766:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001768:	4b22      	ldr	r3, [pc, #136]	; (80017f4 <MX_SAI1_Init+0x148>)
 800176a:	2200      	movs	r2, #0
 800176c:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800176e:	4b21      	ldr	r3, [pc, #132]	; (80017f4 <MX_SAI1_Init+0x148>)
 8001770:	2200      	movs	r2, #0
 8001772:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8001774:	4b1f      	ldr	r3, [pc, #124]	; (80017f4 <MX_SAI1_Init+0x148>)
 8001776:	2201      	movs	r2, #1
 8001778:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800177a:	4b1e      	ldr	r3, [pc, #120]	; (80017f4 <MX_SAI1_Init+0x148>)
 800177c:	2200      	movs	r2, #0
 800177e:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001780:	4b1c      	ldr	r3, [pc, #112]	; (80017f4 <MX_SAI1_Init+0x148>)
 8001782:	2200      	movs	r2, #0
 8001784:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001786:	4b1b      	ldr	r3, [pc, #108]	; (80017f4 <MX_SAI1_Init+0x148>)
 8001788:	2200      	movs	r2, #0
 800178a:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 800178c:	4b19      	ldr	r3, [pc, #100]	; (80017f4 <MX_SAI1_Init+0x148>)
 800178e:	2200      	movs	r2, #0
 8001790:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001792:	4b18      	ldr	r3, [pc, #96]	; (80017f4 <MX_SAI1_Init+0x148>)
 8001794:	2200      	movs	r2, #0
 8001796:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001798:	4b16      	ldr	r3, [pc, #88]	; (80017f4 <MX_SAI1_Init+0x148>)
 800179a:	2200      	movs	r2, #0
 800179c:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 800179e:	4b15      	ldr	r3, [pc, #84]	; (80017f4 <MX_SAI1_Init+0x148>)
 80017a0:	2208      	movs	r2, #8
 80017a2:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 80017a4:	4b13      	ldr	r3, [pc, #76]	; (80017f4 <MX_SAI1_Init+0x148>)
 80017a6:	2201      	movs	r2, #1
 80017a8:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80017aa:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <MX_SAI1_Init+0x148>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80017b0:	4b10      	ldr	r3, [pc, #64]	; (80017f4 <MX_SAI1_Init+0x148>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80017b6:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <MX_SAI1_Init+0x148>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 80017bc:	4b0d      	ldr	r3, [pc, #52]	; (80017f4 <MX_SAI1_Init+0x148>)
 80017be:	2200      	movs	r2, #0
 80017c0:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80017c2:	4b0c      	ldr	r3, [pc, #48]	; (80017f4 <MX_SAI1_Init+0x148>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 80017c8:	4b0a      	ldr	r3, [pc, #40]	; (80017f4 <MX_SAI1_Init+0x148>)
 80017ca:	2201      	movs	r2, #1
 80017cc:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 80017ce:	4b09      	ldr	r3, [pc, #36]	; (80017f4 <MX_SAI1_Init+0x148>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 80017d4:	4807      	ldr	r0, [pc, #28]	; (80017f4 <MX_SAI1_Init+0x148>)
 80017d6:	f006 ffa1 	bl	800871c <HAL_SAI_Init>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 80017e0:	f000 fb1e 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 80017e4:	bf00      	nop
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	200002fc 	.word	0x200002fc
 80017ec:	40015404 	.word	0x40015404
 80017f0:	0002ee00 	.word	0x0002ee00
 80017f4:	200001d8 	.word	0x200001d8
 80017f8:	40015424 	.word	0x40015424

080017fc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001800:	4b1b      	ldr	r3, [pc, #108]	; (8001870 <MX_SPI2_Init+0x74>)
 8001802:	4a1c      	ldr	r2, [pc, #112]	; (8001874 <MX_SPI2_Init+0x78>)
 8001804:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001806:	4b1a      	ldr	r3, [pc, #104]	; (8001870 <MX_SPI2_Init+0x74>)
 8001808:	f44f 7282 	mov.w	r2, #260	; 0x104
 800180c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800180e:	4b18      	ldr	r3, [pc, #96]	; (8001870 <MX_SPI2_Init+0x74>)
 8001810:	2200      	movs	r2, #0
 8001812:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001814:	4b16      	ldr	r3, [pc, #88]	; (8001870 <MX_SPI2_Init+0x74>)
 8001816:	f44f 7240 	mov.w	r2, #768	; 0x300
 800181a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800181c:	4b14      	ldr	r3, [pc, #80]	; (8001870 <MX_SPI2_Init+0x74>)
 800181e:	2200      	movs	r2, #0
 8001820:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001822:	4b13      	ldr	r3, [pc, #76]	; (8001870 <MX_SPI2_Init+0x74>)
 8001824:	2200      	movs	r2, #0
 8001826:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001828:	4b11      	ldr	r3, [pc, #68]	; (8001870 <MX_SPI2_Init+0x74>)
 800182a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800182e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001830:	4b0f      	ldr	r3, [pc, #60]	; (8001870 <MX_SPI2_Init+0x74>)
 8001832:	2200      	movs	r2, #0
 8001834:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001836:	4b0e      	ldr	r3, [pc, #56]	; (8001870 <MX_SPI2_Init+0x74>)
 8001838:	2200      	movs	r2, #0
 800183a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800183c:	4b0c      	ldr	r3, [pc, #48]	; (8001870 <MX_SPI2_Init+0x74>)
 800183e:	2200      	movs	r2, #0
 8001840:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001842:	4b0b      	ldr	r3, [pc, #44]	; (8001870 <MX_SPI2_Init+0x74>)
 8001844:	2200      	movs	r2, #0
 8001846:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001848:	4b09      	ldr	r3, [pc, #36]	; (8001870 <MX_SPI2_Init+0x74>)
 800184a:	2207      	movs	r2, #7
 800184c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800184e:	4b08      	ldr	r3, [pc, #32]	; (8001870 <MX_SPI2_Init+0x74>)
 8001850:	2200      	movs	r2, #0
 8001852:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001854:	4b06      	ldr	r3, [pc, #24]	; (8001870 <MX_SPI2_Init+0x74>)
 8001856:	2208      	movs	r2, #8
 8001858:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800185a:	4805      	ldr	r0, [pc, #20]	; (8001870 <MX_SPI2_Init+0x74>)
 800185c:	f007 f8f8 	bl	8008a50 <HAL_SPI_Init>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001866:	f000 fadb 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800186a:	bf00      	nop
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	200000e8 	.word	0x200000e8
 8001874:	40003800 	.word	0x40003800

08001878 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b088      	sub	sp, #32
 800187c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800187e:	f107 0310 	add.w	r3, r7, #16
 8001882:	2200      	movs	r2, #0
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	605a      	str	r2, [r3, #4]
 8001888:	609a      	str	r2, [r3, #8]
 800188a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800188c:	1d3b      	adds	r3, r7, #4
 800188e:	2200      	movs	r2, #0
 8001890:	601a      	str	r2, [r3, #0]
 8001892:	605a      	str	r2, [r3, #4]
 8001894:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001896:	4b36      	ldr	r3, [pc, #216]	; (8001970 <MX_TIM4_Init+0xf8>)
 8001898:	4a36      	ldr	r2, [pc, #216]	; (8001974 <MX_TIM4_Init+0xfc>)
 800189a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 4000;
 800189c:	4b34      	ldr	r3, [pc, #208]	; (8001970 <MX_TIM4_Init+0xf8>)
 800189e:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80018a2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018a4:	4b32      	ldr	r3, [pc, #200]	; (8001970 <MX_TIM4_Init+0xf8>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 80018aa:	4b31      	ldr	r3, [pc, #196]	; (8001970 <MX_TIM4_Init+0xf8>)
 80018ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80018b0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018b2:	4b2f      	ldr	r3, [pc, #188]	; (8001970 <MX_TIM4_Init+0xf8>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018b8:	4b2d      	ldr	r3, [pc, #180]	; (8001970 <MX_TIM4_Init+0xf8>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80018be:	482c      	ldr	r0, [pc, #176]	; (8001970 <MX_TIM4_Init+0xf8>)
 80018c0:	f007 f950 	bl	8008b64 <HAL_TIM_Base_Init>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 80018ca:	f000 faa9 	bl	8001e20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018d2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80018d4:	f107 0310 	add.w	r3, r7, #16
 80018d8:	4619      	mov	r1, r3
 80018da:	4825      	ldr	r0, [pc, #148]	; (8001970 <MX_TIM4_Init+0xf8>)
 80018dc:	f007 f998 	bl	8008c10 <HAL_TIM_ConfigClockSource>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 80018e6:	f000 fa9b 	bl	8001e20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018ea:	2300      	movs	r3, #0
 80018ec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018ee:	2300      	movs	r3, #0
 80018f0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80018f2:	1d3b      	adds	r3, r7, #4
 80018f4:	4619      	mov	r1, r3
 80018f6:	481e      	ldr	r0, [pc, #120]	; (8001970 <MX_TIM4_Init+0xf8>)
 80018f8:	f007 fb78 	bl	8008fec <HAL_TIMEx_MasterConfigSynchronization>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8001902:	f000 fa8d 	bl	8001e20 <Error_Handler>
  //fast clock is 	  80Mhz 80 000 000 = 1sec

  //set period =10sec to trigger manually the external interrupt
  //with pushbutton PA0 (center of joystick)
  // 20 000 000 x10 = 200 000 000
  if (eightyMHzClock==1)
 8001906:	4b1c      	ldr	r3, [pc, #112]	; (8001978 <MX_TIM4_Init+0x100>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d010      	beq.n	8001930 <MX_TIM4_Init+0xb8>
  {
	  //sample time for 80MHz
	  //max Prescaler and Period is 65000
	  htim4.Init.Prescaler = 10000;
 800190e:	4b18      	ldr	r3, [pc, #96]	; (8001970 <MX_TIM4_Init+0xf8>)
 8001910:	f242 7210 	movw	r2, #10000	; 0x2710
 8001914:	605a      	str	r2, [r3, #4]
	  htim4.Init.Period = 8000;
 8001916:	4b16      	ldr	r3, [pc, #88]	; (8001970 <MX_TIM4_Init+0xf8>)
 8001918:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800191c:	60da      	str	r2, [r3, #12]
	  //reinitialize
	  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800191e:	4814      	ldr	r0, [pc, #80]	; (8001970 <MX_TIM4_Init+0xf8>)
 8001920:	f007 f920 	bl	8008b64 <HAL_TIM_Base_Init>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d012      	beq.n	8001950 <MX_TIM4_Init+0xd8>
	  {
	  Error_Handler();
 800192a:	f000 fa79 	bl	8001e20 <Error_Handler>
 800192e:	e00f      	b.n	8001950 <MX_TIM4_Init+0xd8>

  }
  else
  {
	  //sample time for 20MHz
	  htim4.Init.Prescaler = 20000;
 8001930:	4b0f      	ldr	r3, [pc, #60]	; (8001970 <MX_TIM4_Init+0xf8>)
 8001932:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001936:	605a      	str	r2, [r3, #4]
	  htim4.Init.Period = 1000;
 8001938:	4b0d      	ldr	r3, [pc, #52]	; (8001970 <MX_TIM4_Init+0xf8>)
 800193a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800193e:	60da      	str	r2, [r3, #12]
	  //reinitialize
	  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001940:	480b      	ldr	r0, [pc, #44]	; (8001970 <MX_TIM4_Init+0xf8>)
 8001942:	f007 f90f 	bl	8008b64 <HAL_TIM_Base_Init>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <MX_TIM4_Init+0xd8>
	  {
      Error_Handler();
 800194c:	f000 fa68 	bl	8001e20 <Error_Handler>
	  }
  }


  HAL_TIM_Base_Start_IT(&htim4);
 8001950:	4807      	ldr	r0, [pc, #28]	; (8001970 <MX_TIM4_Init+0xf8>)
 8001952:	f007 f933 	bl	8008bbc <HAL_TIM_Base_Start_IT>

  HAL_NVIC_SetPriority(TIM4_IRQn, 7, 0); // middle priority
 8001956:	2200      	movs	r2, #0
 8001958:	2107      	movs	r1, #7
 800195a:	201e      	movs	r0, #30
 800195c:	f002 fc93 	bl	8004286 <HAL_NVIC_SetPriority>

  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001960:	201e      	movs	r0, #30
 8001962:	f002 fcac 	bl	80042be <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM4_Init 2 */

}
 8001966:	bf00      	nop
 8001968:	3720      	adds	r7, #32
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	2000014c 	.word	0x2000014c
 8001974:	40000800 	.word	0x40000800
 8001978:	20000008 	.word	0x20000008

0800197c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001980:	4b14      	ldr	r3, [pc, #80]	; (80019d4 <MX_USART2_UART_Init+0x58>)
 8001982:	4a15      	ldr	r2, [pc, #84]	; (80019d8 <MX_USART2_UART_Init+0x5c>)
 8001984:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001986:	4b13      	ldr	r3, [pc, #76]	; (80019d4 <MX_USART2_UART_Init+0x58>)
 8001988:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800198c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800198e:	4b11      	ldr	r3, [pc, #68]	; (80019d4 <MX_USART2_UART_Init+0x58>)
 8001990:	2200      	movs	r2, #0
 8001992:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001994:	4b0f      	ldr	r3, [pc, #60]	; (80019d4 <MX_USART2_UART_Init+0x58>)
 8001996:	2200      	movs	r2, #0
 8001998:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800199a:	4b0e      	ldr	r3, [pc, #56]	; (80019d4 <MX_USART2_UART_Init+0x58>)
 800199c:	2200      	movs	r2, #0
 800199e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019a0:	4b0c      	ldr	r3, [pc, #48]	; (80019d4 <MX_USART2_UART_Init+0x58>)
 80019a2:	220c      	movs	r2, #12
 80019a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019a6:	4b0b      	ldr	r3, [pc, #44]	; (80019d4 <MX_USART2_UART_Init+0x58>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019ac:	4b09      	ldr	r3, [pc, #36]	; (80019d4 <MX_USART2_UART_Init+0x58>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019b2:	4b08      	ldr	r3, [pc, #32]	; (80019d4 <MX_USART2_UART_Init+0x58>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019b8:	4b06      	ldr	r3, [pc, #24]	; (80019d4 <MX_USART2_UART_Init+0x58>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019be:	4805      	ldr	r0, [pc, #20]	; (80019d4 <MX_USART2_UART_Init+0x58>)
 80019c0:	f007 fb70 	bl	80090a4 <HAL_UART_Init>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80019ca:	f000 fa29 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019ce:	bf00      	nop
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	20000380 	.word	0x20000380
 80019d8:	40004400 	.word	0x40004400

080019dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b08c      	sub	sp, #48	; 0x30
 80019e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e2:	f107 031c 	add.w	r3, r7, #28
 80019e6:	2200      	movs	r2, #0
 80019e8:	601a      	str	r2, [r3, #0]
 80019ea:	605a      	str	r2, [r3, #4]
 80019ec:	609a      	str	r2, [r3, #8]
 80019ee:	60da      	str	r2, [r3, #12]
 80019f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019f2:	4bae      	ldr	r3, [pc, #696]	; (8001cac <MX_GPIO_Init+0x2d0>)
 80019f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019f6:	4aad      	ldr	r2, [pc, #692]	; (8001cac <MX_GPIO_Init+0x2d0>)
 80019f8:	f043 0310 	orr.w	r3, r3, #16
 80019fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019fe:	4bab      	ldr	r3, [pc, #684]	; (8001cac <MX_GPIO_Init+0x2d0>)
 8001a00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a02:	f003 0310 	and.w	r3, r3, #16
 8001a06:	61bb      	str	r3, [r7, #24]
 8001a08:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a0a:	4ba8      	ldr	r3, [pc, #672]	; (8001cac <MX_GPIO_Init+0x2d0>)
 8001a0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a0e:	4aa7      	ldr	r2, [pc, #668]	; (8001cac <MX_GPIO_Init+0x2d0>)
 8001a10:	f043 0304 	orr.w	r3, r3, #4
 8001a14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a16:	4ba5      	ldr	r3, [pc, #660]	; (8001cac <MX_GPIO_Init+0x2d0>)
 8001a18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a1a:	f003 0304 	and.w	r3, r3, #4
 8001a1e:	617b      	str	r3, [r7, #20]
 8001a20:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a22:	4ba2      	ldr	r3, [pc, #648]	; (8001cac <MX_GPIO_Init+0x2d0>)
 8001a24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a26:	4aa1      	ldr	r2, [pc, #644]	; (8001cac <MX_GPIO_Init+0x2d0>)
 8001a28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a2e:	4b9f      	ldr	r3, [pc, #636]	; (8001cac <MX_GPIO_Init+0x2d0>)
 8001a30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a36:	613b      	str	r3, [r7, #16]
 8001a38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a3a:	4b9c      	ldr	r3, [pc, #624]	; (8001cac <MX_GPIO_Init+0x2d0>)
 8001a3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a3e:	4a9b      	ldr	r2, [pc, #620]	; (8001cac <MX_GPIO_Init+0x2d0>)
 8001a40:	f043 0301 	orr.w	r3, r3, #1
 8001a44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a46:	4b99      	ldr	r3, [pc, #612]	; (8001cac <MX_GPIO_Init+0x2d0>)
 8001a48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a4a:	f003 0301 	and.w	r3, r3, #1
 8001a4e:	60fb      	str	r3, [r7, #12]
 8001a50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a52:	4b96      	ldr	r3, [pc, #600]	; (8001cac <MX_GPIO_Init+0x2d0>)
 8001a54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a56:	4a95      	ldr	r2, [pc, #596]	; (8001cac <MX_GPIO_Init+0x2d0>)
 8001a58:	f043 0302 	orr.w	r3, r3, #2
 8001a5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a5e:	4b93      	ldr	r3, [pc, #588]	; (8001cac <MX_GPIO_Init+0x2d0>)
 8001a60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a62:	f003 0302 	and.w	r3, r3, #2
 8001a66:	60bb      	str	r3, [r7, #8]
 8001a68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a6a:	4b90      	ldr	r3, [pc, #576]	; (8001cac <MX_GPIO_Init+0x2d0>)
 8001a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a6e:	4a8f      	ldr	r2, [pc, #572]	; (8001cac <MX_GPIO_Init+0x2d0>)
 8001a70:	f043 0308 	orr.w	r3, r3, #8
 8001a74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a76:	4b8d      	ldr	r3, [pc, #564]	; (8001cac <MX_GPIO_Init+0x2d0>)
 8001a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a7a:	f003 0308 	and.w	r3, r3, #8
 8001a7e:	607b      	str	r3, [r7, #4]
 8001a80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8001a82:	2200      	movs	r2, #0
 8001a84:	f240 1109 	movw	r1, #265	; 0x109
 8001a88:	4889      	ldr	r0, [pc, #548]	; (8001cb0 <MX_GPIO_Init+0x2d4>)
 8001a8a:	f002 fddb 	bl	8004644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 8001a8e:	2200      	movs	r2, #0
 8001a90:	210d      	movs	r1, #13
 8001a92:	4888      	ldr	r0, [pc, #544]	; (8001cb4 <MX_GPIO_Init+0x2d8>)
 8001a94:	f002 fdd6 	bl	8004644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001a98:	2201      	movs	r2, #1
 8001a9a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a9e:	4886      	ldr	r0, [pc, #536]	; (8001cb8 <MX_GPIO_Init+0x2dc>)
 8001aa0:	f002 fdd0 	bl	8004644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001aaa:	4883      	ldr	r0, [pc, #524]	; (8001cb8 <MX_GPIO_Init+0x2dc>)
 8001aac:	f002 fdca 	bl	8004644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	2180      	movs	r1, #128	; 0x80
 8001ab4:	4881      	ldr	r0, [pc, #516]	; (8001cbc <MX_GPIO_Init+0x2e0>)
 8001ab6:	f002 fdc5 	bl	8004644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : AUDIO_RST_Pin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 8001aba:	2308      	movs	r3, #8
 8001abc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 8001aca:	f107 031c 	add.w	r3, r7, #28
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4877      	ldr	r0, [pc, #476]	; (8001cb0 <MX_GPIO_Init+0x2d4>)
 8001ad2:	f002 fc0f 	bl	80042f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 8001ad6:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8001ada:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001adc:	4b78      	ldr	r3, [pc, #480]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001ade:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ae4:	f107 031c 	add.w	r3, r7, #28
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4873      	ldr	r0, [pc, #460]	; (8001cb8 <MX_GPIO_Init+0x2dc>)
 8001aec:	f002 fc02 	bl	80042f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 8001af0:	2307      	movs	r3, #7
 8001af2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001af4:	2300      	movs	r3, #0
 8001af6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001afc:	f107 031c 	add.w	r3, r7, #28
 8001b00:	4619      	mov	r1, r3
 8001b02:	486d      	ldr	r0, [pc, #436]	; (8001cb8 <MX_GPIO_Init+0x2dc>)
 8001b04:	f002 fbf6 	bl	80042f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b0c:	4b6d      	ldr	r3, [pc, #436]	; (8001cc4 <MX_GPIO_Init+0x2e8>)
 8001b0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b10:	2300      	movs	r3, #0
 8001b12:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b14:	f107 031c 	add.w	r3, r7, #28
 8001b18:	4619      	mov	r1, r3
 8001b1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b1e:	f002 fbe9 	bl	80042f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin JOY_DOWN_Pin */
  GPIO_InitStruct.Pin = JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin|JOY_DOWN_Pin;
 8001b22:	232e      	movs	r3, #46	; 0x2e
 8001b24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b26:	2300      	movs	r3, #0
 8001b28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b2e:	f107 031c 	add.w	r3, r7, #28
 8001b32:	4619      	mov	r1, r3
 8001b34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b38:	f002 fbdc 	bl	80042f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8001b3c:	2310      	movs	r3, #16
 8001b3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b40:	4b5f      	ldr	r3, [pc, #380]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001b42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b44:	2300      	movs	r3, #0
 8001b46:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8001b48:	f107 031c 	add.w	r3, r7, #28
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b52:	f002 fbcf 	bl	80042f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 M3V3_REG_ON_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|M3V3_REG_ON_Pin;
 8001b56:	2309      	movs	r3, #9
 8001b58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b62:	2300      	movs	r3, #0
 8001b64:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b66:	f107 031c 	add.w	r3, r7, #28
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4851      	ldr	r0, [pc, #324]	; (8001cb4 <MX_GPIO_Init+0x2d8>)
 8001b6e:	f002 fbc1 	bl	80042f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_R_Pin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8001b72:	2304      	movs	r3, #4
 8001b74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b76:	2301      	movs	r3, #1
 8001b78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8001b82:	f107 031c 	add.w	r3, r7, #28
 8001b86:	4619      	mov	r1, r3
 8001b88:	484a      	ldr	r0, [pc, #296]	; (8001cb4 <MX_GPIO_Init+0x2d8>)
 8001b8a:	f002 fbb3 	bl	80042f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_G_Pin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8001b8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b94:	2301      	movs	r3, #1
 8001b96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b9c:	2303      	movs	r3, #3
 8001b9e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8001ba0:	f107 031c 	add.w	r3, r7, #28
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	4842      	ldr	r0, [pc, #264]	; (8001cb0 <MX_GPIO_Init+0x2d4>)
 8001ba8:	f002 fba4 	bl	80042f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 8001bac:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001bb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bbe:	f107 031c 	add.w	r3, r7, #28
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	483c      	ldr	r0, [pc, #240]	; (8001cb8 <MX_GPIO_Init+0x2dc>)
 8001bc6:	f002 fb95 	bl	80042f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_INT1_Pin */
  GPIO_InitStruct.Pin = GYRO_INT1_Pin;
 8001bca:	2304      	movs	r3, #4
 8001bcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001bce:	4b3c      	ldr	r3, [pc, #240]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001bd0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT1_GPIO_Port, &GPIO_InitStruct);
 8001bd6:	f107 031c 	add.w	r3, r7, #28
 8001bda:	4619      	mov	r1, r3
 8001bdc:	4837      	ldr	r0, [pc, #220]	; (8001cbc <MX_GPIO_Init+0x2e0>)
 8001bde:	f002 fb89 	bl	80042f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8001be2:	2380      	movs	r3, #128	; 0x80
 8001be4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001be6:	2301      	movs	r3, #1
 8001be8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bea:	2300      	movs	r3, #0
 8001bec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8001bf2:	f107 031c 	add.w	r3, r7, #28
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	4830      	ldr	r0, [pc, #192]	; (8001cbc <MX_GPIO_Init+0x2e0>)
 8001bfa:	f002 fb7b 	bl	80042f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001bfe:	2340      	movs	r3, #64	; 0x40
 8001c00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c02:	4b30      	ldr	r3, [pc, #192]	; (8001cc4 <MX_GPIO_Init+0x2e8>)
 8001c04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c06:	2300      	movs	r3, #0
 8001c08:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c0a:	f107 031c 	add.w	r3, r7, #28
 8001c0e:	4619      	mov	r1, r3
 8001c10:	4828      	ldr	r0, [pc, #160]	; (8001cb4 <MX_GPIO_Init+0x2d8>)
 8001c12:	f002 fb6f 	bl	80042f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C1_SDA_Pin */
  GPIO_InitStruct.Pin = I2C1_SDA_Pin;
 8001c16:	2380      	movs	r3, #128	; 0x80
 8001c18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c1a:	2312      	movs	r3, #18
 8001c1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c22:	2303      	movs	r3, #3
 8001c24:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c26:	2304      	movs	r3, #4
 8001c28:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2C1_SDA_GPIO_Port, &GPIO_InitStruct);
 8001c2a:	f107 031c 	add.w	r3, r7, #28
 8001c2e:	4619      	mov	r1, r3
 8001c30:	4820      	ldr	r0, [pc, #128]	; (8001cb4 <MX_GPIO_Init+0x2d8>)
 8001c32:	f002 fb5f 	bl	80042f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_INT2_Pin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 8001c36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c3c:	4b20      	ldr	r3, [pc, #128]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001c3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c40:	2300      	movs	r3, #0
 8001c42:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 8001c44:	f107 031c 	add.w	r3, r7, #28
 8001c48:	4619      	mov	r1, r3
 8001c4a:	481a      	ldr	r0, [pc, #104]	; (8001cb4 <MX_GPIO_Init+0x2d8>)
 8001c4c:	f002 fb52 	bl	80042f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_CS_Pin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 8001c50:	2301      	movs	r3, #1
 8001c52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c54:	2301      	movs	r3, #1
 8001c56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 8001c60:	f107 031c 	add.w	r3, r7, #28
 8001c64:	4619      	mov	r1, r3
 8001c66:	4812      	ldr	r0, [pc, #72]	; (8001cb0 <MX_GPIO_Init+0x2d4>)
 8001c68:	f002 fb44 	bl	80042f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_INT_Pin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c70:	4b13      	ldr	r3, [pc, #76]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001c72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c74:	2300      	movs	r3, #0
 8001c76:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 8001c78:	f107 031c 	add.w	r3, r7, #28
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	480c      	ldr	r0, [pc, #48]	; (8001cb0 <MX_GPIO_Init+0x2d4>)
 8001c80:	f002 fb38 	bl	80042f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001c84:	2200      	movs	r2, #0
 8001c86:	2100      	movs	r1, #0
 8001c88:	2006      	movs	r0, #6
 8001c8a:	f002 fafc 	bl	8004286 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001c8e:	2006      	movs	r0, #6
 8001c90:	f002 fb15 	bl	80042be <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 8001c94:	2200      	movs	r2, #0
 8001c96:	2102      	movs	r1, #2
 8001c98:	2017      	movs	r0, #23
 8001c9a:	f002 faf4 	bl	8004286 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001c9e:	2017      	movs	r0, #23
 8001ca0:	f002 fb0d 	bl	80042be <HAL_NVIC_EnableIRQ>

}
 8001ca4:	bf00      	nop
 8001ca6:	3730      	adds	r7, #48	; 0x30
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	40021000 	.word	0x40021000
 8001cb0:	48001000 	.word	0x48001000
 8001cb4:	48000400 	.word	0x48000400
 8001cb8:	48000800 	.word	0x48000800
 8001cbc:	48000c00 	.word	0x48000c00
 8001cc0:	10120000 	.word	0x10120000
 8001cc4:	10110000 	.word	0x10110000

08001cc8 <initializeLEDS>:

/* USER CODE BEGIN 4 */
void initializeLEDS(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b088      	sub	sp, #32
 8001ccc:	af00      	add	r7, sp, #0
	//enable clock for the two LEDS
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001cce:	4b1a      	ldr	r3, [pc, #104]	; (8001d38 <initializeLEDS+0x70>)
 8001cd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cd2:	4a19      	ldr	r2, [pc, #100]	; (8001d38 <initializeLEDS+0x70>)
 8001cd4:	f043 0302 	orr.w	r3, r3, #2
 8001cd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cda:	4b17      	ldr	r3, [pc, #92]	; (8001d38 <initializeLEDS+0x70>)
 8001cdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cde:	f003 0302 	and.w	r3, r3, #2
 8001ce2:	60bb      	str	r3, [r7, #8]
 8001ce4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001ce6:	4b14      	ldr	r3, [pc, #80]	; (8001d38 <initializeLEDS+0x70>)
 8001ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cea:	4a13      	ldr	r2, [pc, #76]	; (8001d38 <initializeLEDS+0x70>)
 8001cec:	f043 0310 	orr.w	r3, r3, #16
 8001cf0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cf2:	4b11      	ldr	r3, [pc, #68]	; (8001d38 <initializeLEDS+0x70>)
 8001cf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cf6:	f003 0310 	and.w	r3, r3, #16
 8001cfa:	607b      	str	r3, [r7, #4]
 8001cfc:	687b      	ldr	r3, [r7, #4]

	GPIO_InitTypeDef pinconf;

	// Configuration for GPIO pin PB2, output LED
	pinconf.Pin = GPIO_PIN_2;
 8001cfe:	2304      	movs	r3, #4
 8001d00:	60fb      	str	r3, [r7, #12]
	pinconf.Mode = GPIO_MODE_OUTPUT_PP;
 8001d02:	2301      	movs	r3, #1
 8001d04:	613b      	str	r3, [r7, #16]
	pinconf.Pull = GPIO_NOPULL;
 8001d06:	2300      	movs	r3, #0
 8001d08:	617b      	str	r3, [r7, #20]
	pinconf.Speed= GPIO_SPEED_FREQ_VERY_HIGH;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	61bb      	str	r3, [r7, #24]
	pinconf.Alternate = 0;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	61fb      	str	r3, [r7, #28]

	// Initialization for GPIO pin PB2, output RED LED
	HAL_GPIO_Init(GPIOB, &pinconf);
 8001d12:	f107 030c 	add.w	r3, r7, #12
 8001d16:	4619      	mov	r1, r3
 8001d18:	4808      	ldr	r0, [pc, #32]	; (8001d3c <initializeLEDS+0x74>)
 8001d1a:	f002 faeb 	bl	80042f4 <HAL_GPIO_Init>

	/* Configuration for GPIO pin PE8, output GREEN LED*
	 * We are reusing the pinconf struct so only need
	 * to change the Pin member variable */

	pinconf.Pin = GPIO_PIN_8;
 8001d1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d22:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOE, &pinconf);
 8001d24:	f107 030c 	add.w	r3, r7, #12
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4805      	ldr	r0, [pc, #20]	; (8001d40 <initializeLEDS+0x78>)
 8001d2c:	f002 fae2 	bl	80042f4 <HAL_GPIO_Init>

}
 8001d30:	bf00      	nop
 8001d32:	3720      	adds	r7, #32
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	40021000 	.word	0x40021000
 8001d3c:	48000400 	.word	0x48000400
 8001d40:	48001000 	.word	0x48001000

08001d44 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
	//RED LED toggle is to show visually the length of the timer
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 8001d48:	2104      	movs	r1, #4
 8001d4a:	480a      	ldr	r0, [pc, #40]	; (8001d74 <TIM4_IRQHandler+0x30>)
 8001d4c:	f002 fc92 	bl	8004674 <HAL_GPIO_TogglePin>

	//Toggle green led
	//HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_8);

	frequency = counter/period;
 8001d50:	4b09      	ldr	r3, [pc, #36]	; (8001d78 <TIM4_IRQHandler+0x34>)
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	4b09      	ldr	r3, [pc, #36]	; (8001d7c <TIM4_IRQHandler+0x38>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d5c:	4a08      	ldr	r2, [pc, #32]	; (8001d80 <TIM4_IRQHandler+0x3c>)
 8001d5e:	6013      	str	r3, [r2, #0]

	//clear interrupt flag
	__HAL_TIM_CLEAR_FLAG(&htim4, TIM_FLAG_UPDATE);
 8001d60:	4b08      	ldr	r3, [pc, #32]	; (8001d84 <TIM4_IRQHandler+0x40>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f06f 0201 	mvn.w	r2, #1
 8001d68:	611a      	str	r2, [r3, #16]

	//reset counter=0
	counter=0;
 8001d6a:	4b03      	ldr	r3, [pc, #12]	; (8001d78 <TIM4_IRQHandler+0x34>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]

}
 8001d70:	bf00      	nop
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	48000400 	.word	0x48000400
 8001d78:	200000cc 	.word	0x200000cc
 8001d7c:	20000004 	.word	0x20000004
 8001d80:	20000000 	.word	0x20000000
 8001d84:	2000014c 	.word	0x2000014c

08001d88 <EXTI9_5_IRQHandler_Config>:
//
//static void EXTI4_IRQHandler_Config(void)
//{
//}
static void EXTI9_5_IRQHandler_Config(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b086      	sub	sp, #24
 8001d8c:	af00      	add	r7, sp, #0
GPIO_InitTypeDef   GPIO_InitStructure;

  // Enable GPIOB clock
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d8e:	4b11      	ldr	r3, [pc, #68]	; (8001dd4 <EXTI9_5_IRQHandler_Config+0x4c>)
 8001d90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d92:	4a10      	ldr	r2, [pc, #64]	; (8001dd4 <EXTI9_5_IRQHandler_Config+0x4c>)
 8001d94:	f043 0302 	orr.w	r3, r3, #2
 8001d98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d9a:	4b0e      	ldr	r3, [pc, #56]	; (8001dd4 <EXTI9_5_IRQHandler_Config+0x4c>)
 8001d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d9e:	f003 0302 	and.w	r3, r3, #2
 8001da2:	603b      	str	r3, [r7, #0]
 8001da4:	683b      	ldr	r3, [r7, #0]

  // Configure PB6 pin as input floating
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 8001da6:	4b0c      	ldr	r3, [pc, #48]	; (8001dd8 <EXTI9_5_IRQHandler_Config+0x50>)
 8001da8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001daa:	2300      	movs	r3, #0
 8001dac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Pin = GPIO_PIN_6;
 8001dae:	2340      	movs	r3, #64	; 0x40
 8001db0:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001db2:	1d3b      	adds	r3, r7, #4
 8001db4:	4619      	mov	r1, r3
 8001db6:	4809      	ldr	r0, [pc, #36]	; (8001ddc <EXTI9_5_IRQHandler_Config+0x54>)
 8001db8:	f002 fa9c 	bl	80042f4 <HAL_GPIO_Init>

  // Enable and set EXTI line 6 Interrupt to the lowest priority
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	2102      	movs	r1, #2
 8001dc0:	2017      	movs	r0, #23
 8001dc2:	f002 fa60 	bl	8004286 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001dc6:	2017      	movs	r0, #23
 8001dc8:	f002 fa79 	bl	80042be <HAL_NVIC_EnableIRQ>
}
 8001dcc:	bf00      	nop
 8001dce:	3718      	adds	r7, #24
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	10110000 	.word	0x10110000
 8001ddc:	48000400 	.word	0x48000400

08001de0 <HAL_GPIO_EXTI_Callback>:
//}



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	4603      	mov	r3, r0
 8001de8:	80fb      	strh	r3, [r7, #6]

  if (GPIO_Pin == GPIO_PIN_0)
 8001dea:	88fb      	ldrh	r3, [r7, #6]
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d105      	bne.n	8001dfc <HAL_GPIO_EXTI_Callback+0x1c>

    //Toggle GREEN LED
	//The GREEN LED will show the interrupt being triggered when pressing PA0
	//  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_8);
	//increase counter
	  counter++;
 8001df0:	4b0a      	ldr	r3, [pc, #40]	; (8001e1c <HAL_GPIO_EXTI_Callback+0x3c>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	3301      	adds	r3, #1
 8001df6:	4a09      	ldr	r2, [pc, #36]	; (8001e1c <HAL_GPIO_EXTI_Callback+0x3c>)
 8001df8:	6013      	str	r3, [r2, #0]
 8001dfa:	e007      	b.n	8001e0c <HAL_GPIO_EXTI_Callback+0x2c>

  }
  else if (GPIO_Pin == GPIO_PIN_6)
 8001dfc:	88fb      	ldrh	r3, [r7, #6]
 8001dfe:	2b40      	cmp	r3, #64	; 0x40
 8001e00:	d104      	bne.n	8001e0c <HAL_GPIO_EXTI_Callback+0x2c>
  {
	  //HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_8);
	  counter++;
 8001e02:	4b06      	ldr	r3, [pc, #24]	; (8001e1c <HAL_GPIO_EXTI_Callback+0x3c>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	3301      	adds	r3, #1
 8001e08:	4a04      	ldr	r2, [pc, #16]	; (8001e1c <HAL_GPIO_EXTI_Callback+0x3c>)
 8001e0a:	6013      	str	r3, [r2, #0]

  }



  __NOP();
 8001e0c:	bf00      	nop
}
 8001e0e:	bf00      	nop
 8001e10:	370c      	adds	r7, #12
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	200000cc 	.word	0x200000cc

08001e20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001e24:	bf00      	nop
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
	...

08001e30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e36:	4b0f      	ldr	r3, [pc, #60]	; (8001e74 <HAL_MspInit+0x44>)
 8001e38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e3a:	4a0e      	ldr	r2, [pc, #56]	; (8001e74 <HAL_MspInit+0x44>)
 8001e3c:	f043 0301 	orr.w	r3, r3, #1
 8001e40:	6613      	str	r3, [r2, #96]	; 0x60
 8001e42:	4b0c      	ldr	r3, [pc, #48]	; (8001e74 <HAL_MspInit+0x44>)
 8001e44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e46:	f003 0301 	and.w	r3, r3, #1
 8001e4a:	607b      	str	r3, [r7, #4]
 8001e4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e4e:	4b09      	ldr	r3, [pc, #36]	; (8001e74 <HAL_MspInit+0x44>)
 8001e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e52:	4a08      	ldr	r2, [pc, #32]	; (8001e74 <HAL_MspInit+0x44>)
 8001e54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e58:	6593      	str	r3, [r2, #88]	; 0x58
 8001e5a:	4b06      	ldr	r3, [pc, #24]	; (8001e74 <HAL_MspInit+0x44>)
 8001e5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e62:	603b      	str	r3, [r7, #0]
 8001e64:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e66:	bf00      	nop
 8001e68:	370c      	adds	r7, #12
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	40021000 	.word	0x40021000

08001e78 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b08a      	sub	sp, #40	; 0x28
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e80:	f107 0314 	add.w	r3, r7, #20
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
 8001e8c:	60da      	str	r2, [r3, #12]
 8001e8e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a15      	ldr	r2, [pc, #84]	; (8001eec <HAL_ADC_MspInit+0x74>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d123      	bne.n	8001ee2 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001e9a:	4b15      	ldr	r3, [pc, #84]	; (8001ef0 <HAL_ADC_MspInit+0x78>)
 8001e9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e9e:	4a14      	ldr	r2, [pc, #80]	; (8001ef0 <HAL_ADC_MspInit+0x78>)
 8001ea0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ea4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ea6:	4b12      	ldr	r3, [pc, #72]	; (8001ef0 <HAL_ADC_MspInit+0x78>)
 8001ea8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eaa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001eae:	613b      	str	r3, [r7, #16]
 8001eb0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb2:	4b0f      	ldr	r3, [pc, #60]	; (8001ef0 <HAL_ADC_MspInit+0x78>)
 8001eb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eb6:	4a0e      	ldr	r2, [pc, #56]	; (8001ef0 <HAL_ADC_MspInit+0x78>)
 8001eb8:	f043 0302 	orr.w	r3, r3, #2
 8001ebc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ebe:	4b0c      	ldr	r3, [pc, #48]	; (8001ef0 <HAL_ADC_MspInit+0x78>)
 8001ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ec2:	f003 0302 	and.w	r3, r3, #2
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN16 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001eca:	2302      	movs	r3, #2
 8001ecc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001ece:	230b      	movs	r3, #11
 8001ed0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ed6:	f107 0314 	add.w	r3, r7, #20
 8001eda:	4619      	mov	r1, r3
 8001edc:	4805      	ldr	r0, [pc, #20]	; (8001ef4 <HAL_ADC_MspInit+0x7c>)
 8001ede:	f002 fa09 	bl	80042f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001ee2:	bf00      	nop
 8001ee4:	3728      	adds	r7, #40	; 0x28
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	50040000 	.word	0x50040000
 8001ef0:	40021000 	.word	0x40021000
 8001ef4:	48000400 	.word	0x48000400

08001ef8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b08a      	sub	sp, #40	; 0x28
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f00:	f107 0314 	add.w	r3, r7, #20
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	605a      	str	r2, [r3, #4]
 8001f0a:	609a      	str	r2, [r3, #8]
 8001f0c:	60da      	str	r2, [r3, #12]
 8001f0e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a17      	ldr	r2, [pc, #92]	; (8001f74 <HAL_I2C_MspInit+0x7c>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d128      	bne.n	8001f6c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f1a:	4b17      	ldr	r3, [pc, #92]	; (8001f78 <HAL_I2C_MspInit+0x80>)
 8001f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f1e:	4a16      	ldr	r2, [pc, #88]	; (8001f78 <HAL_I2C_MspInit+0x80>)
 8001f20:	f043 0302 	orr.w	r3, r3, #2
 8001f24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f26:	4b14      	ldr	r3, [pc, #80]	; (8001f78 <HAL_I2C_MspInit+0x80>)
 8001f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f2a:	f003 0302 	and.w	r3, r3, #2
 8001f2e:	613b      	str	r3, [r7, #16]
 8001f30:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 8001f32:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001f36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f38:	2312      	movs	r3, #18
 8001f3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f40:	2303      	movs	r3, #3
 8001f42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001f44:	2304      	movs	r3, #4
 8001f46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f48:	f107 0314 	add.w	r3, r7, #20
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	480b      	ldr	r0, [pc, #44]	; (8001f7c <HAL_I2C_MspInit+0x84>)
 8001f50:	f002 f9d0 	bl	80042f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001f54:	4b08      	ldr	r3, [pc, #32]	; (8001f78 <HAL_I2C_MspInit+0x80>)
 8001f56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f58:	4a07      	ldr	r2, [pc, #28]	; (8001f78 <HAL_I2C_MspInit+0x80>)
 8001f5a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f5e:	6593      	str	r3, [r2, #88]	; 0x58
 8001f60:	4b05      	ldr	r3, [pc, #20]	; (8001f78 <HAL_I2C_MspInit+0x80>)
 8001f62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f68:	60fb      	str	r3, [r7, #12]
 8001f6a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001f6c:	bf00      	nop
 8001f6e:	3728      	adds	r7, #40	; 0x28
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	40005800 	.word	0x40005800
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	48000400 	.word	0x48000400

08001f80 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b08c      	sub	sp, #48	; 0x30
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f88:	f107 031c 	add.w	r3, r7, #28
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	601a      	str	r2, [r3, #0]
 8001f90:	605a      	str	r2, [r3, #4]
 8001f92:	609a      	str	r2, [r3, #8]
 8001f94:	60da      	str	r2, [r3, #12]
 8001f96:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a44      	ldr	r2, [pc, #272]	; (80020b0 <HAL_LCD_MspInit+0x130>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	f040 8081 	bne.w	80020a6 <HAL_LCD_MspInit+0x126>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8001fa4:	4b43      	ldr	r3, [pc, #268]	; (80020b4 <HAL_LCD_MspInit+0x134>)
 8001fa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fa8:	4a42      	ldr	r2, [pc, #264]	; (80020b4 <HAL_LCD_MspInit+0x134>)
 8001faa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fae:	6593      	str	r3, [r2, #88]	; 0x58
 8001fb0:	4b40      	ldr	r3, [pc, #256]	; (80020b4 <HAL_LCD_MspInit+0x134>)
 8001fb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fb8:	61bb      	str	r3, [r7, #24]
 8001fba:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fbc:	4b3d      	ldr	r3, [pc, #244]	; (80020b4 <HAL_LCD_MspInit+0x134>)
 8001fbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fc0:	4a3c      	ldr	r2, [pc, #240]	; (80020b4 <HAL_LCD_MspInit+0x134>)
 8001fc2:	f043 0304 	orr.w	r3, r3, #4
 8001fc6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fc8:	4b3a      	ldr	r3, [pc, #232]	; (80020b4 <HAL_LCD_MspInit+0x134>)
 8001fca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fcc:	f003 0304 	and.w	r3, r3, #4
 8001fd0:	617b      	str	r3, [r7, #20]
 8001fd2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fd4:	4b37      	ldr	r3, [pc, #220]	; (80020b4 <HAL_LCD_MspInit+0x134>)
 8001fd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd8:	4a36      	ldr	r2, [pc, #216]	; (80020b4 <HAL_LCD_MspInit+0x134>)
 8001fda:	f043 0301 	orr.w	r3, r3, #1
 8001fde:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fe0:	4b34      	ldr	r3, [pc, #208]	; (80020b4 <HAL_LCD_MspInit+0x134>)
 8001fe2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fe4:	f003 0301 	and.w	r3, r3, #1
 8001fe8:	613b      	str	r3, [r7, #16]
 8001fea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fec:	4b31      	ldr	r3, [pc, #196]	; (80020b4 <HAL_LCD_MspInit+0x134>)
 8001fee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ff0:	4a30      	ldr	r2, [pc, #192]	; (80020b4 <HAL_LCD_MspInit+0x134>)
 8001ff2:	f043 0302 	orr.w	r3, r3, #2
 8001ff6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ff8:	4b2e      	ldr	r3, [pc, #184]	; (80020b4 <HAL_LCD_MspInit+0x134>)
 8001ffa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ffc:	f003 0302 	and.w	r3, r3, #2
 8002000:	60fb      	str	r3, [r7, #12]
 8002002:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002004:	4b2b      	ldr	r3, [pc, #172]	; (80020b4 <HAL_LCD_MspInit+0x134>)
 8002006:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002008:	4a2a      	ldr	r2, [pc, #168]	; (80020b4 <HAL_LCD_MspInit+0x134>)
 800200a:	f043 0308 	orr.w	r3, r3, #8
 800200e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002010:	4b28      	ldr	r3, [pc, #160]	; (80020b4 <HAL_LCD_MspInit+0x134>)
 8002012:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002014:	f003 0308 	and.w	r3, r3, #8
 8002018:	60bb      	str	r3, [r7, #8]
 800201a:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3 
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin 
 800201c:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8002020:	61fb      	str	r3, [r7, #28]
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002022:	2302      	movs	r3, #2
 8002024:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002026:	2300      	movs	r3, #0
 8002028:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800202a:	2300      	movs	r3, #0
 800202c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800202e:	230b      	movs	r3, #11
 8002030:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002032:	f107 031c 	add.w	r3, r7, #28
 8002036:	4619      	mov	r1, r3
 8002038:	481f      	ldr	r0, [pc, #124]	; (80020b8 <HAL_LCD_MspInit+0x138>)
 800203a:	f002 f95b 	bl	80042f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin 
 800203e:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8002042:	61fb      	str	r3, [r7, #28]
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002044:	2302      	movs	r3, #2
 8002046:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002048:	2300      	movs	r3, #0
 800204a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800204c:	2300      	movs	r3, #0
 800204e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002050:	230b      	movs	r3, #11
 8002052:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002054:	f107 031c 	add.w	r3, r7, #28
 8002058:	4619      	mov	r1, r3
 800205a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800205e:	f002 f949 	bl	80042f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG20_Pin|SEG3_Pin|SEG19_Pin|SEG4_Pin 
 8002062:	f24f 2330 	movw	r3, #62000	; 0xf230
 8002066:	61fb      	str	r3, [r7, #28]
                          |SEG11_Pin|SEG12_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002068:	2302      	movs	r3, #2
 800206a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206c:	2300      	movs	r3, #0
 800206e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002070:	2300      	movs	r3, #0
 8002072:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002074:	230b      	movs	r3, #11
 8002076:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002078:	f107 031c 	add.w	r3, r7, #28
 800207c:	4619      	mov	r1, r3
 800207e:	480f      	ldr	r0, [pc, #60]	; (80020bc <HAL_LCD_MspInit+0x13c>)
 8002080:	f002 f938 	bl	80042f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin 
 8002084:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002088:	61fb      	str	r3, [r7, #28]
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800208a:	2302      	movs	r3, #2
 800208c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208e:	2300      	movs	r3, #0
 8002090:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002092:	2300      	movs	r3, #0
 8002094:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002096:	230b      	movs	r3, #11
 8002098:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800209a:	f107 031c 	add.w	r3, r7, #28
 800209e:	4619      	mov	r1, r3
 80020a0:	4807      	ldr	r0, [pc, #28]	; (80020c0 <HAL_LCD_MspInit+0x140>)
 80020a2:	f002 f927 	bl	80042f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 80020a6:	bf00      	nop
 80020a8:	3730      	adds	r7, #48	; 0x30
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	40002400 	.word	0x40002400
 80020b4:	40021000 	.word	0x40021000
 80020b8:	48000800 	.word	0x48000800
 80020bc:	48000400 	.word	0x48000400
 80020c0:	48000c00 	.word	0x48000c00

080020c4 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b08a      	sub	sp, #40	; 0x28
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020cc:	f107 0314 	add.w	r3, r7, #20
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	605a      	str	r2, [r3, #4]
 80020d6:	609a      	str	r2, [r3, #8]
 80020d8:	60da      	str	r2, [r3, #12]
 80020da:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a17      	ldr	r2, [pc, #92]	; (8002140 <HAL_QSPI_MspInit+0x7c>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d128      	bne.n	8002138 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80020e6:	4b17      	ldr	r3, [pc, #92]	; (8002144 <HAL_QSPI_MspInit+0x80>)
 80020e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020ea:	4a16      	ldr	r2, [pc, #88]	; (8002144 <HAL_QSPI_MspInit+0x80>)
 80020ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020f0:	6513      	str	r3, [r2, #80]	; 0x50
 80020f2:	4b14      	ldr	r3, [pc, #80]	; (8002144 <HAL_QSPI_MspInit+0x80>)
 80020f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020fa:	613b      	str	r3, [r7, #16]
 80020fc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80020fe:	4b11      	ldr	r3, [pc, #68]	; (8002144 <HAL_QSPI_MspInit+0x80>)
 8002100:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002102:	4a10      	ldr	r2, [pc, #64]	; (8002144 <HAL_QSPI_MspInit+0x80>)
 8002104:	f043 0310 	orr.w	r3, r3, #16
 8002108:	64d3      	str	r3, [r2, #76]	; 0x4c
 800210a:	4b0e      	ldr	r3, [pc, #56]	; (8002144 <HAL_QSPI_MspInit+0x80>)
 800210c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800210e:	f003 0310 	and.w	r3, r3, #16
 8002112:	60fb      	str	r3, [r7, #12]
 8002114:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin 
 8002116:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800211a:	617b      	str	r3, [r7, #20]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211c:	2302      	movs	r3, #2
 800211e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002120:	2300      	movs	r3, #0
 8002122:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002124:	2303      	movs	r3, #3
 8002126:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002128:	230a      	movs	r3, #10
 800212a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800212c:	f107 0314 	add.w	r3, r7, #20
 8002130:	4619      	mov	r1, r3
 8002132:	4805      	ldr	r0, [pc, #20]	; (8002148 <HAL_QSPI_MspInit+0x84>)
 8002134:	f002 f8de 	bl	80042f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8002138:	bf00      	nop
 800213a:	3728      	adds	r7, #40	; 0x28
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	a0001000 	.word	0xa0001000
 8002144:	40021000 	.word	0x40021000
 8002148:	48001000 	.word	0x48001000

0800214c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b08a      	sub	sp, #40	; 0x28
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002154:	f107 0314 	add.w	r3, r7, #20
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	605a      	str	r2, [r3, #4]
 800215e:	609a      	str	r2, [r3, #8]
 8002160:	60da      	str	r2, [r3, #12]
 8002162:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a17      	ldr	r2, [pc, #92]	; (80021c8 <HAL_SPI_MspInit+0x7c>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d127      	bne.n	80021be <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800216e:	4b17      	ldr	r3, [pc, #92]	; (80021cc <HAL_SPI_MspInit+0x80>)
 8002170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002172:	4a16      	ldr	r2, [pc, #88]	; (80021cc <HAL_SPI_MspInit+0x80>)
 8002174:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002178:	6593      	str	r3, [r2, #88]	; 0x58
 800217a:	4b14      	ldr	r3, [pc, #80]	; (80021cc <HAL_SPI_MspInit+0x80>)
 800217c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800217e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002182:	613b      	str	r3, [r7, #16]
 8002184:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002186:	4b11      	ldr	r3, [pc, #68]	; (80021cc <HAL_SPI_MspInit+0x80>)
 8002188:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800218a:	4a10      	ldr	r2, [pc, #64]	; (80021cc <HAL_SPI_MspInit+0x80>)
 800218c:	f043 0308 	orr.w	r3, r3, #8
 8002190:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002192:	4b0e      	ldr	r3, [pc, #56]	; (80021cc <HAL_SPI_MspInit+0x80>)
 8002194:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002196:	f003 0308 	and.w	r3, r3, #8
 800219a:	60fb      	str	r3, [r7, #12]
 800219c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration    
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 800219e:	231a      	movs	r3, #26
 80021a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a2:	2302      	movs	r3, #2
 80021a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a6:	2300      	movs	r3, #0
 80021a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021aa:	2303      	movs	r3, #3
 80021ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80021ae:	2305      	movs	r3, #5
 80021b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021b2:	f107 0314 	add.w	r3, r7, #20
 80021b6:	4619      	mov	r1, r3
 80021b8:	4805      	ldr	r0, [pc, #20]	; (80021d0 <HAL_SPI_MspInit+0x84>)
 80021ba:	f002 f89b 	bl	80042f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80021be:	bf00      	nop
 80021c0:	3728      	adds	r7, #40	; 0x28
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	40003800 	.word	0x40003800
 80021cc:	40021000 	.word	0x40021000
 80021d0:	48000c00 	.word	0x48000c00

080021d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b085      	sub	sp, #20
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a0a      	ldr	r2, [pc, #40]	; (800220c <HAL_TIM_Base_MspInit+0x38>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d10b      	bne.n	80021fe <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021e6:	4b0a      	ldr	r3, [pc, #40]	; (8002210 <HAL_TIM_Base_MspInit+0x3c>)
 80021e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ea:	4a09      	ldr	r2, [pc, #36]	; (8002210 <HAL_TIM_Base_MspInit+0x3c>)
 80021ec:	f043 0304 	orr.w	r3, r3, #4
 80021f0:	6593      	str	r3, [r2, #88]	; 0x58
 80021f2:	4b07      	ldr	r3, [pc, #28]	; (8002210 <HAL_TIM_Base_MspInit+0x3c>)
 80021f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021f6:	f003 0304 	and.w	r3, r3, #4
 80021fa:	60fb      	str	r3, [r7, #12]
 80021fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80021fe:	bf00      	nop
 8002200:	3714      	adds	r7, #20
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	40000800 	.word	0x40000800
 8002210:	40021000 	.word	0x40021000

08002214 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b08a      	sub	sp, #40	; 0x28
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800221c:	f107 0314 	add.w	r3, r7, #20
 8002220:	2200      	movs	r2, #0
 8002222:	601a      	str	r2, [r3, #0]
 8002224:	605a      	str	r2, [r3, #4]
 8002226:	609a      	str	r2, [r3, #8]
 8002228:	60da      	str	r2, [r3, #12]
 800222a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a17      	ldr	r2, [pc, #92]	; (8002290 <HAL_UART_MspInit+0x7c>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d127      	bne.n	8002286 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002236:	4b17      	ldr	r3, [pc, #92]	; (8002294 <HAL_UART_MspInit+0x80>)
 8002238:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800223a:	4a16      	ldr	r2, [pc, #88]	; (8002294 <HAL_UART_MspInit+0x80>)
 800223c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002240:	6593      	str	r3, [r2, #88]	; 0x58
 8002242:	4b14      	ldr	r3, [pc, #80]	; (8002294 <HAL_UART_MspInit+0x80>)
 8002244:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002246:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800224a:	613b      	str	r3, [r7, #16]
 800224c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800224e:	4b11      	ldr	r3, [pc, #68]	; (8002294 <HAL_UART_MspInit+0x80>)
 8002250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002252:	4a10      	ldr	r2, [pc, #64]	; (8002294 <HAL_UART_MspInit+0x80>)
 8002254:	f043 0308 	orr.w	r3, r3, #8
 8002258:	64d3      	str	r3, [r2, #76]	; 0x4c
 800225a:	4b0e      	ldr	r3, [pc, #56]	; (8002294 <HAL_UART_MspInit+0x80>)
 800225c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800225e:	f003 0308 	and.w	r3, r3, #8
 8002262:	60fb      	str	r3, [r7, #12]
 8002264:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002266:	2360      	movs	r3, #96	; 0x60
 8002268:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800226a:	2302      	movs	r3, #2
 800226c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800226e:	2301      	movs	r3, #1
 8002270:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002272:	2303      	movs	r3, #3
 8002274:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002276:	2307      	movs	r3, #7
 8002278:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800227a:	f107 0314 	add.w	r3, r7, #20
 800227e:	4619      	mov	r1, r3
 8002280:	4805      	ldr	r0, [pc, #20]	; (8002298 <HAL_UART_MspInit+0x84>)
 8002282:	f002 f837 	bl	80042f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002286:	bf00      	nop
 8002288:	3728      	adds	r7, #40	; 0x28
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	40004400 	.word	0x40004400
 8002294:	40021000 	.word	0x40021000
 8002298:	48000c00 	.word	0x48000c00

0800229c <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b08a      	sub	sp, #40	; 0x28
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a33      	ldr	r2, [pc, #204]	; (8002378 <HAL_SAI_MspInit+0xdc>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d135      	bne.n	800231a <HAL_SAI_MspInit+0x7e>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 80022ae:	4b33      	ldr	r3, [pc, #204]	; (800237c <HAL_SAI_MspInit+0xe0>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d10b      	bne.n	80022ce <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80022b6:	4b32      	ldr	r3, [pc, #200]	; (8002380 <HAL_SAI_MspInit+0xe4>)
 80022b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022ba:	4a31      	ldr	r2, [pc, #196]	; (8002380 <HAL_SAI_MspInit+0xe4>)
 80022bc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022c0:	6613      	str	r3, [r2, #96]	; 0x60
 80022c2:	4b2f      	ldr	r3, [pc, #188]	; (8002380 <HAL_SAI_MspInit+0xe4>)
 80022c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022ca:	613b      	str	r3, [r7, #16]
 80022cc:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 80022ce:	4b2b      	ldr	r3, [pc, #172]	; (800237c <HAL_SAI_MspInit+0xe0>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	3301      	adds	r3, #1
 80022d4:	4a29      	ldr	r2, [pc, #164]	; (800237c <HAL_SAI_MspInit+0xe0>)
 80022d6:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    PE9     ------> SAI1_FS_B 
    */
    GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin;
 80022d8:	2374      	movs	r3, #116	; 0x74
 80022da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022dc:	2302      	movs	r3, #2
 80022de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e0:	2300      	movs	r3, #0
 80022e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022e4:	2303      	movs	r3, #3
 80022e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80022e8:	230d      	movs	r3, #13
 80022ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022ec:	f107 0314 	add.w	r3, r7, #20
 80022f0:	4619      	mov	r1, r3
 80022f2:	4824      	ldr	r0, [pc, #144]	; (8002384 <HAL_SAI_MspInit+0xe8>)
 80022f4:	f001 fffe 	bl	80042f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 80022f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fe:	2302      	movs	r3, #2
 8002300:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002302:	2300      	movs	r3, #0
 8002304:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002306:	2300      	movs	r3, #0
 8002308:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800230a:	230d      	movs	r3, #13
 800230c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 800230e:	f107 0314 	add.w	r3, r7, #20
 8002312:	4619      	mov	r1, r3
 8002314:	481b      	ldr	r0, [pc, #108]	; (8002384 <HAL_SAI_MspInit+0xe8>)
 8002316:	f001 ffed 	bl	80042f4 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a1a      	ldr	r2, [pc, #104]	; (8002388 <HAL_SAI_MspInit+0xec>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d124      	bne.n	800236e <HAL_SAI_MspInit+0xd2>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 8002324:	4b15      	ldr	r3, [pc, #84]	; (800237c <HAL_SAI_MspInit+0xe0>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d10b      	bne.n	8002344 <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800232c:	4b14      	ldr	r3, [pc, #80]	; (8002380 <HAL_SAI_MspInit+0xe4>)
 800232e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002330:	4a13      	ldr	r2, [pc, #76]	; (8002380 <HAL_SAI_MspInit+0xe4>)
 8002332:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002336:	6613      	str	r3, [r2, #96]	; 0x60
 8002338:	4b11      	ldr	r3, [pc, #68]	; (8002380 <HAL_SAI_MspInit+0xe4>)
 800233a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800233c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002340:	60fb      	str	r3, [r7, #12]
 8002342:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8002344:	4b0d      	ldr	r3, [pc, #52]	; (800237c <HAL_SAI_MspInit+0xe0>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	3301      	adds	r3, #1
 800234a:	4a0c      	ldr	r2, [pc, #48]	; (800237c <HAL_SAI_MspInit+0xe0>)
 800234c:	6013      	str	r3, [r2, #0]
    
    /**SAI1_B_Block_B GPIO Configuration    
    PE7     ------> SAI1_SD_B 
    */
    GPIO_InitStruct.Pin = AUDIO_DIN_Pin;
 800234e:	2380      	movs	r3, #128	; 0x80
 8002350:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002352:	2302      	movs	r3, #2
 8002354:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002356:	2300      	movs	r3, #0
 8002358:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800235a:	2303      	movs	r3, #3
 800235c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800235e:	230d      	movs	r3, #13
 8002360:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_DIN_GPIO_Port, &GPIO_InitStruct);
 8002362:	f107 0314 	add.w	r3, r7, #20
 8002366:	4619      	mov	r1, r3
 8002368:	4806      	ldr	r0, [pc, #24]	; (8002384 <HAL_SAI_MspInit+0xe8>)
 800236a:	f001 ffc3 	bl	80042f4 <HAL_GPIO_Init>

    }
}
 800236e:	bf00      	nop
 8002370:	3728      	adds	r7, #40	; 0x28
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	40015404 	.word	0x40015404
 800237c:	200000d0 	.word	0x200000d0
 8002380:	40021000 	.word	0x40021000
 8002384:	48001000 	.word	0x48001000
 8002388:	40015424 	.word	0x40015424

0800238c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002390:	bf00      	nop
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr

0800239a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800239a:	b480      	push	{r7}
 800239c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800239e:	e7fe      	b.n	800239e <HardFault_Handler+0x4>

080023a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023a4:	e7fe      	b.n	80023a4 <MemManage_Handler+0x4>

080023a6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023a6:	b480      	push	{r7}
 80023a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023aa:	e7fe      	b.n	80023aa <BusFault_Handler+0x4>

080023ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023b0:	e7fe      	b.n	80023b0 <UsageFault_Handler+0x4>

080023b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023b2:	b480      	push	{r7}
 80023b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023b6:	bf00      	nop
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023c4:	bf00      	nop
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr

080023ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023ce:	b480      	push	{r7}
 80023d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023d2:	bf00      	nop
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023e0:	f000 ff2c 	bl	800323c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023e4:	bf00      	nop
 80023e6:	bd80      	pop	{r7, pc}

080023e8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80023ec:	2001      	movs	r0, #1
 80023ee:	f002 f95b 	bl	80046a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80023f2:	bf00      	nop
 80023f4:	bd80      	pop	{r7, pc}

080023f6 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80023f6:	b580      	push	{r7, lr}
 80023f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80023fa:	2040      	movs	r0, #64	; 0x40
 80023fc:	f002 f954 	bl	80046a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002400:	bf00      	nop
 8002402:	bd80      	pop	{r7, pc}

08002404 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002408:	4802      	ldr	r0, [pc, #8]	; (8002414 <OTG_FS_IRQHandler+0x10>)
 800240a:	f002 fbe7 	bl	8004bdc <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800240e:	bf00      	nop
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	20000860 	.word	0x20000860

08002418 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002420:	4b11      	ldr	r3, [pc, #68]	; (8002468 <_sbrk+0x50>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d102      	bne.n	800242e <_sbrk+0x16>
		heap_end = &end;
 8002428:	4b0f      	ldr	r3, [pc, #60]	; (8002468 <_sbrk+0x50>)
 800242a:	4a10      	ldr	r2, [pc, #64]	; (800246c <_sbrk+0x54>)
 800242c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800242e:	4b0e      	ldr	r3, [pc, #56]	; (8002468 <_sbrk+0x50>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002434:	4b0c      	ldr	r3, [pc, #48]	; (8002468 <_sbrk+0x50>)
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	4413      	add	r3, r2
 800243c:	466a      	mov	r2, sp
 800243e:	4293      	cmp	r3, r2
 8002440:	d907      	bls.n	8002452 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002442:	f00a fa2d 	bl	800c8a0 <__errno>
 8002446:	4602      	mov	r2, r0
 8002448:	230c      	movs	r3, #12
 800244a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800244c:	f04f 33ff 	mov.w	r3, #4294967295
 8002450:	e006      	b.n	8002460 <_sbrk+0x48>
	}

	heap_end += incr;
 8002452:	4b05      	ldr	r3, [pc, #20]	; (8002468 <_sbrk+0x50>)
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4413      	add	r3, r2
 800245a:	4a03      	ldr	r2, [pc, #12]	; (8002468 <_sbrk+0x50>)
 800245c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800245e:	68fb      	ldr	r3, [r7, #12]
}
 8002460:	4618      	mov	r0, r3
 8002462:	3710      	adds	r7, #16
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	200000d4 	.word	0x200000d4
 800246c:	20000b28 	.word	0x20000b28

08002470 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002474:	4b17      	ldr	r3, [pc, #92]	; (80024d4 <SystemInit+0x64>)
 8002476:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800247a:	4a16      	ldr	r2, [pc, #88]	; (80024d4 <SystemInit+0x64>)
 800247c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002480:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002484:	4b14      	ldr	r3, [pc, #80]	; (80024d8 <SystemInit+0x68>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a13      	ldr	r2, [pc, #76]	; (80024d8 <SystemInit+0x68>)
 800248a:	f043 0301 	orr.w	r3, r3, #1
 800248e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002490:	4b11      	ldr	r3, [pc, #68]	; (80024d8 <SystemInit+0x68>)
 8002492:	2200      	movs	r2, #0
 8002494:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002496:	4b10      	ldr	r3, [pc, #64]	; (80024d8 <SystemInit+0x68>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a0f      	ldr	r2, [pc, #60]	; (80024d8 <SystemInit+0x68>)
 800249c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80024a0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80024a4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80024a6:	4b0c      	ldr	r3, [pc, #48]	; (80024d8 <SystemInit+0x68>)
 80024a8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80024ac:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80024ae:	4b0a      	ldr	r3, [pc, #40]	; (80024d8 <SystemInit+0x68>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a09      	ldr	r2, [pc, #36]	; (80024d8 <SystemInit+0x68>)
 80024b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024b8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80024ba:	4b07      	ldr	r3, [pc, #28]	; (80024d8 <SystemInit+0x68>)
 80024bc:	2200      	movs	r2, #0
 80024be:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80024c0:	4b04      	ldr	r3, [pc, #16]	; (80024d4 <SystemInit+0x64>)
 80024c2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024c6:	609a      	str	r2, [r3, #8]
#endif
}
 80024c8:	bf00      	nop
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	e000ed00 	.word	0xe000ed00
 80024d8:	40021000 	.word	0x40021000

080024dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80024dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002514 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80024e0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80024e2:	e003      	b.n	80024ec <LoopCopyDataInit>

080024e4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80024e4:	4b0c      	ldr	r3, [pc, #48]	; (8002518 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80024e6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80024e8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80024ea:	3104      	adds	r1, #4

080024ec <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80024ec:	480b      	ldr	r0, [pc, #44]	; (800251c <LoopForever+0xa>)
	ldr	r3, =_edata
 80024ee:	4b0c      	ldr	r3, [pc, #48]	; (8002520 <LoopForever+0xe>)
	adds	r2, r0, r1
 80024f0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80024f2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80024f4:	d3f6      	bcc.n	80024e4 <CopyDataInit>
	ldr	r2, =_sbss
 80024f6:	4a0b      	ldr	r2, [pc, #44]	; (8002524 <LoopForever+0x12>)
	b	LoopFillZerobss
 80024f8:	e002      	b.n	8002500 <LoopFillZerobss>

080024fa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80024fa:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80024fc:	f842 3b04 	str.w	r3, [r2], #4

08002500 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002500:	4b09      	ldr	r3, [pc, #36]	; (8002528 <LoopForever+0x16>)
	cmp	r2, r3
 8002502:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002504:	d3f9      	bcc.n	80024fa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002506:	f7ff ffb3 	bl	8002470 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800250a:	f00a f9cf 	bl	800c8ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800250e:	f7fe fed1 	bl	80012b4 <main>

08002512 <LoopForever>:

LoopForever:
    b LoopForever
 8002512:	e7fe      	b.n	8002512 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002514:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8002518:	0800cb68 	.word	0x0800cb68
	ldr	r0, =_sdata
 800251c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002520:	200000b0 	.word	0x200000b0
	ldr	r2, =_sbss
 8002524:	200000b0 	.word	0x200000b0
	ldr	r3, = _ebss
 8002528:	20000b28 	.word	0x20000b28

0800252c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800252c:	e7fe      	b.n	800252c <ADC1_2_IRQHandler>
	...

08002530 <BSP_JOY_Init>:
  *     @arg  JOY_MODE_EXTI: Joystick pins will be connected to EXTI line
  *                                 with interrupt generation capability
  * @retval HAL_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_JOY_Init(JOYMode_TypeDef Joy_Mode)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b08e      	sub	sp, #56	; 0x38
 8002534:	af00      	add	r7, sp, #0
 8002536:	4603      	mov	r3, r0
 8002538:	71fb      	strb	r3, [r7, #7]
  JOYState_TypeDef joykey;
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Initialized the Joystick. */
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 800253a:	2300      	movs	r3, #0
 800253c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002540:	e095      	b.n	800266e <BSP_JOY_Init+0x13e>
  {
    /* Enable the JOY clock */
    JOYx_GPIO_CLK_ENABLE(joykey);
 8002542:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002546:	2b00      	cmp	r3, #0
 8002548:	d10c      	bne.n	8002564 <BSP_JOY_Init+0x34>
 800254a:	4b4e      	ldr	r3, [pc, #312]	; (8002684 <BSP_JOY_Init+0x154>)
 800254c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800254e:	4a4d      	ldr	r2, [pc, #308]	; (8002684 <BSP_JOY_Init+0x154>)
 8002550:	f043 0301 	orr.w	r3, r3, #1
 8002554:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002556:	4b4b      	ldr	r3, [pc, #300]	; (8002684 <BSP_JOY_Init+0x154>)
 8002558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	61fb      	str	r3, [r7, #28]
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	e042      	b.n	80025ea <BSP_JOY_Init+0xba>
 8002564:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002568:	2b03      	cmp	r3, #3
 800256a:	d10c      	bne.n	8002586 <BSP_JOY_Init+0x56>
 800256c:	4b45      	ldr	r3, [pc, #276]	; (8002684 <BSP_JOY_Init+0x154>)
 800256e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002570:	4a44      	ldr	r2, [pc, #272]	; (8002684 <BSP_JOY_Init+0x154>)
 8002572:	f043 0301 	orr.w	r3, r3, #1
 8002576:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002578:	4b42      	ldr	r3, [pc, #264]	; (8002684 <BSP_JOY_Init+0x154>)
 800257a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800257c:	f003 0301 	and.w	r3, r3, #1
 8002580:	61bb      	str	r3, [r7, #24]
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	e031      	b.n	80025ea <BSP_JOY_Init+0xba>
 8002586:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800258a:	2b01      	cmp	r3, #1
 800258c:	d10c      	bne.n	80025a8 <BSP_JOY_Init+0x78>
 800258e:	4b3d      	ldr	r3, [pc, #244]	; (8002684 <BSP_JOY_Init+0x154>)
 8002590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002592:	4a3c      	ldr	r2, [pc, #240]	; (8002684 <BSP_JOY_Init+0x154>)
 8002594:	f043 0301 	orr.w	r3, r3, #1
 8002598:	64d3      	str	r3, [r2, #76]	; 0x4c
 800259a:	4b3a      	ldr	r3, [pc, #232]	; (8002684 <BSP_JOY_Init+0x154>)
 800259c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	617b      	str	r3, [r7, #20]
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	e020      	b.n	80025ea <BSP_JOY_Init+0xba>
 80025a8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d10c      	bne.n	80025ca <BSP_JOY_Init+0x9a>
 80025b0:	4b34      	ldr	r3, [pc, #208]	; (8002684 <BSP_JOY_Init+0x154>)
 80025b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025b4:	4a33      	ldr	r2, [pc, #204]	; (8002684 <BSP_JOY_Init+0x154>)
 80025b6:	f043 0301 	orr.w	r3, r3, #1
 80025ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025bc:	4b31      	ldr	r3, [pc, #196]	; (8002684 <BSP_JOY_Init+0x154>)
 80025be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025c0:	f003 0301 	and.w	r3, r3, #1
 80025c4:	613b      	str	r3, [r7, #16]
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	e00f      	b.n	80025ea <BSP_JOY_Init+0xba>
 80025ca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80025ce:	2b04      	cmp	r3, #4
 80025d0:	d10b      	bne.n	80025ea <BSP_JOY_Init+0xba>
 80025d2:	4b2c      	ldr	r3, [pc, #176]	; (8002684 <BSP_JOY_Init+0x154>)
 80025d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025d6:	4a2b      	ldr	r2, [pc, #172]	; (8002684 <BSP_JOY_Init+0x154>)
 80025d8:	f043 0301 	orr.w	r3, r3, #1
 80025dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025de:	4b29      	ldr	r3, [pc, #164]	; (8002684 <BSP_JOY_Init+0x154>)
 80025e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025e2:	f003 0301 	and.w	r3, r3, #1
 80025e6:	60fb      	str	r3, [r7, #12]
 80025e8:	68fb      	ldr	r3, [r7, #12]

    GPIO_InitStruct.Pin = JOY_PIN[joykey];
 80025ea:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80025ee:	4a26      	ldr	r2, [pc, #152]	; (8002688 <BSP_JOY_Init+0x158>)
 80025f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80025f6:	2302      	movs	r3, #2
 80025f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025fa:	2303      	movs	r3, #3
 80025fc:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (Joy_Mode == JOY_MODE_GPIO)
 80025fe:	79fb      	ldrb	r3, [r7, #7]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d10d      	bne.n	8002620 <BSP_JOY_Init+0xf0>
    {
      /* Configure Joy pin as input */
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002604:	2300      	movs	r3, #0
 8002606:	627b      	str	r3, [r7, #36]	; 0x24
      HAL_GPIO_Init(JOY_PORT[joykey], &GPIO_InitStruct);
 8002608:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800260c:	4a1f      	ldr	r2, [pc, #124]	; (800268c <BSP_JOY_Init+0x15c>)
 800260e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002612:	f107 0220 	add.w	r2, r7, #32
 8002616:	4611      	mov	r1, r2
 8002618:	4618      	mov	r0, r3
 800261a:	f001 fe6b 	bl	80042f4 <HAL_GPIO_Init>
 800261e:	e021      	b.n	8002664 <BSP_JOY_Init+0x134>
    }
    else if (Joy_Mode == JOY_MODE_EXTI)
 8002620:	79fb      	ldrb	r3, [r7, #7]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d11e      	bne.n	8002664 <BSP_JOY_Init+0x134>
    {
      /* Configure Joy pin as input with External interrupt */
      GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002626:	4b1a      	ldr	r3, [pc, #104]	; (8002690 <BSP_JOY_Init+0x160>)
 8002628:	627b      	str	r3, [r7, #36]	; 0x24
      HAL_GPIO_Init(JOY_PORT[joykey], &GPIO_InitStruct);
 800262a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800262e:	4a17      	ldr	r2, [pc, #92]	; (800268c <BSP_JOY_Init+0x15c>)
 8002630:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002634:	f107 0220 	add.w	r2, r7, #32
 8002638:	4611      	mov	r1, r2
 800263a:	4618      	mov	r0, r3
 800263c:	f001 fe5a 	bl	80042f4 <HAL_GPIO_Init>

      /* Enable and set Joy EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((IRQn_Type)(JOY_IRQn[joykey]), 0x0F, 0x00);
 8002640:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002644:	4a13      	ldr	r2, [pc, #76]	; (8002694 <BSP_JOY_Init+0x164>)
 8002646:	5cd3      	ldrb	r3, [r2, r3]
 8002648:	b25b      	sxtb	r3, r3
 800264a:	2200      	movs	r2, #0
 800264c:	210f      	movs	r1, #15
 800264e:	4618      	mov	r0, r3
 8002650:	f001 fe19 	bl	8004286 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((IRQn_Type)(JOY_IRQn[joykey]));
 8002654:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002658:	4a0e      	ldr	r2, [pc, #56]	; (8002694 <BSP_JOY_Init+0x164>)
 800265a:	5cd3      	ldrb	r3, [r2, r3]
 800265c:	b25b      	sxtb	r3, r3
 800265e:	4618      	mov	r0, r3
 8002660:	f001 fe2d 	bl	80042be <HAL_NVIC_EnableIRQ>
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 8002664:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002668:	3301      	adds	r3, #1
 800266a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800266e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002672:	2b04      	cmp	r3, #4
 8002674:	f67f af65 	bls.w	8002542 <BSP_JOY_Init+0x12>
    }
  }

  return HAL_OK;
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3738      	adds	r7, #56	; 0x38
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	40021000 	.word	0x40021000
 8002688:	0800cafc 	.word	0x0800cafc
 800268c:	20000010 	.word	0x20000010
 8002690:	10210000 	.word	0x10210000
 8002694:	0800cb08 	.word	0x0800cb08

08002698 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 800269c:	4b19      	ldr	r3, [pc, #100]	; (8002704 <BSP_LCD_GLASS_Init+0x6c>)
 800269e:	4a1a      	ldr	r2, [pc, #104]	; (8002708 <BSP_LCD_GLASS_Init+0x70>)
 80026a0:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 80026a2:	4b18      	ldr	r3, [pc, #96]	; (8002704 <BSP_LCD_GLASS_Init+0x6c>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 80026a8:	4b16      	ldr	r3, [pc, #88]	; (8002704 <BSP_LCD_GLASS_Init+0x6c>)
 80026aa:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80026ae:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80026b0:	4b14      	ldr	r3, [pc, #80]	; (8002704 <BSP_LCD_GLASS_Init+0x6c>)
 80026b2:	220c      	movs	r2, #12
 80026b4:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80026b6:	4b13      	ldr	r3, [pc, #76]	; (8002704 <BSP_LCD_GLASS_Init+0x6c>)
 80026b8:	2240      	movs	r2, #64	; 0x40
 80026ba:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80026bc:	4b11      	ldr	r3, [pc, #68]	; (8002704 <BSP_LCD_GLASS_Init+0x6c>)
 80026be:	2200      	movs	r2, #0
 80026c0:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 80026c2:	4b10      	ldr	r3, [pc, #64]	; (8002704 <BSP_LCD_GLASS_Init+0x6c>)
 80026c4:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80026c8:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 80026ca:	4b0e      	ldr	r3, [pc, #56]	; (8002704 <BSP_LCD_GLASS_Init+0x6c>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 80026d0:	4b0c      	ldr	r3, [pc, #48]	; (8002704 <BSP_LCD_GLASS_Init+0x6c>)
 80026d2:	2240      	movs	r2, #64	; 0x40
 80026d4:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 80026d6:	4b0b      	ldr	r3, [pc, #44]	; (8002704 <BSP_LCD_GLASS_Init+0x6c>)
 80026d8:	2200      	movs	r2, #0
 80026da:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 80026dc:	4b09      	ldr	r3, [pc, #36]	; (8002704 <BSP_LCD_GLASS_Init+0x6c>)
 80026de:	2200      	movs	r2, #0
 80026e0:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 80026e2:	4b08      	ldr	r3, [pc, #32]	; (8002704 <BSP_LCD_GLASS_Init+0x6c>)
 80026e4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80026e8:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 80026ea:	4b06      	ldr	r3, [pc, #24]	; (8002704 <BSP_LCD_GLASS_Init+0x6c>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 80026f0:	4804      	ldr	r0, [pc, #16]	; (8002704 <BSP_LCD_GLASS_Init+0x6c>)
 80026f2:	f000 f839 	bl	8002768 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 80026f6:	4803      	ldr	r0, [pc, #12]	; (8002704 <BSP_LCD_GLASS_Init+0x6c>)
 80026f8:	f003 fd34 	bl	8006164 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 80026fc:	f000 f82a 	bl	8002754 <BSP_LCD_GLASS_Clear>
}
 8002700:	bf00      	nop
 8002702:	bd80      	pop	{r7, pc}
 8002704:	20000454 	.word	0x20000454
 8002708:	40002400 	.word	0x40002400

0800270c <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8002714:	2300      	movs	r3, #0
 8002716:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8002718:	e00b      	b.n	8002732 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 800271a:	7bfb      	ldrb	r3, [r7, #15]
 800271c:	2200      	movs	r2, #0
 800271e:	2100      	movs	r1, #0
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	f000 f9b1 	bl	8002a88 <WriteChar>

    /* Point on the next character */
    ptr++;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	3301      	adds	r3, #1
 800272a:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 800272c:	7bfb      	ldrb	r3, [r7, #15]
 800272e:	3301      	adds	r3, #1
 8002730:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	781b      	ldrb	r3, [r3, #0]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d002      	beq.n	8002740 <BSP_LCD_GLASS_DisplayString+0x34>
 800273a:	7bfb      	ldrb	r3, [r7, #15]
 800273c:	2b05      	cmp	r3, #5
 800273e:	d9ec      	bls.n	800271a <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8002740:	4803      	ldr	r0, [pc, #12]	; (8002750 <BSP_LCD_GLASS_DisplayString+0x44>)
 8002742:	f003 fe80 	bl	8006446 <HAL_LCD_UpdateDisplayRequest>
}
 8002746:	bf00      	nop
 8002748:	3710      	adds	r7, #16
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	20000454 	.word	0x20000454

08002754 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8002758:	4802      	ldr	r0, [pc, #8]	; (8002764 <BSP_LCD_GLASS_Clear+0x10>)
 800275a:	f003 fe1e 	bl	800639a <HAL_LCD_Clear>
}
 800275e:	bf00      	nop
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	20000454 	.word	0x20000454

08002768 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b0c0      	sub	sp, #256	; 0x100
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8002770:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002774:	2200      	movs	r2, #0
 8002776:	601a      	str	r2, [r3, #0]
 8002778:	605a      	str	r2, [r3, #4]
 800277a:	609a      	str	r2, [r3, #8]
 800277c:	60da      	str	r2, [r3, #12]
 800277e:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8002780:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002784:	2244      	movs	r2, #68	; 0x44
 8002786:	2100      	movs	r1, #0
 8002788:	4618      	mov	r0, r3
 800278a:	f00a f8c3 	bl	800c914 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 800278e:	f107 0320 	add.w	r3, r7, #32
 8002792:	2288      	movs	r2, #136	; 0x88
 8002794:	2100      	movs	r1, #0
 8002796:	4618      	mov	r0, r3
 8002798:	f00a f8bc 	bl	800c914 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 800279c:	4b51      	ldr	r3, [pc, #324]	; (80028e4 <LCD_MspInit+0x17c>)
 800279e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027a0:	4a50      	ldr	r2, [pc, #320]	; (80028e4 <LCD_MspInit+0x17c>)
 80027a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027a6:	6593      	str	r3, [r2, #88]	; 0x58
 80027a8:	4b4e      	ldr	r3, [pc, #312]	; (80028e4 <LCD_MspInit+0x17c>)
 80027aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027b0:	61fb      	str	r3, [r7, #28]
 80027b2:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 80027b4:	2304      	movs	r3, #4
 80027b6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80027ba:	2300      	movs	r3, #0
 80027bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 80027c0:	2301      	movs	r3, #1
 80027c2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 80027c6:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80027ca:	4618      	mov	r0, r3
 80027cc:	f003 ffe2 	bl	8006794 <HAL_RCC_OscConfig>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d000      	beq.n	80027d8 <LCD_MspInit+0x70>
  {
    while (1);
 80027d6:	e7fe      	b.n	80027d6 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80027d8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80027dc:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80027de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 80027e6:	f107 0320 	add.w	r3, r7, #32
 80027ea:	4618      	mov	r0, r3
 80027ec:	f004 fd86 	bl	80072fc <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027f0:	4b3c      	ldr	r3, [pc, #240]	; (80028e4 <LCD_MspInit+0x17c>)
 80027f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027f4:	4a3b      	ldr	r2, [pc, #236]	; (80028e4 <LCD_MspInit+0x17c>)
 80027f6:	f043 0301 	orr.w	r3, r3, #1
 80027fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027fc:	4b39      	ldr	r3, [pc, #228]	; (80028e4 <LCD_MspInit+0x17c>)
 80027fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002800:	f003 0301 	and.w	r3, r3, #1
 8002804:	61bb      	str	r3, [r7, #24]
 8002806:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002808:	4b36      	ldr	r3, [pc, #216]	; (80028e4 <LCD_MspInit+0x17c>)
 800280a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800280c:	4a35      	ldr	r2, [pc, #212]	; (80028e4 <LCD_MspInit+0x17c>)
 800280e:	f043 0302 	orr.w	r3, r3, #2
 8002812:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002814:	4b33      	ldr	r3, [pc, #204]	; (80028e4 <LCD_MspInit+0x17c>)
 8002816:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002818:	f003 0302 	and.w	r3, r3, #2
 800281c:	617b      	str	r3, [r7, #20]
 800281e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002820:	4b30      	ldr	r3, [pc, #192]	; (80028e4 <LCD_MspInit+0x17c>)
 8002822:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002824:	4a2f      	ldr	r2, [pc, #188]	; (80028e4 <LCD_MspInit+0x17c>)
 8002826:	f043 0304 	orr.w	r3, r3, #4
 800282a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800282c:	4b2d      	ldr	r3, [pc, #180]	; (80028e4 <LCD_MspInit+0x17c>)
 800282e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002830:	f003 0304 	and.w	r3, r3, #4
 8002834:	613b      	str	r3, [r7, #16]
 8002836:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002838:	4b2a      	ldr	r3, [pc, #168]	; (80028e4 <LCD_MspInit+0x17c>)
 800283a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800283c:	4a29      	ldr	r2, [pc, #164]	; (80028e4 <LCD_MspInit+0x17c>)
 800283e:	f043 0308 	orr.w	r3, r3, #8
 8002842:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002844:	4b27      	ldr	r3, [pc, #156]	; (80028e4 <LCD_MspInit+0x17c>)
 8002846:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002848:	f003 0308 	and.w	r3, r3, #8
 800284c:	60fb      	str	r3, [r7, #12]
 800284e:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8002850:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8002854:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8002858:	2302      	movs	r3, #2
 800285a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 800285e:	2300      	movs	r3, #0
 8002860:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8002864:	2303      	movs	r3, #3
 8002866:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 800286a:	230b      	movs	r3, #11
 800286c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8002870:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002874:	4619      	mov	r1, r3
 8002876:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800287a:	f001 fd3b 	bl	80042f4 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 800287e:	f24f 2333 	movw	r3, #62003	; 0xf233
 8002882:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8002886:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800288a:	4619      	mov	r1, r3
 800288c:	4816      	ldr	r0, [pc, #88]	; (80028e8 <LCD_MspInit+0x180>)
 800288e:	f001 fd31 	bl	80042f4 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8002892:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8002896:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 800289a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800289e:	4619      	mov	r1, r3
 80028a0:	4812      	ldr	r0, [pc, #72]	; (80028ec <LCD_MspInit+0x184>)
 80028a2:	f001 fd27 	bl	80042f4 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 80028a6:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80028aa:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 80028ae:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80028b2:	4619      	mov	r1, r3
 80028b4:	480e      	ldr	r0, [pc, #56]	; (80028f0 <LCD_MspInit+0x188>)
 80028b6:	f001 fd1d 	bl	80042f4 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 80028ba:	2002      	movs	r0, #2
 80028bc:	f000 fcdc 	bl	8003278 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 80028c0:	4b08      	ldr	r3, [pc, #32]	; (80028e4 <LCD_MspInit+0x17c>)
 80028c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028c4:	4a07      	ldr	r2, [pc, #28]	; (80028e4 <LCD_MspInit+0x17c>)
 80028c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028ca:	6593      	str	r3, [r2, #88]	; 0x58
 80028cc:	4b05      	ldr	r3, [pc, #20]	; (80028e4 <LCD_MspInit+0x17c>)
 80028ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028d4:	60bb      	str	r3, [r7, #8]
 80028d6:	68bb      	ldr	r3, [r7, #8]
}
 80028d8:	bf00      	nop
 80028da:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	40021000 	.word	0x40021000
 80028e8:	48000400 	.word	0x48000400
 80028ec:	48000800 	.word	0x48000800
 80028f0:	48000c00 	.word	0x48000c00

080028f4 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b085      	sub	sp, #20
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	460b      	mov	r3, r1
 80028fe:	70fb      	strb	r3, [r7, #3]
 8002900:	4613      	mov	r3, r2
 8002902:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8002904:	2300      	movs	r3, #0
 8002906:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8002908:	2300      	movs	r3, #0
 800290a:	737b      	strb	r3, [r7, #13]
 800290c:	2300      	movs	r3, #0
 800290e:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	781b      	ldrb	r3, [r3, #0]
 8002914:	2b2f      	cmp	r3, #47	; 0x2f
 8002916:	d04d      	beq.n	80029b4 <Convert+0xc0>
 8002918:	2b2f      	cmp	r3, #47	; 0x2f
 800291a:	dc11      	bgt.n	8002940 <Convert+0x4c>
 800291c:	2b29      	cmp	r3, #41	; 0x29
 800291e:	d02e      	beq.n	800297e <Convert+0x8a>
 8002920:	2b29      	cmp	r3, #41	; 0x29
 8002922:	dc06      	bgt.n	8002932 <Convert+0x3e>
 8002924:	2b25      	cmp	r3, #37	; 0x25
 8002926:	d04c      	beq.n	80029c2 <Convert+0xce>
 8002928:	2b28      	cmp	r3, #40	; 0x28
 800292a:	d025      	beq.n	8002978 <Convert+0x84>
 800292c:	2b20      	cmp	r3, #32
 800292e:	d01c      	beq.n	800296a <Convert+0x76>
 8002930:	e057      	b.n	80029e2 <Convert+0xee>
 8002932:	2b2b      	cmp	r3, #43	; 0x2b
 8002934:	d03a      	beq.n	80029ac <Convert+0xb8>
 8002936:	2b2b      	cmp	r3, #43	; 0x2b
 8002938:	db1a      	blt.n	8002970 <Convert+0x7c>
 800293a:	2b2d      	cmp	r3, #45	; 0x2d
 800293c:	d032      	beq.n	80029a4 <Convert+0xb0>
 800293e:	e050      	b.n	80029e2 <Convert+0xee>
 8002940:	2b6d      	cmp	r3, #109	; 0x6d
 8002942:	d023      	beq.n	800298c <Convert+0x98>
 8002944:	2b6d      	cmp	r3, #109	; 0x6d
 8002946:	dc04      	bgt.n	8002952 <Convert+0x5e>
 8002948:	2b39      	cmp	r3, #57	; 0x39
 800294a:	dd42      	ble.n	80029d2 <Convert+0xde>
 800294c:	2b64      	cmp	r3, #100	; 0x64
 800294e:	d019      	beq.n	8002984 <Convert+0x90>
 8002950:	e047      	b.n	80029e2 <Convert+0xee>
 8002952:	2bb0      	cmp	r3, #176	; 0xb0
 8002954:	d031      	beq.n	80029ba <Convert+0xc6>
 8002956:	2bb0      	cmp	r3, #176	; 0xb0
 8002958:	dc02      	bgt.n	8002960 <Convert+0x6c>
 800295a:	2b6e      	cmp	r3, #110	; 0x6e
 800295c:	d01a      	beq.n	8002994 <Convert+0xa0>
 800295e:	e040      	b.n	80029e2 <Convert+0xee>
 8002960:	2bb5      	cmp	r3, #181	; 0xb5
 8002962:	d01b      	beq.n	800299c <Convert+0xa8>
 8002964:	2bff      	cmp	r3, #255	; 0xff
 8002966:	d030      	beq.n	80029ca <Convert+0xd6>
 8002968:	e03b      	b.n	80029e2 <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 800296a:	2300      	movs	r3, #0
 800296c:	81fb      	strh	r3, [r7, #14]
      break;
 800296e:	e057      	b.n	8002a20 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8002970:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8002974:	81fb      	strh	r3, [r7, #14]
      break;
 8002976:	e053      	b.n	8002a20 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8002978:	2328      	movs	r3, #40	; 0x28
 800297a:	81fb      	strh	r3, [r7, #14]
      break;
 800297c:	e050      	b.n	8002a20 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 800297e:	2311      	movs	r3, #17
 8002980:	81fb      	strh	r3, [r7, #14]
      break;
 8002982:	e04d      	b.n	8002a20 <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 8002984:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8002988:	81fb      	strh	r3, [r7, #14]
      break;
 800298a:	e049      	b.n	8002a20 <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 800298c:	f24b 2310 	movw	r3, #45584	; 0xb210
 8002990:	81fb      	strh	r3, [r7, #14]
      break;
 8002992:	e045      	b.n	8002a20 <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 8002994:	f242 2310 	movw	r3, #8720	; 0x2210
 8002998:	81fb      	strh	r3, [r7, #14]
      break;
 800299a:	e041      	b.n	8002a20 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 800299c:	f246 0384 	movw	r3, #24708	; 0x6084
 80029a0:	81fb      	strh	r3, [r7, #14]
      break;
 80029a2:	e03d      	b.n	8002a20 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 80029a4:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80029a8:	81fb      	strh	r3, [r7, #14]
      break;
 80029aa:	e039      	b.n	8002a20 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 80029ac:	f24a 0314 	movw	r3, #40980	; 0xa014
 80029b0:	81fb      	strh	r3, [r7, #14]
      break;
 80029b2:	e035      	b.n	8002a20 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 80029b4:	23c0      	movs	r3, #192	; 0xc0
 80029b6:	81fb      	strh	r3, [r7, #14]
      break;
 80029b8:	e032      	b.n	8002a20 <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 80029ba:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 80029be:	81fb      	strh	r3, [r7, #14]
      break;
 80029c0:	e02e      	b.n	8002a20 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 80029c2:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 80029c6:	81fb      	strh	r3, [r7, #14]
      break;
 80029c8:	e02a      	b.n	8002a20 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 80029ca:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 80029ce:	81fb      	strh	r3, [r7, #14]
      break ;
 80029d0:	e026      	b.n	8002a20 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	3b30      	subs	r3, #48	; 0x30
 80029d8:	4a28      	ldr	r2, [pc, #160]	; (8002a7c <Convert+0x188>)
 80029da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80029de:	81fb      	strh	r3, [r7, #14]
      break;
 80029e0:	e01e      	b.n	8002a20 <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	2b5a      	cmp	r3, #90	; 0x5a
 80029e8:	d80a      	bhi.n	8002a00 <Convert+0x10c>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	2b40      	cmp	r3, #64	; 0x40
 80029f0:	d906      	bls.n	8002a00 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	3b41      	subs	r3, #65	; 0x41
 80029f8:	4a21      	ldr	r2, [pc, #132]	; (8002a80 <Convert+0x18c>)
 80029fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80029fe:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	781b      	ldrb	r3, [r3, #0]
 8002a04:	2b7a      	cmp	r3, #122	; 0x7a
 8002a06:	d80a      	bhi.n	8002a1e <Convert+0x12a>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	2b60      	cmp	r3, #96	; 0x60
 8002a0e:	d906      	bls.n	8002a1e <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	3b61      	subs	r3, #97	; 0x61
 8002a16:	4a1a      	ldr	r2, [pc, #104]	; (8002a80 <Convert+0x18c>)
 8002a18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a1c:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8002a1e:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8002a20:	78fb      	ldrb	r3, [r7, #3]
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d103      	bne.n	8002a2e <Convert+0x13a>
  {
    ch |= 0x0002;
 8002a26:	89fb      	ldrh	r3, [r7, #14]
 8002a28:	f043 0302 	orr.w	r3, r3, #2
 8002a2c:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8002a2e:	78bb      	ldrb	r3, [r7, #2]
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d103      	bne.n	8002a3c <Convert+0x148>
  {
    ch |= 0x0020;
 8002a34:	89fb      	ldrh	r3, [r7, #14]
 8002a36:	f043 0320 	orr.w	r3, r3, #32
 8002a3a:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8002a3c:	230c      	movs	r3, #12
 8002a3e:	737b      	strb	r3, [r7, #13]
 8002a40:	2300      	movs	r3, #0
 8002a42:	733b      	strb	r3, [r7, #12]
 8002a44:	e010      	b.n	8002a68 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8002a46:	89fa      	ldrh	r2, [r7, #14]
 8002a48:	7b7b      	ldrb	r3, [r7, #13]
 8002a4a:	fa42 f303 	asr.w	r3, r2, r3
 8002a4e:	461a      	mov	r2, r3
 8002a50:	7b3b      	ldrb	r3, [r7, #12]
 8002a52:	f002 020f 	and.w	r2, r2, #15
 8002a56:	490b      	ldr	r1, [pc, #44]	; (8002a84 <Convert+0x190>)
 8002a58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8002a5c:	7b7b      	ldrb	r3, [r7, #13]
 8002a5e:	3b04      	subs	r3, #4
 8002a60:	737b      	strb	r3, [r7, #13]
 8002a62:	7b3b      	ldrb	r3, [r7, #12]
 8002a64:	3301      	adds	r3, #1
 8002a66:	733b      	strb	r3, [r7, #12]
 8002a68:	7b3b      	ldrb	r3, [r7, #12]
 8002a6a:	2b03      	cmp	r3, #3
 8002a6c:	d9eb      	bls.n	8002a46 <Convert+0x152>
  }
}
 8002a6e:	bf00      	nop
 8002a70:	3714      	adds	r7, #20
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	0800cb44 	.word	0x0800cb44
 8002a80:	0800cb10 	.word	0x0800cb10
 8002a84:	20000444 	.word	0x20000444

08002a88 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	4608      	mov	r0, r1
 8002a92:	4611      	mov	r1, r2
 8002a94:	461a      	mov	r2, r3
 8002a96:	4603      	mov	r3, r0
 8002a98:	70fb      	strb	r3, [r7, #3]
 8002a9a:	460b      	mov	r3, r1
 8002a9c:	70bb      	strb	r3, [r7, #2]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8002aa6:	78ba      	ldrb	r2, [r7, #2]
 8002aa8:	78fb      	ldrb	r3, [r7, #3]
 8002aaa:	4619      	mov	r1, r3
 8002aac:	6878      	ldr	r0, [r7, #4]
 8002aae:	f7ff ff21 	bl	80028f4 <Convert>

  switch (Position)
 8002ab2:	787b      	ldrb	r3, [r7, #1]
 8002ab4:	2b05      	cmp	r3, #5
 8002ab6:	f200 835b 	bhi.w	8003170 <WriteChar+0x6e8>
 8002aba:	a201      	add	r2, pc, #4	; (adr r2, 8002ac0 <WriteChar+0x38>)
 8002abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ac0:	08002ad9 	.word	0x08002ad9
 8002ac4:	08002bd3 	.word	0x08002bd3
 8002ac8:	08002ced 	.word	0x08002ced
 8002acc:	08002def 	.word	0x08002def
 8002ad0:	08002f1d 	.word	0x08002f1d
 8002ad4:	08003067 	.word	0x08003067
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002ad8:	4b80      	ldr	r3, [pc, #512]	; (8002cdc <WriteChar+0x254>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	011b      	lsls	r3, r3, #4
 8002ade:	f003 0210 	and.w	r2, r3, #16
 8002ae2:	4b7e      	ldr	r3, [pc, #504]	; (8002cdc <WriteChar+0x254>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	085b      	lsrs	r3, r3, #1
 8002ae8:	05db      	lsls	r3, r3, #23
 8002aea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002aee:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002af0:	4b7a      	ldr	r3, [pc, #488]	; (8002cdc <WriteChar+0x254>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	089b      	lsrs	r3, r3, #2
 8002af6:	059b      	lsls	r3, r3, #22
 8002af8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002afc:	431a      	orrs	r2, r3
 8002afe:	4b77      	ldr	r3, [pc, #476]	; (8002cdc <WriteChar+0x254>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002b06:	4313      	orrs	r3, r2
 8002b08:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	4a74      	ldr	r2, [pc, #464]	; (8002ce0 <WriteChar+0x258>)
 8002b0e:	2100      	movs	r1, #0
 8002b10:	4874      	ldr	r0, [pc, #464]	; (8002ce4 <WriteChar+0x25c>)
 8002b12:	f003 fbe7 	bl	80062e4 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002b16:	4b71      	ldr	r3, [pc, #452]	; (8002cdc <WriteChar+0x254>)
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	011b      	lsls	r3, r3, #4
 8002b1c:	f003 0210 	and.w	r2, r3, #16
 8002b20:	4b6e      	ldr	r3, [pc, #440]	; (8002cdc <WriteChar+0x254>)
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	085b      	lsrs	r3, r3, #1
 8002b26:	05db      	lsls	r3, r3, #23
 8002b28:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b2c:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002b2e:	4b6b      	ldr	r3, [pc, #428]	; (8002cdc <WriteChar+0x254>)
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	089b      	lsrs	r3, r3, #2
 8002b34:	059b      	lsls	r3, r3, #22
 8002b36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b3a:	431a      	orrs	r2, r3
 8002b3c:	4b67      	ldr	r3, [pc, #412]	; (8002cdc <WriteChar+0x254>)
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002b44:	4313      	orrs	r3, r2
 8002b46:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	4a65      	ldr	r2, [pc, #404]	; (8002ce0 <WriteChar+0x258>)
 8002b4c:	2102      	movs	r1, #2
 8002b4e:	4865      	ldr	r0, [pc, #404]	; (8002ce4 <WriteChar+0x25c>)
 8002b50:	f003 fbc8 	bl	80062e4 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002b54:	4b61      	ldr	r3, [pc, #388]	; (8002cdc <WriteChar+0x254>)
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	011b      	lsls	r3, r3, #4
 8002b5a:	f003 0210 	and.w	r2, r3, #16
 8002b5e:	4b5f      	ldr	r3, [pc, #380]	; (8002cdc <WriteChar+0x254>)
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	085b      	lsrs	r3, r3, #1
 8002b64:	05db      	lsls	r3, r3, #23
 8002b66:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b6a:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002b6c:	4b5b      	ldr	r3, [pc, #364]	; (8002cdc <WriteChar+0x254>)
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	089b      	lsrs	r3, r3, #2
 8002b72:	059b      	lsls	r3, r3, #22
 8002b74:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b78:	431a      	orrs	r2, r3
 8002b7a:	4b58      	ldr	r3, [pc, #352]	; (8002cdc <WriteChar+0x254>)
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002b82:	4313      	orrs	r3, r2
 8002b84:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	4a55      	ldr	r2, [pc, #340]	; (8002ce0 <WriteChar+0x258>)
 8002b8a:	2104      	movs	r1, #4
 8002b8c:	4855      	ldr	r0, [pc, #340]	; (8002ce4 <WriteChar+0x25c>)
 8002b8e:	f003 fba9 	bl	80062e4 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002b92:	4b52      	ldr	r3, [pc, #328]	; (8002cdc <WriteChar+0x254>)
 8002b94:	68db      	ldr	r3, [r3, #12]
 8002b96:	011b      	lsls	r3, r3, #4
 8002b98:	f003 0210 	and.w	r2, r3, #16
 8002b9c:	4b4f      	ldr	r3, [pc, #316]	; (8002cdc <WriteChar+0x254>)
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	085b      	lsrs	r3, r3, #1
 8002ba2:	05db      	lsls	r3, r3, #23
 8002ba4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ba8:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002baa:	4b4c      	ldr	r3, [pc, #304]	; (8002cdc <WriteChar+0x254>)
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	089b      	lsrs	r3, r3, #2
 8002bb0:	059b      	lsls	r3, r3, #22
 8002bb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bb6:	431a      	orrs	r2, r3
 8002bb8:	4b48      	ldr	r3, [pc, #288]	; (8002cdc <WriteChar+0x254>)
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	4a46      	ldr	r2, [pc, #280]	; (8002ce0 <WriteChar+0x258>)
 8002bc8:	2106      	movs	r1, #6
 8002bca:	4846      	ldr	r0, [pc, #280]	; (8002ce4 <WriteChar+0x25c>)
 8002bcc:	f003 fb8a 	bl	80062e4 <HAL_LCD_Write>
      break;
 8002bd0:	e2cf      	b.n	8003172 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002bd2:	4b42      	ldr	r3, [pc, #264]	; (8002cdc <WriteChar+0x254>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	019b      	lsls	r3, r3, #6
 8002bd8:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002bdc:	4b3f      	ldr	r3, [pc, #252]	; (8002cdc <WriteChar+0x254>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	085b      	lsrs	r3, r3, #1
 8002be2:	035b      	lsls	r3, r3, #13
 8002be4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002be8:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002bea:	4b3c      	ldr	r3, [pc, #240]	; (8002cdc <WriteChar+0x254>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	089b      	lsrs	r3, r3, #2
 8002bf0:	031b      	lsls	r3, r3, #12
 8002bf2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bf6:	431a      	orrs	r2, r3
 8002bf8:	4b38      	ldr	r3, [pc, #224]	; (8002cdc <WriteChar+0x254>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	08db      	lsrs	r3, r3, #3
 8002bfe:	015b      	lsls	r3, r3, #5
 8002c00:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002c04:	4313      	orrs	r3, r2
 8002c06:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	4a37      	ldr	r2, [pc, #220]	; (8002ce8 <WriteChar+0x260>)
 8002c0c:	2100      	movs	r1, #0
 8002c0e:	4835      	ldr	r0, [pc, #212]	; (8002ce4 <WriteChar+0x25c>)
 8002c10:	f003 fb68 	bl	80062e4 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002c14:	4b31      	ldr	r3, [pc, #196]	; (8002cdc <WriteChar+0x254>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	019b      	lsls	r3, r3, #6
 8002c1a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002c1e:	4b2f      	ldr	r3, [pc, #188]	; (8002cdc <WriteChar+0x254>)
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	085b      	lsrs	r3, r3, #1
 8002c24:	035b      	lsls	r3, r3, #13
 8002c26:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c2a:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002c2c:	4b2b      	ldr	r3, [pc, #172]	; (8002cdc <WriteChar+0x254>)
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	089b      	lsrs	r3, r3, #2
 8002c32:	031b      	lsls	r3, r3, #12
 8002c34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c38:	431a      	orrs	r2, r3
 8002c3a:	4b28      	ldr	r3, [pc, #160]	; (8002cdc <WriteChar+0x254>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	08db      	lsrs	r3, r3, #3
 8002c40:	015b      	lsls	r3, r3, #5
 8002c42:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002c46:	4313      	orrs	r3, r2
 8002c48:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	4a26      	ldr	r2, [pc, #152]	; (8002ce8 <WriteChar+0x260>)
 8002c4e:	2102      	movs	r1, #2
 8002c50:	4824      	ldr	r0, [pc, #144]	; (8002ce4 <WriteChar+0x25c>)
 8002c52:	f003 fb47 	bl	80062e4 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002c56:	4b21      	ldr	r3, [pc, #132]	; (8002cdc <WriteChar+0x254>)
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	019b      	lsls	r3, r3, #6
 8002c5c:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002c60:	4b1e      	ldr	r3, [pc, #120]	; (8002cdc <WriteChar+0x254>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	085b      	lsrs	r3, r3, #1
 8002c66:	035b      	lsls	r3, r3, #13
 8002c68:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c6c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002c6e:	4b1b      	ldr	r3, [pc, #108]	; (8002cdc <WriteChar+0x254>)
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	089b      	lsrs	r3, r3, #2
 8002c74:	031b      	lsls	r3, r3, #12
 8002c76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c7a:	431a      	orrs	r2, r3
 8002c7c:	4b17      	ldr	r3, [pc, #92]	; (8002cdc <WriteChar+0x254>)
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	08db      	lsrs	r3, r3, #3
 8002c82:	015b      	lsls	r3, r3, #5
 8002c84:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	4a16      	ldr	r2, [pc, #88]	; (8002ce8 <WriteChar+0x260>)
 8002c90:	2104      	movs	r1, #4
 8002c92:	4814      	ldr	r0, [pc, #80]	; (8002ce4 <WriteChar+0x25c>)
 8002c94:	f003 fb26 	bl	80062e4 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002c98:	4b10      	ldr	r3, [pc, #64]	; (8002cdc <WriteChar+0x254>)
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	019b      	lsls	r3, r3, #6
 8002c9e:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002ca2:	4b0e      	ldr	r3, [pc, #56]	; (8002cdc <WriteChar+0x254>)
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	085b      	lsrs	r3, r3, #1
 8002ca8:	035b      	lsls	r3, r3, #13
 8002caa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002cae:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002cb0:	4b0a      	ldr	r3, [pc, #40]	; (8002cdc <WriteChar+0x254>)
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	089b      	lsrs	r3, r3, #2
 8002cb6:	031b      	lsls	r3, r3, #12
 8002cb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cbc:	431a      	orrs	r2, r3
 8002cbe:	4b07      	ldr	r3, [pc, #28]	; (8002cdc <WriteChar+0x254>)
 8002cc0:	68db      	ldr	r3, [r3, #12]
 8002cc2:	08db      	lsrs	r3, r3, #3
 8002cc4:	015b      	lsls	r3, r3, #5
 8002cc6:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	4a05      	ldr	r2, [pc, #20]	; (8002ce8 <WriteChar+0x260>)
 8002cd2:	2106      	movs	r1, #6
 8002cd4:	4803      	ldr	r0, [pc, #12]	; (8002ce4 <WriteChar+0x25c>)
 8002cd6:	f003 fb05 	bl	80062e4 <HAL_LCD_Write>
      break;
 8002cda:	e24a      	b.n	8003172 <WriteChar+0x6ea>
 8002cdc:	20000444 	.word	0x20000444
 8002ce0:	ff3fffe7 	.word	0xff3fffe7
 8002ce4:	20000454 	.word	0x20000454
 8002ce8:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002cec:	4b88      	ldr	r3, [pc, #544]	; (8002f10 <WriteChar+0x488>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	03db      	lsls	r3, r3, #15
 8002cf2:	b29a      	uxth	r2, r3
 8002cf4:	4b86      	ldr	r3, [pc, #536]	; (8002f10 <WriteChar+0x488>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	085b      	lsrs	r3, r3, #1
 8002cfa:	075b      	lsls	r3, r3, #29
 8002cfc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d00:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002d02:	4b83      	ldr	r3, [pc, #524]	; (8002f10 <WriteChar+0x488>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	089b      	lsrs	r3, r3, #2
 8002d08:	071b      	lsls	r3, r3, #28
 8002d0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d0e:	431a      	orrs	r2, r3
 8002d10:	4b7f      	ldr	r3, [pc, #508]	; (8002f10 <WriteChar+0x488>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	08db      	lsrs	r3, r3, #3
 8002d16:	039b      	lsls	r3, r3, #14
 8002d18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	4a7c      	ldr	r2, [pc, #496]	; (8002f14 <WriteChar+0x48c>)
 8002d24:	2100      	movs	r1, #0
 8002d26:	487c      	ldr	r0, [pc, #496]	; (8002f18 <WriteChar+0x490>)
 8002d28:	f003 fadc 	bl	80062e4 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002d2c:	4b78      	ldr	r3, [pc, #480]	; (8002f10 <WriteChar+0x488>)
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	03db      	lsls	r3, r3, #15
 8002d32:	b29a      	uxth	r2, r3
 8002d34:	4b76      	ldr	r3, [pc, #472]	; (8002f10 <WriteChar+0x488>)
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	085b      	lsrs	r3, r3, #1
 8002d3a:	075b      	lsls	r3, r3, #29
 8002d3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d40:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002d42:	4b73      	ldr	r3, [pc, #460]	; (8002f10 <WriteChar+0x488>)
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	089b      	lsrs	r3, r3, #2
 8002d48:	071b      	lsls	r3, r3, #28
 8002d4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d4e:	431a      	orrs	r2, r3
 8002d50:	4b6f      	ldr	r3, [pc, #444]	; (8002f10 <WriteChar+0x488>)
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	08db      	lsrs	r3, r3, #3
 8002d56:	039b      	lsls	r3, r3, #14
 8002d58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	4a6c      	ldr	r2, [pc, #432]	; (8002f14 <WriteChar+0x48c>)
 8002d64:	2102      	movs	r1, #2
 8002d66:	486c      	ldr	r0, [pc, #432]	; (8002f18 <WriteChar+0x490>)
 8002d68:	f003 fabc 	bl	80062e4 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002d6c:	4b68      	ldr	r3, [pc, #416]	; (8002f10 <WriteChar+0x488>)
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	03db      	lsls	r3, r3, #15
 8002d72:	b29a      	uxth	r2, r3
 8002d74:	4b66      	ldr	r3, [pc, #408]	; (8002f10 <WriteChar+0x488>)
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	085b      	lsrs	r3, r3, #1
 8002d7a:	075b      	lsls	r3, r3, #29
 8002d7c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d80:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002d82:	4b63      	ldr	r3, [pc, #396]	; (8002f10 <WriteChar+0x488>)
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	089b      	lsrs	r3, r3, #2
 8002d88:	071b      	lsls	r3, r3, #28
 8002d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d8e:	431a      	orrs	r2, r3
 8002d90:	4b5f      	ldr	r3, [pc, #380]	; (8002f10 <WriteChar+0x488>)
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	08db      	lsrs	r3, r3, #3
 8002d96:	039b      	lsls	r3, r3, #14
 8002d98:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	4a5c      	ldr	r2, [pc, #368]	; (8002f14 <WriteChar+0x48c>)
 8002da4:	2104      	movs	r1, #4
 8002da6:	485c      	ldr	r0, [pc, #368]	; (8002f18 <WriteChar+0x490>)
 8002da8:	f003 fa9c 	bl	80062e4 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002dac:	4b58      	ldr	r3, [pc, #352]	; (8002f10 <WriteChar+0x488>)
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	03db      	lsls	r3, r3, #15
 8002db2:	b29a      	uxth	r2, r3
 8002db4:	4b56      	ldr	r3, [pc, #344]	; (8002f10 <WriteChar+0x488>)
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	085b      	lsrs	r3, r3, #1
 8002dba:	075b      	lsls	r3, r3, #29
 8002dbc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002dc0:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002dc2:	4b53      	ldr	r3, [pc, #332]	; (8002f10 <WriteChar+0x488>)
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	089b      	lsrs	r3, r3, #2
 8002dc8:	071b      	lsls	r3, r3, #28
 8002dca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	4b4f      	ldr	r3, [pc, #316]	; (8002f10 <WriteChar+0x488>)
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	08db      	lsrs	r3, r3, #3
 8002dd6:	039b      	lsls	r3, r3, #14
 8002dd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	4a4c      	ldr	r2, [pc, #304]	; (8002f14 <WriteChar+0x48c>)
 8002de4:	2106      	movs	r1, #6
 8002de6:	484c      	ldr	r0, [pc, #304]	; (8002f18 <WriteChar+0x490>)
 8002de8:	f003 fa7c 	bl	80062e4 <HAL_LCD_Write>
      break;
 8002dec:	e1c1      	b.n	8003172 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002dee:	4b48      	ldr	r3, [pc, #288]	; (8002f10 <WriteChar+0x488>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	07da      	lsls	r2, r3, #31
 8002df4:	4b46      	ldr	r3, [pc, #280]	; (8002f10 <WriteChar+0x488>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	08db      	lsrs	r3, r3, #3
 8002dfa:	079b      	lsls	r3, r3, #30
 8002dfc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002e00:	4313      	orrs	r3, r2
 8002e02:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002e0a:	2100      	movs	r1, #0
 8002e0c:	4842      	ldr	r0, [pc, #264]	; (8002f18 <WriteChar+0x490>)
 8002e0e:	f003 fa69 	bl	80062e4 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002e12:	4b3f      	ldr	r3, [pc, #252]	; (8002f10 <WriteChar+0x488>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0202 	and.w	r2, r3, #2
 8002e1a:	4b3d      	ldr	r3, [pc, #244]	; (8002f10 <WriteChar+0x488>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	089b      	lsrs	r3, r3, #2
 8002e20:	f003 0301 	and.w	r3, r3, #1
 8002e24:	4313      	orrs	r3, r2
 8002e26:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	f06f 0203 	mvn.w	r2, #3
 8002e2e:	2101      	movs	r1, #1
 8002e30:	4839      	ldr	r0, [pc, #228]	; (8002f18 <WriteChar+0x490>)
 8002e32:	f003 fa57 	bl	80062e4 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002e36:	4b36      	ldr	r3, [pc, #216]	; (8002f10 <WriteChar+0x488>)
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	07da      	lsls	r2, r3, #31
 8002e3c:	4b34      	ldr	r3, [pc, #208]	; (8002f10 <WriteChar+0x488>)
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	08db      	lsrs	r3, r3, #3
 8002e42:	079b      	lsls	r3, r3, #30
 8002e44:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002e52:	2102      	movs	r1, #2
 8002e54:	4830      	ldr	r0, [pc, #192]	; (8002f18 <WriteChar+0x490>)
 8002e56:	f003 fa45 	bl	80062e4 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002e5a:	4b2d      	ldr	r3, [pc, #180]	; (8002f10 <WriteChar+0x488>)
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	f003 0202 	and.w	r2, r3, #2
 8002e62:	4b2b      	ldr	r3, [pc, #172]	; (8002f10 <WriteChar+0x488>)
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	089b      	lsrs	r3, r3, #2
 8002e68:	f003 0301 	and.w	r3, r3, #1
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f06f 0203 	mvn.w	r2, #3
 8002e76:	2103      	movs	r1, #3
 8002e78:	4827      	ldr	r0, [pc, #156]	; (8002f18 <WriteChar+0x490>)
 8002e7a:	f003 fa33 	bl	80062e4 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002e7e:	4b24      	ldr	r3, [pc, #144]	; (8002f10 <WriteChar+0x488>)
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	07da      	lsls	r2, r3, #31
 8002e84:	4b22      	ldr	r3, [pc, #136]	; (8002f10 <WriteChar+0x488>)
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	08db      	lsrs	r3, r3, #3
 8002e8a:	079b      	lsls	r3, r3, #30
 8002e8c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002e90:	4313      	orrs	r3, r2
 8002e92:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002e9a:	2104      	movs	r1, #4
 8002e9c:	481e      	ldr	r0, [pc, #120]	; (8002f18 <WriteChar+0x490>)
 8002e9e:	f003 fa21 	bl	80062e4 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002ea2:	4b1b      	ldr	r3, [pc, #108]	; (8002f10 <WriteChar+0x488>)
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	f003 0202 	and.w	r2, r3, #2
 8002eaa:	4b19      	ldr	r3, [pc, #100]	; (8002f10 <WriteChar+0x488>)
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	089b      	lsrs	r3, r3, #2
 8002eb0:	f003 0301 	and.w	r3, r3, #1
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	f06f 0203 	mvn.w	r2, #3
 8002ebe:	2105      	movs	r1, #5
 8002ec0:	4815      	ldr	r0, [pc, #84]	; (8002f18 <WriteChar+0x490>)
 8002ec2:	f003 fa0f 	bl	80062e4 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002ec6:	4b12      	ldr	r3, [pc, #72]	; (8002f10 <WriteChar+0x488>)
 8002ec8:	68db      	ldr	r3, [r3, #12]
 8002eca:	07da      	lsls	r2, r3, #31
 8002ecc:	4b10      	ldr	r3, [pc, #64]	; (8002f10 <WriteChar+0x488>)
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	08db      	lsrs	r3, r3, #3
 8002ed2:	079b      	lsls	r3, r3, #30
 8002ed4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002ee2:	2106      	movs	r1, #6
 8002ee4:	480c      	ldr	r0, [pc, #48]	; (8002f18 <WriteChar+0x490>)
 8002ee6:	f003 f9fd 	bl	80062e4 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002eea:	4b09      	ldr	r3, [pc, #36]	; (8002f10 <WriteChar+0x488>)
 8002eec:	68db      	ldr	r3, [r3, #12]
 8002eee:	f003 0202 	and.w	r2, r3, #2
 8002ef2:	4b07      	ldr	r3, [pc, #28]	; (8002f10 <WriteChar+0x488>)
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	089b      	lsrs	r3, r3, #2
 8002ef8:	f003 0301 	and.w	r3, r3, #1
 8002efc:	4313      	orrs	r3, r2
 8002efe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f06f 0203 	mvn.w	r2, #3
 8002f06:	2107      	movs	r1, #7
 8002f08:	4803      	ldr	r0, [pc, #12]	; (8002f18 <WriteChar+0x490>)
 8002f0a:	f003 f9eb 	bl	80062e4 <HAL_LCD_Write>
      break;
 8002f0e:	e130      	b.n	8003172 <WriteChar+0x6ea>
 8002f10:	20000444 	.word	0x20000444
 8002f14:	cfff3fff 	.word	0xcfff3fff
 8002f18:	20000454 	.word	0x20000454

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002f1c:	4b97      	ldr	r3, [pc, #604]	; (800317c <WriteChar+0x6f4>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	085b      	lsrs	r3, r3, #1
 8002f22:	065b      	lsls	r3, r3, #25
 8002f24:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002f28:	4b94      	ldr	r3, [pc, #592]	; (800317c <WriteChar+0x6f4>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	089b      	lsrs	r3, r3, #2
 8002f2e:	061b      	lsls	r3, r3, #24
 8002f30:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f34:	4313      	orrs	r3, r2
 8002f36:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002f3e:	2100      	movs	r1, #0
 8002f40:	488f      	ldr	r0, [pc, #572]	; (8003180 <WriteChar+0x6f8>)
 8002f42:	f003 f9cf 	bl	80062e4 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002f46:	4b8d      	ldr	r3, [pc, #564]	; (800317c <WriteChar+0x6f4>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	00db      	lsls	r3, r3, #3
 8002f4c:	f003 0208 	and.w	r2, r3, #8
 8002f50:	4b8a      	ldr	r3, [pc, #552]	; (800317c <WriteChar+0x6f4>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	08db      	lsrs	r3, r3, #3
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	f003 0304 	and.w	r3, r3, #4
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	f06f 020c 	mvn.w	r2, #12
 8002f66:	2101      	movs	r1, #1
 8002f68:	4885      	ldr	r0, [pc, #532]	; (8003180 <WriteChar+0x6f8>)
 8002f6a:	f003 f9bb 	bl	80062e4 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002f6e:	4b83      	ldr	r3, [pc, #524]	; (800317c <WriteChar+0x6f4>)
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	085b      	lsrs	r3, r3, #1
 8002f74:	065b      	lsls	r3, r3, #25
 8002f76:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002f7a:	4b80      	ldr	r3, [pc, #512]	; (800317c <WriteChar+0x6f4>)
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	089b      	lsrs	r3, r3, #2
 8002f80:	061b      	lsls	r3, r3, #24
 8002f82:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f86:	4313      	orrs	r3, r2
 8002f88:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002f90:	2102      	movs	r1, #2
 8002f92:	487b      	ldr	r0, [pc, #492]	; (8003180 <WriteChar+0x6f8>)
 8002f94:	f003 f9a6 	bl	80062e4 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002f98:	4b78      	ldr	r3, [pc, #480]	; (800317c <WriteChar+0x6f4>)
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	00db      	lsls	r3, r3, #3
 8002f9e:	f003 0208 	and.w	r2, r3, #8
 8002fa2:	4b76      	ldr	r3, [pc, #472]	; (800317c <WriteChar+0x6f4>)
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	08db      	lsrs	r3, r3, #3
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	f003 0304 	and.w	r3, r3, #4
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	f06f 020c 	mvn.w	r2, #12
 8002fb8:	2103      	movs	r1, #3
 8002fba:	4871      	ldr	r0, [pc, #452]	; (8003180 <WriteChar+0x6f8>)
 8002fbc:	f003 f992 	bl	80062e4 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002fc0:	4b6e      	ldr	r3, [pc, #440]	; (800317c <WriteChar+0x6f4>)
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	085b      	lsrs	r3, r3, #1
 8002fc6:	065b      	lsls	r3, r3, #25
 8002fc8:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002fcc:	4b6b      	ldr	r3, [pc, #428]	; (800317c <WriteChar+0x6f4>)
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	089b      	lsrs	r3, r3, #2
 8002fd2:	061b      	lsls	r3, r3, #24
 8002fd4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002fe2:	2104      	movs	r1, #4
 8002fe4:	4866      	ldr	r0, [pc, #408]	; (8003180 <WriteChar+0x6f8>)
 8002fe6:	f003 f97d 	bl	80062e4 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002fea:	4b64      	ldr	r3, [pc, #400]	; (800317c <WriteChar+0x6f4>)
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	00db      	lsls	r3, r3, #3
 8002ff0:	f003 0208 	and.w	r2, r3, #8
 8002ff4:	4b61      	ldr	r3, [pc, #388]	; (800317c <WriteChar+0x6f4>)
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	08db      	lsrs	r3, r3, #3
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	f003 0304 	and.w	r3, r3, #4
 8003000:	4313      	orrs	r3, r2
 8003002:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f06f 020c 	mvn.w	r2, #12
 800300a:	2105      	movs	r1, #5
 800300c:	485c      	ldr	r0, [pc, #368]	; (8003180 <WriteChar+0x6f8>)
 800300e:	f003 f969 	bl	80062e4 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8003012:	4b5a      	ldr	r3, [pc, #360]	; (800317c <WriteChar+0x6f4>)
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	085b      	lsrs	r3, r3, #1
 8003018:	065b      	lsls	r3, r3, #25
 800301a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800301e:	4b57      	ldr	r3, [pc, #348]	; (800317c <WriteChar+0x6f4>)
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	089b      	lsrs	r3, r3, #2
 8003024:	061b      	lsls	r3, r3, #24
 8003026:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800302a:	4313      	orrs	r3, r2
 800302c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8003034:	2106      	movs	r1, #6
 8003036:	4852      	ldr	r0, [pc, #328]	; (8003180 <WriteChar+0x6f8>)
 8003038:	f003 f954 	bl	80062e4 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800303c:	4b4f      	ldr	r3, [pc, #316]	; (800317c <WriteChar+0x6f4>)
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	00db      	lsls	r3, r3, #3
 8003042:	f003 0208 	and.w	r2, r3, #8
 8003046:	4b4d      	ldr	r3, [pc, #308]	; (800317c <WriteChar+0x6f4>)
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	08db      	lsrs	r3, r3, #3
 800304c:	009b      	lsls	r3, r3, #2
 800304e:	f003 0304 	and.w	r3, r3, #4
 8003052:	4313      	orrs	r3, r2
 8003054:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f06f 020c 	mvn.w	r2, #12
 800305c:	2107      	movs	r1, #7
 800305e:	4848      	ldr	r0, [pc, #288]	; (8003180 <WriteChar+0x6f8>)
 8003060:	f003 f940 	bl	80062e4 <HAL_LCD_Write>
      break;
 8003064:	e085      	b.n	8003172 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003066:	4b45      	ldr	r3, [pc, #276]	; (800317c <WriteChar+0x6f4>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	045b      	lsls	r3, r3, #17
 800306c:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003070:	4b42      	ldr	r3, [pc, #264]	; (800317c <WriteChar+0x6f4>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	085b      	lsrs	r3, r3, #1
 8003076:	021b      	lsls	r3, r3, #8
 8003078:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800307c:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800307e:	4b3f      	ldr	r3, [pc, #252]	; (800317c <WriteChar+0x6f4>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	089b      	lsrs	r3, r3, #2
 8003084:	025b      	lsls	r3, r3, #9
 8003086:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800308a:	431a      	orrs	r2, r3
 800308c:	4b3b      	ldr	r3, [pc, #236]	; (800317c <WriteChar+0x6f4>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	08db      	lsrs	r3, r3, #3
 8003092:	069b      	lsls	r3, r3, #26
 8003094:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003098:	4313      	orrs	r3, r2
 800309a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	4a39      	ldr	r2, [pc, #228]	; (8003184 <WriteChar+0x6fc>)
 80030a0:	2100      	movs	r1, #0
 80030a2:	4837      	ldr	r0, [pc, #220]	; (8003180 <WriteChar+0x6f8>)
 80030a4:	f003 f91e 	bl	80062e4 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80030a8:	4b34      	ldr	r3, [pc, #208]	; (800317c <WriteChar+0x6f4>)
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	045b      	lsls	r3, r3, #17
 80030ae:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80030b2:	4b32      	ldr	r3, [pc, #200]	; (800317c <WriteChar+0x6f4>)
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	085b      	lsrs	r3, r3, #1
 80030b8:	021b      	lsls	r3, r3, #8
 80030ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030be:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80030c0:	4b2e      	ldr	r3, [pc, #184]	; (800317c <WriteChar+0x6f4>)
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	089b      	lsrs	r3, r3, #2
 80030c6:	025b      	lsls	r3, r3, #9
 80030c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030cc:	431a      	orrs	r2, r3
 80030ce:	4b2b      	ldr	r3, [pc, #172]	; (800317c <WriteChar+0x6f4>)
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	08db      	lsrs	r3, r3, #3
 80030d4:	069b      	lsls	r3, r3, #26
 80030d6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80030da:	4313      	orrs	r3, r2
 80030dc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	4a28      	ldr	r2, [pc, #160]	; (8003184 <WriteChar+0x6fc>)
 80030e2:	2102      	movs	r1, #2
 80030e4:	4826      	ldr	r0, [pc, #152]	; (8003180 <WriteChar+0x6f8>)
 80030e6:	f003 f8fd 	bl	80062e4 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80030ea:	4b24      	ldr	r3, [pc, #144]	; (800317c <WriteChar+0x6f4>)
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	045b      	lsls	r3, r3, #17
 80030f0:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80030f4:	4b21      	ldr	r3, [pc, #132]	; (800317c <WriteChar+0x6f4>)
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	085b      	lsrs	r3, r3, #1
 80030fa:	021b      	lsls	r3, r3, #8
 80030fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003100:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8003102:	4b1e      	ldr	r3, [pc, #120]	; (800317c <WriteChar+0x6f4>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	089b      	lsrs	r3, r3, #2
 8003108:	025b      	lsls	r3, r3, #9
 800310a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800310e:	431a      	orrs	r2, r3
 8003110:	4b1a      	ldr	r3, [pc, #104]	; (800317c <WriteChar+0x6f4>)
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	08db      	lsrs	r3, r3, #3
 8003116:	069b      	lsls	r3, r3, #26
 8003118:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800311c:	4313      	orrs	r3, r2
 800311e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	4a18      	ldr	r2, [pc, #96]	; (8003184 <WriteChar+0x6fc>)
 8003124:	2104      	movs	r1, #4
 8003126:	4816      	ldr	r0, [pc, #88]	; (8003180 <WriteChar+0x6f8>)
 8003128:	f003 f8dc 	bl	80062e4 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800312c:	4b13      	ldr	r3, [pc, #76]	; (800317c <WriteChar+0x6f4>)
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	045b      	lsls	r3, r3, #17
 8003132:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003136:	4b11      	ldr	r3, [pc, #68]	; (800317c <WriteChar+0x6f4>)
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	085b      	lsrs	r3, r3, #1
 800313c:	021b      	lsls	r3, r3, #8
 800313e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003142:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8003144:	4b0d      	ldr	r3, [pc, #52]	; (800317c <WriteChar+0x6f4>)
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	089b      	lsrs	r3, r3, #2
 800314a:	025b      	lsls	r3, r3, #9
 800314c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003150:	431a      	orrs	r2, r3
 8003152:	4b0a      	ldr	r3, [pc, #40]	; (800317c <WriteChar+0x6f4>)
 8003154:	68db      	ldr	r3, [r3, #12]
 8003156:	08db      	lsrs	r3, r3, #3
 8003158:	069b      	lsls	r3, r3, #26
 800315a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800315e:	4313      	orrs	r3, r2
 8003160:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	4a07      	ldr	r2, [pc, #28]	; (8003184 <WriteChar+0x6fc>)
 8003166:	2106      	movs	r1, #6
 8003168:	4805      	ldr	r0, [pc, #20]	; (8003180 <WriteChar+0x6f8>)
 800316a:	f003 f8bb 	bl	80062e4 <HAL_LCD_Write>
      break;
 800316e:	e000      	b.n	8003172 <WriteChar+0x6ea>

    default:
      break;
 8003170:	bf00      	nop
  }
}
 8003172:	bf00      	nop
 8003174:	3710      	adds	r7, #16
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	20000444 	.word	0x20000444
 8003180:	20000454 	.word	0x20000454
 8003184:	fbfdfcff 	.word	0xfbfdfcff

08003188 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800318e:	2300      	movs	r3, #0
 8003190:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003192:	4b0c      	ldr	r3, [pc, #48]	; (80031c4 <HAL_Init+0x3c>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a0b      	ldr	r2, [pc, #44]	; (80031c4 <HAL_Init+0x3c>)
 8003198:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800319c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800319e:	2003      	movs	r0, #3
 80031a0:	f001 f866 	bl	8004270 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80031a4:	2000      	movs	r0, #0
 80031a6:	f000 f80f 	bl	80031c8 <HAL_InitTick>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d002      	beq.n	80031b6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	71fb      	strb	r3, [r7, #7]
 80031b4:	e001      	b.n	80031ba <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80031b6:	f7fe fe3b 	bl	8001e30 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80031ba:	79fb      	ldrb	r3, [r7, #7]
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3708      	adds	r7, #8
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	40022000 	.word	0x40022000

080031c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80031d0:	2300      	movs	r3, #0
 80031d2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80031d4:	4b16      	ldr	r3, [pc, #88]	; (8003230 <HAL_InitTick+0x68>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d022      	beq.n	8003222 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80031dc:	4b15      	ldr	r3, [pc, #84]	; (8003234 <HAL_InitTick+0x6c>)
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	4b13      	ldr	r3, [pc, #76]	; (8003230 <HAL_InitTick+0x68>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80031e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80031ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80031f0:	4618      	mov	r0, r3
 80031f2:	f001 f872 	bl	80042da <HAL_SYSTICK_Config>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d10f      	bne.n	800321c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2b0f      	cmp	r3, #15
 8003200:	d809      	bhi.n	8003216 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003202:	2200      	movs	r2, #0
 8003204:	6879      	ldr	r1, [r7, #4]
 8003206:	f04f 30ff 	mov.w	r0, #4294967295
 800320a:	f001 f83c 	bl	8004286 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800320e:	4a0a      	ldr	r2, [pc, #40]	; (8003238 <HAL_InitTick+0x70>)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6013      	str	r3, [r2, #0]
 8003214:	e007      	b.n	8003226 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	73fb      	strb	r3, [r7, #15]
 800321a:	e004      	b.n	8003226 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	73fb      	strb	r3, [r7, #15]
 8003220:	e001      	b.n	8003226 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003226:	7bfb      	ldrb	r3, [r7, #15]
}
 8003228:	4618      	mov	r0, r3
 800322a:	3710      	adds	r7, #16
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}
 8003230:	20000028 	.word	0x20000028
 8003234:	2000000c 	.word	0x2000000c
 8003238:	20000024 	.word	0x20000024

0800323c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800323c:	b480      	push	{r7}
 800323e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003240:	4b05      	ldr	r3, [pc, #20]	; (8003258 <HAL_IncTick+0x1c>)
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	4b05      	ldr	r3, [pc, #20]	; (800325c <HAL_IncTick+0x20>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4413      	add	r3, r2
 800324a:	4a03      	ldr	r2, [pc, #12]	; (8003258 <HAL_IncTick+0x1c>)
 800324c:	6013      	str	r3, [r2, #0]
}
 800324e:	bf00      	nop
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr
 8003258:	20000490 	.word	0x20000490
 800325c:	20000028 	.word	0x20000028

08003260 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003260:	b480      	push	{r7}
 8003262:	af00      	add	r7, sp, #0
  return uwTick;
 8003264:	4b03      	ldr	r3, [pc, #12]	; (8003274 <HAL_GetTick+0x14>)
 8003266:	681b      	ldr	r3, [r3, #0]
}
 8003268:	4618      	mov	r0, r3
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	20000490 	.word	0x20000490

08003278 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003280:	f7ff ffee 	bl	8003260 <HAL_GetTick>
 8003284:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003290:	d004      	beq.n	800329c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003292:	4b09      	ldr	r3, [pc, #36]	; (80032b8 <HAL_Delay+0x40>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	68fa      	ldr	r2, [r7, #12]
 8003298:	4413      	add	r3, r2
 800329a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800329c:	bf00      	nop
 800329e:	f7ff ffdf 	bl	8003260 <HAL_GetTick>
 80032a2:	4602      	mov	r2, r0
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	68fa      	ldr	r2, [r7, #12]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d8f7      	bhi.n	800329e <HAL_Delay+0x26>
  {
  }
}
 80032ae:	bf00      	nop
 80032b0:	3710      	adds	r7, #16
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	20000028 	.word	0x20000028

080032bc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
 80032c4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	431a      	orrs	r2, r3
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	609a      	str	r2, [r3, #8]
}
 80032d6:	bf00      	nop
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr

080032e2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80032e2:	b480      	push	{r7}
 80032e4:	b083      	sub	sp, #12
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	6078      	str	r0, [r7, #4]
 80032ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	431a      	orrs	r2, r3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	609a      	str	r2, [r3, #8]
}
 80032fc:	bf00      	nop
 80032fe:	370c      	adds	r7, #12
 8003300:	46bd      	mov	sp, r7
 8003302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003306:	4770      	bx	lr

08003308 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003308:	b480      	push	{r7}
 800330a:	b083      	sub	sp, #12
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003318:	4618      	mov	r0, r3
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003324:	b490      	push	{r4, r7}
 8003326:	b084      	sub	sp, #16
 8003328:	af00      	add	r7, sp, #0
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	60b9      	str	r1, [r7, #8]
 800332e:	607a      	str	r2, [r7, #4]
 8003330:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	3360      	adds	r3, #96	; 0x60
 8003336:	461a      	mov	r2, r3
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	4413      	add	r3, r2
 800333e:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003340:	6822      	ldr	r2, [r4, #0]
 8003342:	4b08      	ldr	r3, [pc, #32]	; (8003364 <LL_ADC_SetOffset+0x40>)
 8003344:	4013      	ands	r3, r2
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800334c:	683a      	ldr	r2, [r7, #0]
 800334e:	430a      	orrs	r2, r1
 8003350:	4313      	orrs	r3, r2
 8003352:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003356:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003358:	bf00      	nop
 800335a:	3710      	adds	r7, #16
 800335c:	46bd      	mov	sp, r7
 800335e:	bc90      	pop	{r4, r7}
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	03fff000 	.word	0x03fff000

08003368 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003368:	b490      	push	{r4, r7}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
 8003370:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	3360      	adds	r3, #96	; 0x60
 8003376:	461a      	mov	r2, r3
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	4413      	add	r3, r2
 800337e:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003380:	6823      	ldr	r3, [r4, #0]
 8003382:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003386:	4618      	mov	r0, r3
 8003388:	3708      	adds	r7, #8
 800338a:	46bd      	mov	sp, r7
 800338c:	bc90      	pop	{r4, r7}
 800338e:	4770      	bx	lr

08003390 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003390:	b490      	push	{r4, r7}
 8003392:	b084      	sub	sp, #16
 8003394:	af00      	add	r7, sp, #0
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	3360      	adds	r3, #96	; 0x60
 80033a0:	461a      	mov	r2, r3
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	4413      	add	r3, r2
 80033a8:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80033aa:	6823      	ldr	r3, [r4, #0]
 80033ac:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80033b6:	bf00      	nop
 80033b8:	3710      	adds	r7, #16
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bc90      	pop	{r4, r7}
 80033be:	4770      	bx	lr

080033c0 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80033c0:	b490      	push	{r4, r7}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	60f8      	str	r0, [r7, #12]
 80033c8:	60b9      	str	r1, [r7, #8]
 80033ca:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	3330      	adds	r3, #48	; 0x30
 80033d0:	461a      	mov	r2, r3
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	0a1b      	lsrs	r3, r3, #8
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	f003 030c 	and.w	r3, r3, #12
 80033dc:	4413      	add	r3, r2
 80033de:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80033e0:	6822      	ldr	r2, [r4, #0]
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	f003 031f 	and.w	r3, r3, #31
 80033e8:	211f      	movs	r1, #31
 80033ea:	fa01 f303 	lsl.w	r3, r1, r3
 80033ee:	43db      	mvns	r3, r3
 80033f0:	401a      	ands	r2, r3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	0e9b      	lsrs	r3, r3, #26
 80033f6:	f003 011f 	and.w	r1, r3, #31
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	f003 031f 	and.w	r3, r3, #31
 8003400:	fa01 f303 	lsl.w	r3, r1, r3
 8003404:	4313      	orrs	r3, r2
 8003406:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003408:	bf00      	nop
 800340a:	3710      	adds	r7, #16
 800340c:	46bd      	mov	sp, r7
 800340e:	bc90      	pop	{r4, r7}
 8003410:	4770      	bx	lr

08003412 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003412:	b490      	push	{r4, r7}
 8003414:	b084      	sub	sp, #16
 8003416:	af00      	add	r7, sp, #0
 8003418:	60f8      	str	r0, [r7, #12]
 800341a:	60b9      	str	r1, [r7, #8]
 800341c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	3314      	adds	r3, #20
 8003422:	461a      	mov	r2, r3
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	0e5b      	lsrs	r3, r3, #25
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	f003 0304 	and.w	r3, r3, #4
 800342e:	4413      	add	r3, r2
 8003430:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003432:	6822      	ldr	r2, [r4, #0]
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	0d1b      	lsrs	r3, r3, #20
 8003438:	f003 031f 	and.w	r3, r3, #31
 800343c:	2107      	movs	r1, #7
 800343e:	fa01 f303 	lsl.w	r3, r1, r3
 8003442:	43db      	mvns	r3, r3
 8003444:	401a      	ands	r2, r3
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	0d1b      	lsrs	r3, r3, #20
 800344a:	f003 031f 	and.w	r3, r3, #31
 800344e:	6879      	ldr	r1, [r7, #4]
 8003450:	fa01 f303 	lsl.w	r3, r1, r3
 8003454:	4313      	orrs	r3, r2
 8003456:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003458:	bf00      	nop
 800345a:	3710      	adds	r7, #16
 800345c:	46bd      	mov	sp, r7
 800345e:	bc90      	pop	{r4, r7}
 8003460:	4770      	bx	lr
	...

08003464 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003464:	b480      	push	{r7}
 8003466:	b085      	sub	sp, #20
 8003468:	af00      	add	r7, sp, #0
 800346a:	60f8      	str	r0, [r7, #12]
 800346c:	60b9      	str	r1, [r7, #8]
 800346e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800347c:	43db      	mvns	r3, r3
 800347e:	401a      	ands	r2, r3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f003 0318 	and.w	r3, r3, #24
 8003486:	4908      	ldr	r1, [pc, #32]	; (80034a8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003488:	40d9      	lsrs	r1, r3
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	400b      	ands	r3, r1
 800348e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003492:	431a      	orrs	r2, r3
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800349a:	bf00      	nop
 800349c:	3714      	adds	r7, #20
 800349e:	46bd      	mov	sp, r7
 80034a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a4:	4770      	bx	lr
 80034a6:	bf00      	nop
 80034a8:	0007ffff 	.word	0x0007ffff

080034ac <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80034bc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	6093      	str	r3, [r2, #8]
}
 80034c4:	bf00      	nop
 80034c6:	370c      	adds	r7, #12
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80034e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80034e4:	d101      	bne.n	80034ea <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80034e6:	2301      	movs	r3, #1
 80034e8:	e000      	b.n	80034ec <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80034ea:	2300      	movs	r3, #0
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003508:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800350c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003530:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003534:	d101      	bne.n	800353a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003536:	2301      	movs	r3, #1
 8003538:	e000      	b.n	800353c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800353a:	2300      	movs	r3, #0
}
 800353c:	4618      	mov	r0, r3
 800353e:	370c      	adds	r7, #12
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr

08003548 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f003 0301 	and.w	r3, r3, #1
 8003558:	2b01      	cmp	r3, #1
 800355a:	d101      	bne.n	8003560 <LL_ADC_IsEnabled+0x18>
 800355c:	2301      	movs	r3, #1
 800355e:	e000      	b.n	8003562 <LL_ADC_IsEnabled+0x1a>
 8003560:	2300      	movs	r3, #0
}
 8003562:	4618      	mov	r0, r3
 8003564:	370c      	adds	r7, #12
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr

0800356e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800356e:	b480      	push	{r7}
 8003570:	b083      	sub	sp, #12
 8003572:	af00      	add	r7, sp, #0
 8003574:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	f003 0304 	and.w	r3, r3, #4
 800357e:	2b04      	cmp	r3, #4
 8003580:	d101      	bne.n	8003586 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003582:	2301      	movs	r3, #1
 8003584:	e000      	b.n	8003588 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003586:	2300      	movs	r3, #0
}
 8003588:	4618      	mov	r0, r3
 800358a:	370c      	adds	r7, #12
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr

08003594 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	f003 0308 	and.w	r3, r3, #8
 80035a4:	2b08      	cmp	r3, #8
 80035a6:	d101      	bne.n	80035ac <LL_ADC_INJ_IsConversionOngoing+0x18>
 80035a8:	2301      	movs	r3, #1
 80035aa:	e000      	b.n	80035ae <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80035ac:	2300      	movs	r3, #0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	370c      	adds	r7, #12
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
	...

080035bc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80035bc:	b590      	push	{r4, r7, lr}
 80035be:	b089      	sub	sp, #36	; 0x24
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035c4:	2300      	movs	r3, #0
 80035c6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80035c8:	2300      	movs	r3, #0
 80035ca:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d101      	bne.n	80035d6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e134      	b.n	8003840 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	691b      	ldr	r3, [r3, #16]
 80035da:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d109      	bne.n	80035f8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f7fe fc47 	bl	8001e78 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f7ff ff67 	bl	80034d0 <LL_ADC_IsDeepPowerDownEnabled>
 8003602:	4603      	mov	r3, r0
 8003604:	2b00      	cmp	r3, #0
 8003606:	d004      	beq.n	8003612 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4618      	mov	r0, r3
 800360e:	f7ff ff4d 	bl	80034ac <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4618      	mov	r0, r3
 8003618:	f7ff ff82 	bl	8003520 <LL_ADC_IsInternalRegulatorEnabled>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d113      	bne.n	800364a <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4618      	mov	r0, r3
 8003628:	f7ff ff66 	bl	80034f8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800362c:	4b86      	ldr	r3, [pc, #536]	; (8003848 <HAL_ADC_Init+0x28c>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	099b      	lsrs	r3, r3, #6
 8003632:	4a86      	ldr	r2, [pc, #536]	; (800384c <HAL_ADC_Init+0x290>)
 8003634:	fba2 2303 	umull	r2, r3, r2, r3
 8003638:	099b      	lsrs	r3, r3, #6
 800363a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800363c:	e002      	b.n	8003644 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	3b01      	subs	r3, #1
 8003642:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d1f9      	bne.n	800363e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4618      	mov	r0, r3
 8003650:	f7ff ff66 	bl	8003520 <LL_ADC_IsInternalRegulatorEnabled>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d10d      	bne.n	8003676 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800365e:	f043 0210 	orr.w	r2, r3, #16
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800366a:	f043 0201 	orr.w	r2, r3, #1
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4618      	mov	r0, r3
 800367c:	f7ff ff77 	bl	800356e <LL_ADC_REG_IsConversionOngoing>
 8003680:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003686:	f003 0310 	and.w	r3, r3, #16
 800368a:	2b00      	cmp	r3, #0
 800368c:	f040 80cf 	bne.w	800382e <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	2b00      	cmp	r3, #0
 8003694:	f040 80cb 	bne.w	800382e <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800369c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80036a0:	f043 0202 	orr.w	r2, r3, #2
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4618      	mov	r0, r3
 80036ae:	f7ff ff4b 	bl	8003548 <LL_ADC_IsEnabled>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d115      	bne.n	80036e4 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036b8:	4865      	ldr	r0, [pc, #404]	; (8003850 <HAL_ADC_Init+0x294>)
 80036ba:	f7ff ff45 	bl	8003548 <LL_ADC_IsEnabled>
 80036be:	4604      	mov	r4, r0
 80036c0:	4864      	ldr	r0, [pc, #400]	; (8003854 <HAL_ADC_Init+0x298>)
 80036c2:	f7ff ff41 	bl	8003548 <LL_ADC_IsEnabled>
 80036c6:	4603      	mov	r3, r0
 80036c8:	431c      	orrs	r4, r3
 80036ca:	4863      	ldr	r0, [pc, #396]	; (8003858 <HAL_ADC_Init+0x29c>)
 80036cc:	f7ff ff3c 	bl	8003548 <LL_ADC_IsEnabled>
 80036d0:	4603      	mov	r3, r0
 80036d2:	4323      	orrs	r3, r4
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d105      	bne.n	80036e4 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	4619      	mov	r1, r3
 80036de:	485f      	ldr	r0, [pc, #380]	; (800385c <HAL_ADC_Init+0x2a0>)
 80036e0:	f7ff fdec 	bl	80032bc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	7e5b      	ldrb	r3, [r3, #25]
 80036e8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80036ee:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80036f4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80036fa:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003702:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003704:	4313      	orrs	r3, r2
 8003706:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800370e:	2b01      	cmp	r3, #1
 8003710:	d106      	bne.n	8003720 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003716:	3b01      	subs	r3, #1
 8003718:	045b      	lsls	r3, r3, #17
 800371a:	69ba      	ldr	r2, [r7, #24]
 800371c:	4313      	orrs	r3, r2
 800371e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003724:	2b00      	cmp	r3, #0
 8003726:	d009      	beq.n	800373c <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800372c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003734:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003736:	69ba      	ldr	r2, [r7, #24]
 8003738:	4313      	orrs	r3, r2
 800373a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	68da      	ldr	r2, [r3, #12]
 8003742:	4b47      	ldr	r3, [pc, #284]	; (8003860 <HAL_ADC_Init+0x2a4>)
 8003744:	4013      	ands	r3, r2
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	6812      	ldr	r2, [r2, #0]
 800374a:	69b9      	ldr	r1, [r7, #24]
 800374c:	430b      	orrs	r3, r1
 800374e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4618      	mov	r0, r3
 8003756:	f7ff ff0a 	bl	800356e <LL_ADC_REG_IsConversionOngoing>
 800375a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4618      	mov	r0, r3
 8003762:	f7ff ff17 	bl	8003594 <LL_ADC_INJ_IsConversionOngoing>
 8003766:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d13d      	bne.n	80037ea <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d13a      	bne.n	80037ea <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003778:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003780:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003782:	4313      	orrs	r3, r2
 8003784:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003790:	f023 0302 	bic.w	r3, r3, #2
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	6812      	ldr	r2, [r2, #0]
 8003798:	69b9      	ldr	r1, [r7, #24]
 800379a:	430b      	orrs	r3, r1
 800379c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d118      	bne.n	80037da <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	691b      	ldr	r3, [r3, #16]
 80037ae:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80037b2:	f023 0304 	bic.w	r3, r3, #4
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80037be:	4311      	orrs	r1, r2
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80037c4:	4311      	orrs	r1, r2
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80037ca:	430a      	orrs	r2, r1
 80037cc:	431a      	orrs	r2, r3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f042 0201 	orr.w	r2, r2, #1
 80037d6:	611a      	str	r2, [r3, #16]
 80037d8:	e007      	b.n	80037ea <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	691a      	ldr	r2, [r3, #16]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f022 0201 	bic.w	r2, r2, #1
 80037e8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	691b      	ldr	r3, [r3, #16]
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d10c      	bne.n	800380c <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f8:	f023 010f 	bic.w	r1, r3, #15
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	69db      	ldr	r3, [r3, #28]
 8003800:	1e5a      	subs	r2, r3, #1
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	430a      	orrs	r2, r1
 8003808:	631a      	str	r2, [r3, #48]	; 0x30
 800380a:	e007      	b.n	800381c <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f022 020f 	bic.w	r2, r2, #15
 800381a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003820:	f023 0303 	bic.w	r3, r3, #3
 8003824:	f043 0201 	orr.w	r2, r3, #1
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	655a      	str	r2, [r3, #84]	; 0x54
 800382c:	e007      	b.n	800383e <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003832:	f043 0210 	orr.w	r2, r3, #16
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800383e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003840:	4618      	mov	r0, r3
 8003842:	3724      	adds	r7, #36	; 0x24
 8003844:	46bd      	mov	sp, r7
 8003846:	bd90      	pop	{r4, r7, pc}
 8003848:	2000000c 	.word	0x2000000c
 800384c:	053e2d63 	.word	0x053e2d63
 8003850:	50040000 	.word	0x50040000
 8003854:	50040100 	.word	0x50040100
 8003858:	50040200 	.word	0x50040200
 800385c:	50040300 	.word	0x50040300
 8003860:	fff0c007 	.word	0xfff0c007

08003864 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b0a6      	sub	sp, #152	; 0x98
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800386e:	2300      	movs	r3, #0
 8003870:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003874:	2300      	movs	r3, #0
 8003876:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800387e:	2b01      	cmp	r3, #1
 8003880:	d101      	bne.n	8003886 <HAL_ADC_ConfigChannel+0x22>
 8003882:	2302      	movs	r3, #2
 8003884:	e348      	b.n	8003f18 <HAL_ADC_ConfigChannel+0x6b4>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2201      	movs	r2, #1
 800388a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4618      	mov	r0, r3
 8003894:	f7ff fe6b 	bl	800356e <LL_ADC_REG_IsConversionOngoing>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	f040 8329 	bne.w	8003ef2 <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	2b05      	cmp	r3, #5
 80038a6:	d824      	bhi.n	80038f2 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	3b02      	subs	r3, #2
 80038ae:	2b03      	cmp	r3, #3
 80038b0:	d81b      	bhi.n	80038ea <HAL_ADC_ConfigChannel+0x86>
 80038b2:	a201      	add	r2, pc, #4	; (adr r2, 80038b8 <HAL_ADC_ConfigChannel+0x54>)
 80038b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038b8:	080038c9 	.word	0x080038c9
 80038bc:	080038d1 	.word	0x080038d1
 80038c0:	080038d9 	.word	0x080038d9
 80038c4:	080038e1 	.word	0x080038e1
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	220c      	movs	r2, #12
 80038cc:	605a      	str	r2, [r3, #4]
 80038ce:	e011      	b.n	80038f4 <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	2212      	movs	r2, #18
 80038d4:	605a      	str	r2, [r3, #4]
 80038d6:	e00d      	b.n	80038f4 <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	2218      	movs	r2, #24
 80038dc:	605a      	str	r2, [r3, #4]
 80038de:	e009      	b.n	80038f4 <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80038e6:	605a      	str	r2, [r3, #4]
 80038e8:	e004      	b.n	80038f4 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	2206      	movs	r2, #6
 80038ee:	605a      	str	r2, [r3, #4]
 80038f0:	e000      	b.n	80038f4 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80038f2:	bf00      	nop
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6818      	ldr	r0, [r3, #0]
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	6859      	ldr	r1, [r3, #4]
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	461a      	mov	r2, r3
 8003902:	f7ff fd5d 	bl	80033c0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4618      	mov	r0, r3
 800390c:	f7ff fe2f 	bl	800356e <LL_ADC_REG_IsConversionOngoing>
 8003910:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4618      	mov	r0, r3
 800391a:	f7ff fe3b 	bl	8003594 <LL_ADC_INJ_IsConversionOngoing>
 800391e:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003922:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003926:	2b00      	cmp	r3, #0
 8003928:	f040 8148 	bne.w	8003bbc <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800392c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003930:	2b00      	cmp	r3, #0
 8003932:	f040 8143 	bne.w	8003bbc <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6818      	ldr	r0, [r3, #0]
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	6819      	ldr	r1, [r3, #0]
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	461a      	mov	r2, r3
 8003944:	f7ff fd65 	bl	8003412 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	695a      	ldr	r2, [r3, #20]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	08db      	lsrs	r3, r3, #3
 8003954:	f003 0303 	and.w	r3, r3, #3
 8003958:	005b      	lsls	r3, r3, #1
 800395a:	fa02 f303 	lsl.w	r3, r2, r3
 800395e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	691b      	ldr	r3, [r3, #16]
 8003966:	2b04      	cmp	r3, #4
 8003968:	d00a      	beq.n	8003980 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6818      	ldr	r0, [r3, #0]
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	6919      	ldr	r1, [r3, #16]
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800397a:	f7ff fcd3 	bl	8003324 <LL_ADC_SetOffset>
 800397e:	e11d      	b.n	8003bbc <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2100      	movs	r1, #0
 8003986:	4618      	mov	r0, r3
 8003988:	f7ff fcee 	bl	8003368 <LL_ADC_GetOffsetChannel>
 800398c:	4603      	mov	r3, r0
 800398e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003992:	2b00      	cmp	r3, #0
 8003994:	d10a      	bne.n	80039ac <HAL_ADC_ConfigChannel+0x148>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2100      	movs	r1, #0
 800399c:	4618      	mov	r0, r3
 800399e:	f7ff fce3 	bl	8003368 <LL_ADC_GetOffsetChannel>
 80039a2:	4603      	mov	r3, r0
 80039a4:	0e9b      	lsrs	r3, r3, #26
 80039a6:	f003 021f 	and.w	r2, r3, #31
 80039aa:	e012      	b.n	80039d2 <HAL_ADC_ConfigChannel+0x16e>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2100      	movs	r1, #0
 80039b2:	4618      	mov	r0, r3
 80039b4:	f7ff fcd8 	bl	8003368 <LL_ADC_GetOffsetChannel>
 80039b8:	4603      	mov	r3, r0
 80039ba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039be:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80039c2:	fa93 f3a3 	rbit	r3, r3
 80039c6:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80039c8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80039ca:	fab3 f383 	clz	r3, r3
 80039ce:	b2db      	uxtb	r3, r3
 80039d0:	461a      	mov	r2, r3
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d105      	bne.n	80039ea <HAL_ADC_ConfigChannel+0x186>
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	0e9b      	lsrs	r3, r3, #26
 80039e4:	f003 031f 	and.w	r3, r3, #31
 80039e8:	e00a      	b.n	8003a00 <HAL_ADC_ConfigChannel+0x19c>
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80039f2:	fa93 f3a3 	rbit	r3, r3
 80039f6:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 80039f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80039fa:	fab3 f383 	clz	r3, r3
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d106      	bne.n	8003a12 <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	2100      	movs	r1, #0
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f7ff fcbf 	bl	8003390 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	2101      	movs	r1, #1
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f7ff fca5 	bl	8003368 <LL_ADC_GetOffsetChannel>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d10a      	bne.n	8003a3e <HAL_ADC_ConfigChannel+0x1da>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	2101      	movs	r1, #1
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f7ff fc9a 	bl	8003368 <LL_ADC_GetOffsetChannel>
 8003a34:	4603      	mov	r3, r0
 8003a36:	0e9b      	lsrs	r3, r3, #26
 8003a38:	f003 021f 	and.w	r2, r3, #31
 8003a3c:	e010      	b.n	8003a60 <HAL_ADC_ConfigChannel+0x1fc>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	2101      	movs	r1, #1
 8003a44:	4618      	mov	r0, r3
 8003a46:	f7ff fc8f 	bl	8003368 <LL_ADC_GetOffsetChannel>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a4e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a50:	fa93 f3a3 	rbit	r3, r3
 8003a54:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003a56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a58:	fab3 f383 	clz	r3, r3
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	461a      	mov	r2, r3
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d105      	bne.n	8003a78 <HAL_ADC_ConfigChannel+0x214>
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	0e9b      	lsrs	r3, r3, #26
 8003a72:	f003 031f 	and.w	r3, r3, #31
 8003a76:	e00a      	b.n	8003a8e <HAL_ADC_ConfigChannel+0x22a>
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a7e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003a80:	fa93 f3a3 	rbit	r3, r3
 8003a84:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003a86:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003a88:	fab3 f383 	clz	r3, r3
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d106      	bne.n	8003aa0 <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	2200      	movs	r2, #0
 8003a98:	2101      	movs	r1, #1
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f7ff fc78 	bl	8003390 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2102      	movs	r1, #2
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f7ff fc5e 	bl	8003368 <LL_ADC_GetOffsetChannel>
 8003aac:	4603      	mov	r3, r0
 8003aae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d10a      	bne.n	8003acc <HAL_ADC_ConfigChannel+0x268>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	2102      	movs	r1, #2
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7ff fc53 	bl	8003368 <LL_ADC_GetOffsetChannel>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	0e9b      	lsrs	r3, r3, #26
 8003ac6:	f003 021f 	and.w	r2, r3, #31
 8003aca:	e010      	b.n	8003aee <HAL_ADC_ConfigChannel+0x28a>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	2102      	movs	r1, #2
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f7ff fc48 	bl	8003368 <LL_ADC_GetOffsetChannel>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003adc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ade:	fa93 f3a3 	rbit	r3, r3
 8003ae2:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8003ae4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ae6:	fab3 f383 	clz	r3, r3
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	461a      	mov	r2, r3
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d105      	bne.n	8003b06 <HAL_ADC_ConfigChannel+0x2a2>
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	0e9b      	lsrs	r3, r3, #26
 8003b00:	f003 031f 	and.w	r3, r3, #31
 8003b04:	e00a      	b.n	8003b1c <HAL_ADC_ConfigChannel+0x2b8>
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b0c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b0e:	fa93 f3a3 	rbit	r3, r3
 8003b12:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003b14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b16:	fab3 f383 	clz	r3, r3
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d106      	bne.n	8003b2e <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2200      	movs	r2, #0
 8003b26:	2102      	movs	r1, #2
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f7ff fc31 	bl	8003390 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	2103      	movs	r1, #3
 8003b34:	4618      	mov	r0, r3
 8003b36:	f7ff fc17 	bl	8003368 <LL_ADC_GetOffsetChannel>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d10a      	bne.n	8003b5a <HAL_ADC_ConfigChannel+0x2f6>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2103      	movs	r1, #3
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f7ff fc0c 	bl	8003368 <LL_ADC_GetOffsetChannel>
 8003b50:	4603      	mov	r3, r0
 8003b52:	0e9b      	lsrs	r3, r3, #26
 8003b54:	f003 021f 	and.w	r2, r3, #31
 8003b58:	e010      	b.n	8003b7c <HAL_ADC_ConfigChannel+0x318>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	2103      	movs	r1, #3
 8003b60:	4618      	mov	r0, r3
 8003b62:	f7ff fc01 	bl	8003368 <LL_ADC_GetOffsetChannel>
 8003b66:	4603      	mov	r3, r0
 8003b68:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003b6c:	fa93 f3a3 	rbit	r3, r3
 8003b70:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003b72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b74:	fab3 f383 	clz	r3, r3
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	461a      	mov	r2, r3
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d105      	bne.n	8003b94 <HAL_ADC_ConfigChannel+0x330>
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	0e9b      	lsrs	r3, r3, #26
 8003b8e:	f003 031f 	and.w	r3, r3, #31
 8003b92:	e00a      	b.n	8003baa <HAL_ADC_ConfigChannel+0x346>
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b9c:	fa93 f3a3 	rbit	r3, r3
 8003ba0:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8003ba2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ba4:	fab3 f383 	clz	r3, r3
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d106      	bne.n	8003bbc <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	2103      	movs	r1, #3
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f7ff fbea 	bl	8003390 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f7ff fcc1 	bl	8003548 <LL_ADC_IsEnabled>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	f040 810c 	bne.w	8003de6 <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6818      	ldr	r0, [r3, #0]
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	6819      	ldr	r1, [r3, #0]
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	68db      	ldr	r3, [r3, #12]
 8003bda:	461a      	mov	r2, r3
 8003bdc:	f7ff fc42 	bl	8003464 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	4aad      	ldr	r2, [pc, #692]	; (8003e9c <HAL_ADC_ConfigChannel+0x638>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	f040 80fd 	bne.w	8003de6 <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d10b      	bne.n	8003c14 <HAL_ADC_ConfigChannel+0x3b0>
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	0e9b      	lsrs	r3, r3, #26
 8003c02:	3301      	adds	r3, #1
 8003c04:	f003 031f 	and.w	r3, r3, #31
 8003c08:	2b09      	cmp	r3, #9
 8003c0a:	bf94      	ite	ls
 8003c0c:	2301      	movls	r3, #1
 8003c0e:	2300      	movhi	r3, #0
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	e012      	b.n	8003c3a <HAL_ADC_ConfigChannel+0x3d6>
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c1c:	fa93 f3a3 	rbit	r3, r3
 8003c20:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8003c22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c24:	fab3 f383 	clz	r3, r3
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	3301      	adds	r3, #1
 8003c2c:	f003 031f 	and.w	r3, r3, #31
 8003c30:	2b09      	cmp	r3, #9
 8003c32:	bf94      	ite	ls
 8003c34:	2301      	movls	r3, #1
 8003c36:	2300      	movhi	r3, #0
 8003c38:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d064      	beq.n	8003d08 <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d107      	bne.n	8003c5a <HAL_ADC_ConfigChannel+0x3f6>
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	0e9b      	lsrs	r3, r3, #26
 8003c50:	3301      	adds	r3, #1
 8003c52:	069b      	lsls	r3, r3, #26
 8003c54:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c58:	e00e      	b.n	8003c78 <HAL_ADC_ConfigChannel+0x414>
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c62:	fa93 f3a3 	rbit	r3, r3
 8003c66:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003c68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c6a:	fab3 f383 	clz	r3, r3
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	3301      	adds	r3, #1
 8003c72:	069b      	lsls	r3, r3, #26
 8003c74:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d109      	bne.n	8003c98 <HAL_ADC_ConfigChannel+0x434>
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	0e9b      	lsrs	r3, r3, #26
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	f003 031f 	and.w	r3, r3, #31
 8003c90:	2101      	movs	r1, #1
 8003c92:	fa01 f303 	lsl.w	r3, r1, r3
 8003c96:	e010      	b.n	8003cba <HAL_ADC_ConfigChannel+0x456>
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ca0:	fa93 f3a3 	rbit	r3, r3
 8003ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003ca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ca8:	fab3 f383 	clz	r3, r3
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	3301      	adds	r3, #1
 8003cb0:	f003 031f 	and.w	r3, r3, #31
 8003cb4:	2101      	movs	r1, #1
 8003cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cba:	ea42 0103 	orr.w	r1, r2, r3
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d10a      	bne.n	8003ce0 <HAL_ADC_ConfigChannel+0x47c>
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	0e9b      	lsrs	r3, r3, #26
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	f003 021f 	and.w	r2, r3, #31
 8003cd6:	4613      	mov	r3, r2
 8003cd8:	005b      	lsls	r3, r3, #1
 8003cda:	4413      	add	r3, r2
 8003cdc:	051b      	lsls	r3, r3, #20
 8003cde:	e011      	b.n	8003d04 <HAL_ADC_ConfigChannel+0x4a0>
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ce8:	fa93 f3a3 	rbit	r3, r3
 8003cec:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8003cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf0:	fab3 f383 	clz	r3, r3
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	3301      	adds	r3, #1
 8003cf8:	f003 021f 	and.w	r2, r3, #31
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	005b      	lsls	r3, r3, #1
 8003d00:	4413      	add	r3, r2
 8003d02:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d04:	430b      	orrs	r3, r1
 8003d06:	e069      	b.n	8003ddc <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d107      	bne.n	8003d24 <HAL_ADC_ConfigChannel+0x4c0>
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	0e9b      	lsrs	r3, r3, #26
 8003d1a:	3301      	adds	r3, #1
 8003d1c:	069b      	lsls	r3, r3, #26
 8003d1e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003d22:	e00e      	b.n	8003d42 <HAL_ADC_ConfigChannel+0x4de>
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d2a:	6a3b      	ldr	r3, [r7, #32]
 8003d2c:	fa93 f3a3 	rbit	r3, r3
 8003d30:	61fb      	str	r3, [r7, #28]
  return result;
 8003d32:	69fb      	ldr	r3, [r7, #28]
 8003d34:	fab3 f383 	clz	r3, r3
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	3301      	adds	r3, #1
 8003d3c:	069b      	lsls	r3, r3, #26
 8003d3e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d109      	bne.n	8003d62 <HAL_ADC_ConfigChannel+0x4fe>
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	0e9b      	lsrs	r3, r3, #26
 8003d54:	3301      	adds	r3, #1
 8003d56:	f003 031f 	and.w	r3, r3, #31
 8003d5a:	2101      	movs	r1, #1
 8003d5c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d60:	e010      	b.n	8003d84 <HAL_ADC_ConfigChannel+0x520>
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d68:	69bb      	ldr	r3, [r7, #24]
 8003d6a:	fa93 f3a3 	rbit	r3, r3
 8003d6e:	617b      	str	r3, [r7, #20]
  return result;
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	fab3 f383 	clz	r3, r3
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	3301      	adds	r3, #1
 8003d7a:	f003 031f 	and.w	r3, r3, #31
 8003d7e:	2101      	movs	r1, #1
 8003d80:	fa01 f303 	lsl.w	r3, r1, r3
 8003d84:	ea42 0103 	orr.w	r1, r2, r3
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d10d      	bne.n	8003db0 <HAL_ADC_ConfigChannel+0x54c>
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	0e9b      	lsrs	r3, r3, #26
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	f003 021f 	and.w	r2, r3, #31
 8003da0:	4613      	mov	r3, r2
 8003da2:	005b      	lsls	r3, r3, #1
 8003da4:	4413      	add	r3, r2
 8003da6:	3b1e      	subs	r3, #30
 8003da8:	051b      	lsls	r3, r3, #20
 8003daa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003dae:	e014      	b.n	8003dda <HAL_ADC_ConfigChannel+0x576>
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	fa93 f3a3 	rbit	r3, r3
 8003dbc:	60fb      	str	r3, [r7, #12]
  return result;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	fab3 f383 	clz	r3, r3
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	f003 021f 	and.w	r2, r3, #31
 8003dcc:	4613      	mov	r3, r2
 8003dce:	005b      	lsls	r3, r3, #1
 8003dd0:	4413      	add	r3, r2
 8003dd2:	3b1e      	subs	r3, #30
 8003dd4:	051b      	lsls	r3, r3, #20
 8003dd6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003dda:	430b      	orrs	r3, r1
 8003ddc:	683a      	ldr	r2, [r7, #0]
 8003dde:	6892      	ldr	r2, [r2, #8]
 8003de0:	4619      	mov	r1, r3
 8003de2:	f7ff fb16 	bl	8003412 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	4b2d      	ldr	r3, [pc, #180]	; (8003ea0 <HAL_ADC_ConfigChannel+0x63c>)
 8003dec:	4013      	ands	r3, r2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	f000 808c 	beq.w	8003f0c <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003df4:	482b      	ldr	r0, [pc, #172]	; (8003ea4 <HAL_ADC_ConfigChannel+0x640>)
 8003df6:	f7ff fa87 	bl	8003308 <LL_ADC_GetCommonPathInternalCh>
 8003dfa:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a29      	ldr	r2, [pc, #164]	; (8003ea8 <HAL_ADC_ConfigChannel+0x644>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d12b      	bne.n	8003e60 <HAL_ADC_ConfigChannel+0x5fc>
 8003e08:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e0c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d125      	bne.n	8003e60 <HAL_ADC_ConfigChannel+0x5fc>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a24      	ldr	r2, [pc, #144]	; (8003eac <HAL_ADC_ConfigChannel+0x648>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d004      	beq.n	8003e28 <HAL_ADC_ConfigChannel+0x5c4>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a23      	ldr	r2, [pc, #140]	; (8003eb0 <HAL_ADC_ConfigChannel+0x64c>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d16e      	bne.n	8003f06 <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003e28:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e2c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003e30:	4619      	mov	r1, r3
 8003e32:	481c      	ldr	r0, [pc, #112]	; (8003ea4 <HAL_ADC_ConfigChannel+0x640>)
 8003e34:	f7ff fa55 	bl	80032e2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003e38:	4b1e      	ldr	r3, [pc, #120]	; (8003eb4 <HAL_ADC_ConfigChannel+0x650>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	099b      	lsrs	r3, r3, #6
 8003e3e:	4a1e      	ldr	r2, [pc, #120]	; (8003eb8 <HAL_ADC_ConfigChannel+0x654>)
 8003e40:	fba2 2303 	umull	r2, r3, r2, r3
 8003e44:	099a      	lsrs	r2, r3, #6
 8003e46:	4613      	mov	r3, r2
 8003e48:	005b      	lsls	r3, r3, #1
 8003e4a:	4413      	add	r3, r2
 8003e4c:	009b      	lsls	r3, r3, #2
 8003e4e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003e50:	e002      	b.n	8003e58 <HAL_ADC_ConfigChannel+0x5f4>
          {
            wait_loop_index--;
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	3b01      	subs	r3, #1
 8003e56:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d1f9      	bne.n	8003e52 <HAL_ADC_ConfigChannel+0x5ee>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003e5e:	e052      	b.n	8003f06 <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a15      	ldr	r2, [pc, #84]	; (8003ebc <HAL_ADC_ConfigChannel+0x658>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d12a      	bne.n	8003ec0 <HAL_ADC_ConfigChannel+0x65c>
 8003e6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e6e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d124      	bne.n	8003ec0 <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a0c      	ldr	r2, [pc, #48]	; (8003eac <HAL_ADC_ConfigChannel+0x648>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d004      	beq.n	8003e8a <HAL_ADC_ConfigChannel+0x626>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a0a      	ldr	r2, [pc, #40]	; (8003eb0 <HAL_ADC_ConfigChannel+0x64c>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d13f      	bne.n	8003f0a <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003e8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e92:	4619      	mov	r1, r3
 8003e94:	4803      	ldr	r0, [pc, #12]	; (8003ea4 <HAL_ADC_ConfigChannel+0x640>)
 8003e96:	f7ff fa24 	bl	80032e2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003e9a:	e036      	b.n	8003f0a <HAL_ADC_ConfigChannel+0x6a6>
 8003e9c:	407f0000 	.word	0x407f0000
 8003ea0:	80080000 	.word	0x80080000
 8003ea4:	50040300 	.word	0x50040300
 8003ea8:	c7520000 	.word	0xc7520000
 8003eac:	50040000 	.word	0x50040000
 8003eb0:	50040200 	.word	0x50040200
 8003eb4:	2000000c 	.word	0x2000000c
 8003eb8:	053e2d63 	.word	0x053e2d63
 8003ebc:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a16      	ldr	r2, [pc, #88]	; (8003f20 <HAL_ADC_ConfigChannel+0x6bc>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d120      	bne.n	8003f0c <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003eca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003ece:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d11a      	bne.n	8003f0c <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a12      	ldr	r2, [pc, #72]	; (8003f24 <HAL_ADC_ConfigChannel+0x6c0>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d115      	bne.n	8003f0c <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ee0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003ee4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003ee8:	4619      	mov	r1, r3
 8003eea:	480f      	ldr	r0, [pc, #60]	; (8003f28 <HAL_ADC_ConfigChannel+0x6c4>)
 8003eec:	f7ff f9f9 	bl	80032e2 <LL_ADC_SetCommonPathInternalCh>
 8003ef0:	e00c      	b.n	8003f0c <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ef6:	f043 0220 	orr.w	r2, r3, #32
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8003f04:	e002      	b.n	8003f0c <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003f06:	bf00      	nop
 8003f08:	e000      	b.n	8003f0c <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f0a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003f14:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	3798      	adds	r7, #152	; 0x98
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	80000001 	.word	0x80000001
 8003f24:	50040000 	.word	0x50040000
 8003f28:	50040300 	.word	0x50040300

08003f2c <LL_ADC_IsEnabled>:
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	f003 0301 	and.w	r3, r3, #1
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d101      	bne.n	8003f44 <LL_ADC_IsEnabled+0x18>
 8003f40:	2301      	movs	r3, #1
 8003f42:	e000      	b.n	8003f46 <LL_ADC_IsEnabled+0x1a>
 8003f44:	2300      	movs	r3, #0
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	370c      	adds	r7, #12
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr

08003f52 <LL_ADC_REG_IsConversionOngoing>:
{
 8003f52:	b480      	push	{r7}
 8003f54:	b083      	sub	sp, #12
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f003 0304 	and.w	r3, r3, #4
 8003f62:	2b04      	cmp	r3, #4
 8003f64:	d101      	bne.n	8003f6a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003f66:	2301      	movs	r3, #1
 8003f68:	e000      	b.n	8003f6c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003f6a:	2300      	movs	r3, #0
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	370c      	adds	r7, #12
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr

08003f78 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003f78:	b590      	push	{r4, r7, lr}
 8003f7a:	b09f      	sub	sp, #124	; 0x7c
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f82:	2300      	movs	r3, #0
 8003f84:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d101      	bne.n	8003f96 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003f92:	2302      	movs	r3, #2
 8003f94:	e08f      	b.n	80040b6 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a47      	ldr	r2, [pc, #284]	; (80040c0 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d102      	bne.n	8003fae <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8003fa8:	4b46      	ldr	r3, [pc, #280]	; (80040c4 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8003faa:	60bb      	str	r3, [r7, #8]
 8003fac:	e001      	b.n	8003fb2 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8003fae:	2300      	movs	r3, #0
 8003fb0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d10b      	bne.n	8003fd0 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fbc:	f043 0220 	orr.w	r2, r3, #32
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e072      	b.n	80040b6 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f7ff ffbd 	bl	8003f52 <LL_ADC_REG_IsConversionOngoing>
 8003fd8:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f7ff ffb7 	bl	8003f52 <LL_ADC_REG_IsConversionOngoing>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d154      	bne.n	8004094 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003fea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d151      	bne.n	8004094 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003ff0:	4b35      	ldr	r3, [pc, #212]	; (80040c8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003ff2:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d02c      	beq.n	8004056 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003ffc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	6859      	ldr	r1, [r3, #4]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800400e:	035b      	lsls	r3, r3, #13
 8004010:	430b      	orrs	r3, r1
 8004012:	431a      	orrs	r2, r3
 8004014:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004016:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004018:	4829      	ldr	r0, [pc, #164]	; (80040c0 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800401a:	f7ff ff87 	bl	8003f2c <LL_ADC_IsEnabled>
 800401e:	4604      	mov	r4, r0
 8004020:	4828      	ldr	r0, [pc, #160]	; (80040c4 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004022:	f7ff ff83 	bl	8003f2c <LL_ADC_IsEnabled>
 8004026:	4603      	mov	r3, r0
 8004028:	431c      	orrs	r4, r3
 800402a:	4828      	ldr	r0, [pc, #160]	; (80040cc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800402c:	f7ff ff7e 	bl	8003f2c <LL_ADC_IsEnabled>
 8004030:	4603      	mov	r3, r0
 8004032:	4323      	orrs	r3, r4
 8004034:	2b00      	cmp	r3, #0
 8004036:	d137      	bne.n	80040a8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004038:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004040:	f023 030f 	bic.w	r3, r3, #15
 8004044:	683a      	ldr	r2, [r7, #0]
 8004046:	6811      	ldr	r1, [r2, #0]
 8004048:	683a      	ldr	r2, [r7, #0]
 800404a:	6892      	ldr	r2, [r2, #8]
 800404c:	430a      	orrs	r2, r1
 800404e:	431a      	orrs	r2, r3
 8004050:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004052:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004054:	e028      	b.n	80040a8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004056:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800405e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004060:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004062:	4817      	ldr	r0, [pc, #92]	; (80040c0 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004064:	f7ff ff62 	bl	8003f2c <LL_ADC_IsEnabled>
 8004068:	4604      	mov	r4, r0
 800406a:	4816      	ldr	r0, [pc, #88]	; (80040c4 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 800406c:	f7ff ff5e 	bl	8003f2c <LL_ADC_IsEnabled>
 8004070:	4603      	mov	r3, r0
 8004072:	431c      	orrs	r4, r3
 8004074:	4815      	ldr	r0, [pc, #84]	; (80040cc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004076:	f7ff ff59 	bl	8003f2c <LL_ADC_IsEnabled>
 800407a:	4603      	mov	r3, r0
 800407c:	4323      	orrs	r3, r4
 800407e:	2b00      	cmp	r3, #0
 8004080:	d112      	bne.n	80040a8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004082:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800408a:	f023 030f 	bic.w	r3, r3, #15
 800408e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004090:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004092:	e009      	b.n	80040a8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004098:	f043 0220 	orr.w	r2, r3, #32
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80040a6:	e000      	b.n	80040aa <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80040a8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2200      	movs	r2, #0
 80040ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80040b2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	377c      	adds	r7, #124	; 0x7c
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd90      	pop	{r4, r7, pc}
 80040be:	bf00      	nop
 80040c0:	50040000 	.word	0x50040000
 80040c4:	50040100 	.word	0x50040100
 80040c8:	50040300 	.word	0x50040300
 80040cc:	50040200 	.word	0x50040200

080040d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b085      	sub	sp, #20
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	f003 0307 	and.w	r3, r3, #7
 80040de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040e0:	4b0c      	ldr	r3, [pc, #48]	; (8004114 <__NVIC_SetPriorityGrouping+0x44>)
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040e6:	68ba      	ldr	r2, [r7, #8]
 80040e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80040ec:	4013      	ands	r3, r2
 80040ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80040fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004100:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004102:	4a04      	ldr	r2, [pc, #16]	; (8004114 <__NVIC_SetPriorityGrouping+0x44>)
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	60d3      	str	r3, [r2, #12]
}
 8004108:	bf00      	nop
 800410a:	3714      	adds	r7, #20
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr
 8004114:	e000ed00 	.word	0xe000ed00

08004118 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004118:	b480      	push	{r7}
 800411a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800411c:	4b04      	ldr	r3, [pc, #16]	; (8004130 <__NVIC_GetPriorityGrouping+0x18>)
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	0a1b      	lsrs	r3, r3, #8
 8004122:	f003 0307 	and.w	r3, r3, #7
}
 8004126:	4618      	mov	r0, r3
 8004128:	46bd      	mov	sp, r7
 800412a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412e:	4770      	bx	lr
 8004130:	e000ed00 	.word	0xe000ed00

08004134 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	4603      	mov	r3, r0
 800413c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800413e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004142:	2b00      	cmp	r3, #0
 8004144:	db0b      	blt.n	800415e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004146:	79fb      	ldrb	r3, [r7, #7]
 8004148:	f003 021f 	and.w	r2, r3, #31
 800414c:	4907      	ldr	r1, [pc, #28]	; (800416c <__NVIC_EnableIRQ+0x38>)
 800414e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004152:	095b      	lsrs	r3, r3, #5
 8004154:	2001      	movs	r0, #1
 8004156:	fa00 f202 	lsl.w	r2, r0, r2
 800415a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800415e:	bf00      	nop
 8004160:	370c      	adds	r7, #12
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	e000e100 	.word	0xe000e100

08004170 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004170:	b480      	push	{r7}
 8004172:	b083      	sub	sp, #12
 8004174:	af00      	add	r7, sp, #0
 8004176:	4603      	mov	r3, r0
 8004178:	6039      	str	r1, [r7, #0]
 800417a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800417c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004180:	2b00      	cmp	r3, #0
 8004182:	db0a      	blt.n	800419a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	b2da      	uxtb	r2, r3
 8004188:	490c      	ldr	r1, [pc, #48]	; (80041bc <__NVIC_SetPriority+0x4c>)
 800418a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800418e:	0112      	lsls	r2, r2, #4
 8004190:	b2d2      	uxtb	r2, r2
 8004192:	440b      	add	r3, r1
 8004194:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004198:	e00a      	b.n	80041b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	b2da      	uxtb	r2, r3
 800419e:	4908      	ldr	r1, [pc, #32]	; (80041c0 <__NVIC_SetPriority+0x50>)
 80041a0:	79fb      	ldrb	r3, [r7, #7]
 80041a2:	f003 030f 	and.w	r3, r3, #15
 80041a6:	3b04      	subs	r3, #4
 80041a8:	0112      	lsls	r2, r2, #4
 80041aa:	b2d2      	uxtb	r2, r2
 80041ac:	440b      	add	r3, r1
 80041ae:	761a      	strb	r2, [r3, #24]
}
 80041b0:	bf00      	nop
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr
 80041bc:	e000e100 	.word	0xe000e100
 80041c0:	e000ed00 	.word	0xe000ed00

080041c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b089      	sub	sp, #36	; 0x24
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	60b9      	str	r1, [r7, #8]
 80041ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f003 0307 	and.w	r3, r3, #7
 80041d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	f1c3 0307 	rsb	r3, r3, #7
 80041de:	2b04      	cmp	r3, #4
 80041e0:	bf28      	it	cs
 80041e2:	2304      	movcs	r3, #4
 80041e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	3304      	adds	r3, #4
 80041ea:	2b06      	cmp	r3, #6
 80041ec:	d902      	bls.n	80041f4 <NVIC_EncodePriority+0x30>
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	3b03      	subs	r3, #3
 80041f2:	e000      	b.n	80041f6 <NVIC_EncodePriority+0x32>
 80041f4:	2300      	movs	r3, #0
 80041f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041f8:	f04f 32ff 	mov.w	r2, #4294967295
 80041fc:	69bb      	ldr	r3, [r7, #24]
 80041fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004202:	43da      	mvns	r2, r3
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	401a      	ands	r2, r3
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800420c:	f04f 31ff 	mov.w	r1, #4294967295
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	fa01 f303 	lsl.w	r3, r1, r3
 8004216:	43d9      	mvns	r1, r3
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800421c:	4313      	orrs	r3, r2
         );
}
 800421e:	4618      	mov	r0, r3
 8004220:	3724      	adds	r7, #36	; 0x24
 8004222:	46bd      	mov	sp, r7
 8004224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004228:	4770      	bx	lr
	...

0800422c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b082      	sub	sp, #8
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	3b01      	subs	r3, #1
 8004238:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800423c:	d301      	bcc.n	8004242 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800423e:	2301      	movs	r3, #1
 8004240:	e00f      	b.n	8004262 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004242:	4a0a      	ldr	r2, [pc, #40]	; (800426c <SysTick_Config+0x40>)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	3b01      	subs	r3, #1
 8004248:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800424a:	210f      	movs	r1, #15
 800424c:	f04f 30ff 	mov.w	r0, #4294967295
 8004250:	f7ff ff8e 	bl	8004170 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004254:	4b05      	ldr	r3, [pc, #20]	; (800426c <SysTick_Config+0x40>)
 8004256:	2200      	movs	r2, #0
 8004258:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800425a:	4b04      	ldr	r3, [pc, #16]	; (800426c <SysTick_Config+0x40>)
 800425c:	2207      	movs	r2, #7
 800425e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004260:	2300      	movs	r3, #0
}
 8004262:	4618      	mov	r0, r3
 8004264:	3708      	adds	r7, #8
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	e000e010 	.word	0xe000e010

08004270 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004278:	6878      	ldr	r0, [r7, #4]
 800427a:	f7ff ff29 	bl	80040d0 <__NVIC_SetPriorityGrouping>
}
 800427e:	bf00      	nop
 8004280:	3708      	adds	r7, #8
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}

08004286 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004286:	b580      	push	{r7, lr}
 8004288:	b086      	sub	sp, #24
 800428a:	af00      	add	r7, sp, #0
 800428c:	4603      	mov	r3, r0
 800428e:	60b9      	str	r1, [r7, #8]
 8004290:	607a      	str	r2, [r7, #4]
 8004292:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004294:	2300      	movs	r3, #0
 8004296:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004298:	f7ff ff3e 	bl	8004118 <__NVIC_GetPriorityGrouping>
 800429c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	68b9      	ldr	r1, [r7, #8]
 80042a2:	6978      	ldr	r0, [r7, #20]
 80042a4:	f7ff ff8e 	bl	80041c4 <NVIC_EncodePriority>
 80042a8:	4602      	mov	r2, r0
 80042aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042ae:	4611      	mov	r1, r2
 80042b0:	4618      	mov	r0, r3
 80042b2:	f7ff ff5d 	bl	8004170 <__NVIC_SetPriority>
}
 80042b6:	bf00      	nop
 80042b8:	3718      	adds	r7, #24
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}

080042be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042be:	b580      	push	{r7, lr}
 80042c0:	b082      	sub	sp, #8
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	4603      	mov	r3, r0
 80042c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042cc:	4618      	mov	r0, r3
 80042ce:	f7ff ff31 	bl	8004134 <__NVIC_EnableIRQ>
}
 80042d2:	bf00      	nop
 80042d4:	3708      	adds	r7, #8
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}

080042da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80042da:	b580      	push	{r7, lr}
 80042dc:	b082      	sub	sp, #8
 80042de:	af00      	add	r7, sp, #0
 80042e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f7ff ffa2 	bl	800422c <SysTick_Config>
 80042e8:	4603      	mov	r3, r0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3708      	adds	r7, #8
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
	...

080042f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b087      	sub	sp, #28
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80042fe:	2300      	movs	r3, #0
 8004300:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004302:	e17f      	b.n	8004604 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	2101      	movs	r1, #1
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	fa01 f303 	lsl.w	r3, r1, r3
 8004310:	4013      	ands	r3, r2
 8004312:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2b00      	cmp	r3, #0
 8004318:	f000 8171 	beq.w	80045fe <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	2b02      	cmp	r3, #2
 8004322:	d003      	beq.n	800432c <HAL_GPIO_Init+0x38>
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	2b12      	cmp	r3, #18
 800432a:	d123      	bne.n	8004374 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	08da      	lsrs	r2, r3, #3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	3208      	adds	r2, #8
 8004334:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004338:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	f003 0307 	and.w	r3, r3, #7
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	220f      	movs	r2, #15
 8004344:	fa02 f303 	lsl.w	r3, r2, r3
 8004348:	43db      	mvns	r3, r3
 800434a:	693a      	ldr	r2, [r7, #16]
 800434c:	4013      	ands	r3, r2
 800434e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	691a      	ldr	r2, [r3, #16]
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	f003 0307 	and.w	r3, r3, #7
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	fa02 f303 	lsl.w	r3, r2, r3
 8004360:	693a      	ldr	r2, [r7, #16]
 8004362:	4313      	orrs	r3, r2
 8004364:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	08da      	lsrs	r2, r3, #3
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	3208      	adds	r2, #8
 800436e:	6939      	ldr	r1, [r7, #16]
 8004370:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	005b      	lsls	r3, r3, #1
 800437e:	2203      	movs	r2, #3
 8004380:	fa02 f303 	lsl.w	r3, r2, r3
 8004384:	43db      	mvns	r3, r3
 8004386:	693a      	ldr	r2, [r7, #16]
 8004388:	4013      	ands	r3, r2
 800438a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f003 0203 	and.w	r2, r3, #3
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	005b      	lsls	r3, r3, #1
 8004398:	fa02 f303 	lsl.w	r3, r2, r3
 800439c:	693a      	ldr	r2, [r7, #16]
 800439e:	4313      	orrs	r3, r2
 80043a0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	693a      	ldr	r2, [r7, #16]
 80043a6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d00b      	beq.n	80043c8 <HAL_GPIO_Init+0xd4>
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d007      	beq.n	80043c8 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80043bc:	2b11      	cmp	r3, #17
 80043be:	d003      	beq.n	80043c8 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	2b12      	cmp	r3, #18
 80043c6:	d130      	bne.n	800442a <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	005b      	lsls	r3, r3, #1
 80043d2:	2203      	movs	r2, #3
 80043d4:	fa02 f303 	lsl.w	r3, r2, r3
 80043d8:	43db      	mvns	r3, r3
 80043da:	693a      	ldr	r2, [r7, #16]
 80043dc:	4013      	ands	r3, r2
 80043de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	68da      	ldr	r2, [r3, #12]
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	005b      	lsls	r3, r3, #1
 80043e8:	fa02 f303 	lsl.w	r3, r2, r3
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	693a      	ldr	r2, [r7, #16]
 80043f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80043fe:	2201      	movs	r2, #1
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	fa02 f303 	lsl.w	r3, r2, r3
 8004406:	43db      	mvns	r3, r3
 8004408:	693a      	ldr	r2, [r7, #16]
 800440a:	4013      	ands	r3, r2
 800440c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	091b      	lsrs	r3, r3, #4
 8004414:	f003 0201 	and.w	r2, r3, #1
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	fa02 f303 	lsl.w	r3, r2, r3
 800441e:	693a      	ldr	r2, [r7, #16]
 8004420:	4313      	orrs	r3, r2
 8004422:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	693a      	ldr	r2, [r7, #16]
 8004428:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	f003 0303 	and.w	r3, r3, #3
 8004432:	2b03      	cmp	r3, #3
 8004434:	d118      	bne.n	8004468 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800443a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800443c:	2201      	movs	r2, #1
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	fa02 f303 	lsl.w	r3, r2, r3
 8004444:	43db      	mvns	r3, r3
 8004446:	693a      	ldr	r2, [r7, #16]
 8004448:	4013      	ands	r3, r2
 800444a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	08db      	lsrs	r3, r3, #3
 8004452:	f003 0201 	and.w	r2, r3, #1
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	fa02 f303 	lsl.w	r3, r2, r3
 800445c:	693a      	ldr	r2, [r7, #16]
 800445e:	4313      	orrs	r3, r2
 8004460:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	693a      	ldr	r2, [r7, #16]
 8004466:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	005b      	lsls	r3, r3, #1
 8004472:	2203      	movs	r2, #3
 8004474:	fa02 f303 	lsl.w	r3, r2, r3
 8004478:	43db      	mvns	r3, r3
 800447a:	693a      	ldr	r2, [r7, #16]
 800447c:	4013      	ands	r3, r2
 800447e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	689a      	ldr	r2, [r3, #8]
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	005b      	lsls	r3, r3, #1
 8004488:	fa02 f303 	lsl.w	r3, r2, r3
 800448c:	693a      	ldr	r2, [r7, #16]
 800448e:	4313      	orrs	r3, r2
 8004490:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	693a      	ldr	r2, [r7, #16]
 8004496:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	f000 80ac 	beq.w	80045fe <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044a6:	4b5e      	ldr	r3, [pc, #376]	; (8004620 <HAL_GPIO_Init+0x32c>)
 80044a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044aa:	4a5d      	ldr	r2, [pc, #372]	; (8004620 <HAL_GPIO_Init+0x32c>)
 80044ac:	f043 0301 	orr.w	r3, r3, #1
 80044b0:	6613      	str	r3, [r2, #96]	; 0x60
 80044b2:	4b5b      	ldr	r3, [pc, #364]	; (8004620 <HAL_GPIO_Init+0x32c>)
 80044b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044b6:	f003 0301 	and.w	r3, r3, #1
 80044ba:	60bb      	str	r3, [r7, #8]
 80044bc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80044be:	4a59      	ldr	r2, [pc, #356]	; (8004624 <HAL_GPIO_Init+0x330>)
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	089b      	lsrs	r3, r3, #2
 80044c4:	3302      	adds	r3, #2
 80044c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	f003 0303 	and.w	r3, r3, #3
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	220f      	movs	r2, #15
 80044d6:	fa02 f303 	lsl.w	r3, r2, r3
 80044da:	43db      	mvns	r3, r3
 80044dc:	693a      	ldr	r2, [r7, #16]
 80044de:	4013      	ands	r3, r2
 80044e0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80044e8:	d025      	beq.n	8004536 <HAL_GPIO_Init+0x242>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	4a4e      	ldr	r2, [pc, #312]	; (8004628 <HAL_GPIO_Init+0x334>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d01f      	beq.n	8004532 <HAL_GPIO_Init+0x23e>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	4a4d      	ldr	r2, [pc, #308]	; (800462c <HAL_GPIO_Init+0x338>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d019      	beq.n	800452e <HAL_GPIO_Init+0x23a>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	4a4c      	ldr	r2, [pc, #304]	; (8004630 <HAL_GPIO_Init+0x33c>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d013      	beq.n	800452a <HAL_GPIO_Init+0x236>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	4a4b      	ldr	r2, [pc, #300]	; (8004634 <HAL_GPIO_Init+0x340>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d00d      	beq.n	8004526 <HAL_GPIO_Init+0x232>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	4a4a      	ldr	r2, [pc, #296]	; (8004638 <HAL_GPIO_Init+0x344>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d007      	beq.n	8004522 <HAL_GPIO_Init+0x22e>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	4a49      	ldr	r2, [pc, #292]	; (800463c <HAL_GPIO_Init+0x348>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d101      	bne.n	800451e <HAL_GPIO_Init+0x22a>
 800451a:	2306      	movs	r3, #6
 800451c:	e00c      	b.n	8004538 <HAL_GPIO_Init+0x244>
 800451e:	2307      	movs	r3, #7
 8004520:	e00a      	b.n	8004538 <HAL_GPIO_Init+0x244>
 8004522:	2305      	movs	r3, #5
 8004524:	e008      	b.n	8004538 <HAL_GPIO_Init+0x244>
 8004526:	2304      	movs	r3, #4
 8004528:	e006      	b.n	8004538 <HAL_GPIO_Init+0x244>
 800452a:	2303      	movs	r3, #3
 800452c:	e004      	b.n	8004538 <HAL_GPIO_Init+0x244>
 800452e:	2302      	movs	r3, #2
 8004530:	e002      	b.n	8004538 <HAL_GPIO_Init+0x244>
 8004532:	2301      	movs	r3, #1
 8004534:	e000      	b.n	8004538 <HAL_GPIO_Init+0x244>
 8004536:	2300      	movs	r3, #0
 8004538:	697a      	ldr	r2, [r7, #20]
 800453a:	f002 0203 	and.w	r2, r2, #3
 800453e:	0092      	lsls	r2, r2, #2
 8004540:	4093      	lsls	r3, r2
 8004542:	693a      	ldr	r2, [r7, #16]
 8004544:	4313      	orrs	r3, r2
 8004546:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004548:	4936      	ldr	r1, [pc, #216]	; (8004624 <HAL_GPIO_Init+0x330>)
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	089b      	lsrs	r3, r3, #2
 800454e:	3302      	adds	r3, #2
 8004550:	693a      	ldr	r2, [r7, #16]
 8004552:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004556:	4b3a      	ldr	r3, [pc, #232]	; (8004640 <HAL_GPIO_Init+0x34c>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	43db      	mvns	r3, r3
 8004560:	693a      	ldr	r2, [r7, #16]
 8004562:	4013      	ands	r3, r2
 8004564:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d003      	beq.n	800457a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004572:	693a      	ldr	r2, [r7, #16]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	4313      	orrs	r3, r2
 8004578:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800457a:	4a31      	ldr	r2, [pc, #196]	; (8004640 <HAL_GPIO_Init+0x34c>)
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8004580:	4b2f      	ldr	r3, [pc, #188]	; (8004640 <HAL_GPIO_Init+0x34c>)
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	43db      	mvns	r3, r3
 800458a:	693a      	ldr	r2, [r7, #16]
 800458c:	4013      	ands	r3, r2
 800458e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d003      	beq.n	80045a4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800459c:	693a      	ldr	r2, [r7, #16]
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80045a4:	4a26      	ldr	r2, [pc, #152]	; (8004640 <HAL_GPIO_Init+0x34c>)
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80045aa:	4b25      	ldr	r3, [pc, #148]	; (8004640 <HAL_GPIO_Init+0x34c>)
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	43db      	mvns	r3, r3
 80045b4:	693a      	ldr	r2, [r7, #16]
 80045b6:	4013      	ands	r3, r2
 80045b8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d003      	beq.n	80045ce <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80045c6:	693a      	ldr	r2, [r7, #16]
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80045ce:	4a1c      	ldr	r2, [pc, #112]	; (8004640 <HAL_GPIO_Init+0x34c>)
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80045d4:	4b1a      	ldr	r3, [pc, #104]	; (8004640 <HAL_GPIO_Init+0x34c>)
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	43db      	mvns	r3, r3
 80045de:	693a      	ldr	r2, [r7, #16]
 80045e0:	4013      	ands	r3, r2
 80045e2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d003      	beq.n	80045f8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80045f0:	693a      	ldr	r2, [r7, #16]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80045f8:	4a11      	ldr	r2, [pc, #68]	; (8004640 <HAL_GPIO_Init+0x34c>)
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	3301      	adds	r3, #1
 8004602:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	fa22 f303 	lsr.w	r3, r2, r3
 800460e:	2b00      	cmp	r3, #0
 8004610:	f47f ae78 	bne.w	8004304 <HAL_GPIO_Init+0x10>
  }
}
 8004614:	bf00      	nop
 8004616:	371c      	adds	r7, #28
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr
 8004620:	40021000 	.word	0x40021000
 8004624:	40010000 	.word	0x40010000
 8004628:	48000400 	.word	0x48000400
 800462c:	48000800 	.word	0x48000800
 8004630:	48000c00 	.word	0x48000c00
 8004634:	48001000 	.word	0x48001000
 8004638:	48001400 	.word	0x48001400
 800463c:	48001800 	.word	0x48001800
 8004640:	40010400 	.word	0x40010400

08004644 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004644:	b480      	push	{r7}
 8004646:	b083      	sub	sp, #12
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	460b      	mov	r3, r1
 800464e:	807b      	strh	r3, [r7, #2]
 8004650:	4613      	mov	r3, r2
 8004652:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004654:	787b      	ldrb	r3, [r7, #1]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d003      	beq.n	8004662 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800465a:	887a      	ldrh	r2, [r7, #2]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004660:	e002      	b.n	8004668 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004662:	887a      	ldrh	r2, [r7, #2]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004668:	bf00      	nop
 800466a:	370c      	adds	r7, #12
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr

08004674 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004674:	b480      	push	{r7}
 8004676:	b083      	sub	sp, #12
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	460b      	mov	r3, r1
 800467e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	695a      	ldr	r2, [r3, #20]
 8004684:	887b      	ldrh	r3, [r7, #2]
 8004686:	4013      	ands	r3, r2
 8004688:	2b00      	cmp	r3, #0
 800468a:	d003      	beq.n	8004694 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800468c:	887a      	ldrh	r2, [r7, #2]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8004692:	e002      	b.n	800469a <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004694:	887a      	ldrh	r2, [r7, #2]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	619a      	str	r2, [r3, #24]
}
 800469a:	bf00      	nop
 800469c:	370c      	adds	r7, #12
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr
	...

080046a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	4603      	mov	r3, r0
 80046b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80046b2:	4b08      	ldr	r3, [pc, #32]	; (80046d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046b4:	695a      	ldr	r2, [r3, #20]
 80046b6:	88fb      	ldrh	r3, [r7, #6]
 80046b8:	4013      	ands	r3, r2
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d006      	beq.n	80046cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80046be:	4a05      	ldr	r2, [pc, #20]	; (80046d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046c0:	88fb      	ldrh	r3, [r7, #6]
 80046c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80046c4:	88fb      	ldrh	r3, [r7, #6]
 80046c6:	4618      	mov	r0, r3
 80046c8:	f7fd fb8a 	bl	8001de0 <HAL_GPIO_EXTI_Callback>
  }
}
 80046cc:	bf00      	nop
 80046ce:	3708      	adds	r7, #8
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	40010400 	.word	0x40010400

080046d8 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80046d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046da:	b08f      	sub	sp, #60	; 0x3c
 80046dc:	af0a      	add	r7, sp, #40	; 0x28
 80046de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d101      	bne.n	80046ea <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e054      	b.n	8004794 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d106      	bne.n	800470a <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f007 fe1d 	bl	800c344 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2203      	movs	r2, #3
 800470e:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800471a:	2b00      	cmp	r3, #0
 800471c:	d102      	bne.n	8004724 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4618      	mov	r0, r3
 800472a:	f005 f9e3 	bl	8009af4 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	603b      	str	r3, [r7, #0]
 8004734:	687e      	ldr	r6, [r7, #4]
 8004736:	466d      	mov	r5, sp
 8004738:	f106 0410 	add.w	r4, r6, #16
 800473c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800473e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004740:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004742:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004744:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004748:	e885 0003 	stmia.w	r5, {r0, r1}
 800474c:	1d33      	adds	r3, r6, #4
 800474e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004750:	6838      	ldr	r0, [r7, #0]
 8004752:	f005 f96c 	bl	8009a2e <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	2101      	movs	r1, #1
 800475c:	4618      	mov	r0, r3
 800475e:	f005 f9da 	bl	8009b16 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	603b      	str	r3, [r7, #0]
 8004768:	687e      	ldr	r6, [r7, #4]
 800476a:	466d      	mov	r5, sp
 800476c:	f106 0410 	add.w	r4, r6, #16
 8004770:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004772:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004774:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004776:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004778:	e894 0003 	ldmia.w	r4, {r0, r1}
 800477c:	e885 0003 	stmia.w	r5, {r0, r1}
 8004780:	1d33      	adds	r3, r6, #4
 8004782:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004784:	6838      	ldr	r0, [r7, #0]
 8004786:	f005 fae9 	bl	8009d5c <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2201      	movs	r2, #1
 800478e:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8004792:	2300      	movs	r3, #0
}
 8004794:	4618      	mov	r0, r3
 8004796:	3714      	adds	r7, #20
 8004798:	46bd      	mov	sp, r7
 800479a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800479c <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800479c:	b590      	push	{r4, r7, lr}
 800479e:	b089      	sub	sp, #36	; 0x24
 80047a0:	af04      	add	r7, sp, #16
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	4608      	mov	r0, r1
 80047a6:	4611      	mov	r1, r2
 80047a8:	461a      	mov	r2, r3
 80047aa:	4603      	mov	r3, r0
 80047ac:	70fb      	strb	r3, [r7, #3]
 80047ae:	460b      	mov	r3, r1
 80047b0:	70bb      	strb	r3, [r7, #2]
 80047b2:	4613      	mov	r3, r2
 80047b4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d101      	bne.n	80047c4 <HAL_HCD_HC_Init+0x28>
 80047c0:	2302      	movs	r3, #2
 80047c2:	e07f      	b.n	80048c4 <HAL_HCD_HC_Init+0x128>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 80047cc:	78fa      	ldrb	r2, [r7, #3]
 80047ce:	6879      	ldr	r1, [r7, #4]
 80047d0:	4613      	mov	r3, r2
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	4413      	add	r3, r2
 80047d6:	00db      	lsls	r3, r3, #3
 80047d8:	440b      	add	r3, r1
 80047da:	333d      	adds	r3, #61	; 0x3d
 80047dc:	2200      	movs	r2, #0
 80047de:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80047e0:	78fa      	ldrb	r2, [r7, #3]
 80047e2:	6879      	ldr	r1, [r7, #4]
 80047e4:	4613      	mov	r3, r2
 80047e6:	009b      	lsls	r3, r3, #2
 80047e8:	4413      	add	r3, r2
 80047ea:	00db      	lsls	r3, r3, #3
 80047ec:	440b      	add	r3, r1
 80047ee:	3338      	adds	r3, #56	; 0x38
 80047f0:	787a      	ldrb	r2, [r7, #1]
 80047f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80047f4:	78fa      	ldrb	r2, [r7, #3]
 80047f6:	6879      	ldr	r1, [r7, #4]
 80047f8:	4613      	mov	r3, r2
 80047fa:	009b      	lsls	r3, r3, #2
 80047fc:	4413      	add	r3, r2
 80047fe:	00db      	lsls	r3, r3, #3
 8004800:	440b      	add	r3, r1
 8004802:	3340      	adds	r3, #64	; 0x40
 8004804:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004806:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004808:	78fa      	ldrb	r2, [r7, #3]
 800480a:	6879      	ldr	r1, [r7, #4]
 800480c:	4613      	mov	r3, r2
 800480e:	009b      	lsls	r3, r3, #2
 8004810:	4413      	add	r3, r2
 8004812:	00db      	lsls	r3, r3, #3
 8004814:	440b      	add	r3, r1
 8004816:	3339      	adds	r3, #57	; 0x39
 8004818:	78fa      	ldrb	r2, [r7, #3]
 800481a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800481c:	78fa      	ldrb	r2, [r7, #3]
 800481e:	6879      	ldr	r1, [r7, #4]
 8004820:	4613      	mov	r3, r2
 8004822:	009b      	lsls	r3, r3, #2
 8004824:	4413      	add	r3, r2
 8004826:	00db      	lsls	r3, r3, #3
 8004828:	440b      	add	r3, r1
 800482a:	333f      	adds	r3, #63	; 0x3f
 800482c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8004830:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8004832:	78fa      	ldrb	r2, [r7, #3]
 8004834:	78bb      	ldrb	r3, [r7, #2]
 8004836:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800483a:	b2d8      	uxtb	r0, r3
 800483c:	6879      	ldr	r1, [r7, #4]
 800483e:	4613      	mov	r3, r2
 8004840:	009b      	lsls	r3, r3, #2
 8004842:	4413      	add	r3, r2
 8004844:	00db      	lsls	r3, r3, #3
 8004846:	440b      	add	r3, r1
 8004848:	333a      	adds	r3, #58	; 0x3a
 800484a:	4602      	mov	r2, r0
 800484c:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 800484e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004852:	2b00      	cmp	r3, #0
 8004854:	da0a      	bge.n	800486c <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8004856:	78fa      	ldrb	r2, [r7, #3]
 8004858:	6879      	ldr	r1, [r7, #4]
 800485a:	4613      	mov	r3, r2
 800485c:	009b      	lsls	r3, r3, #2
 800485e:	4413      	add	r3, r2
 8004860:	00db      	lsls	r3, r3, #3
 8004862:	440b      	add	r3, r1
 8004864:	333b      	adds	r3, #59	; 0x3b
 8004866:	2201      	movs	r2, #1
 8004868:	701a      	strb	r2, [r3, #0]
 800486a:	e009      	b.n	8004880 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800486c:	78fa      	ldrb	r2, [r7, #3]
 800486e:	6879      	ldr	r1, [r7, #4]
 8004870:	4613      	mov	r3, r2
 8004872:	009b      	lsls	r3, r3, #2
 8004874:	4413      	add	r3, r2
 8004876:	00db      	lsls	r3, r3, #3
 8004878:	440b      	add	r3, r1
 800487a:	333b      	adds	r3, #59	; 0x3b
 800487c:	2200      	movs	r2, #0
 800487e:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8004880:	78fa      	ldrb	r2, [r7, #3]
 8004882:	6879      	ldr	r1, [r7, #4]
 8004884:	4613      	mov	r3, r2
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	4413      	add	r3, r2
 800488a:	00db      	lsls	r3, r3, #3
 800488c:	440b      	add	r3, r1
 800488e:	333c      	adds	r3, #60	; 0x3c
 8004890:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004894:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6818      	ldr	r0, [r3, #0]
 800489a:	787c      	ldrb	r4, [r7, #1]
 800489c:	78ba      	ldrb	r2, [r7, #2]
 800489e:	78f9      	ldrb	r1, [r7, #3]
 80048a0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80048a2:	9302      	str	r3, [sp, #8]
 80048a4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80048a8:	9301      	str	r3, [sp, #4]
 80048aa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80048ae:	9300      	str	r3, [sp, #0]
 80048b0:	4623      	mov	r3, r4
 80048b2:	f005 fb97 	bl	8009fe4 <USB_HC_Init>
 80048b6:	4603      	mov	r3, r0
 80048b8:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 80048c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3714      	adds	r7, #20
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd90      	pop	{r4, r7, pc}

080048cc <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b084      	sub	sp, #16
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
 80048d4:	460b      	mov	r3, r1
 80048d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80048d8:	2300      	movs	r3, #0
 80048da:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d101      	bne.n	80048ea <HAL_HCD_HC_Halt+0x1e>
 80048e6:	2302      	movs	r3, #2
 80048e8:	e00f      	b.n	800490a <HAL_HCD_HC_Halt+0x3e>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2201      	movs	r2, #1
 80048ee:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	78fa      	ldrb	r2, [r7, #3]
 80048f8:	4611      	mov	r1, r2
 80048fa:	4618      	mov	r0, r3
 80048fc:	f005 fd75 	bl	800a3ea <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2200      	movs	r2, #0
 8004904:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8004908:	7bfb      	ldrb	r3, [r7, #15]
}
 800490a:	4618      	mov	r0, r3
 800490c:	3710      	adds	r7, #16
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}
	...

08004914 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b082      	sub	sp, #8
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
 800491c:	4608      	mov	r0, r1
 800491e:	4611      	mov	r1, r2
 8004920:	461a      	mov	r2, r3
 8004922:	4603      	mov	r3, r0
 8004924:	70fb      	strb	r3, [r7, #3]
 8004926:	460b      	mov	r3, r1
 8004928:	70bb      	strb	r3, [r7, #2]
 800492a:	4613      	mov	r3, r2
 800492c:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 800492e:	78fa      	ldrb	r2, [r7, #3]
 8004930:	6879      	ldr	r1, [r7, #4]
 8004932:	4613      	mov	r3, r2
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	4413      	add	r3, r2
 8004938:	00db      	lsls	r3, r3, #3
 800493a:	440b      	add	r3, r1
 800493c:	333b      	adds	r3, #59	; 0x3b
 800493e:	78ba      	ldrb	r2, [r7, #2]
 8004940:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8004942:	78fa      	ldrb	r2, [r7, #3]
 8004944:	6879      	ldr	r1, [r7, #4]
 8004946:	4613      	mov	r3, r2
 8004948:	009b      	lsls	r3, r3, #2
 800494a:	4413      	add	r3, r2
 800494c:	00db      	lsls	r3, r3, #3
 800494e:	440b      	add	r3, r1
 8004950:	333f      	adds	r3, #63	; 0x3f
 8004952:	787a      	ldrb	r2, [r7, #1]
 8004954:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8004956:	7c3b      	ldrb	r3, [r7, #16]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d10a      	bne.n	8004972 <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800495c:	78fa      	ldrb	r2, [r7, #3]
 800495e:	6879      	ldr	r1, [r7, #4]
 8004960:	4613      	mov	r3, r2
 8004962:	009b      	lsls	r3, r3, #2
 8004964:	4413      	add	r3, r2
 8004966:	00db      	lsls	r3, r3, #3
 8004968:	440b      	add	r3, r1
 800496a:	3342      	adds	r3, #66	; 0x42
 800496c:	2203      	movs	r2, #3
 800496e:	701a      	strb	r2, [r3, #0]
 8004970:	e009      	b.n	8004986 <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004972:	78fa      	ldrb	r2, [r7, #3]
 8004974:	6879      	ldr	r1, [r7, #4]
 8004976:	4613      	mov	r3, r2
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	4413      	add	r3, r2
 800497c:	00db      	lsls	r3, r3, #3
 800497e:	440b      	add	r3, r1
 8004980:	3342      	adds	r3, #66	; 0x42
 8004982:	2202      	movs	r2, #2
 8004984:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8004986:	787b      	ldrb	r3, [r7, #1]
 8004988:	2b03      	cmp	r3, #3
 800498a:	f200 80d6 	bhi.w	8004b3a <HAL_HCD_HC_SubmitRequest+0x226>
 800498e:	a201      	add	r2, pc, #4	; (adr r2, 8004994 <HAL_HCD_HC_SubmitRequest+0x80>)
 8004990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004994:	080049a5 	.word	0x080049a5
 8004998:	08004b25 	.word	0x08004b25
 800499c:	08004a11 	.word	0x08004a11
 80049a0:	08004a9b 	.word	0x08004a9b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 80049a4:	7c3b      	ldrb	r3, [r7, #16]
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	f040 80c9 	bne.w	8004b3e <HAL_HCD_HC_SubmitRequest+0x22a>
 80049ac:	78bb      	ldrb	r3, [r7, #2]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	f040 80c5 	bne.w	8004b3e <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 80049b4:	8b3b      	ldrh	r3, [r7, #24]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d109      	bne.n	80049ce <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80049ba:	78fa      	ldrb	r2, [r7, #3]
 80049bc:	6879      	ldr	r1, [r7, #4]
 80049be:	4613      	mov	r3, r2
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	4413      	add	r3, r2
 80049c4:	00db      	lsls	r3, r3, #3
 80049c6:	440b      	add	r3, r1
 80049c8:	3351      	adds	r3, #81	; 0x51
 80049ca:	2201      	movs	r2, #1
 80049cc:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80049ce:	78fa      	ldrb	r2, [r7, #3]
 80049d0:	6879      	ldr	r1, [r7, #4]
 80049d2:	4613      	mov	r3, r2
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	4413      	add	r3, r2
 80049d8:	00db      	lsls	r3, r3, #3
 80049da:	440b      	add	r3, r1
 80049dc:	3351      	adds	r3, #81	; 0x51
 80049de:	781b      	ldrb	r3, [r3, #0]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d10a      	bne.n	80049fa <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80049e4:	78fa      	ldrb	r2, [r7, #3]
 80049e6:	6879      	ldr	r1, [r7, #4]
 80049e8:	4613      	mov	r3, r2
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	4413      	add	r3, r2
 80049ee:	00db      	lsls	r3, r3, #3
 80049f0:	440b      	add	r3, r1
 80049f2:	3342      	adds	r3, #66	; 0x42
 80049f4:	2200      	movs	r2, #0
 80049f6:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80049f8:	e0a1      	b.n	8004b3e <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80049fa:	78fa      	ldrb	r2, [r7, #3]
 80049fc:	6879      	ldr	r1, [r7, #4]
 80049fe:	4613      	mov	r3, r2
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	4413      	add	r3, r2
 8004a04:	00db      	lsls	r3, r3, #3
 8004a06:	440b      	add	r3, r1
 8004a08:	3342      	adds	r3, #66	; 0x42
 8004a0a:	2202      	movs	r2, #2
 8004a0c:	701a      	strb	r2, [r3, #0]
      break;
 8004a0e:	e096      	b.n	8004b3e <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8004a10:	78bb      	ldrb	r3, [r7, #2]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d120      	bne.n	8004a58 <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004a16:	78fa      	ldrb	r2, [r7, #3]
 8004a18:	6879      	ldr	r1, [r7, #4]
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	009b      	lsls	r3, r3, #2
 8004a1e:	4413      	add	r3, r2
 8004a20:	00db      	lsls	r3, r3, #3
 8004a22:	440b      	add	r3, r1
 8004a24:	3351      	adds	r3, #81	; 0x51
 8004a26:	781b      	ldrb	r3, [r3, #0]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d10a      	bne.n	8004a42 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004a2c:	78fa      	ldrb	r2, [r7, #3]
 8004a2e:	6879      	ldr	r1, [r7, #4]
 8004a30:	4613      	mov	r3, r2
 8004a32:	009b      	lsls	r3, r3, #2
 8004a34:	4413      	add	r3, r2
 8004a36:	00db      	lsls	r3, r3, #3
 8004a38:	440b      	add	r3, r1
 8004a3a:	3342      	adds	r3, #66	; 0x42
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8004a40:	e07e      	b.n	8004b40 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004a42:	78fa      	ldrb	r2, [r7, #3]
 8004a44:	6879      	ldr	r1, [r7, #4]
 8004a46:	4613      	mov	r3, r2
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	4413      	add	r3, r2
 8004a4c:	00db      	lsls	r3, r3, #3
 8004a4e:	440b      	add	r3, r1
 8004a50:	3342      	adds	r3, #66	; 0x42
 8004a52:	2202      	movs	r2, #2
 8004a54:	701a      	strb	r2, [r3, #0]
      break;
 8004a56:	e073      	b.n	8004b40 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004a58:	78fa      	ldrb	r2, [r7, #3]
 8004a5a:	6879      	ldr	r1, [r7, #4]
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	4413      	add	r3, r2
 8004a62:	00db      	lsls	r3, r3, #3
 8004a64:	440b      	add	r3, r1
 8004a66:	3350      	adds	r3, #80	; 0x50
 8004a68:	781b      	ldrb	r3, [r3, #0]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d10a      	bne.n	8004a84 <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004a6e:	78fa      	ldrb	r2, [r7, #3]
 8004a70:	6879      	ldr	r1, [r7, #4]
 8004a72:	4613      	mov	r3, r2
 8004a74:	009b      	lsls	r3, r3, #2
 8004a76:	4413      	add	r3, r2
 8004a78:	00db      	lsls	r3, r3, #3
 8004a7a:	440b      	add	r3, r1
 8004a7c:	3342      	adds	r3, #66	; 0x42
 8004a7e:	2200      	movs	r2, #0
 8004a80:	701a      	strb	r2, [r3, #0]
      break;
 8004a82:	e05d      	b.n	8004b40 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004a84:	78fa      	ldrb	r2, [r7, #3]
 8004a86:	6879      	ldr	r1, [r7, #4]
 8004a88:	4613      	mov	r3, r2
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	4413      	add	r3, r2
 8004a8e:	00db      	lsls	r3, r3, #3
 8004a90:	440b      	add	r3, r1
 8004a92:	3342      	adds	r3, #66	; 0x42
 8004a94:	2202      	movs	r2, #2
 8004a96:	701a      	strb	r2, [r3, #0]
      break;
 8004a98:	e052      	b.n	8004b40 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8004a9a:	78bb      	ldrb	r3, [r7, #2]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d120      	bne.n	8004ae2 <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004aa0:	78fa      	ldrb	r2, [r7, #3]
 8004aa2:	6879      	ldr	r1, [r7, #4]
 8004aa4:	4613      	mov	r3, r2
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	4413      	add	r3, r2
 8004aaa:	00db      	lsls	r3, r3, #3
 8004aac:	440b      	add	r3, r1
 8004aae:	3351      	adds	r3, #81	; 0x51
 8004ab0:	781b      	ldrb	r3, [r3, #0]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d10a      	bne.n	8004acc <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004ab6:	78fa      	ldrb	r2, [r7, #3]
 8004ab8:	6879      	ldr	r1, [r7, #4]
 8004aba:	4613      	mov	r3, r2
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	4413      	add	r3, r2
 8004ac0:	00db      	lsls	r3, r3, #3
 8004ac2:	440b      	add	r3, r1
 8004ac4:	3342      	adds	r3, #66	; 0x42
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004aca:	e039      	b.n	8004b40 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004acc:	78fa      	ldrb	r2, [r7, #3]
 8004ace:	6879      	ldr	r1, [r7, #4]
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	4413      	add	r3, r2
 8004ad6:	00db      	lsls	r3, r3, #3
 8004ad8:	440b      	add	r3, r1
 8004ada:	3342      	adds	r3, #66	; 0x42
 8004adc:	2202      	movs	r2, #2
 8004ade:	701a      	strb	r2, [r3, #0]
      break;
 8004ae0:	e02e      	b.n	8004b40 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004ae2:	78fa      	ldrb	r2, [r7, #3]
 8004ae4:	6879      	ldr	r1, [r7, #4]
 8004ae6:	4613      	mov	r3, r2
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	4413      	add	r3, r2
 8004aec:	00db      	lsls	r3, r3, #3
 8004aee:	440b      	add	r3, r1
 8004af0:	3350      	adds	r3, #80	; 0x50
 8004af2:	781b      	ldrb	r3, [r3, #0]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d10a      	bne.n	8004b0e <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004af8:	78fa      	ldrb	r2, [r7, #3]
 8004afa:	6879      	ldr	r1, [r7, #4]
 8004afc:	4613      	mov	r3, r2
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	4413      	add	r3, r2
 8004b02:	00db      	lsls	r3, r3, #3
 8004b04:	440b      	add	r3, r1
 8004b06:	3342      	adds	r3, #66	; 0x42
 8004b08:	2200      	movs	r2, #0
 8004b0a:	701a      	strb	r2, [r3, #0]
      break;
 8004b0c:	e018      	b.n	8004b40 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004b0e:	78fa      	ldrb	r2, [r7, #3]
 8004b10:	6879      	ldr	r1, [r7, #4]
 8004b12:	4613      	mov	r3, r2
 8004b14:	009b      	lsls	r3, r3, #2
 8004b16:	4413      	add	r3, r2
 8004b18:	00db      	lsls	r3, r3, #3
 8004b1a:	440b      	add	r3, r1
 8004b1c:	3342      	adds	r3, #66	; 0x42
 8004b1e:	2202      	movs	r2, #2
 8004b20:	701a      	strb	r2, [r3, #0]
      break;
 8004b22:	e00d      	b.n	8004b40 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004b24:	78fa      	ldrb	r2, [r7, #3]
 8004b26:	6879      	ldr	r1, [r7, #4]
 8004b28:	4613      	mov	r3, r2
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	4413      	add	r3, r2
 8004b2e:	00db      	lsls	r3, r3, #3
 8004b30:	440b      	add	r3, r1
 8004b32:	3342      	adds	r3, #66	; 0x42
 8004b34:	2200      	movs	r2, #0
 8004b36:	701a      	strb	r2, [r3, #0]
      break;
 8004b38:	e002      	b.n	8004b40 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 8004b3a:	bf00      	nop
 8004b3c:	e000      	b.n	8004b40 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 8004b3e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8004b40:	78fa      	ldrb	r2, [r7, #3]
 8004b42:	6879      	ldr	r1, [r7, #4]
 8004b44:	4613      	mov	r3, r2
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	4413      	add	r3, r2
 8004b4a:	00db      	lsls	r3, r3, #3
 8004b4c:	440b      	add	r3, r1
 8004b4e:	3344      	adds	r3, #68	; 0x44
 8004b50:	697a      	ldr	r2, [r7, #20]
 8004b52:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8004b54:	78fa      	ldrb	r2, [r7, #3]
 8004b56:	8b39      	ldrh	r1, [r7, #24]
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	4613      	mov	r3, r2
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	4413      	add	r3, r2
 8004b60:	00db      	lsls	r3, r3, #3
 8004b62:	4403      	add	r3, r0
 8004b64:	3348      	adds	r3, #72	; 0x48
 8004b66:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8004b68:	78fa      	ldrb	r2, [r7, #3]
 8004b6a:	6879      	ldr	r1, [r7, #4]
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	009b      	lsls	r3, r3, #2
 8004b70:	4413      	add	r3, r2
 8004b72:	00db      	lsls	r3, r3, #3
 8004b74:	440b      	add	r3, r1
 8004b76:	335c      	adds	r3, #92	; 0x5c
 8004b78:	2200      	movs	r2, #0
 8004b7a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8004b7c:	78fa      	ldrb	r2, [r7, #3]
 8004b7e:	6879      	ldr	r1, [r7, #4]
 8004b80:	4613      	mov	r3, r2
 8004b82:	009b      	lsls	r3, r3, #2
 8004b84:	4413      	add	r3, r2
 8004b86:	00db      	lsls	r3, r3, #3
 8004b88:	440b      	add	r3, r1
 8004b8a:	334c      	adds	r3, #76	; 0x4c
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004b90:	78fa      	ldrb	r2, [r7, #3]
 8004b92:	6879      	ldr	r1, [r7, #4]
 8004b94:	4613      	mov	r3, r2
 8004b96:	009b      	lsls	r3, r3, #2
 8004b98:	4413      	add	r3, r2
 8004b9a:	00db      	lsls	r3, r3, #3
 8004b9c:	440b      	add	r3, r1
 8004b9e:	3339      	adds	r3, #57	; 0x39
 8004ba0:	78fa      	ldrb	r2, [r7, #3]
 8004ba2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8004ba4:	78fa      	ldrb	r2, [r7, #3]
 8004ba6:	6879      	ldr	r1, [r7, #4]
 8004ba8:	4613      	mov	r3, r2
 8004baa:	009b      	lsls	r3, r3, #2
 8004bac:	4413      	add	r3, r2
 8004bae:	00db      	lsls	r3, r3, #3
 8004bb0:	440b      	add	r3, r1
 8004bb2:	335d      	adds	r3, #93	; 0x5d
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6818      	ldr	r0, [r3, #0]
 8004bbc:	78fa      	ldrb	r2, [r7, #3]
 8004bbe:	4613      	mov	r3, r2
 8004bc0:	009b      	lsls	r3, r3, #2
 8004bc2:	4413      	add	r3, r2
 8004bc4:	00db      	lsls	r3, r3, #3
 8004bc6:	3338      	adds	r3, #56	; 0x38
 8004bc8:	687a      	ldr	r2, [r7, #4]
 8004bca:	4413      	add	r3, r2
 8004bcc:	4619      	mov	r1, r3
 8004bce:	f005 fafb 	bl	800a1c8 <USB_HC_StartXfer>
 8004bd2:	4603      	mov	r3, r0
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	3708      	adds	r7, #8
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b086      	sub	sp, #24
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	f005 f86f 	bl	8009cd6 <USB_GetMode>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	f040 80f1 	bne.w	8004de2 <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4618      	mov	r0, r3
 8004c06:	f005 f853 	bl	8009cb0 <USB_ReadInterrupts>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	f000 80e7 	beq.w	8004de0 <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4618      	mov	r0, r3
 8004c18:	f005 f84a 	bl	8009cb0 <USB_ReadInterrupts>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c22:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004c26:	d104      	bne.n	8004c32 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004c30:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4618      	mov	r0, r3
 8004c38:	f005 f83a 	bl	8009cb0 <USB_ReadInterrupts>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c42:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c46:	d104      	bne.n	8004c52 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004c50:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4618      	mov	r0, r3
 8004c58:	f005 f82a 	bl	8009cb0 <USB_ReadInterrupts>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004c62:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c66:	d104      	bne.n	8004c72 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004c70:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4618      	mov	r0, r3
 8004c78:	f005 f81a 	bl	8009cb0 <USB_ReadInterrupts>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	f003 0302 	and.w	r3, r3, #2
 8004c82:	2b02      	cmp	r3, #2
 8004c84:	d103      	bne.n	8004c8e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	2202      	movs	r2, #2
 8004c8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4618      	mov	r0, r3
 8004c94:	f005 f80c 	bl	8009cb0 <USB_ReadInterrupts>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c9e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004ca2:	d117      	bne.n	8004cd4 <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	68fa      	ldr	r2, [r7, #12]
 8004cae:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004cb2:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004cb6:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f007 fbc5 	bl	800c448 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	2101      	movs	r1, #1
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f005 f8c7 	bl	8009e58 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004cd2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f004 ffe9 	bl	8009cb0 <USB_ReadInterrupts>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ce4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ce8:	d102      	bne.n	8004cf0 <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f001 f884 	bl	8005df8 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f004 ffdb 	bl	8009cb0 <USB_ReadInterrupts>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	f003 0308 	and.w	r3, r3, #8
 8004d00:	2b08      	cmp	r3, #8
 8004d02:	d106      	bne.n	8004d12 <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f007 fb83 	bl	800c410 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	2208      	movs	r2, #8
 8004d10:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4618      	mov	r0, r3
 8004d18:	f004 ffca 	bl	8009cb0 <USB_ReadInterrupts>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d22:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004d26:	d138      	bne.n	8004d9a <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f005 fb4b 	bl	800a3c8 <USB_HC_ReadInterrupt>
 8004d32:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004d34:	2300      	movs	r3, #0
 8004d36:	617b      	str	r3, [r7, #20]
 8004d38:	e025      	b.n	8004d86 <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	f003 030f 	and.w	r3, r3, #15
 8004d40:	68ba      	ldr	r2, [r7, #8]
 8004d42:	fa22 f303 	lsr.w	r3, r2, r3
 8004d46:	f003 0301 	and.w	r3, r3, #1
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d018      	beq.n	8004d80 <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	015a      	lsls	r2, r3, #5
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	4413      	add	r3, r2
 8004d56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d64:	d106      	bne.n	8004d74 <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	4619      	mov	r1, r3
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f000 f8cf 	bl	8004f10 <HCD_HC_IN_IRQHandler>
 8004d72:	e005      	b.n	8004d80 <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	4619      	mov	r1, r3
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f000 fc3b 	bl	80055f6 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	3301      	adds	r3, #1
 8004d84:	617b      	str	r3, [r7, #20]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	697a      	ldr	r2, [r7, #20]
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d3d4      	bcc.n	8004d3a <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004d98:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f004 ff86 	bl	8009cb0 <USB_ReadInterrupts>
 8004da4:	4603      	mov	r3, r0
 8004da6:	f003 0310 	and.w	r3, r3, #16
 8004daa:	2b10      	cmp	r3, #16
 8004dac:	d101      	bne.n	8004db2 <HAL_HCD_IRQHandler+0x1d6>
 8004dae:	2301      	movs	r3, #1
 8004db0:	e000      	b.n	8004db4 <HAL_HCD_IRQHandler+0x1d8>
 8004db2:	2300      	movs	r3, #0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d014      	beq.n	8004de2 <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	699a      	ldr	r2, [r3, #24]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f022 0210 	bic.w	r2, r2, #16
 8004dc6:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	f000 ff69 	bl	8005ca0 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	699a      	ldr	r2, [r3, #24]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f042 0210 	orr.w	r2, r2, #16
 8004ddc:	619a      	str	r2, [r3, #24]
 8004dde:	e000      	b.n	8004de2 <HAL_HCD_IRQHandler+0x206>
      return;
 8004de0:	bf00      	nop
    }
  }
}
 8004de2:	3718      	adds	r7, #24
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b082      	sub	sp, #8
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d101      	bne.n	8004dfe <HAL_HCD_Start+0x16>
 8004dfa:	2302      	movs	r3, #2
 8004dfc:	e013      	b.n	8004e26 <HAL_HCD_Start+0x3e>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2201      	movs	r2, #1
 8004e02:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f004 fe61 	bl	8009ad2 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	2101      	movs	r1, #1
 8004e16:	4618      	mov	r0, r3
 8004e18:	f005 f882 	bl	8009f20 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8004e24:	2300      	movs	r3, #0
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3708      	adds	r7, #8
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}

08004e2e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8004e2e:	b580      	push	{r7, lr}
 8004e30:	b082      	sub	sp, #8
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d101      	bne.n	8004e44 <HAL_HCD_Stop+0x16>
 8004e40:	2302      	movs	r3, #2
 8004e42:	e00d      	b.n	8004e60 <HAL_HCD_Stop+0x32>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4618      	mov	r0, r3
 8004e52:	f005 fbc9 	bl	800a5e8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8004e5e:	2300      	movs	r3, #0
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3708      	adds	r7, #8
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b082      	sub	sp, #8
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4618      	mov	r0, r3
 8004e76:	f005 f829 	bl	8009ecc <USB_ResetPort>
 8004e7a:	4603      	mov	r3, r0
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	3708      	adds	r7, #8
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}

08004e84 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b083      	sub	sp, #12
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	460b      	mov	r3, r1
 8004e8e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8004e90:	78fa      	ldrb	r2, [r7, #3]
 8004e92:	6879      	ldr	r1, [r7, #4]
 8004e94:	4613      	mov	r3, r2
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	4413      	add	r3, r2
 8004e9a:	00db      	lsls	r3, r3, #3
 8004e9c:	440b      	add	r3, r1
 8004e9e:	335c      	adds	r3, #92	; 0x5c
 8004ea0:	781b      	ldrb	r3, [r3, #0]
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	370c      	adds	r7, #12
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr

08004eae <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004eae:	b480      	push	{r7}
 8004eb0:	b083      	sub	sp, #12
 8004eb2:	af00      	add	r7, sp, #0
 8004eb4:	6078      	str	r0, [r7, #4]
 8004eb6:	460b      	mov	r3, r1
 8004eb8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8004eba:	78fa      	ldrb	r2, [r7, #3]
 8004ebc:	6879      	ldr	r1, [r7, #4]
 8004ebe:	4613      	mov	r3, r2
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	4413      	add	r3, r2
 8004ec4:	00db      	lsls	r3, r3, #3
 8004ec6:	440b      	add	r3, r1
 8004ec8:	334c      	adds	r3, #76	; 0x4c
 8004eca:	681b      	ldr	r3, [r3, #0]
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	370c      	adds	r7, #12
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr

08004ed8 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b082      	sub	sp, #8
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f005 f86b 	bl	8009fc0 <USB_GetCurrentFrame>
 8004eea:	4603      	mov	r3, r0
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3708      	adds	r7, #8
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b082      	sub	sp, #8
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4618      	mov	r0, r3
 8004f02:	f005 f846 	bl	8009f92 <USB_GetHostSpeed>
 8004f06:	4603      	mov	r3, r0
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	3708      	adds	r7, #8
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}

08004f10 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b086      	sub	sp, #24
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	460b      	mov	r3, r1
 8004f1a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8004f26:	78fb      	ldrb	r3, [r7, #3]
 8004f28:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	015a      	lsls	r2, r3, #5
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	4413      	add	r3, r2
 8004f32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	f003 0304 	and.w	r3, r3, #4
 8004f3c:	2b04      	cmp	r3, #4
 8004f3e:	d119      	bne.n	8004f74 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	015a      	lsls	r2, r3, #5
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	4413      	add	r3, r2
 8004f48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	2304      	movs	r3, #4
 8004f50:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	015a      	lsls	r2, r3, #5
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	4413      	add	r3, r2
 8004f5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	68fa      	ldr	r2, [r7, #12]
 8004f62:	0151      	lsls	r1, r2, #5
 8004f64:	693a      	ldr	r2, [r7, #16]
 8004f66:	440a      	add	r2, r1
 8004f68:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004f6c:	f043 0302 	orr.w	r3, r3, #2
 8004f70:	60d3      	str	r3, [r2, #12]
 8004f72:	e095      	b.n	80050a0 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	015a      	lsls	r2, r3, #5
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	4413      	add	r3, r2
 8004f7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	f003 0320 	and.w	r3, r3, #32
 8004f86:	2b20      	cmp	r3, #32
 8004f88:	d109      	bne.n	8004f9e <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	015a      	lsls	r2, r3, #5
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	4413      	add	r3, r2
 8004f92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f96:	461a      	mov	r2, r3
 8004f98:	2320      	movs	r3, #32
 8004f9a:	6093      	str	r3, [r2, #8]
 8004f9c:	e080      	b.n	80050a0 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	015a      	lsls	r2, r3, #5
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	4413      	add	r3, r2
 8004fa6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	f003 0308 	and.w	r3, r3, #8
 8004fb0:	2b08      	cmp	r3, #8
 8004fb2:	d134      	bne.n	800501e <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	015a      	lsls	r2, r3, #5
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	4413      	add	r3, r2
 8004fbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	0151      	lsls	r1, r2, #5
 8004fc6:	693a      	ldr	r2, [r7, #16]
 8004fc8:	440a      	add	r2, r1
 8004fca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004fce:	f043 0302 	orr.w	r3, r3, #2
 8004fd2:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8004fd4:	6879      	ldr	r1, [r7, #4]
 8004fd6:	68fa      	ldr	r2, [r7, #12]
 8004fd8:	4613      	mov	r3, r2
 8004fda:	009b      	lsls	r3, r3, #2
 8004fdc:	4413      	add	r3, r2
 8004fde:	00db      	lsls	r3, r3, #3
 8004fe0:	440b      	add	r3, r1
 8004fe2:	335d      	adds	r3, #93	; 0x5d
 8004fe4:	2205      	movs	r2, #5
 8004fe6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	015a      	lsls	r2, r3, #5
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	4413      	add	r3, r2
 8004ff0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	2310      	movs	r3, #16
 8004ff8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	015a      	lsls	r2, r3, #5
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	4413      	add	r3, r2
 8005002:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005006:	461a      	mov	r2, r3
 8005008:	2308      	movs	r3, #8
 800500a:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	68fa      	ldr	r2, [r7, #12]
 8005012:	b2d2      	uxtb	r2, r2
 8005014:	4611      	mov	r1, r2
 8005016:	4618      	mov	r0, r3
 8005018:	f005 f9e7 	bl	800a3ea <USB_HC_Halt>
 800501c:	e040      	b.n	80050a0 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	015a      	lsls	r2, r3, #5
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	4413      	add	r3, r2
 8005026:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005030:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005034:	d134      	bne.n	80050a0 <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	015a      	lsls	r2, r3, #5
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	4413      	add	r3, r2
 800503e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005042:	68db      	ldr	r3, [r3, #12]
 8005044:	68fa      	ldr	r2, [r7, #12]
 8005046:	0151      	lsls	r1, r2, #5
 8005048:	693a      	ldr	r2, [r7, #16]
 800504a:	440a      	add	r2, r1
 800504c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005050:	f043 0302 	orr.w	r3, r3, #2
 8005054:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	68fa      	ldr	r2, [r7, #12]
 800505c:	b2d2      	uxtb	r2, r2
 800505e:	4611      	mov	r1, r2
 8005060:	4618      	mov	r0, r3
 8005062:	f005 f9c2 	bl	800a3ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	015a      	lsls	r2, r3, #5
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	4413      	add	r3, r2
 800506e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005072:	461a      	mov	r2, r3
 8005074:	2310      	movs	r3, #16
 8005076:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005078:	6879      	ldr	r1, [r7, #4]
 800507a:	68fa      	ldr	r2, [r7, #12]
 800507c:	4613      	mov	r3, r2
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	4413      	add	r3, r2
 8005082:	00db      	lsls	r3, r3, #3
 8005084:	440b      	add	r3, r1
 8005086:	335d      	adds	r3, #93	; 0x5d
 8005088:	2208      	movs	r2, #8
 800508a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	015a      	lsls	r2, r3, #5
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	4413      	add	r3, r2
 8005094:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005098:	461a      	mov	r2, r3
 800509a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800509e:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	015a      	lsls	r2, r3, #5
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	4413      	add	r3, r2
 80050a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050b6:	d122      	bne.n	80050fe <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	015a      	lsls	r2, r3, #5
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	4413      	add	r3, r2
 80050c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	0151      	lsls	r1, r2, #5
 80050ca:	693a      	ldr	r2, [r7, #16]
 80050cc:	440a      	add	r2, r1
 80050ce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80050d2:	f043 0302 	orr.w	r3, r3, #2
 80050d6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68fa      	ldr	r2, [r7, #12]
 80050de:	b2d2      	uxtb	r2, r2
 80050e0:	4611      	mov	r1, r2
 80050e2:	4618      	mov	r0, r3
 80050e4:	f005 f981 	bl	800a3ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	015a      	lsls	r2, r3, #5
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	4413      	add	r3, r2
 80050f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050f4:	461a      	mov	r2, r3
 80050f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80050fa:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80050fc:	e277      	b.n	80055ee <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	015a      	lsls	r2, r3, #5
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	4413      	add	r3, r2
 8005106:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	f003 0301 	and.w	r3, r3, #1
 8005110:	2b01      	cmp	r3, #1
 8005112:	f040 80a1 	bne.w	8005258 <HCD_HC_IN_IRQHandler+0x348>
    hhcd->hc[ch_num].state = HC_XFRC;
 8005116:	6879      	ldr	r1, [r7, #4]
 8005118:	68fa      	ldr	r2, [r7, #12]
 800511a:	4613      	mov	r3, r2
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	4413      	add	r3, r2
 8005120:	00db      	lsls	r3, r3, #3
 8005122:	440b      	add	r3, r1
 8005124:	335d      	adds	r3, #93	; 0x5d
 8005126:	2201      	movs	r2, #1
 8005128:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800512a:	6879      	ldr	r1, [r7, #4]
 800512c:	68fa      	ldr	r2, [r7, #12]
 800512e:	4613      	mov	r3, r2
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	4413      	add	r3, r2
 8005134:	00db      	lsls	r3, r3, #3
 8005136:	440b      	add	r3, r1
 8005138:	3358      	adds	r3, #88	; 0x58
 800513a:	2200      	movs	r2, #0
 800513c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	015a      	lsls	r2, r3, #5
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	4413      	add	r3, r2
 8005146:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800514a:	461a      	mov	r2, r3
 800514c:	2301      	movs	r3, #1
 800514e:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005150:	6879      	ldr	r1, [r7, #4]
 8005152:	68fa      	ldr	r2, [r7, #12]
 8005154:	4613      	mov	r3, r2
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	4413      	add	r3, r2
 800515a:	00db      	lsls	r3, r3, #3
 800515c:	440b      	add	r3, r1
 800515e:	333f      	adds	r3, #63	; 0x3f
 8005160:	781b      	ldrb	r3, [r3, #0]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d00a      	beq.n	800517c <HCD_HC_IN_IRQHandler+0x26c>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005166:	6879      	ldr	r1, [r7, #4]
 8005168:	68fa      	ldr	r2, [r7, #12]
 800516a:	4613      	mov	r3, r2
 800516c:	009b      	lsls	r3, r3, #2
 800516e:	4413      	add	r3, r2
 8005170:	00db      	lsls	r3, r3, #3
 8005172:	440b      	add	r3, r1
 8005174:	333f      	adds	r3, #63	; 0x3f
 8005176:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005178:	2b02      	cmp	r3, #2
 800517a:	d121      	bne.n	80051c0 <HCD_HC_IN_IRQHandler+0x2b0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	015a      	lsls	r2, r3, #5
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	4413      	add	r3, r2
 8005184:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005188:	68db      	ldr	r3, [r3, #12]
 800518a:	68fa      	ldr	r2, [r7, #12]
 800518c:	0151      	lsls	r1, r2, #5
 800518e:	693a      	ldr	r2, [r7, #16]
 8005190:	440a      	add	r2, r1
 8005192:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005196:	f043 0302 	orr.w	r3, r3, #2
 800519a:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	68fa      	ldr	r2, [r7, #12]
 80051a2:	b2d2      	uxtb	r2, r2
 80051a4:	4611      	mov	r1, r2
 80051a6:	4618      	mov	r0, r3
 80051a8:	f005 f91f 	bl	800a3ea <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	015a      	lsls	r2, r3, #5
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	4413      	add	r3, r2
 80051b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051b8:	461a      	mov	r2, r3
 80051ba:	2310      	movs	r3, #16
 80051bc:	6093      	str	r3, [r2, #8]
 80051be:	e034      	b.n	800522a <HCD_HC_IN_IRQHandler+0x31a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80051c0:	6879      	ldr	r1, [r7, #4]
 80051c2:	68fa      	ldr	r2, [r7, #12]
 80051c4:	4613      	mov	r3, r2
 80051c6:	009b      	lsls	r3, r3, #2
 80051c8:	4413      	add	r3, r2
 80051ca:	00db      	lsls	r3, r3, #3
 80051cc:	440b      	add	r3, r1
 80051ce:	333f      	adds	r3, #63	; 0x3f
 80051d0:	781b      	ldrb	r3, [r3, #0]
 80051d2:	2b03      	cmp	r3, #3
 80051d4:	d129      	bne.n	800522a <HCD_HC_IN_IRQHandler+0x31a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	015a      	lsls	r2, r3, #5
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	4413      	add	r3, r2
 80051de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	68fa      	ldr	r2, [r7, #12]
 80051e6:	0151      	lsls	r1, r2, #5
 80051e8:	693a      	ldr	r2, [r7, #16]
 80051ea:	440a      	add	r2, r1
 80051ec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80051f0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80051f4:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80051f6:	6879      	ldr	r1, [r7, #4]
 80051f8:	68fa      	ldr	r2, [r7, #12]
 80051fa:	4613      	mov	r3, r2
 80051fc:	009b      	lsls	r3, r3, #2
 80051fe:	4413      	add	r3, r2
 8005200:	00db      	lsls	r3, r3, #3
 8005202:	440b      	add	r3, r1
 8005204:	335c      	adds	r3, #92	; 0x5c
 8005206:	2201      	movs	r2, #1
 8005208:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	b2d8      	uxtb	r0, r3
 800520e:	6879      	ldr	r1, [r7, #4]
 8005210:	68fa      	ldr	r2, [r7, #12]
 8005212:	4613      	mov	r3, r2
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	4413      	add	r3, r2
 8005218:	00db      	lsls	r3, r3, #3
 800521a:	440b      	add	r3, r1
 800521c:	335c      	adds	r3, #92	; 0x5c
 800521e:	781b      	ldrb	r3, [r3, #0]
 8005220:	461a      	mov	r2, r3
 8005222:	4601      	mov	r1, r0
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	f007 f91d 	bl	800c464 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 800522a:	6879      	ldr	r1, [r7, #4]
 800522c:	68fa      	ldr	r2, [r7, #12]
 800522e:	4613      	mov	r3, r2
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	4413      	add	r3, r2
 8005234:	00db      	lsls	r3, r3, #3
 8005236:	440b      	add	r3, r1
 8005238:	3350      	adds	r3, #80	; 0x50
 800523a:	781b      	ldrb	r3, [r3, #0]
 800523c:	f083 0301 	eor.w	r3, r3, #1
 8005240:	b2d8      	uxtb	r0, r3
 8005242:	6879      	ldr	r1, [r7, #4]
 8005244:	68fa      	ldr	r2, [r7, #12]
 8005246:	4613      	mov	r3, r2
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	4413      	add	r3, r2
 800524c:	00db      	lsls	r3, r3, #3
 800524e:	440b      	add	r3, r1
 8005250:	3350      	adds	r3, #80	; 0x50
 8005252:	4602      	mov	r2, r0
 8005254:	701a      	strb	r2, [r3, #0]
}
 8005256:	e1ca      	b.n	80055ee <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	015a      	lsls	r2, r3, #5
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	4413      	add	r3, r2
 8005260:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	f003 0302 	and.w	r3, r3, #2
 800526a:	2b02      	cmp	r3, #2
 800526c:	f040 80f1 	bne.w	8005452 <HCD_HC_IN_IRQHandler+0x542>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	015a      	lsls	r2, r3, #5
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	4413      	add	r3, r2
 8005278:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800527c:	68db      	ldr	r3, [r3, #12]
 800527e:	68fa      	ldr	r2, [r7, #12]
 8005280:	0151      	lsls	r1, r2, #5
 8005282:	693a      	ldr	r2, [r7, #16]
 8005284:	440a      	add	r2, r1
 8005286:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800528a:	f023 0302 	bic.w	r3, r3, #2
 800528e:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005290:	6879      	ldr	r1, [r7, #4]
 8005292:	68fa      	ldr	r2, [r7, #12]
 8005294:	4613      	mov	r3, r2
 8005296:	009b      	lsls	r3, r3, #2
 8005298:	4413      	add	r3, r2
 800529a:	00db      	lsls	r3, r3, #3
 800529c:	440b      	add	r3, r1
 800529e:	335d      	adds	r3, #93	; 0x5d
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d10a      	bne.n	80052bc <HCD_HC_IN_IRQHandler+0x3ac>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80052a6:	6879      	ldr	r1, [r7, #4]
 80052a8:	68fa      	ldr	r2, [r7, #12]
 80052aa:	4613      	mov	r3, r2
 80052ac:	009b      	lsls	r3, r3, #2
 80052ae:	4413      	add	r3, r2
 80052b0:	00db      	lsls	r3, r3, #3
 80052b2:	440b      	add	r3, r1
 80052b4:	335c      	adds	r3, #92	; 0x5c
 80052b6:	2201      	movs	r2, #1
 80052b8:	701a      	strb	r2, [r3, #0]
 80052ba:	e0b0      	b.n	800541e <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80052bc:	6879      	ldr	r1, [r7, #4]
 80052be:	68fa      	ldr	r2, [r7, #12]
 80052c0:	4613      	mov	r3, r2
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	4413      	add	r3, r2
 80052c6:	00db      	lsls	r3, r3, #3
 80052c8:	440b      	add	r3, r1
 80052ca:	335d      	adds	r3, #93	; 0x5d
 80052cc:	781b      	ldrb	r3, [r3, #0]
 80052ce:	2b05      	cmp	r3, #5
 80052d0:	d10a      	bne.n	80052e8 <HCD_HC_IN_IRQHandler+0x3d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80052d2:	6879      	ldr	r1, [r7, #4]
 80052d4:	68fa      	ldr	r2, [r7, #12]
 80052d6:	4613      	mov	r3, r2
 80052d8:	009b      	lsls	r3, r3, #2
 80052da:	4413      	add	r3, r2
 80052dc:	00db      	lsls	r3, r3, #3
 80052de:	440b      	add	r3, r1
 80052e0:	335c      	adds	r3, #92	; 0x5c
 80052e2:	2205      	movs	r2, #5
 80052e4:	701a      	strb	r2, [r3, #0]
 80052e6:	e09a      	b.n	800541e <HCD_HC_IN_IRQHandler+0x50e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80052e8:	6879      	ldr	r1, [r7, #4]
 80052ea:	68fa      	ldr	r2, [r7, #12]
 80052ec:	4613      	mov	r3, r2
 80052ee:	009b      	lsls	r3, r3, #2
 80052f0:	4413      	add	r3, r2
 80052f2:	00db      	lsls	r3, r3, #3
 80052f4:	440b      	add	r3, r1
 80052f6:	335d      	adds	r3, #93	; 0x5d
 80052f8:	781b      	ldrb	r3, [r3, #0]
 80052fa:	2b06      	cmp	r3, #6
 80052fc:	d00a      	beq.n	8005314 <HCD_HC_IN_IRQHandler+0x404>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80052fe:	6879      	ldr	r1, [r7, #4]
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	4613      	mov	r3, r2
 8005304:	009b      	lsls	r3, r3, #2
 8005306:	4413      	add	r3, r2
 8005308:	00db      	lsls	r3, r3, #3
 800530a:	440b      	add	r3, r1
 800530c:	335d      	adds	r3, #93	; 0x5d
 800530e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005310:	2b08      	cmp	r3, #8
 8005312:	d156      	bne.n	80053c2 <HCD_HC_IN_IRQHandler+0x4b2>
      hhcd->hc[ch_num].ErrCnt++;
 8005314:	6879      	ldr	r1, [r7, #4]
 8005316:	68fa      	ldr	r2, [r7, #12]
 8005318:	4613      	mov	r3, r2
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	4413      	add	r3, r2
 800531e:	00db      	lsls	r3, r3, #3
 8005320:	440b      	add	r3, r1
 8005322:	3358      	adds	r3, #88	; 0x58
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	1c59      	adds	r1, r3, #1
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	68fa      	ldr	r2, [r7, #12]
 800532c:	4613      	mov	r3, r2
 800532e:	009b      	lsls	r3, r3, #2
 8005330:	4413      	add	r3, r2
 8005332:	00db      	lsls	r3, r3, #3
 8005334:	4403      	add	r3, r0
 8005336:	3358      	adds	r3, #88	; 0x58
 8005338:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 800533a:	6879      	ldr	r1, [r7, #4]
 800533c:	68fa      	ldr	r2, [r7, #12]
 800533e:	4613      	mov	r3, r2
 8005340:	009b      	lsls	r3, r3, #2
 8005342:	4413      	add	r3, r2
 8005344:	00db      	lsls	r3, r3, #3
 8005346:	440b      	add	r3, r1
 8005348:	3358      	adds	r3, #88	; 0x58
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2b03      	cmp	r3, #3
 800534e:	d914      	bls.n	800537a <HCD_HC_IN_IRQHandler+0x46a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005350:	6879      	ldr	r1, [r7, #4]
 8005352:	68fa      	ldr	r2, [r7, #12]
 8005354:	4613      	mov	r3, r2
 8005356:	009b      	lsls	r3, r3, #2
 8005358:	4413      	add	r3, r2
 800535a:	00db      	lsls	r3, r3, #3
 800535c:	440b      	add	r3, r1
 800535e:	3358      	adds	r3, #88	; 0x58
 8005360:	2200      	movs	r2, #0
 8005362:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005364:	6879      	ldr	r1, [r7, #4]
 8005366:	68fa      	ldr	r2, [r7, #12]
 8005368:	4613      	mov	r3, r2
 800536a:	009b      	lsls	r3, r3, #2
 800536c:	4413      	add	r3, r2
 800536e:	00db      	lsls	r3, r3, #3
 8005370:	440b      	add	r3, r1
 8005372:	335c      	adds	r3, #92	; 0x5c
 8005374:	2204      	movs	r2, #4
 8005376:	701a      	strb	r2, [r3, #0]
 8005378:	e009      	b.n	800538e <HCD_HC_IN_IRQHandler+0x47e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800537a:	6879      	ldr	r1, [r7, #4]
 800537c:	68fa      	ldr	r2, [r7, #12]
 800537e:	4613      	mov	r3, r2
 8005380:	009b      	lsls	r3, r3, #2
 8005382:	4413      	add	r3, r2
 8005384:	00db      	lsls	r3, r3, #3
 8005386:	440b      	add	r3, r1
 8005388:	335c      	adds	r3, #92	; 0x5c
 800538a:	2202      	movs	r2, #2
 800538c:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	015a      	lsls	r2, r3, #5
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	4413      	add	r3, r2
 8005396:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80053a4:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80053ac:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	015a      	lsls	r2, r3, #5
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	4413      	add	r3, r2
 80053b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053ba:	461a      	mov	r2, r3
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	6013      	str	r3, [r2, #0]
 80053c0:	e02d      	b.n	800541e <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80053c2:	6879      	ldr	r1, [r7, #4]
 80053c4:	68fa      	ldr	r2, [r7, #12]
 80053c6:	4613      	mov	r3, r2
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	4413      	add	r3, r2
 80053cc:	00db      	lsls	r3, r3, #3
 80053ce:	440b      	add	r3, r1
 80053d0:	335d      	adds	r3, #93	; 0x5d
 80053d2:	781b      	ldrb	r3, [r3, #0]
 80053d4:	2b03      	cmp	r3, #3
 80053d6:	d122      	bne.n	800541e <HCD_HC_IN_IRQHandler+0x50e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80053d8:	6879      	ldr	r1, [r7, #4]
 80053da:	68fa      	ldr	r2, [r7, #12]
 80053dc:	4613      	mov	r3, r2
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	4413      	add	r3, r2
 80053e2:	00db      	lsls	r3, r3, #3
 80053e4:	440b      	add	r3, r1
 80053e6:	335c      	adds	r3, #92	; 0x5c
 80053e8:	2202      	movs	r2, #2
 80053ea:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	015a      	lsls	r2, r3, #5
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	4413      	add	r3, r2
 80053f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005402:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800540a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	015a      	lsls	r2, r3, #5
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	4413      	add	r3, r2
 8005414:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005418:	461a      	mov	r2, r3
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	015a      	lsls	r2, r3, #5
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	4413      	add	r3, r2
 8005426:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800542a:	461a      	mov	r2, r3
 800542c:	2302      	movs	r3, #2
 800542e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	b2d8      	uxtb	r0, r3
 8005434:	6879      	ldr	r1, [r7, #4]
 8005436:	68fa      	ldr	r2, [r7, #12]
 8005438:	4613      	mov	r3, r2
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	4413      	add	r3, r2
 800543e:	00db      	lsls	r3, r3, #3
 8005440:	440b      	add	r3, r1
 8005442:	335c      	adds	r3, #92	; 0x5c
 8005444:	781b      	ldrb	r3, [r3, #0]
 8005446:	461a      	mov	r2, r3
 8005448:	4601      	mov	r1, r0
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f007 f80a 	bl	800c464 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005450:	e0cd      	b.n	80055ee <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	015a      	lsls	r2, r3, #5
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	4413      	add	r3, r2
 800545a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005464:	2b80      	cmp	r3, #128	; 0x80
 8005466:	d13e      	bne.n	80054e6 <HCD_HC_IN_IRQHandler+0x5d6>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	015a      	lsls	r2, r3, #5
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	4413      	add	r3, r2
 8005470:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	68fa      	ldr	r2, [r7, #12]
 8005478:	0151      	lsls	r1, r2, #5
 800547a:	693a      	ldr	r2, [r7, #16]
 800547c:	440a      	add	r2, r1
 800547e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005482:	f043 0302 	orr.w	r3, r3, #2
 8005486:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8005488:	6879      	ldr	r1, [r7, #4]
 800548a:	68fa      	ldr	r2, [r7, #12]
 800548c:	4613      	mov	r3, r2
 800548e:	009b      	lsls	r3, r3, #2
 8005490:	4413      	add	r3, r2
 8005492:	00db      	lsls	r3, r3, #3
 8005494:	440b      	add	r3, r1
 8005496:	3358      	adds	r3, #88	; 0x58
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	1c59      	adds	r1, r3, #1
 800549c:	6878      	ldr	r0, [r7, #4]
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	4613      	mov	r3, r2
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	4413      	add	r3, r2
 80054a6:	00db      	lsls	r3, r3, #3
 80054a8:	4403      	add	r3, r0
 80054aa:	3358      	adds	r3, #88	; 0x58
 80054ac:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80054ae:	6879      	ldr	r1, [r7, #4]
 80054b0:	68fa      	ldr	r2, [r7, #12]
 80054b2:	4613      	mov	r3, r2
 80054b4:	009b      	lsls	r3, r3, #2
 80054b6:	4413      	add	r3, r2
 80054b8:	00db      	lsls	r3, r3, #3
 80054ba:	440b      	add	r3, r1
 80054bc:	335d      	adds	r3, #93	; 0x5d
 80054be:	2206      	movs	r2, #6
 80054c0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	68fa      	ldr	r2, [r7, #12]
 80054c8:	b2d2      	uxtb	r2, r2
 80054ca:	4611      	mov	r1, r2
 80054cc:	4618      	mov	r0, r3
 80054ce:	f004 ff8c 	bl	800a3ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	015a      	lsls	r2, r3, #5
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	4413      	add	r3, r2
 80054da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054de:	461a      	mov	r2, r3
 80054e0:	2380      	movs	r3, #128	; 0x80
 80054e2:	6093      	str	r3, [r2, #8]
}
 80054e4:	e083      	b.n	80055ee <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	015a      	lsls	r2, r3, #5
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	4413      	add	r3, r2
 80054ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	f003 0310 	and.w	r3, r3, #16
 80054f8:	2b10      	cmp	r3, #16
 80054fa:	d178      	bne.n	80055ee <HCD_HC_IN_IRQHandler+0x6de>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80054fc:	6879      	ldr	r1, [r7, #4]
 80054fe:	68fa      	ldr	r2, [r7, #12]
 8005500:	4613      	mov	r3, r2
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	4413      	add	r3, r2
 8005506:	00db      	lsls	r3, r3, #3
 8005508:	440b      	add	r3, r1
 800550a:	333f      	adds	r3, #63	; 0x3f
 800550c:	781b      	ldrb	r3, [r3, #0]
 800550e:	2b03      	cmp	r3, #3
 8005510:	d122      	bne.n	8005558 <HCD_HC_IN_IRQHandler+0x648>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8005512:	6879      	ldr	r1, [r7, #4]
 8005514:	68fa      	ldr	r2, [r7, #12]
 8005516:	4613      	mov	r3, r2
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	4413      	add	r3, r2
 800551c:	00db      	lsls	r3, r3, #3
 800551e:	440b      	add	r3, r1
 8005520:	3358      	adds	r3, #88	; 0x58
 8005522:	2200      	movs	r2, #0
 8005524:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	015a      	lsls	r2, r3, #5
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	4413      	add	r3, r2
 800552e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005532:	68db      	ldr	r3, [r3, #12]
 8005534:	68fa      	ldr	r2, [r7, #12]
 8005536:	0151      	lsls	r1, r2, #5
 8005538:	693a      	ldr	r2, [r7, #16]
 800553a:	440a      	add	r2, r1
 800553c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005540:	f043 0302 	orr.w	r3, r3, #2
 8005544:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	b2d2      	uxtb	r2, r2
 800554e:	4611      	mov	r1, r2
 8005550:	4618      	mov	r0, r3
 8005552:	f004 ff4a 	bl	800a3ea <USB_HC_Halt>
 8005556:	e041      	b.n	80055dc <HCD_HC_IN_IRQHandler+0x6cc>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005558:	6879      	ldr	r1, [r7, #4]
 800555a:	68fa      	ldr	r2, [r7, #12]
 800555c:	4613      	mov	r3, r2
 800555e:	009b      	lsls	r3, r3, #2
 8005560:	4413      	add	r3, r2
 8005562:	00db      	lsls	r3, r3, #3
 8005564:	440b      	add	r3, r1
 8005566:	333f      	adds	r3, #63	; 0x3f
 8005568:	781b      	ldrb	r3, [r3, #0]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d00a      	beq.n	8005584 <HCD_HC_IN_IRQHandler+0x674>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800556e:	6879      	ldr	r1, [r7, #4]
 8005570:	68fa      	ldr	r2, [r7, #12]
 8005572:	4613      	mov	r3, r2
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	4413      	add	r3, r2
 8005578:	00db      	lsls	r3, r3, #3
 800557a:	440b      	add	r3, r1
 800557c:	333f      	adds	r3, #63	; 0x3f
 800557e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005580:	2b02      	cmp	r3, #2
 8005582:	d12b      	bne.n	80055dc <HCD_HC_IN_IRQHandler+0x6cc>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8005584:	6879      	ldr	r1, [r7, #4]
 8005586:	68fa      	ldr	r2, [r7, #12]
 8005588:	4613      	mov	r3, r2
 800558a:	009b      	lsls	r3, r3, #2
 800558c:	4413      	add	r3, r2
 800558e:	00db      	lsls	r3, r3, #3
 8005590:	440b      	add	r3, r1
 8005592:	3358      	adds	r3, #88	; 0x58
 8005594:	2200      	movs	r2, #0
 8005596:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].state = HC_NAK;
 8005598:	6879      	ldr	r1, [r7, #4]
 800559a:	68fa      	ldr	r2, [r7, #12]
 800559c:	4613      	mov	r3, r2
 800559e:	009b      	lsls	r3, r3, #2
 80055a0:	4413      	add	r3, r2
 80055a2:	00db      	lsls	r3, r3, #3
 80055a4:	440b      	add	r3, r1
 80055a6:	335d      	adds	r3, #93	; 0x5d
 80055a8:	2203      	movs	r2, #3
 80055aa:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	015a      	lsls	r2, r3, #5
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	4413      	add	r3, r2
 80055b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	68fa      	ldr	r2, [r7, #12]
 80055bc:	0151      	lsls	r1, r2, #5
 80055be:	693a      	ldr	r2, [r7, #16]
 80055c0:	440a      	add	r2, r1
 80055c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80055c6:	f043 0302 	orr.w	r3, r3, #2
 80055ca:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	68fa      	ldr	r2, [r7, #12]
 80055d2:	b2d2      	uxtb	r2, r2
 80055d4:	4611      	mov	r1, r2
 80055d6:	4618      	mov	r0, r3
 80055d8:	f004 ff07 	bl	800a3ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	015a      	lsls	r2, r3, #5
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	4413      	add	r3, r2
 80055e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055e8:	461a      	mov	r2, r3
 80055ea:	2310      	movs	r3, #16
 80055ec:	6093      	str	r3, [r2, #8]
}
 80055ee:	bf00      	nop
 80055f0:	3718      	adds	r7, #24
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}

080055f6 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80055f6:	b580      	push	{r7, lr}
 80055f8:	b086      	sub	sp, #24
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	6078      	str	r0, [r7, #4]
 80055fe:	460b      	mov	r3, r1
 8005600:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 800560c:	78fb      	ldrb	r3, [r7, #3]
 800560e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	015a      	lsls	r2, r3, #5
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	4413      	add	r3, r2
 8005618:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	f003 0304 	and.w	r3, r3, #4
 8005622:	2b04      	cmp	r3, #4
 8005624:	d119      	bne.n	800565a <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	015a      	lsls	r2, r3, #5
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	4413      	add	r3, r2
 800562e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005632:	461a      	mov	r2, r3
 8005634:	2304      	movs	r3, #4
 8005636:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	015a      	lsls	r2, r3, #5
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	4413      	add	r3, r2
 8005640:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	68fa      	ldr	r2, [r7, #12]
 8005648:	0151      	lsls	r1, r2, #5
 800564a:	693a      	ldr	r2, [r7, #16]
 800564c:	440a      	add	r2, r1
 800564e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005652:	f043 0302 	orr.w	r3, r3, #2
 8005656:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8005658:	e31e      	b.n	8005c98 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	015a      	lsls	r2, r3, #5
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	4413      	add	r3, r2
 8005662:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005666:	689b      	ldr	r3, [r3, #8]
 8005668:	f003 0320 	and.w	r3, r3, #32
 800566c:	2b20      	cmp	r3, #32
 800566e:	d141      	bne.n	80056f4 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	015a      	lsls	r2, r3, #5
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	4413      	add	r3, r2
 8005678:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800567c:	461a      	mov	r2, r3
 800567e:	2320      	movs	r3, #32
 8005680:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8005682:	6879      	ldr	r1, [r7, #4]
 8005684:	68fa      	ldr	r2, [r7, #12]
 8005686:	4613      	mov	r3, r2
 8005688:	009b      	lsls	r3, r3, #2
 800568a:	4413      	add	r3, r2
 800568c:	00db      	lsls	r3, r3, #3
 800568e:	440b      	add	r3, r1
 8005690:	333d      	adds	r3, #61	; 0x3d
 8005692:	781b      	ldrb	r3, [r3, #0]
 8005694:	2b01      	cmp	r3, #1
 8005696:	f040 82ff 	bne.w	8005c98 <HCD_HC_OUT_IRQHandler+0x6a2>
      hhcd->hc[ch_num].do_ping = 0U;
 800569a:	6879      	ldr	r1, [r7, #4]
 800569c:	68fa      	ldr	r2, [r7, #12]
 800569e:	4613      	mov	r3, r2
 80056a0:	009b      	lsls	r3, r3, #2
 80056a2:	4413      	add	r3, r2
 80056a4:	00db      	lsls	r3, r3, #3
 80056a6:	440b      	add	r3, r1
 80056a8:	333d      	adds	r3, #61	; 0x3d
 80056aa:	2200      	movs	r2, #0
 80056ac:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80056ae:	6879      	ldr	r1, [r7, #4]
 80056b0:	68fa      	ldr	r2, [r7, #12]
 80056b2:	4613      	mov	r3, r2
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	4413      	add	r3, r2
 80056b8:	00db      	lsls	r3, r3, #3
 80056ba:	440b      	add	r3, r1
 80056bc:	335c      	adds	r3, #92	; 0x5c
 80056be:	2202      	movs	r2, #2
 80056c0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	015a      	lsls	r2, r3, #5
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	4413      	add	r3, r2
 80056ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056ce:	68db      	ldr	r3, [r3, #12]
 80056d0:	68fa      	ldr	r2, [r7, #12]
 80056d2:	0151      	lsls	r1, r2, #5
 80056d4:	693a      	ldr	r2, [r7, #16]
 80056d6:	440a      	add	r2, r1
 80056d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80056dc:	f043 0302 	orr.w	r3, r3, #2
 80056e0:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	68fa      	ldr	r2, [r7, #12]
 80056e8:	b2d2      	uxtb	r2, r2
 80056ea:	4611      	mov	r1, r2
 80056ec:	4618      	mov	r0, r3
 80056ee:	f004 fe7c 	bl	800a3ea <USB_HC_Halt>
}
 80056f2:	e2d1      	b.n	8005c98 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	015a      	lsls	r2, r3, #5
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	4413      	add	r3, r2
 80056fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005706:	2b40      	cmp	r3, #64	; 0x40
 8005708:	d13f      	bne.n	800578a <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 800570a:	6879      	ldr	r1, [r7, #4]
 800570c:	68fa      	ldr	r2, [r7, #12]
 800570e:	4613      	mov	r3, r2
 8005710:	009b      	lsls	r3, r3, #2
 8005712:	4413      	add	r3, r2
 8005714:	00db      	lsls	r3, r3, #3
 8005716:	440b      	add	r3, r1
 8005718:	335d      	adds	r3, #93	; 0x5d
 800571a:	2204      	movs	r2, #4
 800571c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800571e:	6879      	ldr	r1, [r7, #4]
 8005720:	68fa      	ldr	r2, [r7, #12]
 8005722:	4613      	mov	r3, r2
 8005724:	009b      	lsls	r3, r3, #2
 8005726:	4413      	add	r3, r2
 8005728:	00db      	lsls	r3, r3, #3
 800572a:	440b      	add	r3, r1
 800572c:	333d      	adds	r3, #61	; 0x3d
 800572e:	2201      	movs	r2, #1
 8005730:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005732:	6879      	ldr	r1, [r7, #4]
 8005734:	68fa      	ldr	r2, [r7, #12]
 8005736:	4613      	mov	r3, r2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	4413      	add	r3, r2
 800573c:	00db      	lsls	r3, r3, #3
 800573e:	440b      	add	r3, r1
 8005740:	3358      	adds	r3, #88	; 0x58
 8005742:	2200      	movs	r2, #0
 8005744:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	015a      	lsls	r2, r3, #5
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	4413      	add	r3, r2
 800574e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005752:	68db      	ldr	r3, [r3, #12]
 8005754:	68fa      	ldr	r2, [r7, #12]
 8005756:	0151      	lsls	r1, r2, #5
 8005758:	693a      	ldr	r2, [r7, #16]
 800575a:	440a      	add	r2, r1
 800575c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005760:	f043 0302 	orr.w	r3, r3, #2
 8005764:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	68fa      	ldr	r2, [r7, #12]
 800576c:	b2d2      	uxtb	r2, r2
 800576e:	4611      	mov	r1, r2
 8005770:	4618      	mov	r0, r3
 8005772:	f004 fe3a 	bl	800a3ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	015a      	lsls	r2, r3, #5
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	4413      	add	r3, r2
 800577e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005782:	461a      	mov	r2, r3
 8005784:	2340      	movs	r3, #64	; 0x40
 8005786:	6093      	str	r3, [r2, #8]
}
 8005788:	e286      	b.n	8005c98 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	015a      	lsls	r2, r3, #5
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	4413      	add	r3, r2
 8005792:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800579c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057a0:	d122      	bne.n	80057e8 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	015a      	lsls	r2, r3, #5
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	4413      	add	r3, r2
 80057aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	68fa      	ldr	r2, [r7, #12]
 80057b2:	0151      	lsls	r1, r2, #5
 80057b4:	693a      	ldr	r2, [r7, #16]
 80057b6:	440a      	add	r2, r1
 80057b8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80057bc:	f043 0302 	orr.w	r3, r3, #2
 80057c0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	68fa      	ldr	r2, [r7, #12]
 80057c8:	b2d2      	uxtb	r2, r2
 80057ca:	4611      	mov	r1, r2
 80057cc:	4618      	mov	r0, r3
 80057ce:	f004 fe0c 	bl	800a3ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	015a      	lsls	r2, r3, #5
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	4413      	add	r3, r2
 80057da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057de:	461a      	mov	r2, r3
 80057e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057e4:	6093      	str	r3, [r2, #8]
}
 80057e6:	e257      	b.n	8005c98 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	015a      	lsls	r2, r3, #5
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	4413      	add	r3, r2
 80057f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	f003 0301 	and.w	r3, r3, #1
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d135      	bne.n	800586a <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80057fe:	6879      	ldr	r1, [r7, #4]
 8005800:	68fa      	ldr	r2, [r7, #12]
 8005802:	4613      	mov	r3, r2
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	4413      	add	r3, r2
 8005808:	00db      	lsls	r3, r3, #3
 800580a:	440b      	add	r3, r1
 800580c:	3358      	adds	r3, #88	; 0x58
 800580e:	2200      	movs	r2, #0
 8005810:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	015a      	lsls	r2, r3, #5
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	4413      	add	r3, r2
 800581a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	68fa      	ldr	r2, [r7, #12]
 8005822:	0151      	lsls	r1, r2, #5
 8005824:	693a      	ldr	r2, [r7, #16]
 8005826:	440a      	add	r2, r1
 8005828:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800582c:	f043 0302 	orr.w	r3, r3, #2
 8005830:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	68fa      	ldr	r2, [r7, #12]
 8005838:	b2d2      	uxtb	r2, r2
 800583a:	4611      	mov	r1, r2
 800583c:	4618      	mov	r0, r3
 800583e:	f004 fdd4 	bl	800a3ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	015a      	lsls	r2, r3, #5
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	4413      	add	r3, r2
 800584a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800584e:	461a      	mov	r2, r3
 8005850:	2301      	movs	r3, #1
 8005852:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8005854:	6879      	ldr	r1, [r7, #4]
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	4613      	mov	r3, r2
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	4413      	add	r3, r2
 800585e:	00db      	lsls	r3, r3, #3
 8005860:	440b      	add	r3, r1
 8005862:	335d      	adds	r3, #93	; 0x5d
 8005864:	2201      	movs	r2, #1
 8005866:	701a      	strb	r2, [r3, #0]
}
 8005868:	e216      	b.n	8005c98 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	015a      	lsls	r2, r3, #5
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	4413      	add	r3, r2
 8005872:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	f003 0308 	and.w	r3, r3, #8
 800587c:	2b08      	cmp	r3, #8
 800587e:	d12b      	bne.n	80058d8 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	015a      	lsls	r2, r3, #5
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	4413      	add	r3, r2
 8005888:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800588c:	461a      	mov	r2, r3
 800588e:	2308      	movs	r3, #8
 8005890:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	015a      	lsls	r2, r3, #5
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	4413      	add	r3, r2
 800589a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	68fa      	ldr	r2, [r7, #12]
 80058a2:	0151      	lsls	r1, r2, #5
 80058a4:	693a      	ldr	r2, [r7, #16]
 80058a6:	440a      	add	r2, r1
 80058a8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80058ac:	f043 0302 	orr.w	r3, r3, #2
 80058b0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68fa      	ldr	r2, [r7, #12]
 80058b8:	b2d2      	uxtb	r2, r2
 80058ba:	4611      	mov	r1, r2
 80058bc:	4618      	mov	r0, r3
 80058be:	f004 fd94 	bl	800a3ea <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 80058c2:	6879      	ldr	r1, [r7, #4]
 80058c4:	68fa      	ldr	r2, [r7, #12]
 80058c6:	4613      	mov	r3, r2
 80058c8:	009b      	lsls	r3, r3, #2
 80058ca:	4413      	add	r3, r2
 80058cc:	00db      	lsls	r3, r3, #3
 80058ce:	440b      	add	r3, r1
 80058d0:	335d      	adds	r3, #93	; 0x5d
 80058d2:	2205      	movs	r2, #5
 80058d4:	701a      	strb	r2, [r3, #0]
}
 80058d6:	e1df      	b.n	8005c98 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	015a      	lsls	r2, r3, #5
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	4413      	add	r3, r2
 80058e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	f003 0310 	and.w	r3, r3, #16
 80058ea:	2b10      	cmp	r3, #16
 80058ec:	d135      	bne.n	800595a <HCD_HC_OUT_IRQHandler+0x364>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80058ee:	6879      	ldr	r1, [r7, #4]
 80058f0:	68fa      	ldr	r2, [r7, #12]
 80058f2:	4613      	mov	r3, r2
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	4413      	add	r3, r2
 80058f8:	00db      	lsls	r3, r3, #3
 80058fa:	440b      	add	r3, r1
 80058fc:	3358      	adds	r3, #88	; 0x58
 80058fe:	2200      	movs	r2, #0
 8005900:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8005902:	6879      	ldr	r1, [r7, #4]
 8005904:	68fa      	ldr	r2, [r7, #12]
 8005906:	4613      	mov	r3, r2
 8005908:	009b      	lsls	r3, r3, #2
 800590a:	4413      	add	r3, r2
 800590c:	00db      	lsls	r3, r3, #3
 800590e:	440b      	add	r3, r1
 8005910:	335d      	adds	r3, #93	; 0x5d
 8005912:	2203      	movs	r2, #3
 8005914:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	015a      	lsls	r2, r3, #5
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	4413      	add	r3, r2
 800591e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	68fa      	ldr	r2, [r7, #12]
 8005926:	0151      	lsls	r1, r2, #5
 8005928:	693a      	ldr	r2, [r7, #16]
 800592a:	440a      	add	r2, r1
 800592c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005930:	f043 0302 	orr.w	r3, r3, #2
 8005934:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	68fa      	ldr	r2, [r7, #12]
 800593c:	b2d2      	uxtb	r2, r2
 800593e:	4611      	mov	r1, r2
 8005940:	4618      	mov	r0, r3
 8005942:	f004 fd52 	bl	800a3ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	015a      	lsls	r2, r3, #5
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	4413      	add	r3, r2
 800594e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005952:	461a      	mov	r2, r3
 8005954:	2310      	movs	r3, #16
 8005956:	6093      	str	r3, [r2, #8]
}
 8005958:	e19e      	b.n	8005c98 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	015a      	lsls	r2, r3, #5
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	4413      	add	r3, r2
 8005962:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800596c:	2b80      	cmp	r3, #128	; 0x80
 800596e:	d12b      	bne.n	80059c8 <HCD_HC_OUT_IRQHandler+0x3d2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	015a      	lsls	r2, r3, #5
 8005974:	693b      	ldr	r3, [r7, #16]
 8005976:	4413      	add	r3, r2
 8005978:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800597c:	68db      	ldr	r3, [r3, #12]
 800597e:	68fa      	ldr	r2, [r7, #12]
 8005980:	0151      	lsls	r1, r2, #5
 8005982:	693a      	ldr	r2, [r7, #16]
 8005984:	440a      	add	r2, r1
 8005986:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800598a:	f043 0302 	orr.w	r3, r3, #2
 800598e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	68fa      	ldr	r2, [r7, #12]
 8005996:	b2d2      	uxtb	r2, r2
 8005998:	4611      	mov	r1, r2
 800599a:	4618      	mov	r0, r3
 800599c:	f004 fd25 	bl	800a3ea <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 80059a0:	6879      	ldr	r1, [r7, #4]
 80059a2:	68fa      	ldr	r2, [r7, #12]
 80059a4:	4613      	mov	r3, r2
 80059a6:	009b      	lsls	r3, r3, #2
 80059a8:	4413      	add	r3, r2
 80059aa:	00db      	lsls	r3, r3, #3
 80059ac:	440b      	add	r3, r1
 80059ae:	335d      	adds	r3, #93	; 0x5d
 80059b0:	2206      	movs	r2, #6
 80059b2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	015a      	lsls	r2, r3, #5
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	4413      	add	r3, r2
 80059bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059c0:	461a      	mov	r2, r3
 80059c2:	2380      	movs	r3, #128	; 0x80
 80059c4:	6093      	str	r3, [r2, #8]
}
 80059c6:	e167      	b.n	8005c98 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	015a      	lsls	r2, r3, #5
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	4413      	add	r3, r2
 80059d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059de:	d135      	bne.n	8005a4c <HCD_HC_OUT_IRQHandler+0x456>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	015a      	lsls	r2, r3, #5
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	4413      	add	r3, r2
 80059e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059ec:	68db      	ldr	r3, [r3, #12]
 80059ee:	68fa      	ldr	r2, [r7, #12]
 80059f0:	0151      	lsls	r1, r2, #5
 80059f2:	693a      	ldr	r2, [r7, #16]
 80059f4:	440a      	add	r2, r1
 80059f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80059fa:	f043 0302 	orr.w	r3, r3, #2
 80059fe:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68fa      	ldr	r2, [r7, #12]
 8005a06:	b2d2      	uxtb	r2, r2
 8005a08:	4611      	mov	r1, r2
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f004 fced 	bl	800a3ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	015a      	lsls	r2, r3, #5
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	4413      	add	r3, r2
 8005a18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a1c:	461a      	mov	r2, r3
 8005a1e:	2310      	movs	r3, #16
 8005a20:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	015a      	lsls	r2, r3, #5
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	4413      	add	r3, r2
 8005a2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a2e:	461a      	mov	r2, r3
 8005a30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005a34:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005a36:	6879      	ldr	r1, [r7, #4]
 8005a38:	68fa      	ldr	r2, [r7, #12]
 8005a3a:	4613      	mov	r3, r2
 8005a3c:	009b      	lsls	r3, r3, #2
 8005a3e:	4413      	add	r3, r2
 8005a40:	00db      	lsls	r3, r3, #3
 8005a42:	440b      	add	r3, r1
 8005a44:	335d      	adds	r3, #93	; 0x5d
 8005a46:	2208      	movs	r2, #8
 8005a48:	701a      	strb	r2, [r3, #0]
}
 8005a4a:	e125      	b.n	8005c98 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	015a      	lsls	r2, r3, #5
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	4413      	add	r3, r2
 8005a54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	f003 0302 	and.w	r3, r3, #2
 8005a5e:	2b02      	cmp	r3, #2
 8005a60:	f040 811a 	bne.w	8005c98 <HCD_HC_OUT_IRQHandler+0x6a2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	015a      	lsls	r2, r3, #5
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	4413      	add	r3, r2
 8005a6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a70:	68db      	ldr	r3, [r3, #12]
 8005a72:	68fa      	ldr	r2, [r7, #12]
 8005a74:	0151      	lsls	r1, r2, #5
 8005a76:	693a      	ldr	r2, [r7, #16]
 8005a78:	440a      	add	r2, r1
 8005a7a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a7e:	f023 0302 	bic.w	r3, r3, #2
 8005a82:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005a84:	6879      	ldr	r1, [r7, #4]
 8005a86:	68fa      	ldr	r2, [r7, #12]
 8005a88:	4613      	mov	r3, r2
 8005a8a:	009b      	lsls	r3, r3, #2
 8005a8c:	4413      	add	r3, r2
 8005a8e:	00db      	lsls	r3, r3, #3
 8005a90:	440b      	add	r3, r1
 8005a92:	335d      	adds	r3, #93	; 0x5d
 8005a94:	781b      	ldrb	r3, [r3, #0]
 8005a96:	2b01      	cmp	r3, #1
 8005a98:	d137      	bne.n	8005b0a <HCD_HC_OUT_IRQHandler+0x514>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005a9a:	6879      	ldr	r1, [r7, #4]
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	4613      	mov	r3, r2
 8005aa0:	009b      	lsls	r3, r3, #2
 8005aa2:	4413      	add	r3, r2
 8005aa4:	00db      	lsls	r3, r3, #3
 8005aa6:	440b      	add	r3, r1
 8005aa8:	335c      	adds	r3, #92	; 0x5c
 8005aaa:	2201      	movs	r2, #1
 8005aac:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005aae:	6879      	ldr	r1, [r7, #4]
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	4613      	mov	r3, r2
 8005ab4:	009b      	lsls	r3, r3, #2
 8005ab6:	4413      	add	r3, r2
 8005ab8:	00db      	lsls	r3, r3, #3
 8005aba:	440b      	add	r3, r1
 8005abc:	333f      	adds	r3, #63	; 0x3f
 8005abe:	781b      	ldrb	r3, [r3, #0]
 8005ac0:	2b02      	cmp	r3, #2
 8005ac2:	d00b      	beq.n	8005adc <HCD_HC_OUT_IRQHandler+0x4e6>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8005ac4:	6879      	ldr	r1, [r7, #4]
 8005ac6:	68fa      	ldr	r2, [r7, #12]
 8005ac8:	4613      	mov	r3, r2
 8005aca:	009b      	lsls	r3, r3, #2
 8005acc:	4413      	add	r3, r2
 8005ace:	00db      	lsls	r3, r3, #3
 8005ad0:	440b      	add	r3, r1
 8005ad2:	333f      	adds	r3, #63	; 0x3f
 8005ad4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005ad6:	2b03      	cmp	r3, #3
 8005ad8:	f040 80c5 	bne.w	8005c66 <HCD_HC_OUT_IRQHandler+0x670>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8005adc:	6879      	ldr	r1, [r7, #4]
 8005ade:	68fa      	ldr	r2, [r7, #12]
 8005ae0:	4613      	mov	r3, r2
 8005ae2:	009b      	lsls	r3, r3, #2
 8005ae4:	4413      	add	r3, r2
 8005ae6:	00db      	lsls	r3, r3, #3
 8005ae8:	440b      	add	r3, r1
 8005aea:	3351      	adds	r3, #81	; 0x51
 8005aec:	781b      	ldrb	r3, [r3, #0]
 8005aee:	f083 0301 	eor.w	r3, r3, #1
 8005af2:	b2d8      	uxtb	r0, r3
 8005af4:	6879      	ldr	r1, [r7, #4]
 8005af6:	68fa      	ldr	r2, [r7, #12]
 8005af8:	4613      	mov	r3, r2
 8005afa:	009b      	lsls	r3, r3, #2
 8005afc:	4413      	add	r3, r2
 8005afe:	00db      	lsls	r3, r3, #3
 8005b00:	440b      	add	r3, r1
 8005b02:	3351      	adds	r3, #81	; 0x51
 8005b04:	4602      	mov	r2, r0
 8005b06:	701a      	strb	r2, [r3, #0]
 8005b08:	e0ad      	b.n	8005c66 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005b0a:	6879      	ldr	r1, [r7, #4]
 8005b0c:	68fa      	ldr	r2, [r7, #12]
 8005b0e:	4613      	mov	r3, r2
 8005b10:	009b      	lsls	r3, r3, #2
 8005b12:	4413      	add	r3, r2
 8005b14:	00db      	lsls	r3, r3, #3
 8005b16:	440b      	add	r3, r1
 8005b18:	335d      	adds	r3, #93	; 0x5d
 8005b1a:	781b      	ldrb	r3, [r3, #0]
 8005b1c:	2b03      	cmp	r3, #3
 8005b1e:	d10a      	bne.n	8005b36 <HCD_HC_OUT_IRQHandler+0x540>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005b20:	6879      	ldr	r1, [r7, #4]
 8005b22:	68fa      	ldr	r2, [r7, #12]
 8005b24:	4613      	mov	r3, r2
 8005b26:	009b      	lsls	r3, r3, #2
 8005b28:	4413      	add	r3, r2
 8005b2a:	00db      	lsls	r3, r3, #3
 8005b2c:	440b      	add	r3, r1
 8005b2e:	335c      	adds	r3, #92	; 0x5c
 8005b30:	2202      	movs	r2, #2
 8005b32:	701a      	strb	r2, [r3, #0]
 8005b34:	e097      	b.n	8005c66 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8005b36:	6879      	ldr	r1, [r7, #4]
 8005b38:	68fa      	ldr	r2, [r7, #12]
 8005b3a:	4613      	mov	r3, r2
 8005b3c:	009b      	lsls	r3, r3, #2
 8005b3e:	4413      	add	r3, r2
 8005b40:	00db      	lsls	r3, r3, #3
 8005b42:	440b      	add	r3, r1
 8005b44:	335d      	adds	r3, #93	; 0x5d
 8005b46:	781b      	ldrb	r3, [r3, #0]
 8005b48:	2b04      	cmp	r3, #4
 8005b4a:	d10a      	bne.n	8005b62 <HCD_HC_OUT_IRQHandler+0x56c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005b4c:	6879      	ldr	r1, [r7, #4]
 8005b4e:	68fa      	ldr	r2, [r7, #12]
 8005b50:	4613      	mov	r3, r2
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	4413      	add	r3, r2
 8005b56:	00db      	lsls	r3, r3, #3
 8005b58:	440b      	add	r3, r1
 8005b5a:	335c      	adds	r3, #92	; 0x5c
 8005b5c:	2202      	movs	r2, #2
 8005b5e:	701a      	strb	r2, [r3, #0]
 8005b60:	e081      	b.n	8005c66 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005b62:	6879      	ldr	r1, [r7, #4]
 8005b64:	68fa      	ldr	r2, [r7, #12]
 8005b66:	4613      	mov	r3, r2
 8005b68:	009b      	lsls	r3, r3, #2
 8005b6a:	4413      	add	r3, r2
 8005b6c:	00db      	lsls	r3, r3, #3
 8005b6e:	440b      	add	r3, r1
 8005b70:	335d      	adds	r3, #93	; 0x5d
 8005b72:	781b      	ldrb	r3, [r3, #0]
 8005b74:	2b05      	cmp	r3, #5
 8005b76:	d10a      	bne.n	8005b8e <HCD_HC_OUT_IRQHandler+0x598>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8005b78:	6879      	ldr	r1, [r7, #4]
 8005b7a:	68fa      	ldr	r2, [r7, #12]
 8005b7c:	4613      	mov	r3, r2
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	4413      	add	r3, r2
 8005b82:	00db      	lsls	r3, r3, #3
 8005b84:	440b      	add	r3, r1
 8005b86:	335c      	adds	r3, #92	; 0x5c
 8005b88:	2205      	movs	r2, #5
 8005b8a:	701a      	strb	r2, [r3, #0]
 8005b8c:	e06b      	b.n	8005c66 <HCD_HC_OUT_IRQHandler+0x670>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005b8e:	6879      	ldr	r1, [r7, #4]
 8005b90:	68fa      	ldr	r2, [r7, #12]
 8005b92:	4613      	mov	r3, r2
 8005b94:	009b      	lsls	r3, r3, #2
 8005b96:	4413      	add	r3, r2
 8005b98:	00db      	lsls	r3, r3, #3
 8005b9a:	440b      	add	r3, r1
 8005b9c:	335d      	adds	r3, #93	; 0x5d
 8005b9e:	781b      	ldrb	r3, [r3, #0]
 8005ba0:	2b06      	cmp	r3, #6
 8005ba2:	d00a      	beq.n	8005bba <HCD_HC_OUT_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005ba4:	6879      	ldr	r1, [r7, #4]
 8005ba6:	68fa      	ldr	r2, [r7, #12]
 8005ba8:	4613      	mov	r3, r2
 8005baa:	009b      	lsls	r3, r3, #2
 8005bac:	4413      	add	r3, r2
 8005bae:	00db      	lsls	r3, r3, #3
 8005bb0:	440b      	add	r3, r1
 8005bb2:	335d      	adds	r3, #93	; 0x5d
 8005bb4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005bb6:	2b08      	cmp	r3, #8
 8005bb8:	d155      	bne.n	8005c66 <HCD_HC_OUT_IRQHandler+0x670>
      hhcd->hc[ch_num].ErrCnt++;
 8005bba:	6879      	ldr	r1, [r7, #4]
 8005bbc:	68fa      	ldr	r2, [r7, #12]
 8005bbe:	4613      	mov	r3, r2
 8005bc0:	009b      	lsls	r3, r3, #2
 8005bc2:	4413      	add	r3, r2
 8005bc4:	00db      	lsls	r3, r3, #3
 8005bc6:	440b      	add	r3, r1
 8005bc8:	3358      	adds	r3, #88	; 0x58
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	1c59      	adds	r1, r3, #1
 8005bce:	6878      	ldr	r0, [r7, #4]
 8005bd0:	68fa      	ldr	r2, [r7, #12]
 8005bd2:	4613      	mov	r3, r2
 8005bd4:	009b      	lsls	r3, r3, #2
 8005bd6:	4413      	add	r3, r2
 8005bd8:	00db      	lsls	r3, r3, #3
 8005bda:	4403      	add	r3, r0
 8005bdc:	3358      	adds	r3, #88	; 0x58
 8005bde:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8005be0:	6879      	ldr	r1, [r7, #4]
 8005be2:	68fa      	ldr	r2, [r7, #12]
 8005be4:	4613      	mov	r3, r2
 8005be6:	009b      	lsls	r3, r3, #2
 8005be8:	4413      	add	r3, r2
 8005bea:	00db      	lsls	r3, r3, #3
 8005bec:	440b      	add	r3, r1
 8005bee:	3358      	adds	r3, #88	; 0x58
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	2b03      	cmp	r3, #3
 8005bf4:	d914      	bls.n	8005c20 <HCD_HC_OUT_IRQHandler+0x62a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005bf6:	6879      	ldr	r1, [r7, #4]
 8005bf8:	68fa      	ldr	r2, [r7, #12]
 8005bfa:	4613      	mov	r3, r2
 8005bfc:	009b      	lsls	r3, r3, #2
 8005bfe:	4413      	add	r3, r2
 8005c00:	00db      	lsls	r3, r3, #3
 8005c02:	440b      	add	r3, r1
 8005c04:	3358      	adds	r3, #88	; 0x58
 8005c06:	2200      	movs	r2, #0
 8005c08:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005c0a:	6879      	ldr	r1, [r7, #4]
 8005c0c:	68fa      	ldr	r2, [r7, #12]
 8005c0e:	4613      	mov	r3, r2
 8005c10:	009b      	lsls	r3, r3, #2
 8005c12:	4413      	add	r3, r2
 8005c14:	00db      	lsls	r3, r3, #3
 8005c16:	440b      	add	r3, r1
 8005c18:	335c      	adds	r3, #92	; 0x5c
 8005c1a:	2204      	movs	r2, #4
 8005c1c:	701a      	strb	r2, [r3, #0]
 8005c1e:	e009      	b.n	8005c34 <HCD_HC_OUT_IRQHandler+0x63e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005c20:	6879      	ldr	r1, [r7, #4]
 8005c22:	68fa      	ldr	r2, [r7, #12]
 8005c24:	4613      	mov	r3, r2
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	4413      	add	r3, r2
 8005c2a:	00db      	lsls	r3, r3, #3
 8005c2c:	440b      	add	r3, r1
 8005c2e:	335c      	adds	r3, #92	; 0x5c
 8005c30:	2202      	movs	r2, #2
 8005c32:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	015a      	lsls	r2, r3, #5
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	4413      	add	r3, r2
 8005c3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005c4a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005c52:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	015a      	lsls	r2, r3, #5
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c60:	461a      	mov	r2, r3
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	015a      	lsls	r2, r3, #5
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c72:	461a      	mov	r2, r3
 8005c74:	2302      	movs	r3, #2
 8005c76:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	b2d8      	uxtb	r0, r3
 8005c7c:	6879      	ldr	r1, [r7, #4]
 8005c7e:	68fa      	ldr	r2, [r7, #12]
 8005c80:	4613      	mov	r3, r2
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	4413      	add	r3, r2
 8005c86:	00db      	lsls	r3, r3, #3
 8005c88:	440b      	add	r3, r1
 8005c8a:	335c      	adds	r3, #92	; 0x5c
 8005c8c:	781b      	ldrb	r3, [r3, #0]
 8005c8e:	461a      	mov	r2, r3
 8005c90:	4601      	mov	r1, r0
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	f006 fbe6 	bl	800c464 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005c98:	bf00      	nop
 8005c9a:	3718      	adds	r7, #24
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bd80      	pop	{r7, pc}

08005ca0 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b08a      	sub	sp, #40	; 0x28
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb0:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	6a1b      	ldr	r3, [r3, #32]
 8005cb8:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8005cba:	69fb      	ldr	r3, [r7, #28]
 8005cbc:	f003 030f 	and.w	r3, r3, #15
 8005cc0:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005cc2:	69fb      	ldr	r3, [r7, #28]
 8005cc4:	0c5b      	lsrs	r3, r3, #17
 8005cc6:	f003 030f 	and.w	r3, r3, #15
 8005cca:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005ccc:	69fb      	ldr	r3, [r7, #28]
 8005cce:	091b      	lsrs	r3, r3, #4
 8005cd0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005cd4:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	d003      	beq.n	8005ce4 <HCD_RXQLVL_IRQHandler+0x44>
 8005cdc:	2b05      	cmp	r3, #5
 8005cde:	f000 8082 	beq.w	8005de6 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005ce2:	e083      	b.n	8005dec <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8005ce4:	693b      	ldr	r3, [r7, #16]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d07f      	beq.n	8005dea <HCD_RXQLVL_IRQHandler+0x14a>
 8005cea:	6879      	ldr	r1, [r7, #4]
 8005cec:	69ba      	ldr	r2, [r7, #24]
 8005cee:	4613      	mov	r3, r2
 8005cf0:	009b      	lsls	r3, r3, #2
 8005cf2:	4413      	add	r3, r2
 8005cf4:	00db      	lsls	r3, r3, #3
 8005cf6:	440b      	add	r3, r1
 8005cf8:	3344      	adds	r3, #68	; 0x44
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d074      	beq.n	8005dea <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6818      	ldr	r0, [r3, #0]
 8005d04:	6879      	ldr	r1, [r7, #4]
 8005d06:	69ba      	ldr	r2, [r7, #24]
 8005d08:	4613      	mov	r3, r2
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	4413      	add	r3, r2
 8005d0e:	00db      	lsls	r3, r3, #3
 8005d10:	440b      	add	r3, r1
 8005d12:	3344      	adds	r3, #68	; 0x44
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	693a      	ldr	r2, [r7, #16]
 8005d18:	b292      	uxth	r2, r2
 8005d1a:	4619      	mov	r1, r3
 8005d1c:	f003 ff9f 	bl	8009c5e <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8005d20:	6879      	ldr	r1, [r7, #4]
 8005d22:	69ba      	ldr	r2, [r7, #24]
 8005d24:	4613      	mov	r3, r2
 8005d26:	009b      	lsls	r3, r3, #2
 8005d28:	4413      	add	r3, r2
 8005d2a:	00db      	lsls	r3, r3, #3
 8005d2c:	440b      	add	r3, r1
 8005d2e:	3344      	adds	r3, #68	; 0x44
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	18d1      	adds	r1, r2, r3
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	69ba      	ldr	r2, [r7, #24]
 8005d3a:	4613      	mov	r3, r2
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	4413      	add	r3, r2
 8005d40:	00db      	lsls	r3, r3, #3
 8005d42:	4403      	add	r3, r0
 8005d44:	3344      	adds	r3, #68	; 0x44
 8005d46:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8005d48:	6879      	ldr	r1, [r7, #4]
 8005d4a:	69ba      	ldr	r2, [r7, #24]
 8005d4c:	4613      	mov	r3, r2
 8005d4e:	009b      	lsls	r3, r3, #2
 8005d50:	4413      	add	r3, r2
 8005d52:	00db      	lsls	r3, r3, #3
 8005d54:	440b      	add	r3, r1
 8005d56:	334c      	adds	r3, #76	; 0x4c
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	18d1      	adds	r1, r2, r3
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	69ba      	ldr	r2, [r7, #24]
 8005d62:	4613      	mov	r3, r2
 8005d64:	009b      	lsls	r3, r3, #2
 8005d66:	4413      	add	r3, r2
 8005d68:	00db      	lsls	r3, r3, #3
 8005d6a:	4403      	add	r3, r0
 8005d6c:	334c      	adds	r3, #76	; 0x4c
 8005d6e:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8005d70:	69bb      	ldr	r3, [r7, #24]
 8005d72:	015a      	lsls	r2, r3, #5
 8005d74:	6a3b      	ldr	r3, [r7, #32]
 8005d76:	4413      	add	r3, r2
 8005d78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d7c:	691a      	ldr	r2, [r3, #16]
 8005d7e:	4b1d      	ldr	r3, [pc, #116]	; (8005df4 <HCD_RXQLVL_IRQHandler+0x154>)
 8005d80:	4013      	ands	r3, r2
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d031      	beq.n	8005dea <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005d86:	69bb      	ldr	r3, [r7, #24]
 8005d88:	015a      	lsls	r2, r3, #5
 8005d8a:	6a3b      	ldr	r3, [r7, #32]
 8005d8c:	4413      	add	r3, r2
 8005d8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005d9c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005da4:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005da6:	69bb      	ldr	r3, [r7, #24]
 8005da8:	015a      	lsls	r2, r3, #5
 8005daa:	6a3b      	ldr	r3, [r7, #32]
 8005dac:	4413      	add	r3, r2
 8005dae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005db2:	461a      	mov	r2, r3
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8005db8:	6879      	ldr	r1, [r7, #4]
 8005dba:	69ba      	ldr	r2, [r7, #24]
 8005dbc:	4613      	mov	r3, r2
 8005dbe:	009b      	lsls	r3, r3, #2
 8005dc0:	4413      	add	r3, r2
 8005dc2:	00db      	lsls	r3, r3, #3
 8005dc4:	440b      	add	r3, r1
 8005dc6:	3350      	adds	r3, #80	; 0x50
 8005dc8:	781b      	ldrb	r3, [r3, #0]
 8005dca:	f083 0301 	eor.w	r3, r3, #1
 8005dce:	b2d8      	uxtb	r0, r3
 8005dd0:	6879      	ldr	r1, [r7, #4]
 8005dd2:	69ba      	ldr	r2, [r7, #24]
 8005dd4:	4613      	mov	r3, r2
 8005dd6:	009b      	lsls	r3, r3, #2
 8005dd8:	4413      	add	r3, r2
 8005dda:	00db      	lsls	r3, r3, #3
 8005ddc:	440b      	add	r3, r1
 8005dde:	3350      	adds	r3, #80	; 0x50
 8005de0:	4602      	mov	r2, r0
 8005de2:	701a      	strb	r2, [r3, #0]
      break;
 8005de4:	e001      	b.n	8005dea <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8005de6:	bf00      	nop
 8005de8:	e000      	b.n	8005dec <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8005dea:	bf00      	nop
  }
}
 8005dec:	bf00      	nop
 8005dee:	3728      	adds	r7, #40	; 0x28
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}
 8005df4:	1ff80000 	.word	0x1ff80000

08005df8 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b086      	sub	sp, #24
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005e24:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f003 0302 	and.w	r3, r3, #2
 8005e2c:	2b02      	cmp	r3, #2
 8005e2e:	d113      	bne.n	8005e58 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	f003 0301 	and.w	r3, r3, #1
 8005e36:	2b01      	cmp	r3, #1
 8005e38:	d10a      	bne.n	8005e50 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	699a      	ldr	r2, [r3, #24]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8005e48:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f006 faee 	bl	800c42c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	f043 0302 	orr.w	r3, r3, #2
 8005e56:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f003 0308 	and.w	r3, r3, #8
 8005e5e:	2b08      	cmp	r3, #8
 8005e60:	d147      	bne.n	8005ef2 <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	f043 0308 	orr.w	r3, r3, #8
 8005e68:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	f003 0304 	and.w	r3, r3, #4
 8005e70:	2b04      	cmp	r3, #4
 8005e72:	d129      	bne.n	8005ec8 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	699b      	ldr	r3, [r3, #24]
 8005e78:	2b02      	cmp	r3, #2
 8005e7a:	d113      	bne.n	8005ea4 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8005e82:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005e86:	d106      	bne.n	8005e96 <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	2102      	movs	r1, #2
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f003 ffe2 	bl	8009e58 <USB_InitFSLSPClkSel>
 8005e94:	e011      	b.n	8005eba <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	2101      	movs	r1, #1
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f003 ffdb 	bl	8009e58 <USB_InitFSLSPClkSel>
 8005ea2:	e00a      	b.n	8005eba <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	68db      	ldr	r3, [r3, #12]
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d106      	bne.n	8005eba <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005eb2:	461a      	mov	r2, r3
 8005eb4:	f64e 2360 	movw	r3, #60000	; 0xea60
 8005eb8:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f006 fae0 	bl	800c480 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f006 fab3 	bl	800c42c <HAL_HCD_Connect_Callback>
 8005ec6:	e014      	b.n	8005ef2 <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f006 fae7 	bl	800c49c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	693a      	ldr	r2, [r7, #16]
 8005ed8:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005edc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005ee0:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	699a      	ldr	r2, [r3, #24]
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005ef0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	f003 0320 	and.w	r3, r3, #32
 8005ef8:	2b20      	cmp	r3, #32
 8005efa:	d103      	bne.n	8005f04 <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	f043 0320 	orr.w	r3, r3, #32
 8005f02:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	6013      	str	r3, [r2, #0]
}
 8005f10:	bf00      	nop
 8005f12:	3718      	adds	r7, #24
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}

08005f18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b082      	sub	sp, #8
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d101      	bne.n	8005f2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	e081      	b.n	800602e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f30:	b2db      	uxtb	r3, r3
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d106      	bne.n	8005f44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f7fb ffda 	bl	8001ef8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2224      	movs	r2, #36	; 0x24
 8005f48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f022 0201 	bic.w	r2, r2, #1
 8005f5a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	685a      	ldr	r2, [r3, #4]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005f68:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	689a      	ldr	r2, [r3, #8]
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f78:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	68db      	ldr	r3, [r3, #12]
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	d107      	bne.n	8005f92 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	689a      	ldr	r2, [r3, #8]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f8e:	609a      	str	r2, [r3, #8]
 8005f90:	e006      	b.n	8005fa0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	689a      	ldr	r2, [r3, #8]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005f9e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	68db      	ldr	r3, [r3, #12]
 8005fa4:	2b02      	cmp	r3, #2
 8005fa6:	d104      	bne.n	8005fb2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005fb0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	687a      	ldr	r2, [r7, #4]
 8005fba:	6812      	ldr	r2, [r2, #0]
 8005fbc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005fc0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005fc4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	68da      	ldr	r2, [r3, #12]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005fd4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	691a      	ldr	r2, [r3, #16]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	695b      	ldr	r3, [r3, #20]
 8005fde:	ea42 0103 	orr.w	r1, r2, r3
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	699b      	ldr	r3, [r3, #24]
 8005fe6:	021a      	lsls	r2, r3, #8
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	430a      	orrs	r2, r1
 8005fee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	69d9      	ldr	r1, [r3, #28]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6a1a      	ldr	r2, [r3, #32]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	430a      	orrs	r2, r1
 8005ffe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f042 0201 	orr.w	r2, r2, #1
 800600e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2200      	movs	r2, #0
 8006014:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2220      	movs	r2, #32
 800601a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2200      	movs	r2, #0
 8006028:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800602c:	2300      	movs	r3, #0
}
 800602e:	4618      	mov	r0, r3
 8006030:	3708      	adds	r7, #8
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}

08006036 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006036:	b480      	push	{r7}
 8006038:	b083      	sub	sp, #12
 800603a:	af00      	add	r7, sp, #0
 800603c:	6078      	str	r0, [r7, #4]
 800603e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006046:	b2db      	uxtb	r3, r3
 8006048:	2b20      	cmp	r3, #32
 800604a:	d138      	bne.n	80060be <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006052:	2b01      	cmp	r3, #1
 8006054:	d101      	bne.n	800605a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006056:	2302      	movs	r3, #2
 8006058:	e032      	b.n	80060c0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2201      	movs	r2, #1
 800605e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2224      	movs	r2, #36	; 0x24
 8006066:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f022 0201 	bic.w	r2, r2, #1
 8006078:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006088:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	6819      	ldr	r1, [r3, #0]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	683a      	ldr	r2, [r7, #0]
 8006096:	430a      	orrs	r2, r1
 8006098:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f042 0201 	orr.w	r2, r2, #1
 80060a8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2220      	movs	r2, #32
 80060ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80060ba:	2300      	movs	r3, #0
 80060bc:	e000      	b.n	80060c0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80060be:	2302      	movs	r3, #2
  }
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	370c      	adds	r7, #12
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr

080060cc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b085      	sub	sp, #20
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
 80060d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060dc:	b2db      	uxtb	r3, r3
 80060de:	2b20      	cmp	r3, #32
 80060e0:	d139      	bne.n	8006156 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d101      	bne.n	80060f0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80060ec:	2302      	movs	r3, #2
 80060ee:	e033      	b.n	8006158 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2224      	movs	r2, #36	; 0x24
 80060fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f022 0201 	bic.w	r2, r2, #1
 800610e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800611e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	021b      	lsls	r3, r3, #8
 8006124:	68fa      	ldr	r2, [r7, #12]
 8006126:	4313      	orrs	r3, r2
 8006128:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	68fa      	ldr	r2, [r7, #12]
 8006130:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	681a      	ldr	r2, [r3, #0]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f042 0201 	orr.w	r2, r2, #1
 8006140:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2220      	movs	r2, #32
 8006146:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2200      	movs	r2, #0
 800614e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006152:	2300      	movs	r3, #0
 8006154:	e000      	b.n	8006158 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006156:	2302      	movs	r3, #2
  }
}
 8006158:	4618      	mov	r0, r3
 800615a:	3714      	adds	r7, #20
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr

08006164 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b086      	sub	sp, #24
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d101      	bne.n	8006176 <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e0af      	b.n	80062d6 <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800617c:	b2db      	uxtb	r3, r3
 800617e:	2b00      	cmp	r3, #0
 8006180:	d106      	bne.n	8006190 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2200      	movs	r2, #0
 8006186:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f7fb fef8 	bl	8001f80 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2202      	movs	r2, #2
 8006194:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	681a      	ldr	r2, [r3, #0]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f022 0201 	bic.w	r2, r2, #1
 80061a6:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80061a8:	2300      	movs	r3, #0
 80061aa:	617b      	str	r3, [r7, #20]
 80061ac:	e00a      	b.n	80061c4 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	3304      	adds	r3, #4
 80061b6:	009b      	lsls	r3, r3, #2
 80061b8:	4413      	add	r3, r2
 80061ba:	2200      	movs	r2, #0
 80061bc:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	3301      	adds	r3, #1
 80061c2:	617b      	str	r3, [r7, #20]
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	2b0f      	cmp	r3, #15
 80061c8:	d9f1      	bls.n	80061ae <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	689a      	ldr	r2, [r3, #8]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f042 0204 	orr.w	r2, r2, #4
 80061d8:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	685a      	ldr	r2, [r3, #4]
 80061e0:	4b3f      	ldr	r3, [pc, #252]	; (80062e0 <HAL_LCD_Init+0x17c>)
 80061e2:	4013      	ands	r3, r2
 80061e4:	687a      	ldr	r2, [r7, #4]
 80061e6:	6851      	ldr	r1, [r2, #4]
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	6892      	ldr	r2, [r2, #8]
 80061ec:	4311      	orrs	r1, r2
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80061f2:	4311      	orrs	r1, r2
 80061f4:	687a      	ldr	r2, [r7, #4]
 80061f6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80061f8:	4311      	orrs	r1, r2
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	69d2      	ldr	r2, [r2, #28]
 80061fe:	4311      	orrs	r1, r2
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	6a12      	ldr	r2, [r2, #32]
 8006204:	4311      	orrs	r1, r2
 8006206:	687a      	ldr	r2, [r7, #4]
 8006208:	6992      	ldr	r2, [r2, #24]
 800620a:	4311      	orrs	r1, r2
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006210:	4311      	orrs	r1, r2
 8006212:	687a      	ldr	r2, [r7, #4]
 8006214:	6812      	ldr	r2, [r2, #0]
 8006216:	430b      	orrs	r3, r1
 8006218:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f000 f94c 	bl	80064b8 <LCD_WaitForSynchro>
 8006220:	4603      	mov	r3, r0
 8006222:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8006224:	7cfb      	ldrb	r3, [r7, #19]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d001      	beq.n	800622e <HAL_LCD_Init+0xca>
  {
    return status;
 800622a:	7cfb      	ldrb	r3, [r7, #19]
 800622c:	e053      	b.n	80062d6 <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	68da      	ldr	r2, [r3, #12]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	691b      	ldr	r3, [r3, #16]
 8006240:	431a      	orrs	r2, r3
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	695b      	ldr	r3, [r3, #20]
 8006246:	431a      	orrs	r2, r3
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800624c:	431a      	orrs	r2, r3
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	430a      	orrs	r2, r1
 8006254:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	681a      	ldr	r2, [r3, #0]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f042 0201 	orr.w	r2, r2, #1
 8006264:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006266:	f7fc fffb 	bl	8003260 <HAL_GetTick>
 800626a:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800626c:	e00c      	b.n	8006288 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800626e:	f7fc fff7 	bl	8003260 <HAL_GetTick>
 8006272:	4602      	mov	r2, r0
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	1ad3      	subs	r3, r2, r3
 8006278:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800627c:	d904      	bls.n	8006288 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2208      	movs	r2, #8
 8006282:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8006284:	2303      	movs	r3, #3
 8006286:	e026      	b.n	80062d6 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	689b      	ldr	r3, [r3, #8]
 800628e:	f003 0301 	and.w	r3, r3, #1
 8006292:	2b01      	cmp	r3, #1
 8006294:	d1eb      	bne.n	800626e <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006296:	f7fc ffe3 	bl	8003260 <HAL_GetTick>
 800629a:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800629c:	e00c      	b.n	80062b8 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800629e:	f7fc ffdf 	bl	8003260 <HAL_GetTick>
 80062a2:	4602      	mov	r2, r0
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	1ad3      	subs	r3, r2, r3
 80062a8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80062ac:	d904      	bls.n	80062b8 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2210      	movs	r2, #16
 80062b2:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80062b4:	2303      	movs	r3, #3
 80062b6:	e00e      	b.n	80062d6 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	689b      	ldr	r3, [r3, #8]
 80062be:	f003 0310 	and.w	r3, r3, #16
 80062c2:	2b10      	cmp	r3, #16
 80062c4:	d1eb      	bne.n	800629e <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2200      	movs	r2, #0
 80062ca:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2201      	movs	r2, #1
 80062d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 80062d4:	7cfb      	ldrb	r3, [r7, #19]
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3718      	adds	r7, #24
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}
 80062de:	bf00      	nop
 80062e0:	fc00000e 	.word	0xfc00000e

080062e4 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b086      	sub	sp, #24
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	60f8      	str	r0, [r7, #12]
 80062ec:	60b9      	str	r1, [r7, #8]
 80062ee:	607a      	str	r2, [r7, #4]
 80062f0:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80062f8:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 80062fa:	7dfb      	ldrb	r3, [r7, #23]
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	d002      	beq.n	8006306 <HAL_LCD_Write+0x22>
 8006300:	7dfb      	ldrb	r3, [r7, #23]
 8006302:	2b02      	cmp	r3, #2
 8006304:	d144      	bne.n	8006390 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800630c:	b2db      	uxtb	r3, r3
 800630e:	2b01      	cmp	r3, #1
 8006310:	d12a      	bne.n	8006368 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006318:	2b01      	cmp	r3, #1
 800631a:	d101      	bne.n	8006320 <HAL_LCD_Write+0x3c>
 800631c:	2302      	movs	r3, #2
 800631e:	e038      	b.n	8006392 <HAL_LCD_Write+0xae>
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2201      	movs	r2, #1
 8006324:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2202      	movs	r2, #2
 800632c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8006330:	f7fc ff96 	bl	8003260 <HAL_GetTick>
 8006334:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006336:	e010      	b.n	800635a <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006338:	f7fc ff92 	bl	8003260 <HAL_GetTick>
 800633c:	4602      	mov	r2, r0
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	1ad3      	subs	r3, r2, r3
 8006342:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006346:	d908      	bls.n	800635a <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2202      	movs	r2, #2
 800634c:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2200      	movs	r2, #0
 8006352:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8006356:	2303      	movs	r3, #3
 8006358:	e01b      	b.n	8006392 <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	f003 0304 	and.w	r3, r3, #4
 8006364:	2b04      	cmp	r3, #4
 8006366:	d0e7      	beq.n	8006338 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	3304      	adds	r3, #4
 8006370:	009b      	lsls	r3, r3, #2
 8006372:	4413      	add	r3, r2
 8006374:	685a      	ldr	r2, [r3, #4]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	401a      	ands	r2, r3
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	6819      	ldr	r1, [r3, #0]
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	431a      	orrs	r2, r3
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	3304      	adds	r3, #4
 8006386:	009b      	lsls	r3, r3, #2
 8006388:	440b      	add	r3, r1
 800638a:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800638c:	2300      	movs	r3, #0
 800638e:	e000      	b.n	8006392 <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8006390:	2301      	movs	r3, #1
  }
}
 8006392:	4618      	mov	r0, r3
 8006394:	3718      	adds	r7, #24
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}

0800639a <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 800639a:	b580      	push	{r7, lr}
 800639c:	b086      	sub	sp, #24
 800639e:	af00      	add	r7, sp, #0
 80063a0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80063ac:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 80063ae:	7cbb      	ldrb	r3, [r7, #18]
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d002      	beq.n	80063ba <HAL_LCD_Clear+0x20>
 80063b4:	7cbb      	ldrb	r3, [r7, #18]
 80063b6:	2b02      	cmp	r3, #2
 80063b8:	d140      	bne.n	800643c <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	d101      	bne.n	80063c8 <HAL_LCD_Clear+0x2e>
 80063c4:	2302      	movs	r3, #2
 80063c6:	e03a      	b.n	800643e <HAL_LCD_Clear+0xa4>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2201      	movs	r2, #1
 80063cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2202      	movs	r2, #2
 80063d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 80063d8:	f7fc ff42 	bl	8003260 <HAL_GetTick>
 80063dc:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80063de:	e010      	b.n	8006402 <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80063e0:	f7fc ff3e 	bl	8003260 <HAL_GetTick>
 80063e4:	4602      	mov	r2, r0
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	1ad3      	subs	r3, r2, r3
 80063ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80063ee:	d908      	bls.n	8006402 <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2202      	movs	r2, #2
 80063f4:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2200      	movs	r2, #0
 80063fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80063fe:	2303      	movs	r3, #3
 8006400:	e01d      	b.n	800643e <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	689b      	ldr	r3, [r3, #8]
 8006408:	f003 0304 	and.w	r3, r3, #4
 800640c:	2b04      	cmp	r3, #4
 800640e:	d0e7      	beq.n	80063e0 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006410:	2300      	movs	r3, #0
 8006412:	617b      	str	r3, [r7, #20]
 8006414:	e00a      	b.n	800642c <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681a      	ldr	r2, [r3, #0]
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	3304      	adds	r3, #4
 800641e:	009b      	lsls	r3, r3, #2
 8006420:	4413      	add	r3, r2
 8006422:	2200      	movs	r2, #0
 8006424:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006426:	697b      	ldr	r3, [r7, #20]
 8006428:	3301      	adds	r3, #1
 800642a:	617b      	str	r3, [r7, #20]
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	2b0f      	cmp	r3, #15
 8006430:	d9f1      	bls.n	8006416 <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	f000 f807 	bl	8006446 <HAL_LCD_UpdateDisplayRequest>
 8006438:	4603      	mov	r3, r0
 800643a:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 800643c:	7cfb      	ldrb	r3, [r7, #19]
}
 800643e:	4618      	mov	r0, r3
 8006440:	3718      	adds	r7, #24
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}

08006446 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8006446:	b580      	push	{r7, lr}
 8006448:	b084      	sub	sp, #16
 800644a:	af00      	add	r7, sp, #0
 800644c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	2208      	movs	r2, #8
 8006454:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	689a      	ldr	r2, [r3, #8]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f042 0204 	orr.w	r2, r2, #4
 8006464:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006466:	f7fc fefb 	bl	8003260 <HAL_GetTick>
 800646a:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 800646c:	e010      	b.n	8006490 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800646e:	f7fc fef7 	bl	8003260 <HAL_GetTick>
 8006472:	4602      	mov	r2, r0
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	1ad3      	subs	r3, r2, r3
 8006478:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800647c:	d908      	bls.n	8006490 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2204      	movs	r2, #4
 8006482:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2200      	movs	r2, #0
 8006488:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 800648c:	2303      	movs	r3, #3
 800648e:	e00f      	b.n	80064b0 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	f003 0308 	and.w	r3, r3, #8
 800649a:	2b08      	cmp	r3, #8
 800649c:	d1e7      	bne.n	800646e <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2201      	movs	r2, #1
 80064a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2200      	movs	r2, #0
 80064aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80064ae:	2300      	movs	r3, #0
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3710      	adds	r7, #16
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}

080064b8 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b084      	sub	sp, #16
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 80064c0:	f7fc fece 	bl	8003260 <HAL_GetTick>
 80064c4:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80064c6:	e00c      	b.n	80064e2 <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80064c8:	f7fc feca 	bl	8003260 <HAL_GetTick>
 80064cc:	4602      	mov	r2, r0
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	1ad3      	subs	r3, r2, r3
 80064d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80064d6:	d904      	bls.n	80064e2 <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2201      	movs	r2, #1
 80064dc:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80064de:	2303      	movs	r3, #3
 80064e0:	e007      	b.n	80064f2 <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	f003 0320 	and.w	r3, r3, #32
 80064ec:	2b20      	cmp	r3, #32
 80064ee:	d1eb      	bne.n	80064c8 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 80064f0:	2300      	movs	r3, #0
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3710      	adds	r7, #16
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}
	...

080064fc <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80064fc:	b480      	push	{r7}
 80064fe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006500:	4b05      	ldr	r3, [pc, #20]	; (8006518 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a04      	ldr	r2, [pc, #16]	; (8006518 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006506:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800650a:	6013      	str	r3, [r2, #0]
}
 800650c:	bf00      	nop
 800650e:	46bd      	mov	sp, r7
 8006510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006514:	4770      	bx	lr
 8006516:	bf00      	nop
 8006518:	40007000 	.word	0x40007000

0800651c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800651c:	b480      	push	{r7}
 800651e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006520:	4b04      	ldr	r3, [pc, #16]	; (8006534 <HAL_PWREx_GetVoltageRange+0x18>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8006528:	4618      	mov	r0, r3
 800652a:	46bd      	mov	sp, r7
 800652c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006530:	4770      	bx	lr
 8006532:	bf00      	nop
 8006534:	40007000 	.word	0x40007000

08006538 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006538:	b480      	push	{r7}
 800653a:	b085      	sub	sp, #20
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006546:	d130      	bne.n	80065aa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006548:	4b23      	ldr	r3, [pc, #140]	; (80065d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006550:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006554:	d038      	beq.n	80065c8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006556:	4b20      	ldr	r3, [pc, #128]	; (80065d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800655e:	4a1e      	ldr	r2, [pc, #120]	; (80065d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006560:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006564:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006566:	4b1d      	ldr	r3, [pc, #116]	; (80065dc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	2232      	movs	r2, #50	; 0x32
 800656c:	fb02 f303 	mul.w	r3, r2, r3
 8006570:	4a1b      	ldr	r2, [pc, #108]	; (80065e0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8006572:	fba2 2303 	umull	r2, r3, r2, r3
 8006576:	0c9b      	lsrs	r3, r3, #18
 8006578:	3301      	adds	r3, #1
 800657a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800657c:	e002      	b.n	8006584 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	3b01      	subs	r3, #1
 8006582:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006584:	4b14      	ldr	r3, [pc, #80]	; (80065d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006586:	695b      	ldr	r3, [r3, #20]
 8006588:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800658c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006590:	d102      	bne.n	8006598 <HAL_PWREx_ControlVoltageScaling+0x60>
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d1f2      	bne.n	800657e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006598:	4b0f      	ldr	r3, [pc, #60]	; (80065d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800659a:	695b      	ldr	r3, [r3, #20]
 800659c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065a4:	d110      	bne.n	80065c8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80065a6:	2303      	movs	r3, #3
 80065a8:	e00f      	b.n	80065ca <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80065aa:	4b0b      	ldr	r3, [pc, #44]	; (80065d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80065b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065b6:	d007      	beq.n	80065c8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80065b8:	4b07      	ldr	r3, [pc, #28]	; (80065d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80065c0:	4a05      	ldr	r2, [pc, #20]	; (80065d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80065c6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80065c8:	2300      	movs	r3, #0
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3714      	adds	r7, #20
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr
 80065d6:	bf00      	nop
 80065d8:	40007000 	.word	0x40007000
 80065dc:	2000000c 	.word	0x2000000c
 80065e0:	431bde83 	.word	0x431bde83

080065e4 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80065e4:	b480      	push	{r7}
 80065e6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80065e8:	4b05      	ldr	r3, [pc, #20]	; (8006600 <HAL_PWREx_EnableVddUSB+0x1c>)
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	4a04      	ldr	r2, [pc, #16]	; (8006600 <HAL_PWREx_EnableVddUSB+0x1c>)
 80065ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80065f2:	6053      	str	r3, [r2, #4]
}
 80065f4:	bf00      	nop
 80065f6:	46bd      	mov	sp, r7
 80065f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fc:	4770      	bx	lr
 80065fe:	bf00      	nop
 8006600:	40007000 	.word	0x40007000

08006604 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b086      	sub	sp, #24
 8006608:	af02      	add	r7, sp, #8
 800660a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800660c:	f7fc fe28 	bl	8003260 <HAL_GetTick>
 8006610:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d101      	bne.n	800661c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8006618:	2301      	movs	r3, #1
 800661a:	e06f      	b.n	80066fc <HAL_QSPI_Init+0xf8>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hqspi);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006622:	b2db      	uxtb	r3, r3
 8006624:	2b01      	cmp	r3, #1
 8006626:	d101      	bne.n	800662c <HAL_QSPI_Init+0x28>
 8006628:	2302      	movs	r3, #2
 800662a:	e067      	b.n	80066fc <HAL_QSPI_Init+0xf8>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2201      	movs	r2, #1
 8006630:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800663a:	b2db      	uxtb	r3, r3
 800663c:	2b00      	cmp	r3, #0
 800663e:	d10b      	bne.n	8006658 <HAL_QSPI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2200      	movs	r2, #0
 8006644:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	f7fb fd3b 	bl	80020c4 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800664e:	f241 3188 	movw	r1, #5000	; 0x1388
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f000 f858 	bl	8006708 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	3b01      	subs	r3, #1
 8006668:	021a      	lsls	r2, r3, #8
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	430a      	orrs	r2, r1
 8006670:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006676:	9300      	str	r3, [sp, #0]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2200      	movs	r2, #0
 800667c:	2120      	movs	r1, #32
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f000 f850 	bl	8006724 <QSPI_WaitFlagStateUntilTimeout>
 8006684:	4603      	mov	r3, r0
 8006686:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8006688:	7afb      	ldrb	r3, [r7, #11]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d131      	bne.n	80066f2 <HAL_QSPI_Init+0xee>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006698:	f023 0310 	bic.w	r3, r3, #16
 800669c:	687a      	ldr	r2, [r7, #4]
 800669e:	6852      	ldr	r2, [r2, #4]
 80066a0:	0611      	lsls	r1, r2, #24
 80066a2:	687a      	ldr	r2, [r7, #4]
 80066a4:	68d2      	ldr	r2, [r2, #12]
 80066a6:	4311      	orrs	r1, r2
 80066a8:	687a      	ldr	r2, [r7, #4]
 80066aa:	6812      	ldr	r2, [r2, #0]
 80066ac:	430b      	orrs	r3, r1
 80066ae:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	685a      	ldr	r2, [r3, #4]
 80066b6:	4b13      	ldr	r3, [pc, #76]	; (8006704 <HAL_QSPI_Init+0x100>)
 80066b8:	4013      	ands	r3, r2
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	6912      	ldr	r2, [r2, #16]
 80066be:	0411      	lsls	r1, r2, #16
 80066c0:	687a      	ldr	r2, [r7, #4]
 80066c2:	6952      	ldr	r2, [r2, #20]
 80066c4:	4311      	orrs	r1, r2
 80066c6:	687a      	ldr	r2, [r7, #4]
 80066c8:	6992      	ldr	r2, [r2, #24]
 80066ca:	4311      	orrs	r1, r2
 80066cc:	687a      	ldr	r2, [r7, #4]
 80066ce:	6812      	ldr	r2, [r2, #0]
 80066d0:	430b      	orrs	r3, r1
 80066d2:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	681a      	ldr	r2, [r3, #0]
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f042 0201 	orr.w	r2, r2, #1
 80066e2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2201      	movs	r2, #1
 80066ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2200      	movs	r2, #0
 80066f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 80066fa:	7afb      	ldrb	r3, [r7, #11]
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3710      	adds	r7, #16
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}
 8006704:	ffe0f8fe 	.word	0xffe0f8fe

08006708 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8006708:	b480      	push	{r7}
 800670a:	b083      	sub	sp, #12
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
 8006710:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	683a      	ldr	r2, [r7, #0]
 8006716:	641a      	str	r2, [r3, #64]	; 0x40
}
 8006718:	bf00      	nop
 800671a:	370c      	adds	r7, #12
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr

08006724 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b084      	sub	sp, #16
 8006728:	af00      	add	r7, sp, #0
 800672a:	60f8      	str	r0, [r7, #12]
 800672c:	60b9      	str	r1, [r7, #8]
 800672e:	603b      	str	r3, [r7, #0]
 8006730:	4613      	mov	r3, r2
 8006732:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006734:	e01a      	b.n	800676c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006736:	69bb      	ldr	r3, [r7, #24]
 8006738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800673c:	d016      	beq.n	800676c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800673e:	f7fc fd8f 	bl	8003260 <HAL_GetTick>
 8006742:	4602      	mov	r2, r0
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	1ad3      	subs	r3, r2, r3
 8006748:	69ba      	ldr	r2, [r7, #24]
 800674a:	429a      	cmp	r2, r3
 800674c:	d302      	bcc.n	8006754 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800674e:	69bb      	ldr	r3, [r7, #24]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d10b      	bne.n	800676c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2204      	movs	r2, #4
 8006758:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006760:	f043 0201 	orr.w	r2, r3, #1
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006768:	2301      	movs	r3, #1
 800676a:	e00e      	b.n	800678a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	689a      	ldr	r2, [r3, #8]
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	4013      	ands	r3, r2
 8006776:	2b00      	cmp	r3, #0
 8006778:	bf14      	ite	ne
 800677a:	2301      	movne	r3, #1
 800677c:	2300      	moveq	r3, #0
 800677e:	b2db      	uxtb	r3, r3
 8006780:	461a      	mov	r2, r3
 8006782:	79fb      	ldrb	r3, [r7, #7]
 8006784:	429a      	cmp	r2, r3
 8006786:	d1d6      	bne.n	8006736 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006788:	2300      	movs	r3, #0
}
 800678a:	4618      	mov	r0, r3
 800678c:	3710      	adds	r7, #16
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
	...

08006794 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b088      	sub	sp, #32
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d101      	bne.n	80067a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80067a2:	2301      	movs	r3, #1
 80067a4:	e39d      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80067a6:	4ba4      	ldr	r3, [pc, #656]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	f003 030c 	and.w	r3, r3, #12
 80067ae:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80067b0:	4ba1      	ldr	r3, [pc, #644]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 80067b2:	68db      	ldr	r3, [r3, #12]
 80067b4:	f003 0303 	and.w	r3, r3, #3
 80067b8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f003 0310 	and.w	r3, r3, #16
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	f000 80e1 	beq.w	800698a <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80067c8:	69bb      	ldr	r3, [r7, #24]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d007      	beq.n	80067de <HAL_RCC_OscConfig+0x4a>
 80067ce:	69bb      	ldr	r3, [r7, #24]
 80067d0:	2b0c      	cmp	r3, #12
 80067d2:	f040 8088 	bne.w	80068e6 <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	2b01      	cmp	r3, #1
 80067da:	f040 8084 	bne.w	80068e6 <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80067de:	4b96      	ldr	r3, [pc, #600]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f003 0302 	and.w	r3, r3, #2
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d005      	beq.n	80067f6 <HAL_RCC_OscConfig+0x62>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	699b      	ldr	r3, [r3, #24]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d101      	bne.n	80067f6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80067f2:	2301      	movs	r3, #1
 80067f4:	e375      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6a1a      	ldr	r2, [r3, #32]
 80067fa:	4b8f      	ldr	r3, [pc, #572]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f003 0308 	and.w	r3, r3, #8
 8006802:	2b00      	cmp	r3, #0
 8006804:	d004      	beq.n	8006810 <HAL_RCC_OscConfig+0x7c>
 8006806:	4b8c      	ldr	r3, [pc, #560]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800680e:	e005      	b.n	800681c <HAL_RCC_OscConfig+0x88>
 8006810:	4b89      	ldr	r3, [pc, #548]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 8006812:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006816:	091b      	lsrs	r3, r3, #4
 8006818:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800681c:	4293      	cmp	r3, r2
 800681e:	d223      	bcs.n	8006868 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6a1b      	ldr	r3, [r3, #32]
 8006824:	4618      	mov	r0, r3
 8006826:	f000 fd09 	bl	800723c <RCC_SetFlashLatencyFromMSIRange>
 800682a:	4603      	mov	r3, r0
 800682c:	2b00      	cmp	r3, #0
 800682e:	d001      	beq.n	8006834 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8006830:	2301      	movs	r3, #1
 8006832:	e356      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006834:	4b80      	ldr	r3, [pc, #512]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a7f      	ldr	r2, [pc, #508]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 800683a:	f043 0308 	orr.w	r3, r3, #8
 800683e:	6013      	str	r3, [r2, #0]
 8006840:	4b7d      	ldr	r3, [pc, #500]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6a1b      	ldr	r3, [r3, #32]
 800684c:	497a      	ldr	r1, [pc, #488]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 800684e:	4313      	orrs	r3, r2
 8006850:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006852:	4b79      	ldr	r3, [pc, #484]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	69db      	ldr	r3, [r3, #28]
 800685e:	021b      	lsls	r3, r3, #8
 8006860:	4975      	ldr	r1, [pc, #468]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 8006862:	4313      	orrs	r3, r2
 8006864:	604b      	str	r3, [r1, #4]
 8006866:	e022      	b.n	80068ae <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006868:	4b73      	ldr	r3, [pc, #460]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a72      	ldr	r2, [pc, #456]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 800686e:	f043 0308 	orr.w	r3, r3, #8
 8006872:	6013      	str	r3, [r2, #0]
 8006874:	4b70      	ldr	r3, [pc, #448]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6a1b      	ldr	r3, [r3, #32]
 8006880:	496d      	ldr	r1, [pc, #436]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 8006882:	4313      	orrs	r3, r2
 8006884:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006886:	4b6c      	ldr	r3, [pc, #432]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	69db      	ldr	r3, [r3, #28]
 8006892:	021b      	lsls	r3, r3, #8
 8006894:	4968      	ldr	r1, [pc, #416]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 8006896:	4313      	orrs	r3, r2
 8006898:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6a1b      	ldr	r3, [r3, #32]
 800689e:	4618      	mov	r0, r3
 80068a0:	f000 fccc 	bl	800723c <RCC_SetFlashLatencyFromMSIRange>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d001      	beq.n	80068ae <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	e319      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80068ae:	f000 fc03 	bl	80070b8 <HAL_RCC_GetSysClockFreq>
 80068b2:	4601      	mov	r1, r0
 80068b4:	4b60      	ldr	r3, [pc, #384]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 80068b6:	689b      	ldr	r3, [r3, #8]
 80068b8:	091b      	lsrs	r3, r3, #4
 80068ba:	f003 030f 	and.w	r3, r3, #15
 80068be:	4a5f      	ldr	r2, [pc, #380]	; (8006a3c <HAL_RCC_OscConfig+0x2a8>)
 80068c0:	5cd3      	ldrb	r3, [r2, r3]
 80068c2:	f003 031f 	and.w	r3, r3, #31
 80068c6:	fa21 f303 	lsr.w	r3, r1, r3
 80068ca:	4a5d      	ldr	r2, [pc, #372]	; (8006a40 <HAL_RCC_OscConfig+0x2ac>)
 80068cc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80068ce:	4b5d      	ldr	r3, [pc, #372]	; (8006a44 <HAL_RCC_OscConfig+0x2b0>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4618      	mov	r0, r3
 80068d4:	f7fc fc78 	bl	80031c8 <HAL_InitTick>
 80068d8:	4603      	mov	r3, r0
 80068da:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80068dc:	7bfb      	ldrb	r3, [r7, #15]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d052      	beq.n	8006988 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 80068e2:	7bfb      	ldrb	r3, [r7, #15]
 80068e4:	e2fd      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	699b      	ldr	r3, [r3, #24]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d032      	beq.n	8006954 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80068ee:	4b52      	ldr	r3, [pc, #328]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a51      	ldr	r2, [pc, #324]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 80068f4:	f043 0301 	orr.w	r3, r3, #1
 80068f8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80068fa:	f7fc fcb1 	bl	8003260 <HAL_GetTick>
 80068fe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006900:	e008      	b.n	8006914 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006902:	f7fc fcad 	bl	8003260 <HAL_GetTick>
 8006906:	4602      	mov	r2, r0
 8006908:	693b      	ldr	r3, [r7, #16]
 800690a:	1ad3      	subs	r3, r2, r3
 800690c:	2b02      	cmp	r3, #2
 800690e:	d901      	bls.n	8006914 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8006910:	2303      	movs	r3, #3
 8006912:	e2e6      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006914:	4b48      	ldr	r3, [pc, #288]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f003 0302 	and.w	r3, r3, #2
 800691c:	2b00      	cmp	r3, #0
 800691e:	d0f0      	beq.n	8006902 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006920:	4b45      	ldr	r3, [pc, #276]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a44      	ldr	r2, [pc, #272]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 8006926:	f043 0308 	orr.w	r3, r3, #8
 800692a:	6013      	str	r3, [r2, #0]
 800692c:	4b42      	ldr	r3, [pc, #264]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6a1b      	ldr	r3, [r3, #32]
 8006938:	493f      	ldr	r1, [pc, #252]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 800693a:	4313      	orrs	r3, r2
 800693c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800693e:	4b3e      	ldr	r3, [pc, #248]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	69db      	ldr	r3, [r3, #28]
 800694a:	021b      	lsls	r3, r3, #8
 800694c:	493a      	ldr	r1, [pc, #232]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 800694e:	4313      	orrs	r3, r2
 8006950:	604b      	str	r3, [r1, #4]
 8006952:	e01a      	b.n	800698a <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006954:	4b38      	ldr	r3, [pc, #224]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a37      	ldr	r2, [pc, #220]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 800695a:	f023 0301 	bic.w	r3, r3, #1
 800695e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006960:	f7fc fc7e 	bl	8003260 <HAL_GetTick>
 8006964:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006966:	e008      	b.n	800697a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006968:	f7fc fc7a 	bl	8003260 <HAL_GetTick>
 800696c:	4602      	mov	r2, r0
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	1ad3      	subs	r3, r2, r3
 8006972:	2b02      	cmp	r3, #2
 8006974:	d901      	bls.n	800697a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8006976:	2303      	movs	r3, #3
 8006978:	e2b3      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800697a:	4b2f      	ldr	r3, [pc, #188]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f003 0302 	and.w	r3, r3, #2
 8006982:	2b00      	cmp	r3, #0
 8006984:	d1f0      	bne.n	8006968 <HAL_RCC_OscConfig+0x1d4>
 8006986:	e000      	b.n	800698a <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006988:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f003 0301 	and.w	r3, r3, #1
 8006992:	2b00      	cmp	r3, #0
 8006994:	d074      	beq.n	8006a80 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006996:	69bb      	ldr	r3, [r7, #24]
 8006998:	2b08      	cmp	r3, #8
 800699a:	d005      	beq.n	80069a8 <HAL_RCC_OscConfig+0x214>
 800699c:	69bb      	ldr	r3, [r7, #24]
 800699e:	2b0c      	cmp	r3, #12
 80069a0:	d10e      	bne.n	80069c0 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	2b03      	cmp	r3, #3
 80069a6:	d10b      	bne.n	80069c0 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069a8:	4b23      	ldr	r3, [pc, #140]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d064      	beq.n	8006a7e <HAL_RCC_OscConfig+0x2ea>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d160      	bne.n	8006a7e <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 80069bc:	2301      	movs	r3, #1
 80069be:	e290      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069c8:	d106      	bne.n	80069d8 <HAL_RCC_OscConfig+0x244>
 80069ca:	4b1b      	ldr	r3, [pc, #108]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4a1a      	ldr	r2, [pc, #104]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 80069d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069d4:	6013      	str	r3, [r2, #0]
 80069d6:	e01d      	b.n	8006a14 <HAL_RCC_OscConfig+0x280>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80069e0:	d10c      	bne.n	80069fc <HAL_RCC_OscConfig+0x268>
 80069e2:	4b15      	ldr	r3, [pc, #84]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a14      	ldr	r2, [pc, #80]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 80069e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80069ec:	6013      	str	r3, [r2, #0]
 80069ee:	4b12      	ldr	r3, [pc, #72]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a11      	ldr	r2, [pc, #68]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 80069f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069f8:	6013      	str	r3, [r2, #0]
 80069fa:	e00b      	b.n	8006a14 <HAL_RCC_OscConfig+0x280>
 80069fc:	4b0e      	ldr	r3, [pc, #56]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a0d      	ldr	r2, [pc, #52]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 8006a02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a06:	6013      	str	r3, [r2, #0]
 8006a08:	4b0b      	ldr	r3, [pc, #44]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a0a      	ldr	r2, [pc, #40]	; (8006a38 <HAL_RCC_OscConfig+0x2a4>)
 8006a0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d01c      	beq.n	8006a56 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a1c:	f7fc fc20 	bl	8003260 <HAL_GetTick>
 8006a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006a22:	e011      	b.n	8006a48 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a24:	f7fc fc1c 	bl	8003260 <HAL_GetTick>
 8006a28:	4602      	mov	r2, r0
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	1ad3      	subs	r3, r2, r3
 8006a2e:	2b64      	cmp	r3, #100	; 0x64
 8006a30:	d90a      	bls.n	8006a48 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8006a32:	2303      	movs	r3, #3
 8006a34:	e255      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
 8006a36:	bf00      	nop
 8006a38:	40021000 	.word	0x40021000
 8006a3c:	0800cab4 	.word	0x0800cab4
 8006a40:	2000000c 	.word	0x2000000c
 8006a44:	20000024 	.word	0x20000024
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006a48:	4bae      	ldr	r3, [pc, #696]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d0e7      	beq.n	8006a24 <HAL_RCC_OscConfig+0x290>
 8006a54:	e014      	b.n	8006a80 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a56:	f7fc fc03 	bl	8003260 <HAL_GetTick>
 8006a5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006a5c:	e008      	b.n	8006a70 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a5e:	f7fc fbff 	bl	8003260 <HAL_GetTick>
 8006a62:	4602      	mov	r2, r0
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	1ad3      	subs	r3, r2, r3
 8006a68:	2b64      	cmp	r3, #100	; 0x64
 8006a6a:	d901      	bls.n	8006a70 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8006a6c:	2303      	movs	r3, #3
 8006a6e:	e238      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006a70:	4ba4      	ldr	r3, [pc, #656]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d1f0      	bne.n	8006a5e <HAL_RCC_OscConfig+0x2ca>
 8006a7c:	e000      	b.n	8006a80 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a7e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 0302 	and.w	r3, r3, #2
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d060      	beq.n	8006b4e <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006a8c:	69bb      	ldr	r3, [r7, #24]
 8006a8e:	2b04      	cmp	r3, #4
 8006a90:	d005      	beq.n	8006a9e <HAL_RCC_OscConfig+0x30a>
 8006a92:	69bb      	ldr	r3, [r7, #24]
 8006a94:	2b0c      	cmp	r3, #12
 8006a96:	d119      	bne.n	8006acc <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	2b02      	cmp	r3, #2
 8006a9c:	d116      	bne.n	8006acc <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006a9e:	4b99      	ldr	r3, [pc, #612]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d005      	beq.n	8006ab6 <HAL_RCC_OscConfig+0x322>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	68db      	ldr	r3, [r3, #12]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d101      	bne.n	8006ab6 <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e215      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ab6:	4b93      	ldr	r3, [pc, #588]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	691b      	ldr	r3, [r3, #16]
 8006ac2:	061b      	lsls	r3, r3, #24
 8006ac4:	498f      	ldr	r1, [pc, #572]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006aca:	e040      	b.n	8006b4e <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	68db      	ldr	r3, [r3, #12]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d023      	beq.n	8006b1c <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ad4:	4b8b      	ldr	r3, [pc, #556]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a8a      	ldr	r2, [pc, #552]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006ada:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ade:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ae0:	f7fc fbbe 	bl	8003260 <HAL_GetTick>
 8006ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006ae6:	e008      	b.n	8006afa <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ae8:	f7fc fbba 	bl	8003260 <HAL_GetTick>
 8006aec:	4602      	mov	r2, r0
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	1ad3      	subs	r3, r2, r3
 8006af2:	2b02      	cmp	r3, #2
 8006af4:	d901      	bls.n	8006afa <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8006af6:	2303      	movs	r3, #3
 8006af8:	e1f3      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006afa:	4b82      	ldr	r3, [pc, #520]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d0f0      	beq.n	8006ae8 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b06:	4b7f      	ldr	r3, [pc, #508]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006b08:	685b      	ldr	r3, [r3, #4]
 8006b0a:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	691b      	ldr	r3, [r3, #16]
 8006b12:	061b      	lsls	r3, r3, #24
 8006b14:	497b      	ldr	r1, [pc, #492]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006b16:	4313      	orrs	r3, r2
 8006b18:	604b      	str	r3, [r1, #4]
 8006b1a:	e018      	b.n	8006b4e <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b1c:	4b79      	ldr	r3, [pc, #484]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a78      	ldr	r2, [pc, #480]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006b22:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b28:	f7fc fb9a 	bl	8003260 <HAL_GetTick>
 8006b2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006b2e:	e008      	b.n	8006b42 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b30:	f7fc fb96 	bl	8003260 <HAL_GetTick>
 8006b34:	4602      	mov	r2, r0
 8006b36:	693b      	ldr	r3, [r7, #16]
 8006b38:	1ad3      	subs	r3, r2, r3
 8006b3a:	2b02      	cmp	r3, #2
 8006b3c:	d901      	bls.n	8006b42 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8006b3e:	2303      	movs	r3, #3
 8006b40:	e1cf      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006b42:	4b70      	ldr	r3, [pc, #448]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d1f0      	bne.n	8006b30 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f003 0308 	and.w	r3, r3, #8
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d03c      	beq.n	8006bd4 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	695b      	ldr	r3, [r3, #20]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d01c      	beq.n	8006b9c <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b62:	4b68      	ldr	r3, [pc, #416]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006b64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b68:	4a66      	ldr	r2, [pc, #408]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006b6a:	f043 0301 	orr.w	r3, r3, #1
 8006b6e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b72:	f7fc fb75 	bl	8003260 <HAL_GetTick>
 8006b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006b78:	e008      	b.n	8006b8c <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b7a:	f7fc fb71 	bl	8003260 <HAL_GetTick>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	1ad3      	subs	r3, r2, r3
 8006b84:	2b02      	cmp	r3, #2
 8006b86:	d901      	bls.n	8006b8c <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8006b88:	2303      	movs	r3, #3
 8006b8a:	e1aa      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006b8c:	4b5d      	ldr	r3, [pc, #372]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b92:	f003 0302 	and.w	r3, r3, #2
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d0ef      	beq.n	8006b7a <HAL_RCC_OscConfig+0x3e6>
 8006b9a:	e01b      	b.n	8006bd4 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b9c:	4b59      	ldr	r3, [pc, #356]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006b9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ba2:	4a58      	ldr	r2, [pc, #352]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006ba4:	f023 0301 	bic.w	r3, r3, #1
 8006ba8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bac:	f7fc fb58 	bl	8003260 <HAL_GetTick>
 8006bb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006bb2:	e008      	b.n	8006bc6 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006bb4:	f7fc fb54 	bl	8003260 <HAL_GetTick>
 8006bb8:	4602      	mov	r2, r0
 8006bba:	693b      	ldr	r3, [r7, #16]
 8006bbc:	1ad3      	subs	r3, r2, r3
 8006bbe:	2b02      	cmp	r3, #2
 8006bc0:	d901      	bls.n	8006bc6 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8006bc2:	2303      	movs	r3, #3
 8006bc4:	e18d      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006bc6:	4b4f      	ldr	r3, [pc, #316]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006bc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006bcc:	f003 0302 	and.w	r3, r3, #2
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d1ef      	bne.n	8006bb4 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f003 0304 	and.w	r3, r3, #4
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	f000 80a5 	beq.w	8006d2c <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006be2:	2300      	movs	r3, #0
 8006be4:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006be6:	4b47      	ldr	r3, [pc, #284]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d10d      	bne.n	8006c0e <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006bf2:	4b44      	ldr	r3, [pc, #272]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bf6:	4a43      	ldr	r2, [pc, #268]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006bf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006bfc:	6593      	str	r3, [r2, #88]	; 0x58
 8006bfe:	4b41      	ldr	r3, [pc, #260]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006c00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c06:	60bb      	str	r3, [r7, #8]
 8006c08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c0e:	4b3e      	ldr	r3, [pc, #248]	; (8006d08 <HAL_RCC_OscConfig+0x574>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d118      	bne.n	8006c4c <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006c1a:	4b3b      	ldr	r3, [pc, #236]	; (8006d08 <HAL_RCC_OscConfig+0x574>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4a3a      	ldr	r2, [pc, #232]	; (8006d08 <HAL_RCC_OscConfig+0x574>)
 8006c20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c26:	f7fc fb1b 	bl	8003260 <HAL_GetTick>
 8006c2a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c2c:	e008      	b.n	8006c40 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c2e:	f7fc fb17 	bl	8003260 <HAL_GetTick>
 8006c32:	4602      	mov	r2, r0
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	1ad3      	subs	r3, r2, r3
 8006c38:	2b02      	cmp	r3, #2
 8006c3a:	d901      	bls.n	8006c40 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8006c3c:	2303      	movs	r3, #3
 8006c3e:	e150      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c40:	4b31      	ldr	r3, [pc, #196]	; (8006d08 <HAL_RCC_OscConfig+0x574>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d0f0      	beq.n	8006c2e <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	689b      	ldr	r3, [r3, #8]
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	d108      	bne.n	8006c66 <HAL_RCC_OscConfig+0x4d2>
 8006c54:	4b2b      	ldr	r3, [pc, #172]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c5a:	4a2a      	ldr	r2, [pc, #168]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006c5c:	f043 0301 	orr.w	r3, r3, #1
 8006c60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006c64:	e024      	b.n	8006cb0 <HAL_RCC_OscConfig+0x51c>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	689b      	ldr	r3, [r3, #8]
 8006c6a:	2b05      	cmp	r3, #5
 8006c6c:	d110      	bne.n	8006c90 <HAL_RCC_OscConfig+0x4fc>
 8006c6e:	4b25      	ldr	r3, [pc, #148]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c74:	4a23      	ldr	r2, [pc, #140]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006c76:	f043 0304 	orr.w	r3, r3, #4
 8006c7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006c7e:	4b21      	ldr	r3, [pc, #132]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c84:	4a1f      	ldr	r2, [pc, #124]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006c86:	f043 0301 	orr.w	r3, r3, #1
 8006c8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006c8e:	e00f      	b.n	8006cb0 <HAL_RCC_OscConfig+0x51c>
 8006c90:	4b1c      	ldr	r3, [pc, #112]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c96:	4a1b      	ldr	r2, [pc, #108]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006c98:	f023 0301 	bic.w	r3, r3, #1
 8006c9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006ca0:	4b18      	ldr	r3, [pc, #96]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ca6:	4a17      	ldr	r2, [pc, #92]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006ca8:	f023 0304 	bic.w	r3, r3, #4
 8006cac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d016      	beq.n	8006ce6 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cb8:	f7fc fad2 	bl	8003260 <HAL_GetTick>
 8006cbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006cbe:	e00a      	b.n	8006cd6 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cc0:	f7fc face 	bl	8003260 <HAL_GetTick>
 8006cc4:	4602      	mov	r2, r0
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	1ad3      	subs	r3, r2, r3
 8006cca:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d901      	bls.n	8006cd6 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8006cd2:	2303      	movs	r3, #3
 8006cd4:	e105      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006cd6:	4b0b      	ldr	r3, [pc, #44]	; (8006d04 <HAL_RCC_OscConfig+0x570>)
 8006cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cdc:	f003 0302 	and.w	r3, r3, #2
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d0ed      	beq.n	8006cc0 <HAL_RCC_OscConfig+0x52c>
 8006ce4:	e019      	b.n	8006d1a <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ce6:	f7fc fabb 	bl	8003260 <HAL_GetTick>
 8006cea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006cec:	e00e      	b.n	8006d0c <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cee:	f7fc fab7 	bl	8003260 <HAL_GetTick>
 8006cf2:	4602      	mov	r2, r0
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	1ad3      	subs	r3, r2, r3
 8006cf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d905      	bls.n	8006d0c <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8006d00:	2303      	movs	r3, #3
 8006d02:	e0ee      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
 8006d04:	40021000 	.word	0x40021000
 8006d08:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006d0c:	4b77      	ldr	r3, [pc, #476]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d12:	f003 0302 	and.w	r3, r3, #2
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d1e9      	bne.n	8006cee <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006d1a:	7ffb      	ldrb	r3, [r7, #31]
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d105      	bne.n	8006d2c <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d20:	4b72      	ldr	r3, [pc, #456]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006d22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d24:	4a71      	ldr	r2, [pc, #452]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006d26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006d2a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	f000 80d5 	beq.w	8006ee0 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006d36:	69bb      	ldr	r3, [r7, #24]
 8006d38:	2b0c      	cmp	r3, #12
 8006d3a:	f000 808e 	beq.w	8006e5a <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d42:	2b02      	cmp	r3, #2
 8006d44:	d15b      	bne.n	8006dfe <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d46:	4b69      	ldr	r3, [pc, #420]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a68      	ldr	r2, [pc, #416]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006d4c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d52:	f7fc fa85 	bl	8003260 <HAL_GetTick>
 8006d56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d58:	e008      	b.n	8006d6c <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d5a:	f7fc fa81 	bl	8003260 <HAL_GetTick>
 8006d5e:	4602      	mov	r2, r0
 8006d60:	693b      	ldr	r3, [r7, #16]
 8006d62:	1ad3      	subs	r3, r2, r3
 8006d64:	2b02      	cmp	r3, #2
 8006d66:	d901      	bls.n	8006d6c <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8006d68:	2303      	movs	r3, #3
 8006d6a:	e0ba      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d6c:	4b5f      	ldr	r3, [pc, #380]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d1f0      	bne.n	8006d5a <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006d78:	4b5c      	ldr	r3, [pc, #368]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006d7a:	68da      	ldr	r2, [r3, #12]
 8006d7c:	4b5c      	ldr	r3, [pc, #368]	; (8006ef0 <HAL_RCC_OscConfig+0x75c>)
 8006d7e:	4013      	ands	r3, r2
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006d84:	687a      	ldr	r2, [r7, #4]
 8006d86:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006d88:	3a01      	subs	r2, #1
 8006d8a:	0112      	lsls	r2, r2, #4
 8006d8c:	4311      	orrs	r1, r2
 8006d8e:	687a      	ldr	r2, [r7, #4]
 8006d90:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006d92:	0212      	lsls	r2, r2, #8
 8006d94:	4311      	orrs	r1, r2
 8006d96:	687a      	ldr	r2, [r7, #4]
 8006d98:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006d9a:	0852      	lsrs	r2, r2, #1
 8006d9c:	3a01      	subs	r2, #1
 8006d9e:	0552      	lsls	r2, r2, #21
 8006da0:	4311      	orrs	r1, r2
 8006da2:	687a      	ldr	r2, [r7, #4]
 8006da4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006da6:	0852      	lsrs	r2, r2, #1
 8006da8:	3a01      	subs	r2, #1
 8006daa:	0652      	lsls	r2, r2, #25
 8006dac:	4311      	orrs	r1, r2
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006db2:	0912      	lsrs	r2, r2, #4
 8006db4:	0452      	lsls	r2, r2, #17
 8006db6:	430a      	orrs	r2, r1
 8006db8:	494c      	ldr	r1, [pc, #304]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006dbe:	4b4b      	ldr	r3, [pc, #300]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a4a      	ldr	r2, [pc, #296]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006dc4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006dc8:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006dca:	4b48      	ldr	r3, [pc, #288]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006dcc:	68db      	ldr	r3, [r3, #12]
 8006dce:	4a47      	ldr	r2, [pc, #284]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006dd0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006dd4:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dd6:	f7fc fa43 	bl	8003260 <HAL_GetTick>
 8006dda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ddc:	e008      	b.n	8006df0 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006dde:	f7fc fa3f 	bl	8003260 <HAL_GetTick>
 8006de2:	4602      	mov	r2, r0
 8006de4:	693b      	ldr	r3, [r7, #16]
 8006de6:	1ad3      	subs	r3, r2, r3
 8006de8:	2b02      	cmp	r3, #2
 8006dea:	d901      	bls.n	8006df0 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8006dec:	2303      	movs	r3, #3
 8006dee:	e078      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006df0:	4b3e      	ldr	r3, [pc, #248]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d0f0      	beq.n	8006dde <HAL_RCC_OscConfig+0x64a>
 8006dfc:	e070      	b.n	8006ee0 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006dfe:	4b3b      	ldr	r3, [pc, #236]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a3a      	ldr	r2, [pc, #232]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006e04:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006e08:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8006e0a:	4b38      	ldr	r3, [pc, #224]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d105      	bne.n	8006e22 <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006e16:	4b35      	ldr	r3, [pc, #212]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006e18:	68db      	ldr	r3, [r3, #12]
 8006e1a:	4a34      	ldr	r2, [pc, #208]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006e1c:	f023 0303 	bic.w	r3, r3, #3
 8006e20:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006e22:	4b32      	ldr	r3, [pc, #200]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006e24:	68db      	ldr	r3, [r3, #12]
 8006e26:	4a31      	ldr	r2, [pc, #196]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006e28:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006e2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e30:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e32:	f7fc fa15 	bl	8003260 <HAL_GetTick>
 8006e36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e38:	e008      	b.n	8006e4c <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e3a:	f7fc fa11 	bl	8003260 <HAL_GetTick>
 8006e3e:	4602      	mov	r2, r0
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	1ad3      	subs	r3, r2, r3
 8006e44:	2b02      	cmp	r3, #2
 8006e46:	d901      	bls.n	8006e4c <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8006e48:	2303      	movs	r3, #3
 8006e4a:	e04a      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e4c:	4b27      	ldr	r3, [pc, #156]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d1f0      	bne.n	8006e3a <HAL_RCC_OscConfig+0x6a6>
 8006e58:	e042      	b.n	8006ee0 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e5e:	2b01      	cmp	r3, #1
 8006e60:	d101      	bne.n	8006e66 <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8006e62:	2301      	movs	r3, #1
 8006e64:	e03d      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8006e66:	4b21      	ldr	r3, [pc, #132]	; (8006eec <HAL_RCC_OscConfig+0x758>)
 8006e68:	68db      	ldr	r3, [r3, #12]
 8006e6a:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	f003 0203 	and.w	r2, r3, #3
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d130      	bne.n	8006edc <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e84:	3b01      	subs	r3, #1
 8006e86:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d127      	bne.n	8006edc <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e96:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e98:	429a      	cmp	r2, r3
 8006e9a:	d11f      	bne.n	8006edc <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ea2:	687a      	ldr	r2, [r7, #4]
 8006ea4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006ea6:	2a07      	cmp	r2, #7
 8006ea8:	bf14      	ite	ne
 8006eaa:	2201      	movne	r2, #1
 8006eac:	2200      	moveq	r2, #0
 8006eae:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d113      	bne.n	8006edc <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006eb4:	697b      	ldr	r3, [r7, #20]
 8006eb6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ebe:	085b      	lsrs	r3, r3, #1
 8006ec0:	3b01      	subs	r3, #1
 8006ec2:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	d109      	bne.n	8006edc <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ed2:	085b      	lsrs	r3, r3, #1
 8006ed4:	3b01      	subs	r3, #1
 8006ed6:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	d001      	beq.n	8006ee0 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8006edc:	2301      	movs	r3, #1
 8006ede:	e000      	b.n	8006ee2 <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8006ee0:	2300      	movs	r3, #0
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	3720      	adds	r7, #32
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bd80      	pop	{r7, pc}
 8006eea:	bf00      	nop
 8006eec:	40021000 	.word	0x40021000
 8006ef0:	f99d808c 	.word	0xf99d808c

08006ef4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b084      	sub	sp, #16
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
 8006efc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d101      	bne.n	8006f08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006f04:	2301      	movs	r3, #1
 8006f06:	e0c8      	b.n	800709a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006f08:	4b66      	ldr	r3, [pc, #408]	; (80070a4 <HAL_RCC_ClockConfig+0x1b0>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f003 0307 	and.w	r3, r3, #7
 8006f10:	683a      	ldr	r2, [r7, #0]
 8006f12:	429a      	cmp	r2, r3
 8006f14:	d910      	bls.n	8006f38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f16:	4b63      	ldr	r3, [pc, #396]	; (80070a4 <HAL_RCC_ClockConfig+0x1b0>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f023 0207 	bic.w	r2, r3, #7
 8006f1e:	4961      	ldr	r1, [pc, #388]	; (80070a4 <HAL_RCC_ClockConfig+0x1b0>)
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	4313      	orrs	r3, r2
 8006f24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f26:	4b5f      	ldr	r3, [pc, #380]	; (80070a4 <HAL_RCC_ClockConfig+0x1b0>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f003 0307 	and.w	r3, r3, #7
 8006f2e:	683a      	ldr	r2, [r7, #0]
 8006f30:	429a      	cmp	r2, r3
 8006f32:	d001      	beq.n	8006f38 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006f34:	2301      	movs	r3, #1
 8006f36:	e0b0      	b.n	800709a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f003 0301 	and.w	r3, r3, #1
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d04c      	beq.n	8006fde <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	685b      	ldr	r3, [r3, #4]
 8006f48:	2b03      	cmp	r3, #3
 8006f4a:	d107      	bne.n	8006f5c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f4c:	4b56      	ldr	r3, [pc, #344]	; (80070a8 <HAL_RCC_ClockConfig+0x1b4>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d121      	bne.n	8006f9c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	e09e      	b.n	800709a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	2b02      	cmp	r3, #2
 8006f62:	d107      	bne.n	8006f74 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006f64:	4b50      	ldr	r3, [pc, #320]	; (80070a8 <HAL_RCC_ClockConfig+0x1b4>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d115      	bne.n	8006f9c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006f70:	2301      	movs	r3, #1
 8006f72:	e092      	b.n	800709a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d107      	bne.n	8006f8c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006f7c:	4b4a      	ldr	r3, [pc, #296]	; (80070a8 <HAL_RCC_ClockConfig+0x1b4>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f003 0302 	and.w	r3, r3, #2
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d109      	bne.n	8006f9c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	e086      	b.n	800709a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f8c:	4b46      	ldr	r3, [pc, #280]	; (80070a8 <HAL_RCC_ClockConfig+0x1b4>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d101      	bne.n	8006f9c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006f98:	2301      	movs	r3, #1
 8006f9a:	e07e      	b.n	800709a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006f9c:	4b42      	ldr	r3, [pc, #264]	; (80070a8 <HAL_RCC_ClockConfig+0x1b4>)
 8006f9e:	689b      	ldr	r3, [r3, #8]
 8006fa0:	f023 0203 	bic.w	r2, r3, #3
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	493f      	ldr	r1, [pc, #252]	; (80070a8 <HAL_RCC_ClockConfig+0x1b4>)
 8006faa:	4313      	orrs	r3, r2
 8006fac:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006fae:	f7fc f957 	bl	8003260 <HAL_GetTick>
 8006fb2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fb4:	e00a      	b.n	8006fcc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006fb6:	f7fc f953 	bl	8003260 <HAL_GetTick>
 8006fba:	4602      	mov	r2, r0
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	1ad3      	subs	r3, r2, r3
 8006fc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d901      	bls.n	8006fcc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8006fc8:	2303      	movs	r3, #3
 8006fca:	e066      	b.n	800709a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fcc:	4b36      	ldr	r3, [pc, #216]	; (80070a8 <HAL_RCC_ClockConfig+0x1b4>)
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	f003 020c 	and.w	r2, r3, #12
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	685b      	ldr	r3, [r3, #4]
 8006fd8:	009b      	lsls	r3, r3, #2
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d1eb      	bne.n	8006fb6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f003 0302 	and.w	r3, r3, #2
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d008      	beq.n	8006ffc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006fea:	4b2f      	ldr	r3, [pc, #188]	; (80070a8 <HAL_RCC_ClockConfig+0x1b4>)
 8006fec:	689b      	ldr	r3, [r3, #8]
 8006fee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	689b      	ldr	r3, [r3, #8]
 8006ff6:	492c      	ldr	r1, [pc, #176]	; (80070a8 <HAL_RCC_ClockConfig+0x1b4>)
 8006ff8:	4313      	orrs	r3, r2
 8006ffa:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006ffc:	4b29      	ldr	r3, [pc, #164]	; (80070a4 <HAL_RCC_ClockConfig+0x1b0>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f003 0307 	and.w	r3, r3, #7
 8007004:	683a      	ldr	r2, [r7, #0]
 8007006:	429a      	cmp	r2, r3
 8007008:	d210      	bcs.n	800702c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800700a:	4b26      	ldr	r3, [pc, #152]	; (80070a4 <HAL_RCC_ClockConfig+0x1b0>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f023 0207 	bic.w	r2, r3, #7
 8007012:	4924      	ldr	r1, [pc, #144]	; (80070a4 <HAL_RCC_ClockConfig+0x1b0>)
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	4313      	orrs	r3, r2
 8007018:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800701a:	4b22      	ldr	r3, [pc, #136]	; (80070a4 <HAL_RCC_ClockConfig+0x1b0>)
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f003 0307 	and.w	r3, r3, #7
 8007022:	683a      	ldr	r2, [r7, #0]
 8007024:	429a      	cmp	r2, r3
 8007026:	d001      	beq.n	800702c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8007028:	2301      	movs	r3, #1
 800702a:	e036      	b.n	800709a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f003 0304 	and.w	r3, r3, #4
 8007034:	2b00      	cmp	r3, #0
 8007036:	d008      	beq.n	800704a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007038:	4b1b      	ldr	r3, [pc, #108]	; (80070a8 <HAL_RCC_ClockConfig+0x1b4>)
 800703a:	689b      	ldr	r3, [r3, #8]
 800703c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	68db      	ldr	r3, [r3, #12]
 8007044:	4918      	ldr	r1, [pc, #96]	; (80070a8 <HAL_RCC_ClockConfig+0x1b4>)
 8007046:	4313      	orrs	r3, r2
 8007048:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f003 0308 	and.w	r3, r3, #8
 8007052:	2b00      	cmp	r3, #0
 8007054:	d009      	beq.n	800706a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007056:	4b14      	ldr	r3, [pc, #80]	; (80070a8 <HAL_RCC_ClockConfig+0x1b4>)
 8007058:	689b      	ldr	r3, [r3, #8]
 800705a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	691b      	ldr	r3, [r3, #16]
 8007062:	00db      	lsls	r3, r3, #3
 8007064:	4910      	ldr	r1, [pc, #64]	; (80070a8 <HAL_RCC_ClockConfig+0x1b4>)
 8007066:	4313      	orrs	r3, r2
 8007068:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800706a:	f000 f825 	bl	80070b8 <HAL_RCC_GetSysClockFreq>
 800706e:	4601      	mov	r1, r0
 8007070:	4b0d      	ldr	r3, [pc, #52]	; (80070a8 <HAL_RCC_ClockConfig+0x1b4>)
 8007072:	689b      	ldr	r3, [r3, #8]
 8007074:	091b      	lsrs	r3, r3, #4
 8007076:	f003 030f 	and.w	r3, r3, #15
 800707a:	4a0c      	ldr	r2, [pc, #48]	; (80070ac <HAL_RCC_ClockConfig+0x1b8>)
 800707c:	5cd3      	ldrb	r3, [r2, r3]
 800707e:	f003 031f 	and.w	r3, r3, #31
 8007082:	fa21 f303 	lsr.w	r3, r1, r3
 8007086:	4a0a      	ldr	r2, [pc, #40]	; (80070b0 <HAL_RCC_ClockConfig+0x1bc>)
 8007088:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800708a:	4b0a      	ldr	r3, [pc, #40]	; (80070b4 <HAL_RCC_ClockConfig+0x1c0>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4618      	mov	r0, r3
 8007090:	f7fc f89a 	bl	80031c8 <HAL_InitTick>
 8007094:	4603      	mov	r3, r0
 8007096:	72fb      	strb	r3, [r7, #11]

  return status;
 8007098:	7afb      	ldrb	r3, [r7, #11]
}
 800709a:	4618      	mov	r0, r3
 800709c:	3710      	adds	r7, #16
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}
 80070a2:	bf00      	nop
 80070a4:	40022000 	.word	0x40022000
 80070a8:	40021000 	.word	0x40021000
 80070ac:	0800cab4 	.word	0x0800cab4
 80070b0:	2000000c 	.word	0x2000000c
 80070b4:	20000024 	.word	0x20000024

080070b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80070b8:	b480      	push	{r7}
 80070ba:	b089      	sub	sp, #36	; 0x24
 80070bc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80070be:	2300      	movs	r3, #0
 80070c0:	61fb      	str	r3, [r7, #28]
 80070c2:	2300      	movs	r3, #0
 80070c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80070c6:	4b3d      	ldr	r3, [pc, #244]	; (80071bc <HAL_RCC_GetSysClockFreq+0x104>)
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	f003 030c 	and.w	r3, r3, #12
 80070ce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80070d0:	4b3a      	ldr	r3, [pc, #232]	; (80071bc <HAL_RCC_GetSysClockFreq+0x104>)
 80070d2:	68db      	ldr	r3, [r3, #12]
 80070d4:	f003 0303 	and.w	r3, r3, #3
 80070d8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80070da:	693b      	ldr	r3, [r7, #16]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d005      	beq.n	80070ec <HAL_RCC_GetSysClockFreq+0x34>
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	2b0c      	cmp	r3, #12
 80070e4:	d121      	bne.n	800712a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2b01      	cmp	r3, #1
 80070ea:	d11e      	bne.n	800712a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80070ec:	4b33      	ldr	r3, [pc, #204]	; (80071bc <HAL_RCC_GetSysClockFreq+0x104>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f003 0308 	and.w	r3, r3, #8
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d107      	bne.n	8007108 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80070f8:	4b30      	ldr	r3, [pc, #192]	; (80071bc <HAL_RCC_GetSysClockFreq+0x104>)
 80070fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80070fe:	0a1b      	lsrs	r3, r3, #8
 8007100:	f003 030f 	and.w	r3, r3, #15
 8007104:	61fb      	str	r3, [r7, #28]
 8007106:	e005      	b.n	8007114 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007108:	4b2c      	ldr	r3, [pc, #176]	; (80071bc <HAL_RCC_GetSysClockFreq+0x104>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	091b      	lsrs	r3, r3, #4
 800710e:	f003 030f 	and.w	r3, r3, #15
 8007112:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007114:	4a2a      	ldr	r2, [pc, #168]	; (80071c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8007116:	69fb      	ldr	r3, [r7, #28]
 8007118:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800711c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d10d      	bne.n	8007140 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007124:	69fb      	ldr	r3, [r7, #28]
 8007126:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007128:	e00a      	b.n	8007140 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	2b04      	cmp	r3, #4
 800712e:	d102      	bne.n	8007136 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007130:	4b24      	ldr	r3, [pc, #144]	; (80071c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007132:	61bb      	str	r3, [r7, #24]
 8007134:	e004      	b.n	8007140 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	2b08      	cmp	r3, #8
 800713a:	d101      	bne.n	8007140 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800713c:	4b22      	ldr	r3, [pc, #136]	; (80071c8 <HAL_RCC_GetSysClockFreq+0x110>)
 800713e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	2b0c      	cmp	r3, #12
 8007144:	d133      	bne.n	80071ae <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007146:	4b1d      	ldr	r3, [pc, #116]	; (80071bc <HAL_RCC_GetSysClockFreq+0x104>)
 8007148:	68db      	ldr	r3, [r3, #12]
 800714a:	f003 0303 	and.w	r3, r3, #3
 800714e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	2b02      	cmp	r3, #2
 8007154:	d002      	beq.n	800715c <HAL_RCC_GetSysClockFreq+0xa4>
 8007156:	2b03      	cmp	r3, #3
 8007158:	d003      	beq.n	8007162 <HAL_RCC_GetSysClockFreq+0xaa>
 800715a:	e005      	b.n	8007168 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800715c:	4b19      	ldr	r3, [pc, #100]	; (80071c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800715e:	617b      	str	r3, [r7, #20]
      break;
 8007160:	e005      	b.n	800716e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007162:	4b19      	ldr	r3, [pc, #100]	; (80071c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8007164:	617b      	str	r3, [r7, #20]
      break;
 8007166:	e002      	b.n	800716e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	617b      	str	r3, [r7, #20]
      break;
 800716c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800716e:	4b13      	ldr	r3, [pc, #76]	; (80071bc <HAL_RCC_GetSysClockFreq+0x104>)
 8007170:	68db      	ldr	r3, [r3, #12]
 8007172:	091b      	lsrs	r3, r3, #4
 8007174:	f003 0307 	and.w	r3, r3, #7
 8007178:	3301      	adds	r3, #1
 800717a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800717c:	4b0f      	ldr	r3, [pc, #60]	; (80071bc <HAL_RCC_GetSysClockFreq+0x104>)
 800717e:	68db      	ldr	r3, [r3, #12]
 8007180:	0a1b      	lsrs	r3, r3, #8
 8007182:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007186:	697a      	ldr	r2, [r7, #20]
 8007188:	fb02 f203 	mul.w	r2, r2, r3
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007192:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007194:	4b09      	ldr	r3, [pc, #36]	; (80071bc <HAL_RCC_GetSysClockFreq+0x104>)
 8007196:	68db      	ldr	r3, [r3, #12]
 8007198:	0e5b      	lsrs	r3, r3, #25
 800719a:	f003 0303 	and.w	r3, r3, #3
 800719e:	3301      	adds	r3, #1
 80071a0:	005b      	lsls	r3, r3, #1
 80071a2:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80071a4:	697a      	ldr	r2, [r7, #20]
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80071ac:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80071ae:	69bb      	ldr	r3, [r7, #24]
}
 80071b0:	4618      	mov	r0, r3
 80071b2:	3724      	adds	r7, #36	; 0x24
 80071b4:	46bd      	mov	sp, r7
 80071b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ba:	4770      	bx	lr
 80071bc:	40021000 	.word	0x40021000
 80071c0:	0800cacc 	.word	0x0800cacc
 80071c4:	00f42400 	.word	0x00f42400
 80071c8:	007a1200 	.word	0x007a1200

080071cc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80071cc:	b480      	push	{r7}
 80071ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80071d0:	4b03      	ldr	r3, [pc, #12]	; (80071e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80071d2:	681b      	ldr	r3, [r3, #0]
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	46bd      	mov	sp, r7
 80071d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071dc:	4770      	bx	lr
 80071de:	bf00      	nop
 80071e0:	2000000c 	.word	0x2000000c

080071e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80071e8:	f7ff fff0 	bl	80071cc <HAL_RCC_GetHCLKFreq>
 80071ec:	4601      	mov	r1, r0
 80071ee:	4b06      	ldr	r3, [pc, #24]	; (8007208 <HAL_RCC_GetPCLK1Freq+0x24>)
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	0a1b      	lsrs	r3, r3, #8
 80071f4:	f003 0307 	and.w	r3, r3, #7
 80071f8:	4a04      	ldr	r2, [pc, #16]	; (800720c <HAL_RCC_GetPCLK1Freq+0x28>)
 80071fa:	5cd3      	ldrb	r3, [r2, r3]
 80071fc:	f003 031f 	and.w	r3, r3, #31
 8007200:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007204:	4618      	mov	r0, r3
 8007206:	bd80      	pop	{r7, pc}
 8007208:	40021000 	.word	0x40021000
 800720c:	0800cac4 	.word	0x0800cac4

08007210 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007214:	f7ff ffda 	bl	80071cc <HAL_RCC_GetHCLKFreq>
 8007218:	4601      	mov	r1, r0
 800721a:	4b06      	ldr	r3, [pc, #24]	; (8007234 <HAL_RCC_GetPCLK2Freq+0x24>)
 800721c:	689b      	ldr	r3, [r3, #8]
 800721e:	0adb      	lsrs	r3, r3, #11
 8007220:	f003 0307 	and.w	r3, r3, #7
 8007224:	4a04      	ldr	r2, [pc, #16]	; (8007238 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007226:	5cd3      	ldrb	r3, [r2, r3]
 8007228:	f003 031f 	and.w	r3, r3, #31
 800722c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007230:	4618      	mov	r0, r3
 8007232:	bd80      	pop	{r7, pc}
 8007234:	40021000 	.word	0x40021000
 8007238:	0800cac4 	.word	0x0800cac4

0800723c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b086      	sub	sp, #24
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007244:	2300      	movs	r3, #0
 8007246:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007248:	4b2a      	ldr	r3, [pc, #168]	; (80072f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800724a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800724c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007250:	2b00      	cmp	r3, #0
 8007252:	d003      	beq.n	800725c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007254:	f7ff f962 	bl	800651c <HAL_PWREx_GetVoltageRange>
 8007258:	6178      	str	r0, [r7, #20]
 800725a:	e014      	b.n	8007286 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800725c:	4b25      	ldr	r3, [pc, #148]	; (80072f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800725e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007260:	4a24      	ldr	r2, [pc, #144]	; (80072f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007262:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007266:	6593      	str	r3, [r2, #88]	; 0x58
 8007268:	4b22      	ldr	r3, [pc, #136]	; (80072f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800726a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800726c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007270:	60fb      	str	r3, [r7, #12]
 8007272:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007274:	f7ff f952 	bl	800651c <HAL_PWREx_GetVoltageRange>
 8007278:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800727a:	4b1e      	ldr	r3, [pc, #120]	; (80072f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800727c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800727e:	4a1d      	ldr	r2, [pc, #116]	; (80072f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007280:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007284:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800728c:	d10b      	bne.n	80072a6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2b80      	cmp	r3, #128	; 0x80
 8007292:	d919      	bls.n	80072c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2ba0      	cmp	r3, #160	; 0xa0
 8007298:	d902      	bls.n	80072a0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800729a:	2302      	movs	r3, #2
 800729c:	613b      	str	r3, [r7, #16]
 800729e:	e013      	b.n	80072c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80072a0:	2301      	movs	r3, #1
 80072a2:	613b      	str	r3, [r7, #16]
 80072a4:	e010      	b.n	80072c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2b80      	cmp	r3, #128	; 0x80
 80072aa:	d902      	bls.n	80072b2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80072ac:	2303      	movs	r3, #3
 80072ae:	613b      	str	r3, [r7, #16]
 80072b0:	e00a      	b.n	80072c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2b80      	cmp	r3, #128	; 0x80
 80072b6:	d102      	bne.n	80072be <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80072b8:	2302      	movs	r3, #2
 80072ba:	613b      	str	r3, [r7, #16]
 80072bc:	e004      	b.n	80072c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2b70      	cmp	r3, #112	; 0x70
 80072c2:	d101      	bne.n	80072c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80072c4:	2301      	movs	r3, #1
 80072c6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80072c8:	4b0b      	ldr	r3, [pc, #44]	; (80072f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f023 0207 	bic.w	r2, r3, #7
 80072d0:	4909      	ldr	r1, [pc, #36]	; (80072f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80072d2:	693b      	ldr	r3, [r7, #16]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80072d8:	4b07      	ldr	r3, [pc, #28]	; (80072f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f003 0307 	and.w	r3, r3, #7
 80072e0:	693a      	ldr	r2, [r7, #16]
 80072e2:	429a      	cmp	r2, r3
 80072e4:	d001      	beq.n	80072ea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80072e6:	2301      	movs	r3, #1
 80072e8:	e000      	b.n	80072ec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80072ea:	2300      	movs	r3, #0
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	3718      	adds	r7, #24
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}
 80072f4:	40021000 	.word	0x40021000
 80072f8:	40022000 	.word	0x40022000

080072fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b086      	sub	sp, #24
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007304:	2300      	movs	r3, #0
 8007306:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007308:	2300      	movs	r3, #0
 800730a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007314:	2b00      	cmp	r3, #0
 8007316:	d03f      	beq.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800731c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007320:	d01c      	beq.n	800735c <HAL_RCCEx_PeriphCLKConfig+0x60>
 8007322:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007326:	d802      	bhi.n	800732e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8007328:	2b00      	cmp	r3, #0
 800732a:	d00e      	beq.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 800732c:	e01f      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x72>
 800732e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007332:	d003      	beq.n	800733c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8007334:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007338:	d01c      	beq.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800733a:	e018      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800733c:	4b85      	ldr	r3, [pc, #532]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800733e:	68db      	ldr	r3, [r3, #12]
 8007340:	4a84      	ldr	r2, [pc, #528]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007342:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007346:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007348:	e015      	b.n	8007376 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	3304      	adds	r3, #4
 800734e:	2100      	movs	r1, #0
 8007350:	4618      	mov	r0, r3
 8007352:	f000 ff41 	bl	80081d8 <RCCEx_PLLSAI1_Config>
 8007356:	4603      	mov	r3, r0
 8007358:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800735a:	e00c      	b.n	8007376 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	3320      	adds	r3, #32
 8007360:	2100      	movs	r1, #0
 8007362:	4618      	mov	r0, r3
 8007364:	f001 f828 	bl	80083b8 <RCCEx_PLLSAI2_Config>
 8007368:	4603      	mov	r3, r0
 800736a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800736c:	e003      	b.n	8007376 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800736e:	2301      	movs	r3, #1
 8007370:	74fb      	strb	r3, [r7, #19]
      break;
 8007372:	e000      	b.n	8007376 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8007374:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007376:	7cfb      	ldrb	r3, [r7, #19]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d10b      	bne.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800737c:	4b75      	ldr	r3, [pc, #468]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800737e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007382:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800738a:	4972      	ldr	r1, [pc, #456]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800738c:	4313      	orrs	r3, r2
 800738e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007392:	e001      	b.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007394:	7cfb      	ldrb	r3, [r7, #19]
 8007396:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d03f      	beq.n	8007424 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80073a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80073ac:	d01c      	beq.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80073ae:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80073b2:	d802      	bhi.n	80073ba <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d00e      	beq.n	80073d6 <HAL_RCCEx_PeriphCLKConfig+0xda>
 80073b8:	e01f      	b.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80073ba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80073be:	d003      	beq.n	80073c8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80073c0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80073c4:	d01c      	beq.n	8007400 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80073c6:	e018      	b.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80073c8:	4b62      	ldr	r3, [pc, #392]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80073ca:	68db      	ldr	r3, [r3, #12]
 80073cc:	4a61      	ldr	r2, [pc, #388]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80073ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073d2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80073d4:	e015      	b.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	3304      	adds	r3, #4
 80073da:	2100      	movs	r1, #0
 80073dc:	4618      	mov	r0, r3
 80073de:	f000 fefb 	bl	80081d8 <RCCEx_PLLSAI1_Config>
 80073e2:	4603      	mov	r3, r0
 80073e4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80073e6:	e00c      	b.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	3320      	adds	r3, #32
 80073ec:	2100      	movs	r1, #0
 80073ee:	4618      	mov	r0, r3
 80073f0:	f000 ffe2 	bl	80083b8 <RCCEx_PLLSAI2_Config>
 80073f4:	4603      	mov	r3, r0
 80073f6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80073f8:	e003      	b.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
 80073fc:	74fb      	strb	r3, [r7, #19]
      break;
 80073fe:	e000      	b.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8007400:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007402:	7cfb      	ldrb	r3, [r7, #19]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d10b      	bne.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007408:	4b52      	ldr	r3, [pc, #328]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800740a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800740e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007416:	494f      	ldr	r1, [pc, #316]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007418:	4313      	orrs	r3, r2
 800741a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800741e:	e001      	b.n	8007424 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007420:	7cfb      	ldrb	r3, [r7, #19]
 8007422:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800742c:	2b00      	cmp	r3, #0
 800742e:	f000 80a0 	beq.w	8007572 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007432:	2300      	movs	r3, #0
 8007434:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007436:	4b47      	ldr	r3, [pc, #284]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007438:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800743a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800743e:	2b00      	cmp	r3, #0
 8007440:	d101      	bne.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8007442:	2301      	movs	r3, #1
 8007444:	e000      	b.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8007446:	2300      	movs	r3, #0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d00d      	beq.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800744c:	4b41      	ldr	r3, [pc, #260]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800744e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007450:	4a40      	ldr	r2, [pc, #256]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007452:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007456:	6593      	str	r3, [r2, #88]	; 0x58
 8007458:	4b3e      	ldr	r3, [pc, #248]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800745a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800745c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007460:	60bb      	str	r3, [r7, #8]
 8007462:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007464:	2301      	movs	r3, #1
 8007466:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007468:	4b3b      	ldr	r3, [pc, #236]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	4a3a      	ldr	r2, [pc, #232]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800746e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007472:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007474:	f7fb fef4 	bl	8003260 <HAL_GetTick>
 8007478:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800747a:	e009      	b.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800747c:	f7fb fef0 	bl	8003260 <HAL_GetTick>
 8007480:	4602      	mov	r2, r0
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	1ad3      	subs	r3, r2, r3
 8007486:	2b02      	cmp	r3, #2
 8007488:	d902      	bls.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800748a:	2303      	movs	r3, #3
 800748c:	74fb      	strb	r3, [r7, #19]
        break;
 800748e:	e005      	b.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007490:	4b31      	ldr	r3, [pc, #196]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007498:	2b00      	cmp	r3, #0
 800749a:	d0ef      	beq.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 800749c:	7cfb      	ldrb	r3, [r7, #19]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d15c      	bne.n	800755c <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80074a2:	4b2c      	ldr	r3, [pc, #176]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80074a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074ac:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80074ae:	697b      	ldr	r3, [r7, #20]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d01f      	beq.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80074ba:	697a      	ldr	r2, [r7, #20]
 80074bc:	429a      	cmp	r2, r3
 80074be:	d019      	beq.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80074c0:	4b24      	ldr	r3, [pc, #144]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80074c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074ca:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80074cc:	4b21      	ldr	r3, [pc, #132]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80074ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074d2:	4a20      	ldr	r2, [pc, #128]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80074d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80074d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80074dc:	4b1d      	ldr	r3, [pc, #116]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80074de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074e2:	4a1c      	ldr	r2, [pc, #112]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80074e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80074e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80074ec:	4a19      	ldr	r2, [pc, #100]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80074ee:	697b      	ldr	r3, [r7, #20]
 80074f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80074f4:	697b      	ldr	r3, [r7, #20]
 80074f6:	f003 0301 	and.w	r3, r3, #1
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d016      	beq.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074fe:	f7fb feaf 	bl	8003260 <HAL_GetTick>
 8007502:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007504:	e00b      	b.n	800751e <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007506:	f7fb feab 	bl	8003260 <HAL_GetTick>
 800750a:	4602      	mov	r2, r0
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	1ad3      	subs	r3, r2, r3
 8007510:	f241 3288 	movw	r2, #5000	; 0x1388
 8007514:	4293      	cmp	r3, r2
 8007516:	d902      	bls.n	800751e <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8007518:	2303      	movs	r3, #3
 800751a:	74fb      	strb	r3, [r7, #19]
            break;
 800751c:	e006      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800751e:	4b0d      	ldr	r3, [pc, #52]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007520:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007524:	f003 0302 	and.w	r3, r3, #2
 8007528:	2b00      	cmp	r3, #0
 800752a:	d0ec      	beq.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 800752c:	7cfb      	ldrb	r3, [r7, #19]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d10c      	bne.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007532:	4b08      	ldr	r3, [pc, #32]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007534:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007538:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007542:	4904      	ldr	r1, [pc, #16]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007544:	4313      	orrs	r3, r2
 8007546:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800754a:	e009      	b.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800754c:	7cfb      	ldrb	r3, [r7, #19]
 800754e:	74bb      	strb	r3, [r7, #18]
 8007550:	e006      	b.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8007552:	bf00      	nop
 8007554:	40021000 	.word	0x40021000
 8007558:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800755c:	7cfb      	ldrb	r3, [r7, #19]
 800755e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007560:	7c7b      	ldrb	r3, [r7, #17]
 8007562:	2b01      	cmp	r3, #1
 8007564:	d105      	bne.n	8007572 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007566:	4b9e      	ldr	r3, [pc, #632]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007568:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800756a:	4a9d      	ldr	r2, [pc, #628]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800756c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007570:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f003 0301 	and.w	r3, r3, #1
 800757a:	2b00      	cmp	r3, #0
 800757c:	d00a      	beq.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800757e:	4b98      	ldr	r3, [pc, #608]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007580:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007584:	f023 0203 	bic.w	r2, r3, #3
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800758c:	4994      	ldr	r1, [pc, #592]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800758e:	4313      	orrs	r3, r2
 8007590:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f003 0302 	and.w	r3, r3, #2
 800759c:	2b00      	cmp	r3, #0
 800759e:	d00a      	beq.n	80075b6 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80075a0:	4b8f      	ldr	r3, [pc, #572]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80075a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075a6:	f023 020c 	bic.w	r2, r3, #12
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075ae:	498c      	ldr	r1, [pc, #560]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80075b0:	4313      	orrs	r3, r2
 80075b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f003 0304 	and.w	r3, r3, #4
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d00a      	beq.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80075c2:	4b87      	ldr	r3, [pc, #540]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80075c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075c8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075d0:	4983      	ldr	r1, [pc, #524]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80075d2:	4313      	orrs	r3, r2
 80075d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f003 0308 	and.w	r3, r3, #8
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d00a      	beq.n	80075fa <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80075e4:	4b7e      	ldr	r3, [pc, #504]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80075e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075ea:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075f2:	497b      	ldr	r1, [pc, #492]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80075f4:	4313      	orrs	r3, r2
 80075f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f003 0310 	and.w	r3, r3, #16
 8007602:	2b00      	cmp	r3, #0
 8007604:	d00a      	beq.n	800761c <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007606:	4b76      	ldr	r3, [pc, #472]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007608:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800760c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007614:	4972      	ldr	r1, [pc, #456]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007616:	4313      	orrs	r3, r2
 8007618:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f003 0320 	and.w	r3, r3, #32
 8007624:	2b00      	cmp	r3, #0
 8007626:	d00a      	beq.n	800763e <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007628:	4b6d      	ldr	r3, [pc, #436]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800762a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800762e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007636:	496a      	ldr	r1, [pc, #424]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007638:	4313      	orrs	r3, r2
 800763a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007646:	2b00      	cmp	r3, #0
 8007648:	d00a      	beq.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800764a:	4b65      	ldr	r3, [pc, #404]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800764c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007650:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007658:	4961      	ldr	r1, [pc, #388]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800765a:	4313      	orrs	r3, r2
 800765c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007668:	2b00      	cmp	r3, #0
 800766a:	d00a      	beq.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800766c:	4b5c      	ldr	r3, [pc, #368]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800766e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007672:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800767a:	4959      	ldr	r1, [pc, #356]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800767c:	4313      	orrs	r3, r2
 800767e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800768a:	2b00      	cmp	r3, #0
 800768c:	d00a      	beq.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800768e:	4b54      	ldr	r3, [pc, #336]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007690:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007694:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800769c:	4950      	ldr	r1, [pc, #320]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800769e:	4313      	orrs	r3, r2
 80076a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d00a      	beq.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80076b0:	4b4b      	ldr	r3, [pc, #300]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076b6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076be:	4948      	ldr	r1, [pc, #288]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076c0:	4313      	orrs	r3, r2
 80076c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d00a      	beq.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80076d2:	4b43      	ldr	r3, [pc, #268]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076d8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076e0:	493f      	ldr	r1, [pc, #252]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076e2:	4313      	orrs	r3, r2
 80076e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d028      	beq.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80076f4:	4b3a      	ldr	r3, [pc, #232]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076fa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007702:	4937      	ldr	r1, [pc, #220]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007704:	4313      	orrs	r3, r2
 8007706:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800770e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007712:	d106      	bne.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007714:	4b32      	ldr	r3, [pc, #200]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007716:	68db      	ldr	r3, [r3, #12]
 8007718:	4a31      	ldr	r2, [pc, #196]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800771a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800771e:	60d3      	str	r3, [r2, #12]
 8007720:	e011      	b.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007726:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800772a:	d10c      	bne.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	3304      	adds	r3, #4
 8007730:	2101      	movs	r1, #1
 8007732:	4618      	mov	r0, r3
 8007734:	f000 fd50 	bl	80081d8 <RCCEx_PLLSAI1_Config>
 8007738:	4603      	mov	r3, r0
 800773a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800773c:	7cfb      	ldrb	r3, [r7, #19]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d001      	beq.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8007742:	7cfb      	ldrb	r3, [r7, #19]
 8007744:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800774e:	2b00      	cmp	r3, #0
 8007750:	d028      	beq.n	80077a4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007752:	4b23      	ldr	r3, [pc, #140]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007754:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007758:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007760:	491f      	ldr	r1, [pc, #124]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007762:	4313      	orrs	r3, r2
 8007764:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800776c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007770:	d106      	bne.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007772:	4b1b      	ldr	r3, [pc, #108]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007774:	68db      	ldr	r3, [r3, #12]
 8007776:	4a1a      	ldr	r2, [pc, #104]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007778:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800777c:	60d3      	str	r3, [r2, #12]
 800777e:	e011      	b.n	80077a4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007784:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007788:	d10c      	bne.n	80077a4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	3304      	adds	r3, #4
 800778e:	2101      	movs	r1, #1
 8007790:	4618      	mov	r0, r3
 8007792:	f000 fd21 	bl	80081d8 <RCCEx_PLLSAI1_Config>
 8007796:	4603      	mov	r3, r0
 8007798:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800779a:	7cfb      	ldrb	r3, [r7, #19]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d001      	beq.n	80077a4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 80077a0:	7cfb      	ldrb	r3, [r7, #19]
 80077a2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d02b      	beq.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80077b0:	4b0b      	ldr	r3, [pc, #44]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80077b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077b6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077be:	4908      	ldr	r1, [pc, #32]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80077c0:	4313      	orrs	r3, r2
 80077c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80077ce:	d109      	bne.n	80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80077d0:	4b03      	ldr	r3, [pc, #12]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80077d2:	68db      	ldr	r3, [r3, #12]
 80077d4:	4a02      	ldr	r2, [pc, #8]	; (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80077d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80077da:	60d3      	str	r3, [r2, #12]
 80077dc:	e014      	b.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80077de:	bf00      	nop
 80077e0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077e8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80077ec:	d10c      	bne.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	3304      	adds	r3, #4
 80077f2:	2101      	movs	r1, #1
 80077f4:	4618      	mov	r0, r3
 80077f6:	f000 fcef 	bl	80081d8 <RCCEx_PLLSAI1_Config>
 80077fa:	4603      	mov	r3, r0
 80077fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80077fe:	7cfb      	ldrb	r3, [r7, #19]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d001      	beq.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8007804:	7cfb      	ldrb	r3, [r7, #19]
 8007806:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007810:	2b00      	cmp	r3, #0
 8007812:	d02f      	beq.n	8007874 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007814:	4b2b      	ldr	r3, [pc, #172]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007816:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800781a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007822:	4928      	ldr	r1, [pc, #160]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007824:	4313      	orrs	r3, r2
 8007826:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800782e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007832:	d10d      	bne.n	8007850 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	3304      	adds	r3, #4
 8007838:	2102      	movs	r1, #2
 800783a:	4618      	mov	r0, r3
 800783c:	f000 fccc 	bl	80081d8 <RCCEx_PLLSAI1_Config>
 8007840:	4603      	mov	r3, r0
 8007842:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007844:	7cfb      	ldrb	r3, [r7, #19]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d014      	beq.n	8007874 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800784a:	7cfb      	ldrb	r3, [r7, #19]
 800784c:	74bb      	strb	r3, [r7, #18]
 800784e:	e011      	b.n	8007874 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007854:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007858:	d10c      	bne.n	8007874 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	3320      	adds	r3, #32
 800785e:	2102      	movs	r1, #2
 8007860:	4618      	mov	r0, r3
 8007862:	f000 fda9 	bl	80083b8 <RCCEx_PLLSAI2_Config>
 8007866:	4603      	mov	r3, r0
 8007868:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800786a:	7cfb      	ldrb	r3, [r7, #19]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d001      	beq.n	8007874 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8007870:	7cfb      	ldrb	r3, [r7, #19]
 8007872:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800787c:	2b00      	cmp	r3, #0
 800787e:	d00a      	beq.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007880:	4b10      	ldr	r3, [pc, #64]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007882:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007886:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800788e:	490d      	ldr	r1, [pc, #52]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007890:	4313      	orrs	r3, r2
 8007892:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d00b      	beq.n	80078ba <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80078a2:	4b08      	ldr	r3, [pc, #32]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80078a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078a8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80078b2:	4904      	ldr	r1, [pc, #16]	; (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80078b4:	4313      	orrs	r3, r2
 80078b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80078ba:	7cbb      	ldrb	r3, [r7, #18]
}
 80078bc:	4618      	mov	r0, r3
 80078be:	3718      	adds	r7, #24
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bd80      	pop	{r7, pc}
 80078c4:	40021000 	.word	0x40021000

080078c8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b088      	sub	sp, #32
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80078d0:	2300      	movs	r3, #0
 80078d2:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80078da:	d137      	bne.n	800794c <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80078dc:	4bb8      	ldr	r3, [pc, #736]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80078de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078e6:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078ee:	d014      	beq.n	800791a <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 80078f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80078f4:	d01e      	beq.n	8007934 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 80078f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078fa:	d001      	beq.n	8007900 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80078fc:	f000 bc53 	b.w	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007900:	4baf      	ldr	r3, [pc, #700]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007902:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007906:	f003 0302 	and.w	r3, r3, #2
 800790a:	2b02      	cmp	r3, #2
 800790c:	f040 8446 	bne.w	800819c <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
        frequency = LSE_VALUE;
 8007910:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007914:	61fb      	str	r3, [r7, #28]
      break;
 8007916:	f000 bc41 	b.w	800819c <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800791a:	4ba9      	ldr	r3, [pc, #676]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800791c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007920:	f003 0302 	and.w	r3, r3, #2
 8007924:	2b02      	cmp	r3, #2
 8007926:	f040 843b 	bne.w	80081a0 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
          frequency = LSI_VALUE;
 800792a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800792e:	61fb      	str	r3, [r7, #28]
      break;
 8007930:	f000 bc36 	b.w	80081a0 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007934:	4ba2      	ldr	r3, [pc, #648]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800793c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007940:	f040 8430 	bne.w	80081a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        frequency = HSE_VALUE / 32U;
 8007944:	4b9f      	ldr	r3, [pc, #636]	; (8007bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8007946:	61fb      	str	r3, [r7, #28]
      break;
 8007948:	f000 bc2c 	b.w	80081a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800794c:	4b9c      	ldr	r3, [pc, #624]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800794e:	68db      	ldr	r3, [r3, #12]
 8007950:	f003 0303 	and.w	r3, r3, #3
 8007954:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	2b02      	cmp	r3, #2
 800795a:	d023      	beq.n	80079a4 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 800795c:	2b03      	cmp	r3, #3
 800795e:	d02e      	beq.n	80079be <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8007960:	2b01      	cmp	r3, #1
 8007962:	d139      	bne.n	80079d8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8007964:	4b96      	ldr	r3, [pc, #600]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f003 0302 	and.w	r3, r3, #2
 800796c:	2b02      	cmp	r3, #2
 800796e:	d116      	bne.n	800799e <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8007970:	4b93      	ldr	r3, [pc, #588]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f003 0308 	and.w	r3, r3, #8
 8007978:	2b00      	cmp	r3, #0
 800797a:	d005      	beq.n	8007988 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 800797c:	4b90      	ldr	r3, [pc, #576]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	091b      	lsrs	r3, r3, #4
 8007982:	f003 030f 	and.w	r3, r3, #15
 8007986:	e005      	b.n	8007994 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8007988:	4b8d      	ldr	r3, [pc, #564]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800798a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800798e:	0a1b      	lsrs	r3, r3, #8
 8007990:	f003 030f 	and.w	r3, r3, #15
 8007994:	4a8c      	ldr	r2, [pc, #560]	; (8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8007996:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800799a:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800799c:	e01f      	b.n	80079de <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 800799e:	2300      	movs	r3, #0
 80079a0:	61bb      	str	r3, [r7, #24]
      break;
 80079a2:	e01c      	b.n	80079de <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80079a4:	4b86      	ldr	r3, [pc, #536]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079b0:	d102      	bne.n	80079b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 80079b2:	4b86      	ldr	r3, [pc, #536]	; (8007bcc <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80079b4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80079b6:	e012      	b.n	80079de <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80079b8:	2300      	movs	r3, #0
 80079ba:	61bb      	str	r3, [r7, #24]
      break;
 80079bc:	e00f      	b.n	80079de <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80079be:	4b80      	ldr	r3, [pc, #512]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80079ca:	d102      	bne.n	80079d2 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 80079cc:	4b80      	ldr	r3, [pc, #512]	; (8007bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 80079ce:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80079d0:	e005      	b.n	80079de <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80079d2:	2300      	movs	r3, #0
 80079d4:	61bb      	str	r3, [r7, #24]
      break;
 80079d6:	e002      	b.n	80079de <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 80079d8:	2300      	movs	r3, #0
 80079da:	61bb      	str	r3, [r7, #24]
      break;
 80079dc:	bf00      	nop
    }

    switch(PeriphClk)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80079e4:	f000 8337 	beq.w	8008056 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 80079e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80079ec:	d825      	bhi.n	8007a3a <HAL_RCCEx_GetPeriphCLKFreq+0x172>
 80079ee:	2b10      	cmp	r3, #16
 80079f0:	f000 81df 	beq.w	8007db2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80079f4:	2b10      	cmp	r3, #16
 80079f6:	d80f      	bhi.n	8007a18 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 80079f8:	2b02      	cmp	r3, #2
 80079fa:	f000 8128 	beq.w	8007c4e <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 80079fe:	2b02      	cmp	r3, #2
 8007a00:	d803      	bhi.n	8007a0a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 8007a02:	2b01      	cmp	r3, #1
 8007a04:	f000 80ec 	beq.w	8007be0 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8007a08:	e3cd      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007a0a:	2b04      	cmp	r3, #4
 8007a0c:	f000 8169 	beq.w	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8007a10:	2b08      	cmp	r3, #8
 8007a12:	f000 819a 	beq.w	8007d4a <HAL_RCCEx_GetPeriphCLKFreq+0x482>
      break;
 8007a16:	e3c6      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007a18:	2b40      	cmp	r3, #64	; 0x40
 8007a1a:	f000 82b3 	beq.w	8007f84 <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
 8007a1e:	2b40      	cmp	r3, #64	; 0x40
 8007a20:	d803      	bhi.n	8007a2a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 8007a22:	2b20      	cmp	r3, #32
 8007a24:	f000 81fd 	beq.w	8007e22 <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
      break;
 8007a28:	e3bd      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007a2a:	2b80      	cmp	r3, #128	; 0x80
 8007a2c:	f000 82cd 	beq.w	8007fca <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8007a30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a34:	f000 82ec 	beq.w	8008010 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
      break;
 8007a38:	e3b5      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007a3a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007a3e:	f000 822d 	beq.w	8007e9c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 8007a42:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007a46:	d811      	bhi.n	8007a6c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8007a48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a4c:	d021      	beq.n	8007a92 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 8007a4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a52:	d804      	bhi.n	8007a5e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8007a54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a58:	f000 833e 	beq.w	80080d8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
      break;
 8007a5c:	e3a3      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007a5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a62:	d01d      	beq.n	8007aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 8007a64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a68:	d021      	beq.n	8007aae <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8007a6a:	e39c      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007a6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a70:	f000 8277 	beq.w	8007f62 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
 8007a74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a78:	d804      	bhi.n	8007a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8007a7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a7e:	f000 8371 	beq.w	8008164 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
      break;
 8007a82:	e390      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007a84:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007a88:	d011      	beq.n	8007aae <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8007a8a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007a8e:	d00e      	beq.n	8007aae <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8007a90:	e389      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8007a92:	69b9      	ldr	r1, [r7, #24]
 8007a94:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007a98:	f000 fd68 	bl	800856c <RCCEx_GetSAIxPeriphCLKFreq>
 8007a9c:	61f8      	str	r0, [r7, #28]
      break;
 8007a9e:	e382      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8007aa0:	69b9      	ldr	r1, [r7, #24]
 8007aa2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007aa6:	f000 fd61 	bl	800856c <RCCEx_GetSAIxPeriphCLKFreq>
 8007aaa:	61f8      	str	r0, [r7, #28]
      break;
 8007aac:	e37b      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8007aae:	4b44      	ldr	r3, [pc, #272]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ab4:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8007ab8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007ac0:	d023      	beq.n	8007b0a <HAL_RCCEx_GetPeriphCLKFreq+0x242>
 8007ac2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8007ac6:	d003      	beq.n	8007ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8007ac8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007acc:	d04a      	beq.n	8007b64 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
          break;
 8007ace:	e086      	b.n	8007bde <HAL_RCCEx_GetPeriphCLKFreq+0x316>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8007ad0:	4b3b      	ldr	r3, [pc, #236]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f003 0302 	and.w	r3, r3, #2
 8007ad8:	2b02      	cmp	r3, #2
 8007ada:	d17b      	bne.n	8007bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8007adc:	4b38      	ldr	r3, [pc, #224]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	f003 0308 	and.w	r3, r3, #8
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d005      	beq.n	8007af4 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 8007ae8:	4b35      	ldr	r3, [pc, #212]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	091b      	lsrs	r3, r3, #4
 8007aee:	f003 030f 	and.w	r3, r3, #15
 8007af2:	e005      	b.n	8007b00 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 8007af4:	4b32      	ldr	r3, [pc, #200]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007af6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007afa:	0a1b      	lsrs	r3, r3, #8
 8007afc:	f003 030f 	and.w	r3, r3, #15
 8007b00:	4a31      	ldr	r2, [pc, #196]	; (8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8007b02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b06:	61fb      	str	r3, [r7, #28]
          break;
 8007b08:	e064      	b.n	8007bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8007b0a:	4b2d      	ldr	r3, [pc, #180]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b12:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007b16:	d15f      	bne.n	8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8007b18:	4b29      	ldr	r3, [pc, #164]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007b1a:	68db      	ldr	r3, [r3, #12]
 8007b1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007b20:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b24:	d158      	bne.n	8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8007b26:	4b26      	ldr	r3, [pc, #152]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007b28:	68db      	ldr	r3, [r3, #12]
 8007b2a:	0a1b      	lsrs	r3, r3, #8
 8007b2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b30:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007b32:	69bb      	ldr	r3, [r7, #24]
 8007b34:	68fa      	ldr	r2, [r7, #12]
 8007b36:	fb02 f203 	mul.w	r2, r2, r3
 8007b3a:	4b21      	ldr	r3, [pc, #132]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007b3c:	68db      	ldr	r3, [r3, #12]
 8007b3e:	091b      	lsrs	r3, r3, #4
 8007b40:	f003 0307 	and.w	r3, r3, #7
 8007b44:	3301      	adds	r3, #1
 8007b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b4a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8007b4c:	4b1c      	ldr	r3, [pc, #112]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007b4e:	68db      	ldr	r3, [r3, #12]
 8007b50:	0d5b      	lsrs	r3, r3, #21
 8007b52:	f003 0303 	and.w	r3, r3, #3
 8007b56:	3301      	adds	r3, #1
 8007b58:	005b      	lsls	r3, r3, #1
 8007b5a:	69ba      	ldr	r2, [r7, #24]
 8007b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b60:	61fb      	str	r3, [r7, #28]
          break;
 8007b62:	e039      	b.n	8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8007b64:	4b16      	ldr	r3, [pc, #88]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007b6c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007b70:	d134      	bne.n	8007bdc <HAL_RCCEx_GetPeriphCLKFreq+0x314>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8007b72:	4b13      	ldr	r3, [pc, #76]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007b74:	691b      	ldr	r3, [r3, #16]
 8007b76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007b7a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b7e:	d12d      	bne.n	8007bdc <HAL_RCCEx_GetPeriphCLKFreq+0x314>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8007b80:	4b0f      	ldr	r3, [pc, #60]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007b82:	691b      	ldr	r3, [r3, #16]
 8007b84:	0a1b      	lsrs	r3, r3, #8
 8007b86:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b8a:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007b8c:	69bb      	ldr	r3, [r7, #24]
 8007b8e:	68fa      	ldr	r2, [r7, #12]
 8007b90:	fb02 f203 	mul.w	r2, r2, r3
 8007b94:	4b0a      	ldr	r3, [pc, #40]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007b96:	68db      	ldr	r3, [r3, #12]
 8007b98:	091b      	lsrs	r3, r3, #4
 8007b9a:	f003 0307 	and.w	r3, r3, #7
 8007b9e:	3301      	adds	r3, #1
 8007ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ba4:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8007ba6:	4b06      	ldr	r3, [pc, #24]	; (8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007ba8:	691b      	ldr	r3, [r3, #16]
 8007baa:	0d5b      	lsrs	r3, r3, #21
 8007bac:	f003 0303 	and.w	r3, r3, #3
 8007bb0:	3301      	adds	r3, #1
 8007bb2:	005b      	lsls	r3, r3, #1
 8007bb4:	69ba      	ldr	r2, [r7, #24]
 8007bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bba:	61fb      	str	r3, [r7, #28]
          break;
 8007bbc:	e00e      	b.n	8007bdc <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8007bbe:	bf00      	nop
 8007bc0:	40021000 	.word	0x40021000
 8007bc4:	0003d090 	.word	0x0003d090
 8007bc8:	0800cacc 	.word	0x0800cacc
 8007bcc:	00f42400 	.word	0x00f42400
 8007bd0:	007a1200 	.word	0x007a1200
          break;
 8007bd4:	bf00      	nop
 8007bd6:	e2e6      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007bd8:	bf00      	nop
 8007bda:	e2e4      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007bdc:	bf00      	nop
        break;
 8007bde:	e2e2      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007be0:	4bac      	ldr	r3, [pc, #688]	; (8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007be6:	f003 0303 	and.w	r3, r3, #3
 8007bea:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007bec:	693b      	ldr	r3, [r7, #16]
 8007bee:	2b03      	cmp	r3, #3
 8007bf0:	d827      	bhi.n	8007c42 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8007bf2:	a201      	add	r2, pc, #4	; (adr r2, 8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8007bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bf8:	08007c09 	.word	0x08007c09
 8007bfc:	08007c11 	.word	0x08007c11
 8007c00:	08007c19 	.word	0x08007c19
 8007c04:	08007c2d 	.word	0x08007c2d
          frequency = HAL_RCC_GetPCLK2Freq();
 8007c08:	f7ff fb02 	bl	8007210 <HAL_RCC_GetPCLK2Freq>
 8007c0c:	61f8      	str	r0, [r7, #28]
          break;
 8007c0e:	e01d      	b.n	8007c4c <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          frequency = HAL_RCC_GetSysClockFreq();
 8007c10:	f7ff fa52 	bl	80070b8 <HAL_RCC_GetSysClockFreq>
 8007c14:	61f8      	str	r0, [r7, #28]
          break;
 8007c16:	e019      	b.n	8007c4c <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007c18:	4b9e      	ldr	r3, [pc, #632]	; (8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c24:	d10f      	bne.n	8007c46 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
            frequency = HSI_VALUE;
 8007c26:	4b9c      	ldr	r3, [pc, #624]	; (8007e98 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8007c28:	61fb      	str	r3, [r7, #28]
          break;
 8007c2a:	e00c      	b.n	8007c46 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007c2c:	4b99      	ldr	r3, [pc, #612]	; (8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c32:	f003 0302 	and.w	r3, r3, #2
 8007c36:	2b02      	cmp	r3, #2
 8007c38:	d107      	bne.n	8007c4a <HAL_RCCEx_GetPeriphCLKFreq+0x382>
            frequency = LSE_VALUE;
 8007c3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c3e:	61fb      	str	r3, [r7, #28]
          break;
 8007c40:	e003      	b.n	8007c4a <HAL_RCCEx_GetPeriphCLKFreq+0x382>
          break;
 8007c42:	bf00      	nop
 8007c44:	e2af      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007c46:	bf00      	nop
 8007c48:	e2ad      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007c4a:	bf00      	nop
        break;
 8007c4c:	e2ab      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8007c4e:	4b91      	ldr	r3, [pc, #580]	; (8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c54:	f003 030c 	and.w	r3, r3, #12
 8007c58:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007c5a:	693b      	ldr	r3, [r7, #16]
 8007c5c:	2b0c      	cmp	r3, #12
 8007c5e:	d83a      	bhi.n	8007cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 8007c60:	a201      	add	r2, pc, #4	; (adr r2, 8007c68 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 8007c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c66:	bf00      	nop
 8007c68:	08007c9d 	.word	0x08007c9d
 8007c6c:	08007cd7 	.word	0x08007cd7
 8007c70:	08007cd7 	.word	0x08007cd7
 8007c74:	08007cd7 	.word	0x08007cd7
 8007c78:	08007ca5 	.word	0x08007ca5
 8007c7c:	08007cd7 	.word	0x08007cd7
 8007c80:	08007cd7 	.word	0x08007cd7
 8007c84:	08007cd7 	.word	0x08007cd7
 8007c88:	08007cad 	.word	0x08007cad
 8007c8c:	08007cd7 	.word	0x08007cd7
 8007c90:	08007cd7 	.word	0x08007cd7
 8007c94:	08007cd7 	.word	0x08007cd7
 8007c98:	08007cc1 	.word	0x08007cc1
          frequency = HAL_RCC_GetPCLK1Freq();
 8007c9c:	f7ff faa2 	bl	80071e4 <HAL_RCC_GetPCLK1Freq>
 8007ca0:	61f8      	str	r0, [r7, #28]
          break;
 8007ca2:	e01d      	b.n	8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = HAL_RCC_GetSysClockFreq();
 8007ca4:	f7ff fa08 	bl	80070b8 <HAL_RCC_GetSysClockFreq>
 8007ca8:	61f8      	str	r0, [r7, #28]
          break;
 8007caa:	e019      	b.n	8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007cac:	4b79      	ldr	r3, [pc, #484]	; (8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007cb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007cb8:	d10f      	bne.n	8007cda <HAL_RCCEx_GetPeriphCLKFreq+0x412>
            frequency = HSI_VALUE;
 8007cba:	4b77      	ldr	r3, [pc, #476]	; (8007e98 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8007cbc:	61fb      	str	r3, [r7, #28]
          break;
 8007cbe:	e00c      	b.n	8007cda <HAL_RCCEx_GetPeriphCLKFreq+0x412>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007cc0:	4b74      	ldr	r3, [pc, #464]	; (8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cc6:	f003 0302 	and.w	r3, r3, #2
 8007cca:	2b02      	cmp	r3, #2
 8007ccc:	d107      	bne.n	8007cde <HAL_RCCEx_GetPeriphCLKFreq+0x416>
            frequency = LSE_VALUE;
 8007cce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007cd2:	61fb      	str	r3, [r7, #28]
          break;
 8007cd4:	e003      	b.n	8007cde <HAL_RCCEx_GetPeriphCLKFreq+0x416>
          break;
 8007cd6:	bf00      	nop
 8007cd8:	e265      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007cda:	bf00      	nop
 8007cdc:	e263      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007cde:	bf00      	nop
        break;
 8007ce0:	e261      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007ce2:	4b6c      	ldr	r3, [pc, #432]	; (8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007ce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ce8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007cec:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	2b10      	cmp	r3, #16
 8007cf2:	d00d      	beq.n	8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x448>
 8007cf4:	2b10      	cmp	r3, #16
 8007cf6:	d802      	bhi.n	8007cfe <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d005      	beq.n	8007d08 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
          break;
 8007cfc:	e024      	b.n	8007d48 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
        switch(srcclk)
 8007cfe:	2b20      	cmp	r3, #32
 8007d00:	d00a      	beq.n	8007d18 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 8007d02:	2b30      	cmp	r3, #48	; 0x30
 8007d04:	d012      	beq.n	8007d2c <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          break;
 8007d06:	e01f      	b.n	8007d48 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007d08:	f7ff fa6c 	bl	80071e4 <HAL_RCC_GetPCLK1Freq>
 8007d0c:	61f8      	str	r0, [r7, #28]
          break;
 8007d0e:	e01b      	b.n	8007d48 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetSysClockFreq();
 8007d10:	f7ff f9d2 	bl	80070b8 <HAL_RCC_GetSysClockFreq>
 8007d14:	61f8      	str	r0, [r7, #28]
          break;
 8007d16:	e017      	b.n	8007d48 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007d18:	4b5e      	ldr	r3, [pc, #376]	; (8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d24:	d10d      	bne.n	8007d42 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI_VALUE;
 8007d26:	4b5c      	ldr	r3, [pc, #368]	; (8007e98 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8007d28:	61fb      	str	r3, [r7, #28]
          break;
 8007d2a:	e00a      	b.n	8007d42 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007d2c:	4b59      	ldr	r3, [pc, #356]	; (8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d32:	f003 0302 	and.w	r3, r3, #2
 8007d36:	2b02      	cmp	r3, #2
 8007d38:	d105      	bne.n	8007d46 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = LSE_VALUE;
 8007d3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d3e:	61fb      	str	r3, [r7, #28]
          break;
 8007d40:	e001      	b.n	8007d46 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 8007d42:	bf00      	nop
 8007d44:	e22f      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007d46:	bf00      	nop
        break;
 8007d48:	e22d      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8007d4a:	4b52      	ldr	r3, [pc, #328]	; (8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d50:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007d54:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007d56:	693b      	ldr	r3, [r7, #16]
 8007d58:	2b40      	cmp	r3, #64	; 0x40
 8007d5a:	d00d      	beq.n	8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
 8007d5c:	2b40      	cmp	r3, #64	; 0x40
 8007d5e:	d802      	bhi.n	8007d66 <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d005      	beq.n	8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
          break;
 8007d64:	e024      	b.n	8007db0 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
        switch(srcclk)
 8007d66:	2b80      	cmp	r3, #128	; 0x80
 8007d68:	d00a      	beq.n	8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
 8007d6a:	2bc0      	cmp	r3, #192	; 0xc0
 8007d6c:	d012      	beq.n	8007d94 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          break;
 8007d6e:	e01f      	b.n	8007db0 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007d70:	f7ff fa38 	bl	80071e4 <HAL_RCC_GetPCLK1Freq>
 8007d74:	61f8      	str	r0, [r7, #28]
          break;
 8007d76:	e01b      	b.n	8007db0 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetSysClockFreq();
 8007d78:	f7ff f99e 	bl	80070b8 <HAL_RCC_GetSysClockFreq>
 8007d7c:	61f8      	str	r0, [r7, #28]
          break;
 8007d7e:	e017      	b.n	8007db0 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007d80:	4b44      	ldr	r3, [pc, #272]	; (8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d8c:	d10d      	bne.n	8007daa <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
            frequency = HSI_VALUE;
 8007d8e:	4b42      	ldr	r3, [pc, #264]	; (8007e98 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8007d90:	61fb      	str	r3, [r7, #28]
          break;
 8007d92:	e00a      	b.n	8007daa <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007d94:	4b3f      	ldr	r3, [pc, #252]	; (8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d9a:	f003 0302 	and.w	r3, r3, #2
 8007d9e:	2b02      	cmp	r3, #2
 8007da0:	d105      	bne.n	8007dae <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
            frequency = LSE_VALUE;
 8007da2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007da6:	61fb      	str	r3, [r7, #28]
          break;
 8007da8:	e001      	b.n	8007dae <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
          break;
 8007daa:	bf00      	nop
 8007dac:	e1fb      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007dae:	bf00      	nop
        break;
 8007db0:	e1f9      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8007db2:	4b38      	ldr	r3, [pc, #224]	; (8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007db4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007db8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007dbc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007dbe:	693b      	ldr	r3, [r7, #16]
 8007dc0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007dc4:	d010      	beq.n	8007de8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 8007dc6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007dca:	d802      	bhi.n	8007dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d007      	beq.n	8007de0 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
          break;
 8007dd0:	e026      	b.n	8007e20 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
        switch(srcclk)
 8007dd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007dd6:	d00b      	beq.n	8007df0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 8007dd8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007ddc:	d012      	beq.n	8007e04 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>
          break;
 8007dde:	e01f      	b.n	8007e20 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007de0:	f7ff fa00 	bl	80071e4 <HAL_RCC_GetPCLK1Freq>
 8007de4:	61f8      	str	r0, [r7, #28]
          break;
 8007de6:	e01b      	b.n	8007e20 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetSysClockFreq();
 8007de8:	f7ff f966 	bl	80070b8 <HAL_RCC_GetSysClockFreq>
 8007dec:	61f8      	str	r0, [r7, #28]
          break;
 8007dee:	e017      	b.n	8007e20 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007df0:	4b28      	ldr	r3, [pc, #160]	; (8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007df8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007dfc:	d10d      	bne.n	8007e1a <HAL_RCCEx_GetPeriphCLKFreq+0x552>
            frequency = HSI_VALUE;
 8007dfe:	4b26      	ldr	r3, [pc, #152]	; (8007e98 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8007e00:	61fb      	str	r3, [r7, #28]
          break;
 8007e02:	e00a      	b.n	8007e1a <HAL_RCCEx_GetPeriphCLKFreq+0x552>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007e04:	4b23      	ldr	r3, [pc, #140]	; (8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007e06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e0a:	f003 0302 	and.w	r3, r3, #2
 8007e0e:	2b02      	cmp	r3, #2
 8007e10:	d105      	bne.n	8007e1e <HAL_RCCEx_GetPeriphCLKFreq+0x556>
            frequency = LSE_VALUE;
 8007e12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e16:	61fb      	str	r3, [r7, #28]
          break;
 8007e18:	e001      	b.n	8007e1e <HAL_RCCEx_GetPeriphCLKFreq+0x556>
          break;
 8007e1a:	bf00      	nop
 8007e1c:	e1c3      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007e1e:	bf00      	nop
        break;
 8007e20:	e1c1      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8007e22:	4b1c      	ldr	r3, [pc, #112]	; (8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e28:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007e2c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007e2e:	693b      	ldr	r3, [r7, #16]
 8007e30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e34:	d010      	beq.n	8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 8007e36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e3a:	d802      	bhi.n	8007e42 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d007      	beq.n	8007e50 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
          break;
 8007e40:	e026      	b.n	8007e90 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
        switch(srcclk)
 8007e42:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007e46:	d00b      	beq.n	8007e60 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8007e48:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007e4c:	d012      	beq.n	8007e74 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>
          break;
 8007e4e:	e01f      	b.n	8007e90 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007e50:	f7ff f9c8 	bl	80071e4 <HAL_RCC_GetPCLK1Freq>
 8007e54:	61f8      	str	r0, [r7, #28]
          break;
 8007e56:	e01b      	b.n	8007e90 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetSysClockFreq();
 8007e58:	f7ff f92e 	bl	80070b8 <HAL_RCC_GetSysClockFreq>
 8007e5c:	61f8      	str	r0, [r7, #28]
          break;
 8007e5e:	e017      	b.n	8007e90 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007e60:	4b0c      	ldr	r3, [pc, #48]	; (8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e6c:	d10d      	bne.n	8007e8a <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
            frequency = HSI_VALUE;
 8007e6e:	4b0a      	ldr	r3, [pc, #40]	; (8007e98 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8007e70:	61fb      	str	r3, [r7, #28]
          break;
 8007e72:	e00a      	b.n	8007e8a <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007e74:	4b07      	ldr	r3, [pc, #28]	; (8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e7a:	f003 0302 	and.w	r3, r3, #2
 8007e7e:	2b02      	cmp	r3, #2
 8007e80:	d105      	bne.n	8007e8e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
            frequency = LSE_VALUE;
 8007e82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e86:	61fb      	str	r3, [r7, #28]
          break;
 8007e88:	e001      	b.n	8007e8e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
          break;
 8007e8a:	bf00      	nop
 8007e8c:	e18b      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007e8e:	bf00      	nop
        break;
 8007e90:	e189      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8007e92:	bf00      	nop
 8007e94:	40021000 	.word	0x40021000
 8007e98:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8007e9c:	4bae      	ldr	r3, [pc, #696]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ea2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007ea6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007ea8:	693b      	ldr	r3, [r7, #16]
 8007eaa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007eae:	d02f      	beq.n	8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x648>
 8007eb0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007eb4:	d003      	beq.n	8007ebe <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8007eb6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007eba:	d004      	beq.n	8007ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          break;
 8007ebc:	e050      	b.n	8007f60 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          frequency = HAL_RCC_GetSysClockFreq();
 8007ebe:	f7ff f8fb 	bl	80070b8 <HAL_RCC_GetSysClockFreq>
 8007ec2:	61f8      	str	r0, [r7, #28]
          break;
 8007ec4:	e04c      	b.n	8007f60 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U)
 8007ec6:	4ba4      	ldr	r3, [pc, #656]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007ec8:	691b      	ldr	r3, [r3, #16]
 8007eca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d043      	beq.n	8007f5a <HAL_RCCEx_GetPeriphCLKFreq+0x692>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8007ed2:	4ba1      	ldr	r3, [pc, #644]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007ed4:	691b      	ldr	r3, [r3, #16]
 8007ed6:	0a1b      	lsrs	r3, r3, #8
 8007ed8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007edc:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007ede:	69bb      	ldr	r3, [r7, #24]
 8007ee0:	68fa      	ldr	r2, [r7, #12]
 8007ee2:	fb02 f203 	mul.w	r2, r2, r3
 8007ee6:	4b9c      	ldr	r3, [pc, #624]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007ee8:	68db      	ldr	r3, [r3, #12]
 8007eea:	091b      	lsrs	r3, r3, #4
 8007eec:	f003 0307 	and.w	r3, r3, #7
 8007ef0:	3301      	adds	r3, #1
 8007ef2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ef6:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8007ef8:	4b97      	ldr	r3, [pc, #604]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007efa:	691b      	ldr	r3, [r3, #16]
 8007efc:	0e5b      	lsrs	r3, r3, #25
 8007efe:	f003 0303 	and.w	r3, r3, #3
 8007f02:	3301      	adds	r3, #1
 8007f04:	005b      	lsls	r3, r3, #1
 8007f06:	69ba      	ldr	r2, [r7, #24]
 8007f08:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f0c:	61fb      	str	r3, [r7, #28]
          break;
 8007f0e:	e024      	b.n	8007f5a <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U)
 8007f10:	4b91      	ldr	r3, [pc, #580]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007f12:	695b      	ldr	r3, [r3, #20]
 8007f14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d020      	beq.n	8007f5e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8007f1c:	4b8e      	ldr	r3, [pc, #568]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007f1e:	695b      	ldr	r3, [r3, #20]
 8007f20:	0a1b      	lsrs	r3, r3, #8
 8007f22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f26:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007f28:	69bb      	ldr	r3, [r7, #24]
 8007f2a:	68fa      	ldr	r2, [r7, #12]
 8007f2c:	fb02 f203 	mul.w	r2, r2, r3
 8007f30:	4b89      	ldr	r3, [pc, #548]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007f32:	68db      	ldr	r3, [r3, #12]
 8007f34:	091b      	lsrs	r3, r3, #4
 8007f36:	f003 0307 	and.w	r3, r3, #7
 8007f3a:	3301      	adds	r3, #1
 8007f3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f40:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8007f42:	4b85      	ldr	r3, [pc, #532]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007f44:	695b      	ldr	r3, [r3, #20]
 8007f46:	0e5b      	lsrs	r3, r3, #25
 8007f48:	f003 0303 	and.w	r3, r3, #3
 8007f4c:	3301      	adds	r3, #1
 8007f4e:	005b      	lsls	r3, r3, #1
 8007f50:	69ba      	ldr	r2, [r7, #24]
 8007f52:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f56:	61fb      	str	r3, [r7, #28]
          break;
 8007f58:	e001      	b.n	8007f5e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          break;
 8007f5a:	bf00      	nop
 8007f5c:	e123      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007f5e:	bf00      	nop
        break;
 8007f60:	e121      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8007f62:	4b7d      	ldr	r3, [pc, #500]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f68:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007f6c:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8007f6e:	693b      	ldr	r3, [r7, #16]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d103      	bne.n	8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK2Freq();
 8007f74:	f7ff f94c 	bl	8007210 <HAL_RCC_GetPCLK2Freq>
 8007f78:	61f8      	str	r0, [r7, #28]
        break;
 8007f7a:	e114      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = HAL_RCC_GetSysClockFreq();
 8007f7c:	f7ff f89c 	bl	80070b8 <HAL_RCC_GetSysClockFreq>
 8007f80:	61f8      	str	r0, [r7, #28]
        break;
 8007f82:	e110      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007f84:	4b74      	ldr	r3, [pc, #464]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f8a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007f8e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f96:	d009      	beq.n	8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 8007f98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f9c:	d00a      	beq.n	8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d000      	beq.n	8007fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 8007fa2:	e011      	b.n	8007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007fa4:	f7ff f91e 	bl	80071e4 <HAL_RCC_GetPCLK1Freq>
 8007fa8:	61f8      	str	r0, [r7, #28]
          break;
 8007faa:	e00d      	b.n	8007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetSysClockFreq();
 8007fac:	f7ff f884 	bl	80070b8 <HAL_RCC_GetSysClockFreq>
 8007fb0:	61f8      	str	r0, [r7, #28]
          break;
 8007fb2:	e009      	b.n	8007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007fb4:	4b68      	ldr	r3, [pc, #416]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007fbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007fc0:	d101      	bne.n	8007fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
            frequency = HSI_VALUE;
 8007fc2:	4b66      	ldr	r3, [pc, #408]	; (800815c <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8007fc4:	61fb      	str	r3, [r7, #28]
          break;
 8007fc6:	bf00      	nop
        break;
 8007fc8:	e0ed      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007fca:	4b63      	ldr	r3, [pc, #396]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fd0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007fd4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007fd6:	693b      	ldr	r3, [r7, #16]
 8007fd8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007fdc:	d009      	beq.n	8007ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 8007fde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007fe2:	d00a      	beq.n	8007ffa <HAL_RCCEx_GetPeriphCLKFreq+0x732>
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d000      	beq.n	8007fea <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          break;
 8007fe8:	e011      	b.n	800800e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007fea:	f7ff f8fb 	bl	80071e4 <HAL_RCC_GetPCLK1Freq>
 8007fee:	61f8      	str	r0, [r7, #28]
          break;
 8007ff0:	e00d      	b.n	800800e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetSysClockFreq();
 8007ff2:	f7ff f861 	bl	80070b8 <HAL_RCC_GetSysClockFreq>
 8007ff6:	61f8      	str	r0, [r7, #28]
          break;
 8007ff8:	e009      	b.n	800800e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007ffa:	4b57      	ldr	r3, [pc, #348]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008002:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008006:	d101      	bne.n	800800c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
            frequency = HSI_VALUE;
 8008008:	4b54      	ldr	r3, [pc, #336]	; (800815c <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800800a:	61fb      	str	r3, [r7, #28]
          break;
 800800c:	bf00      	nop
        break;
 800800e:	e0ca      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8008010:	4b51      	ldr	r3, [pc, #324]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008012:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008016:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800801a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800801c:	693b      	ldr	r3, [r7, #16]
 800801e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008022:	d009      	beq.n	8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8008024:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008028:	d00a      	beq.n	8008040 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
 800802a:	2b00      	cmp	r3, #0
 800802c:	d000      	beq.n	8008030 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          break;
 800802e:	e011      	b.n	8008054 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008030:	f7ff f8d8 	bl	80071e4 <HAL_RCC_GetPCLK1Freq>
 8008034:	61f8      	str	r0, [r7, #28]
          break;
 8008036:	e00d      	b.n	8008054 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 8008038:	f7ff f83e 	bl	80070b8 <HAL_RCC_GetSysClockFreq>
 800803c:	61f8      	str	r0, [r7, #28]
          break;
 800803e:	e009      	b.n	8008054 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008040:	4b45      	ldr	r3, [pc, #276]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008048:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800804c:	d101      	bne.n	8008052 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = HSI_VALUE;
 800804e:	4b43      	ldr	r3, [pc, #268]	; (800815c <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008050:	61fb      	str	r3, [r7, #28]
          break;
 8008052:	bf00      	nop
        break;
 8008054:	e0a7      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008056:	4b40      	ldr	r3, [pc, #256]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008058:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800805c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8008060:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008062:	693b      	ldr	r3, [r7, #16]
 8008064:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008068:	d010      	beq.n	800808c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 800806a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800806e:	d802      	bhi.n	8008076 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 8008070:	2b00      	cmp	r3, #0
 8008072:	d007      	beq.n	8008084 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 8008074:	e02f      	b.n	80080d6 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
        switch(srcclk)
 8008076:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800807a:	d012      	beq.n	80080a2 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 800807c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008080:	d019      	beq.n	80080b6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 8008082:	e028      	b.n	80080d6 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008084:	f7ff f8ae 	bl	80071e4 <HAL_RCC_GetPCLK1Freq>
 8008088:	61f8      	str	r0, [r7, #28]
          break;
 800808a:	e024      	b.n	80080d6 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800808c:	4b32      	ldr	r3, [pc, #200]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800808e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008092:	f003 0302 	and.w	r3, r3, #2
 8008096:	2b02      	cmp	r3, #2
 8008098:	d118      	bne.n	80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x804>
              frequency = LSI_VALUE;
 800809a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800809e:	61fb      	str	r3, [r7, #28]
          break;
 80080a0:	e014      	b.n	80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x804>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80080a2:	4b2d      	ldr	r3, [pc, #180]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80080aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080ae:	d10f      	bne.n	80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
            frequency = HSI_VALUE;
 80080b0:	4b2a      	ldr	r3, [pc, #168]	; (800815c <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80080b2:	61fb      	str	r3, [r7, #28]
          break;
 80080b4:	e00c      	b.n	80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80080b6:	4b28      	ldr	r3, [pc, #160]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80080b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080bc:	f003 0302 	and.w	r3, r3, #2
 80080c0:	2b02      	cmp	r3, #2
 80080c2:	d107      	bne.n	80080d4 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
            frequency = LSE_VALUE;
 80080c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80080c8:	61fb      	str	r3, [r7, #28]
          break;
 80080ca:	e003      	b.n	80080d4 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          break;
 80080cc:	bf00      	nop
 80080ce:	e06a      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80080d0:	bf00      	nop
 80080d2:	e068      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80080d4:	bf00      	nop
        break;
 80080d6:	e066      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80080d8:	4b1f      	ldr	r3, [pc, #124]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80080da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080de:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80080e2:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80080ea:	d010      	beq.n	800810e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
 80080ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80080f0:	d802      	bhi.n	80080f8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d007      	beq.n	8008106 <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
          break;
 80080f6:	e034      	b.n	8008162 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
        switch(srcclk)
 80080f8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80080fc:	d012      	beq.n	8008124 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 80080fe:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008102:	d019      	beq.n	8008138 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          break;
 8008104:	e02d      	b.n	8008162 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008106:	f7ff f86d 	bl	80071e4 <HAL_RCC_GetPCLK1Freq>
 800810a:	61f8      	str	r0, [r7, #28]
          break;
 800810c:	e029      	b.n	8008162 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800810e:	4b12      	ldr	r3, [pc, #72]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008110:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008114:	f003 0302 	and.w	r3, r3, #2
 8008118:	2b02      	cmp	r3, #2
 800811a:	d118      	bne.n	800814e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
              frequency = LSI_VALUE;
 800811c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008120:	61fb      	str	r3, [r7, #28]
          break;
 8008122:	e014      	b.n	800814e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008124:	4b0c      	ldr	r3, [pc, #48]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800812c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008130:	d10f      	bne.n	8008152 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
            frequency = HSI_VALUE;
 8008132:	4b0a      	ldr	r3, [pc, #40]	; (800815c <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008134:	61fb      	str	r3, [r7, #28]
          break;
 8008136:	e00c      	b.n	8008152 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008138:	4b07      	ldr	r3, [pc, #28]	; (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800813a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800813e:	f003 0302 	and.w	r3, r3, #2
 8008142:	2b02      	cmp	r3, #2
 8008144:	d10c      	bne.n	8008160 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
            frequency = LSE_VALUE;
 8008146:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800814a:	61fb      	str	r3, [r7, #28]
          break;
 800814c:	e008      	b.n	8008160 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          break;
 800814e:	bf00      	nop
 8008150:	e029      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008152:	bf00      	nop
 8008154:	e027      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8008156:	bf00      	nop
 8008158:	40021000 	.word	0x40021000
 800815c:	00f42400 	.word	0x00f42400
          break;
 8008160:	bf00      	nop
        break;
 8008162:	e020      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8008164:	4b12      	ldr	r3, [pc, #72]	; (80081b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 8008166:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800816a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800816e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008170:	693b      	ldr	r3, [r7, #16]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d003      	beq.n	800817e <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
 8008176:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800817a:	d004      	beq.n	8008186 <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
          break;
 800817c:	e00d      	b.n	800819a <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          frequency = HAL_RCC_GetPCLK1Freq();
 800817e:	f7ff f831 	bl	80071e4 <HAL_RCC_GetPCLK1Freq>
 8008182:	61f8      	str	r0, [r7, #28]
          break;
 8008184:	e009      	b.n	800819a <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008186:	4b0a      	ldr	r3, [pc, #40]	; (80081b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800818e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008192:	d101      	bne.n	8008198 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
            frequency = HSI_VALUE;
 8008194:	4b07      	ldr	r3, [pc, #28]	; (80081b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>)
 8008196:	61fb      	str	r3, [r7, #28]
          break;
 8008198:	bf00      	nop
        break;
 800819a:	e004      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 800819c:	bf00      	nop
 800819e:	e002      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 80081a0:	bf00      	nop
 80081a2:	e000      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 80081a4:	bf00      	nop
    }
  }

  return(frequency);
 80081a6:	69fb      	ldr	r3, [r7, #28]
}
 80081a8:	4618      	mov	r0, r3
 80081aa:	3720      	adds	r7, #32
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}
 80081b0:	40021000 	.word	0x40021000
 80081b4:	00f42400 	.word	0x00f42400

080081b8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80081b8:	b480      	push	{r7}
 80081ba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80081bc:	4b05      	ldr	r3, [pc, #20]	; (80081d4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	4a04      	ldr	r2, [pc, #16]	; (80081d4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80081c2:	f043 0304 	orr.w	r3, r3, #4
 80081c6:	6013      	str	r3, [r2, #0]
}
 80081c8:	bf00      	nop
 80081ca:	46bd      	mov	sp, r7
 80081cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d0:	4770      	bx	lr
 80081d2:	bf00      	nop
 80081d4:	40021000 	.word	0x40021000

080081d8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b084      	sub	sp, #16
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
 80081e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80081e2:	2300      	movs	r3, #0
 80081e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80081e6:	4b73      	ldr	r3, [pc, #460]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80081e8:	68db      	ldr	r3, [r3, #12]
 80081ea:	f003 0303 	and.w	r3, r3, #3
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d018      	beq.n	8008224 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80081f2:	4b70      	ldr	r3, [pc, #448]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80081f4:	68db      	ldr	r3, [r3, #12]
 80081f6:	f003 0203 	and.w	r2, r3, #3
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	429a      	cmp	r2, r3
 8008200:	d10d      	bne.n	800821e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
       ||
 8008206:	2b00      	cmp	r3, #0
 8008208:	d009      	beq.n	800821e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800820a:	4b6a      	ldr	r3, [pc, #424]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800820c:	68db      	ldr	r3, [r3, #12]
 800820e:	091b      	lsrs	r3, r3, #4
 8008210:	f003 0307 	and.w	r3, r3, #7
 8008214:	1c5a      	adds	r2, r3, #1
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	685b      	ldr	r3, [r3, #4]
       ||
 800821a:	429a      	cmp	r2, r3
 800821c:	d044      	beq.n	80082a8 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800821e:	2301      	movs	r3, #1
 8008220:	73fb      	strb	r3, [r7, #15]
 8008222:	e041      	b.n	80082a8 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	2b02      	cmp	r3, #2
 800822a:	d00c      	beq.n	8008246 <RCCEx_PLLSAI1_Config+0x6e>
 800822c:	2b03      	cmp	r3, #3
 800822e:	d013      	beq.n	8008258 <RCCEx_PLLSAI1_Config+0x80>
 8008230:	2b01      	cmp	r3, #1
 8008232:	d120      	bne.n	8008276 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008234:	4b5f      	ldr	r3, [pc, #380]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f003 0302 	and.w	r3, r3, #2
 800823c:	2b00      	cmp	r3, #0
 800823e:	d11d      	bne.n	800827c <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8008240:	2301      	movs	r3, #1
 8008242:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008244:	e01a      	b.n	800827c <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008246:	4b5b      	ldr	r3, [pc, #364]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800824e:	2b00      	cmp	r3, #0
 8008250:	d116      	bne.n	8008280 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8008252:	2301      	movs	r3, #1
 8008254:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008256:	e013      	b.n	8008280 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008258:	4b56      	ldr	r3, [pc, #344]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008260:	2b00      	cmp	r3, #0
 8008262:	d10f      	bne.n	8008284 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008264:	4b53      	ldr	r3, [pc, #332]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800826c:	2b00      	cmp	r3, #0
 800826e:	d109      	bne.n	8008284 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8008270:	2301      	movs	r3, #1
 8008272:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008274:	e006      	b.n	8008284 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8008276:	2301      	movs	r3, #1
 8008278:	73fb      	strb	r3, [r7, #15]
      break;
 800827a:	e004      	b.n	8008286 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800827c:	bf00      	nop
 800827e:	e002      	b.n	8008286 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8008280:	bf00      	nop
 8008282:	e000      	b.n	8008286 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8008284:	bf00      	nop
    }

    if(status == HAL_OK)
 8008286:	7bfb      	ldrb	r3, [r7, #15]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d10d      	bne.n	80082a8 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800828c:	4b49      	ldr	r3, [pc, #292]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800828e:	68db      	ldr	r3, [r3, #12]
 8008290:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	6819      	ldr	r1, [r3, #0]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	685b      	ldr	r3, [r3, #4]
 800829c:	3b01      	subs	r3, #1
 800829e:	011b      	lsls	r3, r3, #4
 80082a0:	430b      	orrs	r3, r1
 80082a2:	4944      	ldr	r1, [pc, #272]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80082a4:	4313      	orrs	r3, r2
 80082a6:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80082a8:	7bfb      	ldrb	r3, [r7, #15]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d17d      	bne.n	80083aa <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80082ae:	4b41      	ldr	r3, [pc, #260]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4a40      	ldr	r2, [pc, #256]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80082b4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80082b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082ba:	f7fa ffd1 	bl	8003260 <HAL_GetTick>
 80082be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80082c0:	e009      	b.n	80082d6 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80082c2:	f7fa ffcd 	bl	8003260 <HAL_GetTick>
 80082c6:	4602      	mov	r2, r0
 80082c8:	68bb      	ldr	r3, [r7, #8]
 80082ca:	1ad3      	subs	r3, r2, r3
 80082cc:	2b02      	cmp	r3, #2
 80082ce:	d902      	bls.n	80082d6 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80082d0:	2303      	movs	r3, #3
 80082d2:	73fb      	strb	r3, [r7, #15]
        break;
 80082d4:	e005      	b.n	80082e2 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80082d6:	4b37      	ldr	r3, [pc, #220]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d1ef      	bne.n	80082c2 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80082e2:	7bfb      	ldrb	r3, [r7, #15]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d160      	bne.n	80083aa <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d111      	bne.n	8008312 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80082ee:	4b31      	ldr	r3, [pc, #196]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80082f0:	691b      	ldr	r3, [r3, #16]
 80082f2:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80082f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082fa:	687a      	ldr	r2, [r7, #4]
 80082fc:	6892      	ldr	r2, [r2, #8]
 80082fe:	0211      	lsls	r1, r2, #8
 8008300:	687a      	ldr	r2, [r7, #4]
 8008302:	68d2      	ldr	r2, [r2, #12]
 8008304:	0912      	lsrs	r2, r2, #4
 8008306:	0452      	lsls	r2, r2, #17
 8008308:	430a      	orrs	r2, r1
 800830a:	492a      	ldr	r1, [pc, #168]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800830c:	4313      	orrs	r3, r2
 800830e:	610b      	str	r3, [r1, #16]
 8008310:	e027      	b.n	8008362 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	2b01      	cmp	r3, #1
 8008316:	d112      	bne.n	800833e <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008318:	4b26      	ldr	r3, [pc, #152]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800831a:	691b      	ldr	r3, [r3, #16]
 800831c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8008320:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008324:	687a      	ldr	r2, [r7, #4]
 8008326:	6892      	ldr	r2, [r2, #8]
 8008328:	0211      	lsls	r1, r2, #8
 800832a:	687a      	ldr	r2, [r7, #4]
 800832c:	6912      	ldr	r2, [r2, #16]
 800832e:	0852      	lsrs	r2, r2, #1
 8008330:	3a01      	subs	r2, #1
 8008332:	0552      	lsls	r2, r2, #21
 8008334:	430a      	orrs	r2, r1
 8008336:	491f      	ldr	r1, [pc, #124]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008338:	4313      	orrs	r3, r2
 800833a:	610b      	str	r3, [r1, #16]
 800833c:	e011      	b.n	8008362 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800833e:	4b1d      	ldr	r3, [pc, #116]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008340:	691b      	ldr	r3, [r3, #16]
 8008342:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008346:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800834a:	687a      	ldr	r2, [r7, #4]
 800834c:	6892      	ldr	r2, [r2, #8]
 800834e:	0211      	lsls	r1, r2, #8
 8008350:	687a      	ldr	r2, [r7, #4]
 8008352:	6952      	ldr	r2, [r2, #20]
 8008354:	0852      	lsrs	r2, r2, #1
 8008356:	3a01      	subs	r2, #1
 8008358:	0652      	lsls	r2, r2, #25
 800835a:	430a      	orrs	r2, r1
 800835c:	4915      	ldr	r1, [pc, #84]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800835e:	4313      	orrs	r3, r2
 8008360:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008362:	4b14      	ldr	r3, [pc, #80]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	4a13      	ldr	r2, [pc, #76]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008368:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800836c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800836e:	f7fa ff77 	bl	8003260 <HAL_GetTick>
 8008372:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008374:	e009      	b.n	800838a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008376:	f7fa ff73 	bl	8003260 <HAL_GetTick>
 800837a:	4602      	mov	r2, r0
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	1ad3      	subs	r3, r2, r3
 8008380:	2b02      	cmp	r3, #2
 8008382:	d902      	bls.n	800838a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8008384:	2303      	movs	r3, #3
 8008386:	73fb      	strb	r3, [r7, #15]
          break;
 8008388:	e005      	b.n	8008396 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800838a:	4b0a      	ldr	r3, [pc, #40]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008392:	2b00      	cmp	r3, #0
 8008394:	d0ef      	beq.n	8008376 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8008396:	7bfb      	ldrb	r3, [r7, #15]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d106      	bne.n	80083aa <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800839c:	4b05      	ldr	r3, [pc, #20]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800839e:	691a      	ldr	r2, [r3, #16]
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	699b      	ldr	r3, [r3, #24]
 80083a4:	4903      	ldr	r1, [pc, #12]	; (80083b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80083a6:	4313      	orrs	r3, r2
 80083a8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80083aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80083ac:	4618      	mov	r0, r3
 80083ae:	3710      	adds	r7, #16
 80083b0:	46bd      	mov	sp, r7
 80083b2:	bd80      	pop	{r7, pc}
 80083b4:	40021000 	.word	0x40021000

080083b8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b084      	sub	sp, #16
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
 80083c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80083c2:	2300      	movs	r3, #0
 80083c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80083c6:	4b68      	ldr	r3, [pc, #416]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 80083c8:	68db      	ldr	r3, [r3, #12]
 80083ca:	f003 0303 	and.w	r3, r3, #3
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d018      	beq.n	8008404 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80083d2:	4b65      	ldr	r3, [pc, #404]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 80083d4:	68db      	ldr	r3, [r3, #12]
 80083d6:	f003 0203 	and.w	r2, r3, #3
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	429a      	cmp	r2, r3
 80083e0:	d10d      	bne.n	80083fe <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
       ||
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d009      	beq.n	80083fe <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80083ea:	4b5f      	ldr	r3, [pc, #380]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 80083ec:	68db      	ldr	r3, [r3, #12]
 80083ee:	091b      	lsrs	r3, r3, #4
 80083f0:	f003 0307 	and.w	r3, r3, #7
 80083f4:	1c5a      	adds	r2, r3, #1
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	685b      	ldr	r3, [r3, #4]
       ||
 80083fa:	429a      	cmp	r2, r3
 80083fc:	d044      	beq.n	8008488 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80083fe:	2301      	movs	r3, #1
 8008400:	73fb      	strb	r3, [r7, #15]
 8008402:	e041      	b.n	8008488 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	2b02      	cmp	r3, #2
 800840a:	d00c      	beq.n	8008426 <RCCEx_PLLSAI2_Config+0x6e>
 800840c:	2b03      	cmp	r3, #3
 800840e:	d013      	beq.n	8008438 <RCCEx_PLLSAI2_Config+0x80>
 8008410:	2b01      	cmp	r3, #1
 8008412:	d120      	bne.n	8008456 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008414:	4b54      	ldr	r3, [pc, #336]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f003 0302 	and.w	r3, r3, #2
 800841c:	2b00      	cmp	r3, #0
 800841e:	d11d      	bne.n	800845c <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8008420:	2301      	movs	r3, #1
 8008422:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008424:	e01a      	b.n	800845c <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008426:	4b50      	ldr	r3, [pc, #320]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800842e:	2b00      	cmp	r3, #0
 8008430:	d116      	bne.n	8008460 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8008432:	2301      	movs	r3, #1
 8008434:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008436:	e013      	b.n	8008460 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008438:	4b4b      	ldr	r3, [pc, #300]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008440:	2b00      	cmp	r3, #0
 8008442:	d10f      	bne.n	8008464 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008444:	4b48      	ldr	r3, [pc, #288]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800844c:	2b00      	cmp	r3, #0
 800844e:	d109      	bne.n	8008464 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8008450:	2301      	movs	r3, #1
 8008452:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008454:	e006      	b.n	8008464 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8008456:	2301      	movs	r3, #1
 8008458:	73fb      	strb	r3, [r7, #15]
      break;
 800845a:	e004      	b.n	8008466 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800845c:	bf00      	nop
 800845e:	e002      	b.n	8008466 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8008460:	bf00      	nop
 8008462:	e000      	b.n	8008466 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8008464:	bf00      	nop
    }

    if(status == HAL_OK)
 8008466:	7bfb      	ldrb	r3, [r7, #15]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d10d      	bne.n	8008488 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800846c:	4b3e      	ldr	r3, [pc, #248]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 800846e:	68db      	ldr	r3, [r3, #12]
 8008470:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	6819      	ldr	r1, [r3, #0]
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	3b01      	subs	r3, #1
 800847e:	011b      	lsls	r3, r3, #4
 8008480:	430b      	orrs	r3, r1
 8008482:	4939      	ldr	r1, [pc, #228]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008484:	4313      	orrs	r3, r2
 8008486:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008488:	7bfb      	ldrb	r3, [r7, #15]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d167      	bne.n	800855e <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800848e:	4b36      	ldr	r3, [pc, #216]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4a35      	ldr	r2, [pc, #212]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008494:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008498:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800849a:	f7fa fee1 	bl	8003260 <HAL_GetTick>
 800849e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80084a0:	e009      	b.n	80084b6 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80084a2:	f7fa fedd 	bl	8003260 <HAL_GetTick>
 80084a6:	4602      	mov	r2, r0
 80084a8:	68bb      	ldr	r3, [r7, #8]
 80084aa:	1ad3      	subs	r3, r2, r3
 80084ac:	2b02      	cmp	r3, #2
 80084ae:	d902      	bls.n	80084b6 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80084b0:	2303      	movs	r3, #3
 80084b2:	73fb      	strb	r3, [r7, #15]
        break;
 80084b4:	e005      	b.n	80084c2 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80084b6:	4b2c      	ldr	r3, [pc, #176]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d1ef      	bne.n	80084a2 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80084c2:	7bfb      	ldrb	r3, [r7, #15]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d14a      	bne.n	800855e <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d111      	bne.n	80084f2 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80084ce:	4b26      	ldr	r3, [pc, #152]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 80084d0:	695b      	ldr	r3, [r3, #20]
 80084d2:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80084d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084da:	687a      	ldr	r2, [r7, #4]
 80084dc:	6892      	ldr	r2, [r2, #8]
 80084de:	0211      	lsls	r1, r2, #8
 80084e0:	687a      	ldr	r2, [r7, #4]
 80084e2:	68d2      	ldr	r2, [r2, #12]
 80084e4:	0912      	lsrs	r2, r2, #4
 80084e6:	0452      	lsls	r2, r2, #17
 80084e8:	430a      	orrs	r2, r1
 80084ea:	491f      	ldr	r1, [pc, #124]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 80084ec:	4313      	orrs	r3, r2
 80084ee:	614b      	str	r3, [r1, #20]
 80084f0:	e011      	b.n	8008516 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80084f2:	4b1d      	ldr	r3, [pc, #116]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 80084f4:	695b      	ldr	r3, [r3, #20]
 80084f6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80084fa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80084fe:	687a      	ldr	r2, [r7, #4]
 8008500:	6892      	ldr	r2, [r2, #8]
 8008502:	0211      	lsls	r1, r2, #8
 8008504:	687a      	ldr	r2, [r7, #4]
 8008506:	6912      	ldr	r2, [r2, #16]
 8008508:	0852      	lsrs	r2, r2, #1
 800850a:	3a01      	subs	r2, #1
 800850c:	0652      	lsls	r2, r2, #25
 800850e:	430a      	orrs	r2, r1
 8008510:	4915      	ldr	r1, [pc, #84]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008512:	4313      	orrs	r3, r2
 8008514:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8008516:	4b14      	ldr	r3, [pc, #80]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	4a13      	ldr	r2, [pc, #76]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 800851c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008520:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008522:	f7fa fe9d 	bl	8003260 <HAL_GetTick>
 8008526:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008528:	e009      	b.n	800853e <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800852a:	f7fa fe99 	bl	8003260 <HAL_GetTick>
 800852e:	4602      	mov	r2, r0
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	1ad3      	subs	r3, r2, r3
 8008534:	2b02      	cmp	r3, #2
 8008536:	d902      	bls.n	800853e <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8008538:	2303      	movs	r3, #3
 800853a:	73fb      	strb	r3, [r7, #15]
          break;
 800853c:	e005      	b.n	800854a <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800853e:	4b0a      	ldr	r3, [pc, #40]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008546:	2b00      	cmp	r3, #0
 8008548:	d0ef      	beq.n	800852a <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 800854a:	7bfb      	ldrb	r3, [r7, #15]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d106      	bne.n	800855e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8008550:	4b05      	ldr	r3, [pc, #20]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008552:	695a      	ldr	r2, [r3, #20]
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	695b      	ldr	r3, [r3, #20]
 8008558:	4903      	ldr	r1, [pc, #12]	; (8008568 <RCCEx_PLLSAI2_Config+0x1b0>)
 800855a:	4313      	orrs	r3, r2
 800855c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800855e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008560:	4618      	mov	r0, r3
 8008562:	3710      	adds	r7, #16
 8008564:	46bd      	mov	sp, r7
 8008566:	bd80      	pop	{r7, pc}
 8008568:	40021000 	.word	0x40021000

0800856c <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800856c:	b480      	push	{r7}
 800856e:	b089      	sub	sp, #36	; 0x24
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
 8008574:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8008576:	2300      	movs	r3, #0
 8008578:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800857a:	2300      	movs	r3, #0
 800857c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800857e:	2300      	movs	r3, #0
 8008580:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008588:	d10c      	bne.n	80085a4 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800858a:	4b62      	ldr	r3, [pc, #392]	; (8008714 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800858c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008590:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8008594:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8008596:	69bb      	ldr	r3, [r7, #24]
 8008598:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800859c:	d112      	bne.n	80085c4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800859e:	4b5e      	ldr	r3, [pc, #376]	; (8008718 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 80085a0:	61fb      	str	r3, [r7, #28]
 80085a2:	e00f      	b.n	80085c4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085aa:	d10b      	bne.n	80085c4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80085ac:	4b59      	ldr	r3, [pc, #356]	; (8008714 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80085ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085b2:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 80085b6:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80085b8:	69bb      	ldr	r3, [r7, #24]
 80085ba:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80085be:	d101      	bne.n	80085c4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80085c0:	4b55      	ldr	r3, [pc, #340]	; (8008718 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 80085c2:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80085c4:	69fb      	ldr	r3, [r7, #28]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	f040 809c 	bne.w	8008704 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
  {
    pllvco = InputFrequency;
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80085d0:	69bb      	ldr	r3, [r7, #24]
 80085d2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80085d6:	d003      	beq.n	80085e0 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80085d8:	69bb      	ldr	r3, [r7, #24]
 80085da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80085de:	d12d      	bne.n	800863c <RCCEx_GetSAIxPeriphCLKFreq+0xd0>
    {
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 80085e0:	4b4c      	ldr	r3, [pc, #304]	; (8008714 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80085e2:	68db      	ldr	r3, [r3, #12]
 80085e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	f000 808b 	beq.w	8008704 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80085ee:	4b49      	ldr	r3, [pc, #292]	; (8008714 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80085f0:	68db      	ldr	r3, [r3, #12]
 80085f2:	091b      	lsrs	r3, r3, #4
 80085f4:	f003 0307 	and.w	r3, r3, #7
 80085f8:	3301      	adds	r3, #1
 80085fa:	693a      	ldr	r2, [r7, #16]
 80085fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008600:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008602:	4b44      	ldr	r3, [pc, #272]	; (8008714 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008604:	68db      	ldr	r3, [r3, #12]
 8008606:	0a1b      	lsrs	r3, r3, #8
 8008608:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800860c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 800860e:	697b      	ldr	r3, [r7, #20]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d10a      	bne.n	800862a <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8008614:	4b3f      	ldr	r3, [pc, #252]	; (8008714 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008616:	68db      	ldr	r3, [r3, #12]
 8008618:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800861c:	2b00      	cmp	r3, #0
 800861e:	d002      	beq.n	8008626 <RCCEx_GetSAIxPeriphCLKFreq+0xba>
          {
            pllp = 17U;
 8008620:	2311      	movs	r3, #17
 8008622:	617b      	str	r3, [r7, #20]
 8008624:	e001      	b.n	800862a <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
          }
          else
          {
            pllp = 7U;
 8008626:	2307      	movs	r3, #7
 8008628:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800862a:	693b      	ldr	r3, [r7, #16]
 800862c:	68fa      	ldr	r2, [r7, #12]
 800862e:	fb02 f203 	mul.w	r2, r2, r3
 8008632:	697b      	ldr	r3, [r7, #20]
 8008634:	fbb2 f3f3 	udiv	r3, r2, r3
 8008638:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 800863a:	e063      	b.n	8008704 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800863c:	69bb      	ldr	r3, [r7, #24]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d12c      	bne.n	800869c <RCCEx_GetSAIxPeriphCLKFreq+0x130>
    {
      if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
 8008642:	4b34      	ldr	r3, [pc, #208]	; (8008714 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008644:	691b      	ldr	r3, [r3, #16]
 8008646:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800864a:	2b00      	cmp	r3, #0
 800864c:	d05a      	beq.n	8008704 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800864e:	4b31      	ldr	r3, [pc, #196]	; (8008714 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008650:	68db      	ldr	r3, [r3, #12]
 8008652:	091b      	lsrs	r3, r3, #4
 8008654:	f003 0307 	and.w	r3, r3, #7
 8008658:	3301      	adds	r3, #1
 800865a:	693a      	ldr	r2, [r7, #16]
 800865c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008660:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8008662:	4b2c      	ldr	r3, [pc, #176]	; (8008714 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008664:	691b      	ldr	r3, [r3, #16]
 8008666:	0a1b      	lsrs	r3, r3, #8
 8008668:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800866c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d10a      	bne.n	800868a <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8008674:	4b27      	ldr	r3, [pc, #156]	; (8008714 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008676:	691b      	ldr	r3, [r3, #16]
 8008678:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800867c:	2b00      	cmp	r3, #0
 800867e:	d002      	beq.n	8008686 <RCCEx_GetSAIxPeriphCLKFreq+0x11a>
          {
            pllp = 17U;
 8008680:	2311      	movs	r3, #17
 8008682:	617b      	str	r3, [r7, #20]
 8008684:	e001      	b.n	800868a <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
          }
          else
          {
            pllp = 7U;
 8008686:	2307      	movs	r3, #7
 8008688:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800868a:	693b      	ldr	r3, [r7, #16]
 800868c:	68fa      	ldr	r2, [r7, #12]
 800868e:	fb02 f203 	mul.w	r2, r2, r3
 8008692:	697b      	ldr	r3, [r7, #20]
 8008694:	fbb2 f3f3 	udiv	r3, r2, r3
 8008698:	61fb      	str	r3, [r7, #28]
 800869a:	e033      	b.n	8008704 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800869c:	69bb      	ldr	r3, [r7, #24]
 800869e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80086a2:	d003      	beq.n	80086ac <RCCEx_GetSAIxPeriphCLKFreq+0x140>
 80086a4:	69bb      	ldr	r3, [r7, #24]
 80086a6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80086aa:	d12b      	bne.n	8008704 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    {
      if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U)
 80086ac:	4b19      	ldr	r3, [pc, #100]	; (8008714 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80086ae:	695b      	ldr	r3, [r3, #20]
 80086b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d025      	beq.n	8008704 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80086b8:	4b16      	ldr	r3, [pc, #88]	; (8008714 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80086ba:	68db      	ldr	r3, [r3, #12]
 80086bc:	091b      	lsrs	r3, r3, #4
 80086be:	f003 0307 	and.w	r3, r3, #7
 80086c2:	3301      	adds	r3, #1
 80086c4:	693a      	ldr	r2, [r7, #16]
 80086c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80086ca:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80086cc:	4b11      	ldr	r3, [pc, #68]	; (8008714 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80086ce:	695b      	ldr	r3, [r3, #20]
 80086d0:	0a1b      	lsrs	r3, r3, #8
 80086d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80086d6:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d10a      	bne.n	80086f4 <RCCEx_GetSAIxPeriphCLKFreq+0x188>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80086de:	4b0d      	ldr	r3, [pc, #52]	; (8008714 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80086e0:	695b      	ldr	r3, [r3, #20]
 80086e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d002      	beq.n	80086f0 <RCCEx_GetSAIxPeriphCLKFreq+0x184>
          {
            pllp = 17U;
 80086ea:	2311      	movs	r3, #17
 80086ec:	617b      	str	r3, [r7, #20]
 80086ee:	e001      	b.n	80086f4 <RCCEx_GetSAIxPeriphCLKFreq+0x188>
          }
          else
          {
            pllp = 7U;
 80086f0:	2307      	movs	r3, #7
 80086f2:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80086f4:	693b      	ldr	r3, [r7, #16]
 80086f6:	68fa      	ldr	r2, [r7, #12]
 80086f8:	fb02 f203 	mul.w	r2, r2, r3
 80086fc:	697b      	ldr	r3, [r7, #20]
 80086fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8008702:	61fb      	str	r3, [r7, #28]
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8008704:	69fb      	ldr	r3, [r7, #28]
}
 8008706:	4618      	mov	r0, r3
 8008708:	3724      	adds	r7, #36	; 0x24
 800870a:	46bd      	mov	sp, r7
 800870c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008710:	4770      	bx	lr
 8008712:	bf00      	nop
 8008714:	40021000 	.word	0x40021000
 8008718:	001fff68 	.word	0x001fff68

0800871c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b088      	sub	sp, #32
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d101      	bne.n	800872e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800872a:	2301      	movs	r3, #1
 800872c:	e14a      	b.n	80089c4 <HAL_SAI_Init+0x2a8>
      return HAL_ERROR;
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8008734:	b2db      	uxtb	r3, r3
 8008736:	2b00      	cmp	r3, #0
 8008738:	d106      	bne.n	8008748 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2200      	movs	r2, #0
 800873e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f7f9 fdaa 	bl	800229c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f000 f94d 	bl	80089e8 <SAI_Disable>
 800874e:	4603      	mov	r3, r0
 8008750:	2b00      	cmp	r3, #0
 8008752:	d001      	beq.n	8008758 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8008754:	2301      	movs	r3, #1
 8008756:	e135      	b.n	80089c4 <HAL_SAI_Init+0x2a8>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2202      	movs	r2, #2
 800875c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	68db      	ldr	r3, [r3, #12]
 8008764:	2b01      	cmp	r3, #1
 8008766:	d007      	beq.n	8008778 <HAL_SAI_Init+0x5c>
 8008768:	2b01      	cmp	r3, #1
 800876a:	d302      	bcc.n	8008772 <HAL_SAI_Init+0x56>
 800876c:	2b02      	cmp	r3, #2
 800876e:	d006      	beq.n	800877e <HAL_SAI_Init+0x62>
 8008770:	e008      	b.n	8008784 <HAL_SAI_Init+0x68>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8008772:	2300      	movs	r3, #0
 8008774:	61fb      	str	r3, [r7, #28]
      break;
 8008776:	e008      	b.n	800878a <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8008778:	2310      	movs	r3, #16
 800877a:	61fb      	str	r3, [r7, #28]
      break;
 800877c:	e005      	b.n	800878a <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800877e:	2320      	movs	r3, #32
 8008780:	61fb      	str	r3, [r7, #28]
      break;
 8008782:	e002      	b.n	800878a <HAL_SAI_Init+0x6e>
    default :
      tmpregisterGCR = 0;
 8008784:	2300      	movs	r3, #0
 8008786:	61fb      	str	r3, [r7, #28]
      break;
 8008788:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	689b      	ldr	r3, [r3, #8]
 800878e:	2b03      	cmp	r3, #3
 8008790:	d81d      	bhi.n	80087ce <HAL_SAI_Init+0xb2>
 8008792:	a201      	add	r2, pc, #4	; (adr r2, 8008798 <HAL_SAI_Init+0x7c>)
 8008794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008798:	080087a9 	.word	0x080087a9
 800879c:	080087af 	.word	0x080087af
 80087a0:	080087b7 	.word	0x080087b7
 80087a4:	080087bf 	.word	0x080087bf
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80087a8:	2300      	movs	r3, #0
 80087aa:	617b      	str	r3, [r7, #20]
      break;
 80087ac:	e012      	b.n	80087d4 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80087ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80087b2:	617b      	str	r3, [r7, #20]
      break;
 80087b4:	e00e      	b.n	80087d4 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80087b6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80087ba:	617b      	str	r3, [r7, #20]
      break;
 80087bc:	e00a      	b.n	80087d4 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80087be:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80087c2:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80087c4:	69fb      	ldr	r3, [r7, #28]
 80087c6:	f043 0301 	orr.w	r3, r3, #1
 80087ca:	61fb      	str	r3, [r7, #28]
      break;
 80087cc:	e002      	b.n	80087d4 <HAL_SAI_Init+0xb8>
    default :
      syncen_bits = 0;
 80087ce:	2300      	movs	r3, #0
 80087d0:	617b      	str	r3, [r7, #20]
      break;
 80087d2:	bf00      	nop

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a7c      	ldr	r2, [pc, #496]	; (80089cc <HAL_SAI_Init+0x2b0>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d004      	beq.n	80087e8 <HAL_SAI_Init+0xcc>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	4a7b      	ldr	r2, [pc, #492]	; (80089d0 <HAL_SAI_Init+0x2b4>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d103      	bne.n	80087f0 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 80087e8:	4a7a      	ldr	r2, [pc, #488]	; (80089d4 <HAL_SAI_Init+0x2b8>)
 80087ea:	69fb      	ldr	r3, [r7, #28]
 80087ec:	6013      	str	r3, [r2, #0]
 80087ee:	e002      	b.n	80087f6 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 80087f0:	4a79      	ldr	r2, [pc, #484]	; (80089d8 <HAL_SAI_Init+0x2bc>)
 80087f2:	69fb      	ldr	r3, [r7, #28]
 80087f4:	6013      	str	r3, [r2, #0]

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
  /* STM32L496xx || STM32L4A6xx || */
  /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	69db      	ldr	r3, [r3, #28]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d038      	beq.n	8008870 <HAL_SAI_Init+0x154>
    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	4a72      	ldr	r2, [pc, #456]	; (80089cc <HAL_SAI_Init+0x2b0>)
 8008804:	4293      	cmp	r3, r2
 8008806:	d004      	beq.n	8008812 <HAL_SAI_Init+0xf6>
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	4a70      	ldr	r2, [pc, #448]	; (80089d0 <HAL_SAI_Init+0x2b4>)
 800880e:	4293      	cmp	r3, r2
 8008810:	d105      	bne.n	800881e <HAL_SAI_Init+0x102>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8008812:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008816:	f7ff f857 	bl	80078c8 <HAL_RCCEx_GetPeriphCLKFreq>
 800881a:	6138      	str	r0, [r7, #16]
 800881c:	e004      	b.n	8008828 <HAL_SAI_Init+0x10c>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800881e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8008822:	f7ff f851 	bl	80078c8 <HAL_RCCEx_GetPeriphCLKFreq>
 8008826:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8008828:	693a      	ldr	r2, [r7, #16]
 800882a:	4613      	mov	r3, r2
 800882c:	009b      	lsls	r3, r3, #2
 800882e:	4413      	add	r3, r2
 8008830:	005b      	lsls	r3, r3, #1
 8008832:	461a      	mov	r2, r3
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	69db      	ldr	r3, [r3, #28]
 8008838:	025b      	lsls	r3, r3, #9
 800883a:	fbb2 f3f3 	udiv	r3, r2, r3
 800883e:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	4a66      	ldr	r2, [pc, #408]	; (80089dc <HAL_SAI_Init+0x2c0>)
 8008844:	fba2 2303 	umull	r2, r3, r2, r3
 8008848:	08da      	lsrs	r2, r3, #3
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800884e:	68f9      	ldr	r1, [r7, #12]
 8008850:	4b62      	ldr	r3, [pc, #392]	; (80089dc <HAL_SAI_Init+0x2c0>)
 8008852:	fba3 2301 	umull	r2, r3, r3, r1
 8008856:	08da      	lsrs	r2, r3, #3
 8008858:	4613      	mov	r3, r2
 800885a:	009b      	lsls	r3, r3, #2
 800885c:	4413      	add	r3, r2
 800885e:	005b      	lsls	r3, r3, #1
 8008860:	1aca      	subs	r2, r1, r3
 8008862:	2a08      	cmp	r2, #8
 8008864:	d904      	bls.n	8008870 <HAL_SAI_Init+0x154>
    {
      hsai->Init.Mckdiv += 1U;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	6a1b      	ldr	r3, [r3, #32]
 800886a:	1c5a      	adds	r2, r3, #1
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	685b      	ldr	r3, [r3, #4]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d003      	beq.n	8008880 <HAL_SAI_Init+0x164>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	685b      	ldr	r3, [r3, #4]
 800887c:	2b02      	cmp	r3, #2
 800887e:	d109      	bne.n	8008894 <HAL_SAI_Init+0x178>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008884:	2b01      	cmp	r3, #1
 8008886:	d101      	bne.n	800888c <HAL_SAI_Init+0x170>
 8008888:	2300      	movs	r3, #0
 800888a:	e001      	b.n	8008890 <HAL_SAI_Init+0x174>
 800888c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008890:	61bb      	str	r3, [r7, #24]
 8008892:	e008      	b.n	80088a6 <HAL_SAI_Init+0x18a>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008898:	2b01      	cmp	r3, #1
 800889a:	d102      	bne.n	80088a2 <HAL_SAI_Init+0x186>
 800889c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80088a0:	e000      	b.n	80088a4 <HAL_SAI_Init+0x188>
 80088a2:	2300      	movs	r3, #0
 80088a4:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	6819      	ldr	r1, [r3, #0]
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681a      	ldr	r2, [r3, #0]
 80088b0:	4b4b      	ldr	r3, [pc, #300]	; (80089e0 <HAL_SAI_Init+0x2c4>)
 80088b2:	400b      	ands	r3, r1
 80088b4:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	6819      	ldr	r1, [r3, #0]
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	685a      	ldr	r2, [r3, #4]
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088c4:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80088ca:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088d0:	431a      	orrs	r2, r3
 80088d2:	69bb      	ldr	r3, [r7, #24]
 80088d4:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80088d6:	697b      	ldr	r3, [r7, #20]
 80088d8:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 80088de:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	691b      	ldr	r3, [r3, #16]
 80088e4:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80088ea:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6a1b      	ldr	r3, [r3, #32]
 80088f0:	051b      	lsls	r3, r3, #20
 80088f2:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	430a      	orrs	r2, r1
 80088fa:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	685b      	ldr	r3, [r3, #4]
 8008902:	687a      	ldr	r2, [r7, #4]
 8008904:	6812      	ldr	r2, [r2, #0]
 8008906:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800890a:	f023 030f 	bic.w	r3, r3, #15
 800890e:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	6859      	ldr	r1, [r3, #4]
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	699a      	ldr	r2, [r3, #24]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800891e:	431a      	orrs	r2, r3
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008924:	431a      	orrs	r2, r3
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	430a      	orrs	r2, r1
 800892c:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	6899      	ldr	r1, [r3, #8]
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681a      	ldr	r2, [r3, #0]
 8008938:	4b2a      	ldr	r3, [pc, #168]	; (80089e4 <HAL_SAI_Init+0x2c8>)
 800893a:	400b      	ands	r3, r1
 800893c:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	6899      	ldr	r1, [r3, #8]
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008948:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800894e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 8008954:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 800895a:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008960:	3b01      	subs	r3, #1
 8008962:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8008964:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	430a      	orrs	r2, r1
 800896c:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	68d9      	ldr	r1, [r3, #12]
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681a      	ldr	r2, [r3, #0]
 8008978:	f24f 0320 	movw	r3, #61472	; 0xf020
 800897c:	400b      	ands	r3, r1
 800897e:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	68d9      	ldr	r1, [r3, #12]
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800898e:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008994:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008996:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800899c:	3b01      	subs	r3, #1
 800899e:	021b      	lsls	r3, r3, #8
 80089a0:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	430a      	orrs	r2, r1
 80089a8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2200      	movs	r2, #0
 80089ae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2201      	movs	r2, #1
 80089b6:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2200      	movs	r2, #0
 80089be:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80089c2:	2300      	movs	r3, #0
}
 80089c4:	4618      	mov	r0, r3
 80089c6:	3720      	adds	r7, #32
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}
 80089cc:	40015404 	.word	0x40015404
 80089d0:	40015424 	.word	0x40015424
 80089d4:	40015400 	.word	0x40015400
 80089d8:	40015800 	.word	0x40015800
 80089dc:	cccccccd 	.word	0xcccccccd
 80089e0:	ff05c010 	.word	0xff05c010
 80089e4:	fff88000 	.word	0xfff88000

080089e8 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80089e8:	b490      	push	{r4, r7}
 80089ea:	b084      	sub	sp, #16
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80089f0:	4b15      	ldr	r3, [pc, #84]	; (8008a48 <SAI_Disable+0x60>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a15      	ldr	r2, [pc, #84]	; (8008a4c <SAI_Disable+0x64>)
 80089f6:	fba2 2303 	umull	r2, r3, r2, r3
 80089fa:	0b1b      	lsrs	r3, r3, #12
 80089fc:	009c      	lsls	r4, r3, #2
  HAL_StatusTypeDef status = HAL_OK;
 80089fe:	2300      	movs	r3, #0
 8008a00:	73fb      	strb	r3, [r7, #15]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	681a      	ldr	r2, [r3, #0]
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008a10:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8008a12:	2c00      	cmp	r4, #0
 8008a14:	d10a      	bne.n	8008a2c <SAI_Disable+0x44>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008a1c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 8008a26:	2303      	movs	r3, #3
 8008a28:	73fb      	strb	r3, [r7, #15]
      break;
 8008a2a:	e007      	b.n	8008a3c <SAI_Disable+0x54>
    }
    count--;
 8008a2c:	3c01      	subs	r4, #1
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d1ea      	bne.n	8008a12 <SAI_Disable+0x2a>

  return status;
 8008a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a3e:	4618      	mov	r0, r3
 8008a40:	3710      	adds	r7, #16
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bc90      	pop	{r4, r7}
 8008a46:	4770      	bx	lr
 8008a48:	2000000c 	.word	0x2000000c
 8008a4c:	95cbec1b 	.word	0x95cbec1b

08008a50 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b084      	sub	sp, #16
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d101      	bne.n	8008a62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008a5e:	2301      	movs	r3, #1
 8008a60:	e07c      	b.n	8008b5c <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2200      	movs	r2, #0
 8008a66:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008a6e:	b2db      	uxtb	r3, r3
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d106      	bne.n	8008a82 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2200      	movs	r2, #0
 8008a78:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f7f9 fb65 	bl	800214c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2202      	movs	r2, #2
 8008a86:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	681a      	ldr	r2, [r3, #0]
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a98:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	68db      	ldr	r3, [r3, #12]
 8008a9e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008aa2:	d902      	bls.n	8008aaa <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	60fb      	str	r3, [r7, #12]
 8008aa8:	e002      	b.n	8008ab0 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008aaa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008aae:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	68db      	ldr	r3, [r3, #12]
 8008ab4:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008ab8:	d007      	beq.n	8008aca <HAL_SPI_Init+0x7a>
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	68db      	ldr	r3, [r3, #12]
 8008abe:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008ac2:	d002      	beq.n	8008aca <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d10b      	bne.n	8008aea <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	68db      	ldr	r3, [r3, #12]
 8008ad6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008ada:	d903      	bls.n	8008ae4 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2202      	movs	r2, #2
 8008ae0:	631a      	str	r2, [r3, #48]	; 0x30
 8008ae2:	e002      	b.n	8008aea <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2201      	movs	r2, #1
 8008ae8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	685a      	ldr	r2, [r3, #4]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	689b      	ldr	r3, [r3, #8]
 8008af2:	431a      	orrs	r2, r3
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	691b      	ldr	r3, [r3, #16]
 8008af8:	431a      	orrs	r2, r3
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	695b      	ldr	r3, [r3, #20]
 8008afe:	431a      	orrs	r2, r3
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	699b      	ldr	r3, [r3, #24]
 8008b04:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008b08:	431a      	orrs	r2, r3
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	69db      	ldr	r3, [r3, #28]
 8008b0e:	431a      	orrs	r2, r3
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	6a1b      	ldr	r3, [r3, #32]
 8008b14:	ea42 0103 	orr.w	r1, r2, r3
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	430a      	orrs	r2, r1
 8008b22:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	699b      	ldr	r3, [r3, #24]
 8008b28:	0c1b      	lsrs	r3, r3, #16
 8008b2a:	f003 0204 	and.w	r2, r3, #4
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b32:	431a      	orrs	r2, r3
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b38:	431a      	orrs	r2, r3
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	68db      	ldr	r3, [r3, #12]
 8008b3e:	ea42 0103 	orr.w	r1, r2, r3
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	68fa      	ldr	r2, [r7, #12]
 8008b48:	430a      	orrs	r2, r1
 8008b4a:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2200      	movs	r2, #0
 8008b50:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2201      	movs	r2, #1
 8008b56:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008b5a:	2300      	movs	r3, #0
}
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	3710      	adds	r7, #16
 8008b60:	46bd      	mov	sp, r7
 8008b62:	bd80      	pop	{r7, pc}

08008b64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b082      	sub	sp, #8
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d101      	bne.n	8008b76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008b72:	2301      	movs	r3, #1
 8008b74:	e01d      	b.n	8008bb2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b7c:	b2db      	uxtb	r3, r3
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d106      	bne.n	8008b90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2200      	movs	r2, #0
 8008b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008b8a:	6878      	ldr	r0, [r7, #4]
 8008b8c:	f7f9 fb22 	bl	80021d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2202      	movs	r2, #2
 8008b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681a      	ldr	r2, [r3, #0]
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	3304      	adds	r3, #4
 8008ba0:	4619      	mov	r1, r3
 8008ba2:	4610      	mov	r0, r2
 8008ba4:	f000 f8ee 	bl	8008d84 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2201      	movs	r2, #1
 8008bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008bb0:	2300      	movs	r3, #0
}
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	3708      	adds	r7, #8
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	bd80      	pop	{r7, pc}
	...

08008bbc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b085      	sub	sp, #20
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	68da      	ldr	r2, [r3, #12]
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	f042 0201 	orr.w	r2, r2, #1
 8008bd2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	689a      	ldr	r2, [r3, #8]
 8008bda:	4b0c      	ldr	r3, [pc, #48]	; (8008c0c <HAL_TIM_Base_Start_IT+0x50>)
 8008bdc:	4013      	ands	r3, r2
 8008bde:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	2b06      	cmp	r3, #6
 8008be4:	d00b      	beq.n	8008bfe <HAL_TIM_Base_Start_IT+0x42>
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008bec:	d007      	beq.n	8008bfe <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	681a      	ldr	r2, [r3, #0]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f042 0201 	orr.w	r2, r2, #1
 8008bfc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008bfe:	2300      	movs	r3, #0
}
 8008c00:	4618      	mov	r0, r3
 8008c02:	3714      	adds	r7, #20
 8008c04:	46bd      	mov	sp, r7
 8008c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0a:	4770      	bx	lr
 8008c0c:	00010007 	.word	0x00010007

08008c10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b084      	sub	sp, #16
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
 8008c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c20:	2b01      	cmp	r3, #1
 8008c22:	d101      	bne.n	8008c28 <HAL_TIM_ConfigClockSource+0x18>
 8008c24:	2302      	movs	r3, #2
 8008c26:	e0a8      	b.n	8008d7a <HAL_TIM_ConfigClockSource+0x16a>
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2201      	movs	r2, #1
 8008c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2202      	movs	r2, #2
 8008c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	689b      	ldr	r3, [r3, #8]
 8008c3e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c46:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008c4a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008c52:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	68fa      	ldr	r2, [r7, #12]
 8008c5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	2b40      	cmp	r3, #64	; 0x40
 8008c62:	d067      	beq.n	8008d34 <HAL_TIM_ConfigClockSource+0x124>
 8008c64:	2b40      	cmp	r3, #64	; 0x40
 8008c66:	d80b      	bhi.n	8008c80 <HAL_TIM_ConfigClockSource+0x70>
 8008c68:	2b10      	cmp	r3, #16
 8008c6a:	d073      	beq.n	8008d54 <HAL_TIM_ConfigClockSource+0x144>
 8008c6c:	2b10      	cmp	r3, #16
 8008c6e:	d802      	bhi.n	8008c76 <HAL_TIM_ConfigClockSource+0x66>
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d06f      	beq.n	8008d54 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8008c74:	e078      	b.n	8008d68 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8008c76:	2b20      	cmp	r3, #32
 8008c78:	d06c      	beq.n	8008d54 <HAL_TIM_ConfigClockSource+0x144>
 8008c7a:	2b30      	cmp	r3, #48	; 0x30
 8008c7c:	d06a      	beq.n	8008d54 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8008c7e:	e073      	b.n	8008d68 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8008c80:	2b70      	cmp	r3, #112	; 0x70
 8008c82:	d00d      	beq.n	8008ca0 <HAL_TIM_ConfigClockSource+0x90>
 8008c84:	2b70      	cmp	r3, #112	; 0x70
 8008c86:	d804      	bhi.n	8008c92 <HAL_TIM_ConfigClockSource+0x82>
 8008c88:	2b50      	cmp	r3, #80	; 0x50
 8008c8a:	d033      	beq.n	8008cf4 <HAL_TIM_ConfigClockSource+0xe4>
 8008c8c:	2b60      	cmp	r3, #96	; 0x60
 8008c8e:	d041      	beq.n	8008d14 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8008c90:	e06a      	b.n	8008d68 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8008c92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c96:	d066      	beq.n	8008d66 <HAL_TIM_ConfigClockSource+0x156>
 8008c98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c9c:	d017      	beq.n	8008cce <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8008c9e:	e063      	b.n	8008d68 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6818      	ldr	r0, [r3, #0]
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	6899      	ldr	r1, [r3, #8]
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	685a      	ldr	r2, [r3, #4]
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	68db      	ldr	r3, [r3, #12]
 8008cb0:	f000 f97c 	bl	8008fac <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	689b      	ldr	r3, [r3, #8]
 8008cba:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008cc2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	68fa      	ldr	r2, [r7, #12]
 8008cca:	609a      	str	r2, [r3, #8]
      break;
 8008ccc:	e04c      	b.n	8008d68 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6818      	ldr	r0, [r3, #0]
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	6899      	ldr	r1, [r3, #8]
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	685a      	ldr	r2, [r3, #4]
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	68db      	ldr	r3, [r3, #12]
 8008cde:	f000 f965 	bl	8008fac <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	689a      	ldr	r2, [r3, #8]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008cf0:	609a      	str	r2, [r3, #8]
      break;
 8008cf2:	e039      	b.n	8008d68 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	6818      	ldr	r0, [r3, #0]
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	6859      	ldr	r1, [r3, #4]
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	68db      	ldr	r3, [r3, #12]
 8008d00:	461a      	mov	r2, r3
 8008d02:	f000 f8d9 	bl	8008eb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	2150      	movs	r1, #80	; 0x50
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	f000 f932 	bl	8008f76 <TIM_ITRx_SetConfig>
      break;
 8008d12:	e029      	b.n	8008d68 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6818      	ldr	r0, [r3, #0]
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	6859      	ldr	r1, [r3, #4]
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	68db      	ldr	r3, [r3, #12]
 8008d20:	461a      	mov	r2, r3
 8008d22:	f000 f8f8 	bl	8008f16 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	2160      	movs	r1, #96	; 0x60
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	f000 f922 	bl	8008f76 <TIM_ITRx_SetConfig>
      break;
 8008d32:	e019      	b.n	8008d68 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	6818      	ldr	r0, [r3, #0]
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	6859      	ldr	r1, [r3, #4]
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	68db      	ldr	r3, [r3, #12]
 8008d40:	461a      	mov	r2, r3
 8008d42:	f000 f8b9 	bl	8008eb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	2140      	movs	r1, #64	; 0x40
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	f000 f912 	bl	8008f76 <TIM_ITRx_SetConfig>
      break;
 8008d52:	e009      	b.n	8008d68 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681a      	ldr	r2, [r3, #0]
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	4619      	mov	r1, r3
 8008d5e:	4610      	mov	r0, r2
 8008d60:	f000 f909 	bl	8008f76 <TIM_ITRx_SetConfig>
      break;
 8008d64:	e000      	b.n	8008d68 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8008d66:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2200      	movs	r2, #0
 8008d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008d78:	2300      	movs	r3, #0
}
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	3710      	adds	r7, #16
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bd80      	pop	{r7, pc}
	...

08008d84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008d84:	b480      	push	{r7}
 8008d86:	b085      	sub	sp, #20
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
 8008d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	4a40      	ldr	r2, [pc, #256]	; (8008e98 <TIM_Base_SetConfig+0x114>)
 8008d98:	4293      	cmp	r3, r2
 8008d9a:	d013      	beq.n	8008dc4 <TIM_Base_SetConfig+0x40>
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008da2:	d00f      	beq.n	8008dc4 <TIM_Base_SetConfig+0x40>
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	4a3d      	ldr	r2, [pc, #244]	; (8008e9c <TIM_Base_SetConfig+0x118>)
 8008da8:	4293      	cmp	r3, r2
 8008daa:	d00b      	beq.n	8008dc4 <TIM_Base_SetConfig+0x40>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	4a3c      	ldr	r2, [pc, #240]	; (8008ea0 <TIM_Base_SetConfig+0x11c>)
 8008db0:	4293      	cmp	r3, r2
 8008db2:	d007      	beq.n	8008dc4 <TIM_Base_SetConfig+0x40>
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	4a3b      	ldr	r2, [pc, #236]	; (8008ea4 <TIM_Base_SetConfig+0x120>)
 8008db8:	4293      	cmp	r3, r2
 8008dba:	d003      	beq.n	8008dc4 <TIM_Base_SetConfig+0x40>
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	4a3a      	ldr	r2, [pc, #232]	; (8008ea8 <TIM_Base_SetConfig+0x124>)
 8008dc0:	4293      	cmp	r3, r2
 8008dc2:	d108      	bne.n	8008dd6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008dca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	685b      	ldr	r3, [r3, #4]
 8008dd0:	68fa      	ldr	r2, [r7, #12]
 8008dd2:	4313      	orrs	r3, r2
 8008dd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	4a2f      	ldr	r2, [pc, #188]	; (8008e98 <TIM_Base_SetConfig+0x114>)
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d01f      	beq.n	8008e1e <TIM_Base_SetConfig+0x9a>
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008de4:	d01b      	beq.n	8008e1e <TIM_Base_SetConfig+0x9a>
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	4a2c      	ldr	r2, [pc, #176]	; (8008e9c <TIM_Base_SetConfig+0x118>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d017      	beq.n	8008e1e <TIM_Base_SetConfig+0x9a>
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	4a2b      	ldr	r2, [pc, #172]	; (8008ea0 <TIM_Base_SetConfig+0x11c>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d013      	beq.n	8008e1e <TIM_Base_SetConfig+0x9a>
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	4a2a      	ldr	r2, [pc, #168]	; (8008ea4 <TIM_Base_SetConfig+0x120>)
 8008dfa:	4293      	cmp	r3, r2
 8008dfc:	d00f      	beq.n	8008e1e <TIM_Base_SetConfig+0x9a>
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	4a29      	ldr	r2, [pc, #164]	; (8008ea8 <TIM_Base_SetConfig+0x124>)
 8008e02:	4293      	cmp	r3, r2
 8008e04:	d00b      	beq.n	8008e1e <TIM_Base_SetConfig+0x9a>
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	4a28      	ldr	r2, [pc, #160]	; (8008eac <TIM_Base_SetConfig+0x128>)
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d007      	beq.n	8008e1e <TIM_Base_SetConfig+0x9a>
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	4a27      	ldr	r2, [pc, #156]	; (8008eb0 <TIM_Base_SetConfig+0x12c>)
 8008e12:	4293      	cmp	r3, r2
 8008e14:	d003      	beq.n	8008e1e <TIM_Base_SetConfig+0x9a>
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	4a26      	ldr	r2, [pc, #152]	; (8008eb4 <TIM_Base_SetConfig+0x130>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d108      	bne.n	8008e30 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	68db      	ldr	r3, [r3, #12]
 8008e2a:	68fa      	ldr	r2, [r7, #12]
 8008e2c:	4313      	orrs	r3, r2
 8008e2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	695b      	ldr	r3, [r3, #20]
 8008e3a:	4313      	orrs	r3, r2
 8008e3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	68fa      	ldr	r2, [r7, #12]
 8008e42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	689a      	ldr	r2, [r3, #8]
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	681a      	ldr	r2, [r3, #0]
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	4a10      	ldr	r2, [pc, #64]	; (8008e98 <TIM_Base_SetConfig+0x114>)
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	d00f      	beq.n	8008e7c <TIM_Base_SetConfig+0xf8>
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	4a12      	ldr	r2, [pc, #72]	; (8008ea8 <TIM_Base_SetConfig+0x124>)
 8008e60:	4293      	cmp	r3, r2
 8008e62:	d00b      	beq.n	8008e7c <TIM_Base_SetConfig+0xf8>
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	4a11      	ldr	r2, [pc, #68]	; (8008eac <TIM_Base_SetConfig+0x128>)
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	d007      	beq.n	8008e7c <TIM_Base_SetConfig+0xf8>
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	4a10      	ldr	r2, [pc, #64]	; (8008eb0 <TIM_Base_SetConfig+0x12c>)
 8008e70:	4293      	cmp	r3, r2
 8008e72:	d003      	beq.n	8008e7c <TIM_Base_SetConfig+0xf8>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	4a0f      	ldr	r2, [pc, #60]	; (8008eb4 <TIM_Base_SetConfig+0x130>)
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	d103      	bne.n	8008e84 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	691a      	ldr	r2, [r3, #16]
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2201      	movs	r2, #1
 8008e88:	615a      	str	r2, [r3, #20]
}
 8008e8a:	bf00      	nop
 8008e8c:	3714      	adds	r7, #20
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e94:	4770      	bx	lr
 8008e96:	bf00      	nop
 8008e98:	40012c00 	.word	0x40012c00
 8008e9c:	40000400 	.word	0x40000400
 8008ea0:	40000800 	.word	0x40000800
 8008ea4:	40000c00 	.word	0x40000c00
 8008ea8:	40013400 	.word	0x40013400
 8008eac:	40014000 	.word	0x40014000
 8008eb0:	40014400 	.word	0x40014400
 8008eb4:	40014800 	.word	0x40014800

08008eb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008eb8:	b480      	push	{r7}
 8008eba:	b087      	sub	sp, #28
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	60f8      	str	r0, [r7, #12]
 8008ec0:	60b9      	str	r1, [r7, #8]
 8008ec2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	6a1b      	ldr	r3, [r3, #32]
 8008ec8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	6a1b      	ldr	r3, [r3, #32]
 8008ece:	f023 0201 	bic.w	r2, r3, #1
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	699b      	ldr	r3, [r3, #24]
 8008eda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008edc:	693b      	ldr	r3, [r7, #16]
 8008ede:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008ee2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	011b      	lsls	r3, r3, #4
 8008ee8:	693a      	ldr	r2, [r7, #16]
 8008eea:	4313      	orrs	r3, r2
 8008eec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008eee:	697b      	ldr	r3, [r7, #20]
 8008ef0:	f023 030a 	bic.w	r3, r3, #10
 8008ef4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008ef6:	697a      	ldr	r2, [r7, #20]
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	4313      	orrs	r3, r2
 8008efc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	693a      	ldr	r2, [r7, #16]
 8008f02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	697a      	ldr	r2, [r7, #20]
 8008f08:	621a      	str	r2, [r3, #32]
}
 8008f0a:	bf00      	nop
 8008f0c:	371c      	adds	r7, #28
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f14:	4770      	bx	lr

08008f16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f16:	b480      	push	{r7}
 8008f18:	b087      	sub	sp, #28
 8008f1a:	af00      	add	r7, sp, #0
 8008f1c:	60f8      	str	r0, [r7, #12]
 8008f1e:	60b9      	str	r1, [r7, #8]
 8008f20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	6a1b      	ldr	r3, [r3, #32]
 8008f26:	f023 0210 	bic.w	r2, r3, #16
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	699b      	ldr	r3, [r3, #24]
 8008f32:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	6a1b      	ldr	r3, [r3, #32]
 8008f38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008f3a:	697b      	ldr	r3, [r7, #20]
 8008f3c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008f40:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	031b      	lsls	r3, r3, #12
 8008f46:	697a      	ldr	r2, [r7, #20]
 8008f48:	4313      	orrs	r3, r2
 8008f4a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008f4c:	693b      	ldr	r3, [r7, #16]
 8008f4e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008f52:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	011b      	lsls	r3, r3, #4
 8008f58:	693a      	ldr	r2, [r7, #16]
 8008f5a:	4313      	orrs	r3, r2
 8008f5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	697a      	ldr	r2, [r7, #20]
 8008f62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	693a      	ldr	r2, [r7, #16]
 8008f68:	621a      	str	r2, [r3, #32]
}
 8008f6a:	bf00      	nop
 8008f6c:	371c      	adds	r7, #28
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f74:	4770      	bx	lr

08008f76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008f76:	b480      	push	{r7}
 8008f78:	b085      	sub	sp, #20
 8008f7a:	af00      	add	r7, sp, #0
 8008f7c:	6078      	str	r0, [r7, #4]
 8008f7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	689b      	ldr	r3, [r3, #8]
 8008f84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008f8e:	683a      	ldr	r2, [r7, #0]
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	4313      	orrs	r3, r2
 8008f94:	f043 0307 	orr.w	r3, r3, #7
 8008f98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	68fa      	ldr	r2, [r7, #12]
 8008f9e:	609a      	str	r2, [r3, #8]
}
 8008fa0:	bf00      	nop
 8008fa2:	3714      	adds	r7, #20
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008faa:	4770      	bx	lr

08008fac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b087      	sub	sp, #28
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	60f8      	str	r0, [r7, #12]
 8008fb4:	60b9      	str	r1, [r7, #8]
 8008fb6:	607a      	str	r2, [r7, #4]
 8008fb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	689b      	ldr	r3, [r3, #8]
 8008fbe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008fc0:	697b      	ldr	r3, [r7, #20]
 8008fc2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008fc6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	021a      	lsls	r2, r3, #8
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	431a      	orrs	r2, r3
 8008fd0:	68bb      	ldr	r3, [r7, #8]
 8008fd2:	4313      	orrs	r3, r2
 8008fd4:	697a      	ldr	r2, [r7, #20]
 8008fd6:	4313      	orrs	r3, r2
 8008fd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	697a      	ldr	r2, [r7, #20]
 8008fde:	609a      	str	r2, [r3, #8]
}
 8008fe0:	bf00      	nop
 8008fe2:	371c      	adds	r7, #28
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fea:	4770      	bx	lr

08008fec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008fec:	b480      	push	{r7}
 8008fee:	b085      	sub	sp, #20
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
 8008ff4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ffc:	2b01      	cmp	r3, #1
 8008ffe:	d101      	bne.n	8009004 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009000:	2302      	movs	r3, #2
 8009002:	e045      	b.n	8009090 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2201      	movs	r2, #1
 8009008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2202      	movs	r2, #2
 8009010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	685b      	ldr	r3, [r3, #4]
 800901a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	689b      	ldr	r3, [r3, #8]
 8009022:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	4a1c      	ldr	r2, [pc, #112]	; (800909c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d004      	beq.n	8009038 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	4a1b      	ldr	r2, [pc, #108]	; (80090a0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d108      	bne.n	800904a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800903e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	685b      	ldr	r3, [r3, #4]
 8009044:	68fa      	ldr	r2, [r7, #12]
 8009046:	4313      	orrs	r3, r2
 8009048:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009050:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	68fa      	ldr	r2, [r7, #12]
 8009058:	4313      	orrs	r3, r2
 800905a:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800905c:	68bb      	ldr	r3, [r7, #8]
 800905e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009062:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	689b      	ldr	r3, [r3, #8]
 8009068:	68ba      	ldr	r2, [r7, #8]
 800906a:	4313      	orrs	r3, r2
 800906c:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	68fa      	ldr	r2, [r7, #12]
 8009074:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	68ba      	ldr	r2, [r7, #8]
 800907c:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2201      	movs	r2, #1
 8009082:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	2200      	movs	r2, #0
 800908a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800908e:	2300      	movs	r3, #0
}
 8009090:	4618      	mov	r0, r3
 8009092:	3714      	adds	r7, #20
 8009094:	46bd      	mov	sp, r7
 8009096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909a:	4770      	bx	lr
 800909c:	40012c00 	.word	0x40012c00
 80090a0:	40013400 	.word	0x40013400

080090a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b082      	sub	sp, #8
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d101      	bne.n	80090b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80090b2:	2301      	movs	r3, #1
 80090b4:	e040      	b.n	8009138 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d106      	bne.n	80090cc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	2200      	movs	r2, #0
 80090c2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	f7f9 f8a4 	bl	8002214 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	2224      	movs	r2, #36	; 0x24
 80090d0:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	681a      	ldr	r2, [r3, #0]
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f022 0201 	bic.w	r2, r2, #1
 80090e0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80090e2:	6878      	ldr	r0, [r7, #4]
 80090e4:	f000 f82c 	bl	8009140 <UART_SetConfig>
 80090e8:	4603      	mov	r3, r0
 80090ea:	2b01      	cmp	r3, #1
 80090ec:	d101      	bne.n	80090f2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80090ee:	2301      	movs	r3, #1
 80090f0:	e022      	b.n	8009138 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d002      	beq.n	8009100 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80090fa:	6878      	ldr	r0, [r7, #4]
 80090fc:	f000 fb68 	bl	80097d0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	685a      	ldr	r2, [r3, #4]
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800910e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	689a      	ldr	r2, [r3, #8]
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800911e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	681a      	ldr	r2, [r3, #0]
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f042 0201 	orr.w	r2, r2, #1
 800912e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	f000 fbef 	bl	8009914 <UART_CheckIdleState>
 8009136:	4603      	mov	r3, r0
}
 8009138:	4618      	mov	r0, r3
 800913a:	3708      	adds	r7, #8
 800913c:	46bd      	mov	sp, r7
 800913e:	bd80      	pop	{r7, pc}

08009140 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009140:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8009144:	b088      	sub	sp, #32
 8009146:	af00      	add	r7, sp, #0
 8009148:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800914a:	2300      	movs	r3, #0
 800914c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800914e:	2300      	movs	r3, #0
 8009150:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8009152:	2300      	movs	r3, #0
 8009154:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	689a      	ldr	r2, [r3, #8]
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	691b      	ldr	r3, [r3, #16]
 800915e:	431a      	orrs	r2, r3
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	695b      	ldr	r3, [r3, #20]
 8009164:	431a      	orrs	r2, r3
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	69db      	ldr	r3, [r3, #28]
 800916a:	4313      	orrs	r3, r2
 800916c:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	681a      	ldr	r2, [r3, #0]
 8009174:	4bac      	ldr	r3, [pc, #688]	; (8009428 <UART_SetConfig+0x2e8>)
 8009176:	4013      	ands	r3, r2
 8009178:	687a      	ldr	r2, [r7, #4]
 800917a:	6812      	ldr	r2, [r2, #0]
 800917c:	69f9      	ldr	r1, [r7, #28]
 800917e:	430b      	orrs	r3, r1
 8009180:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	685b      	ldr	r3, [r3, #4]
 8009188:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	68da      	ldr	r2, [r3, #12]
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	430a      	orrs	r2, r1
 8009196:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	699b      	ldr	r3, [r3, #24]
 800919c:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	4aa2      	ldr	r2, [pc, #648]	; (800942c <UART_SetConfig+0x2ec>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d004      	beq.n	80091b2 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	6a1b      	ldr	r3, [r3, #32]
 80091ac:	69fa      	ldr	r2, [r7, #28]
 80091ae:	4313      	orrs	r3, r2
 80091b0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	689b      	ldr	r3, [r3, #8]
 80091b8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	69fa      	ldr	r2, [r7, #28]
 80091c2:	430a      	orrs	r2, r1
 80091c4:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	4a99      	ldr	r2, [pc, #612]	; (8009430 <UART_SetConfig+0x2f0>)
 80091cc:	4293      	cmp	r3, r2
 80091ce:	d121      	bne.n	8009214 <UART_SetConfig+0xd4>
 80091d0:	4b98      	ldr	r3, [pc, #608]	; (8009434 <UART_SetConfig+0x2f4>)
 80091d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091d6:	f003 0303 	and.w	r3, r3, #3
 80091da:	2b03      	cmp	r3, #3
 80091dc:	d816      	bhi.n	800920c <UART_SetConfig+0xcc>
 80091de:	a201      	add	r2, pc, #4	; (adr r2, 80091e4 <UART_SetConfig+0xa4>)
 80091e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091e4:	080091f5 	.word	0x080091f5
 80091e8:	08009201 	.word	0x08009201
 80091ec:	080091fb 	.word	0x080091fb
 80091f0:	08009207 	.word	0x08009207
 80091f4:	2301      	movs	r3, #1
 80091f6:	76fb      	strb	r3, [r7, #27]
 80091f8:	e0e8      	b.n	80093cc <UART_SetConfig+0x28c>
 80091fa:	2302      	movs	r3, #2
 80091fc:	76fb      	strb	r3, [r7, #27]
 80091fe:	e0e5      	b.n	80093cc <UART_SetConfig+0x28c>
 8009200:	2304      	movs	r3, #4
 8009202:	76fb      	strb	r3, [r7, #27]
 8009204:	e0e2      	b.n	80093cc <UART_SetConfig+0x28c>
 8009206:	2308      	movs	r3, #8
 8009208:	76fb      	strb	r3, [r7, #27]
 800920a:	e0df      	b.n	80093cc <UART_SetConfig+0x28c>
 800920c:	2310      	movs	r3, #16
 800920e:	76fb      	strb	r3, [r7, #27]
 8009210:	bf00      	nop
 8009212:	e0db      	b.n	80093cc <UART_SetConfig+0x28c>
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	4a87      	ldr	r2, [pc, #540]	; (8009438 <UART_SetConfig+0x2f8>)
 800921a:	4293      	cmp	r3, r2
 800921c:	d134      	bne.n	8009288 <UART_SetConfig+0x148>
 800921e:	4b85      	ldr	r3, [pc, #532]	; (8009434 <UART_SetConfig+0x2f4>)
 8009220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009224:	f003 030c 	and.w	r3, r3, #12
 8009228:	2b0c      	cmp	r3, #12
 800922a:	d829      	bhi.n	8009280 <UART_SetConfig+0x140>
 800922c:	a201      	add	r2, pc, #4	; (adr r2, 8009234 <UART_SetConfig+0xf4>)
 800922e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009232:	bf00      	nop
 8009234:	08009269 	.word	0x08009269
 8009238:	08009281 	.word	0x08009281
 800923c:	08009281 	.word	0x08009281
 8009240:	08009281 	.word	0x08009281
 8009244:	08009275 	.word	0x08009275
 8009248:	08009281 	.word	0x08009281
 800924c:	08009281 	.word	0x08009281
 8009250:	08009281 	.word	0x08009281
 8009254:	0800926f 	.word	0x0800926f
 8009258:	08009281 	.word	0x08009281
 800925c:	08009281 	.word	0x08009281
 8009260:	08009281 	.word	0x08009281
 8009264:	0800927b 	.word	0x0800927b
 8009268:	2300      	movs	r3, #0
 800926a:	76fb      	strb	r3, [r7, #27]
 800926c:	e0ae      	b.n	80093cc <UART_SetConfig+0x28c>
 800926e:	2302      	movs	r3, #2
 8009270:	76fb      	strb	r3, [r7, #27]
 8009272:	e0ab      	b.n	80093cc <UART_SetConfig+0x28c>
 8009274:	2304      	movs	r3, #4
 8009276:	76fb      	strb	r3, [r7, #27]
 8009278:	e0a8      	b.n	80093cc <UART_SetConfig+0x28c>
 800927a:	2308      	movs	r3, #8
 800927c:	76fb      	strb	r3, [r7, #27]
 800927e:	e0a5      	b.n	80093cc <UART_SetConfig+0x28c>
 8009280:	2310      	movs	r3, #16
 8009282:	76fb      	strb	r3, [r7, #27]
 8009284:	bf00      	nop
 8009286:	e0a1      	b.n	80093cc <UART_SetConfig+0x28c>
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	4a6b      	ldr	r2, [pc, #428]	; (800943c <UART_SetConfig+0x2fc>)
 800928e:	4293      	cmp	r3, r2
 8009290:	d120      	bne.n	80092d4 <UART_SetConfig+0x194>
 8009292:	4b68      	ldr	r3, [pc, #416]	; (8009434 <UART_SetConfig+0x2f4>)
 8009294:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009298:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800929c:	2b10      	cmp	r3, #16
 800929e:	d00f      	beq.n	80092c0 <UART_SetConfig+0x180>
 80092a0:	2b10      	cmp	r3, #16
 80092a2:	d802      	bhi.n	80092aa <UART_SetConfig+0x16a>
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d005      	beq.n	80092b4 <UART_SetConfig+0x174>
 80092a8:	e010      	b.n	80092cc <UART_SetConfig+0x18c>
 80092aa:	2b20      	cmp	r3, #32
 80092ac:	d005      	beq.n	80092ba <UART_SetConfig+0x17a>
 80092ae:	2b30      	cmp	r3, #48	; 0x30
 80092b0:	d009      	beq.n	80092c6 <UART_SetConfig+0x186>
 80092b2:	e00b      	b.n	80092cc <UART_SetConfig+0x18c>
 80092b4:	2300      	movs	r3, #0
 80092b6:	76fb      	strb	r3, [r7, #27]
 80092b8:	e088      	b.n	80093cc <UART_SetConfig+0x28c>
 80092ba:	2302      	movs	r3, #2
 80092bc:	76fb      	strb	r3, [r7, #27]
 80092be:	e085      	b.n	80093cc <UART_SetConfig+0x28c>
 80092c0:	2304      	movs	r3, #4
 80092c2:	76fb      	strb	r3, [r7, #27]
 80092c4:	e082      	b.n	80093cc <UART_SetConfig+0x28c>
 80092c6:	2308      	movs	r3, #8
 80092c8:	76fb      	strb	r3, [r7, #27]
 80092ca:	e07f      	b.n	80093cc <UART_SetConfig+0x28c>
 80092cc:	2310      	movs	r3, #16
 80092ce:	76fb      	strb	r3, [r7, #27]
 80092d0:	bf00      	nop
 80092d2:	e07b      	b.n	80093cc <UART_SetConfig+0x28c>
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	4a59      	ldr	r2, [pc, #356]	; (8009440 <UART_SetConfig+0x300>)
 80092da:	4293      	cmp	r3, r2
 80092dc:	d120      	bne.n	8009320 <UART_SetConfig+0x1e0>
 80092de:	4b55      	ldr	r3, [pc, #340]	; (8009434 <UART_SetConfig+0x2f4>)
 80092e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092e4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80092e8:	2b40      	cmp	r3, #64	; 0x40
 80092ea:	d00f      	beq.n	800930c <UART_SetConfig+0x1cc>
 80092ec:	2b40      	cmp	r3, #64	; 0x40
 80092ee:	d802      	bhi.n	80092f6 <UART_SetConfig+0x1b6>
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d005      	beq.n	8009300 <UART_SetConfig+0x1c0>
 80092f4:	e010      	b.n	8009318 <UART_SetConfig+0x1d8>
 80092f6:	2b80      	cmp	r3, #128	; 0x80
 80092f8:	d005      	beq.n	8009306 <UART_SetConfig+0x1c6>
 80092fa:	2bc0      	cmp	r3, #192	; 0xc0
 80092fc:	d009      	beq.n	8009312 <UART_SetConfig+0x1d2>
 80092fe:	e00b      	b.n	8009318 <UART_SetConfig+0x1d8>
 8009300:	2300      	movs	r3, #0
 8009302:	76fb      	strb	r3, [r7, #27]
 8009304:	e062      	b.n	80093cc <UART_SetConfig+0x28c>
 8009306:	2302      	movs	r3, #2
 8009308:	76fb      	strb	r3, [r7, #27]
 800930a:	e05f      	b.n	80093cc <UART_SetConfig+0x28c>
 800930c:	2304      	movs	r3, #4
 800930e:	76fb      	strb	r3, [r7, #27]
 8009310:	e05c      	b.n	80093cc <UART_SetConfig+0x28c>
 8009312:	2308      	movs	r3, #8
 8009314:	76fb      	strb	r3, [r7, #27]
 8009316:	e059      	b.n	80093cc <UART_SetConfig+0x28c>
 8009318:	2310      	movs	r3, #16
 800931a:	76fb      	strb	r3, [r7, #27]
 800931c:	bf00      	nop
 800931e:	e055      	b.n	80093cc <UART_SetConfig+0x28c>
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	4a47      	ldr	r2, [pc, #284]	; (8009444 <UART_SetConfig+0x304>)
 8009326:	4293      	cmp	r3, r2
 8009328:	d124      	bne.n	8009374 <UART_SetConfig+0x234>
 800932a:	4b42      	ldr	r3, [pc, #264]	; (8009434 <UART_SetConfig+0x2f4>)
 800932c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009330:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009334:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009338:	d012      	beq.n	8009360 <UART_SetConfig+0x220>
 800933a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800933e:	d802      	bhi.n	8009346 <UART_SetConfig+0x206>
 8009340:	2b00      	cmp	r3, #0
 8009342:	d007      	beq.n	8009354 <UART_SetConfig+0x214>
 8009344:	e012      	b.n	800936c <UART_SetConfig+0x22c>
 8009346:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800934a:	d006      	beq.n	800935a <UART_SetConfig+0x21a>
 800934c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009350:	d009      	beq.n	8009366 <UART_SetConfig+0x226>
 8009352:	e00b      	b.n	800936c <UART_SetConfig+0x22c>
 8009354:	2300      	movs	r3, #0
 8009356:	76fb      	strb	r3, [r7, #27]
 8009358:	e038      	b.n	80093cc <UART_SetConfig+0x28c>
 800935a:	2302      	movs	r3, #2
 800935c:	76fb      	strb	r3, [r7, #27]
 800935e:	e035      	b.n	80093cc <UART_SetConfig+0x28c>
 8009360:	2304      	movs	r3, #4
 8009362:	76fb      	strb	r3, [r7, #27]
 8009364:	e032      	b.n	80093cc <UART_SetConfig+0x28c>
 8009366:	2308      	movs	r3, #8
 8009368:	76fb      	strb	r3, [r7, #27]
 800936a:	e02f      	b.n	80093cc <UART_SetConfig+0x28c>
 800936c:	2310      	movs	r3, #16
 800936e:	76fb      	strb	r3, [r7, #27]
 8009370:	bf00      	nop
 8009372:	e02b      	b.n	80093cc <UART_SetConfig+0x28c>
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	4a2c      	ldr	r2, [pc, #176]	; (800942c <UART_SetConfig+0x2ec>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d124      	bne.n	80093c8 <UART_SetConfig+0x288>
 800937e:	4b2d      	ldr	r3, [pc, #180]	; (8009434 <UART_SetConfig+0x2f4>)
 8009380:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009384:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009388:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800938c:	d012      	beq.n	80093b4 <UART_SetConfig+0x274>
 800938e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009392:	d802      	bhi.n	800939a <UART_SetConfig+0x25a>
 8009394:	2b00      	cmp	r3, #0
 8009396:	d007      	beq.n	80093a8 <UART_SetConfig+0x268>
 8009398:	e012      	b.n	80093c0 <UART_SetConfig+0x280>
 800939a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800939e:	d006      	beq.n	80093ae <UART_SetConfig+0x26e>
 80093a0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80093a4:	d009      	beq.n	80093ba <UART_SetConfig+0x27a>
 80093a6:	e00b      	b.n	80093c0 <UART_SetConfig+0x280>
 80093a8:	2300      	movs	r3, #0
 80093aa:	76fb      	strb	r3, [r7, #27]
 80093ac:	e00e      	b.n	80093cc <UART_SetConfig+0x28c>
 80093ae:	2302      	movs	r3, #2
 80093b0:	76fb      	strb	r3, [r7, #27]
 80093b2:	e00b      	b.n	80093cc <UART_SetConfig+0x28c>
 80093b4:	2304      	movs	r3, #4
 80093b6:	76fb      	strb	r3, [r7, #27]
 80093b8:	e008      	b.n	80093cc <UART_SetConfig+0x28c>
 80093ba:	2308      	movs	r3, #8
 80093bc:	76fb      	strb	r3, [r7, #27]
 80093be:	e005      	b.n	80093cc <UART_SetConfig+0x28c>
 80093c0:	2310      	movs	r3, #16
 80093c2:	76fb      	strb	r3, [r7, #27]
 80093c4:	bf00      	nop
 80093c6:	e001      	b.n	80093cc <UART_SetConfig+0x28c>
 80093c8:	2310      	movs	r3, #16
 80093ca:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	4a16      	ldr	r2, [pc, #88]	; (800942c <UART_SetConfig+0x2ec>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	f040 80fa 	bne.w	80095cc <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80093d8:	7efb      	ldrb	r3, [r7, #27]
 80093da:	2b08      	cmp	r3, #8
 80093dc:	d836      	bhi.n	800944c <UART_SetConfig+0x30c>
 80093de:	a201      	add	r2, pc, #4	; (adr r2, 80093e4 <UART_SetConfig+0x2a4>)
 80093e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093e4:	08009409 	.word	0x08009409
 80093e8:	0800944d 	.word	0x0800944d
 80093ec:	08009411 	.word	0x08009411
 80093f0:	0800944d 	.word	0x0800944d
 80093f4:	08009417 	.word	0x08009417
 80093f8:	0800944d 	.word	0x0800944d
 80093fc:	0800944d 	.word	0x0800944d
 8009400:	0800944d 	.word	0x0800944d
 8009404:	0800941f 	.word	0x0800941f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8009408:	f7fd feec 	bl	80071e4 <HAL_RCC_GetPCLK1Freq>
 800940c:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800940e:	e020      	b.n	8009452 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8009410:	4b0d      	ldr	r3, [pc, #52]	; (8009448 <UART_SetConfig+0x308>)
 8009412:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009414:	e01d      	b.n	8009452 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8009416:	f7fd fe4f 	bl	80070b8 <HAL_RCC_GetSysClockFreq>
 800941a:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800941c:	e019      	b.n	8009452 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800941e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009422:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009424:	e015      	b.n	8009452 <UART_SetConfig+0x312>
 8009426:	bf00      	nop
 8009428:	efff69f3 	.word	0xefff69f3
 800942c:	40008000 	.word	0x40008000
 8009430:	40013800 	.word	0x40013800
 8009434:	40021000 	.word	0x40021000
 8009438:	40004400 	.word	0x40004400
 800943c:	40004800 	.word	0x40004800
 8009440:	40004c00 	.word	0x40004c00
 8009444:	40005000 	.word	0x40005000
 8009448:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800944c:	2301      	movs	r3, #1
 800944e:	74fb      	strb	r3, [r7, #19]
        break;
 8009450:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	2b00      	cmp	r3, #0
 8009456:	f000 81ac 	beq.w	80097b2 <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	685a      	ldr	r2, [r3, #4]
 800945e:	4613      	mov	r3, r2
 8009460:	005b      	lsls	r3, r3, #1
 8009462:	4413      	add	r3, r2
 8009464:	68fa      	ldr	r2, [r7, #12]
 8009466:	429a      	cmp	r2, r3
 8009468:	d305      	bcc.n	8009476 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	685b      	ldr	r3, [r3, #4]
 800946e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009470:	68fa      	ldr	r2, [r7, #12]
 8009472:	429a      	cmp	r2, r3
 8009474:	d902      	bls.n	800947c <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8009476:	2301      	movs	r3, #1
 8009478:	74fb      	strb	r3, [r7, #19]
 800947a:	e19a      	b.n	80097b2 <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 800947c:	7efb      	ldrb	r3, [r7, #27]
 800947e:	2b08      	cmp	r3, #8
 8009480:	f200 8091 	bhi.w	80095a6 <UART_SetConfig+0x466>
 8009484:	a201      	add	r2, pc, #4	; (adr r2, 800948c <UART_SetConfig+0x34c>)
 8009486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800948a:	bf00      	nop
 800948c:	080094b1 	.word	0x080094b1
 8009490:	080095a7 	.word	0x080095a7
 8009494:	080094fd 	.word	0x080094fd
 8009498:	080095a7 	.word	0x080095a7
 800949c:	08009531 	.word	0x08009531
 80094a0:	080095a7 	.word	0x080095a7
 80094a4:	080095a7 	.word	0x080095a7
 80094a8:	080095a7 	.word	0x080095a7
 80094ac:	0800957d 	.word	0x0800957d
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80094b0:	f7fd fe98 	bl	80071e4 <HAL_RCC_GetPCLK1Freq>
 80094b4:	4603      	mov	r3, r0
 80094b6:	4619      	mov	r1, r3
 80094b8:	f04f 0200 	mov.w	r2, #0
 80094bc:	f04f 0300 	mov.w	r3, #0
 80094c0:	f04f 0400 	mov.w	r4, #0
 80094c4:	0214      	lsls	r4, r2, #8
 80094c6:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80094ca:	020b      	lsls	r3, r1, #8
 80094cc:	687a      	ldr	r2, [r7, #4]
 80094ce:	6852      	ldr	r2, [r2, #4]
 80094d0:	0852      	lsrs	r2, r2, #1
 80094d2:	4611      	mov	r1, r2
 80094d4:	f04f 0200 	mov.w	r2, #0
 80094d8:	eb13 0b01 	adds.w	fp, r3, r1
 80094dc:	eb44 0c02 	adc.w	ip, r4, r2
 80094e0:	4658      	mov	r0, fp
 80094e2:	4661      	mov	r1, ip
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	685b      	ldr	r3, [r3, #4]
 80094e8:	f04f 0400 	mov.w	r4, #0
 80094ec:	461a      	mov	r2, r3
 80094ee:	4623      	mov	r3, r4
 80094f0:	f7f7 fae8 	bl	8000ac4 <__aeabi_uldivmod>
 80094f4:	4603      	mov	r3, r0
 80094f6:	460c      	mov	r4, r1
 80094f8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80094fa:	e057      	b.n	80095ac <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	685b      	ldr	r3, [r3, #4]
 8009500:	085b      	lsrs	r3, r3, #1
 8009502:	f04f 0400 	mov.w	r4, #0
 8009506:	49b1      	ldr	r1, [pc, #708]	; (80097cc <UART_SetConfig+0x68c>)
 8009508:	f04f 0200 	mov.w	r2, #0
 800950c:	eb13 0b01 	adds.w	fp, r3, r1
 8009510:	eb44 0c02 	adc.w	ip, r4, r2
 8009514:	4658      	mov	r0, fp
 8009516:	4661      	mov	r1, ip
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	685b      	ldr	r3, [r3, #4]
 800951c:	f04f 0400 	mov.w	r4, #0
 8009520:	461a      	mov	r2, r3
 8009522:	4623      	mov	r3, r4
 8009524:	f7f7 face 	bl	8000ac4 <__aeabi_uldivmod>
 8009528:	4603      	mov	r3, r0
 800952a:	460c      	mov	r4, r1
 800952c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800952e:	e03d      	b.n	80095ac <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009530:	f7fd fdc2 	bl	80070b8 <HAL_RCC_GetSysClockFreq>
 8009534:	4603      	mov	r3, r0
 8009536:	4619      	mov	r1, r3
 8009538:	f04f 0200 	mov.w	r2, #0
 800953c:	f04f 0300 	mov.w	r3, #0
 8009540:	f04f 0400 	mov.w	r4, #0
 8009544:	0214      	lsls	r4, r2, #8
 8009546:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800954a:	020b      	lsls	r3, r1, #8
 800954c:	687a      	ldr	r2, [r7, #4]
 800954e:	6852      	ldr	r2, [r2, #4]
 8009550:	0852      	lsrs	r2, r2, #1
 8009552:	4611      	mov	r1, r2
 8009554:	f04f 0200 	mov.w	r2, #0
 8009558:	eb13 0b01 	adds.w	fp, r3, r1
 800955c:	eb44 0c02 	adc.w	ip, r4, r2
 8009560:	4658      	mov	r0, fp
 8009562:	4661      	mov	r1, ip
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	685b      	ldr	r3, [r3, #4]
 8009568:	f04f 0400 	mov.w	r4, #0
 800956c:	461a      	mov	r2, r3
 800956e:	4623      	mov	r3, r4
 8009570:	f7f7 faa8 	bl	8000ac4 <__aeabi_uldivmod>
 8009574:	4603      	mov	r3, r0
 8009576:	460c      	mov	r4, r1
 8009578:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800957a:	e017      	b.n	80095ac <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	685b      	ldr	r3, [r3, #4]
 8009580:	085b      	lsrs	r3, r3, #1
 8009582:	f04f 0400 	mov.w	r4, #0
 8009586:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 800958a:	f144 0100 	adc.w	r1, r4, #0
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	685b      	ldr	r3, [r3, #4]
 8009592:	f04f 0400 	mov.w	r4, #0
 8009596:	461a      	mov	r2, r3
 8009598:	4623      	mov	r3, r4
 800959a:	f7f7 fa93 	bl	8000ac4 <__aeabi_uldivmod>
 800959e:	4603      	mov	r3, r0
 80095a0:	460c      	mov	r4, r1
 80095a2:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80095a4:	e002      	b.n	80095ac <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 80095a6:	2301      	movs	r3, #1
 80095a8:	74fb      	strb	r3, [r7, #19]
            break;
 80095aa:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80095ac:	697b      	ldr	r3, [r7, #20]
 80095ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80095b2:	d308      	bcc.n	80095c6 <UART_SetConfig+0x486>
 80095b4:	697b      	ldr	r3, [r7, #20]
 80095b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80095ba:	d204      	bcs.n	80095c6 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	697a      	ldr	r2, [r7, #20]
 80095c2:	60da      	str	r2, [r3, #12]
 80095c4:	e0f5      	b.n	80097b2 <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 80095c6:	2301      	movs	r3, #1
 80095c8:	74fb      	strb	r3, [r7, #19]
 80095ca:	e0f2      	b.n	80097b2 <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	69db      	ldr	r3, [r3, #28]
 80095d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80095d4:	d17f      	bne.n	80096d6 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 80095d6:	7efb      	ldrb	r3, [r7, #27]
 80095d8:	2b08      	cmp	r3, #8
 80095da:	d85c      	bhi.n	8009696 <UART_SetConfig+0x556>
 80095dc:	a201      	add	r2, pc, #4	; (adr r2, 80095e4 <UART_SetConfig+0x4a4>)
 80095de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095e2:	bf00      	nop
 80095e4:	08009609 	.word	0x08009609
 80095e8:	08009627 	.word	0x08009627
 80095ec:	08009645 	.word	0x08009645
 80095f0:	08009697 	.word	0x08009697
 80095f4:	08009661 	.word	0x08009661
 80095f8:	08009697 	.word	0x08009697
 80095fc:	08009697 	.word	0x08009697
 8009600:	08009697 	.word	0x08009697
 8009604:	0800967f 	.word	0x0800967f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009608:	f7fd fdec 	bl	80071e4 <HAL_RCC_GetPCLK1Freq>
 800960c:	4603      	mov	r3, r0
 800960e:	005a      	lsls	r2, r3, #1
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	685b      	ldr	r3, [r3, #4]
 8009614:	085b      	lsrs	r3, r3, #1
 8009616:	441a      	add	r2, r3
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	685b      	ldr	r3, [r3, #4]
 800961c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009620:	b29b      	uxth	r3, r3
 8009622:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009624:	e03a      	b.n	800969c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8009626:	f7fd fdf3 	bl	8007210 <HAL_RCC_GetPCLK2Freq>
 800962a:	4603      	mov	r3, r0
 800962c:	005a      	lsls	r2, r3, #1
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	685b      	ldr	r3, [r3, #4]
 8009632:	085b      	lsrs	r3, r3, #1
 8009634:	441a      	add	r2, r3
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	685b      	ldr	r3, [r3, #4]
 800963a:	fbb2 f3f3 	udiv	r3, r2, r3
 800963e:	b29b      	uxth	r3, r3
 8009640:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009642:	e02b      	b.n	800969c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	685b      	ldr	r3, [r3, #4]
 8009648:	085b      	lsrs	r3, r3, #1
 800964a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800964e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8009652:	687a      	ldr	r2, [r7, #4]
 8009654:	6852      	ldr	r2, [r2, #4]
 8009656:	fbb3 f3f2 	udiv	r3, r3, r2
 800965a:	b29b      	uxth	r3, r3
 800965c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800965e:	e01d      	b.n	800969c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009660:	f7fd fd2a 	bl	80070b8 <HAL_RCC_GetSysClockFreq>
 8009664:	4603      	mov	r3, r0
 8009666:	005a      	lsls	r2, r3, #1
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	685b      	ldr	r3, [r3, #4]
 800966c:	085b      	lsrs	r3, r3, #1
 800966e:	441a      	add	r2, r3
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	685b      	ldr	r3, [r3, #4]
 8009674:	fbb2 f3f3 	udiv	r3, r2, r3
 8009678:	b29b      	uxth	r3, r3
 800967a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800967c:	e00e      	b.n	800969c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	685b      	ldr	r3, [r3, #4]
 8009682:	085b      	lsrs	r3, r3, #1
 8009684:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	685b      	ldr	r3, [r3, #4]
 800968c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009690:	b29b      	uxth	r3, r3
 8009692:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009694:	e002      	b.n	800969c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8009696:	2301      	movs	r3, #1
 8009698:	74fb      	strb	r3, [r7, #19]
        break;
 800969a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800969c:	697b      	ldr	r3, [r7, #20]
 800969e:	2b0f      	cmp	r3, #15
 80096a0:	d916      	bls.n	80096d0 <UART_SetConfig+0x590>
 80096a2:	697b      	ldr	r3, [r7, #20]
 80096a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80096a8:	d212      	bcs.n	80096d0 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80096aa:	697b      	ldr	r3, [r7, #20]
 80096ac:	b29b      	uxth	r3, r3
 80096ae:	f023 030f 	bic.w	r3, r3, #15
 80096b2:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80096b4:	697b      	ldr	r3, [r7, #20]
 80096b6:	085b      	lsrs	r3, r3, #1
 80096b8:	b29b      	uxth	r3, r3
 80096ba:	f003 0307 	and.w	r3, r3, #7
 80096be:	b29a      	uxth	r2, r3
 80096c0:	897b      	ldrh	r3, [r7, #10]
 80096c2:	4313      	orrs	r3, r2
 80096c4:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	897a      	ldrh	r2, [r7, #10]
 80096cc:	60da      	str	r2, [r3, #12]
 80096ce:	e070      	b.n	80097b2 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 80096d0:	2301      	movs	r3, #1
 80096d2:	74fb      	strb	r3, [r7, #19]
 80096d4:	e06d      	b.n	80097b2 <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 80096d6:	7efb      	ldrb	r3, [r7, #27]
 80096d8:	2b08      	cmp	r3, #8
 80096da:	d859      	bhi.n	8009790 <UART_SetConfig+0x650>
 80096dc:	a201      	add	r2, pc, #4	; (adr r2, 80096e4 <UART_SetConfig+0x5a4>)
 80096de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096e2:	bf00      	nop
 80096e4:	08009709 	.word	0x08009709
 80096e8:	08009725 	.word	0x08009725
 80096ec:	08009741 	.word	0x08009741
 80096f0:	08009791 	.word	0x08009791
 80096f4:	0800975d 	.word	0x0800975d
 80096f8:	08009791 	.word	0x08009791
 80096fc:	08009791 	.word	0x08009791
 8009700:	08009791 	.word	0x08009791
 8009704:	08009779 	.word	0x08009779
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009708:	f7fd fd6c 	bl	80071e4 <HAL_RCC_GetPCLK1Freq>
 800970c:	4602      	mov	r2, r0
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	685b      	ldr	r3, [r3, #4]
 8009712:	085b      	lsrs	r3, r3, #1
 8009714:	441a      	add	r2, r3
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	685b      	ldr	r3, [r3, #4]
 800971a:	fbb2 f3f3 	udiv	r3, r2, r3
 800971e:	b29b      	uxth	r3, r3
 8009720:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009722:	e038      	b.n	8009796 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8009724:	f7fd fd74 	bl	8007210 <HAL_RCC_GetPCLK2Freq>
 8009728:	4602      	mov	r2, r0
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	685b      	ldr	r3, [r3, #4]
 800972e:	085b      	lsrs	r3, r3, #1
 8009730:	441a      	add	r2, r3
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	685b      	ldr	r3, [r3, #4]
 8009736:	fbb2 f3f3 	udiv	r3, r2, r3
 800973a:	b29b      	uxth	r3, r3
 800973c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800973e:	e02a      	b.n	8009796 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	685b      	ldr	r3, [r3, #4]
 8009744:	085b      	lsrs	r3, r3, #1
 8009746:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800974a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800974e:	687a      	ldr	r2, [r7, #4]
 8009750:	6852      	ldr	r2, [r2, #4]
 8009752:	fbb3 f3f2 	udiv	r3, r3, r2
 8009756:	b29b      	uxth	r3, r3
 8009758:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800975a:	e01c      	b.n	8009796 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800975c:	f7fd fcac 	bl	80070b8 <HAL_RCC_GetSysClockFreq>
 8009760:	4602      	mov	r2, r0
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	685b      	ldr	r3, [r3, #4]
 8009766:	085b      	lsrs	r3, r3, #1
 8009768:	441a      	add	r2, r3
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	685b      	ldr	r3, [r3, #4]
 800976e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009772:	b29b      	uxth	r3, r3
 8009774:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009776:	e00e      	b.n	8009796 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	685b      	ldr	r3, [r3, #4]
 800977c:	085b      	lsrs	r3, r3, #1
 800977e:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	685b      	ldr	r3, [r3, #4]
 8009786:	fbb2 f3f3 	udiv	r3, r2, r3
 800978a:	b29b      	uxth	r3, r3
 800978c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800978e:	e002      	b.n	8009796 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8009790:	2301      	movs	r3, #1
 8009792:	74fb      	strb	r3, [r7, #19]
        break;
 8009794:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009796:	697b      	ldr	r3, [r7, #20]
 8009798:	2b0f      	cmp	r3, #15
 800979a:	d908      	bls.n	80097ae <UART_SetConfig+0x66e>
 800979c:	697b      	ldr	r3, [r7, #20]
 800979e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80097a2:	d204      	bcs.n	80097ae <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	697a      	ldr	r2, [r7, #20]
 80097aa:	60da      	str	r2, [r3, #12]
 80097ac:	e001      	b.n	80097b2 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 80097ae:	2301      	movs	r3, #1
 80097b0:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2200      	movs	r2, #0
 80097b6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	2200      	movs	r2, #0
 80097bc:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80097be:	7cfb      	ldrb	r3, [r7, #19]
}
 80097c0:	4618      	mov	r0, r3
 80097c2:	3720      	adds	r7, #32
 80097c4:	46bd      	mov	sp, r7
 80097c6:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80097ca:	bf00      	nop
 80097cc:	f4240000 	.word	0xf4240000

080097d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80097d0:	b480      	push	{r7}
 80097d2:	b083      	sub	sp, #12
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097dc:	f003 0301 	and.w	r3, r3, #1
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d00a      	beq.n	80097fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	685b      	ldr	r3, [r3, #4]
 80097ea:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	430a      	orrs	r2, r1
 80097f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097fe:	f003 0302 	and.w	r3, r3, #2
 8009802:	2b00      	cmp	r3, #0
 8009804:	d00a      	beq.n	800981c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	685b      	ldr	r3, [r3, #4]
 800980c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	430a      	orrs	r2, r1
 800981a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009820:	f003 0304 	and.w	r3, r3, #4
 8009824:	2b00      	cmp	r3, #0
 8009826:	d00a      	beq.n	800983e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	685b      	ldr	r3, [r3, #4]
 800982e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	430a      	orrs	r2, r1
 800983c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009842:	f003 0308 	and.w	r3, r3, #8
 8009846:	2b00      	cmp	r3, #0
 8009848:	d00a      	beq.n	8009860 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	685b      	ldr	r3, [r3, #4]
 8009850:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	430a      	orrs	r2, r1
 800985e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009864:	f003 0310 	and.w	r3, r3, #16
 8009868:	2b00      	cmp	r3, #0
 800986a:	d00a      	beq.n	8009882 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	689b      	ldr	r3, [r3, #8]
 8009872:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	430a      	orrs	r2, r1
 8009880:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009886:	f003 0320 	and.w	r3, r3, #32
 800988a:	2b00      	cmp	r3, #0
 800988c:	d00a      	beq.n	80098a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	689b      	ldr	r3, [r3, #8]
 8009894:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	430a      	orrs	r2, r1
 80098a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d01a      	beq.n	80098e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	685b      	ldr	r3, [r3, #4]
 80098b6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	430a      	orrs	r2, r1
 80098c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80098ce:	d10a      	bne.n	80098e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	685b      	ldr	r3, [r3, #4]
 80098d6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	430a      	orrs	r2, r1
 80098e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d00a      	beq.n	8009908 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	685b      	ldr	r3, [r3, #4]
 80098f8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	430a      	orrs	r2, r1
 8009906:	605a      	str	r2, [r3, #4]
  }
}
 8009908:	bf00      	nop
 800990a:	370c      	adds	r7, #12
 800990c:	46bd      	mov	sp, r7
 800990e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009912:	4770      	bx	lr

08009914 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b086      	sub	sp, #24
 8009918:	af02      	add	r7, sp, #8
 800991a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2200      	movs	r2, #0
 8009920:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8009922:	f7f9 fc9d 	bl	8003260 <HAL_GetTick>
 8009926:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f003 0308 	and.w	r3, r3, #8
 8009932:	2b08      	cmp	r3, #8
 8009934:	d10e      	bne.n	8009954 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009936:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800993a:	9300      	str	r3, [sp, #0]
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	2200      	movs	r2, #0
 8009940:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f000 f82a 	bl	800999e <UART_WaitOnFlagUntilTimeout>
 800994a:	4603      	mov	r3, r0
 800994c:	2b00      	cmp	r3, #0
 800994e:	d001      	beq.n	8009954 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009950:	2303      	movs	r3, #3
 8009952:	e020      	b.n	8009996 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	f003 0304 	and.w	r3, r3, #4
 800995e:	2b04      	cmp	r3, #4
 8009960:	d10e      	bne.n	8009980 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009962:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009966:	9300      	str	r3, [sp, #0]
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	2200      	movs	r2, #0
 800996c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f000 f814 	bl	800999e <UART_WaitOnFlagUntilTimeout>
 8009976:	4603      	mov	r3, r0
 8009978:	2b00      	cmp	r3, #0
 800997a:	d001      	beq.n	8009980 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800997c:	2303      	movs	r3, #3
 800997e:	e00a      	b.n	8009996 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2220      	movs	r2, #32
 8009984:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2220      	movs	r2, #32
 800998a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2200      	movs	r2, #0
 8009990:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8009994:	2300      	movs	r3, #0
}
 8009996:	4618      	mov	r0, r3
 8009998:	3710      	adds	r7, #16
 800999a:	46bd      	mov	sp, r7
 800999c:	bd80      	pop	{r7, pc}

0800999e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800999e:	b580      	push	{r7, lr}
 80099a0:	b084      	sub	sp, #16
 80099a2:	af00      	add	r7, sp, #0
 80099a4:	60f8      	str	r0, [r7, #12]
 80099a6:	60b9      	str	r1, [r7, #8]
 80099a8:	603b      	str	r3, [r7, #0]
 80099aa:	4613      	mov	r3, r2
 80099ac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099ae:	e02a      	b.n	8009a06 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80099b0:	69bb      	ldr	r3, [r7, #24]
 80099b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099b6:	d026      	beq.n	8009a06 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80099b8:	f7f9 fc52 	bl	8003260 <HAL_GetTick>
 80099bc:	4602      	mov	r2, r0
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	1ad3      	subs	r3, r2, r3
 80099c2:	69ba      	ldr	r2, [r7, #24]
 80099c4:	429a      	cmp	r2, r3
 80099c6:	d302      	bcc.n	80099ce <UART_WaitOnFlagUntilTimeout+0x30>
 80099c8:	69bb      	ldr	r3, [r7, #24]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d11b      	bne.n	8009a06 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	681a      	ldr	r2, [r3, #0]
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80099dc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	689a      	ldr	r2, [r3, #8]
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f022 0201 	bic.w	r2, r2, #1
 80099ec:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	2220      	movs	r2, #32
 80099f2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	2220      	movs	r2, #32
 80099f8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	2200      	movs	r2, #0
 80099fe:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8009a02:	2303      	movs	r3, #3
 8009a04:	e00f      	b.n	8009a26 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	69da      	ldr	r2, [r3, #28]
 8009a0c:	68bb      	ldr	r3, [r7, #8]
 8009a0e:	4013      	ands	r3, r2
 8009a10:	68ba      	ldr	r2, [r7, #8]
 8009a12:	429a      	cmp	r2, r3
 8009a14:	bf0c      	ite	eq
 8009a16:	2301      	moveq	r3, #1
 8009a18:	2300      	movne	r3, #0
 8009a1a:	b2db      	uxtb	r3, r3
 8009a1c:	461a      	mov	r2, r3
 8009a1e:	79fb      	ldrb	r3, [r7, #7]
 8009a20:	429a      	cmp	r2, r3
 8009a22:	d0c5      	beq.n	80099b0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009a24:	2300      	movs	r3, #0
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	3710      	adds	r7, #16
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bd80      	pop	{r7, pc}

08009a2e <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009a2e:	b084      	sub	sp, #16
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b084      	sub	sp, #16
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
 8009a38:	f107 001c 	add.w	r0, r7, #28
 8009a3c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a42:	2b01      	cmp	r3, #1
 8009a44:	d122      	bne.n	8009a8c <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a4a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	68db      	ldr	r3, [r3, #12]
 8009a56:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009a5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009a5e:	687a      	ldr	r2, [r7, #4]
 8009a60:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	68db      	ldr	r3, [r3, #12]
 8009a66:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009a6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a70:	2b01      	cmp	r3, #1
 8009a72:	d105      	bne.n	8009a80 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	68db      	ldr	r3, [r3, #12]
 8009a78:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8009a80:	6878      	ldr	r0, [r7, #4]
 8009a82:	f000 f937 	bl	8009cf4 <USB_CoreReset>
 8009a86:	4603      	mov	r3, r0
 8009a88:	73fb      	strb	r3, [r7, #15]
 8009a8a:	e01a      	b.n	8009ac2 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	68db      	ldr	r3, [r3, #12]
 8009a90:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8009a98:	6878      	ldr	r0, [r7, #4]
 8009a9a:	f000 f92b 	bl	8009cf4 <USB_CoreReset>
 8009a9e:	4603      	mov	r3, r0
 8009aa0:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009aa2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d106      	bne.n	8009ab6 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aac:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	639a      	str	r2, [r3, #56]	; 0x38
 8009ab4:	e005      	b.n	8009ac2 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aba:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 8009ac2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	3710      	adds	r7, #16
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009ace:	b004      	add	sp, #16
 8009ad0:	4770      	bx	lr

08009ad2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009ad2:	b480      	push	{r7}
 8009ad4:	b083      	sub	sp, #12
 8009ad6:	af00      	add	r7, sp, #0
 8009ad8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	689b      	ldr	r3, [r3, #8]
 8009ade:	f043 0201 	orr.w	r2, r3, #1
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009ae6:	2300      	movs	r3, #0
}
 8009ae8:	4618      	mov	r0, r3
 8009aea:	370c      	adds	r7, #12
 8009aec:	46bd      	mov	sp, r7
 8009aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af2:	4770      	bx	lr

08009af4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009af4:	b480      	push	{r7}
 8009af6:	b083      	sub	sp, #12
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	689b      	ldr	r3, [r3, #8]
 8009b00:	f023 0201 	bic.w	r2, r3, #1
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009b08:	2300      	movs	r3, #0
}
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	370c      	adds	r7, #12
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b14:	4770      	bx	lr

08009b16 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8009b16:	b580      	push	{r7, lr}
 8009b18:	b082      	sub	sp, #8
 8009b1a:	af00      	add	r7, sp, #0
 8009b1c:	6078      	str	r0, [r7, #4]
 8009b1e:	460b      	mov	r3, r1
 8009b20:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	68db      	ldr	r3, [r3, #12]
 8009b26:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009b2e:	78fb      	ldrb	r3, [r7, #3]
 8009b30:	2b01      	cmp	r3, #1
 8009b32:	d106      	bne.n	8009b42 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	68db      	ldr	r3, [r3, #12]
 8009b38:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	60da      	str	r2, [r3, #12]
 8009b40:	e00b      	b.n	8009b5a <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8009b42:	78fb      	ldrb	r3, [r7, #3]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d106      	bne.n	8009b56 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	68db      	ldr	r3, [r3, #12]
 8009b4c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	60da      	str	r2, [r3, #12]
 8009b54:	e001      	b.n	8009b5a <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8009b56:	2301      	movs	r3, #1
 8009b58:	e003      	b.n	8009b62 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8009b5a:	2032      	movs	r0, #50	; 0x32
 8009b5c:	f7f9 fb8c 	bl	8003278 <HAL_Delay>

  return HAL_OK;
 8009b60:	2300      	movs	r3, #0
}
 8009b62:	4618      	mov	r0, r3
 8009b64:	3708      	adds	r7, #8
 8009b66:	46bd      	mov	sp, r7
 8009b68:	bd80      	pop	{r7, pc}
	...

08009b6c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009b6c:	b480      	push	{r7}
 8009b6e:	b085      	sub	sp, #20
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
 8009b74:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8009b76:	2300      	movs	r3, #0
 8009b78:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	019b      	lsls	r3, r3, #6
 8009b7e:	f043 0220 	orr.w	r2, r3, #32
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	3301      	adds	r3, #1
 8009b8a:	60fb      	str	r3, [r7, #12]
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	4a09      	ldr	r2, [pc, #36]	; (8009bb4 <USB_FlushTxFifo+0x48>)
 8009b90:	4293      	cmp	r3, r2
 8009b92:	d901      	bls.n	8009b98 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8009b94:	2303      	movs	r3, #3
 8009b96:	e006      	b.n	8009ba6 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	691b      	ldr	r3, [r3, #16]
 8009b9c:	f003 0320 	and.w	r3, r3, #32
 8009ba0:	2b20      	cmp	r3, #32
 8009ba2:	d0f0      	beq.n	8009b86 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8009ba4:	2300      	movs	r3, #0
}
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	3714      	adds	r7, #20
 8009baa:	46bd      	mov	sp, r7
 8009bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb0:	4770      	bx	lr
 8009bb2:	bf00      	nop
 8009bb4:	00030d40 	.word	0x00030d40

08009bb8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b085      	sub	sp, #20
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2210      	movs	r2, #16
 8009bc8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	3301      	adds	r3, #1
 8009bce:	60fb      	str	r3, [r7, #12]
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	4a09      	ldr	r2, [pc, #36]	; (8009bf8 <USB_FlushRxFifo+0x40>)
 8009bd4:	4293      	cmp	r3, r2
 8009bd6:	d901      	bls.n	8009bdc <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8009bd8:	2303      	movs	r3, #3
 8009bda:	e006      	b.n	8009bea <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	691b      	ldr	r3, [r3, #16]
 8009be0:	f003 0310 	and.w	r3, r3, #16
 8009be4:	2b10      	cmp	r3, #16
 8009be6:	d0f0      	beq.n	8009bca <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8009be8:	2300      	movs	r3, #0
}
 8009bea:	4618      	mov	r0, r3
 8009bec:	3714      	adds	r7, #20
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf4:	4770      	bx	lr
 8009bf6:	bf00      	nop
 8009bf8:	00030d40 	.word	0x00030d40

08009bfc <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 8009bfc:	b480      	push	{r7}
 8009bfe:	b089      	sub	sp, #36	; 0x24
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	60f8      	str	r0, [r7, #12]
 8009c04:	60b9      	str	r1, [r7, #8]
 8009c06:	4611      	mov	r1, r2
 8009c08:	461a      	mov	r2, r3
 8009c0a:	460b      	mov	r3, r1
 8009c0c:	71fb      	strb	r3, [r7, #7]
 8009c0e:	4613      	mov	r3, r2
 8009c10:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8009c1a:	88bb      	ldrh	r3, [r7, #4]
 8009c1c:	3303      	adds	r3, #3
 8009c1e:	089b      	lsrs	r3, r3, #2
 8009c20:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8009c22:	2300      	movs	r3, #0
 8009c24:	61bb      	str	r3, [r7, #24]
 8009c26:	e00f      	b.n	8009c48 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009c28:	79fb      	ldrb	r3, [r7, #7]
 8009c2a:	031a      	lsls	r2, r3, #12
 8009c2c:	697b      	ldr	r3, [r7, #20]
 8009c2e:	4413      	add	r3, r2
 8009c30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009c34:	461a      	mov	r2, r3
 8009c36:	69fb      	ldr	r3, [r7, #28]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	6013      	str	r3, [r2, #0]
    pSrc++;
 8009c3c:	69fb      	ldr	r3, [r7, #28]
 8009c3e:	3304      	adds	r3, #4
 8009c40:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8009c42:	69bb      	ldr	r3, [r7, #24]
 8009c44:	3301      	adds	r3, #1
 8009c46:	61bb      	str	r3, [r7, #24]
 8009c48:	69ba      	ldr	r2, [r7, #24]
 8009c4a:	693b      	ldr	r3, [r7, #16]
 8009c4c:	429a      	cmp	r2, r3
 8009c4e:	d3eb      	bcc.n	8009c28 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8009c50:	2300      	movs	r3, #0
}
 8009c52:	4618      	mov	r0, r3
 8009c54:	3724      	adds	r7, #36	; 0x24
 8009c56:	46bd      	mov	sp, r7
 8009c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5c:	4770      	bx	lr

08009c5e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009c5e:	b480      	push	{r7}
 8009c60:	b089      	sub	sp, #36	; 0x24
 8009c62:	af00      	add	r7, sp, #0
 8009c64:	60f8      	str	r0, [r7, #12]
 8009c66:	60b9      	str	r1, [r7, #8]
 8009c68:	4613      	mov	r3, r2
 8009c6a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8009c74:	88fb      	ldrh	r3, [r7, #6]
 8009c76:	3303      	adds	r3, #3
 8009c78:	089b      	lsrs	r3, r3, #2
 8009c7a:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	61bb      	str	r3, [r7, #24]
 8009c80:	e00b      	b.n	8009c9a <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009c82:	697b      	ldr	r3, [r7, #20]
 8009c84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009c88:	681a      	ldr	r2, [r3, #0]
 8009c8a:	69fb      	ldr	r3, [r7, #28]
 8009c8c:	601a      	str	r2, [r3, #0]
    pDest++;
 8009c8e:	69fb      	ldr	r3, [r7, #28]
 8009c90:	3304      	adds	r3, #4
 8009c92:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8009c94:	69bb      	ldr	r3, [r7, #24]
 8009c96:	3301      	adds	r3, #1
 8009c98:	61bb      	str	r3, [r7, #24]
 8009c9a:	69ba      	ldr	r2, [r7, #24]
 8009c9c:	693b      	ldr	r3, [r7, #16]
 8009c9e:	429a      	cmp	r2, r3
 8009ca0:	d3ef      	bcc.n	8009c82 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8009ca2:	69fb      	ldr	r3, [r7, #28]
}
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	3724      	adds	r7, #36	; 0x24
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cae:	4770      	bx	lr

08009cb0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009cb0:	b480      	push	{r7}
 8009cb2:	b085      	sub	sp, #20
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	695b      	ldr	r3, [r3, #20]
 8009cbc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	699b      	ldr	r3, [r3, #24]
 8009cc2:	68fa      	ldr	r2, [r7, #12]
 8009cc4:	4013      	ands	r3, r2
 8009cc6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
}
 8009cca:	4618      	mov	r0, r3
 8009ccc:	3714      	adds	r7, #20
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd4:	4770      	bx	lr

08009cd6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009cd6:	b480      	push	{r7}
 8009cd8:	b083      	sub	sp, #12
 8009cda:	af00      	add	r7, sp, #0
 8009cdc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	695b      	ldr	r3, [r3, #20]
 8009ce2:	f003 0301 	and.w	r3, r3, #1
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	370c      	adds	r7, #12
 8009cea:	46bd      	mov	sp, r7
 8009cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf0:	4770      	bx	lr
	...

08009cf4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009cf4:	b480      	push	{r7}
 8009cf6:	b085      	sub	sp, #20
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	3301      	adds	r3, #1
 8009d04:	60fb      	str	r3, [r7, #12]
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	4a13      	ldr	r2, [pc, #76]	; (8009d58 <USB_CoreReset+0x64>)
 8009d0a:	4293      	cmp	r3, r2
 8009d0c:	d901      	bls.n	8009d12 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009d0e:	2303      	movs	r3, #3
 8009d10:	e01b      	b.n	8009d4a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	691b      	ldr	r3, [r3, #16]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	daf2      	bge.n	8009d00 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	691b      	ldr	r3, [r3, #16]
 8009d22:	f043 0201 	orr.w	r2, r3, #1
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	3301      	adds	r3, #1
 8009d2e:	60fb      	str	r3, [r7, #12]
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	4a09      	ldr	r2, [pc, #36]	; (8009d58 <USB_CoreReset+0x64>)
 8009d34:	4293      	cmp	r3, r2
 8009d36:	d901      	bls.n	8009d3c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009d38:	2303      	movs	r3, #3
 8009d3a:	e006      	b.n	8009d4a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	691b      	ldr	r3, [r3, #16]
 8009d40:	f003 0301 	and.w	r3, r3, #1
 8009d44:	2b01      	cmp	r3, #1
 8009d46:	d0f0      	beq.n	8009d2a <USB_CoreReset+0x36>

  return HAL_OK;
 8009d48:	2300      	movs	r3, #0
}
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	3714      	adds	r7, #20
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d54:	4770      	bx	lr
 8009d56:	bf00      	nop
 8009d58:	00030d40 	.word	0x00030d40

08009d5c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009d5c:	b084      	sub	sp, #16
 8009d5e:	b580      	push	{r7, lr}
 8009d60:	b084      	sub	sp, #16
 8009d62:	af00      	add	r7, sp, #0
 8009d64:	6078      	str	r0, [r7, #4]
 8009d66:	f107 001c 	add.w	r0, r7, #28
 8009d6a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009d72:	68bb      	ldr	r3, [r7, #8]
 8009d74:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009d78:	461a      	mov	r2, r3
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d82:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d8e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	639a      	str	r2, [r3, #56]	; 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009d96:	68bb      	ldr	r3, [r7, #8]
 8009d98:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	68ba      	ldr	r2, [r7, #8]
 8009da0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009da4:	f023 0304 	bic.w	r3, r3, #4
 8009da8:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8009daa:	2110      	movs	r1, #16
 8009dac:	6878      	ldr	r0, [r7, #4]
 8009dae:	f7ff fedd 	bl	8009b6c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8009db2:	6878      	ldr	r0, [r7, #4]
 8009db4:	f7ff ff00 	bl	8009bb8 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8009db8:	2300      	movs	r3, #0
 8009dba:	60fb      	str	r3, [r7, #12]
 8009dbc:	e015      	b.n	8009dea <USB_HostInit+0x8e>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	015a      	lsls	r2, r3, #5
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	4413      	add	r3, r2
 8009dc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009dca:	461a      	mov	r2, r3
 8009dcc:	f04f 33ff 	mov.w	r3, #4294967295
 8009dd0:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	015a      	lsls	r2, r3, #5
 8009dd6:	68bb      	ldr	r3, [r7, #8]
 8009dd8:	4413      	add	r3, r2
 8009dda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009dde:	461a      	mov	r2, r3
 8009de0:	2300      	movs	r3, #0
 8009de2:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	3301      	adds	r3, #1
 8009de8:	60fb      	str	r3, [r7, #12]
 8009dea:	6a3b      	ldr	r3, [r7, #32]
 8009dec:	68fa      	ldr	r2, [r7, #12]
 8009dee:	429a      	cmp	r2, r3
 8009df0:	d3e5      	bcc.n	8009dbe <USB_HostInit+0x62>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8009df2:	2101      	movs	r1, #1
 8009df4:	6878      	ldr	r0, [r7, #4]
 8009df6:	f000 f893 	bl	8009f20 <USB_DriveVbus>

  HAL_Delay(200U);
 8009dfa:	20c8      	movs	r0, #200	; 0xc8
 8009dfc:	f7f9 fa3c 	bl	8003278 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2200      	movs	r2, #0
 8009e04:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	f04f 32ff 	mov.w	r2, #4294967295
 8009e0c:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	2280      	movs	r2, #128	; 0x80
 8009e12:	625a      	str	r2, [r3, #36]	; 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	4a0d      	ldr	r2, [pc, #52]	; (8009e4c <USB_HostInit+0xf0>)
 8009e18:	629a      	str	r2, [r3, #40]	; 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	4a0c      	ldr	r2, [pc, #48]	; (8009e50 <USB_HostInit+0xf4>)
 8009e1e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	699b      	ldr	r3, [r3, #24]
 8009e26:	f043 0210 	orr.w	r2, r3, #16
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	699a      	ldr	r2, [r3, #24]
 8009e32:	4b08      	ldr	r3, [pc, #32]	; (8009e54 <USB_HostInit+0xf8>)
 8009e34:	4313      	orrs	r3, r2
 8009e36:	687a      	ldr	r2, [r7, #4]
 8009e38:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8009e3a:	2300      	movs	r3, #0
}
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	3710      	adds	r7, #16
 8009e40:	46bd      	mov	sp, r7
 8009e42:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009e46:	b004      	add	sp, #16
 8009e48:	4770      	bx	lr
 8009e4a:	bf00      	nop
 8009e4c:	00600080 	.word	0x00600080
 8009e50:	004000e0 	.word	0x004000e0
 8009e54:	a3200008 	.word	0xa3200008

08009e58 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8009e58:	b480      	push	{r7}
 8009e5a:	b085      	sub	sp, #20
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
 8009e60:	460b      	mov	r3, r1
 8009e62:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	68fa      	ldr	r2, [r7, #12]
 8009e72:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009e76:	f023 0303 	bic.w	r3, r3, #3
 8009e7a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009e82:	681a      	ldr	r2, [r3, #0]
 8009e84:	78fb      	ldrb	r3, [r7, #3]
 8009e86:	f003 0303 	and.w	r3, r3, #3
 8009e8a:	68f9      	ldr	r1, [r7, #12]
 8009e8c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009e90:	4313      	orrs	r3, r2
 8009e92:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8009e94:	78fb      	ldrb	r3, [r7, #3]
 8009e96:	2b01      	cmp	r3, #1
 8009e98:	d107      	bne.n	8009eaa <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009ea0:	461a      	mov	r2, r3
 8009ea2:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8009ea6:	6053      	str	r3, [r2, #4]
 8009ea8:	e009      	b.n	8009ebe <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8009eaa:	78fb      	ldrb	r3, [r7, #3]
 8009eac:	2b02      	cmp	r3, #2
 8009eae:	d106      	bne.n	8009ebe <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009eb6:	461a      	mov	r2, r3
 8009eb8:	f241 7370 	movw	r3, #6000	; 0x1770
 8009ebc:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8009ebe:	2300      	movs	r3, #0
}
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	3714      	adds	r7, #20
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eca:	4770      	bx	lr

08009ecc <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b084      	sub	sp, #16
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8009ed8:	2300      	movs	r3, #0
 8009eda:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009ee6:	68bb      	ldr	r3, [r7, #8]
 8009ee8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8009eec:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	68fa      	ldr	r2, [r7, #12]
 8009ef2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009ef6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009efa:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8009efc:	2064      	movs	r0, #100	; 0x64
 8009efe:	f7f9 f9bb 	bl	8003278 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8009f02:	68bb      	ldr	r3, [r7, #8]
 8009f04:	68fa      	ldr	r2, [r7, #12]
 8009f06:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009f0a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009f0e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8009f10:	200a      	movs	r0, #10
 8009f12:	f7f9 f9b1 	bl	8003278 <HAL_Delay>

  return HAL_OK;
 8009f16:	2300      	movs	r3, #0
}
 8009f18:	4618      	mov	r0, r3
 8009f1a:	3710      	adds	r7, #16
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	bd80      	pop	{r7, pc}

08009f20 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8009f20:	b480      	push	{r7}
 8009f22:	b085      	sub	sp, #20
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
 8009f28:	460b      	mov	r3, r1
 8009f2a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009f30:	2300      	movs	r3, #0
 8009f32:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009f3e:	68bb      	ldr	r3, [r7, #8]
 8009f40:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8009f44:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8009f46:	68bb      	ldr	r3, [r7, #8]
 8009f48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d109      	bne.n	8009f64 <USB_DriveVbus+0x44>
 8009f50:	78fb      	ldrb	r3, [r7, #3]
 8009f52:	2b01      	cmp	r3, #1
 8009f54:	d106      	bne.n	8009f64 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	68fa      	ldr	r2, [r7, #12]
 8009f5a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009f5e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009f62:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009f6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f6e:	d109      	bne.n	8009f84 <USB_DriveVbus+0x64>
 8009f70:	78fb      	ldrb	r3, [r7, #3]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d106      	bne.n	8009f84 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8009f76:	68bb      	ldr	r3, [r7, #8]
 8009f78:	68fa      	ldr	r2, [r7, #12]
 8009f7a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009f7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009f82:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8009f84:	2300      	movs	r3, #0
}
 8009f86:	4618      	mov	r0, r3
 8009f88:	3714      	adds	r7, #20
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f90:	4770      	bx	lr

08009f92 <USB_GetHostSpeed>:
  *          This parameter can be one of these values:
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8009f92:	b480      	push	{r7}
 8009f94:	b085      	sub	sp, #20
 8009f96:	af00      	add	r7, sp, #0
 8009f98:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8009fac:	68bb      	ldr	r3, [r7, #8]
 8009fae:	0c5b      	lsrs	r3, r3, #17
 8009fb0:	f003 0303 	and.w	r3, r3, #3
}
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	3714      	adds	r7, #20
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbe:	4770      	bx	lr

08009fc0 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8009fc0:	b480      	push	{r7}
 8009fc2:	b085      	sub	sp, #20
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009fd2:	689b      	ldr	r3, [r3, #8]
 8009fd4:	b29b      	uxth	r3, r3
}
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	3714      	adds	r7, #20
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe0:	4770      	bx	lr
	...

08009fe4 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	b087      	sub	sp, #28
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
 8009fec:	4608      	mov	r0, r1
 8009fee:	4611      	mov	r1, r2
 8009ff0:	461a      	mov	r2, r3
 8009ff2:	4603      	mov	r3, r0
 8009ff4:	70fb      	strb	r3, [r7, #3]
 8009ff6:	460b      	mov	r3, r1
 8009ff8:	70bb      	strb	r3, [r7, #2]
 8009ffa:	4613      	mov	r3, r2
 8009ffc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8009ffe:	2300      	movs	r3, #0
 800a000:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800a006:	78fb      	ldrb	r3, [r7, #3]
 800a008:	015a      	lsls	r2, r3, #5
 800a00a:	68bb      	ldr	r3, [r7, #8]
 800a00c:	4413      	add	r3, r2
 800a00e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a012:	461a      	mov	r2, r3
 800a014:	f04f 33ff 	mov.w	r3, #4294967295
 800a018:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a01a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a01e:	2b03      	cmp	r3, #3
 800a020:	d867      	bhi.n	800a0f2 <USB_HC_Init+0x10e>
 800a022:	a201      	add	r2, pc, #4	; (adr r2, 800a028 <USB_HC_Init+0x44>)
 800a024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a028:	0800a039 	.word	0x0800a039
 800a02c:	0800a0b5 	.word	0x0800a0b5
 800a030:	0800a039 	.word	0x0800a039
 800a034:	0800a077 	.word	0x0800a077
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a038:	78fb      	ldrb	r3, [r7, #3]
 800a03a:	015a      	lsls	r2, r3, #5
 800a03c:	68bb      	ldr	r3, [r7, #8]
 800a03e:	4413      	add	r3, r2
 800a040:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a044:	461a      	mov	r2, r3
 800a046:	f240 439d 	movw	r3, #1181	; 0x49d
 800a04a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a04c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a050:	2b00      	cmp	r3, #0
 800a052:	da51      	bge.n	800a0f8 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a054:	78fb      	ldrb	r3, [r7, #3]
 800a056:	015a      	lsls	r2, r3, #5
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	4413      	add	r3, r2
 800a05c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a060:	68db      	ldr	r3, [r3, #12]
 800a062:	78fa      	ldrb	r2, [r7, #3]
 800a064:	0151      	lsls	r1, r2, #5
 800a066:	68ba      	ldr	r2, [r7, #8]
 800a068:	440a      	add	r2, r1
 800a06a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a06e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a072:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a074:	e040      	b.n	800a0f8 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a076:	78fb      	ldrb	r3, [r7, #3]
 800a078:	015a      	lsls	r2, r3, #5
 800a07a:	68bb      	ldr	r3, [r7, #8]
 800a07c:	4413      	add	r3, r2
 800a07e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a082:	461a      	mov	r2, r3
 800a084:	f240 639d 	movw	r3, #1693	; 0x69d
 800a088:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a08a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	da34      	bge.n	800a0fc <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a092:	78fb      	ldrb	r3, [r7, #3]
 800a094:	015a      	lsls	r2, r3, #5
 800a096:	68bb      	ldr	r3, [r7, #8]
 800a098:	4413      	add	r3, r2
 800a09a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a09e:	68db      	ldr	r3, [r3, #12]
 800a0a0:	78fa      	ldrb	r2, [r7, #3]
 800a0a2:	0151      	lsls	r1, r2, #5
 800a0a4:	68ba      	ldr	r2, [r7, #8]
 800a0a6:	440a      	add	r2, r1
 800a0a8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a0ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a0b0:	60d3      	str	r3, [r2, #12]
      }

      break;
 800a0b2:	e023      	b.n	800a0fc <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a0b4:	78fb      	ldrb	r3, [r7, #3]
 800a0b6:	015a      	lsls	r2, r3, #5
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	4413      	add	r3, r2
 800a0bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a0c0:	461a      	mov	r2, r3
 800a0c2:	f240 2325 	movw	r3, #549	; 0x225
 800a0c6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a0c8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	da17      	bge.n	800a100 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a0d0:	78fb      	ldrb	r3, [r7, #3]
 800a0d2:	015a      	lsls	r2, r3, #5
 800a0d4:	68bb      	ldr	r3, [r7, #8]
 800a0d6:	4413      	add	r3, r2
 800a0d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a0dc:	68db      	ldr	r3, [r3, #12]
 800a0de:	78fa      	ldrb	r2, [r7, #3]
 800a0e0:	0151      	lsls	r1, r2, #5
 800a0e2:	68ba      	ldr	r2, [r7, #8]
 800a0e4:	440a      	add	r2, r1
 800a0e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a0ea:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800a0ee:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a0f0:	e006      	b.n	800a100 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	75fb      	strb	r3, [r7, #23]
      break;
 800a0f6:	e004      	b.n	800a102 <USB_HC_Init+0x11e>
      break;
 800a0f8:	bf00      	nop
 800a0fa:	e002      	b.n	800a102 <USB_HC_Init+0x11e>
      break;
 800a0fc:	bf00      	nop
 800a0fe:	e000      	b.n	800a102 <USB_HC_Init+0x11e>
      break;
 800a100:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a102:	68bb      	ldr	r3, [r7, #8]
 800a104:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a108:	699a      	ldr	r2, [r3, #24]
 800a10a:	78fb      	ldrb	r3, [r7, #3]
 800a10c:	f003 030f 	and.w	r3, r3, #15
 800a110:	2101      	movs	r1, #1
 800a112:	fa01 f303 	lsl.w	r3, r1, r3
 800a116:	68b9      	ldr	r1, [r7, #8]
 800a118:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a11c:	4313      	orrs	r3, r2
 800a11e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	699b      	ldr	r3, [r3, #24]
 800a124:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a12c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a130:	2b00      	cmp	r3, #0
 800a132:	da03      	bge.n	800a13c <USB_HC_Init+0x158>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a134:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a138:	613b      	str	r3, [r7, #16]
 800a13a:	e001      	b.n	800a140 <USB_HC_Init+0x15c>
  }
  else
  {
    HCcharEpDir = 0U;
 800a13c:	2300      	movs	r3, #0
 800a13e:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 800a140:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a144:	2b02      	cmp	r3, #2
 800a146:	d103      	bne.n	800a150 <USB_HC_Init+0x16c>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a148:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a14c:	60fb      	str	r3, [r7, #12]
 800a14e:	e001      	b.n	800a154 <USB_HC_Init+0x170>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a150:	2300      	movs	r3, #0
 800a152:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a154:	787b      	ldrb	r3, [r7, #1]
 800a156:	059b      	lsls	r3, r3, #22
 800a158:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a15c:	78bb      	ldrb	r3, [r7, #2]
 800a15e:	02db      	lsls	r3, r3, #11
 800a160:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a164:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a166:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a16a:	049b      	lsls	r3, r3, #18
 800a16c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a170:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a172:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a174:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a178:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a17a:	693b      	ldr	r3, [r7, #16]
 800a17c:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a17e:	78fb      	ldrb	r3, [r7, #3]
 800a180:	0159      	lsls	r1, r3, #5
 800a182:	68bb      	ldr	r3, [r7, #8]
 800a184:	440b      	add	r3, r1
 800a186:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a18a:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a190:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800a192:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a196:	2b03      	cmp	r3, #3
 800a198:	d10f      	bne.n	800a1ba <USB_HC_Init+0x1d6>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800a19a:	78fb      	ldrb	r3, [r7, #3]
 800a19c:	015a      	lsls	r2, r3, #5
 800a19e:	68bb      	ldr	r3, [r7, #8]
 800a1a0:	4413      	add	r3, r2
 800a1a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	78fa      	ldrb	r2, [r7, #3]
 800a1aa:	0151      	lsls	r1, r2, #5
 800a1ac:	68ba      	ldr	r2, [r7, #8]
 800a1ae:	440a      	add	r2, r1
 800a1b0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a1b4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a1b8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800a1ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	371c      	adds	r7, #28
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c6:	4770      	bx	lr

0800a1c8 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 800a1c8:	b580      	push	{r7, lr}
 800a1ca:	b088      	sub	sp, #32
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
 800a1d0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	785b      	ldrb	r3, [r3, #1]
 800a1da:	617b      	str	r3, [r7, #20]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800a1dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a1e0:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800a1e2:	683b      	ldr	r3, [r7, #0]
 800a1e4:	691b      	ldr	r3, [r3, #16]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d018      	beq.n	800a21c <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	691b      	ldr	r3, [r3, #16]
 800a1ee:	683a      	ldr	r2, [r7, #0]
 800a1f0:	8912      	ldrh	r2, [r2, #8]
 800a1f2:	4413      	add	r3, r2
 800a1f4:	3b01      	subs	r3, #1
 800a1f6:	683a      	ldr	r2, [r7, #0]
 800a1f8:	8912      	ldrh	r2, [r2, #8]
 800a1fa:	fbb3 f3f2 	udiv	r3, r3, r2
 800a1fe:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 800a200:	8bfa      	ldrh	r2, [r7, #30]
 800a202:	8a7b      	ldrh	r3, [r7, #18]
 800a204:	429a      	cmp	r2, r3
 800a206:	d90b      	bls.n	800a220 <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 800a208:	8a7b      	ldrh	r3, [r7, #18]
 800a20a:	83fb      	strh	r3, [r7, #30]
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800a20c:	8bfb      	ldrh	r3, [r7, #30]
 800a20e:	683a      	ldr	r2, [r7, #0]
 800a210:	8912      	ldrh	r2, [r2, #8]
 800a212:	fb02 f203 	mul.w	r2, r2, r3
 800a216:	683b      	ldr	r3, [r7, #0]
 800a218:	611a      	str	r2, [r3, #16]
 800a21a:	e001      	b.n	800a220 <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 800a21c:	2301      	movs	r3, #1
 800a21e:	83fb      	strh	r3, [r7, #30]
  }
  if (hc->ep_is_in != 0U)
 800a220:	683b      	ldr	r3, [r7, #0]
 800a222:	78db      	ldrb	r3, [r3, #3]
 800a224:	2b00      	cmp	r3, #0
 800a226:	d006      	beq.n	800a236 <USB_HC_StartXfer+0x6e>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800a228:	8bfb      	ldrh	r3, [r7, #30]
 800a22a:	683a      	ldr	r2, [r7, #0]
 800a22c:	8912      	ldrh	r2, [r2, #8]
 800a22e:	fb02 f203 	mul.w	r2, r2, r3
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	691b      	ldr	r3, [r3, #16]
 800a23a:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a23e:	8bfb      	ldrh	r3, [r7, #30]
 800a240:	04d9      	lsls	r1, r3, #19
 800a242:	4b5f      	ldr	r3, [pc, #380]	; (800a3c0 <USB_HC_StartXfer+0x1f8>)
 800a244:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a246:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a248:	683b      	ldr	r3, [r7, #0]
 800a24a:	7a9b      	ldrb	r3, [r3, #10]
 800a24c:	075b      	lsls	r3, r3, #29
 800a24e:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a252:	6979      	ldr	r1, [r7, #20]
 800a254:	0148      	lsls	r0, r1, #5
 800a256:	69b9      	ldr	r1, [r7, #24]
 800a258:	4401      	add	r1, r0
 800a25a:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a25e:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a260:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800a262:	69bb      	ldr	r3, [r7, #24]
 800a264:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a268:	689b      	ldr	r3, [r3, #8]
 800a26a:	f003 0301 	and.w	r3, r3, #1
 800a26e:	2b00      	cmp	r3, #0
 800a270:	bf0c      	ite	eq
 800a272:	2301      	moveq	r3, #1
 800a274:	2300      	movne	r3, #0
 800a276:	b2db      	uxtb	r3, r3
 800a278:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800a27a:	697b      	ldr	r3, [r7, #20]
 800a27c:	015a      	lsls	r2, r3, #5
 800a27e:	69bb      	ldr	r3, [r7, #24]
 800a280:	4413      	add	r3, r2
 800a282:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	697a      	ldr	r2, [r7, #20]
 800a28a:	0151      	lsls	r1, r2, #5
 800a28c:	69ba      	ldr	r2, [r7, #24]
 800a28e:	440a      	add	r2, r1
 800a290:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a294:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a298:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a29a:	697b      	ldr	r3, [r7, #20]
 800a29c:	015a      	lsls	r2, r3, #5
 800a29e:	69bb      	ldr	r3, [r7, #24]
 800a2a0:	4413      	add	r3, r2
 800a2a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a2a6:	681a      	ldr	r2, [r3, #0]
 800a2a8:	7c7b      	ldrb	r3, [r7, #17]
 800a2aa:	075b      	lsls	r3, r3, #29
 800a2ac:	6979      	ldr	r1, [r7, #20]
 800a2ae:	0148      	lsls	r0, r1, #5
 800a2b0:	69b9      	ldr	r1, [r7, #24]
 800a2b2:	4401      	add	r1, r0
 800a2b4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800a2b8:	4313      	orrs	r3, r2
 800a2ba:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a2bc:	697b      	ldr	r3, [r7, #20]
 800a2be:	015a      	lsls	r2, r3, #5
 800a2c0:	69bb      	ldr	r3, [r7, #24]
 800a2c2:	4413      	add	r3, r2
 800a2c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	4a3e      	ldr	r2, [pc, #248]	; (800a3c4 <USB_HC_StartXfer+0x1fc>)
 800a2cc:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a2ce:	4b3d      	ldr	r3, [pc, #244]	; (800a3c4 <USB_HC_StartXfer+0x1fc>)
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a2d6:	4a3b      	ldr	r2, [pc, #236]	; (800a3c4 <USB_HC_StartXfer+0x1fc>)
 800a2d8:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	78db      	ldrb	r3, [r3, #3]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d006      	beq.n	800a2f0 <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a2e2:	4b38      	ldr	r3, [pc, #224]	; (800a3c4 <USB_HC_StartXfer+0x1fc>)
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a2ea:	4a36      	ldr	r2, [pc, #216]	; (800a3c4 <USB_HC_StartXfer+0x1fc>)
 800a2ec:	6013      	str	r3, [r2, #0]
 800a2ee:	e005      	b.n	800a2fc <USB_HC_StartXfer+0x134>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a2f0:	4b34      	ldr	r3, [pc, #208]	; (800a3c4 <USB_HC_StartXfer+0x1fc>)
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a2f8:	4a32      	ldr	r2, [pc, #200]	; (800a3c4 <USB_HC_StartXfer+0x1fc>)
 800a2fa:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a2fc:	4b31      	ldr	r3, [pc, #196]	; (800a3c4 <USB_HC_StartXfer+0x1fc>)
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a304:	4a2f      	ldr	r2, [pc, #188]	; (800a3c4 <USB_HC_StartXfer+0x1fc>)
 800a306:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a308:	697b      	ldr	r3, [r7, #20]
 800a30a:	015a      	lsls	r2, r3, #5
 800a30c:	69bb      	ldr	r3, [r7, #24]
 800a30e:	4413      	add	r3, r2
 800a310:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a314:	461a      	mov	r2, r3
 800a316:	4b2b      	ldr	r3, [pc, #172]	; (800a3c4 <USB_HC_StartXfer+0x1fc>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	6013      	str	r3, [r2, #0]

    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	78db      	ldrb	r3, [r3, #3]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d148      	bne.n	800a3b6 <USB_HC_StartXfer+0x1ee>
 800a324:	683b      	ldr	r3, [r7, #0]
 800a326:	691b      	ldr	r3, [r3, #16]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d044      	beq.n	800a3b6 <USB_HC_StartXfer+0x1ee>
    {
      switch (hc->ep_type)
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	79db      	ldrb	r3, [r3, #7]
 800a330:	2b03      	cmp	r3, #3
 800a332:	d831      	bhi.n	800a398 <USB_HC_StartXfer+0x1d0>
 800a334:	a201      	add	r2, pc, #4	; (adr r2, 800a33c <USB_HC_StartXfer+0x174>)
 800a336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a33a:	bf00      	nop
 800a33c:	0800a34d 	.word	0x0800a34d
 800a340:	0800a371 	.word	0x0800a371
 800a344:	0800a34d 	.word	0x0800a34d
 800a348:	0800a371 	.word	0x0800a371
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a34c:	683b      	ldr	r3, [r7, #0]
 800a34e:	691b      	ldr	r3, [r3, #16]
 800a350:	3303      	adds	r3, #3
 800a352:	089b      	lsrs	r3, r3, #2
 800a354:	81fb      	strh	r3, [r7, #14]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800a356:	89fa      	ldrh	r2, [r7, #14]
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a35c:	b29b      	uxth	r3, r3
 800a35e:	429a      	cmp	r2, r3
 800a360:	d91c      	bls.n	800a39c <USB_HC_StartXfer+0x1d4>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	699b      	ldr	r3, [r3, #24]
 800a366:	f043 0220 	orr.w	r2, r3, #32
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	619a      	str	r2, [r3, #24]
          }
          break;
 800a36e:	e015      	b.n	800a39c <USB_HC_StartXfer+0x1d4>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	691b      	ldr	r3, [r3, #16]
 800a374:	3303      	adds	r3, #3
 800a376:	089b      	lsrs	r3, r3, #2
 800a378:	81fb      	strh	r3, [r7, #14]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800a37a:	89fa      	ldrh	r2, [r7, #14]
 800a37c:	69bb      	ldr	r3, [r7, #24]
 800a37e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a382:	691b      	ldr	r3, [r3, #16]
 800a384:	b29b      	uxth	r3, r3
 800a386:	429a      	cmp	r2, r3
 800a388:	d90a      	bls.n	800a3a0 <USB_HC_StartXfer+0x1d8>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	699b      	ldr	r3, [r3, #24]
 800a38e:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	619a      	str	r2, [r3, #24]
          }
          break;
 800a396:	e003      	b.n	800a3a0 <USB_HC_StartXfer+0x1d8>

        default:
          break;
 800a398:	bf00      	nop
 800a39a:	e002      	b.n	800a3a2 <USB_HC_StartXfer+0x1da>
          break;
 800a39c:	bf00      	nop
 800a39e:	e000      	b.n	800a3a2 <USB_HC_StartXfer+0x1da>
          break;
 800a3a0:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	68d9      	ldr	r1, [r3, #12]
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	785a      	ldrb	r2, [r3, #1]
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	691b      	ldr	r3, [r3, #16]
 800a3ae:	b29b      	uxth	r3, r3
 800a3b0:	6878      	ldr	r0, [r7, #4]
 800a3b2:	f7ff fc23 	bl	8009bfc <USB_WritePacket>
    }

  return HAL_OK;
 800a3b6:	2300      	movs	r3, #0
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3720      	adds	r7, #32
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}
 800a3c0:	1ff80000 	.word	0x1ff80000
 800a3c4:	200000d8 	.word	0x200000d8

0800a3c8 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a3c8:	b480      	push	{r7}
 800a3ca:	b085      	sub	sp, #20
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a3da:	695b      	ldr	r3, [r3, #20]
 800a3dc:	b29b      	uxth	r3, r3
}
 800a3de:	4618      	mov	r0, r3
 800a3e0:	3714      	adds	r7, #20
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e8:	4770      	bx	lr

0800a3ea <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a3ea:	b480      	push	{r7}
 800a3ec:	b087      	sub	sp, #28
 800a3ee:	af00      	add	r7, sp, #0
 800a3f0:	6078      	str	r0, [r7, #4]
 800a3f2:	460b      	mov	r3, r1
 800a3f4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800a3fa:	78fb      	ldrb	r3, [r7, #3]
 800a3fc:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800a3fe:	2300      	movs	r3, #0
 800a400:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	015a      	lsls	r2, r3, #5
 800a406:	693b      	ldr	r3, [r7, #16]
 800a408:	4413      	add	r3, r2
 800a40a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	0c9b      	lsrs	r3, r3, #18
 800a412:	f003 0303 	and.w	r3, r3, #3
 800a416:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a418:	68bb      	ldr	r3, [r7, #8]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d002      	beq.n	800a424 <USB_HC_Halt+0x3a>
 800a41e:	68bb      	ldr	r3, [r7, #8]
 800a420:	2b02      	cmp	r3, #2
 800a422:	d16c      	bne.n	800a4fe <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	015a      	lsls	r2, r3, #5
 800a428:	693b      	ldr	r3, [r7, #16]
 800a42a:	4413      	add	r3, r2
 800a42c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	68fa      	ldr	r2, [r7, #12]
 800a434:	0151      	lsls	r1, r2, #5
 800a436:	693a      	ldr	r2, [r7, #16]
 800a438:	440a      	add	r2, r1
 800a43a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a43e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a442:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a448:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d143      	bne.n	800a4d8 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	015a      	lsls	r2, r3, #5
 800a454:	693b      	ldr	r3, [r7, #16]
 800a456:	4413      	add	r3, r2
 800a458:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	68fa      	ldr	r2, [r7, #12]
 800a460:	0151      	lsls	r1, r2, #5
 800a462:	693a      	ldr	r2, [r7, #16]
 800a464:	440a      	add	r2, r1
 800a466:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a46a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a46e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	015a      	lsls	r2, r3, #5
 800a474:	693b      	ldr	r3, [r7, #16]
 800a476:	4413      	add	r3, r2
 800a478:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	68fa      	ldr	r2, [r7, #12]
 800a480:	0151      	lsls	r1, r2, #5
 800a482:	693a      	ldr	r2, [r7, #16]
 800a484:	440a      	add	r2, r1
 800a486:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a48a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a48e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	015a      	lsls	r2, r3, #5
 800a494:	693b      	ldr	r3, [r7, #16]
 800a496:	4413      	add	r3, r2
 800a498:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	68fa      	ldr	r2, [r7, #12]
 800a4a0:	0151      	lsls	r1, r2, #5
 800a4a2:	693a      	ldr	r2, [r7, #16]
 800a4a4:	440a      	add	r2, r1
 800a4a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a4aa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a4ae:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800a4b0:	697b      	ldr	r3, [r7, #20]
 800a4b2:	3301      	adds	r3, #1
 800a4b4:	617b      	str	r3, [r7, #20]
 800a4b6:	697b      	ldr	r3, [r7, #20]
 800a4b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a4bc:	d81d      	bhi.n	800a4fa <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	015a      	lsls	r2, r3, #5
 800a4c2:	693b      	ldr	r3, [r7, #16]
 800a4c4:	4413      	add	r3, r2
 800a4c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a4d0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a4d4:	d0ec      	beq.n	800a4b0 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a4d6:	e080      	b.n	800a5da <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	015a      	lsls	r2, r3, #5
 800a4dc:	693b      	ldr	r3, [r7, #16]
 800a4de:	4413      	add	r3, r2
 800a4e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	68fa      	ldr	r2, [r7, #12]
 800a4e8:	0151      	lsls	r1, r2, #5
 800a4ea:	693a      	ldr	r2, [r7, #16]
 800a4ec:	440a      	add	r2, r1
 800a4ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a4f2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a4f6:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a4f8:	e06f      	b.n	800a5da <USB_HC_Halt+0x1f0>
          break;
 800a4fa:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a4fc:	e06d      	b.n	800a5da <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	015a      	lsls	r2, r3, #5
 800a502:	693b      	ldr	r3, [r7, #16]
 800a504:	4413      	add	r3, r2
 800a506:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	68fa      	ldr	r2, [r7, #12]
 800a50e:	0151      	lsls	r1, r2, #5
 800a510:	693a      	ldr	r2, [r7, #16]
 800a512:	440a      	add	r2, r1
 800a514:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a518:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a51c:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800a51e:	693b      	ldr	r3, [r7, #16]
 800a520:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a524:	691b      	ldr	r3, [r3, #16]
 800a526:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d143      	bne.n	800a5b6 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	015a      	lsls	r2, r3, #5
 800a532:	693b      	ldr	r3, [r7, #16]
 800a534:	4413      	add	r3, r2
 800a536:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	68fa      	ldr	r2, [r7, #12]
 800a53e:	0151      	lsls	r1, r2, #5
 800a540:	693a      	ldr	r2, [r7, #16]
 800a542:	440a      	add	r2, r1
 800a544:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a548:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a54c:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	015a      	lsls	r2, r3, #5
 800a552:	693b      	ldr	r3, [r7, #16]
 800a554:	4413      	add	r3, r2
 800a556:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	68fa      	ldr	r2, [r7, #12]
 800a55e:	0151      	lsls	r1, r2, #5
 800a560:	693a      	ldr	r2, [r7, #16]
 800a562:	440a      	add	r2, r1
 800a564:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a568:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a56c:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	015a      	lsls	r2, r3, #5
 800a572:	693b      	ldr	r3, [r7, #16]
 800a574:	4413      	add	r3, r2
 800a576:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	68fa      	ldr	r2, [r7, #12]
 800a57e:	0151      	lsls	r1, r2, #5
 800a580:	693a      	ldr	r2, [r7, #16]
 800a582:	440a      	add	r2, r1
 800a584:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a588:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a58c:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800a58e:	697b      	ldr	r3, [r7, #20]
 800a590:	3301      	adds	r3, #1
 800a592:	617b      	str	r3, [r7, #20]
 800a594:	697b      	ldr	r3, [r7, #20]
 800a596:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a59a:	d81d      	bhi.n	800a5d8 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	015a      	lsls	r2, r3, #5
 800a5a0:	693b      	ldr	r3, [r7, #16]
 800a5a2:	4413      	add	r3, r2
 800a5a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a5ae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a5b2:	d0ec      	beq.n	800a58e <USB_HC_Halt+0x1a4>
 800a5b4:	e011      	b.n	800a5da <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	015a      	lsls	r2, r3, #5
 800a5ba:	693b      	ldr	r3, [r7, #16]
 800a5bc:	4413      	add	r3, r2
 800a5be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	68fa      	ldr	r2, [r7, #12]
 800a5c6:	0151      	lsls	r1, r2, #5
 800a5c8:	693a      	ldr	r2, [r7, #16]
 800a5ca:	440a      	add	r2, r1
 800a5cc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a5d0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a5d4:	6013      	str	r3, [r2, #0]
 800a5d6:	e000      	b.n	800a5da <USB_HC_Halt+0x1f0>
          break;
 800a5d8:	bf00      	nop
    }
  }

  return HAL_OK;
 800a5da:	2300      	movs	r3, #0
}
 800a5dc:	4618      	mov	r0, r3
 800a5de:	371c      	adds	r7, #28
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e6:	4770      	bx	lr

0800a5e8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b086      	sub	sp, #24
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800a5f8:	6878      	ldr	r0, [r7, #4]
 800a5fa:	f7ff fa7b 	bl	8009af4 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800a5fe:	2110      	movs	r1, #16
 800a600:	6878      	ldr	r0, [r7, #4]
 800a602:	f7ff fab3 	bl	8009b6c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a606:	6878      	ldr	r0, [r7, #4]
 800a608:	f7ff fad6 	bl	8009bb8 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800a60c:	2300      	movs	r3, #0
 800a60e:	613b      	str	r3, [r7, #16]
 800a610:	e01f      	b.n	800a652 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800a612:	693b      	ldr	r3, [r7, #16]
 800a614:	015a      	lsls	r2, r3, #5
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	4413      	add	r3, r2
 800a61a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800a622:	68bb      	ldr	r3, [r7, #8]
 800a624:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a628:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800a62a:	68bb      	ldr	r3, [r7, #8]
 800a62c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a630:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a632:	68bb      	ldr	r3, [r7, #8]
 800a634:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a638:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800a63a:	693b      	ldr	r3, [r7, #16]
 800a63c:	015a      	lsls	r2, r3, #5
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	4413      	add	r3, r2
 800a642:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a646:	461a      	mov	r2, r3
 800a648:	68bb      	ldr	r3, [r7, #8]
 800a64a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800a64c:	693b      	ldr	r3, [r7, #16]
 800a64e:	3301      	adds	r3, #1
 800a650:	613b      	str	r3, [r7, #16]
 800a652:	693b      	ldr	r3, [r7, #16]
 800a654:	2b0f      	cmp	r3, #15
 800a656:	d9dc      	bls.n	800a612 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800a658:	2300      	movs	r3, #0
 800a65a:	613b      	str	r3, [r7, #16]
 800a65c:	e034      	b.n	800a6c8 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800a65e:	693b      	ldr	r3, [r7, #16]
 800a660:	015a      	lsls	r2, r3, #5
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	4413      	add	r3, r2
 800a666:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800a66e:	68bb      	ldr	r3, [r7, #8]
 800a670:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a674:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800a676:	68bb      	ldr	r3, [r7, #8]
 800a678:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a67c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a67e:	68bb      	ldr	r3, [r7, #8]
 800a680:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a684:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800a686:	693b      	ldr	r3, [r7, #16]
 800a688:	015a      	lsls	r2, r3, #5
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	4413      	add	r3, r2
 800a68e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a692:	461a      	mov	r2, r3
 800a694:	68bb      	ldr	r3, [r7, #8]
 800a696:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800a698:	697b      	ldr	r3, [r7, #20]
 800a69a:	3301      	adds	r3, #1
 800a69c:	617b      	str	r3, [r7, #20]
 800a69e:	697b      	ldr	r3, [r7, #20]
 800a6a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a6a4:	d80c      	bhi.n	800a6c0 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a6a6:	693b      	ldr	r3, [r7, #16]
 800a6a8:	015a      	lsls	r2, r3, #5
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	4413      	add	r3, r2
 800a6ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a6b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a6bc:	d0ec      	beq.n	800a698 <USB_StopHost+0xb0>
 800a6be:	e000      	b.n	800a6c2 <USB_StopHost+0xda>
        break;
 800a6c0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800a6c2:	693b      	ldr	r3, [r7, #16]
 800a6c4:	3301      	adds	r3, #1
 800a6c6:	613b      	str	r3, [r7, #16]
 800a6c8:	693b      	ldr	r3, [r7, #16]
 800a6ca:	2b0f      	cmp	r3, #15
 800a6cc:	d9c7      	bls.n	800a65e <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a6d4:	461a      	mov	r2, r3
 800a6d6:	f04f 33ff 	mov.w	r3, #4294967295
 800a6da:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	f04f 32ff 	mov.w	r2, #4294967295
 800a6e2:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	f7ff f9f4 	bl	8009ad2 <USB_EnableGlobalInt>

  return HAL_OK;
 800a6ea:	2300      	movs	r3, #0
}
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	3718      	adds	r7, #24
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	bd80      	pop	{r7, pc}

0800a6f4 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 800a6f4:	b590      	push	{r4, r7, lr}
 800a6f6:	b089      	sub	sp, #36	; 0x24
 800a6f8:	af04      	add	r7, sp, #16
 800a6fa:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 800a6fc:	2302      	movs	r3, #2
 800a6fe:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 800a700:	2301      	movs	r3, #1
 800a702:	2202      	movs	r2, #2
 800a704:	2102      	movs	r1, #2
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f000 fc3a 	bl	800af80 <USBH_FindInterface>
 800a70c:	4603      	mov	r3, r0
 800a70e:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 800a710:	7bbb      	ldrb	r3, [r7, #14]
 800a712:	2bff      	cmp	r3, #255	; 0xff
 800a714:	f000 812a 	beq.w	800a96c <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 800a718:	7bbb      	ldrb	r3, [r7, #14]
 800a71a:	4619      	mov	r1, r3
 800a71c:	6878      	ldr	r0, [r7, #4]
 800a71e:	f000 fc13 	bl	800af48 <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 800a728:	2050      	movs	r0, #80	; 0x50
 800a72a:	f002 f8e3 	bl	800c8f4 <malloc>
 800a72e:	4603      	mov	r3, r0
 800a730:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800a738:	69db      	ldr	r3, [r3, #28]
 800a73a:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800a73c:	7bbb      	ldrb	r3, [r7, #14]
 800a73e:	687a      	ldr	r2, [r7, #4]
 800a740:	211a      	movs	r1, #26
 800a742:	fb01 f303 	mul.w	r3, r1, r3
 800a746:	4413      	add	r3, r2
 800a748:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800a74c:	781b      	ldrb	r3, [r3, #0]
 800a74e:	b25b      	sxtb	r3, r3
 800a750:	2b00      	cmp	r3, #0
 800a752:	da15      	bge.n	800a780 <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a754:	7bbb      	ldrb	r3, [r7, #14]
 800a756:	687a      	ldr	r2, [r7, #4]
 800a758:	211a      	movs	r1, #26
 800a75a:	fb01 f303 	mul.w	r3, r1, r3
 800a75e:	4413      	add	r3, r2
 800a760:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800a764:	781a      	ldrb	r2, [r3, #0]
 800a766:	68bb      	ldr	r3, [r7, #8]
 800a768:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a76a:	7bbb      	ldrb	r3, [r7, #14]
 800a76c:	687a      	ldr	r2, [r7, #4]
 800a76e:	211a      	movs	r1, #26
 800a770:	fb01 f303 	mul.w	r3, r1, r3
 800a774:	4413      	add	r3, r2
 800a776:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800a77a:	881a      	ldrh	r2, [r3, #0]
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800a780:	68bb      	ldr	r3, [r7, #8]
 800a782:	785b      	ldrb	r3, [r3, #1]
 800a784:	4619      	mov	r1, r3
 800a786:	6878      	ldr	r0, [r7, #4]
 800a788:	f001 fd21 	bl	800c1ce <USBH_AllocPipe>
 800a78c:	4603      	mov	r3, r0
 800a78e:	461a      	mov	r2, r3
 800a790:	68bb      	ldr	r3, [r7, #8]
 800a792:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	7819      	ldrb	r1, [r3, #0]
 800a798:	68bb      	ldr	r3, [r7, #8]
 800a79a:	7858      	ldrb	r0, [r3, #1]
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a7a8:	68ba      	ldr	r2, [r7, #8]
 800a7aa:	8952      	ldrh	r2, [r2, #10]
 800a7ac:	9202      	str	r2, [sp, #8]
 800a7ae:	2203      	movs	r2, #3
 800a7b0:	9201      	str	r2, [sp, #4]
 800a7b2:	9300      	str	r3, [sp, #0]
 800a7b4:	4623      	mov	r3, r4
 800a7b6:	4602      	mov	r2, r0
 800a7b8:	6878      	ldr	r0, [r7, #4]
 800a7ba:	f001 fcd9 	bl	800c170 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800a7be:	68bb      	ldr	r3, [r7, #8]
 800a7c0:	781b      	ldrb	r3, [r3, #0]
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	4619      	mov	r1, r3
 800a7c6:	6878      	ldr	r0, [r7, #4]
 800a7c8:	f001 ffe4 	bl	800c794 <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	210a      	movs	r1, #10
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f000 fbd4 	bl	800af80 <USBH_FindInterface>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 800a7dc:	7bbb      	ldrb	r3, [r7, #14]
 800a7de:	2bff      	cmp	r3, #255	; 0xff
 800a7e0:	f000 80c4 	beq.w	800a96c <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800a7e4:	7bbb      	ldrb	r3, [r7, #14]
 800a7e6:	687a      	ldr	r2, [r7, #4]
 800a7e8:	211a      	movs	r1, #26
 800a7ea:	fb01 f303 	mul.w	r3, r1, r3
 800a7ee:	4413      	add	r3, r2
 800a7f0:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800a7f4:	781b      	ldrb	r3, [r3, #0]
 800a7f6:	b25b      	sxtb	r3, r3
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	da16      	bge.n	800a82a <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a7fc:	7bbb      	ldrb	r3, [r7, #14]
 800a7fe:	687a      	ldr	r2, [r7, #4]
 800a800:	211a      	movs	r1, #26
 800a802:	fb01 f303 	mul.w	r3, r1, r3
 800a806:	4413      	add	r3, r2
 800a808:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800a80c:	781a      	ldrb	r2, [r3, #0]
 800a80e:	68bb      	ldr	r3, [r7, #8]
 800a810:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a812:	7bbb      	ldrb	r3, [r7, #14]
 800a814:	687a      	ldr	r2, [r7, #4]
 800a816:	211a      	movs	r1, #26
 800a818:	fb01 f303 	mul.w	r3, r1, r3
 800a81c:	4413      	add	r3, r2
 800a81e:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800a822:	881a      	ldrh	r2, [r3, #0]
 800a824:	68bb      	ldr	r3, [r7, #8]
 800a826:	835a      	strh	r2, [r3, #26]
 800a828:	e015      	b.n	800a856 <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a82a:	7bbb      	ldrb	r3, [r7, #14]
 800a82c:	687a      	ldr	r2, [r7, #4]
 800a82e:	211a      	movs	r1, #26
 800a830:	fb01 f303 	mul.w	r3, r1, r3
 800a834:	4413      	add	r3, r2
 800a836:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800a83a:	781a      	ldrb	r2, [r3, #0]
 800a83c:	68bb      	ldr	r3, [r7, #8]
 800a83e:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a840:	7bbb      	ldrb	r3, [r7, #14]
 800a842:	687a      	ldr	r2, [r7, #4]
 800a844:	211a      	movs	r1, #26
 800a846:	fb01 f303 	mul.w	r3, r1, r3
 800a84a:	4413      	add	r3, r2
 800a84c:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800a850:	881a      	ldrh	r2, [r3, #0]
 800a852:	68bb      	ldr	r3, [r7, #8]
 800a854:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800a856:	7bbb      	ldrb	r3, [r7, #14]
 800a858:	687a      	ldr	r2, [r7, #4]
 800a85a:	211a      	movs	r1, #26
 800a85c:	fb01 f303 	mul.w	r3, r1, r3
 800a860:	4413      	add	r3, r2
 800a862:	f203 3352 	addw	r3, r3, #850	; 0x352
 800a866:	781b      	ldrb	r3, [r3, #0]
 800a868:	b25b      	sxtb	r3, r3
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	da16      	bge.n	800a89c <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a86e:	7bbb      	ldrb	r3, [r7, #14]
 800a870:	687a      	ldr	r2, [r7, #4]
 800a872:	211a      	movs	r1, #26
 800a874:	fb01 f303 	mul.w	r3, r1, r3
 800a878:	4413      	add	r3, r2
 800a87a:	f203 3352 	addw	r3, r3, #850	; 0x352
 800a87e:	781a      	ldrb	r2, [r3, #0]
 800a880:	68bb      	ldr	r3, [r7, #8]
 800a882:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a884:	7bbb      	ldrb	r3, [r7, #14]
 800a886:	687a      	ldr	r2, [r7, #4]
 800a888:	211a      	movs	r1, #26
 800a88a:	fb01 f303 	mul.w	r3, r1, r3
 800a88e:	4413      	add	r3, r2
 800a890:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800a894:	881a      	ldrh	r2, [r3, #0]
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	835a      	strh	r2, [r3, #26]
 800a89a:	e015      	b.n	800a8c8 <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a89c:	7bbb      	ldrb	r3, [r7, #14]
 800a89e:	687a      	ldr	r2, [r7, #4]
 800a8a0:	211a      	movs	r1, #26
 800a8a2:	fb01 f303 	mul.w	r3, r1, r3
 800a8a6:	4413      	add	r3, r2
 800a8a8:	f203 3352 	addw	r3, r3, #850	; 0x352
 800a8ac:	781a      	ldrb	r2, [r3, #0]
 800a8ae:	68bb      	ldr	r3, [r7, #8]
 800a8b0:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a8b2:	7bbb      	ldrb	r3, [r7, #14]
 800a8b4:	687a      	ldr	r2, [r7, #4]
 800a8b6:	211a      	movs	r1, #26
 800a8b8:	fb01 f303 	mul.w	r3, r1, r3
 800a8bc:	4413      	add	r3, r2
 800a8be:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800a8c2:	881a      	ldrh	r2, [r3, #0]
 800a8c4:	68bb      	ldr	r3, [r7, #8]
 800a8c6:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800a8c8:	68bb      	ldr	r3, [r7, #8]
 800a8ca:	7b9b      	ldrb	r3, [r3, #14]
 800a8cc:	4619      	mov	r1, r3
 800a8ce:	6878      	ldr	r0, [r7, #4]
 800a8d0:	f001 fc7d 	bl	800c1ce <USBH_AllocPipe>
 800a8d4:	4603      	mov	r3, r0
 800a8d6:	461a      	mov	r2, r3
 800a8d8:	68bb      	ldr	r3, [r7, #8]
 800a8da:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800a8dc:	68bb      	ldr	r3, [r7, #8]
 800a8de:	7bdb      	ldrb	r3, [r3, #15]
 800a8e0:	4619      	mov	r1, r3
 800a8e2:	6878      	ldr	r0, [r7, #4]
 800a8e4:	f001 fc73 	bl	800c1ce <USBH_AllocPipe>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	461a      	mov	r2, r3
 800a8ec:	68bb      	ldr	r3, [r7, #8]
 800a8ee:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 800a8f0:	68bb      	ldr	r3, [r7, #8]
 800a8f2:	7b59      	ldrb	r1, [r3, #13]
 800a8f4:	68bb      	ldr	r3, [r7, #8]
 800a8f6:	7b98      	ldrb	r0, [r3, #14]
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a904:	68ba      	ldr	r2, [r7, #8]
 800a906:	8b12      	ldrh	r2, [r2, #24]
 800a908:	9202      	str	r2, [sp, #8]
 800a90a:	2202      	movs	r2, #2
 800a90c:	9201      	str	r2, [sp, #4]
 800a90e:	9300      	str	r3, [sp, #0]
 800a910:	4623      	mov	r3, r4
 800a912:	4602      	mov	r2, r0
 800a914:	6878      	ldr	r0, [r7, #4]
 800a916:	f001 fc2b 	bl	800c170 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 800a91a:	68bb      	ldr	r3, [r7, #8]
 800a91c:	7b19      	ldrb	r1, [r3, #12]
 800a91e:	68bb      	ldr	r3, [r7, #8]
 800a920:	7bd8      	ldrb	r0, [r3, #15]
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a92e:	68ba      	ldr	r2, [r7, #8]
 800a930:	8b52      	ldrh	r2, [r2, #26]
 800a932:	9202      	str	r2, [sp, #8]
 800a934:	2202      	movs	r2, #2
 800a936:	9201      	str	r2, [sp, #4]
 800a938:	9300      	str	r3, [sp, #0]
 800a93a:	4623      	mov	r3, r4
 800a93c:	4602      	mov	r2, r0
 800a93e:	6878      	ldr	r0, [r7, #4]
 800a940:	f001 fc16 	bl	800c170 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	2200      	movs	r2, #0
 800a948:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 800a94c:	68bb      	ldr	r3, [r7, #8]
 800a94e:	7b5b      	ldrb	r3, [r3, #13]
 800a950:	2200      	movs	r2, #0
 800a952:	4619      	mov	r1, r3
 800a954:	6878      	ldr	r0, [r7, #4]
 800a956:	f001 ff1d 	bl	800c794 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 800a95a:	68bb      	ldr	r3, [r7, #8]
 800a95c:	7b1b      	ldrb	r3, [r3, #12]
 800a95e:	2200      	movs	r2, #0
 800a960:	4619      	mov	r1, r3
 800a962:	6878      	ldr	r0, [r7, #4]
 800a964:	f001 ff16 	bl	800c794 <USBH_LL_SetToggle>
      status = USBH_OK;
 800a968:	2300      	movs	r3, #0
 800a96a:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 800a96c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a96e:	4618      	mov	r0, r3
 800a970:	3714      	adds	r7, #20
 800a972:	46bd      	mov	sp, r7
 800a974:	bd90      	pop	{r4, r7, pc}

0800a976 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800a976:	b580      	push	{r7, lr}
 800a978:	b084      	sub	sp, #16
 800a97a:	af00      	add	r7, sp, #0
 800a97c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800a984:	69db      	ldr	r3, [r3, #28]
 800a986:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	781b      	ldrb	r3, [r3, #0]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d00e      	beq.n	800a9ae <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	781b      	ldrb	r3, [r3, #0]
 800a994:	4619      	mov	r1, r3
 800a996:	6878      	ldr	r0, [r7, #4]
 800a998:	f001 fc09 	bl	800c1ae <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	781b      	ldrb	r3, [r3, #0]
 800a9a0:	4619      	mov	r1, r3
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	f001 fc31 	bl	800c20a <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	7b1b      	ldrb	r3, [r3, #12]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d00e      	beq.n	800a9d4 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	7b1b      	ldrb	r3, [r3, #12]
 800a9ba:	4619      	mov	r1, r3
 800a9bc:	6878      	ldr	r0, [r7, #4]
 800a9be:	f001 fbf6 	bl	800c1ae <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	7b1b      	ldrb	r3, [r3, #12]
 800a9c6:	4619      	mov	r1, r3
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f001 fc1e 	bl	800c20a <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	7b5b      	ldrb	r3, [r3, #13]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d00e      	beq.n	800a9fa <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	7b5b      	ldrb	r3, [r3, #13]
 800a9e0:	4619      	mov	r1, r3
 800a9e2:	6878      	ldr	r0, [r7, #4]
 800a9e4:	f001 fbe3 	bl	800c1ae <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	7b5b      	ldrb	r3, [r3, #13]
 800a9ec:	4619      	mov	r1, r3
 800a9ee:	6878      	ldr	r0, [r7, #4]
 800a9f0:	f001 fc0b 	bl	800c20a <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800aa00:	69db      	ldr	r3, [r3, #28]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d00b      	beq.n	800aa1e <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800aa0c:	69db      	ldr	r3, [r3, #28]
 800aa0e:	4618      	mov	r0, r3
 800aa10:	f001 ff78 	bl	800c904 <free>
    phost->pActiveClass->pData = 0U;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800aa1e:	2300      	movs	r3, #0
}
 800aa20:	4618      	mov	r0, r3
 800aa22:	3710      	adds	r7, #16
 800aa24:	46bd      	mov	sp, r7
 800aa26:	bd80      	pop	{r7, pc}

0800aa28 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 800aa28:	b580      	push	{r7, lr}
 800aa2a:	b084      	sub	sp, #16
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 800aa30:	2302      	movs	r3, #2
 800aa32:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800aa3a:	69db      	ldr	r3, [r3, #28]
 800aa3c:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 800aa3e:	68bb      	ldr	r3, [r7, #8]
 800aa40:	3340      	adds	r3, #64	; 0x40
 800aa42:	4619      	mov	r1, r3
 800aa44:	6878      	ldr	r0, [r7, #4]
 800aa46:	f000 f8b2 	bl	800abae <GetLineCoding>
 800aa4a:	4603      	mov	r3, r0
 800aa4c:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 800aa4e:	7bfb      	ldrb	r3, [r7, #15]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d105      	bne.n	800aa60 <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800aa5a:	2102      	movs	r1, #2
 800aa5c:	6878      	ldr	r0, [r7, #4]
 800aa5e:	4798      	blx	r3
  }
  return status;
 800aa60:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa62:	4618      	mov	r0, r3
 800aa64:	3710      	adds	r7, #16
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd80      	pop	{r7, pc}
	...

0800aa6c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b084      	sub	sp, #16
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800aa74:	2301      	movs	r3, #1
 800aa76:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800aa78:	2300      	movs	r3, #0
 800aa7a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800aa82:	69db      	ldr	r3, [r3, #28]
 800aa84:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800aa8c:	2b04      	cmp	r3, #4
 800aa8e:	d877      	bhi.n	800ab80 <USBH_CDC_Process+0x114>
 800aa90:	a201      	add	r2, pc, #4	; (adr r2, 800aa98 <USBH_CDC_Process+0x2c>)
 800aa92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa96:	bf00      	nop
 800aa98:	0800aaad 	.word	0x0800aaad
 800aa9c:	0800aab3 	.word	0x0800aab3
 800aaa0:	0800aae3 	.word	0x0800aae3
 800aaa4:	0800ab57 	.word	0x0800ab57
 800aaa8:	0800ab65 	.word	0x0800ab65
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 800aaac:	2300      	movs	r3, #0
 800aaae:	73fb      	strb	r3, [r7, #15]
    break;
 800aab0:	e06d      	b.n	800ab8e <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800aab2:	68bb      	ldr	r3, [r7, #8]
 800aab4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aab6:	4619      	mov	r1, r3
 800aab8:	6878      	ldr	r0, [r7, #4]
 800aaba:	f000 f897 	bl	800abec <SetLineCoding>
 800aabe:	4603      	mov	r3, r0
 800aac0:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 800aac2:	7bbb      	ldrb	r3, [r7, #14]
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d104      	bne.n	800aad2 <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800aac8:	68bb      	ldr	r3, [r7, #8]
 800aaca:	2202      	movs	r2, #2
 800aacc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 800aad0:	e058      	b.n	800ab84 <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 800aad2:	7bbb      	ldrb	r3, [r7, #14]
 800aad4:	2b01      	cmp	r3, #1
 800aad6:	d055      	beq.n	800ab84 <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 800aad8:	68bb      	ldr	r3, [r7, #8]
 800aada:	2204      	movs	r2, #4
 800aadc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 800aae0:	e050      	b.n	800ab84 <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800aae2:	68bb      	ldr	r3, [r7, #8]
 800aae4:	3340      	adds	r3, #64	; 0x40
 800aae6:	4619      	mov	r1, r3
 800aae8:	6878      	ldr	r0, [r7, #4]
 800aaea:	f000 f860 	bl	800abae <GetLineCoding>
 800aaee:	4603      	mov	r3, r0
 800aaf0:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 800aaf2:	7bbb      	ldrb	r3, [r7, #14]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d126      	bne.n	800ab46 <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	2200      	movs	r2, #0
 800aafc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800ab00:	68bb      	ldr	r3, [r7, #8]
 800ab02:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800ab06:	68bb      	ldr	r3, [r7, #8]
 800ab08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab0a:	791b      	ldrb	r3, [r3, #4]
 800ab0c:	429a      	cmp	r2, r3
 800ab0e:	d13b      	bne.n	800ab88 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800ab10:	68bb      	ldr	r3, [r7, #8]
 800ab12:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab1a:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800ab1c:	429a      	cmp	r2, r3
 800ab1e:	d133      	bne.n	800ab88 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800ab20:	68bb      	ldr	r3, [r7, #8]
 800ab22:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800ab26:	68bb      	ldr	r3, [r7, #8]
 800ab28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab2a:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800ab2c:	429a      	cmp	r2, r3
 800ab2e:	d12b      	bne.n	800ab88 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800ab30:	68bb      	ldr	r3, [r7, #8]
 800ab32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ab34:	68bb      	ldr	r3, [r7, #8]
 800ab36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab38:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800ab3a:	429a      	cmp	r2, r3
 800ab3c:	d124      	bne.n	800ab88 <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 800ab3e:	6878      	ldr	r0, [r7, #4]
 800ab40:	f000 f95a 	bl	800adf8 <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 800ab44:	e020      	b.n	800ab88 <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 800ab46:	7bbb      	ldrb	r3, [r7, #14]
 800ab48:	2b01      	cmp	r3, #1
 800ab4a:	d01d      	beq.n	800ab88 <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 800ab4c:	68bb      	ldr	r3, [r7, #8]
 800ab4e:	2204      	movs	r2, #4
 800ab50:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 800ab54:	e018      	b.n	800ab88 <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 800ab56:	6878      	ldr	r0, [r7, #4]
 800ab58:	f000 f867 	bl	800ac2a <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 800ab5c:	6878      	ldr	r0, [r7, #4]
 800ab5e:	f000 f8dc 	bl	800ad1a <CDC_ProcessReception>
    break;
 800ab62:	e014      	b.n	800ab8e <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 800ab64:	2100      	movs	r1, #0
 800ab66:	6878      	ldr	r0, [r7, #4]
 800ab68:	f000 fece 	bl	800b908 <USBH_ClrFeature>
 800ab6c:	4603      	mov	r3, r0
 800ab6e:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 800ab70:	7bbb      	ldrb	r3, [r7, #14]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d10a      	bne.n	800ab8c <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 800ab76:	68bb      	ldr	r3, [r7, #8]
 800ab78:	2200      	movs	r2, #0
 800ab7a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 800ab7e:	e005      	b.n	800ab8c <USBH_CDC_Process+0x120>

  default:
    break;
 800ab80:	bf00      	nop
 800ab82:	e004      	b.n	800ab8e <USBH_CDC_Process+0x122>
    break;
 800ab84:	bf00      	nop
 800ab86:	e002      	b.n	800ab8e <USBH_CDC_Process+0x122>
    break;
 800ab88:	bf00      	nop
 800ab8a:	e000      	b.n	800ab8e <USBH_CDC_Process+0x122>
    break;
 800ab8c:	bf00      	nop

  }

  return status;
 800ab8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab90:	4618      	mov	r0, r3
 800ab92:	3710      	adds	r7, #16
 800ab94:	46bd      	mov	sp, r7
 800ab96:	bd80      	pop	{r7, pc}

0800ab98 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 800ab98:	b480      	push	{r7}
 800ab9a:	b083      	sub	sp, #12
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 800aba0:	2300      	movs	r3, #0
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	370c      	adds	r7, #12
 800aba6:	46bd      	mov	sp, r7
 800aba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abac:	4770      	bx	lr

0800abae <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800abae:	b580      	push	{r7, lr}
 800abb0:	b082      	sub	sp, #8
 800abb2:	af00      	add	r7, sp, #0
 800abb4:	6078      	str	r0, [r7, #4]
 800abb6:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	22a1      	movs	r2, #161	; 0xa1
 800abbc:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	2221      	movs	r2, #33	; 0x21
 800abc2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	2200      	movs	r2, #0
 800abc8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	2200      	movs	r2, #0
 800abce:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	2207      	movs	r2, #7
 800abd4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800abd6:	683b      	ldr	r3, [r7, #0]
 800abd8:	2207      	movs	r2, #7
 800abda:	4619      	mov	r1, r3
 800abdc:	6878      	ldr	r0, [r7, #4]
 800abde:	f001 f873 	bl	800bcc8 <USBH_CtlReq>
 800abe2:	4603      	mov	r3, r0
}
 800abe4:	4618      	mov	r0, r3
 800abe6:	3708      	adds	r7, #8
 800abe8:	46bd      	mov	sp, r7
 800abea:	bd80      	pop	{r7, pc}

0800abec <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b082      	sub	sp, #8
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
 800abf4:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	2221      	movs	r2, #33	; 0x21
 800abfa:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	2220      	movs	r2, #32
 800ac00:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	2200      	movs	r2, #0
 800ac06:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	2207      	movs	r2, #7
 800ac12:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800ac14:	683b      	ldr	r3, [r7, #0]
 800ac16:	2207      	movs	r2, #7
 800ac18:	4619      	mov	r1, r3
 800ac1a:	6878      	ldr	r0, [r7, #4]
 800ac1c:	f001 f854 	bl	800bcc8 <USBH_CtlReq>
 800ac20:	4603      	mov	r3, r0
}
 800ac22:	4618      	mov	r0, r3
 800ac24:	3708      	adds	r7, #8
 800ac26:	46bd      	mov	sp, r7
 800ac28:	bd80      	pop	{r7, pc}

0800ac2a <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800ac2a:	b580      	push	{r7, lr}
 800ac2c:	b086      	sub	sp, #24
 800ac2e:	af02      	add	r7, sp, #8
 800ac30:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ac38:	69db      	ldr	r3, [r3, #28]
 800ac3a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800ac46:	2b01      	cmp	r3, #1
 800ac48:	d002      	beq.n	800ac50 <CDC_ProcessTransmission+0x26>
 800ac4a:	2b02      	cmp	r3, #2
 800ac4c:	d025      	beq.n	800ac9a <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 800ac4e:	e060      	b.n	800ad12 <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac54:	68fa      	ldr	r2, [r7, #12]
 800ac56:	8b12      	ldrh	r2, [r2, #24]
 800ac58:	4293      	cmp	r3, r2
 800ac5a:	d90c      	bls.n	800ac76 <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	69d9      	ldr	r1, [r3, #28]
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	8b1a      	ldrh	r2, [r3, #24]
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	7b58      	ldrb	r0, [r3, #13]
 800ac68:	2301      	movs	r3, #1
 800ac6a:	9300      	str	r3, [sp, #0]
 800ac6c:	4603      	mov	r3, r0
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	f001 fa3b 	bl	800c0ea <USBH_BulkSendData>
 800ac74:	e00c      	b.n	800ac90 <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 800ac7e:	b29a      	uxth	r2, r3
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	7b58      	ldrb	r0, [r3, #13]
 800ac84:	2301      	movs	r3, #1
 800ac86:	9300      	str	r3, [sp, #0]
 800ac88:	4603      	mov	r3, r0
 800ac8a:	6878      	ldr	r0, [r7, #4]
 800ac8c:	f001 fa2d 	bl	800c0ea <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	2202      	movs	r2, #2
 800ac94:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800ac98:	e03b      	b.n	800ad12 <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	7b5b      	ldrb	r3, [r3, #13]
 800ac9e:	4619      	mov	r1, r3
 800aca0:	6878      	ldr	r0, [r7, #4]
 800aca2:	f001 fd4d 	bl	800c740 <USBH_LL_GetURBState>
 800aca6:	4603      	mov	r3, r0
 800aca8:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 800acaa:	7afb      	ldrb	r3, [r7, #11]
 800acac:	2b01      	cmp	r3, #1
 800acae:	d128      	bne.n	800ad02 <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acb4:	68fa      	ldr	r2, [r7, #12]
 800acb6:	8b12      	ldrh	r2, [r2, #24]
 800acb8:	4293      	cmp	r3, r2
 800acba:	d90e      	bls.n	800acda <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acc0:	68fa      	ldr	r2, [r7, #12]
 800acc2:	8b12      	ldrh	r2, [r2, #24]
 800acc4:	1a9a      	subs	r2, r3, r2
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	69db      	ldr	r3, [r3, #28]
 800acce:	68fa      	ldr	r2, [r7, #12]
 800acd0:	8b12      	ldrh	r2, [r2, #24]
 800acd2:	441a      	add	r2, r3
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	61da      	str	r2, [r3, #28]
 800acd8:	e002      	b.n	800ace0 <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	2200      	movs	r2, #0
 800acde:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d004      	beq.n	800acf2 <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	2201      	movs	r2, #1
 800acec:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800acf0:	e00e      	b.n	800ad10 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	2200      	movs	r2, #0
 800acf6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 800acfa:	6878      	ldr	r0, [r7, #4]
 800acfc:	f000 f868 	bl	800add0 <USBH_CDC_TransmitCallback>
    break;
 800ad00:	e006      	b.n	800ad10 <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 800ad02:	7afb      	ldrb	r3, [r7, #11]
 800ad04:	2b02      	cmp	r3, #2
 800ad06:	d103      	bne.n	800ad10 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	2201      	movs	r2, #1
 800ad0c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800ad10:	bf00      	nop
  }
}
 800ad12:	bf00      	nop
 800ad14:	3710      	adds	r7, #16
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bd80      	pop	{r7, pc}

0800ad1a <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800ad1a:	b580      	push	{r7, lr}
 800ad1c:	b086      	sub	sp, #24
 800ad1e:	af00      	add	r7, sp, #0
 800ad20:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ad28:	69db      	ldr	r3, [r3, #28]
 800ad2a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ad2c:	2300      	movs	r3, #0
 800ad2e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 800ad30:	697b      	ldr	r3, [r7, #20]
 800ad32:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800ad36:	2b03      	cmp	r3, #3
 800ad38:	d002      	beq.n	800ad40 <CDC_ProcessReception+0x26>
 800ad3a:	2b04      	cmp	r3, #4
 800ad3c:	d00e      	beq.n	800ad5c <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 800ad3e:	e043      	b.n	800adc8 <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 800ad40:	697b      	ldr	r3, [r7, #20]
 800ad42:	6a19      	ldr	r1, [r3, #32]
 800ad44:	697b      	ldr	r3, [r7, #20]
 800ad46:	8b5a      	ldrh	r2, [r3, #26]
 800ad48:	697b      	ldr	r3, [r7, #20]
 800ad4a:	7b1b      	ldrb	r3, [r3, #12]
 800ad4c:	6878      	ldr	r0, [r7, #4]
 800ad4e:	f001 f9f1 	bl	800c134 <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800ad52:	697b      	ldr	r3, [r7, #20]
 800ad54:	2204      	movs	r2, #4
 800ad56:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800ad5a:	e035      	b.n	800adc8 <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800ad5c:	697b      	ldr	r3, [r7, #20]
 800ad5e:	7b1b      	ldrb	r3, [r3, #12]
 800ad60:	4619      	mov	r1, r3
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	f001 fcec 	bl	800c740 <USBH_LL_GetURBState>
 800ad68:	4603      	mov	r3, r0
 800ad6a:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 800ad6c:	7cfb      	ldrb	r3, [r7, #19]
 800ad6e:	2b01      	cmp	r3, #1
 800ad70:	d129      	bne.n	800adc6 <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800ad72:	697b      	ldr	r3, [r7, #20]
 800ad74:	7b1b      	ldrb	r3, [r3, #12]
 800ad76:	4619      	mov	r1, r3
 800ad78:	6878      	ldr	r0, [r7, #4]
 800ad7a:	f001 fc4f 	bl	800c61c <USBH_LL_GetLastXferSize>
 800ad7e:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800ad80:	697b      	ldr	r3, [r7, #20]
 800ad82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad84:	68fa      	ldr	r2, [r7, #12]
 800ad86:	429a      	cmp	r2, r3
 800ad88:	d016      	beq.n	800adb8 <CDC_ProcessReception+0x9e>
 800ad8a:	697b      	ldr	r3, [r7, #20]
 800ad8c:	8b5b      	ldrh	r3, [r3, #26]
 800ad8e:	461a      	mov	r2, r3
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	4293      	cmp	r3, r2
 800ad94:	d910      	bls.n	800adb8 <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 800ad96:	697b      	ldr	r3, [r7, #20]
 800ad98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	1ad2      	subs	r2, r2, r3
 800ad9e:	697b      	ldr	r3, [r7, #20]
 800ada0:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 800ada2:	697b      	ldr	r3, [r7, #20]
 800ada4:	6a1a      	ldr	r2, [r3, #32]
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	441a      	add	r2, r3
 800adaa:	697b      	ldr	r3, [r7, #20]
 800adac:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800adae:	697b      	ldr	r3, [r7, #20]
 800adb0:	2203      	movs	r2, #3
 800adb2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800adb6:	e006      	b.n	800adc6 <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 800adb8:	697b      	ldr	r3, [r7, #20]
 800adba:	2200      	movs	r2, #0
 800adbc:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 800adc0:	6878      	ldr	r0, [r7, #4]
 800adc2:	f000 f80f 	bl	800ade4 <USBH_CDC_ReceiveCallback>
    break;
 800adc6:	bf00      	nop
  }
}
 800adc8:	bf00      	nop
 800adca:	3718      	adds	r7, #24
 800adcc:	46bd      	mov	sp, r7
 800adce:	bd80      	pop	{r7, pc}

0800add0 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800add0:	b480      	push	{r7}
 800add2:	b083      	sub	sp, #12
 800add4:	af00      	add	r7, sp, #0
 800add6:	6078      	str	r0, [r7, #4]

}
 800add8:	bf00      	nop
 800adda:	370c      	adds	r7, #12
 800addc:	46bd      	mov	sp, r7
 800adde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade2:	4770      	bx	lr

0800ade4 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800ade4:	b480      	push	{r7}
 800ade6:	b083      	sub	sp, #12
 800ade8:	af00      	add	r7, sp, #0
 800adea:	6078      	str	r0, [r7, #4]

}
 800adec:	bf00      	nop
 800adee:	370c      	adds	r7, #12
 800adf0:	46bd      	mov	sp, r7
 800adf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf6:	4770      	bx	lr

0800adf8 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800adf8:	b480      	push	{r7}
 800adfa:	b083      	sub	sp, #12
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]

}
 800ae00:	bf00      	nop
 800ae02:	370c      	adds	r7, #12
 800ae04:	46bd      	mov	sp, r7
 800ae06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0a:	4770      	bx	lr

0800ae0c <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	b084      	sub	sp, #16
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	60f8      	str	r0, [r7, #12]
 800ae14:	60b9      	str	r1, [r7, #8]
 800ae16:	4613      	mov	r3, r2
 800ae18:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d101      	bne.n	800ae24 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800ae20:	2302      	movs	r3, #2
 800ae22:	e019      	b.n	800ae58 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	79fa      	ldrb	r2, [r7, #7]
 800ae28:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	2200      	movs	r2, #0
 800ae30:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	2200      	movs	r2, #0
 800ae38:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800ae3c:	68f8      	ldr	r0, [r7, #12]
 800ae3e:	f000 f80f 	bl	800ae60 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 800ae42:	68bb      	ldr	r3, [r7, #8]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d003      	beq.n	800ae50 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	68ba      	ldr	r2, [r7, #8]
 800ae4c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800ae50:	68f8      	ldr	r0, [r7, #12]
 800ae52:	f001 fb31 	bl	800c4b8 <USBH_LL_Init>

  return USBH_OK;
 800ae56:	2300      	movs	r3, #0
}
 800ae58:	4618      	mov	r0, r3
 800ae5a:	3710      	adds	r7, #16
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	bd80      	pop	{r7, pc}

0800ae60 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800ae60:	b480      	push	{r7}
 800ae62:	b085      	sub	sp, #20
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800ae68:	2300      	movs	r3, #0
 800ae6a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800ae6c:	e008      	b.n	800ae80 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	68fa      	ldr	r2, [r7, #12]
 800ae72:	32e0      	adds	r2, #224	; 0xe0
 800ae74:	2100      	movs	r1, #0
 800ae76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	3301      	adds	r3, #1
 800ae7e:	60fb      	str	r3, [r7, #12]
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	2b0e      	cmp	r3, #14
 800ae84:	d9f3      	bls.n	800ae6e <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800ae86:	2300      	movs	r3, #0
 800ae88:	60fb      	str	r3, [r7, #12]
 800ae8a:	e009      	b.n	800aea0 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 800ae8c:	687a      	ldr	r2, [r7, #4]
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	4413      	add	r3, r2
 800ae92:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800ae96:	2200      	movs	r2, #0
 800ae98:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	3301      	adds	r3, #1
 800ae9e:	60fb      	str	r3, [r7, #12]
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aea6:	d3f1      	bcc.n	800ae8c <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	2200      	movs	r2, #0
 800aeac:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	2201      	movs	r2, #1
 800aeb8:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	2200      	movs	r2, #0
 800aebe:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	2201      	movs	r2, #1
 800aec6:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	2240      	movs	r2, #64	; 0x40
 800aecc:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	2200      	movs	r2, #0
 800aed2:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	2200      	movs	r2, #0
 800aed8:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	2201      	movs	r2, #1
 800aee0:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 800aee4:	2300      	movs	r3, #0
}
 800aee6:	4618      	mov	r0, r3
 800aee8:	3714      	adds	r7, #20
 800aeea:	46bd      	mov	sp, r7
 800aeec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef0:	4770      	bx	lr

0800aef2 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800aef2:	b480      	push	{r7}
 800aef4:	b085      	sub	sp, #20
 800aef6:	af00      	add	r7, sp, #0
 800aef8:	6078      	str	r0, [r7, #4]
 800aefa:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 800aefc:	2300      	movs	r3, #0
 800aefe:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 800af00:	683b      	ldr	r3, [r7, #0]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d017      	beq.n	800af36 <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d10f      	bne.n	800af30 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800af16:	1c59      	adds	r1, r3, #1
 800af18:	687a      	ldr	r2, [r7, #4]
 800af1a:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 800af1e:	687a      	ldr	r2, [r7, #4]
 800af20:	33dc      	adds	r3, #220	; 0xdc
 800af22:	009b      	lsls	r3, r3, #2
 800af24:	4413      	add	r3, r2
 800af26:	683a      	ldr	r2, [r7, #0]
 800af28:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 800af2a:	2300      	movs	r3, #0
 800af2c:	73fb      	strb	r3, [r7, #15]
 800af2e:	e004      	b.n	800af3a <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800af30:	2302      	movs	r3, #2
 800af32:	73fb      	strb	r3, [r7, #15]
 800af34:	e001      	b.n	800af3a <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800af36:	2302      	movs	r3, #2
 800af38:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800af3a:	7bfb      	ldrb	r3, [r7, #15]
}
 800af3c:	4618      	mov	r0, r3
 800af3e:	3714      	adds	r7, #20
 800af40:	46bd      	mov	sp, r7
 800af42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af46:	4770      	bx	lr

0800af48 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800af48:	b480      	push	{r7}
 800af4a:	b085      	sub	sp, #20
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]
 800af50:	460b      	mov	r3, r1
 800af52:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 800af54:	2300      	movs	r3, #0
 800af56:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 800af5e:	78fa      	ldrb	r2, [r7, #3]
 800af60:	429a      	cmp	r2, r3
 800af62:	d204      	bcs.n	800af6e <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	78fa      	ldrb	r2, [r7, #3]
 800af68:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 800af6c:	e001      	b.n	800af72 <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 800af6e:	2302      	movs	r3, #2
 800af70:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800af72:	7bfb      	ldrb	r3, [r7, #15]
}
 800af74:	4618      	mov	r0, r3
 800af76:	3714      	adds	r7, #20
 800af78:	46bd      	mov	sp, r7
 800af7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7e:	4770      	bx	lr

0800af80 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800af80:	b480      	push	{r7}
 800af82:	b087      	sub	sp, #28
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]
 800af88:	4608      	mov	r0, r1
 800af8a:	4611      	mov	r1, r2
 800af8c:	461a      	mov	r2, r3
 800af8e:	4603      	mov	r3, r0
 800af90:	70fb      	strb	r3, [r7, #3]
 800af92:	460b      	mov	r3, r1
 800af94:	70bb      	strb	r3, [r7, #2]
 800af96:	4613      	mov	r3, r2
 800af98:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 800af9a:	2300      	movs	r3, #0
 800af9c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800af9e:	2300      	movs	r3, #0
 800afa0:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800afa8:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800afaa:	e025      	b.n	800aff8 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800afac:	7dfb      	ldrb	r3, [r7, #23]
 800afae:	221a      	movs	r2, #26
 800afb0:	fb02 f303 	mul.w	r3, r2, r3
 800afb4:	3308      	adds	r3, #8
 800afb6:	68fa      	ldr	r2, [r7, #12]
 800afb8:	4413      	add	r3, r2
 800afba:	3302      	adds	r3, #2
 800afbc:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800afbe:	693b      	ldr	r3, [r7, #16]
 800afc0:	795b      	ldrb	r3, [r3, #5]
 800afc2:	78fa      	ldrb	r2, [r7, #3]
 800afc4:	429a      	cmp	r2, r3
 800afc6:	d002      	beq.n	800afce <USBH_FindInterface+0x4e>
 800afc8:	78fb      	ldrb	r3, [r7, #3]
 800afca:	2bff      	cmp	r3, #255	; 0xff
 800afcc:	d111      	bne.n	800aff2 <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800afce:	693b      	ldr	r3, [r7, #16]
 800afd0:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800afd2:	78ba      	ldrb	r2, [r7, #2]
 800afd4:	429a      	cmp	r2, r3
 800afd6:	d002      	beq.n	800afde <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800afd8:	78bb      	ldrb	r3, [r7, #2]
 800afda:	2bff      	cmp	r3, #255	; 0xff
 800afdc:	d109      	bne.n	800aff2 <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800afde:	693b      	ldr	r3, [r7, #16]
 800afe0:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800afe2:	787a      	ldrb	r2, [r7, #1]
 800afe4:	429a      	cmp	r2, r3
 800afe6:	d002      	beq.n	800afee <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800afe8:	787b      	ldrb	r3, [r7, #1]
 800afea:	2bff      	cmp	r3, #255	; 0xff
 800afec:	d101      	bne.n	800aff2 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800afee:	7dfb      	ldrb	r3, [r7, #23]
 800aff0:	e006      	b.n	800b000 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800aff2:	7dfb      	ldrb	r3, [r7, #23]
 800aff4:	3301      	adds	r3, #1
 800aff6:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800aff8:	7dfb      	ldrb	r3, [r7, #23]
 800affa:	2b01      	cmp	r3, #1
 800affc:	d9d6      	bls.n	800afac <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800affe:	23ff      	movs	r3, #255	; 0xff
}
 800b000:	4618      	mov	r0, r3
 800b002:	371c      	adds	r7, #28
 800b004:	46bd      	mov	sp, r7
 800b006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00a:	4770      	bx	lr

0800b00c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b082      	sub	sp, #8
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800b014:	6878      	ldr	r0, [r7, #4]
 800b016:	f001 fa8b 	bl	800c530 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 800b01a:	2101      	movs	r1, #1
 800b01c:	6878      	ldr	r0, [r7, #4]
 800b01e:	f001 fba2 	bl	800c766 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800b022:	2300      	movs	r3, #0
}
 800b024:	4618      	mov	r0, r3
 800b026:	3708      	adds	r7, #8
 800b028:	46bd      	mov	sp, r7
 800b02a:	bd80      	pop	{r7, pc}

0800b02c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b088      	sub	sp, #32
 800b030:	af04      	add	r7, sp, #16
 800b032:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800b034:	2302      	movs	r3, #2
 800b036:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800b038:	2300      	movs	r3, #0
 800b03a:	73fb      	strb	r3, [r7, #15]

  /* check for Host port events */
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 800b03c:	6878      	ldr	r0, [r7, #4]
 800b03e:	f000 faec 	bl	800b61a <USBH_IsPortEnabled>
 800b042:	4603      	mov	r3, r0
 800b044:	2b00      	cmp	r3, #0
 800b046:	d10c      	bne.n	800b062 <USBH_Process+0x36>
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	781b      	ldrb	r3, [r3, #0]
 800b04c:	b2db      	uxtb	r3, r3
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d007      	beq.n	800b062 <USBH_Process+0x36>
  {
    if(phost->gState != HOST_DEV_DISCONNECTED)
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	781b      	ldrb	r3, [r3, #0]
 800b056:	b2db      	uxtb	r3, r3
 800b058:	2b03      	cmp	r3, #3
 800b05a:	d002      	beq.n	800b062 <USBH_Process+0x36>
    {
      phost->gState = HOST_DEV_DISCONNECTED;
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	2203      	movs	r2, #3
 800b060:	701a      	strb	r2, [r3, #0]
    }
  }

  switch (phost->gState)
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	781b      	ldrb	r3, [r3, #0]
 800b066:	b2db      	uxtb	r3, r3
 800b068:	2b0b      	cmp	r3, #11
 800b06a:	f200 814c 	bhi.w	800b306 <USBH_Process+0x2da>
 800b06e:	a201      	add	r2, pc, #4	; (adr r2, 800b074 <USBH_Process+0x48>)
 800b070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b074:	0800b0a5 	.word	0x0800b0a5
 800b078:	0800b0c7 	.word	0x0800b0c7
 800b07c:	0800b0db 	.word	0x0800b0db
 800b080:	0800b2e1 	.word	0x0800b2e1
 800b084:	0800b307 	.word	0x0800b307
 800b088:	0800b169 	.word	0x0800b169
 800b08c:	0800b297 	.word	0x0800b297
 800b090:	0800b199 	.word	0x0800b199
 800b094:	0800b1b9 	.word	0x0800b1b9
 800b098:	0800b1d9 	.word	0x0800b1d9
 800b09c:	0800b207 	.word	0x0800b207
 800b0a0:	0800b2c9 	.word	0x0800b2c9
  {
  case HOST_IDLE :

    if (phost->device.is_connected)
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b0aa:	b2db      	uxtb	r3, r3
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	f000 812c 	beq.w	800b30a <USBH_Process+0x2de>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	2201      	movs	r2, #1
 800b0b6:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200U);
 800b0b8:	20c8      	movs	r0, #200	; 0xc8
 800b0ba:	f001 fb9e 	bl	800c7fa <USBH_Delay>
      USBH_LL_ResetPort(phost);
 800b0be:	6878      	ldr	r0, [r7, #4]
 800b0c0:	f001 fa91 	bl	800c5e6 <USBH_LL_ResetPort>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800b0c4:	e121      	b.n	800b30a <USBH_Process+0x2de>

  case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Eabled */

    if (phost->device.PortEnabled == 1U)
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b0cc:	2b01      	cmp	r3, #1
 800b0ce:	f040 811e 	bne.w	800b30e <USBH_Process+0x2e2>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	2202      	movs	r2, #2
 800b0d6:	701a      	strb	r2, [r3, #0]
    }
    break;
 800b0d8:	e119      	b.n	800b30e <USBH_Process+0x2e2>
  case HOST_DEV_ATTACHED :

    USBH_UsrLog("USB Device Attached");

    /* Wait for 100 ms after Reset */
    USBH_Delay(100U);
 800b0da:	2064      	movs	r0, #100	; 0x64
 800b0dc:	f001 fb8d 	bl	800c7fa <USBH_Delay>

    phost->device.speed = USBH_LL_GetSpeed(phost);
 800b0e0:	6878      	ldr	r0, [r7, #4]
 800b0e2:	f001 fa5b 	bl	800c59c <USBH_LL_GetSpeed>
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	461a      	mov	r2, r3
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

    phost->gState = HOST_ENUMERATION;
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	2205      	movs	r2, #5
 800b0f4:	701a      	strb	r2, [r3, #0]

    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 800b0f6:	2100      	movs	r1, #0
 800b0f8:	6878      	ldr	r0, [r7, #4]
 800b0fa:	f001 f868 	bl	800c1ce <USBH_AllocPipe>
 800b0fe:	4603      	mov	r3, r0
 800b100:	461a      	mov	r2, r3
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 800b106:	2180      	movs	r1, #128	; 0x80
 800b108:	6878      	ldr	r0, [r7, #4]
 800b10a:	f001 f860 	bl	800c1ce <USBH_AllocPipe>
 800b10e:	4603      	mov	r3, r0
 800b110:	461a      	mov	r2, r3
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	711a      	strb	r2, [r3, #4]


    /* Open Control pipes */
    USBH_OpenPipe (phost,
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	7919      	ldrb	r1, [r3, #4]
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_in,
                   0x80U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 800b126:	687a      	ldr	r2, [r7, #4]
 800b128:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 800b12a:	b292      	uxth	r2, r2
 800b12c:	9202      	str	r2, [sp, #8]
 800b12e:	2200      	movs	r2, #0
 800b130:	9201      	str	r2, [sp, #4]
 800b132:	9300      	str	r3, [sp, #0]
 800b134:	4603      	mov	r3, r0
 800b136:	2280      	movs	r2, #128	; 0x80
 800b138:	6878      	ldr	r0, [r7, #4]
 800b13a:	f001 f819 	bl	800c170 <USBH_OpenPipe>

    /* Open Control pipes */
    USBH_OpenPipe (phost,
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	7959      	ldrb	r1, [r3, #5]
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_out,
                   0x00U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 800b14e:	687a      	ldr	r2, [r7, #4]
 800b150:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 800b152:	b292      	uxth	r2, r2
 800b154:	9202      	str	r2, [sp, #8]
 800b156:	2200      	movs	r2, #0
 800b158:	9201      	str	r2, [sp, #4]
 800b15a:	9300      	str	r3, [sp, #0]
 800b15c:	4603      	mov	r3, r0
 800b15e:	2200      	movs	r2, #0
 800b160:	6878      	ldr	r0, [r7, #4]
 800b162:	f001 f805 	bl	800c170 <USBH_OpenPipe>
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800b166:	e0e3      	b.n	800b330 <USBH_Process+0x304>

  case HOST_ENUMERATION:
    /* Check for enumeration status */
    if ( USBH_HandleEnum(phost) == USBH_OK)
 800b168:	6878      	ldr	r0, [r7, #4]
 800b16a:	f000 f8e7 	bl	800b33c <USBH_HandleEnum>
 800b16e:	4603      	mov	r3, r0
 800b170:	2b00      	cmp	r3, #0
 800b172:	f040 80ce 	bne.w	800b312 <USBH_Process+0x2e6>
    {
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
      phost->device.current_interface = 0U;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	2200      	movs	r2, #0
 800b17a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	f893 3333 	ldrb.w	r3, [r3, #819]	; 0x333
 800b184:	2b01      	cmp	r3, #1
 800b186:	d103      	bne.n	800b190 <USBH_Process+0x164>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
        phost->gState  = HOST_SET_CONFIGURATION;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	2208      	movs	r2, #8
 800b18c:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT;
      }

    }
    break;
 800b18e:	e0c0      	b.n	800b312 <USBH_Process+0x2e6>
        phost->gState  = HOST_INPUT;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	2207      	movs	r2, #7
 800b194:	701a      	strb	r2, [r3, #0]
    break;
 800b196:	e0bc      	b.n	800b312 <USBH_Process+0x2e6>

  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	f000 80b9 	beq.w	800b316 <USBH_Process+0x2ea>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b1aa:	2101      	movs	r1, #1
 800b1ac:	6878      	ldr	r0, [r7, #4]
 800b1ae:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	2208      	movs	r2, #8
 800b1b4:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800b1b6:	e0ae      	b.n	800b316 <USBH_Process+0x2ea>

  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	f893 3339 	ldrb.w	r3, [r3, #825]	; 0x339
 800b1be:	b29b      	uxth	r3, r3
 800b1c0:	4619      	mov	r1, r3
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	f000 fb59 	bl	800b87a <USBH_SetCfg>
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	f040 80a5 	bne.w	800b31a <USBH_Process+0x2ee>
    {
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	2209      	movs	r2, #9
 800b1d4:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800b1d6:	e0a0      	b.n	800b31a <USBH_Process+0x2ee>

  case  HOST_SET_WAKEUP_FEATURE:

    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	f893 333b 	ldrb.w	r3, [r3, #827]	; 0x33b
 800b1de:	f003 0320 	and.w	r3, r3, #32
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d00b      	beq.n	800b1fe <USBH_Process+0x1d2>
    {
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800b1e6:	2101      	movs	r1, #1
 800b1e8:	6878      	ldr	r0, [r7, #4]
 800b1ea:	f000 fb69 	bl	800b8c0 <USBH_SetFeature>
 800b1ee:	4603      	mov	r3, r0
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	f040 8094 	bne.w	800b31e <USBH_Process+0x2f2>
      {
        USBH_UsrLog ("Device remote wakeup enabled");
        phost->gState  = HOST_CHECK_CLASS;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	220a      	movs	r2, #10
 800b1fa:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800b1fc:	e08f      	b.n	800b31e <USBH_Process+0x2f2>
      phost->gState  = HOST_CHECK_CLASS;
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	220a      	movs	r2, #10
 800b202:	701a      	strb	r2, [r3, #0]
    break;
 800b204:	e08b      	b.n	800b31e <USBH_Process+0x2f2>

  case HOST_CHECK_CLASS:

    if(phost->ClassNumber == 0U)
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	f000 8088 	beq.w	800b322 <USBH_Process+0x2f6>
    {
      USBH_UsrLog ("No Class has been registered.");
    }
    else
    {
      phost->pActiveClass = NULL;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	2200      	movs	r2, #0
 800b216:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378

      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b21a:	2300      	movs	r3, #0
 800b21c:	73fb      	strb	r3, [r7, #15]
 800b21e:	e017      	b.n	800b250 <USBH_Process+0x224>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800b220:	7bfb      	ldrb	r3, [r7, #15]
 800b222:	687a      	ldr	r2, [r7, #4]
 800b224:	33dc      	adds	r3, #220	; 0xdc
 800b226:	009b      	lsls	r3, r3, #2
 800b228:	4413      	add	r3, r2
 800b22a:	685b      	ldr	r3, [r3, #4]
 800b22c:	791a      	ldrb	r2, [r3, #4]
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	f893 3343 	ldrb.w	r3, [r3, #835]	; 0x343
 800b234:	429a      	cmp	r2, r3
 800b236:	d108      	bne.n	800b24a <USBH_Process+0x21e>
        {
          phost->pActiveClass = phost->pClass[idx];
 800b238:	7bfb      	ldrb	r3, [r7, #15]
 800b23a:	687a      	ldr	r2, [r7, #4]
 800b23c:	33dc      	adds	r3, #220	; 0xdc
 800b23e:	009b      	lsls	r3, r3, #2
 800b240:	4413      	add	r3, r2
 800b242:	685a      	ldr	r2, [r3, #4]
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b24a:	7bfb      	ldrb	r3, [r7, #15]
 800b24c:	3301      	adds	r3, #1
 800b24e:	73fb      	strb	r3, [r7, #15]
 800b250:	7bfb      	ldrb	r3, [r7, #15]
 800b252:	2b00      	cmp	r3, #0
 800b254:	d0e4      	beq.n	800b220 <USBH_Process+0x1f4>
        }
      }

      if(phost->pActiveClass != NULL)
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d016      	beq.n	800b28e <USBH_Process+0x262>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b266:	689b      	ldr	r3, [r3, #8]
 800b268:	6878      	ldr	r0, [r7, #4]
 800b26a:	4798      	blx	r3
 800b26c:	4603      	mov	r3, r0
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d109      	bne.n	800b286 <USBH_Process+0x25a>
        {
          phost->gState  = HOST_CLASS_REQUEST;
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	2206      	movs	r2, #6
 800b276:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);

          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b27e:	2103      	movs	r1, #3
 800b280:	6878      	ldr	r0, [r7, #4]
 800b282:	4798      	blx	r3
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800b284:	e04d      	b.n	800b322 <USBH_Process+0x2f6>
          phost->gState  = HOST_ABORT_STATE;
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	220d      	movs	r2, #13
 800b28a:	701a      	strb	r2, [r3, #0]
    break;
 800b28c:	e049      	b.n	800b322 <USBH_Process+0x2f6>
        phost->gState  = HOST_ABORT_STATE;
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	220d      	movs	r2, #13
 800b292:	701a      	strb	r2, [r3, #0]
    break;
 800b294:	e045      	b.n	800b322 <USBH_Process+0x2f6>

  case HOST_CLASS_REQUEST:
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d00f      	beq.n	800b2c0 <USBH_Process+0x294>
    {
      status = phost->pActiveClass->Requests(phost);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b2a6:	691b      	ldr	r3, [r3, #16]
 800b2a8:	6878      	ldr	r0, [r7, #4]
 800b2aa:	4798      	blx	r3
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	73bb      	strb	r3, [r7, #14]

      if(status == USBH_OK)
 800b2b0:	7bbb      	ldrb	r3, [r7, #14]
 800b2b2:	b2db      	uxtb	r3, r3
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d136      	bne.n	800b326 <USBH_Process+0x2fa>
      {
        phost->gState  = HOST_CLASS;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	220b      	movs	r2, #11
 800b2bc:	701a      	strb	r2, [r3, #0]
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }

    break;
 800b2be:	e032      	b.n	800b326 <USBH_Process+0x2fa>
      phost->gState  = HOST_ABORT_STATE;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	220d      	movs	r2, #13
 800b2c4:	701a      	strb	r2, [r3, #0]
    break;
 800b2c6:	e02e      	b.n	800b326 <USBH_Process+0x2fa>
  case HOST_CLASS:
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d02b      	beq.n	800b32a <USBH_Process+0x2fe>
    {
      phost->pActiveClass->BgndProcess(phost);
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b2d8:	695b      	ldr	r3, [r3, #20]
 800b2da:	6878      	ldr	r0, [r7, #4]
 800b2dc:	4798      	blx	r3
    }
    break;
 800b2de:	e024      	b.n	800b32a <USBH_Process+0x2fe>

  case HOST_DEV_DISCONNECTED :

    DeInitStateMachine(phost);
 800b2e0:	6878      	ldr	r0, [r7, #4]
 800b2e2:	f7ff fdbd 	bl	800ae60 <DeInitStateMachine>

    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d01e      	beq.n	800b32e <USBH_Process+0x302>
    {
      phost->pActiveClass->DeInit(phost);
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b2f6:	68db      	ldr	r3, [r3, #12]
 800b2f8:	6878      	ldr	r0, [r7, #4]
 800b2fa:	4798      	blx	r3
      phost->pActiveClass = NULL;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	2200      	movs	r2, #0
 800b300:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
    }
    break;
 800b304:	e013      	b.n	800b32e <USBH_Process+0x302>

  case HOST_ABORT_STATE:
  default :
    break;
 800b306:	bf00      	nop
 800b308:	e012      	b.n	800b330 <USBH_Process+0x304>
    break;
 800b30a:	bf00      	nop
 800b30c:	e010      	b.n	800b330 <USBH_Process+0x304>
    break;
 800b30e:	bf00      	nop
 800b310:	e00e      	b.n	800b330 <USBH_Process+0x304>
    break;
 800b312:	bf00      	nop
 800b314:	e00c      	b.n	800b330 <USBH_Process+0x304>
    break;
 800b316:	bf00      	nop
 800b318:	e00a      	b.n	800b330 <USBH_Process+0x304>
    break;
 800b31a:	bf00      	nop
 800b31c:	e008      	b.n	800b330 <USBH_Process+0x304>
    break;
 800b31e:	bf00      	nop
 800b320:	e006      	b.n	800b330 <USBH_Process+0x304>
    break;
 800b322:	bf00      	nop
 800b324:	e004      	b.n	800b330 <USBH_Process+0x304>
    break;
 800b326:	bf00      	nop
 800b328:	e002      	b.n	800b330 <USBH_Process+0x304>
    break;
 800b32a:	bf00      	nop
 800b32c:	e000      	b.n	800b330 <USBH_Process+0x304>
    break;
 800b32e:	bf00      	nop
  }
 return USBH_OK;
 800b330:	2300      	movs	r3, #0
}
 800b332:	4618      	mov	r0, r3
 800b334:	3710      	adds	r7, #16
 800b336:	46bd      	mov	sp, r7
 800b338:	bd80      	pop	{r7, pc}
 800b33a:	bf00      	nop

0800b33c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b088      	sub	sp, #32
 800b340:	af04      	add	r7, sp, #16
 800b342:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b344:	2301      	movs	r3, #1
 800b346:	73fb      	strb	r3, [r7, #15]

  switch (phost->EnumState)
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	785b      	ldrb	r3, [r3, #1]
 800b34c:	2b07      	cmp	r3, #7
 800b34e:	f200 80f8 	bhi.w	800b542 <USBH_HandleEnum+0x206>
 800b352:	a201      	add	r2, pc, #4	; (adr r2, 800b358 <USBH_HandleEnum+0x1c>)
 800b354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b358:	0800b379 	.word	0x0800b379
 800b35c:	0800b3eb 	.word	0x0800b3eb
 800b360:	0800b403 	.word	0x0800b403
 800b364:	0800b479 	.word	0x0800b479
 800b368:	0800b48f 	.word	0x0800b48f
 800b36c:	0800b4ab 	.word	0x0800b4ab
 800b370:	0800b4df 	.word	0x0800b4df
 800b374:	0800b513 	.word	0x0800b513
  {
  case ENUM_IDLE:
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 800b378:	2108      	movs	r1, #8
 800b37a:	6878      	ldr	r0, [r7, #4]
 800b37c:	f000 f9ad 	bl	800b6da <USBH_Get_DevDesc>
 800b380:	4603      	mov	r3, r0
 800b382:	2b00      	cmp	r3, #0
 800b384:	f040 80df 	bne.w	800b546 <USBH_HandleEnum+0x20a>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	f893 2329 	ldrb.w	r2, [r3, #809]	; 0x329
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	2201      	movs	r2, #1
 800b396:	705a      	strb	r2, [r3, #1]

      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	7919      	ldrb	r1, [r3, #4]
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800b3a8:	687a      	ldr	r2, [r7, #4]
 800b3aa:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800b3ac:	b292      	uxth	r2, r2
 800b3ae:	9202      	str	r2, [sp, #8]
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	9201      	str	r2, [sp, #4]
 800b3b4:	9300      	str	r3, [sp, #0]
 800b3b6:	4603      	mov	r3, r0
 800b3b8:	2280      	movs	r2, #128	; 0x80
 800b3ba:	6878      	ldr	r0, [r7, #4]
 800b3bc:	f000 fed8 	bl	800c170 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	7959      	ldrb	r1, [r3, #5]
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800b3d0:	687a      	ldr	r2, [r7, #4]
 800b3d2:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800b3d4:	b292      	uxth	r2, r2
 800b3d6:	9202      	str	r2, [sp, #8]
 800b3d8:	2200      	movs	r2, #0
 800b3da:	9201      	str	r2, [sp, #4]
 800b3dc:	9300      	str	r3, [sp, #0]
 800b3de:	4603      	mov	r3, r0
 800b3e0:	2200      	movs	r2, #0
 800b3e2:	6878      	ldr	r0, [r7, #4]
 800b3e4:	f000 fec4 	bl	800c170 <USBH_OpenPipe>

    }
    break;
 800b3e8:	e0ad      	b.n	800b546 <USBH_HandleEnum+0x20a>

  case ENUM_GET_FULL_DEV_DESC:
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 800b3ea:	2112      	movs	r1, #18
 800b3ec:	6878      	ldr	r0, [r7, #4]
 800b3ee:	f000 f974 	bl	800b6da <USBH_Get_DevDesc>
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	f040 80a8 	bne.w	800b54a <USBH_HandleEnum+0x20e>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );

      phost->EnumState = ENUM_SET_ADDR;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	2202      	movs	r2, #2
 800b3fe:	705a      	strb	r2, [r3, #1]

    }
    break;
 800b400:	e0a3      	b.n	800b54a <USBH_HandleEnum+0x20e>

  case ENUM_SET_ADDR:
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 800b402:	2101      	movs	r1, #1
 800b404:	6878      	ldr	r0, [r7, #4]
 800b406:	f000 fa14 	bl	800b832 <USBH_SetAddress>
 800b40a:	4603      	mov	r3, r0
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	f040 809e 	bne.w	800b54e <USBH_HandleEnum+0x212>
    {
      USBH_Delay(2U);
 800b412:	2002      	movs	r0, #2
 800b414:	f001 f9f1 	bl	800c7fa <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	2201      	movs	r2, #1
 800b41c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
      phost->EnumState = ENUM_GET_CFG_DESC;
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	2203      	movs	r2, #3
 800b424:	705a      	strb	r2, [r3, #1]

      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	7919      	ldrb	r1, [r3, #4]
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800b436:	687a      	ldr	r2, [r7, #4]
 800b438:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800b43a:	b292      	uxth	r2, r2
 800b43c:	9202      	str	r2, [sp, #8]
 800b43e:	2200      	movs	r2, #0
 800b440:	9201      	str	r2, [sp, #4]
 800b442:	9300      	str	r3, [sp, #0]
 800b444:	4603      	mov	r3, r0
 800b446:	2280      	movs	r2, #128	; 0x80
 800b448:	6878      	ldr	r0, [r7, #4]
 800b44a:	f000 fe91 	bl	800c170 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	7959      	ldrb	r1, [r3, #5]
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800b45e:	687a      	ldr	r2, [r7, #4]
 800b460:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800b462:	b292      	uxth	r2, r2
 800b464:	9202      	str	r2, [sp, #8]
 800b466:	2200      	movs	r2, #0
 800b468:	9201      	str	r2, [sp, #4]
 800b46a:	9300      	str	r3, [sp, #0]
 800b46c:	4603      	mov	r3, r0
 800b46e:	2200      	movs	r2, #0
 800b470:	6878      	ldr	r0, [r7, #4]
 800b472:	f000 fe7d 	bl	800c170 <USBH_OpenPipe>
    }
    break;
 800b476:	e06a      	b.n	800b54e <USBH_HandleEnum+0x212>

  case ENUM_GET_CFG_DESC:
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost,
 800b478:	2109      	movs	r1, #9
 800b47a:	6878      	ldr	r0, [r7, #4]
 800b47c:	f000 f955 	bl	800b72a <USBH_Get_CfgDesc>
 800b480:	4603      	mov	r3, r0
 800b482:	2b00      	cmp	r3, #0
 800b484:	d165      	bne.n	800b552 <USBH_HandleEnum+0x216>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	2204      	movs	r2, #4
 800b48a:	705a      	strb	r2, [r3, #1]
    }
    break;
 800b48c:	e061      	b.n	800b552 <USBH_HandleEnum+0x216>

  case ENUM_GET_FULL_CFG_DESC:
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost,
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	f8b3 3336 	ldrh.w	r3, [r3, #822]	; 0x336
 800b494:	4619      	mov	r1, r3
 800b496:	6878      	ldr	r0, [r7, #4]
 800b498:	f000 f947 	bl	800b72a <USBH_Get_CfgDesc>
 800b49c:	4603      	mov	r3, r0
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d159      	bne.n	800b556 <USBH_HandleEnum+0x21a>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	2205      	movs	r2, #5
 800b4a6:	705a      	strb	r2, [r3, #1]
    }
    break;
 800b4a8:	e055      	b.n	800b556 <USBH_HandleEnum+0x21a>

  case ENUM_GET_MFC_STRING_DESC:
    if (phost->device.DevDesc.iManufacturer != 0U)
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d010      	beq.n	800b4d6 <USBH_HandleEnum+0x19a>
    { /* Check that Manufacturer String is available */

      if ( USBH_Get_StringDesc(phost,
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	f893 1330 	ldrb.w	r1, [r3, #816]	; 0x330
                               phost->device.DevDesc.iManufacturer,
                               phost->device.Data,
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800b4c0:	23ff      	movs	r3, #255	; 0xff
 800b4c2:	6878      	ldr	r0, [r7, #4]
 800b4c4:	f000 f955 	bl	800b772 <USBH_Get_StringDesc>
 800b4c8:	4603      	mov	r3, r0
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d145      	bne.n	800b55a <USBH_HandleEnum+0x21e>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)(void*)phost->device.Data);
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	2206      	movs	r2, #6
 800b4d2:	705a      	strb	r2, [r3, #1]
#else
     (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800b4d4:	e041      	b.n	800b55a <USBH_HandleEnum+0x21e>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	2206      	movs	r2, #6
 800b4da:	705a      	strb	r2, [r3, #1]
    break;
 800b4dc:	e03d      	b.n	800b55a <USBH_HandleEnum+0x21e>

  case ENUM_GET_PRODUCT_STRING_DESC:
    if (phost->device.DevDesc.iProduct != 0U)
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	f893 3331 	ldrb.w	r3, [r3, #817]	; 0x331
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d010      	beq.n	800b50a <USBH_HandleEnum+0x1ce>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	f893 1331 	ldrb.w	r1, [r3, #817]	; 0x331
                               phost->device.DevDesc.iProduct,
                               phost->device.Data,
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800b4f4:	23ff      	movs	r3, #255	; 0xff
 800b4f6:	6878      	ldr	r0, [r7, #4]
 800b4f8:	f000 f93b 	bl	800b772 <USBH_Get_StringDesc>
 800b4fc:	4603      	mov	r3, r0
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d12d      	bne.n	800b55e <USBH_HandleEnum+0x222>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)(void *)phost->device.Data);
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	2207      	movs	r2, #7
 800b506:	705a      	strb	r2, [r3, #1]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800b508:	e029      	b.n	800b55e <USBH_HandleEnum+0x222>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	2207      	movs	r2, #7
 800b50e:	705a      	strb	r2, [r3, #1]
    break;
 800b510:	e025      	b.n	800b55e <USBH_HandleEnum+0x222>

  case ENUM_GET_SERIALNUM_STRING_DESC:
    if (phost->device.DevDesc.iSerialNumber != 0U)
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	f893 3332 	ldrb.w	r3, [r3, #818]	; 0x332
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d00f      	beq.n	800b53c <USBH_HandleEnum+0x200>
    { /* Check that Serial number string is available */
      if ( USBH_Get_StringDesc(phost,
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	f893 1332 	ldrb.w	r1, [r3, #818]	; 0x332
                               phost->device.DevDesc.iSerialNumber,
                               phost->device.Data,
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800b528:	23ff      	movs	r3, #255	; 0xff
 800b52a:	6878      	ldr	r0, [r7, #4]
 800b52c:	f000 f921 	bl	800b772 <USBH_Get_StringDesc>
 800b530:	4603      	mov	r3, r0
 800b532:	2b00      	cmp	r3, #0
 800b534:	d115      	bne.n	800b562 <USBH_HandleEnum+0x226>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)(void*)phost->device.Data);
        Status = USBH_OK;
 800b536:	2300      	movs	r3, #0
 800b538:	73fb      	strb	r3, [r7, #15]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800b53a:	e012      	b.n	800b562 <USBH_HandleEnum+0x226>
      Status = USBH_OK;
 800b53c:	2300      	movs	r3, #0
 800b53e:	73fb      	strb	r3, [r7, #15]
    break;
 800b540:	e00f      	b.n	800b562 <USBH_HandleEnum+0x226>

  default:
    break;
 800b542:	bf00      	nop
 800b544:	e00e      	b.n	800b564 <USBH_HandleEnum+0x228>
    break;
 800b546:	bf00      	nop
 800b548:	e00c      	b.n	800b564 <USBH_HandleEnum+0x228>
    break;
 800b54a:	bf00      	nop
 800b54c:	e00a      	b.n	800b564 <USBH_HandleEnum+0x228>
    break;
 800b54e:	bf00      	nop
 800b550:	e008      	b.n	800b564 <USBH_HandleEnum+0x228>
    break;
 800b552:	bf00      	nop
 800b554:	e006      	b.n	800b564 <USBH_HandleEnum+0x228>
    break;
 800b556:	bf00      	nop
 800b558:	e004      	b.n	800b564 <USBH_HandleEnum+0x228>
    break;
 800b55a:	bf00      	nop
 800b55c:	e002      	b.n	800b564 <USBH_HandleEnum+0x228>
    break;
 800b55e:	bf00      	nop
 800b560:	e000      	b.n	800b564 <USBH_HandleEnum+0x228>
    break;
 800b562:	bf00      	nop
  }
  return Status;
 800b564:	7bfb      	ldrb	r3, [r7, #15]
}
 800b566:	4618      	mov	r0, r3
 800b568:	3710      	adds	r7, #16
 800b56a:	46bd      	mov	sp, r7
 800b56c:	bd80      	pop	{r7, pc}
 800b56e:	bf00      	nop

0800b570 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 800b570:	b480      	push	{r7}
 800b572:	b083      	sub	sp, #12
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
 800b578:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	683a      	ldr	r2, [r7, #0]
 800b57e:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 800b582:	bf00      	nop
 800b584:	370c      	adds	r7, #12
 800b586:	46bd      	mov	sp, r7
 800b588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58c:	4770      	bx	lr

0800b58e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 800b58e:	b580      	push	{r7, lr}
 800b590:	b082      	sub	sp, #8
 800b592:	af00      	add	r7, sp, #0
 800b594:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800b59c:	1c5a      	adds	r2, r3, #1
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 800b5a4:	6878      	ldr	r0, [r7, #4]
 800b5a6:	f000 f804 	bl	800b5b2 <USBH_HandleSof>
}
 800b5aa:	bf00      	nop
 800b5ac:	3708      	adds	r7, #8
 800b5ae:	46bd      	mov	sp, r7
 800b5b0:	bd80      	pop	{r7, pc}

0800b5b2 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800b5b2:	b580      	push	{r7, lr}
 800b5b4:	b082      	sub	sp, #8
 800b5b6:	af00      	add	r7, sp, #0
 800b5b8:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	781b      	ldrb	r3, [r3, #0]
 800b5be:	b2db      	uxtb	r3, r3
 800b5c0:	2b0b      	cmp	r3, #11
 800b5c2:	d10a      	bne.n	800b5da <USBH_HandleSof+0x28>
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d005      	beq.n	800b5da <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b5d4:	699b      	ldr	r3, [r3, #24]
 800b5d6:	6878      	ldr	r0, [r7, #4]
 800b5d8:	4798      	blx	r3
  }
}
 800b5da:	bf00      	nop
 800b5dc:	3708      	adds	r7, #8
 800b5de:	46bd      	mov	sp, r7
 800b5e0:	bd80      	pop	{r7, pc}

0800b5e2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 800b5e2:	b480      	push	{r7}
 800b5e4:	b083      	sub	sp, #12
 800b5e6:	af00      	add	r7, sp, #0
 800b5e8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	2201      	movs	r2, #1
 800b5ee:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800b5f2:	bf00      	nop
}
 800b5f4:	370c      	adds	r7, #12
 800b5f6:	46bd      	mov	sp, r7
 800b5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fc:	4770      	bx	lr

0800b5fe <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 800b5fe:	b480      	push	{r7}
 800b600:	b083      	sub	sp, #12
 800b602:	af00      	add	r7, sp, #0
 800b604:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	2200      	movs	r2, #0
 800b60a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800b60e:	bf00      	nop
}
 800b610:	370c      	adds	r7, #12
 800b612:	46bd      	mov	sp, r7
 800b614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b618:	4770      	bx	lr

0800b61a <USBH_IsPortEnabled>:
  *         Is Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
 800b61a:	b480      	push	{r7}
 800b61c:	b083      	sub	sp, #12
 800b61e:	af00      	add	r7, sp, #0
 800b620:	6078      	str	r0, [r7, #4]
  return(phost->device.PortEnabled);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
}
 800b628:	4618      	mov	r0, r3
 800b62a:	370c      	adds	r7, #12
 800b62c:	46bd      	mov	sp, r7
 800b62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b632:	4770      	bx	lr

0800b634 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 800b634:	b580      	push	{r7, lr}
 800b636:	b082      	sub	sp, #8
 800b638:	af00      	add	r7, sp, #0
 800b63a:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	781b      	ldrb	r3, [r3, #0]
 800b640:	b2db      	uxtb	r3, r3
 800b642:	2b00      	cmp	r3, #0
 800b644:	d10f      	bne.n	800b666 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	2201      	movs	r2, #1
 800b64a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b654:	2b00      	cmp	r3, #0
 800b656:	d00e      	beq.n	800b676 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b65e:	2104      	movs	r1, #4
 800b660:	6878      	ldr	r0, [r7, #4]
 800b662:	4798      	blx	r3
 800b664:	e007      	b.n	800b676 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b66c:	2b01      	cmp	r3, #1
 800b66e:	d102      	bne.n	800b676 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	2202      	movs	r2, #2
 800b674:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b676:	2300      	movs	r3, #0
}
 800b678:	4618      	mov	r0, r3
 800b67a:	3708      	adds	r7, #8
 800b67c:	46bd      	mov	sp, r7
 800b67e:	bd80      	pop	{r7, pc}

0800b680 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 800b680:	b580      	push	{r7, lr}
 800b682:	b082      	sub	sp, #8
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 800b688:	6878      	ldr	r0, [r7, #4]
 800b68a:	f000 ff6c 	bl	800c566 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	791b      	ldrb	r3, [r3, #4]
 800b692:	4619      	mov	r1, r3
 800b694:	6878      	ldr	r0, [r7, #4]
 800b696:	f000 fdb8 	bl	800c20a <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	795b      	ldrb	r3, [r3, #5]
 800b69e:	4619      	mov	r1, r3
 800b6a0:	6878      	ldr	r0, [r7, #4]
 800b6a2:	f000 fdb2 	bl	800c20a <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d005      	beq.n	800b6c4 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b6be:	2105      	movs	r1, #5
 800b6c0:	6878      	ldr	r0, [r7, #4]
 800b6c2:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800b6c4:	6878      	ldr	r0, [r7, #4]
 800b6c6:	f000 ff33 	bl	800c530 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	2203      	movs	r2, #3
 800b6ce:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b6d0:	2300      	movs	r3, #0
}
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	3708      	adds	r7, #8
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bd80      	pop	{r7, pc}

0800b6da <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800b6da:	b580      	push	{r7, lr}
 800b6dc:	b086      	sub	sp, #24
 800b6de:	af02      	add	r7, sp, #8
 800b6e0:	6078      	str	r0, [r7, #4]
 800b6e2:	460b      	mov	r3, r1
 800b6e4:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_DEVICE,
                                  phost->device.Data,
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800b6ec:	78fb      	ldrb	r3, [r7, #3]
 800b6ee:	b29b      	uxth	r3, r3
 800b6f0:	9300      	str	r3, [sp, #0]
 800b6f2:	4613      	mov	r3, r2
 800b6f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b6f8:	2100      	movs	r1, #0
 800b6fa:	6878      	ldr	r0, [r7, #4]
 800b6fc:	f000 f864 	bl	800b7c8 <USBH_GetDescriptor>
 800b700:	4603      	mov	r3, r0
 800b702:	73fb      	strb	r3, [r7, #15]
 800b704:	7bfb      	ldrb	r3, [r7, #15]
 800b706:	2b00      	cmp	r3, #0
 800b708:	d10a      	bne.n	800b720 <USBH_Get_DevDesc+0x46>
                                  (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	f203 3022 	addw	r0, r3, #802	; 0x322
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b716:	78fa      	ldrb	r2, [r7, #3]
 800b718:	b292      	uxth	r2, r2
 800b71a:	4619      	mov	r1, r3
 800b71c:	f000 f918 	bl	800b950 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }
  return status;
 800b720:	7bfb      	ldrb	r3, [r7, #15]
}
 800b722:	4618      	mov	r0, r3
 800b724:	3710      	adds	r7, #16
 800b726:	46bd      	mov	sp, r7
 800b728:	bd80      	pop	{r7, pc}

0800b72a <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                             uint16_t length)

{
 800b72a:	b580      	push	{r7, lr}
 800b72c:	b086      	sub	sp, #24
 800b72e:	af02      	add	r7, sp, #8
 800b730:	6078      	str	r0, [r7, #4]
 800b732:	460b      	mov	r3, r1
 800b734:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1U)
  pData = phost->device.CfgDesc_Raw;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	331c      	adds	r3, #28
 800b73a:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif
  if((status = USBH_GetDescriptor(phost,
 800b73c:	887b      	ldrh	r3, [r7, #2]
 800b73e:	9300      	str	r3, [sp, #0]
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b746:	2100      	movs	r1, #0
 800b748:	6878      	ldr	r0, [r7, #4]
 800b74a:	f000 f83d 	bl	800b7c8 <USBH_GetDescriptor>
 800b74e:	4603      	mov	r3, r0
 800b750:	72fb      	strb	r3, [r7, #11]
 800b752:	7afb      	ldrb	r3, [r7, #11]
 800b754:	2b00      	cmp	r3, #0
 800b756:	d107      	bne.n	800b768 <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {

    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800b75e:	887a      	ldrh	r2, [r7, #2]
 800b760:	68f9      	ldr	r1, [r7, #12]
 800b762:	4618      	mov	r0, r3
 800b764:	f000 f964 	bl	800ba30 <USBH_ParseCfgDesc>
                       pData,
                       length);

  }
  return status;
 800b768:	7afb      	ldrb	r3, [r7, #11]
}
 800b76a:	4618      	mov	r0, r3
 800b76c:	3710      	adds	r7, #16
 800b76e:	46bd      	mov	sp, r7
 800b770:	bd80      	pop	{r7, pc}

0800b772 <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index,
                                uint8_t *buff,
                                uint16_t length)
{
 800b772:	b580      	push	{r7, lr}
 800b774:	b088      	sub	sp, #32
 800b776:	af02      	add	r7, sp, #8
 800b778:	60f8      	str	r0, [r7, #12]
 800b77a:	607a      	str	r2, [r7, #4]
 800b77c:	461a      	mov	r2, r3
 800b77e:	460b      	mov	r3, r1
 800b780:	72fb      	strb	r3, [r7, #11]
 800b782:	4613      	mov	r3, r2
 800b784:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 800b786:	7afb      	ldrb	r3, [r7, #11]
 800b788:	b29b      	uxth	r3, r3
 800b78a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800b78e:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_STRING | string_index,
                                  phost->device.Data,
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800b796:	893b      	ldrh	r3, [r7, #8]
 800b798:	9300      	str	r3, [sp, #0]
 800b79a:	460b      	mov	r3, r1
 800b79c:	2100      	movs	r1, #0
 800b79e:	68f8      	ldr	r0, [r7, #12]
 800b7a0:	f000 f812 	bl	800b7c8 <USBH_GetDescriptor>
 800b7a4:	4603      	mov	r3, r0
 800b7a6:	75fb      	strb	r3, [r7, #23]
 800b7a8:	7dfb      	ldrb	r3, [r7, #23]
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d107      	bne.n	800b7be <USBH_Get_StringDesc+0x4c>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data,buff, length);
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b7b4:	893a      	ldrh	r2, [r7, #8]
 800b7b6:	6879      	ldr	r1, [r7, #4]
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	f000 fa37 	bl	800bc2c <USBH_ParseStringDesc>
  }
  return status;
 800b7be:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	3718      	adds	r7, #24
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	bd80      	pop	{r7, pc}

0800b7c8 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                               uint8_t  req_type,
                               uint16_t value_idx,
                               uint8_t* buff,
                               uint16_t length)
{
 800b7c8:	b580      	push	{r7, lr}
 800b7ca:	b084      	sub	sp, #16
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	60f8      	str	r0, [r7, #12]
 800b7d0:	607b      	str	r3, [r7, #4]
 800b7d2:	460b      	mov	r3, r1
 800b7d4:	72fb      	strb	r3, [r7, #11]
 800b7d6:	4613      	mov	r3, r2
 800b7d8:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	789b      	ldrb	r3, [r3, #2]
 800b7de:	2b01      	cmp	r3, #1
 800b7e0:	d11c      	bne.n	800b81c <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800b7e2:	7afb      	ldrb	r3, [r7, #11]
 800b7e4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b7e8:	b2da      	uxtb	r2, r3
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	2206      	movs	r2, #6
 800b7f2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	893a      	ldrh	r2, [r7, #8]
 800b7f8:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800b7fa:	893b      	ldrh	r3, [r7, #8]
 800b7fc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b800:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b804:	d104      	bne.n	800b810 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	f240 4209 	movw	r2, #1033	; 0x409
 800b80c:	829a      	strh	r2, [r3, #20]
 800b80e:	e002      	b.n	800b816 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	2200      	movs	r2, #0
 800b814:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	8b3a      	ldrh	r2, [r7, #24]
 800b81a:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff, length);
 800b81c:	8b3b      	ldrh	r3, [r7, #24]
 800b81e:	461a      	mov	r2, r3
 800b820:	6879      	ldr	r1, [r7, #4]
 800b822:	68f8      	ldr	r0, [r7, #12]
 800b824:	f000 fa50 	bl	800bcc8 <USBH_CtlReq>
 800b828:	4603      	mov	r3, r0
}
 800b82a:	4618      	mov	r0, r3
 800b82c:	3710      	adds	r7, #16
 800b82e:	46bd      	mov	sp, r7
 800b830:	bd80      	pop	{r7, pc}

0800b832 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800b832:	b580      	push	{r7, lr}
 800b834:	b082      	sub	sp, #8
 800b836:	af00      	add	r7, sp, #0
 800b838:	6078      	str	r0, [r7, #4]
 800b83a:	460b      	mov	r3, r1
 800b83c:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	789b      	ldrb	r3, [r3, #2]
 800b842:	2b01      	cmp	r3, #1
 800b844:	d10f      	bne.n	800b866 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	2200      	movs	r2, #0
 800b84a:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	2205      	movs	r2, #5
 800b850:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800b852:	78fb      	ldrb	r3, [r7, #3]
 800b854:	b29a      	uxth	r2, r3
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	2200      	movs	r2, #0
 800b85e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	2200      	movs	r2, #0
 800b864:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800b866:	2200      	movs	r2, #0
 800b868:	2100      	movs	r1, #0
 800b86a:	6878      	ldr	r0, [r7, #4]
 800b86c:	f000 fa2c 	bl	800bcc8 <USBH_CtlReq>
 800b870:	4603      	mov	r3, r0
}
 800b872:	4618      	mov	r0, r3
 800b874:	3708      	adds	r7, #8
 800b876:	46bd      	mov	sp, r7
 800b878:	bd80      	pop	{r7, pc}

0800b87a <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800b87a:	b580      	push	{r7, lr}
 800b87c:	b082      	sub	sp, #8
 800b87e:	af00      	add	r7, sp, #0
 800b880:	6078      	str	r0, [r7, #4]
 800b882:	460b      	mov	r3, r1
 800b884:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	789b      	ldrb	r3, [r3, #2]
 800b88a:	2b01      	cmp	r3, #1
 800b88c:	d10e      	bne.n	800b8ac <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	2200      	movs	r2, #0
 800b892:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	2209      	movs	r2, #9
 800b898:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	887a      	ldrh	r2, [r7, #2]
 800b89e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	2200      	movs	r2, #0
 800b8aa:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U , 0U);
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	2100      	movs	r1, #0
 800b8b0:	6878      	ldr	r0, [r7, #4]
 800b8b2:	f000 fa09 	bl	800bcc8 <USBH_CtlReq>
 800b8b6:	4603      	mov	r3, r0
}
 800b8b8:	4618      	mov	r0, r3
 800b8ba:	3708      	adds	r7, #8
 800b8bc:	46bd      	mov	sp, r7
 800b8be:	bd80      	pop	{r7, pc}

0800b8c0 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b082      	sub	sp, #8
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
 800b8c8:	460b      	mov	r3, r1
 800b8ca:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	789b      	ldrb	r3, [r3, #2]
 800b8d0:	2b01      	cmp	r3, #1
 800b8d2:	d10f      	bne.n	800b8f4 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	2200      	movs	r2, #0
 800b8d8:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	2203      	movs	r2, #3
 800b8de:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800b8e0:	78fb      	ldrb	r3, [r7, #3]
 800b8e2:	b29a      	uxth	r2, r3
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	2200      	movs	r2, #0
 800b8ec:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	2200      	movs	r2, #0
 800b8f2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800b8f4:	2200      	movs	r2, #0
 800b8f6:	2100      	movs	r1, #0
 800b8f8:	6878      	ldr	r0, [r7, #4]
 800b8fa:	f000 f9e5 	bl	800bcc8 <USBH_CtlReq>
 800b8fe:	4603      	mov	r3, r0
}
 800b900:	4618      	mov	r0, r3
 800b902:	3708      	adds	r7, #8
 800b904:	46bd      	mov	sp, r7
 800b906:	bd80      	pop	{r7, pc}

0800b908 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	b082      	sub	sp, #8
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]
 800b910:	460b      	mov	r3, r1
 800b912:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	789b      	ldrb	r3, [r3, #2]
 800b918:	2b01      	cmp	r3, #1
 800b91a:	d10f      	bne.n	800b93c <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	2202      	movs	r2, #2
 800b920:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	2201      	movs	r2, #1
 800b926:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	2200      	movs	r2, #0
 800b92c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800b92e:	78fb      	ldrb	r3, [r7, #3]
 800b930:	b29a      	uxth	r2, r3
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	2200      	movs	r2, #0
 800b93a:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 800b93c:	2200      	movs	r2, #0
 800b93e:	2100      	movs	r1, #0
 800b940:	6878      	ldr	r0, [r7, #4]
 800b942:	f000 f9c1 	bl	800bcc8 <USBH_CtlReq>
 800b946:	4603      	mov	r3, r0
}
 800b948:	4618      	mov	r0, r3
 800b94a:	3708      	adds	r7, #8
 800b94c:	46bd      	mov	sp, r7
 800b94e:	bd80      	pop	{r7, pc}

0800b950 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
                                uint16_t length)
{
 800b950:	b480      	push	{r7}
 800b952:	b085      	sub	sp, #20
 800b954:	af00      	add	r7, sp, #0
 800b956:	60f8      	str	r0, [r7, #12]
 800b958:	60b9      	str	r1, [r7, #8]
 800b95a:	4613      	mov	r3, r2
 800b95c:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 800b95e:	68bb      	ldr	r3, [r7, #8]
 800b960:	781a      	ldrb	r2, [r3, #0]
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 800b966:	68bb      	ldr	r3, [r7, #8]
 800b968:	785a      	ldrb	r2, [r3, #1]
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 800b96e:	68bb      	ldr	r3, [r7, #8]
 800b970:	3302      	adds	r3, #2
 800b972:	781b      	ldrb	r3, [r3, #0]
 800b974:	b29a      	uxth	r2, r3
 800b976:	68bb      	ldr	r3, [r7, #8]
 800b978:	3303      	adds	r3, #3
 800b97a:	781b      	ldrb	r3, [r3, #0]
 800b97c:	b29b      	uxth	r3, r3
 800b97e:	021b      	lsls	r3, r3, #8
 800b980:	b29b      	uxth	r3, r3
 800b982:	4313      	orrs	r3, r2
 800b984:	b29a      	uxth	r2, r3
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 800b98a:	68bb      	ldr	r3, [r7, #8]
 800b98c:	791a      	ldrb	r2, [r3, #4]
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 800b992:	68bb      	ldr	r3, [r7, #8]
 800b994:	795a      	ldrb	r2, [r3, #5]
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 800b99a:	68bb      	ldr	r3, [r7, #8]
 800b99c:	799a      	ldrb	r2, [r3, #6]
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 800b9a2:	68bb      	ldr	r3, [r7, #8]
 800b9a4:	79da      	ldrb	r2, [r3, #7]
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800b9aa:	88fb      	ldrh	r3, [r7, #6]
 800b9ac:	2b08      	cmp	r3, #8
 800b9ae:	d939      	bls.n	800ba24 <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 800b9b0:	68bb      	ldr	r3, [r7, #8]
 800b9b2:	3308      	adds	r3, #8
 800b9b4:	781b      	ldrb	r3, [r3, #0]
 800b9b6:	b29a      	uxth	r2, r3
 800b9b8:	68bb      	ldr	r3, [r7, #8]
 800b9ba:	3309      	adds	r3, #9
 800b9bc:	781b      	ldrb	r3, [r3, #0]
 800b9be:	b29b      	uxth	r3, r3
 800b9c0:	021b      	lsls	r3, r3, #8
 800b9c2:	b29b      	uxth	r3, r3
 800b9c4:	4313      	orrs	r3, r2
 800b9c6:	b29a      	uxth	r2, r3
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 800b9cc:	68bb      	ldr	r3, [r7, #8]
 800b9ce:	330a      	adds	r3, #10
 800b9d0:	781b      	ldrb	r3, [r3, #0]
 800b9d2:	b29a      	uxth	r2, r3
 800b9d4:	68bb      	ldr	r3, [r7, #8]
 800b9d6:	330b      	adds	r3, #11
 800b9d8:	781b      	ldrb	r3, [r3, #0]
 800b9da:	b29b      	uxth	r3, r3
 800b9dc:	021b      	lsls	r3, r3, #8
 800b9de:	b29b      	uxth	r3, r3
 800b9e0:	4313      	orrs	r3, r2
 800b9e2:	b29a      	uxth	r2, r3
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 800b9e8:	68bb      	ldr	r3, [r7, #8]
 800b9ea:	330c      	adds	r3, #12
 800b9ec:	781b      	ldrb	r3, [r3, #0]
 800b9ee:	b29a      	uxth	r2, r3
 800b9f0:	68bb      	ldr	r3, [r7, #8]
 800b9f2:	330d      	adds	r3, #13
 800b9f4:	781b      	ldrb	r3, [r3, #0]
 800b9f6:	b29b      	uxth	r3, r3
 800b9f8:	021b      	lsls	r3, r3, #8
 800b9fa:	b29b      	uxth	r3, r3
 800b9fc:	4313      	orrs	r3, r2
 800b9fe:	b29a      	uxth	r2, r3
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 800ba04:	68bb      	ldr	r3, [r7, #8]
 800ba06:	7b9a      	ldrb	r2, [r3, #14]
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 800ba0c:	68bb      	ldr	r3, [r7, #8]
 800ba0e:	7bda      	ldrb	r2, [r3, #15]
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 800ba14:	68bb      	ldr	r3, [r7, #8]
 800ba16:	7c1a      	ldrb	r2, [r3, #16]
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	7c5a      	ldrb	r2, [r3, #17]
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	745a      	strb	r2, [r3, #17]
  }
}
 800ba24:	bf00      	nop
 800ba26:	3714      	adds	r7, #20
 800ba28:	46bd      	mov	sp, r7
 800ba2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba2e:	4770      	bx	lr

0800ba30 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc, uint8_t *buf,
                               uint16_t length)
{
 800ba30:	b580      	push	{r7, lr}
 800ba32:	b08a      	sub	sp, #40	; 0x28
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	60f8      	str	r0, [r7, #12]
 800ba38:	60b9      	str	r1, [r7, #8]
 800ba3a:	4613      	mov	r3, r2
 800ba3c:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800ba3e:	68bb      	ldr	r3, [r7, #8]
 800ba40:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800ba42:	2300      	movs	r3, #0
 800ba44:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800ba48:	2300      	movs	r3, #0
 800ba4a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800ba4e:	68bb      	ldr	r3, [r7, #8]
 800ba50:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 800ba52:	68bb      	ldr	r3, [r7, #8]
 800ba54:	781a      	ldrb	r2, [r3, #0]
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 800ba5a:	68bb      	ldr	r3, [r7, #8]
 800ba5c:	785a      	ldrb	r2, [r3, #1]
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 800ba62:	68bb      	ldr	r3, [r7, #8]
 800ba64:	3302      	adds	r3, #2
 800ba66:	781b      	ldrb	r3, [r3, #0]
 800ba68:	b29a      	uxth	r2, r3
 800ba6a:	68bb      	ldr	r3, [r7, #8]
 800ba6c:	3303      	adds	r3, #3
 800ba6e:	781b      	ldrb	r3, [r3, #0]
 800ba70:	b29b      	uxth	r3, r3
 800ba72:	021b      	lsls	r3, r3, #8
 800ba74:	b29b      	uxth	r3, r3
 800ba76:	4313      	orrs	r3, r2
 800ba78:	b29a      	uxth	r2, r3
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 800ba7e:	68bb      	ldr	r3, [r7, #8]
 800ba80:	791a      	ldrb	r2, [r3, #4]
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 800ba86:	68bb      	ldr	r3, [r7, #8]
 800ba88:	795a      	ldrb	r2, [r3, #5]
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 800ba8e:	68bb      	ldr	r3, [r7, #8]
 800ba90:	799a      	ldrb	r2, [r3, #6]
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 800ba96:	68bb      	ldr	r3, [r7, #8]
 800ba98:	79da      	ldrb	r2, [r3, #7]
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 800ba9e:	68bb      	ldr	r3, [r7, #8]
 800baa0:	7a1a      	ldrb	r2, [r3, #8]
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	721a      	strb	r2, [r3, #8]


  if (length > USB_CONFIGURATION_DESC_SIZE)
 800baa6:	88fb      	ldrh	r3, [r7, #6]
 800baa8:	2b09      	cmp	r3, #9
 800baaa:	d95f      	bls.n	800bb6c <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800baac:	2309      	movs	r3, #9
 800baae:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800bab0:	2300      	movs	r3, #0
 800bab2:	61fb      	str	r3, [r7, #28]


    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800bab4:	e051      	b.n	800bb5a <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800bab6:	f107 0316 	add.w	r3, r7, #22
 800baba:	4619      	mov	r1, r3
 800babc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800babe:	f000 f8e8 	bl	800bc92 <USBH_GetNextDesc>
 800bac2:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800bac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bac6:	785b      	ldrb	r3, [r3, #1]
 800bac8:	2b04      	cmp	r3, #4
 800baca:	d146      	bne.n	800bb5a <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800bacc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bad0:	221a      	movs	r2, #26
 800bad2:	fb02 f303 	mul.w	r3, r2, r3
 800bad6:	3308      	adds	r3, #8
 800bad8:	68fa      	ldr	r2, [r7, #12]
 800bada:	4413      	add	r3, r2
 800badc:	3302      	adds	r3, #2
 800bade:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 800bae0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bae2:	69f8      	ldr	r0, [r7, #28]
 800bae4:	f000 f846 	bl	800bb74 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800bae8:	2300      	movs	r3, #0
 800baea:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800baee:	2300      	movs	r3, #0
 800baf0:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800baf2:	e022      	b.n	800bb3a <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 800baf4:	f107 0316 	add.w	r3, r7, #22
 800baf8:	4619      	mov	r1, r3
 800bafa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bafc:	f000 f8c9 	bl	800bc92 <USBH_GetNextDesc>
 800bb00:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800bb02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb04:	785b      	ldrb	r3, [r3, #1]
 800bb06:	2b05      	cmp	r3, #5
 800bb08:	d117      	bne.n	800bb3a <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800bb0a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bb0e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800bb12:	3201      	adds	r2, #1
 800bb14:	00d2      	lsls	r2, r2, #3
 800bb16:	211a      	movs	r1, #26
 800bb18:	fb01 f303 	mul.w	r3, r1, r3
 800bb1c:	4413      	add	r3, r2
 800bb1e:	3308      	adds	r3, #8
 800bb20:	68fa      	ldr	r2, [r7, #12]
 800bb22:	4413      	add	r3, r2
 800bb24:	3304      	adds	r3, #4
 800bb26:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 800bb28:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bb2a:	69b8      	ldr	r0, [r7, #24]
 800bb2c:	f000 f851 	bl	800bbd2 <USBH_ParseEPDesc>
            ep_ix++;
 800bb30:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800bb34:	3301      	adds	r3, #1
 800bb36:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800bb3a:	69fb      	ldr	r3, [r7, #28]
 800bb3c:	791b      	ldrb	r3, [r3, #4]
 800bb3e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800bb42:	429a      	cmp	r2, r3
 800bb44:	d204      	bcs.n	800bb50 <USBH_ParseCfgDesc+0x120>
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	885a      	ldrh	r2, [r3, #2]
 800bb4a:	8afb      	ldrh	r3, [r7, #22]
 800bb4c:	429a      	cmp	r2, r3
 800bb4e:	d8d1      	bhi.n	800baf4 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800bb50:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bb54:	3301      	adds	r3, #1
 800bb56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800bb5a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bb5e:	2b01      	cmp	r3, #1
 800bb60:	d804      	bhi.n	800bb6c <USBH_ParseCfgDesc+0x13c>
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	885a      	ldrh	r2, [r3, #2]
 800bb66:	8afb      	ldrh	r3, [r7, #22]
 800bb68:	429a      	cmp	r2, r3
 800bb6a:	d8a4      	bhi.n	800bab6 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800bb6c:	bf00      	nop
 800bb6e:	3728      	adds	r7, #40	; 0x28
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}

0800bb74 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
                                      uint8_t *buf)
{
 800bb74:	b480      	push	{r7}
 800bb76:	b083      	sub	sp, #12
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	6078      	str	r0, [r7, #4]
 800bb7c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 800bb7e:	683b      	ldr	r3, [r7, #0]
 800bb80:	781a      	ldrb	r2, [r3, #0]
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 800bb86:	683b      	ldr	r3, [r7, #0]
 800bb88:	785a      	ldrb	r2, [r3, #1]
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 800bb8e:	683b      	ldr	r3, [r7, #0]
 800bb90:	789a      	ldrb	r2, [r3, #2]
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 800bb96:	683b      	ldr	r3, [r7, #0]
 800bb98:	78da      	ldrb	r2, [r3, #3]
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 800bb9e:	683b      	ldr	r3, [r7, #0]
 800bba0:	791a      	ldrb	r2, [r3, #4]
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 800bba6:	683b      	ldr	r3, [r7, #0]
 800bba8:	795a      	ldrb	r2, [r3, #5]
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 800bbae:	683b      	ldr	r3, [r7, #0]
 800bbb0:	799a      	ldrb	r2, [r3, #6]
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 800bbb6:	683b      	ldr	r3, [r7, #0]
 800bbb8:	79da      	ldrb	r2, [r3, #7]
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 800bbbe:	683b      	ldr	r3, [r7, #0]
 800bbc0:	7a1a      	ldrb	r2, [r3, #8]
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	721a      	strb	r2, [r3, #8]
}
 800bbc6:	bf00      	nop
 800bbc8:	370c      	adds	r7, #12
 800bbca:	46bd      	mov	sp, r7
 800bbcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd0:	4770      	bx	lr

0800bbd2 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
                               uint8_t *buf)
{
 800bbd2:	b480      	push	{r7}
 800bbd4:	b083      	sub	sp, #12
 800bbd6:	af00      	add	r7, sp, #0
 800bbd8:	6078      	str	r0, [r7, #4]
 800bbda:	6039      	str	r1, [r7, #0]

  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 800bbdc:	683b      	ldr	r3, [r7, #0]
 800bbde:	781a      	ldrb	r2, [r3, #0]
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 800bbe4:	683b      	ldr	r3, [r7, #0]
 800bbe6:	785a      	ldrb	r2, [r3, #1]
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 800bbec:	683b      	ldr	r3, [r7, #0]
 800bbee:	789a      	ldrb	r2, [r3, #2]
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 800bbf4:	683b      	ldr	r3, [r7, #0]
 800bbf6:	78da      	ldrb	r2, [r3, #3]
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 800bbfc:	683b      	ldr	r3, [r7, #0]
 800bbfe:	3304      	adds	r3, #4
 800bc00:	781b      	ldrb	r3, [r3, #0]
 800bc02:	b29a      	uxth	r2, r3
 800bc04:	683b      	ldr	r3, [r7, #0]
 800bc06:	3305      	adds	r3, #5
 800bc08:	781b      	ldrb	r3, [r3, #0]
 800bc0a:	b29b      	uxth	r3, r3
 800bc0c:	021b      	lsls	r3, r3, #8
 800bc0e:	b29b      	uxth	r3, r3
 800bc10:	4313      	orrs	r3, r2
 800bc12:	b29a      	uxth	r2, r3
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 800bc18:	683b      	ldr	r3, [r7, #0]
 800bc1a:	799a      	ldrb	r2, [r3, #6]
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	719a      	strb	r2, [r3, #6]
}
 800bc20:	bf00      	nop
 800bc22:	370c      	adds	r7, #12
 800bc24:	46bd      	mov	sp, r7
 800bc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2a:	4770      	bx	lr

0800bc2c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length)
{
 800bc2c:	b480      	push	{r7}
 800bc2e:	b087      	sub	sp, #28
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	60f8      	str	r0, [r7, #12]
 800bc34:	60b9      	str	r1, [r7, #8]
 800bc36:	4613      	mov	r3, r2
 800bc38:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	3301      	adds	r3, #1
 800bc3e:	781b      	ldrb	r3, [r3, #0]
 800bc40:	2b03      	cmp	r3, #3
 800bc42:	d120      	bne.n	800bc86 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	781b      	ldrb	r3, [r3, #0]
 800bc48:	1e9a      	subs	r2, r3, #2
 800bc4a:	88fb      	ldrh	r3, [r7, #6]
 800bc4c:	4293      	cmp	r3, r2
 800bc4e:	bf28      	it	cs
 800bc50:	4613      	movcs	r3, r2
 800bc52:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	3302      	adds	r3, #2
 800bc58:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	82fb      	strh	r3, [r7, #22]
 800bc5e:	e00b      	b.n	800bc78 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800bc60:	8afb      	ldrh	r3, [r7, #22]
 800bc62:	68fa      	ldr	r2, [r7, #12]
 800bc64:	4413      	add	r3, r2
 800bc66:	781a      	ldrb	r2, [r3, #0]
 800bc68:	68bb      	ldr	r3, [r7, #8]
 800bc6a:	701a      	strb	r2, [r3, #0]
      pdest++;
 800bc6c:	68bb      	ldr	r3, [r7, #8]
 800bc6e:	3301      	adds	r3, #1
 800bc70:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800bc72:	8afb      	ldrh	r3, [r7, #22]
 800bc74:	3302      	adds	r3, #2
 800bc76:	82fb      	strh	r3, [r7, #22]
 800bc78:	8afa      	ldrh	r2, [r7, #22]
 800bc7a:	8abb      	ldrh	r3, [r7, #20]
 800bc7c:	429a      	cmp	r2, r3
 800bc7e:	d3ef      	bcc.n	800bc60 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800bc80:	68bb      	ldr	r3, [r7, #8]
 800bc82:	2200      	movs	r2, #0
 800bc84:	701a      	strb	r2, [r3, #0]
  }
}
 800bc86:	bf00      	nop
 800bc88:	371c      	adds	r7, #28
 800bc8a:	46bd      	mov	sp, r7
 800bc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc90:	4770      	bx	lr

0800bc92 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 800bc92:	b480      	push	{r7}
 800bc94:	b085      	sub	sp, #20
 800bc96:	af00      	add	r7, sp, #0
 800bc98:	6078      	str	r0, [r7, #4]
 800bc9a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800bc9c:	683b      	ldr	r3, [r7, #0]
 800bc9e:	881a      	ldrh	r2, [r3, #0]
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	781b      	ldrb	r3, [r3, #0]
 800bca4:	b29b      	uxth	r3, r3
 800bca6:	4413      	add	r3, r2
 800bca8:	b29a      	uxth	r2, r3
 800bcaa:	683b      	ldr	r3, [r7, #0]
 800bcac:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
         ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	781b      	ldrb	r3, [r3, #0]
 800bcb2:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	4413      	add	r3, r2
 800bcb8:	60fb      	str	r3, [r7, #12]

  return(pnext);
 800bcba:	68fb      	ldr	r3, [r7, #12]
}
 800bcbc:	4618      	mov	r0, r3
 800bcbe:	3714      	adds	r7, #20
 800bcc0:	46bd      	mov	sp, r7
 800bcc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc6:	4770      	bx	lr

0800bcc8 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b086      	sub	sp, #24
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	60f8      	str	r0, [r7, #12]
 800bcd0:	60b9      	str	r1, [r7, #8]
 800bcd2:	4613      	mov	r3, r2
 800bcd4:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800bcd6:	2301      	movs	r3, #1
 800bcd8:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	789b      	ldrb	r3, [r3, #2]
 800bcde:	2b01      	cmp	r3, #1
 800bce0:	d002      	beq.n	800bce8 <USBH_CtlReq+0x20>
 800bce2:	2b02      	cmp	r3, #2
 800bce4:	d00f      	beq.n	800bd06 <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 800bce6:	e034      	b.n	800bd52 <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	68ba      	ldr	r2, [r7, #8]
 800bcec:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	88fa      	ldrh	r2, [r7, #6]
 800bcf2:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	2201      	movs	r2, #1
 800bcf8:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	2202      	movs	r2, #2
 800bcfe:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 800bd00:	2301      	movs	r3, #1
 800bd02:	75fb      	strb	r3, [r7, #23]
    break;
 800bd04:	e025      	b.n	800bd52 <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 800bd06:	68f8      	ldr	r0, [r7, #12]
 800bd08:	f000 f828 	bl	800bd5c <USBH_HandleControl>
 800bd0c:	4603      	mov	r3, r0
 800bd0e:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 800bd10:	7dfb      	ldrb	r3, [r7, #23]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d108      	bne.n	800bd28 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	2201      	movs	r2, #1
 800bd1a:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	2200      	movs	r2, #0
 800bd20:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800bd22:	2300      	movs	r3, #0
 800bd24:	75fb      	strb	r3, [r7, #23]
    break;
 800bd26:	e013      	b.n	800bd50 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 800bd28:	7dfb      	ldrb	r3, [r7, #23]
 800bd2a:	2b03      	cmp	r3, #3
 800bd2c:	d108      	bne.n	800bd40 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	2201      	movs	r2, #1
 800bd32:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	2200      	movs	r2, #0
 800bd38:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800bd3a:	2303      	movs	r3, #3
 800bd3c:	75fb      	strb	r3, [r7, #23]
    break;
 800bd3e:	e007      	b.n	800bd50 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 800bd40:	7dfb      	ldrb	r3, [r7, #23]
 800bd42:	2b02      	cmp	r3, #2
 800bd44:	d104      	bne.n	800bd50 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	2201      	movs	r2, #1
 800bd4a:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 800bd4c:	2302      	movs	r3, #2
 800bd4e:	75fb      	strb	r3, [r7, #23]
    break;
 800bd50:	bf00      	nop
  }
  return status;
 800bd52:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd54:	4618      	mov	r0, r3
 800bd56:	3718      	adds	r7, #24
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	bd80      	pop	{r7, pc}

0800bd5c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 800bd5c:	b580      	push	{r7, lr}
 800bd5e:	b086      	sub	sp, #24
 800bd60:	af02      	add	r7, sp, #8
 800bd62:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800bd64:	2301      	movs	r3, #1
 800bd66:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800bd68:	2300      	movs	r3, #0
 800bd6a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	7e1b      	ldrb	r3, [r3, #24]
 800bd70:	3b01      	subs	r3, #1
 800bd72:	2b0a      	cmp	r3, #10
 800bd74:	f200 814c 	bhi.w	800c010 <USBH_HandleControl+0x2b4>
 800bd78:	a201      	add	r2, pc, #4	; (adr r2, 800bd80 <USBH_HandleControl+0x24>)
 800bd7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd7e:	bf00      	nop
 800bd80:	0800bdad 	.word	0x0800bdad
 800bd84:	0800bdc7 	.word	0x0800bdc7
 800bd88:	0800be31 	.word	0x0800be31
 800bd8c:	0800be57 	.word	0x0800be57
 800bd90:	0800be8f 	.word	0x0800be8f
 800bd94:	0800bebb 	.word	0x0800bebb
 800bd98:	0800bf0d 	.word	0x0800bf0d
 800bd9c:	0800bf2f 	.word	0x0800bf2f
 800bda0:	0800bf6b 	.word	0x0800bf6b
 800bda4:	0800bf93 	.word	0x0800bf93
 800bda8:	0800bfd1 	.word	0x0800bfd1
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	f103 0110 	add.w	r1, r3, #16
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	795b      	ldrb	r3, [r3, #5]
 800bdb6:	461a      	mov	r2, r3
 800bdb8:	6878      	ldr	r0, [r7, #4]
 800bdba:	f000 f939 	bl	800c030 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	2202      	movs	r2, #2
 800bdc2:	761a      	strb	r2, [r3, #24]
    break;
 800bdc4:	e12f      	b.n	800c026 <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	795b      	ldrb	r3, [r3, #5]
 800bdca:	4619      	mov	r1, r3
 800bdcc:	6878      	ldr	r0, [r7, #4]
 800bdce:	f000 fcb7 	bl	800c740 <USBH_LL_GetURBState>
 800bdd2:	4603      	mov	r3, r0
 800bdd4:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 800bdd6:	7bbb      	ldrb	r3, [r7, #14]
 800bdd8:	2b01      	cmp	r3, #1
 800bdda:	d11e      	bne.n	800be1a <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	7c1b      	ldrb	r3, [r3, #16]
 800bde0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800bde4:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	8adb      	ldrh	r3, [r3, #22]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d00a      	beq.n	800be04 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 800bdee:	7b7b      	ldrb	r3, [r7, #13]
 800bdf0:	2b80      	cmp	r3, #128	; 0x80
 800bdf2:	d103      	bne.n	800bdfc <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	2203      	movs	r2, #3
 800bdf8:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800bdfa:	e10b      	b.n	800c014 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	2205      	movs	r2, #5
 800be00:	761a      	strb	r2, [r3, #24]
    break;
 800be02:	e107      	b.n	800c014 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 800be04:	7b7b      	ldrb	r3, [r7, #13]
 800be06:	2b80      	cmp	r3, #128	; 0x80
 800be08:	d103      	bne.n	800be12 <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	2209      	movs	r2, #9
 800be0e:	761a      	strb	r2, [r3, #24]
    break;
 800be10:	e100      	b.n	800c014 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	2207      	movs	r2, #7
 800be16:	761a      	strb	r2, [r3, #24]
    break;
 800be18:	e0fc      	b.n	800c014 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800be1a:	7bbb      	ldrb	r3, [r7, #14]
 800be1c:	2b04      	cmp	r3, #4
 800be1e:	d003      	beq.n	800be28 <USBH_HandleControl+0xcc>
 800be20:	7bbb      	ldrb	r3, [r7, #14]
 800be22:	2b02      	cmp	r3, #2
 800be24:	f040 80f6 	bne.w	800c014 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	220b      	movs	r2, #11
 800be2c:	761a      	strb	r2, [r3, #24]
    break;
 800be2e:	e0f1      	b.n	800c014 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800be36:	b29a      	uxth	r2, r3
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	6899      	ldr	r1, [r3, #8]
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	899a      	ldrh	r2, [r3, #12]
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	791b      	ldrb	r3, [r3, #4]
 800be48:	6878      	ldr	r0, [r7, #4]
 800be4a:	f000 f930 	bl	800c0ae <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	2204      	movs	r2, #4
 800be52:	761a      	strb	r2, [r3, #24]
    break;
 800be54:	e0e7      	b.n	800c026 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	791b      	ldrb	r3, [r3, #4]
 800be5a:	4619      	mov	r1, r3
 800be5c:	6878      	ldr	r0, [r7, #4]
 800be5e:	f000 fc6f 	bl	800c740 <USBH_LL_GetURBState>
 800be62:	4603      	mov	r3, r0
 800be64:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 800be66:	7bbb      	ldrb	r3, [r7, #14]
 800be68:	2b01      	cmp	r3, #1
 800be6a:	d102      	bne.n	800be72 <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	2209      	movs	r2, #9
 800be70:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 800be72:	7bbb      	ldrb	r3, [r7, #14]
 800be74:	2b05      	cmp	r3, #5
 800be76:	d102      	bne.n	800be7e <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 800be78:	2303      	movs	r3, #3
 800be7a:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800be7c:	e0cc      	b.n	800c018 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 800be7e:	7bbb      	ldrb	r3, [r7, #14]
 800be80:	2b04      	cmp	r3, #4
 800be82:	f040 80c9 	bne.w	800c018 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	220b      	movs	r2, #11
 800be8a:	761a      	strb	r2, [r3, #24]
    break;
 800be8c:	e0c4      	b.n	800c018 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	6899      	ldr	r1, [r3, #8]
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	899a      	ldrh	r2, [r3, #12]
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	7958      	ldrb	r0, [r3, #5]
 800be9a:	2301      	movs	r3, #1
 800be9c:	9300      	str	r3, [sp, #0]
 800be9e:	4603      	mov	r3, r0
 800bea0:	6878      	ldr	r0, [r7, #4]
 800bea2:	f000 f8df 	bl	800c064 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800beac:	b29a      	uxth	r2, r3
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	2206      	movs	r2, #6
 800beb6:	761a      	strb	r2, [r3, #24]
    break;
 800beb8:	e0b5      	b.n	800c026 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	795b      	ldrb	r3, [r3, #5]
 800bebe:	4619      	mov	r1, r3
 800bec0:	6878      	ldr	r0, [r7, #4]
 800bec2:	f000 fc3d 	bl	800c740 <USBH_LL_GetURBState>
 800bec6:	4603      	mov	r3, r0
 800bec8:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 800beca:	7bbb      	ldrb	r3, [r7, #14]
 800becc:	2b01      	cmp	r3, #1
 800bece:	d103      	bne.n	800bed8 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	2207      	movs	r2, #7
 800bed4:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800bed6:	e0a1      	b.n	800c01c <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 800bed8:	7bbb      	ldrb	r3, [r7, #14]
 800beda:	2b05      	cmp	r3, #5
 800bedc:	d105      	bne.n	800beea <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	220c      	movs	r2, #12
 800bee2:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800bee4:	2303      	movs	r3, #3
 800bee6:	73fb      	strb	r3, [r7, #15]
    break;
 800bee8:	e098      	b.n	800c01c <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800beea:	7bbb      	ldrb	r3, [r7, #14]
 800beec:	2b02      	cmp	r3, #2
 800beee:	d103      	bne.n	800bef8 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	2205      	movs	r2, #5
 800bef4:	761a      	strb	r2, [r3, #24]
    break;
 800bef6:	e091      	b.n	800c01c <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 800bef8:	7bbb      	ldrb	r3, [r7, #14]
 800befa:	2b04      	cmp	r3, #4
 800befc:	f040 808e 	bne.w	800c01c <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	220b      	movs	r2, #11
 800bf04:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 800bf06:	2302      	movs	r3, #2
 800bf08:	73fb      	strb	r3, [r7, #15]
    break;
 800bf0a:	e087      	b.n	800c01c <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	791b      	ldrb	r3, [r3, #4]
 800bf10:	2200      	movs	r2, #0
 800bf12:	2100      	movs	r1, #0
 800bf14:	6878      	ldr	r0, [r7, #4]
 800bf16:	f000 f8ca 	bl	800c0ae <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800bf20:	b29a      	uxth	r2, r3
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	2208      	movs	r2, #8
 800bf2a:	761a      	strb	r2, [r3, #24]

    break;
 800bf2c:	e07b      	b.n	800c026 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	791b      	ldrb	r3, [r3, #4]
 800bf32:	4619      	mov	r1, r3
 800bf34:	6878      	ldr	r0, [r7, #4]
 800bf36:	f000 fc03 	bl	800c740 <USBH_LL_GetURBState>
 800bf3a:	4603      	mov	r3, r0
 800bf3c:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 800bf3e:	7bbb      	ldrb	r3, [r7, #14]
 800bf40:	2b01      	cmp	r3, #1
 800bf42:	d105      	bne.n	800bf50 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	220d      	movs	r2, #13
 800bf48:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800bf4e:	e067      	b.n	800c020 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 800bf50:	7bbb      	ldrb	r3, [r7, #14]
 800bf52:	2b04      	cmp	r3, #4
 800bf54:	d103      	bne.n	800bf5e <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	220b      	movs	r2, #11
 800bf5a:	761a      	strb	r2, [r3, #24]
    break;
 800bf5c:	e060      	b.n	800c020 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 800bf5e:	7bbb      	ldrb	r3, [r7, #14]
 800bf60:	2b05      	cmp	r3, #5
 800bf62:	d15d      	bne.n	800c020 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 800bf64:	2303      	movs	r3, #3
 800bf66:	73fb      	strb	r3, [r7, #15]
    break;
 800bf68:	e05a      	b.n	800c020 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	795a      	ldrb	r2, [r3, #5]
 800bf6e:	2301      	movs	r3, #1
 800bf70:	9300      	str	r3, [sp, #0]
 800bf72:	4613      	mov	r3, r2
 800bf74:	2200      	movs	r2, #0
 800bf76:	2100      	movs	r1, #0
 800bf78:	6878      	ldr	r0, [r7, #4]
 800bf7a:	f000 f873 	bl	800c064 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800bf84:	b29a      	uxth	r2, r3
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	220a      	movs	r2, #10
 800bf8e:	761a      	strb	r2, [r3, #24]
    break;
 800bf90:	e049      	b.n	800c026 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	795b      	ldrb	r3, [r3, #5]
 800bf96:	4619      	mov	r1, r3
 800bf98:	6878      	ldr	r0, [r7, #4]
 800bf9a:	f000 fbd1 	bl	800c740 <USBH_LL_GetURBState>
 800bf9e:	4603      	mov	r3, r0
 800bfa0:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 800bfa2:	7bbb      	ldrb	r3, [r7, #14]
 800bfa4:	2b01      	cmp	r3, #1
 800bfa6:	d105      	bne.n	800bfb4 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 800bfa8:	2300      	movs	r3, #0
 800bfaa:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	220d      	movs	r2, #13
 800bfb0:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 800bfb2:	e037      	b.n	800c024 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800bfb4:	7bbb      	ldrb	r3, [r7, #14]
 800bfb6:	2b02      	cmp	r3, #2
 800bfb8:	d103      	bne.n	800bfc2 <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	2209      	movs	r2, #9
 800bfbe:	761a      	strb	r2, [r3, #24]
    break;
 800bfc0:	e030      	b.n	800c024 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 800bfc2:	7bbb      	ldrb	r3, [r7, #14]
 800bfc4:	2b04      	cmp	r3, #4
 800bfc6:	d12d      	bne.n	800c024 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	220b      	movs	r2, #11
 800bfcc:	761a      	strb	r2, [r3, #24]
    break;
 800bfce:	e029      	b.n	800c024 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	7e5b      	ldrb	r3, [r3, #25]
 800bfd4:	3301      	adds	r3, #1
 800bfd6:	b2da      	uxtb	r2, r3
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	765a      	strb	r2, [r3, #25]
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	7e5b      	ldrb	r3, [r3, #25]
 800bfe0:	2b02      	cmp	r3, #2
 800bfe2:	d809      	bhi.n	800bff8 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 800bfe4:	6878      	ldr	r0, [r7, #4]
 800bfe6:	f000 fabe 	bl	800c566 <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	2201      	movs	r2, #1
 800bfee:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	2201      	movs	r2, #1
 800bff4:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 800bff6:	e016      	b.n	800c026 <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800bffe:	2106      	movs	r1, #6
 800c000:	6878      	ldr	r0, [r7, #4]
 800c002:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	2200      	movs	r2, #0
 800c008:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 800c00a:	2302      	movs	r3, #2
 800c00c:	73fb      	strb	r3, [r7, #15]
    break;
 800c00e:	e00a      	b.n	800c026 <USBH_HandleControl+0x2ca>

  default:
    break;
 800c010:	bf00      	nop
 800c012:	e008      	b.n	800c026 <USBH_HandleControl+0x2ca>
    break;
 800c014:	bf00      	nop
 800c016:	e006      	b.n	800c026 <USBH_HandleControl+0x2ca>
    break;
 800c018:	bf00      	nop
 800c01a:	e004      	b.n	800c026 <USBH_HandleControl+0x2ca>
    break;
 800c01c:	bf00      	nop
 800c01e:	e002      	b.n	800c026 <USBH_HandleControl+0x2ca>
    break;
 800c020:	bf00      	nop
 800c022:	e000      	b.n	800c026 <USBH_HandleControl+0x2ca>
    break;
 800c024:	bf00      	nop
  }
  return status;
 800c026:	7bfb      	ldrb	r3, [r7, #15]
}
 800c028:	4618      	mov	r0, r3
 800c02a:	3710      	adds	r7, #16
 800c02c:	46bd      	mov	sp, r7
 800c02e:	bd80      	pop	{r7, pc}

0800c030 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b088      	sub	sp, #32
 800c034:	af04      	add	r7, sp, #16
 800c036:	60f8      	str	r0, [r7, #12]
 800c038:	60b9      	str	r1, [r7, #8]
 800c03a:	4613      	mov	r3, r2
 800c03c:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c03e:	79f9      	ldrb	r1, [r7, #7]
 800c040:	2300      	movs	r3, #0
 800c042:	9303      	str	r3, [sp, #12]
 800c044:	2308      	movs	r3, #8
 800c046:	9302      	str	r3, [sp, #8]
 800c048:	68bb      	ldr	r3, [r7, #8]
 800c04a:	9301      	str	r3, [sp, #4]
 800c04c:	2300      	movs	r3, #0
 800c04e:	9300      	str	r3, [sp, #0]
 800c050:	2300      	movs	r3, #0
 800c052:	2200      	movs	r2, #0
 800c054:	68f8      	ldr	r0, [r7, #12]
 800c056:	f000 fb42 	bl	800c6de <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800c05a:	2300      	movs	r3, #0
}
 800c05c:	4618      	mov	r0, r3
 800c05e:	3710      	adds	r7, #16
 800c060:	46bd      	mov	sp, r7
 800c062:	bd80      	pop	{r7, pc}

0800c064 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800c064:	b580      	push	{r7, lr}
 800c066:	b088      	sub	sp, #32
 800c068:	af04      	add	r7, sp, #16
 800c06a:	60f8      	str	r0, [r7, #12]
 800c06c:	60b9      	str	r1, [r7, #8]
 800c06e:	4611      	mov	r1, r2
 800c070:	461a      	mov	r2, r3
 800c072:	460b      	mov	r3, r1
 800c074:	80fb      	strh	r3, [r7, #6]
 800c076:	4613      	mov	r3, r2
 800c078:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c080:	2b00      	cmp	r3, #0
 800c082:	d001      	beq.n	800c088 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800c084:	2300      	movs	r3, #0
 800c086:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c088:	7979      	ldrb	r1, [r7, #5]
 800c08a:	7e3b      	ldrb	r3, [r7, #24]
 800c08c:	9303      	str	r3, [sp, #12]
 800c08e:	88fb      	ldrh	r3, [r7, #6]
 800c090:	9302      	str	r3, [sp, #8]
 800c092:	68bb      	ldr	r3, [r7, #8]
 800c094:	9301      	str	r3, [sp, #4]
 800c096:	2301      	movs	r3, #1
 800c098:	9300      	str	r3, [sp, #0]
 800c09a:	2300      	movs	r3, #0
 800c09c:	2200      	movs	r2, #0
 800c09e:	68f8      	ldr	r0, [r7, #12]
 800c0a0:	f000 fb1d 	bl	800c6de <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800c0a4:	2300      	movs	r3, #0
}
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	3710      	adds	r7, #16
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	bd80      	pop	{r7, pc}

0800c0ae <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800c0ae:	b580      	push	{r7, lr}
 800c0b0:	b088      	sub	sp, #32
 800c0b2:	af04      	add	r7, sp, #16
 800c0b4:	60f8      	str	r0, [r7, #12]
 800c0b6:	60b9      	str	r1, [r7, #8]
 800c0b8:	4611      	mov	r1, r2
 800c0ba:	461a      	mov	r2, r3
 800c0bc:	460b      	mov	r3, r1
 800c0be:	80fb      	strh	r3, [r7, #6]
 800c0c0:	4613      	mov	r3, r2
 800c0c2:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c0c4:	7979      	ldrb	r1, [r7, #5]
 800c0c6:	2300      	movs	r3, #0
 800c0c8:	9303      	str	r3, [sp, #12]
 800c0ca:	88fb      	ldrh	r3, [r7, #6]
 800c0cc:	9302      	str	r3, [sp, #8]
 800c0ce:	68bb      	ldr	r3, [r7, #8]
 800c0d0:	9301      	str	r3, [sp, #4]
 800c0d2:	2301      	movs	r3, #1
 800c0d4:	9300      	str	r3, [sp, #0]
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	2201      	movs	r2, #1
 800c0da:	68f8      	ldr	r0, [r7, #12]
 800c0dc:	f000 faff 	bl	800c6de <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c0e0:	2300      	movs	r3, #0

}
 800c0e2:	4618      	mov	r0, r3
 800c0e4:	3710      	adds	r7, #16
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	bd80      	pop	{r7, pc}

0800c0ea <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800c0ea:	b580      	push	{r7, lr}
 800c0ec:	b088      	sub	sp, #32
 800c0ee:	af04      	add	r7, sp, #16
 800c0f0:	60f8      	str	r0, [r7, #12]
 800c0f2:	60b9      	str	r1, [r7, #8]
 800c0f4:	4611      	mov	r1, r2
 800c0f6:	461a      	mov	r2, r3
 800c0f8:	460b      	mov	r3, r1
 800c0fa:	80fb      	strh	r3, [r7, #6]
 800c0fc:	4613      	mov	r3, r2
 800c0fe:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c106:	2b00      	cmp	r3, #0
 800c108:	d001      	beq.n	800c10e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800c10a:	2300      	movs	r3, #0
 800c10c:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c10e:	7979      	ldrb	r1, [r7, #5]
 800c110:	7e3b      	ldrb	r3, [r7, #24]
 800c112:	9303      	str	r3, [sp, #12]
 800c114:	88fb      	ldrh	r3, [r7, #6]
 800c116:	9302      	str	r3, [sp, #8]
 800c118:	68bb      	ldr	r3, [r7, #8]
 800c11a:	9301      	str	r3, [sp, #4]
 800c11c:	2301      	movs	r3, #1
 800c11e:	9300      	str	r3, [sp, #0]
 800c120:	2302      	movs	r3, #2
 800c122:	2200      	movs	r2, #0
 800c124:	68f8      	ldr	r0, [r7, #12]
 800c126:	f000 fada 	bl	800c6de <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800c12a:	2300      	movs	r3, #0
}
 800c12c:	4618      	mov	r0, r3
 800c12e:	3710      	adds	r7, #16
 800c130:	46bd      	mov	sp, r7
 800c132:	bd80      	pop	{r7, pc}

0800c134 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b088      	sub	sp, #32
 800c138:	af04      	add	r7, sp, #16
 800c13a:	60f8      	str	r0, [r7, #12]
 800c13c:	60b9      	str	r1, [r7, #8]
 800c13e:	4611      	mov	r1, r2
 800c140:	461a      	mov	r2, r3
 800c142:	460b      	mov	r3, r1
 800c144:	80fb      	strh	r3, [r7, #6]
 800c146:	4613      	mov	r3, r2
 800c148:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c14a:	7979      	ldrb	r1, [r7, #5]
 800c14c:	2300      	movs	r3, #0
 800c14e:	9303      	str	r3, [sp, #12]
 800c150:	88fb      	ldrh	r3, [r7, #6]
 800c152:	9302      	str	r3, [sp, #8]
 800c154:	68bb      	ldr	r3, [r7, #8]
 800c156:	9301      	str	r3, [sp, #4]
 800c158:	2301      	movs	r3, #1
 800c15a:	9300      	str	r3, [sp, #0]
 800c15c:	2302      	movs	r3, #2
 800c15e:	2201      	movs	r2, #1
 800c160:	68f8      	ldr	r0, [r7, #12]
 800c162:	f000 fabc 	bl	800c6de <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c166:	2300      	movs	r3, #0
}
 800c168:	4618      	mov	r0, r3
 800c16a:	3710      	adds	r7, #16
 800c16c:	46bd      	mov	sp, r7
 800c16e:	bd80      	pop	{r7, pc}

0800c170 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b086      	sub	sp, #24
 800c174:	af04      	add	r7, sp, #16
 800c176:	6078      	str	r0, [r7, #4]
 800c178:	4608      	mov	r0, r1
 800c17a:	4611      	mov	r1, r2
 800c17c:	461a      	mov	r2, r3
 800c17e:	4603      	mov	r3, r0
 800c180:	70fb      	strb	r3, [r7, #3]
 800c182:	460b      	mov	r3, r1
 800c184:	70bb      	strb	r3, [r7, #2]
 800c186:	4613      	mov	r3, r2
 800c188:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800c18a:	7878      	ldrb	r0, [r7, #1]
 800c18c:	78ba      	ldrb	r2, [r7, #2]
 800c18e:	78f9      	ldrb	r1, [r7, #3]
 800c190:	8b3b      	ldrh	r3, [r7, #24]
 800c192:	9302      	str	r3, [sp, #8]
 800c194:	7d3b      	ldrb	r3, [r7, #20]
 800c196:	9301      	str	r3, [sp, #4]
 800c198:	7c3b      	ldrb	r3, [r7, #16]
 800c19a:	9300      	str	r3, [sp, #0]
 800c19c:	4603      	mov	r3, r0
 800c19e:	6878      	ldr	r0, [r7, #4]
 800c1a0:	f000 fa4f 	bl	800c642 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 800c1a4:	2300      	movs	r3, #0

}
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	3708      	adds	r7, #8
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	bd80      	pop	{r7, pc}

0800c1ae <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800c1ae:	b580      	push	{r7, lr}
 800c1b0:	b082      	sub	sp, #8
 800c1b2:	af00      	add	r7, sp, #0
 800c1b4:	6078      	str	r0, [r7, #4]
 800c1b6:	460b      	mov	r3, r1
 800c1b8:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800c1ba:	78fb      	ldrb	r3, [r7, #3]
 800c1bc:	4619      	mov	r1, r3
 800c1be:	6878      	ldr	r0, [r7, #4]
 800c1c0:	f000 fa6e 	bl	800c6a0 <USBH_LL_ClosePipe>

  return USBH_OK;
 800c1c4:	2300      	movs	r3, #0

}
 800c1c6:	4618      	mov	r0, r3
 800c1c8:	3708      	adds	r7, #8
 800c1ca:	46bd      	mov	sp, r7
 800c1cc:	bd80      	pop	{r7, pc}

0800c1ce <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800c1ce:	b580      	push	{r7, lr}
 800c1d0:	b084      	sub	sp, #16
 800c1d2:	af00      	add	r7, sp, #0
 800c1d4:	6078      	str	r0, [r7, #4]
 800c1d6:	460b      	mov	r3, r1
 800c1d8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800c1da:	6878      	ldr	r0, [r7, #4]
 800c1dc:	f000 f831 	bl	800c242 <USBH_GetFreePipe>
 800c1e0:	4603      	mov	r3, r0
 800c1e2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800c1e4:	89fb      	ldrh	r3, [r7, #14]
 800c1e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c1ea:	4293      	cmp	r3, r2
 800c1ec:	d007      	beq.n	800c1fe <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800c1ee:	78fb      	ldrb	r3, [r7, #3]
 800c1f0:	89fa      	ldrh	r2, [r7, #14]
 800c1f2:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	32e0      	adds	r2, #224	; 0xe0
 800c1fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 800c1fe:	89fb      	ldrh	r3, [r7, #14]
 800c200:	b2db      	uxtb	r3, r3
}
 800c202:	4618      	mov	r0, r3
 800c204:	3710      	adds	r7, #16
 800c206:	46bd      	mov	sp, r7
 800c208:	bd80      	pop	{r7, pc}

0800c20a <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800c20a:	b480      	push	{r7}
 800c20c:	b083      	sub	sp, #12
 800c20e:	af00      	add	r7, sp, #0
 800c210:	6078      	str	r0, [r7, #4]
 800c212:	460b      	mov	r3, r1
 800c214:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 800c216:	78fb      	ldrb	r3, [r7, #3]
 800c218:	2b0a      	cmp	r3, #10
 800c21a:	d80b      	bhi.n	800c234 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 800c21c:	78fa      	ldrb	r2, [r7, #3]
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	32e0      	adds	r2, #224	; 0xe0
 800c222:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c226:	78fa      	ldrb	r2, [r7, #3]
 800c228:	f3c3 010e 	ubfx	r1, r3, #0, #15
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	32e0      	adds	r2, #224	; 0xe0
 800c230:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 800c234:	2300      	movs	r3, #0
}
 800c236:	4618      	mov	r0, r3
 800c238:	370c      	adds	r7, #12
 800c23a:	46bd      	mov	sp, r7
 800c23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c240:	4770      	bx	lr

0800c242 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800c242:	b480      	push	{r7}
 800c244:	b085      	sub	sp, #20
 800c246:	af00      	add	r7, sp, #0
 800c248:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800c24a:	2300      	movs	r3, #0
 800c24c:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800c24e:	2300      	movs	r3, #0
 800c250:	73fb      	strb	r3, [r7, #15]
 800c252:	e00e      	b.n	800c272 <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800c254:	7bfa      	ldrb	r2, [r7, #15]
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	32e0      	adds	r2, #224	; 0xe0
 800c25a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c25e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c262:	2b00      	cmp	r3, #0
 800c264:	d102      	bne.n	800c26c <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 800c266:	7bfb      	ldrb	r3, [r7, #15]
 800c268:	b29b      	uxth	r3, r3
 800c26a:	e007      	b.n	800c27c <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 800c26c:	7bfb      	ldrb	r3, [r7, #15]
 800c26e:	3301      	adds	r3, #1
 800c270:	73fb      	strb	r3, [r7, #15]
 800c272:	7bfb      	ldrb	r3, [r7, #15]
 800c274:	2b0a      	cmp	r3, #10
 800c276:	d9ed      	bls.n	800c254 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 800c278:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800c27c:	4618      	mov	r0, r3
 800c27e:	3714      	adds	r7, #20
 800c280:	46bd      	mov	sp, r7
 800c282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c286:	4770      	bx	lr

0800c288 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800c28c:	2201      	movs	r2, #1
 800c28e:	490e      	ldr	r1, [pc, #56]	; (800c2c8 <MX_USB_HOST_Init+0x40>)
 800c290:	480e      	ldr	r0, [pc, #56]	; (800c2cc <MX_USB_HOST_Init+0x44>)
 800c292:	f7fe fdbb 	bl	800ae0c <USBH_Init>
 800c296:	4603      	mov	r3, r0
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d001      	beq.n	800c2a0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800c29c:	f7f5 fdc0 	bl	8001e20 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800c2a0:	490b      	ldr	r1, [pc, #44]	; (800c2d0 <MX_USB_HOST_Init+0x48>)
 800c2a2:	480a      	ldr	r0, [pc, #40]	; (800c2cc <MX_USB_HOST_Init+0x44>)
 800c2a4:	f7fe fe25 	bl	800aef2 <USBH_RegisterClass>
 800c2a8:	4603      	mov	r3, r0
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d001      	beq.n	800c2b2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800c2ae:	f7f5 fdb7 	bl	8001e20 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800c2b2:	4806      	ldr	r0, [pc, #24]	; (800c2cc <MX_USB_HOST_Init+0x44>)
 800c2b4:	f7fe feaa 	bl	800b00c <USBH_Start>
 800c2b8:	4603      	mov	r3, r0
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d001      	beq.n	800c2c2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800c2be:	f7f5 fdaf 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800c2c2:	bf00      	nop
 800c2c4:	bd80      	pop	{r7, pc}
 800c2c6:	bf00      	nop
 800c2c8:	0800c2e9 	.word	0x0800c2e9
 800c2cc:	20000494 	.word	0x20000494
 800c2d0:	2000002c 	.word	0x2000002c

0800c2d4 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800c2d4:	b580      	push	{r7, lr}
 800c2d6:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800c2d8:	4802      	ldr	r0, [pc, #8]	; (800c2e4 <MX_USB_HOST_Process+0x10>)
 800c2da:	f7fe fea7 	bl	800b02c <USBH_Process>
}
 800c2de:	bf00      	nop
 800c2e0:	bd80      	pop	{r7, pc}
 800c2e2:	bf00      	nop
 800c2e4:	20000494 	.word	0x20000494

0800c2e8 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800c2e8:	b480      	push	{r7}
 800c2ea:	b083      	sub	sp, #12
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	6078      	str	r0, [r7, #4]
 800c2f0:	460b      	mov	r3, r1
 800c2f2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800c2f4:	78fb      	ldrb	r3, [r7, #3]
 800c2f6:	3b01      	subs	r3, #1
 800c2f8:	2b04      	cmp	r3, #4
 800c2fa:	d819      	bhi.n	800c330 <USBH_UserProcess+0x48>
 800c2fc:	a201      	add	r2, pc, #4	; (adr r2, 800c304 <USBH_UserProcess+0x1c>)
 800c2fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c302:	bf00      	nop
 800c304:	0800c331 	.word	0x0800c331
 800c308:	0800c321 	.word	0x0800c321
 800c30c:	0800c331 	.word	0x0800c331
 800c310:	0800c329 	.word	0x0800c329
 800c314:	0800c319 	.word	0x0800c319
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800c318:	4b09      	ldr	r3, [pc, #36]	; (800c340 <USBH_UserProcess+0x58>)
 800c31a:	2203      	movs	r2, #3
 800c31c:	701a      	strb	r2, [r3, #0]
  break;
 800c31e:	e008      	b.n	800c332 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800c320:	4b07      	ldr	r3, [pc, #28]	; (800c340 <USBH_UserProcess+0x58>)
 800c322:	2202      	movs	r2, #2
 800c324:	701a      	strb	r2, [r3, #0]
  break;
 800c326:	e004      	b.n	800c332 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800c328:	4b05      	ldr	r3, [pc, #20]	; (800c340 <USBH_UserProcess+0x58>)
 800c32a:	2201      	movs	r2, #1
 800c32c:	701a      	strb	r2, [r3, #0]
  break;
 800c32e:	e000      	b.n	800c332 <USBH_UserProcess+0x4a>

  default:
  break;
 800c330:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800c332:	bf00      	nop
 800c334:	370c      	adds	r7, #12
 800c336:	46bd      	mov	sp, r7
 800c338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c33c:	4770      	bx	lr
 800c33e:	bf00      	nop
 800c340:	200000dc 	.word	0x200000dc

0800c344 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800c344:	b580      	push	{r7, lr}
 800c346:	b08a      	sub	sp, #40	; 0x28
 800c348:	af00      	add	r7, sp, #0
 800c34a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c34c:	f107 0314 	add.w	r3, r7, #20
 800c350:	2200      	movs	r2, #0
 800c352:	601a      	str	r2, [r3, #0]
 800c354:	605a      	str	r2, [r3, #4]
 800c356:	609a      	str	r2, [r3, #8]
 800c358:	60da      	str	r2, [r3, #12]
 800c35a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c364:	d14e      	bne.n	800c404 <HAL_HCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c366:	4b29      	ldr	r3, [pc, #164]	; (800c40c <HAL_HCD_MspInit+0xc8>)
 800c368:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c36a:	4a28      	ldr	r2, [pc, #160]	; (800c40c <HAL_HCD_MspInit+0xc8>)
 800c36c:	f043 0301 	orr.w	r3, r3, #1
 800c370:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c372:	4b26      	ldr	r3, [pc, #152]	; (800c40c <HAL_HCD_MspInit+0xc8>)
 800c374:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c376:	f003 0301 	and.w	r3, r3, #1
 800c37a:	613b      	str	r3, [r7, #16]
 800c37c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800c37e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800c382:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c384:	2302      	movs	r3, #2
 800c386:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c388:	2300      	movs	r3, #0
 800c38a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c38c:	2303      	movs	r3, #3
 800c38e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c390:	230a      	movs	r3, #10
 800c392:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c394:	f107 0314 	add.w	r3, r7, #20
 800c398:	4619      	mov	r1, r3
 800c39a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c39e:	f7f7 ffa9 	bl	80042f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c3a2:	4b1a      	ldr	r3, [pc, #104]	; (800c40c <HAL_HCD_MspInit+0xc8>)
 800c3a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c3a6:	4a19      	ldr	r2, [pc, #100]	; (800c40c <HAL_HCD_MspInit+0xc8>)
 800c3a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800c3ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c3ae:	4b17      	ldr	r3, [pc, #92]	; (800c40c <HAL_HCD_MspInit+0xc8>)
 800c3b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c3b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c3b6:	60fb      	str	r3, [r7, #12]
 800c3b8:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c3ba:	4b14      	ldr	r3, [pc, #80]	; (800c40c <HAL_HCD_MspInit+0xc8>)
 800c3bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d114      	bne.n	800c3f0 <HAL_HCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c3c6:	4b11      	ldr	r3, [pc, #68]	; (800c40c <HAL_HCD_MspInit+0xc8>)
 800c3c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3ca:	4a10      	ldr	r2, [pc, #64]	; (800c40c <HAL_HCD_MspInit+0xc8>)
 800c3cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c3d0:	6593      	str	r3, [r2, #88]	; 0x58
 800c3d2:	4b0e      	ldr	r3, [pc, #56]	; (800c40c <HAL_HCD_MspInit+0xc8>)
 800c3d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c3da:	60bb      	str	r3, [r7, #8]
 800c3dc:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800c3de:	f7fa f901 	bl	80065e4 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800c3e2:	4b0a      	ldr	r3, [pc, #40]	; (800c40c <HAL_HCD_MspInit+0xc8>)
 800c3e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3e6:	4a09      	ldr	r2, [pc, #36]	; (800c40c <HAL_HCD_MspInit+0xc8>)
 800c3e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c3ec:	6593      	str	r3, [r2, #88]	; 0x58
 800c3ee:	e001      	b.n	800c3f4 <HAL_HCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800c3f0:	f7fa f8f8 	bl	80065e4 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c3f4:	2200      	movs	r2, #0
 800c3f6:	2100      	movs	r1, #0
 800c3f8:	2043      	movs	r0, #67	; 0x43
 800c3fa:	f7f7 ff44 	bl	8004286 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c3fe:	2043      	movs	r0, #67	; 0x43
 800c400:	f7f7 ff5d 	bl	80042be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c404:	bf00      	nop
 800c406:	3728      	adds	r7, #40	; 0x28
 800c408:	46bd      	mov	sp, r7
 800c40a:	bd80      	pop	{r7, pc}
 800c40c:	40021000 	.word	0x40021000

0800c410 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800c410:	b580      	push	{r7, lr}
 800c412:	b082      	sub	sp, #8
 800c414:	af00      	add	r7, sp, #0
 800c416:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c41e:	4618      	mov	r0, r3
 800c420:	f7ff f8b5 	bl	800b58e <USBH_LL_IncTimer>
}
 800c424:	bf00      	nop
 800c426:	3708      	adds	r7, #8
 800c428:	46bd      	mov	sp, r7
 800c42a:	bd80      	pop	{r7, pc}

0800c42c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c42c:	b580      	push	{r7, lr}
 800c42e:	b082      	sub	sp, #8
 800c430:	af00      	add	r7, sp, #0
 800c432:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c43a:	4618      	mov	r0, r3
 800c43c:	f7ff f8fa 	bl	800b634 <USBH_LL_Connect>
}
 800c440:	bf00      	nop
 800c442:	3708      	adds	r7, #8
 800c444:	46bd      	mov	sp, r7
 800c446:	bd80      	pop	{r7, pc}

0800c448 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c448:	b580      	push	{r7, lr}
 800c44a:	b082      	sub	sp, #8
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c456:	4618      	mov	r0, r3
 800c458:	f7ff f912 	bl	800b680 <USBH_LL_Disconnect>
}
 800c45c:	bf00      	nop
 800c45e:	3708      	adds	r7, #8
 800c460:	46bd      	mov	sp, r7
 800c462:	bd80      	pop	{r7, pc}

0800c464 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800c464:	b480      	push	{r7}
 800c466:	b083      	sub	sp, #12
 800c468:	af00      	add	r7, sp, #0
 800c46a:	6078      	str	r0, [r7, #4]
 800c46c:	460b      	mov	r3, r1
 800c46e:	70fb      	strb	r3, [r7, #3]
 800c470:	4613      	mov	r3, r2
 800c472:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800c474:	bf00      	nop
 800c476:	370c      	adds	r7, #12
 800c478:	46bd      	mov	sp, r7
 800c47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47e:	4770      	bx	lr

0800c480 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c480:	b580      	push	{r7, lr}
 800c482:	b082      	sub	sp, #8
 800c484:	af00      	add	r7, sp, #0
 800c486:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c48e:	4618      	mov	r0, r3
 800c490:	f7ff f8a7 	bl	800b5e2 <USBH_LL_PortEnabled>
} 
 800c494:	bf00      	nop
 800c496:	3708      	adds	r7, #8
 800c498:	46bd      	mov	sp, r7
 800c49a:	bd80      	pop	{r7, pc}

0800c49c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b082      	sub	sp, #8
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	f7ff f8a7 	bl	800b5fe <USBH_LL_PortDisabled>
} 
 800c4b0:	bf00      	nop
 800c4b2:	3708      	adds	r7, #8
 800c4b4:	46bd      	mov	sp, r7
 800c4b6:	bd80      	pop	{r7, pc}

0800c4b8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800c4b8:	b580      	push	{r7, lr}
 800c4ba:	b082      	sub	sp, #8
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800c4c6:	2b01      	cmp	r3, #1
 800c4c8:	d12a      	bne.n	800c520 <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800c4ca:	4a18      	ldr	r2, [pc, #96]	; (800c52c <USBH_LL_Init+0x74>)
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	4a15      	ldr	r2, [pc, #84]	; (800c52c <USBH_LL_Init+0x74>)
 800c4d6:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c4da:	4b14      	ldr	r3, [pc, #80]	; (800c52c <USBH_LL_Init+0x74>)
 800c4dc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800c4e0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800c4e2:	4b12      	ldr	r3, [pc, #72]	; (800c52c <USBH_LL_Init+0x74>)
 800c4e4:	2208      	movs	r2, #8
 800c4e6:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800c4e8:	4b10      	ldr	r3, [pc, #64]	; (800c52c <USBH_LL_Init+0x74>)
 800c4ea:	2201      	movs	r2, #1
 800c4ec:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c4ee:	4b0f      	ldr	r3, [pc, #60]	; (800c52c <USBH_LL_Init+0x74>)
 800c4f0:	2200      	movs	r2, #0
 800c4f2:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800c4f4:	4b0d      	ldr	r3, [pc, #52]	; (800c52c <USBH_LL_Init+0x74>)
 800c4f6:	2202      	movs	r2, #2
 800c4f8:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c4fa:	4b0c      	ldr	r3, [pc, #48]	; (800c52c <USBH_LL_Init+0x74>)
 800c4fc:	2200      	movs	r2, #0
 800c4fe:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800c500:	480a      	ldr	r0, [pc, #40]	; (800c52c <USBH_LL_Init+0x74>)
 800c502:	f7f8 f8e9 	bl	80046d8 <HAL_HCD_Init>
 800c506:	4603      	mov	r3, r0
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d001      	beq.n	800c510 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800c50c:	f7f5 fc88 	bl	8001e20 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800c510:	4806      	ldr	r0, [pc, #24]	; (800c52c <USBH_LL_Init+0x74>)
 800c512:	f7f8 fce1 	bl	8004ed8 <HAL_HCD_GetCurrentFrame>
 800c516:	4603      	mov	r3, r0
 800c518:	4619      	mov	r1, r3
 800c51a:	6878      	ldr	r0, [r7, #4]
 800c51c:	f7ff f828 	bl	800b570 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800c520:	2300      	movs	r3, #0
}
 800c522:	4618      	mov	r0, r3
 800c524:	3708      	adds	r7, #8
 800c526:	46bd      	mov	sp, r7
 800c528:	bd80      	pop	{r7, pc}
 800c52a:	bf00      	nop
 800c52c:	20000860 	.word	0x20000860

0800c530 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800c530:	b580      	push	{r7, lr}
 800c532:	b084      	sub	sp, #16
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c538:	2300      	movs	r3, #0
 800c53a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c53c:	2300      	movs	r3, #0
 800c53e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c546:	4618      	mov	r0, r3
 800c548:	f7f8 fc4e 	bl	8004de8 <HAL_HCD_Start>
 800c54c:	4603      	mov	r3, r0
 800c54e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c550:	7bfb      	ldrb	r3, [r7, #15]
 800c552:	4618      	mov	r0, r3
 800c554:	f000 f95c 	bl	800c810 <USBH_Get_USB_Status>
 800c558:	4603      	mov	r3, r0
 800c55a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c55c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c55e:	4618      	mov	r0, r3
 800c560:	3710      	adds	r7, #16
 800c562:	46bd      	mov	sp, r7
 800c564:	bd80      	pop	{r7, pc}

0800c566 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800c566:	b580      	push	{r7, lr}
 800c568:	b084      	sub	sp, #16
 800c56a:	af00      	add	r7, sp, #0
 800c56c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c56e:	2300      	movs	r3, #0
 800c570:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c572:	2300      	movs	r3, #0
 800c574:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c57c:	4618      	mov	r0, r3
 800c57e:	f7f8 fc56 	bl	8004e2e <HAL_HCD_Stop>
 800c582:	4603      	mov	r3, r0
 800c584:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c586:	7bfb      	ldrb	r3, [r7, #15]
 800c588:	4618      	mov	r0, r3
 800c58a:	f000 f941 	bl	800c810 <USBH_Get_USB_Status>
 800c58e:	4603      	mov	r3, r0
 800c590:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c592:	7bbb      	ldrb	r3, [r7, #14]
}
 800c594:	4618      	mov	r0, r3
 800c596:	3710      	adds	r7, #16
 800c598:	46bd      	mov	sp, r7
 800c59a:	bd80      	pop	{r7, pc}

0800c59c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800c59c:	b580      	push	{r7, lr}
 800c59e:	b084      	sub	sp, #16
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800c5a4:	2301      	movs	r3, #1
 800c5a6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c5ae:	4618      	mov	r0, r3
 800c5b0:	f7f8 fca0 	bl	8004ef4 <HAL_HCD_GetCurrentSpeed>
 800c5b4:	4603      	mov	r3, r0
 800c5b6:	2b01      	cmp	r3, #1
 800c5b8:	d007      	beq.n	800c5ca <USBH_LL_GetSpeed+0x2e>
 800c5ba:	2b01      	cmp	r3, #1
 800c5bc:	d302      	bcc.n	800c5c4 <USBH_LL_GetSpeed+0x28>
 800c5be:	2b02      	cmp	r3, #2
 800c5c0:	d006      	beq.n	800c5d0 <USBH_LL_GetSpeed+0x34>
 800c5c2:	e008      	b.n	800c5d6 <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800c5c4:	2300      	movs	r3, #0
 800c5c6:	73fb      	strb	r3, [r7, #15]
    break;
 800c5c8:	e008      	b.n	800c5dc <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 800c5ca:	2301      	movs	r3, #1
 800c5cc:	73fb      	strb	r3, [r7, #15]
    break;
 800c5ce:	e005      	b.n	800c5dc <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 800c5d0:	2302      	movs	r3, #2
 800c5d2:	73fb      	strb	r3, [r7, #15]
    break;
 800c5d4:	e002      	b.n	800c5dc <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 800c5d6:	2301      	movs	r3, #1
 800c5d8:	73fb      	strb	r3, [r7, #15]
    break;
 800c5da:	bf00      	nop
  }
  return  speed;
 800c5dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5de:	4618      	mov	r0, r3
 800c5e0:	3710      	adds	r7, #16
 800c5e2:	46bd      	mov	sp, r7
 800c5e4:	bd80      	pop	{r7, pc}

0800c5e6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800c5e6:	b580      	push	{r7, lr}
 800c5e8:	b084      	sub	sp, #16
 800c5ea:	af00      	add	r7, sp, #0
 800c5ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c5f2:	2300      	movs	r3, #0
 800c5f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c5fc:	4618      	mov	r0, r3
 800c5fe:	f7f8 fc33 	bl	8004e68 <HAL_HCD_ResetPort>
 800c602:	4603      	mov	r3, r0
 800c604:	73fb      	strb	r3, [r7, #15]
  
  usb_status = USBH_Get_USB_Status(hal_status);
 800c606:	7bfb      	ldrb	r3, [r7, #15]
 800c608:	4618      	mov	r0, r3
 800c60a:	f000 f901 	bl	800c810 <USBH_Get_USB_Status>
 800c60e:	4603      	mov	r3, r0
 800c610:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c612:	7bbb      	ldrb	r3, [r7, #14]
}
 800c614:	4618      	mov	r0, r3
 800c616:	3710      	adds	r7, #16
 800c618:	46bd      	mov	sp, r7
 800c61a:	bd80      	pop	{r7, pc}

0800c61c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b082      	sub	sp, #8
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
 800c624:	460b      	mov	r3, r1
 800c626:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c62e:	78fa      	ldrb	r2, [r7, #3]
 800c630:	4611      	mov	r1, r2
 800c632:	4618      	mov	r0, r3
 800c634:	f7f8 fc3b 	bl	8004eae <HAL_HCD_HC_GetXferCount>
 800c638:	4603      	mov	r3, r0
}
 800c63a:	4618      	mov	r0, r3
 800c63c:	3708      	adds	r7, #8
 800c63e:	46bd      	mov	sp, r7
 800c640:	bd80      	pop	{r7, pc}

0800c642 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800c642:	b590      	push	{r4, r7, lr}
 800c644:	b089      	sub	sp, #36	; 0x24
 800c646:	af04      	add	r7, sp, #16
 800c648:	6078      	str	r0, [r7, #4]
 800c64a:	4608      	mov	r0, r1
 800c64c:	4611      	mov	r1, r2
 800c64e:	461a      	mov	r2, r3
 800c650:	4603      	mov	r3, r0
 800c652:	70fb      	strb	r3, [r7, #3]
 800c654:	460b      	mov	r3, r1
 800c656:	70bb      	strb	r3, [r7, #2]
 800c658:	4613      	mov	r3, r2
 800c65a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c65c:	2300      	movs	r3, #0
 800c65e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c660:	2300      	movs	r3, #0
 800c662:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800c66a:	787c      	ldrb	r4, [r7, #1]
 800c66c:	78ba      	ldrb	r2, [r7, #2]
 800c66e:	78f9      	ldrb	r1, [r7, #3]
 800c670:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c672:	9302      	str	r3, [sp, #8]
 800c674:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c678:	9301      	str	r3, [sp, #4]
 800c67a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c67e:	9300      	str	r3, [sp, #0]
 800c680:	4623      	mov	r3, r4
 800c682:	f7f8 f88b 	bl	800479c <HAL_HCD_HC_Init>
 800c686:	4603      	mov	r3, r0
 800c688:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c68a:	7bfb      	ldrb	r3, [r7, #15]
 800c68c:	4618      	mov	r0, r3
 800c68e:	f000 f8bf 	bl	800c810 <USBH_Get_USB_Status>
 800c692:	4603      	mov	r3, r0
 800c694:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c696:	7bbb      	ldrb	r3, [r7, #14]
}
 800c698:	4618      	mov	r0, r3
 800c69a:	3714      	adds	r7, #20
 800c69c:	46bd      	mov	sp, r7
 800c69e:	bd90      	pop	{r4, r7, pc}

0800c6a0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c6a0:	b580      	push	{r7, lr}
 800c6a2:	b084      	sub	sp, #16
 800c6a4:	af00      	add	r7, sp, #0
 800c6a6:	6078      	str	r0, [r7, #4]
 800c6a8:	460b      	mov	r3, r1
 800c6aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c6ac:	2300      	movs	r3, #0
 800c6ae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c6ba:	78fa      	ldrb	r2, [r7, #3]
 800c6bc:	4611      	mov	r1, r2
 800c6be:	4618      	mov	r0, r3
 800c6c0:	f7f8 f904 	bl	80048cc <HAL_HCD_HC_Halt>
 800c6c4:	4603      	mov	r3, r0
 800c6c6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c6c8:	7bfb      	ldrb	r3, [r7, #15]
 800c6ca:	4618      	mov	r0, r3
 800c6cc:	f000 f8a0 	bl	800c810 <USBH_Get_USB_Status>
 800c6d0:	4603      	mov	r3, r0
 800c6d2:	73bb      	strb	r3, [r7, #14]
   
  return usb_status;
 800c6d4:	7bbb      	ldrb	r3, [r7, #14]
}
 800c6d6:	4618      	mov	r0, r3
 800c6d8:	3710      	adds	r7, #16
 800c6da:	46bd      	mov	sp, r7
 800c6dc:	bd80      	pop	{r7, pc}

0800c6de <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800c6de:	b590      	push	{r4, r7, lr}
 800c6e0:	b089      	sub	sp, #36	; 0x24
 800c6e2:	af04      	add	r7, sp, #16
 800c6e4:	6078      	str	r0, [r7, #4]
 800c6e6:	4608      	mov	r0, r1
 800c6e8:	4611      	mov	r1, r2
 800c6ea:	461a      	mov	r2, r3
 800c6ec:	4603      	mov	r3, r0
 800c6ee:	70fb      	strb	r3, [r7, #3]
 800c6f0:	460b      	mov	r3, r1
 800c6f2:	70bb      	strb	r3, [r7, #2]
 800c6f4:	4613      	mov	r3, r2
 800c6f6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c6f8:	2300      	movs	r3, #0
 800c6fa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c6fc:	2300      	movs	r3, #0
 800c6fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800c706:	787c      	ldrb	r4, [r7, #1]
 800c708:	78ba      	ldrb	r2, [r7, #2]
 800c70a:	78f9      	ldrb	r1, [r7, #3]
 800c70c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c710:	9303      	str	r3, [sp, #12]
 800c712:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c714:	9302      	str	r3, [sp, #8]
 800c716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c718:	9301      	str	r3, [sp, #4]
 800c71a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c71e:	9300      	str	r3, [sp, #0]
 800c720:	4623      	mov	r3, r4
 800c722:	f7f8 f8f7 	bl	8004914 <HAL_HCD_HC_SubmitRequest>
 800c726:	4603      	mov	r3, r0
 800c728:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c72a:	7bfb      	ldrb	r3, [r7, #15]
 800c72c:	4618      	mov	r0, r3
 800c72e:	f000 f86f 	bl	800c810 <USBH_Get_USB_Status>
 800c732:	4603      	mov	r3, r0
 800c734:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c736:	7bbb      	ldrb	r3, [r7, #14]
}
 800c738:	4618      	mov	r0, r3
 800c73a:	3714      	adds	r7, #20
 800c73c:	46bd      	mov	sp, r7
 800c73e:	bd90      	pop	{r4, r7, pc}

0800c740 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b082      	sub	sp, #8
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
 800c748:	460b      	mov	r3, r1
 800c74a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c752:	78fa      	ldrb	r2, [r7, #3]
 800c754:	4611      	mov	r1, r2
 800c756:	4618      	mov	r0, r3
 800c758:	f7f8 fb94 	bl	8004e84 <HAL_HCD_HC_GetURBState>
 800c75c:	4603      	mov	r3, r0
}
 800c75e:	4618      	mov	r0, r3
 800c760:	3708      	adds	r7, #8
 800c762:	46bd      	mov	sp, r7
 800c764:	bd80      	pop	{r7, pc}

0800c766 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800c766:	b580      	push	{r7, lr}
 800c768:	b082      	sub	sp, #8
 800c76a:	af00      	add	r7, sp, #0
 800c76c:	6078      	str	r0, [r7, #4]
 800c76e:	460b      	mov	r3, r1
 800c770:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800c778:	2b01      	cmp	r3, #1
 800c77a:	d103      	bne.n	800c784 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800c77c:	78fb      	ldrb	r3, [r7, #3]
 800c77e:	4618      	mov	r0, r3
 800c780:	f000 f872 	bl	800c868 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800c784:	20c8      	movs	r0, #200	; 0xc8
 800c786:	f7f6 fd77 	bl	8003278 <HAL_Delay>
  return USBH_OK;
 800c78a:	2300      	movs	r3, #0
}
 800c78c:	4618      	mov	r0, r3
 800c78e:	3708      	adds	r7, #8
 800c790:	46bd      	mov	sp, r7
 800c792:	bd80      	pop	{r7, pc}

0800c794 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800c794:	b480      	push	{r7}
 800c796:	b085      	sub	sp, #20
 800c798:	af00      	add	r7, sp, #0
 800c79a:	6078      	str	r0, [r7, #4]
 800c79c:	460b      	mov	r3, r1
 800c79e:	70fb      	strb	r3, [r7, #3]
 800c7a0:	4613      	mov	r3, r2
 800c7a2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c7aa:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800c7ac:	78fa      	ldrb	r2, [r7, #3]
 800c7ae:	68f9      	ldr	r1, [r7, #12]
 800c7b0:	4613      	mov	r3, r2
 800c7b2:	009b      	lsls	r3, r3, #2
 800c7b4:	4413      	add	r3, r2
 800c7b6:	00db      	lsls	r3, r3, #3
 800c7b8:	440b      	add	r3, r1
 800c7ba:	333b      	adds	r3, #59	; 0x3b
 800c7bc:	781b      	ldrb	r3, [r3, #0]
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d00a      	beq.n	800c7d8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800c7c2:	78fa      	ldrb	r2, [r7, #3]
 800c7c4:	68f9      	ldr	r1, [r7, #12]
 800c7c6:	4613      	mov	r3, r2
 800c7c8:	009b      	lsls	r3, r3, #2
 800c7ca:	4413      	add	r3, r2
 800c7cc:	00db      	lsls	r3, r3, #3
 800c7ce:	440b      	add	r3, r1
 800c7d0:	3350      	adds	r3, #80	; 0x50
 800c7d2:	78ba      	ldrb	r2, [r7, #2]
 800c7d4:	701a      	strb	r2, [r3, #0]
 800c7d6:	e009      	b.n	800c7ec <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800c7d8:	78fa      	ldrb	r2, [r7, #3]
 800c7da:	68f9      	ldr	r1, [r7, #12]
 800c7dc:	4613      	mov	r3, r2
 800c7de:	009b      	lsls	r3, r3, #2
 800c7e0:	4413      	add	r3, r2
 800c7e2:	00db      	lsls	r3, r3, #3
 800c7e4:	440b      	add	r3, r1
 800c7e6:	3351      	adds	r3, #81	; 0x51
 800c7e8:	78ba      	ldrb	r2, [r7, #2]
 800c7ea:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800c7ec:	2300      	movs	r3, #0
}
 800c7ee:	4618      	mov	r0, r3
 800c7f0:	3714      	adds	r7, #20
 800c7f2:	46bd      	mov	sp, r7
 800c7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f8:	4770      	bx	lr

0800c7fa <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800c7fa:	b580      	push	{r7, lr}
 800c7fc:	b082      	sub	sp, #8
 800c7fe:	af00      	add	r7, sp, #0
 800c800:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800c802:	6878      	ldr	r0, [r7, #4]
 800c804:	f7f6 fd38 	bl	8003278 <HAL_Delay>
}
 800c808:	bf00      	nop
 800c80a:	3708      	adds	r7, #8
 800c80c:	46bd      	mov	sp, r7
 800c80e:	bd80      	pop	{r7, pc}

0800c810 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c810:	b480      	push	{r7}
 800c812:	b085      	sub	sp, #20
 800c814:	af00      	add	r7, sp, #0
 800c816:	4603      	mov	r3, r0
 800c818:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c81a:	2300      	movs	r3, #0
 800c81c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c81e:	79fb      	ldrb	r3, [r7, #7]
 800c820:	2b03      	cmp	r3, #3
 800c822:	d817      	bhi.n	800c854 <USBH_Get_USB_Status+0x44>
 800c824:	a201      	add	r2, pc, #4	; (adr r2, 800c82c <USBH_Get_USB_Status+0x1c>)
 800c826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c82a:	bf00      	nop
 800c82c:	0800c83d 	.word	0x0800c83d
 800c830:	0800c843 	.word	0x0800c843
 800c834:	0800c849 	.word	0x0800c849
 800c838:	0800c84f 	.word	0x0800c84f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800c83c:	2300      	movs	r3, #0
 800c83e:	73fb      	strb	r3, [r7, #15]
    break;
 800c840:	e00b      	b.n	800c85a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800c842:	2302      	movs	r3, #2
 800c844:	73fb      	strb	r3, [r7, #15]
    break;
 800c846:	e008      	b.n	800c85a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800c848:	2301      	movs	r3, #1
 800c84a:	73fb      	strb	r3, [r7, #15]
    break;
 800c84c:	e005      	b.n	800c85a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800c84e:	2302      	movs	r3, #2
 800c850:	73fb      	strb	r3, [r7, #15]
    break;
 800c852:	e002      	b.n	800c85a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800c854:	2302      	movs	r3, #2
 800c856:	73fb      	strb	r3, [r7, #15]
    break;
 800c858:	bf00      	nop
  }
  return usb_status;
 800c85a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c85c:	4618      	mov	r0, r3
 800c85e:	3714      	adds	r7, #20
 800c860:	46bd      	mov	sp, r7
 800c862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c866:	4770      	bx	lr

0800c868 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 800c868:	b580      	push	{r7, lr}
 800c86a:	b084      	sub	sp, #16
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	4603      	mov	r3, r0
 800c870:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 800c872:	79fb      	ldrb	r3, [r7, #7]
 800c874:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800c876:	79fb      	ldrb	r3, [r7, #7]
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d102      	bne.n	800c882 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 800c87c:	2301      	movs	r3, #1
 800c87e:	73fb      	strb	r3, [r7, #15]
 800c880:	e001      	b.n	800c886 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800c882:	2300      	movs	r3, #0
 800c884:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,(GPIO_PinState)data);
 800c886:	7bfb      	ldrb	r3, [r7, #15]
 800c888:	461a      	mov	r2, r3
 800c88a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c88e:	4803      	ldr	r0, [pc, #12]	; (800c89c <MX_DriverVbusFS+0x34>)
 800c890:	f7f7 fed8 	bl	8004644 <HAL_GPIO_WritePin>
}
 800c894:	bf00      	nop
 800c896:	3710      	adds	r7, #16
 800c898:	46bd      	mov	sp, r7
 800c89a:	bd80      	pop	{r7, pc}
 800c89c:	48000800 	.word	0x48000800

0800c8a0 <__errno>:
 800c8a0:	4b01      	ldr	r3, [pc, #4]	; (800c8a8 <__errno+0x8>)
 800c8a2:	6818      	ldr	r0, [r3, #0]
 800c8a4:	4770      	bx	lr
 800c8a6:	bf00      	nop
 800c8a8:	2000004c 	.word	0x2000004c

0800c8ac <__libc_init_array>:
 800c8ac:	b570      	push	{r4, r5, r6, lr}
 800c8ae:	4e0d      	ldr	r6, [pc, #52]	; (800c8e4 <__libc_init_array+0x38>)
 800c8b0:	4c0d      	ldr	r4, [pc, #52]	; (800c8e8 <__libc_init_array+0x3c>)
 800c8b2:	1ba4      	subs	r4, r4, r6
 800c8b4:	10a4      	asrs	r4, r4, #2
 800c8b6:	2500      	movs	r5, #0
 800c8b8:	42a5      	cmp	r5, r4
 800c8ba:	d109      	bne.n	800c8d0 <__libc_init_array+0x24>
 800c8bc:	4e0b      	ldr	r6, [pc, #44]	; (800c8ec <__libc_init_array+0x40>)
 800c8be:	4c0c      	ldr	r4, [pc, #48]	; (800c8f0 <__libc_init_array+0x44>)
 800c8c0:	f000 f8ea 	bl	800ca98 <_init>
 800c8c4:	1ba4      	subs	r4, r4, r6
 800c8c6:	10a4      	asrs	r4, r4, #2
 800c8c8:	2500      	movs	r5, #0
 800c8ca:	42a5      	cmp	r5, r4
 800c8cc:	d105      	bne.n	800c8da <__libc_init_array+0x2e>
 800c8ce:	bd70      	pop	{r4, r5, r6, pc}
 800c8d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c8d4:	4798      	blx	r3
 800c8d6:	3501      	adds	r5, #1
 800c8d8:	e7ee      	b.n	800c8b8 <__libc_init_array+0xc>
 800c8da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c8de:	4798      	blx	r3
 800c8e0:	3501      	adds	r5, #1
 800c8e2:	e7f2      	b.n	800c8ca <__libc_init_array+0x1e>
 800c8e4:	0800cb60 	.word	0x0800cb60
 800c8e8:	0800cb60 	.word	0x0800cb60
 800c8ec:	0800cb60 	.word	0x0800cb60
 800c8f0:	0800cb64 	.word	0x0800cb64

0800c8f4 <malloc>:
 800c8f4:	4b02      	ldr	r3, [pc, #8]	; (800c900 <malloc+0xc>)
 800c8f6:	4601      	mov	r1, r0
 800c8f8:	6818      	ldr	r0, [r3, #0]
 800c8fa:	f000 b861 	b.w	800c9c0 <_malloc_r>
 800c8fe:	bf00      	nop
 800c900:	2000004c 	.word	0x2000004c

0800c904 <free>:
 800c904:	4b02      	ldr	r3, [pc, #8]	; (800c910 <free+0xc>)
 800c906:	4601      	mov	r1, r0
 800c908:	6818      	ldr	r0, [r3, #0]
 800c90a:	f000 b80b 	b.w	800c924 <_free_r>
 800c90e:	bf00      	nop
 800c910:	2000004c 	.word	0x2000004c

0800c914 <memset>:
 800c914:	4402      	add	r2, r0
 800c916:	4603      	mov	r3, r0
 800c918:	4293      	cmp	r3, r2
 800c91a:	d100      	bne.n	800c91e <memset+0xa>
 800c91c:	4770      	bx	lr
 800c91e:	f803 1b01 	strb.w	r1, [r3], #1
 800c922:	e7f9      	b.n	800c918 <memset+0x4>

0800c924 <_free_r>:
 800c924:	b538      	push	{r3, r4, r5, lr}
 800c926:	4605      	mov	r5, r0
 800c928:	2900      	cmp	r1, #0
 800c92a:	d045      	beq.n	800c9b8 <_free_r+0x94>
 800c92c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c930:	1f0c      	subs	r4, r1, #4
 800c932:	2b00      	cmp	r3, #0
 800c934:	bfb8      	it	lt
 800c936:	18e4      	addlt	r4, r4, r3
 800c938:	f000 f8ac 	bl	800ca94 <__malloc_lock>
 800c93c:	4a1f      	ldr	r2, [pc, #124]	; (800c9bc <_free_r+0x98>)
 800c93e:	6813      	ldr	r3, [r2, #0]
 800c940:	4610      	mov	r0, r2
 800c942:	b933      	cbnz	r3, 800c952 <_free_r+0x2e>
 800c944:	6063      	str	r3, [r4, #4]
 800c946:	6014      	str	r4, [r2, #0]
 800c948:	4628      	mov	r0, r5
 800c94a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c94e:	f000 b8a2 	b.w	800ca96 <__malloc_unlock>
 800c952:	42a3      	cmp	r3, r4
 800c954:	d90c      	bls.n	800c970 <_free_r+0x4c>
 800c956:	6821      	ldr	r1, [r4, #0]
 800c958:	1862      	adds	r2, r4, r1
 800c95a:	4293      	cmp	r3, r2
 800c95c:	bf04      	itt	eq
 800c95e:	681a      	ldreq	r2, [r3, #0]
 800c960:	685b      	ldreq	r3, [r3, #4]
 800c962:	6063      	str	r3, [r4, #4]
 800c964:	bf04      	itt	eq
 800c966:	1852      	addeq	r2, r2, r1
 800c968:	6022      	streq	r2, [r4, #0]
 800c96a:	6004      	str	r4, [r0, #0]
 800c96c:	e7ec      	b.n	800c948 <_free_r+0x24>
 800c96e:	4613      	mov	r3, r2
 800c970:	685a      	ldr	r2, [r3, #4]
 800c972:	b10a      	cbz	r2, 800c978 <_free_r+0x54>
 800c974:	42a2      	cmp	r2, r4
 800c976:	d9fa      	bls.n	800c96e <_free_r+0x4a>
 800c978:	6819      	ldr	r1, [r3, #0]
 800c97a:	1858      	adds	r0, r3, r1
 800c97c:	42a0      	cmp	r0, r4
 800c97e:	d10b      	bne.n	800c998 <_free_r+0x74>
 800c980:	6820      	ldr	r0, [r4, #0]
 800c982:	4401      	add	r1, r0
 800c984:	1858      	adds	r0, r3, r1
 800c986:	4282      	cmp	r2, r0
 800c988:	6019      	str	r1, [r3, #0]
 800c98a:	d1dd      	bne.n	800c948 <_free_r+0x24>
 800c98c:	6810      	ldr	r0, [r2, #0]
 800c98e:	6852      	ldr	r2, [r2, #4]
 800c990:	605a      	str	r2, [r3, #4]
 800c992:	4401      	add	r1, r0
 800c994:	6019      	str	r1, [r3, #0]
 800c996:	e7d7      	b.n	800c948 <_free_r+0x24>
 800c998:	d902      	bls.n	800c9a0 <_free_r+0x7c>
 800c99a:	230c      	movs	r3, #12
 800c99c:	602b      	str	r3, [r5, #0]
 800c99e:	e7d3      	b.n	800c948 <_free_r+0x24>
 800c9a0:	6820      	ldr	r0, [r4, #0]
 800c9a2:	1821      	adds	r1, r4, r0
 800c9a4:	428a      	cmp	r2, r1
 800c9a6:	bf04      	itt	eq
 800c9a8:	6811      	ldreq	r1, [r2, #0]
 800c9aa:	6852      	ldreq	r2, [r2, #4]
 800c9ac:	6062      	str	r2, [r4, #4]
 800c9ae:	bf04      	itt	eq
 800c9b0:	1809      	addeq	r1, r1, r0
 800c9b2:	6021      	streq	r1, [r4, #0]
 800c9b4:	605c      	str	r4, [r3, #4]
 800c9b6:	e7c7      	b.n	800c948 <_free_r+0x24>
 800c9b8:	bd38      	pop	{r3, r4, r5, pc}
 800c9ba:	bf00      	nop
 800c9bc:	200000e0 	.word	0x200000e0

0800c9c0 <_malloc_r>:
 800c9c0:	b570      	push	{r4, r5, r6, lr}
 800c9c2:	1ccd      	adds	r5, r1, #3
 800c9c4:	f025 0503 	bic.w	r5, r5, #3
 800c9c8:	3508      	adds	r5, #8
 800c9ca:	2d0c      	cmp	r5, #12
 800c9cc:	bf38      	it	cc
 800c9ce:	250c      	movcc	r5, #12
 800c9d0:	2d00      	cmp	r5, #0
 800c9d2:	4606      	mov	r6, r0
 800c9d4:	db01      	blt.n	800c9da <_malloc_r+0x1a>
 800c9d6:	42a9      	cmp	r1, r5
 800c9d8:	d903      	bls.n	800c9e2 <_malloc_r+0x22>
 800c9da:	230c      	movs	r3, #12
 800c9dc:	6033      	str	r3, [r6, #0]
 800c9de:	2000      	movs	r0, #0
 800c9e0:	bd70      	pop	{r4, r5, r6, pc}
 800c9e2:	f000 f857 	bl	800ca94 <__malloc_lock>
 800c9e6:	4a21      	ldr	r2, [pc, #132]	; (800ca6c <_malloc_r+0xac>)
 800c9e8:	6814      	ldr	r4, [r2, #0]
 800c9ea:	4621      	mov	r1, r4
 800c9ec:	b991      	cbnz	r1, 800ca14 <_malloc_r+0x54>
 800c9ee:	4c20      	ldr	r4, [pc, #128]	; (800ca70 <_malloc_r+0xb0>)
 800c9f0:	6823      	ldr	r3, [r4, #0]
 800c9f2:	b91b      	cbnz	r3, 800c9fc <_malloc_r+0x3c>
 800c9f4:	4630      	mov	r0, r6
 800c9f6:	f000 f83d 	bl	800ca74 <_sbrk_r>
 800c9fa:	6020      	str	r0, [r4, #0]
 800c9fc:	4629      	mov	r1, r5
 800c9fe:	4630      	mov	r0, r6
 800ca00:	f000 f838 	bl	800ca74 <_sbrk_r>
 800ca04:	1c43      	adds	r3, r0, #1
 800ca06:	d124      	bne.n	800ca52 <_malloc_r+0x92>
 800ca08:	230c      	movs	r3, #12
 800ca0a:	6033      	str	r3, [r6, #0]
 800ca0c:	4630      	mov	r0, r6
 800ca0e:	f000 f842 	bl	800ca96 <__malloc_unlock>
 800ca12:	e7e4      	b.n	800c9de <_malloc_r+0x1e>
 800ca14:	680b      	ldr	r3, [r1, #0]
 800ca16:	1b5b      	subs	r3, r3, r5
 800ca18:	d418      	bmi.n	800ca4c <_malloc_r+0x8c>
 800ca1a:	2b0b      	cmp	r3, #11
 800ca1c:	d90f      	bls.n	800ca3e <_malloc_r+0x7e>
 800ca1e:	600b      	str	r3, [r1, #0]
 800ca20:	50cd      	str	r5, [r1, r3]
 800ca22:	18cc      	adds	r4, r1, r3
 800ca24:	4630      	mov	r0, r6
 800ca26:	f000 f836 	bl	800ca96 <__malloc_unlock>
 800ca2a:	f104 000b 	add.w	r0, r4, #11
 800ca2e:	1d23      	adds	r3, r4, #4
 800ca30:	f020 0007 	bic.w	r0, r0, #7
 800ca34:	1ac3      	subs	r3, r0, r3
 800ca36:	d0d3      	beq.n	800c9e0 <_malloc_r+0x20>
 800ca38:	425a      	negs	r2, r3
 800ca3a:	50e2      	str	r2, [r4, r3]
 800ca3c:	e7d0      	b.n	800c9e0 <_malloc_r+0x20>
 800ca3e:	428c      	cmp	r4, r1
 800ca40:	684b      	ldr	r3, [r1, #4]
 800ca42:	bf16      	itet	ne
 800ca44:	6063      	strne	r3, [r4, #4]
 800ca46:	6013      	streq	r3, [r2, #0]
 800ca48:	460c      	movne	r4, r1
 800ca4a:	e7eb      	b.n	800ca24 <_malloc_r+0x64>
 800ca4c:	460c      	mov	r4, r1
 800ca4e:	6849      	ldr	r1, [r1, #4]
 800ca50:	e7cc      	b.n	800c9ec <_malloc_r+0x2c>
 800ca52:	1cc4      	adds	r4, r0, #3
 800ca54:	f024 0403 	bic.w	r4, r4, #3
 800ca58:	42a0      	cmp	r0, r4
 800ca5a:	d005      	beq.n	800ca68 <_malloc_r+0xa8>
 800ca5c:	1a21      	subs	r1, r4, r0
 800ca5e:	4630      	mov	r0, r6
 800ca60:	f000 f808 	bl	800ca74 <_sbrk_r>
 800ca64:	3001      	adds	r0, #1
 800ca66:	d0cf      	beq.n	800ca08 <_malloc_r+0x48>
 800ca68:	6025      	str	r5, [r4, #0]
 800ca6a:	e7db      	b.n	800ca24 <_malloc_r+0x64>
 800ca6c:	200000e0 	.word	0x200000e0
 800ca70:	200000e4 	.word	0x200000e4

0800ca74 <_sbrk_r>:
 800ca74:	b538      	push	{r3, r4, r5, lr}
 800ca76:	4c06      	ldr	r4, [pc, #24]	; (800ca90 <_sbrk_r+0x1c>)
 800ca78:	2300      	movs	r3, #0
 800ca7a:	4605      	mov	r5, r0
 800ca7c:	4608      	mov	r0, r1
 800ca7e:	6023      	str	r3, [r4, #0]
 800ca80:	f7f5 fcca 	bl	8002418 <_sbrk>
 800ca84:	1c43      	adds	r3, r0, #1
 800ca86:	d102      	bne.n	800ca8e <_sbrk_r+0x1a>
 800ca88:	6823      	ldr	r3, [r4, #0]
 800ca8a:	b103      	cbz	r3, 800ca8e <_sbrk_r+0x1a>
 800ca8c:	602b      	str	r3, [r5, #0]
 800ca8e:	bd38      	pop	{r3, r4, r5, pc}
 800ca90:	20000b24 	.word	0x20000b24

0800ca94 <__malloc_lock>:
 800ca94:	4770      	bx	lr

0800ca96 <__malloc_unlock>:
 800ca96:	4770      	bx	lr

0800ca98 <_init>:
 800ca98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca9a:	bf00      	nop
 800ca9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca9e:	bc08      	pop	{r3}
 800caa0:	469e      	mov	lr, r3
 800caa2:	4770      	bx	lr

0800caa4 <_fini>:
 800caa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800caa6:	bf00      	nop
 800caa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800caaa:	bc08      	pop	{r3}
 800caac:	469e      	mov	lr, r3
 800caae:	4770      	bx	lr
