# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../laser_receiver_project.ip_user_files/bd/laser_receiver_block/ip/laser_receiver_block_axi_uartlite_0_0/sim/laser_receiver_block_axi_uartlite_0_0.vhd" \
"../../../../laser_receiver_project.ip_user_files/bd/laser_receiver_block/ip/laser_receiver_block_rst_ps7_0_100M_0/sim/laser_receiver_block_rst_ps7_0_100M_0.vhd" \
"../../../../laser_receiver_project.ip_user_files/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_4_0/sim/laser_receiver_block_axi_gpio_4_0.vhd" \
"../../../../laser_receiver_project.ip_user_files/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_6_0/sim/laser_receiver_block_axi_gpio_6_0.vhd" \
"../../../../laser_receiver_project.ip_user_files/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_0_1/sim/laser_receiver_block_axi_gpio_0_1.vhd" \
"../../../../laser_receiver_project.ip_user_files/bd/laser_receiver_block/ip/laser_receiver_block_axi_gpio_1_1/sim/laser_receiver_block_axi_gpio_1_1.vhd" \

# Do not sort compile order
nosort
