{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767001423342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767001423345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 29 17:43:43 2025 " "Processing started: Mon Dec 29 17:43:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767001423345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767001423345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7-jumao-as -c lab7-jumao-as " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7-jumao-as -c lab7-jumao-as" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767001423345 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767001423820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767001423820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767001430527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767001430527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/sign_extender.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767001430529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767001430529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_buffer " "Found entity 1: serial_buffer" {  } { { "serial_buffer.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/serial_buffer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767001430531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767001430531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_tb " "Found entity 1: reg_file_tb" {  } { { "reg_file_tb.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/reg_file_tb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767001430533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767001430533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/reg_file.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767001430535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767001430535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/program_counter.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767001430537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767001430537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767001430539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767001430539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/mux2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767001430541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767001430541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/inst_rom.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767001430543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767001430543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/data_memory.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767001430545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767001430545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file async_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_memory " "Found entity 1: async_memory" {  } { { "async_memory.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/async_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767001430547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767001430547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/alu.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767001430558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767001430558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/adder.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767001430560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767001430560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767001430600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:PCAdder " "Elaborating entity \"adder\" for hierarchy \"adder:PCAdder\"" {  } { { "processor.v" "PCAdder" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767001430604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:PC " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:PC\"" {  } { { "processor.v" "PC" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767001430606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom inst_rom:InstructionMemory " "Elaborating entity \"inst_rom\" for hierarchy \"inst_rom:InstructionMemory\"" {  } { { "processor.v" "InstructionMemory" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767001430607 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 31 inst_rom.v(30) " "Verilog HDL warning at inst_rom.v(30): number of words (0) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "inst_rom.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/inst_rom.v" 30 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1767001430611 "|processor|inst_rom:InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 inst_rom.v(24) " "Net \"rom.data_a\" at inst_rom.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/inst_rom.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767001430611 "|processor|inst_rom:InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 inst_rom.v(24) " "Net \"rom.waddr_a\" at inst_rom.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/inst_rom.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767001430611 "|processor|inst_rom:InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 inst_rom.v(24) " "Net \"rom.we_a\" at inst_rom.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/inst_rom.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767001430611 "|processor|inst_rom:InstructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:RegDst_Mux " "Elaborating entity \"mux2\" for hierarchy \"mux2:RegDst_Mux\"" {  } { { "processor.v" "RegDst_Mux" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767001430628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:RegFile " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:RegFile\"" {  } { { "processor.v" "RegFile" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767001430629 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i reg_file.v(59) " "Verilog HDL Always Construct warning at reg_file.v(59): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "reg_file.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/reg_file.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1767001430635 "|processor|reg_file:RegFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:SignExt " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:SignExt\"" {  } { { "processor.v" "SignExt" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767001430635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:ALUSrc_Mux " "Elaborating entity \"mux2\" for hierarchy \"mux2:ALUSrc_Mux\"" {  } { { "processor.v" "ALUSrc_Mux" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767001430638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "processor.v" "ALU" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767001430640 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(137) " "Verilog HDL Case Statement warning at alu.v(137): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/alu.v" 137 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1767001430641 "|processor|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:DataMem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:DataMem\"" {  } { { "processor.v" "DataMem" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767001430641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_memory data_memory:DataMem\|async_memory:data_seg " "Elaborating entity \"async_memory\" for hierarchy \"data_memory:DataMem\|async_memory:data_seg\"" {  } { { "data_memory.v" "data_seg" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/data_memory.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767001430643 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 async_memory.v(65) " "Verilog HDL warning at async_memory.v(65): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/async_memory.v" 65 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1767001431057 "|processor|data_memory:DataMem|async_memory:data_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_memory data_memory:DataMem\|async_memory:stack_seg " "Elaborating entity \"async_memory\" for hierarchy \"data_memory:DataMem\|async_memory:stack_seg\"" {  } { { "data_memory.v" "stack_seg" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/data_memory.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767001431144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_buffer data_memory:DataMem\|serial_buffer:ser " "Elaborating entity \"serial_buffer\" for hierarchy \"data_memory:DataMem\|serial_buffer:ser\"" {  } { { "data_memory.v" "ser" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/data_memory.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767001431147 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sbyte serial_buffer.v(54) " "Verilog HDL or VHDL warning at serial_buffer.v(54): object \"sbyte\" assigned a value but never read" {  } { { "serial_buffer.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/serial_buffer.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767001431148 "|processor|data_memory:DataMem|serial_buffer:ser"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "inst_rom:InstructionMemory\|rom " "RAM logic \"inst_rom:InstructionMemory\|rom\" is uninferred due to inappropriate RAM size" {  } { { "inst_rom.v" "rom" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/inst_rom.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767001431650 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1767001431650 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/db/lab7-jumao-as.ram0_inst_rom_ca4a952.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/db/lab7-jumao-as.ram0_inst_rom_ca4a952.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1767001431651 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[0\] GND " "Pin \"serial_out\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|serial_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[1\] GND " "Pin \"serial_out\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|serial_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[2\] GND " "Pin \"serial_out\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|serial_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[3\] GND " "Pin \"serial_out\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|serial_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[4\] GND " "Pin \"serial_out\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|serial_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[5\] GND " "Pin \"serial_out\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|serial_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[6\] GND " "Pin \"serial_out\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|serial_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[7\] GND " "Pin \"serial_out\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|serial_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_rden_out GND " "Pin \"serial_rden_out\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|serial_rden_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_wren_out GND " "Pin \"serial_wren_out\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|serial_wren_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[0\] GND " "Pin \"pc_out\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|pc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[1\] GND " "Pin \"pc_out\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|pc_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[0\] GND " "Pin \"instruction_out\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[1\] GND " "Pin \"instruction_out\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[2\] GND " "Pin \"instruction_out\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[3\] GND " "Pin \"instruction_out\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[4\] GND " "Pin \"instruction_out\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[5\] GND " "Pin \"instruction_out\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[6\] GND " "Pin \"instruction_out\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[7\] GND " "Pin \"instruction_out\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[8\] GND " "Pin \"instruction_out\[8\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[9\] GND " "Pin \"instruction_out\[9\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[10\] GND " "Pin \"instruction_out\[10\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[11\] GND " "Pin \"instruction_out\[11\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[12\] GND " "Pin \"instruction_out\[12\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[13\] GND " "Pin \"instruction_out\[13\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[14\] GND " "Pin \"instruction_out\[14\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[15\] GND " "Pin \"instruction_out\[15\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[16\] GND " "Pin \"instruction_out\[16\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[17\] GND " "Pin \"instruction_out\[17\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[18\] GND " "Pin \"instruction_out\[18\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[19\] GND " "Pin \"instruction_out\[19\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[20\] GND " "Pin \"instruction_out\[20\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[21\] GND " "Pin \"instruction_out\[21\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[22\] GND " "Pin \"instruction_out\[22\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[23\] GND " "Pin \"instruction_out\[23\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[24\] GND " "Pin \"instruction_out\[24\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[25\] GND " "Pin \"instruction_out\[25\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[26\] GND " "Pin \"instruction_out\[26\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[27\] GND " "Pin \"instruction_out\[27\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[28\] GND " "Pin \"instruction_out\[28\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[29\] GND " "Pin \"instruction_out\[29\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[30\] GND " "Pin \"instruction_out\[30\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[31\] GND " "Pin \"instruction_out\[31\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|instruction_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[0\] GND " "Pin \"alu_a_out\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[1\] GND " "Pin \"alu_a_out\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[2\] GND " "Pin \"alu_a_out\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[3\] GND " "Pin \"alu_a_out\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[4\] GND " "Pin \"alu_a_out\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[5\] GND " "Pin \"alu_a_out\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[6\] GND " "Pin \"alu_a_out\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[7\] GND " "Pin \"alu_a_out\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[8\] GND " "Pin \"alu_a_out\[8\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[9\] GND " "Pin \"alu_a_out\[9\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[10\] GND " "Pin \"alu_a_out\[10\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[11\] GND " "Pin \"alu_a_out\[11\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[12\] GND " "Pin \"alu_a_out\[12\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[13\] GND " "Pin \"alu_a_out\[13\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[14\] GND " "Pin \"alu_a_out\[14\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[15\] GND " "Pin \"alu_a_out\[15\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[16\] GND " "Pin \"alu_a_out\[16\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[17\] GND " "Pin \"alu_a_out\[17\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[18\] GND " "Pin \"alu_a_out\[18\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[19\] GND " "Pin \"alu_a_out\[19\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[20\] GND " "Pin \"alu_a_out\[20\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[21\] GND " "Pin \"alu_a_out\[21\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[22\] GND " "Pin \"alu_a_out\[22\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[23\] GND " "Pin \"alu_a_out\[23\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[24\] GND " "Pin \"alu_a_out\[24\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[25\] GND " "Pin \"alu_a_out\[25\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[26\] GND " "Pin \"alu_a_out\[26\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[27\] GND " "Pin \"alu_a_out\[27\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[28\] GND " "Pin \"alu_a_out\[28\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[29\] GND " "Pin \"alu_a_out\[29\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[30\] GND " "Pin \"alu_a_out\[30\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[31\] GND " "Pin \"alu_a_out\[31\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_a_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[0\] GND " "Pin \"alu_b_out\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[1\] GND " "Pin \"alu_b_out\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[2\] GND " "Pin \"alu_b_out\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[3\] GND " "Pin \"alu_b_out\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[4\] GND " "Pin \"alu_b_out\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[5\] GND " "Pin \"alu_b_out\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[6\] GND " "Pin \"alu_b_out\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[7\] GND " "Pin \"alu_b_out\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[8\] GND " "Pin \"alu_b_out\[8\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[9\] GND " "Pin \"alu_b_out\[9\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[10\] GND " "Pin \"alu_b_out\[10\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[11\] GND " "Pin \"alu_b_out\[11\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[12\] GND " "Pin \"alu_b_out\[12\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[13\] GND " "Pin \"alu_b_out\[13\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[14\] GND " "Pin \"alu_b_out\[14\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[15\] GND " "Pin \"alu_b_out\[15\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[16\] GND " "Pin \"alu_b_out\[16\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[17\] GND " "Pin \"alu_b_out\[17\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[18\] GND " "Pin \"alu_b_out\[18\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[19\] GND " "Pin \"alu_b_out\[19\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[20\] GND " "Pin \"alu_b_out\[20\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[21\] GND " "Pin \"alu_b_out\[21\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[22\] GND " "Pin \"alu_b_out\[22\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[23\] GND " "Pin \"alu_b_out\[23\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[24\] GND " "Pin \"alu_b_out\[24\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[25\] GND " "Pin \"alu_b_out\[25\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[26\] GND " "Pin \"alu_b_out\[26\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[27\] GND " "Pin \"alu_b_out\[27\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[28\] GND " "Pin \"alu_b_out\[28\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[29\] GND " "Pin \"alu_b_out\[29\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[30\] GND " "Pin \"alu_b_out\[30\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[31\] GND " "Pin \"alu_b_out\[31\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_b_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[0\] GND " "Pin \"alu_out_output\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[1\] GND " "Pin \"alu_out_output\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[2\] GND " "Pin \"alu_out_output\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[3\] GND " "Pin \"alu_out_output\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[4\] GND " "Pin \"alu_out_output\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[5\] GND " "Pin \"alu_out_output\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[6\] GND " "Pin \"alu_out_output\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[7\] GND " "Pin \"alu_out_output\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[8\] GND " "Pin \"alu_out_output\[8\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[9\] GND " "Pin \"alu_out_output\[9\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[10\] GND " "Pin \"alu_out_output\[10\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[11\] GND " "Pin \"alu_out_output\[11\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[12\] GND " "Pin \"alu_out_output\[12\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[13\] GND " "Pin \"alu_out_output\[13\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[14\] GND " "Pin \"alu_out_output\[14\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[15\] GND " "Pin \"alu_out_output\[15\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[16\] GND " "Pin \"alu_out_output\[16\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[17\] GND " "Pin \"alu_out_output\[17\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[18\] GND " "Pin \"alu_out_output\[18\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[19\] GND " "Pin \"alu_out_output\[19\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[20\] GND " "Pin \"alu_out_output\[20\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[21\] GND " "Pin \"alu_out_output\[21\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[22\] GND " "Pin \"alu_out_output\[22\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[23\] GND " "Pin \"alu_out_output\[23\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[24\] GND " "Pin \"alu_out_output\[24\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[25\] GND " "Pin \"alu_out_output\[25\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[26\] GND " "Pin \"alu_out_output\[26\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[27\] GND " "Pin \"alu_out_output\[27\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[28\] GND " "Pin \"alu_out_output\[28\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[29\] GND " "Pin \"alu_out_output\[29\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[30\] GND " "Pin \"alu_out_output\[30\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[31\] GND " "Pin \"alu_out_output\[31\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767001431797 "|processor|alu_out_output[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1767001431797 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1767001431854 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 " "64 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1767001431985 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767001432286 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767001432286 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[0\] " "No output dependent on input pin \"serial_in\[0\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767001432464 "|processor|serial_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[1\] " "No output dependent on input pin \"serial_in\[1\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767001432464 "|processor|serial_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[2\] " "No output dependent on input pin \"serial_in\[2\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767001432464 "|processor|serial_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[3\] " "No output dependent on input pin \"serial_in\[3\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767001432464 "|processor|serial_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[4\] " "No output dependent on input pin \"serial_in\[4\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767001432464 "|processor|serial_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[5\] " "No output dependent on input pin \"serial_in\[5\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767001432464 "|processor|serial_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[6\] " "No output dependent on input pin \"serial_in\[6\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767001432464 "|processor|serial_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[7\] " "No output dependent on input pin \"serial_in\[7\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767001432464 "|processor|serial_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_valid_in " "No output dependent on input pin \"serial_valid_in\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767001432464 "|processor|serial_valid_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_ready_in " "No output dependent on input pin \"serial_ready_in\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767001432464 "|processor|serial_ready_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1767001432464 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "231 " "Implemented 231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767001432466 ""} { "Info" "ICUT_CUT_TM_OPINS" "170 " "Implemented 170 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767001432466 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767001432466 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767001432466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 162 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767001432488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 29 17:43:52 2025 " "Processing ended: Mon Dec 29 17:43:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767001432488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767001432488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767001432488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767001432488 ""}
