Fitter Status : Successful - Fri May 10 22:24:00 2019
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : KP
Top-level Entity Name : Test_CU
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 71 %
    Combinational ALUTs : 4,097 / 12,480 ( 33 % )
    Dedicated logic registers : 6,531 / 12,480 ( 52 % )
Total registers : 6531
Total pins : 71 / 343 ( 21 % )
Total virtual pins : 0
Total block memory bits : 90,112 / 419,328 ( 21 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
