Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc7a100t-csg324-1
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : peripheralpwm

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/andrea-julian/Documentos/Julian/Septimosemestre/DigitalII/PWM/peripheralpwm.v" into library work
Parsing module <peripheralpwm>.
Analyzing Verilog file "/home/andrea-julian/Documentos/Julian/Septimosemestre/DigitalII/PWM/pwm.v" into library work
Parsing module <pwm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <peripheralpwm>.

Elaborating module <pwm>.
WARNING:HDLCompiler:413 - "/home/andrea-julian/Documentos/Julian/Septimosemestre/DigitalII/PWM/peripheralpwm.v" Line 59: Result of 32-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <peripheralpwm>.
    Related source file is "/home/andrea-julian/Documentos/Julian/Septimosemestre/DigitalII/PWM/peripheralpwm.v".
    Found 32-bit register for signal <t0>.
    Found 32-bit register for signal <t1>.
    Found 32-bit register for signal <t2>.
    Found 32-bit register for signal <t3>.
    Found 32-bit register for signal <t4>.
    Found 32-bit register for signal <t5>.
    Found 32-bit register for signal <t6>.
    Found 32-bit register for signal <t7>.
    Found 32-bit register for signal <d0>.
    Found 32-bit register for signal <d1>.
    Found 32-bit register for signal <d2>.
    Found 32-bit register for signal <d3>.
    Found 32-bit register for signal <d4>.
    Found 32-bit register for signal <d5>.
    Found 32-bit register for signal <d6>.
    Found 32-bit register for signal <d7>.
    Found 16-bit register for signal <dataout>.
    Found 8-bit register for signal <en>.
    Summary:
	inferred 536 D-type flip-flop(s).
Unit <peripheralpwm> synthesized.

Synthesizing Unit <pwm>.
    Related source file is "/home/andrea-julian/Documentos/Julian/Septimosemestre/DigitalII/PWM/pwm.v".
    Found 32-bit register for signal <count0>.
    Found 32-bit register for signal <cound0>.
    Found 1-bit register for signal <pwm<1>>.
    Found 32-bit register for signal <count1>.
    Found 32-bit register for signal <cound1>.
    Found 1-bit register for signal <pwm<2>>.
    Found 32-bit register for signal <count2>.
    Found 32-bit register for signal <cound2>.
    Found 1-bit register for signal <pwm<3>>.
    Found 32-bit register for signal <count3>.
    Found 32-bit register for signal <cound3>.
    Found 1-bit register for signal <pwm<4>>.
    Found 32-bit register for signal <count4>.
    Found 32-bit register for signal <cound4>.
    Found 1-bit register for signal <pwm<5>>.
    Found 32-bit register for signal <count5>.
    Found 32-bit register for signal <cound5>.
    Found 1-bit register for signal <pwm<6>>.
    Found 32-bit register for signal <count6>.
    Found 32-bit register for signal <cound6>.
    Found 1-bit register for signal <pwm<7>>.
    Found 32-bit register for signal <count7>.
    Found 32-bit register for signal <cound7>.
    Found 1-bit register for signal <pwm<0>>.
    Found 32-bit subtractor for signal <t0[31]_d0[31]_sub_2_OUT> created at line 19.
    Found 32-bit subtractor for signal <t1[31]_d1[31]_sub_18_OUT> created at line 61.
    Found 32-bit subtractor for signal <t2[31]_d2[31]_sub_34_OUT> created at line 102.
    Found 32-bit subtractor for signal <t3[31]_d3[31]_sub_50_OUT> created at line 147.
    Found 32-bit subtractor for signal <t4[31]_d4[31]_sub_66_OUT> created at line 191.
    Found 32-bit subtractor for signal <t5[31]_d5[31]_sub_82_OUT> created at line 234.
    Found 32-bit subtractor for signal <t6[31]_d6[31]_sub_98_OUT> created at line 278.
    Found 32-bit subtractor for signal <t7[31]_d7[31]_sub_114_OUT> created at line 321.
    Found 32-bit adder for signal <cound0[31]_GND_2_o_add_6_OUT> created at line 30.
    Found 32-bit adder for signal <count0[31]_GND_2_o_add_9_OUT> created at line 36.
    Found 32-bit adder for signal <cound1[31]_GND_2_o_add_22_OUT> created at line 72.
    Found 32-bit adder for signal <count1[31]_GND_2_o_add_25_OUT> created at line 78.
    Found 32-bit adder for signal <cound2[31]_GND_2_o_add_38_OUT> created at line 113.
    Found 32-bit adder for signal <count2[31]_GND_2_o_add_41_OUT> created at line 119.
    Found 32-bit adder for signal <cound3[31]_GND_2_o_add_54_OUT> created at line 158.
    Found 32-bit adder for signal <count3[31]_GND_2_o_add_57_OUT> created at line 164.
    Found 32-bit adder for signal <cound4[31]_GND_2_o_add_70_OUT> created at line 202.
    Found 32-bit adder for signal <count4[31]_GND_2_o_add_73_OUT> created at line 208.
    Found 32-bit adder for signal <cound5[31]_GND_2_o_add_86_OUT> created at line 245.
    Found 32-bit adder for signal <count5[31]_GND_2_o_add_89_OUT> created at line 251.
    Found 32-bit adder for signal <cound6[31]_GND_2_o_add_102_OUT> created at line 289.
    Found 32-bit adder for signal <count6[31]_GND_2_o_add_105_OUT> created at line 295.
    Found 32-bit adder for signal <cound7[31]_GND_2_o_add_118_OUT> created at line 332.
    Found 32-bit adder for signal <count7[31]_GND_2_o_add_121_OUT> created at line 338.
    Found 7x32-bit multiplier for signal <n0186> created at line 19.
    Found 7x32-bit multiplier for signal <n0187> created at line 22.
    Found 7x32-bit multiplier for signal <n0197> created at line 61.
    Found 7x32-bit multiplier for signal <n0198> created at line 64.
    Found 7x32-bit multiplier for signal <n0208> created at line 102.
    Found 7x32-bit multiplier for signal <n0209> created at line 105.
    Found 7x32-bit multiplier for signal <n0219> created at line 147.
    Found 7x32-bit multiplier for signal <n0220> created at line 150.
    Found 7x32-bit multiplier for signal <n0230> created at line 191.
    Found 7x32-bit multiplier for signal <n0231> created at line 194.
    Found 7x32-bit multiplier for signal <n0241> created at line 234.
    Found 7x32-bit multiplier for signal <n0242> created at line 237.
    Found 7x32-bit multiplier for signal <n0252> created at line 278.
    Found 7x32-bit multiplier for signal <n0253> created at line 281.
    Found 7x32-bit multiplier for signal <n0263> created at line 321.
    Found 7x32-bit multiplier for signal <n0264> created at line 324.
    Found 32-bit comparator equal for signal <count0[31]_PWR_2_o_equal_4_o> created at line 19
    Found 32-bit comparator equal for signal <cound0[31]_PWR_2_o_equal_6_o> created at line 22
    Found 32-bit comparator equal for signal <count1[31]_PWR_2_o_equal_20_o> created at line 61
    Found 32-bit comparator equal for signal <cound1[31]_PWR_2_o_equal_22_o> created at line 64
    Found 32-bit comparator equal for signal <count2[31]_PWR_2_o_equal_36_o> created at line 102
    Found 32-bit comparator equal for signal <cound2[31]_PWR_2_o_equal_38_o> created at line 105
    Found 32-bit comparator equal for signal <count3[31]_PWR_2_o_equal_52_o> created at line 147
    Found 32-bit comparator equal for signal <cound3[31]_PWR_2_o_equal_54_o> created at line 150
    Found 32-bit comparator equal for signal <count4[31]_PWR_2_o_equal_68_o> created at line 191
    Found 32-bit comparator equal for signal <cound4[31]_PWR_2_o_equal_70_o> created at line 194
    Found 32-bit comparator equal for signal <count5[31]_PWR_2_o_equal_84_o> created at line 234
    Found 32-bit comparator equal for signal <cound5[31]_PWR_2_o_equal_86_o> created at line 237
    Found 32-bit comparator equal for signal <count6[31]_PWR_2_o_equal_100_o> created at line 278
    Found 32-bit comparator equal for signal <cound6[31]_PWR_2_o_equal_102_o> created at line 281
    Found 32-bit comparator equal for signal <count7[31]_PWR_2_o_equal_116_o> created at line 321
    Found 32-bit comparator equal for signal <cound7[31]_PWR_2_o_equal_118_o> created at line 324
    Summary:
	inferred  16 Multiplier(s).
	inferred  24 Adder/Subtractor(s).
	inferred 520 D-type flip-flop(s).
	inferred  16 Comparator(s).
Unit <pwm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 16
 32x7-bit multiplier                                   : 16
# Adders/Subtractors                                   : 24
 32-bit adder                                          : 16
 32-bit subtractor                                     : 8
# Registers                                            : 42
 1-bit register                                        : 8
 16-bit register                                       : 1
 32-bit register                                       : 32
 8-bit register                                        : 1
# Comparators                                          : 16
 32-bit comparator equal                               : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <dataout_8> (without init value) has a constant value of 0 in block <peripheralpwm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_9> (without init value) has a constant value of 0 in block <peripheralpwm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_10> (without init value) has a constant value of 0 in block <peripheralpwm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_11> (without init value) has a constant value of 0 in block <peripheralpwm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_12> (without init value) has a constant value of 0 in block <peripheralpwm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_13> (without init value) has a constant value of 0 in block <peripheralpwm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_14> (without init value) has a constant value of 0 in block <peripheralpwm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_15> (without init value) has a constant value of 0 in block <peripheralpwm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <dataout<15:8>> (without init value) have a constant value of 0 in block <peripheralpwm>.

Synthesizing (advanced) Unit <pwm>.
The following registers are absorbed into counter <count0>: 1 register on signal <count0>.
The following registers are absorbed into counter <cound0>: 1 register on signal <cound0>.
The following registers are absorbed into counter <count1>: 1 register on signal <count1>.
The following registers are absorbed into counter <cound1>: 1 register on signal <cound1>.
The following registers are absorbed into counter <count2>: 1 register on signal <count2>.
The following registers are absorbed into counter <cound2>: 1 register on signal <cound2>.
The following registers are absorbed into counter <count3>: 1 register on signal <count3>.
The following registers are absorbed into counter <cound3>: 1 register on signal <cound3>.
The following registers are absorbed into counter <count4>: 1 register on signal <count4>.
The following registers are absorbed into counter <cound4>: 1 register on signal <cound4>.
The following registers are absorbed into counter <count5>: 1 register on signal <count5>.
The following registers are absorbed into counter <cound5>: 1 register on signal <cound5>.
The following registers are absorbed into counter <count6>: 1 register on signal <count6>.
The following registers are absorbed into counter <cound6>: 1 register on signal <cound6>.
The following registers are absorbed into counter <count7>: 1 register on signal <count7>.
The following registers are absorbed into counter <cound7>: 1 register on signal <cound7>.
Unit <pwm> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 16
 32x7-bit multiplier                                   : 16
# Adders/Subtractors                                   : 8
 32-bit subtractor                                     : 8
# Counters                                             : 16
 32-bit up counter                                     : 16
# Registers                                            : 536
 Flip-Flops                                            : 536
# Comparators                                          : 16
 32-bit comparator equal                               : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <peripheralpwm> ...

Optimizing unit <pwm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block peripheralpwm, actual ratio is 2.
FlipFlop p/pwm_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop p/pwm_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop p/pwm_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop p/pwm_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop p/pwm_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop p/pwm_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop p/pwm_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop p/pwm_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1056
 Flip-Flops                                            : 1056

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2711
#      GND                         : 1
#      INV                         : 24
#      LUT1                        : 512
#      LUT2                        : 256
#      LUT3                        : 18
#      LUT4                        : 25
#      LUT5                        : 6
#      LUT6                        : 164
#      MUXCY                       : 936
#      VCC                         : 1
#      XORCY                       : 768
# FlipFlops/Latches                : 1056
#      FD                          : 16
#      FDRE                        : 1040
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 91
#      IBUF                        : 67
#      OBUF                        : 24
# DSPs                             : 32
#      DSP48E1                     : 32

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1040  out of  126800     0%  
 Number of Slice LUTs:                 1005  out of  63400     1%  
    Number used as Logic:              1005  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1507
   Number with an unused Flip Flop:     467  out of   1507    30%  
   Number with an unused LUT:           502  out of   1507    33%  
   Number of fully used LUT-FF pairs:   538  out of   1507    35%  
   Number of unique control sets:        35

IO Utilization: 
 Number of IOs:                          92
 Number of bonded IOBs:                  92  out of    210    43%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                     32  out of    240    13%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1072  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 11.203ns (Maximum Frequency: 89.263MHz)
   Minimum input arrival time before clock: 4.310ns
   Maximum output required time after clock: 0.877ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.203ns (frequency: 89.263MHz)
  Total number of paths / destination ports: 356556392 / 1560
-------------------------------------------------------------------------
Delay:               11.203ns (Levels of Logic = 28)
  Source:            t7_0 (FF)
  Destination:       p/cound7_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: t7_0 to p/cound7_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.478   0.536  t7_0 (t7_0)
     LUT2:I0->O            1   0.124   0.000  p/Msub_t7[31]_d7[31]_sub_114_OUT_lut<0> (p/Msub_t7[31]_d7[31]_sub_114_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<0> (p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<1> (p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<2> (p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<3> (p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<4> (p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<5> (p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<6> (p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<7> (p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<8> (p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<9> (p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<10> (p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<11> (p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<12> (p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<13> (p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<14> (p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<15> (p/Msub_t7[31]_d7[31]_sub_114_OUT_cy<15>)
     XORCY:CI->O           1   0.510   0.399  p/Msub_t7[31]_d7[31]_sub_114_OUT_xor<16> (p/t7[31]_d7[31]_sub_114_OUT<16>)
     DSP48E1:B16->PCOUT47    1   3.851   0.000  p/Mmult_n0263 (p/Mmult_n0263_PCOUT_to_Mmult_n02631_PCIN_47)
     DSP48E1:PCIN47->P3    1   1.518   0.716  p/Mmult_n02631 (p/n0263<20>)
     LUT6:I3->O            1   0.124   0.000  p/Mcompar_count7[31]_PWR_2_o_equal_116_o_lut<6> (p/Mcompar_count7[31]_PWR_2_o_equal_116_o_lut<6>)
     MUXCY:S->O            1   0.472   0.000  p/Mcompar_count7[31]_PWR_2_o_equal_116_o_cy<6> (p/Mcompar_count7[31]_PWR_2_o_equal_116_o_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  p/Mcompar_count7[31]_PWR_2_o_equal_116_o_cy<7> (p/Mcompar_count7[31]_PWR_2_o_equal_116_o_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  p/Mcompar_count7[31]_PWR_2_o_equal_116_o_cy<8> (p/Mcompar_count7[31]_PWR_2_o_equal_116_o_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  p/Mcompar_count7[31]_PWR_2_o_equal_116_o_cy<9> (p/Mcompar_count7[31]_PWR_2_o_equal_116_o_cy<9>)
     MUXCY:CI->O          35   0.029   0.000  p/Mcompar_count7[31]_PWR_2_o_equal_116_o_cy<10> (p/count7[31]_PWR_2_o_equal_116_o)
     MUXCY:CI->O           1   0.029   0.000  p/Mcount_cound7_val321_cy (p/count7[31]_PWR_2_o_equal_116_o_l1)
     MUXCY:CI->O          64   0.365   0.559  p/Mcount_cound7_val321_cy1 (p/Mcount_cound7_val)
     FDRE:R                    0.494          p/cound7_0
    ----------------------------------------
    Total                     11.203ns (8.993ns logic, 2.210ns route)
                                       (80.3% logic, 19.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 19280 / 1864
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 5)
  Source:            addr<12> (PAD)
  Destination:       p/Mmult_n02531 (DSP)
  Destination Clock: clk rising

  Data Path: addr<12> to p/Mmult_n02531
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.939  addr_12_IBUF (addr_12_IBUF)
     LUT6:I0->O            1   0.124   0.919  _n0259_inv12 (_n0259_inv12)
     LUT5:I0->O            5   0.124   0.448  _n0259_inv16 (_n0259_inv1)
     LUT5:I4->O            4   0.124   0.441  _n0201_inv11 (_n0201_inv1)
     LUT3:I2->O           34   0.124   0.552  _n0233_inv1 (_n0233_inv)
     DSP48E1:CEB2              0.514          p/Mmult_n02091
    ----------------------------------------
    Total                      4.310ns (1.011ns logic, 3.299ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            dataout_7 (FF)
  Destination:       dataout<7> (PAD)
  Source Clock:      clk rising

  Data Path: dataout_7 to dataout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.478   0.399  dataout_7 (dataout_7)
     OBUF:I->O                 0.000          dataout_7_OBUF (dataout<7>)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.203|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 35.00 secs
Total CPU time to Xst completion: 30.46 secs
 
--> 


Total memory usage is 508992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    0 (   0 filtered)

