				qcom,mdss-dsi-iris-switch-tsp-vsync-scanline-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-iris-switch-tsp-vsync-scanline-command = [
					/* CASET/PASET Setting */
					39 00 00 40 00 00 05 2A 00 00 04 37
					39 00 00 40 00 00 05 2B 00 00 09 6B
					/* Scaler Setting */
					39 00 00 40 00 00 03 F0 5A 5A
					15 00 00 40 00 00 02 C3 89
					39 00 00 40 00 00 04 B0 00 24 C3
					39 00 00 40 00 00 12 C3 FD 00 FD 00 FD 00 FD 00 FD 00 FD 00 FD 00 FD 00 FD
					39 00 00 40 00 00 04 B0 00 3A C3
					39 00 00 40 00 00 12 C3 B0 00 B0 00 B0 00 B0 00 B0 00 B0 00 B0 00 B0 00 B0
					39 00 00 40 00 00 04 B0 00 50 C3
					39 00 00 40 00 00 12 C3 43 00 43 00 43 00 43 00 43 00 43 00 43 00 43 00 43
					39 00 00 40 00 00 04 B0 00 61 C3
					39 00 00 40 00 00 17 C3 CC CC CC CC C0 FE 00 FE 00 FE 00 FE 00 FE 00 FE 00 FE 00 FE 00 FE
					39 00 00 40 00 00 03 F0 A5 A5

					/* FFC Setting 171.3MHz FHD MIPI 825.6Mbps */
					39 00 00 40 00 00 03 F0 5A 5A
					39 00 00 40 00 00 04 B0 00 31 C5
					39 00 00 40 00 00 22 C5 29 14 00
					00 00 11 10 50 05 84 CA 84 CA 84
					CA 84 CA 84 CA 84 CA 84 CA 84 CA
					84 CA 84 CA 84 CA 84 CA
					39 00 00 00 00 00 03 F0 A5 A5

					/* OPLUS ADFR OFF */
					39 00 00 40 00 00 03 F0 5A 5A
					39 00 00 40 00 00 03 FC 5A 5A
					15 00 00 40 00 00 02 B9 00						/* TP shift fixed */
					39 00 00 40 00 00 04 B0 00 02 60
					15 00 00 40 00 00 02 60 00						/* OPLUS ADFR OFF */
					39 00 00 40 00 00 03 F2 00 01					/* 0x01,0x00:ADFR ON setting 0x00,0x01:ADFR OFF Setting */
					15 00 00 40 00 00 02 F7 0F
					39 00 00 40 00 00 03 FC A5 A5
					39 00 00 40 00 00 03 F0 A5 A5

					/* TSP_SYNC1 Fixed Setting */
					39 00 00 40 00 00 03 F0 5A 5A
					39 00 00 40 00 00 04 B0 00 22 B9
					39 00 00 40 00 00 03 B9 A1 B1
					39 00 00 40 00 00 04 B0 00 3A B9
					15 00 00 40 00 00 02 B9 02						/* TSP_VSYNC Fixed TE 02:120 03:90 05:60 */
					39 00 00 40 00 00 04 B0 00 26 B9
					39 00 00 40 00 00 03 B9 00 00
					15 00 00 40 00 00 02 F7 0F
					39 00 00 00 00 00 03 F0 A5 A5
					/* TSP_SYNC3 Fixed Setting */
					39 00 00 40 00 00 03 F0 5A 5A
					39 00 00 40 00 00 04 B0 00 24 B9
					15 00 00 40 00 00 02 B9 21
					39 00 00 40 00 00 04 B0 00 38 B9
					15 00 00 40 00 00 02 B9 02						/* TSP_VSYNC Fixed TE 02:120 03:90 05:60 */
					39 00 00 40 00 00 04 B0 00 2A B9
					39 00 00 40 00 00 03 B9 03 E8                  /*Only change 00 00 to 03 E8*/
					15 00 00 40 00 00 02 F7 0F
					39 00 00 40 00 00 03 F0 A5 A5

					/* 120hz Transition */
					39 00 00 40 00 00 03 F0 5A 5A
					39 00 00 40 00 00 04 B0 00 16 F2
					39 00 00 40 00 00 03 F2 1B 50
					39 00 00 40 00 00 04 B0 00 08 CB				/* power saving */
					15 00 00 40 00 00 02 CB 24
					15 00 00 40 00 00 02 60 00
					39 00 00 40 00 00 03 BD 23 02
					39 00 00 40 00 00 04 B0 00 10 BD
					15 00 00 40 00 00 02 BD 00
					39 00 00 40 00 00 04 B0 00 16 BD
					15 00 00 40 00 00 02 BD 77
					39 00 00 40 00 00 04 B0 00 14 BD
					15 00 00 40 00 00 02 BD 00
					15 00 00 40 00 00 02 F7 0F
					39 00 00 00 00 00 03 F0 A5 A5
				];