# vsim logic_code -l logic_code_output.log -c -do "run -all; exit;" 
# Start time: 03:47:25 on Sep 07,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.logic_code(fast)
# run -all
# 
#  	 The value of a is 4
# 
#  	 The value of b is 111
# 
#  	 The value of c is 0x
# 
#  	 The output of logic OR a||c is 1
# 
#  	 The output of logic AND b && c is 0x
# 
#  	 The output of logic NOT !b is 0x
#  exit
# End time: 03:47:26 on Sep 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
