slatch_inv aoi21 not slatch_inv fa slatch_inv cell34f aon22 sr_bit slatch_inv ha slatch_inv aon22 sr_bit and cell44 not slatch_inv not slatch_inv slatch_inv fa not slatch_inv slatch_inv and cell60 cell61 not_strong
not slatch_inv aoi21 not slatch_inv fa slatch_inv cell34f aon22 sr_bit slatch_inv ha slatch_inv aon22 sr_bit and cell44 not not and slatch_inv fa not slatch_inv not slatch_inv slatch_inv and cell60 cell61
not slatch_inv aoi21 not slatch_inv fa slatch_inv cell34f aon22 sr_bit slatch_inv ha slatch_inv aon22 sr_bit and cell44 and and and slatch_inv fa not and sr_bit slatch_inv and cell60 cell61 slatch_inv
slatch_inv cell62 not slatch_inv fa slatch_inv cell34f aon22 sr_bit slatch_inv ha slatch_inv aon22 sr_bit and cell44 slatch_inv fa sr_bit sr_bit and slatch_inv slatch_inv fa and cell60 cell61 not
slatch_inv cell62 not slatch_inv fa slatch_inv cell34f aon22 sr_bit slatch_inv ha slatch_inv aon22 sr_bit and cell44 slatch_inv fa sr_bit sr_bit and slatch_inv slatch_inv fa and cell60 cell61
slatch_inv cell62 not slatch_inv fa slatch_inv cell34f aon22 sr_bit slatch_inv ha slatch_inv aon22 sr_bit and cell43 slatch_inv fa sr_bit sr_bit and slatch_inv slatch_inv fa and cell60 cell61 slatch_inv
slatch_inv cell62 not slatch_inv fa slatch_inv cell34f aon22 sr_bit slatch_inv ha slatch_inv aon22 sr_bit and cell43 slatch_inv fa sr_bit sr_bit and slatch_inv slatch_inv fa and cell60 cell61 not not
slatch_inv cell62 not slatch_inv fa slatch_inv cell34f aon22 sr_bit slatch_inv ha slatch_inv aon22 sr_bit and not slatch_inv fa sr_bit sr_bit and slatch_inv slatch_inv fa and cell60 cell61 buf
slatch_inv cell62 not slatch_inv fa slatch_inv cell34f aon22 sr_bit slatch_inv ha slatch_inv aon22 sr_bit and sr_bit nand not_strong fa sr_bit sr_bit and slatch_inv slatch_inv fa and cell60 cell61 not
slatch_inv cell62 not slatch_inv fa slatch_inv cell34f aon22 sr_bit slatch_inv fa slatch_inv aon22 sr_bit and sr_bit slatch_inv fa sr_bit sr_bit and slatch_inv slatch_inv fa and cell60 cell61 buf
aon22 comp_weak not_strong aoi21 not not not sr_bit sr_bit and3 and3 not_strong not comp_strong cell34g not comp_strong not sr_bit and xor and3 or xor and and sr_bit sr_bit sr_bit sr_bit sr_bit sr_bit nand3 comp_strong
sr_bit sr_bit sr_bit sr_bit nor not and aoi21 comp_strong sr_bit sr_bit nor and cell42 not and buf cell63 not_strong nor and3 cell40 and and3 and3 cell42 cell38 cell42 not cell43 cell34g and not
sr_bit sr_bit sr_bit sr_bit sr_bit sr_bit sr_bit not not_strong sr_bit sr_bit cell34g cell38 cell42 not not cell34g and buf
cell45 and sr_bit not aoi21 slatch_inv not comp_strong cell41 not_strong and not aoi21 not_strong and aoi21 not_strong and not_strong and aon22 not aoi21 not slatch_inv slatch_inv cell38 cell37 cell37 not slatch_inv cell37 not slatch_inv cell37 cell63 slatch_inv or slatch_inv fa or slatch_inv fa or slatch_inv fa or slatch_inv fa or slatch_inv fa or slatch_inv fa not
cnt_bit cnt_bit and sr_bit not slatch_inv cell42 not cell42 not slatch_inv and nor3 slatch_inv slatch_inv slatch_inv slatch_inv nor3 cell46 cell46 not cell46 not fa fa fa fa nand slatch_inv sr_bit and3 slatch_inv slatch_inv cell64 slatch_inv slatch_inv cell78 slatch_inv slatch_inv cell59 cell35 slatch_inv comp_weak comp_weak buf
