
robot_core_STM32F429IGT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007414  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080075c0  080075c0  000175c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075d8  080075d8  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  080075d8  080075d8  000175d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080075e0  080075e0  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075e0  080075e0  000175e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080075e4  080075e4  000175e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080075e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  20000010  080075f8  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000274  080075f8  00020274  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012da8  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dd1  00000000  00000000  00032de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001138  00000000  00000000  00035bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fe8  00000000  00000000  00036cf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025369  00000000  00000000  00037ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014743  00000000  00000000  0005d049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd1c4  00000000  00000000  0007178c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014e950  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004804  00000000  00000000  0014e9a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000010 	.word	0x20000010
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080075a8 	.word	0x080075a8

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000014 	.word	0x20000014
 80001e8:	080075a8 	.word	0x080075a8

080001ec <__aeabi_drsub>:
 80001ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f0:	e002      	b.n	80001f8 <__adddf3>
 80001f2:	bf00      	nop

080001f4 <__aeabi_dsub>:
 80001f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f8 <__adddf3>:
 80001f8:	b530      	push	{r4, r5, lr}
 80001fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000202:	ea94 0f05 	teq	r4, r5
 8000206:	bf08      	it	eq
 8000208:	ea90 0f02 	teqeq	r0, r2
 800020c:	bf1f      	itttt	ne
 800020e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000212:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021e:	f000 80e2 	beq.w	80003e6 <__adddf3+0x1ee>
 8000222:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022a:	bfb8      	it	lt
 800022c:	426d      	neglt	r5, r5
 800022e:	dd0c      	ble.n	800024a <__adddf3+0x52>
 8000230:	442c      	add	r4, r5
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	ea82 0000 	eor.w	r0, r2, r0
 800023e:	ea83 0101 	eor.w	r1, r3, r1
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	2d36      	cmp	r5, #54	; 0x36
 800024c:	bf88      	it	hi
 800024e:	bd30      	pophi	{r4, r5, pc}
 8000250:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000254:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000258:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800025c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x70>
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800026c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x84>
 8000276:	4252      	negs	r2, r2
 8000278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027c:	ea94 0f05 	teq	r4, r5
 8000280:	f000 80a7 	beq.w	80003d2 <__adddf3+0x1da>
 8000284:	f1a4 0401 	sub.w	r4, r4, #1
 8000288:	f1d5 0e20 	rsbs	lr, r5, #32
 800028c:	db0d      	blt.n	80002aa <__adddf3+0xb2>
 800028e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000292:	fa22 f205 	lsr.w	r2, r2, r5
 8000296:	1880      	adds	r0, r0, r2
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a0:	1880      	adds	r0, r0, r2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	4159      	adcs	r1, r3
 80002a8:	e00e      	b.n	80002c8 <__adddf3+0xd0>
 80002aa:	f1a5 0520 	sub.w	r5, r5, #32
 80002ae:	f10e 0e20 	add.w	lr, lr, #32
 80002b2:	2a01      	cmp	r2, #1
 80002b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b8:	bf28      	it	cs
 80002ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002cc:	d507      	bpl.n	80002de <__adddf3+0xe6>
 80002ce:	f04f 0e00 	mov.w	lr, #0
 80002d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002da:	eb6e 0101 	sbc.w	r1, lr, r1
 80002de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e2:	d31b      	bcc.n	800031c <__adddf3+0x124>
 80002e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e8:	d30c      	bcc.n	8000304 <__adddf3+0x10c>
 80002ea:	0849      	lsrs	r1, r1, #1
 80002ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f4:	f104 0401 	add.w	r4, r4, #1
 80002f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000300:	f080 809a 	bcs.w	8000438 <__adddf3+0x240>
 8000304:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000308:	bf08      	it	eq
 800030a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030e:	f150 0000 	adcs.w	r0, r0, #0
 8000312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000316:	ea41 0105 	orr.w	r1, r1, r5
 800031a:	bd30      	pop	{r4, r5, pc}
 800031c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000320:	4140      	adcs	r0, r0
 8000322:	eb41 0101 	adc.w	r1, r1, r1
 8000326:	3c01      	subs	r4, #1
 8000328:	bf28      	it	cs
 800032a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800032e:	d2e9      	bcs.n	8000304 <__adddf3+0x10c>
 8000330:	f091 0f00 	teq	r1, #0
 8000334:	bf04      	itt	eq
 8000336:	4601      	moveq	r1, r0
 8000338:	2000      	moveq	r0, #0
 800033a:	fab1 f381 	clz	r3, r1
 800033e:	bf08      	it	eq
 8000340:	3320      	addeq	r3, #32
 8000342:	f1a3 030b 	sub.w	r3, r3, #11
 8000346:	f1b3 0220 	subs.w	r2, r3, #32
 800034a:	da0c      	bge.n	8000366 <__adddf3+0x16e>
 800034c:	320c      	adds	r2, #12
 800034e:	dd08      	ble.n	8000362 <__adddf3+0x16a>
 8000350:	f102 0c14 	add.w	ip, r2, #20
 8000354:	f1c2 020c 	rsb	r2, r2, #12
 8000358:	fa01 f00c 	lsl.w	r0, r1, ip
 800035c:	fa21 f102 	lsr.w	r1, r1, r2
 8000360:	e00c      	b.n	800037c <__adddf3+0x184>
 8000362:	f102 0214 	add.w	r2, r2, #20
 8000366:	bfd8      	it	le
 8000368:	f1c2 0c20 	rsble	ip, r2, #32
 800036c:	fa01 f102 	lsl.w	r1, r1, r2
 8000370:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000374:	bfdc      	itt	le
 8000376:	ea41 010c 	orrle.w	r1, r1, ip
 800037a:	4090      	lslle	r0, r2
 800037c:	1ae4      	subs	r4, r4, r3
 800037e:	bfa2      	ittt	ge
 8000380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000384:	4329      	orrge	r1, r5
 8000386:	bd30      	popge	{r4, r5, pc}
 8000388:	ea6f 0404 	mvn.w	r4, r4
 800038c:	3c1f      	subs	r4, #31
 800038e:	da1c      	bge.n	80003ca <__adddf3+0x1d2>
 8000390:	340c      	adds	r4, #12
 8000392:	dc0e      	bgt.n	80003b2 <__adddf3+0x1ba>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0220 	rsb	r2, r4, #32
 800039c:	fa20 f004 	lsr.w	r0, r0, r4
 80003a0:	fa01 f302 	lsl.w	r3, r1, r2
 80003a4:	ea40 0003 	orr.w	r0, r0, r3
 80003a8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ac:	ea45 0103 	orr.w	r1, r5, r3
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f1c4 040c 	rsb	r4, r4, #12
 80003b6:	f1c4 0220 	rsb	r2, r4, #32
 80003ba:	fa20 f002 	lsr.w	r0, r0, r2
 80003be:	fa01 f304 	lsl.w	r3, r1, r4
 80003c2:	ea40 0003 	orr.w	r0, r0, r3
 80003c6:	4629      	mov	r1, r5
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	fa21 f004 	lsr.w	r0, r1, r4
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	f094 0f00 	teq	r4, #0
 80003d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003da:	bf06      	itte	eq
 80003dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e0:	3401      	addeq	r4, #1
 80003e2:	3d01      	subne	r5, #1
 80003e4:	e74e      	b.n	8000284 <__adddf3+0x8c>
 80003e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ea:	bf18      	it	ne
 80003ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f0:	d029      	beq.n	8000446 <__adddf3+0x24e>
 80003f2:	ea94 0f05 	teq	r4, r5
 80003f6:	bf08      	it	eq
 80003f8:	ea90 0f02 	teqeq	r0, r2
 80003fc:	d005      	beq.n	800040a <__adddf3+0x212>
 80003fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000402:	bf04      	itt	eq
 8000404:	4619      	moveq	r1, r3
 8000406:	4610      	moveq	r0, r2
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea91 0f03 	teq	r1, r3
 800040e:	bf1e      	ittt	ne
 8000410:	2100      	movne	r1, #0
 8000412:	2000      	movne	r0, #0
 8000414:	bd30      	popne	{r4, r5, pc}
 8000416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041a:	d105      	bne.n	8000428 <__adddf3+0x230>
 800041c:	0040      	lsls	r0, r0, #1
 800041e:	4149      	adcs	r1, r1
 8000420:	bf28      	it	cs
 8000422:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800042c:	bf3c      	itt	cc
 800042e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000432:	bd30      	popcc	{r4, r5, pc}
 8000434:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000438:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800043c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000440:	f04f 0000 	mov.w	r0, #0
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf1a      	itte	ne
 800044c:	4619      	movne	r1, r3
 800044e:	4610      	movne	r0, r2
 8000450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000454:	bf1c      	itt	ne
 8000456:	460b      	movne	r3, r1
 8000458:	4602      	movne	r2, r0
 800045a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045e:	bf06      	itte	eq
 8000460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000464:	ea91 0f03 	teqeq	r1, r3
 8000468:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	bf00      	nop

08000470 <__aeabi_ui2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e750      	b.n	8000330 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_i2d>:
 8000490:	f090 0f00 	teq	r0, #0
 8000494:	bf04      	itt	eq
 8000496:	2100      	moveq	r1, #0
 8000498:	4770      	bxeq	lr
 800049a:	b530      	push	{r4, r5, lr}
 800049c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a8:	bf48      	it	mi
 80004aa:	4240      	negmi	r0, r0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e73e      	b.n	8000330 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_f2d>:
 80004b4:	0042      	lsls	r2, r0, #1
 80004b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80004be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c2:	bf1f      	itttt	ne
 80004c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d0:	4770      	bxne	lr
 80004d2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004d6:	bf08      	it	eq
 80004d8:	4770      	bxeq	lr
 80004da:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004de:	bf04      	itt	eq
 80004e0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f4:	e71c      	b.n	8000330 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_ul2d>:
 80004f8:	ea50 0201 	orrs.w	r2, r0, r1
 80004fc:	bf08      	it	eq
 80004fe:	4770      	bxeq	lr
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	f04f 0500 	mov.w	r5, #0
 8000506:	e00a      	b.n	800051e <__aeabi_l2d+0x16>

08000508 <__aeabi_l2d>:
 8000508:	ea50 0201 	orrs.w	r2, r0, r1
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000516:	d502      	bpl.n	800051e <__aeabi_l2d+0x16>
 8000518:	4240      	negs	r0, r0
 800051a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000522:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000526:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052a:	f43f aed8 	beq.w	80002de <__adddf3+0xe6>
 800052e:	f04f 0203 	mov.w	r2, #3
 8000532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000536:	bf18      	it	ne
 8000538:	3203      	addne	r2, #3
 800053a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053e:	bf18      	it	ne
 8000540:	3203      	addne	r2, #3
 8000542:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000546:	f1c2 0320 	rsb	r3, r2, #32
 800054a:	fa00 fc03 	lsl.w	ip, r0, r3
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 fe03 	lsl.w	lr, r1, r3
 8000556:	ea40 000e 	orr.w	r0, r0, lr
 800055a:	fa21 f102 	lsr.w	r1, r1, r2
 800055e:	4414      	add	r4, r2
 8000560:	e6bd      	b.n	80002de <__adddf3+0xe6>
 8000562:	bf00      	nop

08000564 <__aeabi_dmul>:
 8000564:	b570      	push	{r4, r5, r6, lr}
 8000566:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800056e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000572:	bf1d      	ittte	ne
 8000574:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000578:	ea94 0f0c 	teqne	r4, ip
 800057c:	ea95 0f0c 	teqne	r5, ip
 8000580:	f000 f8de 	bleq	8000740 <__aeabi_dmul+0x1dc>
 8000584:	442c      	add	r4, r5
 8000586:	ea81 0603 	eor.w	r6, r1, r3
 800058a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800058e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000592:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000596:	bf18      	it	ne
 8000598:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a4:	d038      	beq.n	8000618 <__aeabi_dmul+0xb4>
 80005a6:	fba0 ce02 	umull	ip, lr, r0, r2
 80005aa:	f04f 0500 	mov.w	r5, #0
 80005ae:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005b6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ba:	f04f 0600 	mov.w	r6, #0
 80005be:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c2:	f09c 0f00 	teq	ip, #0
 80005c6:	bf18      	it	ne
 80005c8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005cc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d8:	d204      	bcs.n	80005e4 <__aeabi_dmul+0x80>
 80005da:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005de:	416d      	adcs	r5, r5
 80005e0:	eb46 0606 	adc.w	r6, r6, r6
 80005e4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005ec:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005fc:	bf88      	it	hi
 80005fe:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000602:	d81e      	bhi.n	8000642 <__aeabi_dmul+0xde>
 8000604:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000608:	bf08      	it	eq
 800060a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800060e:	f150 0000 	adcs.w	r0, r0, #0
 8000612:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000616:	bd70      	pop	{r4, r5, r6, pc}
 8000618:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800061c:	ea46 0101 	orr.w	r1, r6, r1
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	ea81 0103 	eor.w	r1, r1, r3
 8000628:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800062c:	bfc2      	ittt	gt
 800062e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000632:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000636:	bd70      	popgt	{r4, r5, r6, pc}
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f04f 0e00 	mov.w	lr, #0
 8000640:	3c01      	subs	r4, #1
 8000642:	f300 80ab 	bgt.w	800079c <__aeabi_dmul+0x238>
 8000646:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064a:	bfde      	ittt	le
 800064c:	2000      	movle	r0, #0
 800064e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000652:	bd70      	pople	{r4, r5, r6, pc}
 8000654:	f1c4 0400 	rsb	r4, r4, #0
 8000658:	3c20      	subs	r4, #32
 800065a:	da35      	bge.n	80006c8 <__aeabi_dmul+0x164>
 800065c:	340c      	adds	r4, #12
 800065e:	dc1b      	bgt.n	8000698 <__aeabi_dmul+0x134>
 8000660:	f104 0414 	add.w	r4, r4, #20
 8000664:	f1c4 0520 	rsb	r5, r4, #32
 8000668:	fa00 f305 	lsl.w	r3, r0, r5
 800066c:	fa20 f004 	lsr.w	r0, r0, r4
 8000670:	fa01 f205 	lsl.w	r2, r1, r5
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800067c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000680:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000684:	fa21 f604 	lsr.w	r6, r1, r4
 8000688:	eb42 0106 	adc.w	r1, r2, r6
 800068c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000690:	bf08      	it	eq
 8000692:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000696:	bd70      	pop	{r4, r5, r6, pc}
 8000698:	f1c4 040c 	rsb	r4, r4, #12
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f304 	lsl.w	r3, r0, r4
 80006a4:	fa20 f005 	lsr.w	r0, r0, r5
 80006a8:	fa01 f204 	lsl.w	r2, r1, r4
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	f141 0100 	adc.w	r1, r1, #0
 80006bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c0:	bf08      	it	eq
 80006c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c6:	bd70      	pop	{r4, r5, r6, pc}
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f205 	lsl.w	r2, r0, r5
 80006d0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d4:	fa20 f304 	lsr.w	r3, r0, r4
 80006d8:	fa01 f205 	lsl.w	r2, r1, r5
 80006dc:	ea43 0302 	orr.w	r3, r3, r2
 80006e0:	fa21 f004 	lsr.w	r0, r1, r4
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	fa21 f204 	lsr.w	r2, r1, r4
 80006ec:	ea20 0002 	bic.w	r0, r0, r2
 80006f0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f8:	bf08      	it	eq
 80006fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fe:	bd70      	pop	{r4, r5, r6, pc}
 8000700:	f094 0f00 	teq	r4, #0
 8000704:	d10f      	bne.n	8000726 <__aeabi_dmul+0x1c2>
 8000706:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070a:	0040      	lsls	r0, r0, #1
 800070c:	eb41 0101 	adc.w	r1, r1, r1
 8000710:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000714:	bf08      	it	eq
 8000716:	3c01      	subeq	r4, #1
 8000718:	d0f7      	beq.n	800070a <__aeabi_dmul+0x1a6>
 800071a:	ea41 0106 	orr.w	r1, r1, r6
 800071e:	f095 0f00 	teq	r5, #0
 8000722:	bf18      	it	ne
 8000724:	4770      	bxne	lr
 8000726:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072a:	0052      	lsls	r2, r2, #1
 800072c:	eb43 0303 	adc.w	r3, r3, r3
 8000730:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000734:	bf08      	it	eq
 8000736:	3d01      	subeq	r5, #1
 8000738:	d0f7      	beq.n	800072a <__aeabi_dmul+0x1c6>
 800073a:	ea43 0306 	orr.w	r3, r3, r6
 800073e:	4770      	bx	lr
 8000740:	ea94 0f0c 	teq	r4, ip
 8000744:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000748:	bf18      	it	ne
 800074a:	ea95 0f0c 	teqne	r5, ip
 800074e:	d00c      	beq.n	800076a <__aeabi_dmul+0x206>
 8000750:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000754:	bf18      	it	ne
 8000756:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075a:	d1d1      	bne.n	8000700 <__aeabi_dmul+0x19c>
 800075c:	ea81 0103 	eor.w	r1, r1, r3
 8000760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000764:	f04f 0000 	mov.w	r0, #0
 8000768:	bd70      	pop	{r4, r5, r6, pc}
 800076a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076e:	bf06      	itte	eq
 8000770:	4610      	moveq	r0, r2
 8000772:	4619      	moveq	r1, r3
 8000774:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000778:	d019      	beq.n	80007ae <__aeabi_dmul+0x24a>
 800077a:	ea94 0f0c 	teq	r4, ip
 800077e:	d102      	bne.n	8000786 <__aeabi_dmul+0x222>
 8000780:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000784:	d113      	bne.n	80007ae <__aeabi_dmul+0x24a>
 8000786:	ea95 0f0c 	teq	r5, ip
 800078a:	d105      	bne.n	8000798 <__aeabi_dmul+0x234>
 800078c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000790:	bf1c      	itt	ne
 8000792:	4610      	movne	r0, r2
 8000794:	4619      	movne	r1, r3
 8000796:	d10a      	bne.n	80007ae <__aeabi_dmul+0x24a>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007b6:	bd70      	pop	{r4, r5, r6, pc}

080007b8 <__aeabi_ddiv>:
 80007b8:	b570      	push	{r4, r5, r6, lr}
 80007ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007c6:	bf1d      	ittte	ne
 80007c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007cc:	ea94 0f0c 	teqne	r4, ip
 80007d0:	ea95 0f0c 	teqne	r5, ip
 80007d4:	f000 f8a7 	bleq	8000926 <__aeabi_ddiv+0x16e>
 80007d8:	eba4 0405 	sub.w	r4, r4, r5
 80007dc:	ea81 0e03 	eor.w	lr, r1, r3
 80007e0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e8:	f000 8088 	beq.w	80008fc <__aeabi_ddiv+0x144>
 80007ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007fc:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000800:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000804:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000808:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800080c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000810:	429d      	cmp	r5, r3
 8000812:	bf08      	it	eq
 8000814:	4296      	cmpeq	r6, r2
 8000816:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800081e:	d202      	bcs.n	8000826 <__aeabi_ddiv+0x6e>
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	1ab6      	subs	r6, r6, r2
 8000828:	eb65 0503 	sbc.w	r5, r5, r3
 800082c:	085b      	lsrs	r3, r3, #1
 800082e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000832:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000836:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083a:	ebb6 0e02 	subs.w	lr, r6, r2
 800083e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000842:	bf22      	ittt	cs
 8000844:	1ab6      	subcs	r6, r6, r2
 8000846:	4675      	movcs	r5, lr
 8000848:	ea40 000c 	orrcs.w	r0, r0, ip
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	ebb6 0e02 	subs.w	lr, r6, r2
 8000856:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085a:	bf22      	ittt	cs
 800085c:	1ab6      	subcs	r6, r6, r2
 800085e:	4675      	movcs	r5, lr
 8000860:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	ebb6 0e02 	subs.w	lr, r6, r2
 800086e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000872:	bf22      	ittt	cs
 8000874:	1ab6      	subcs	r6, r6, r2
 8000876:	4675      	movcs	r5, lr
 8000878:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800087c:	085b      	lsrs	r3, r3, #1
 800087e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000882:	ebb6 0e02 	subs.w	lr, r6, r2
 8000886:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088a:	bf22      	ittt	cs
 800088c:	1ab6      	subcs	r6, r6, r2
 800088e:	4675      	movcs	r5, lr
 8000890:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000894:	ea55 0e06 	orrs.w	lr, r5, r6
 8000898:	d018      	beq.n	80008cc <__aeabi_ddiv+0x114>
 800089a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800089e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008a6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008aa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ae:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008b6:	d1c0      	bne.n	800083a <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	d10b      	bne.n	80008d6 <__aeabi_ddiv+0x11e>
 80008be:	ea41 0100 	orr.w	r1, r1, r0
 80008c2:	f04f 0000 	mov.w	r0, #0
 80008c6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ca:	e7b6      	b.n	800083a <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	bf04      	itt	eq
 80008d2:	4301      	orreq	r1, r0
 80008d4:	2000      	moveq	r0, #0
 80008d6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008da:	bf88      	it	hi
 80008dc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e0:	f63f aeaf 	bhi.w	8000642 <__aeabi_dmul+0xde>
 80008e4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e8:	bf04      	itt	eq
 80008ea:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f2:	f150 0000 	adcs.w	r0, r0, #0
 80008f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fa:	bd70      	pop	{r4, r5, r6, pc}
 80008fc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000900:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000904:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000908:	bfc2      	ittt	gt
 800090a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000912:	bd70      	popgt	{r4, r5, r6, pc}
 8000914:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000918:	f04f 0e00 	mov.w	lr, #0
 800091c:	3c01      	subs	r4, #1
 800091e:	e690      	b.n	8000642 <__aeabi_dmul+0xde>
 8000920:	ea45 0e06 	orr.w	lr, r5, r6
 8000924:	e68d      	b.n	8000642 <__aeabi_dmul+0xde>
 8000926:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092a:	ea94 0f0c 	teq	r4, ip
 800092e:	bf08      	it	eq
 8000930:	ea95 0f0c 	teqeq	r5, ip
 8000934:	f43f af3b 	beq.w	80007ae <__aeabi_dmul+0x24a>
 8000938:	ea94 0f0c 	teq	r4, ip
 800093c:	d10a      	bne.n	8000954 <__aeabi_ddiv+0x19c>
 800093e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000942:	f47f af34 	bne.w	80007ae <__aeabi_dmul+0x24a>
 8000946:	ea95 0f0c 	teq	r5, ip
 800094a:	f47f af25 	bne.w	8000798 <__aeabi_dmul+0x234>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e72c      	b.n	80007ae <__aeabi_dmul+0x24a>
 8000954:	ea95 0f0c 	teq	r5, ip
 8000958:	d106      	bne.n	8000968 <__aeabi_ddiv+0x1b0>
 800095a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800095e:	f43f aefd 	beq.w	800075c <__aeabi_dmul+0x1f8>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e722      	b.n	80007ae <__aeabi_dmul+0x24a>
 8000968:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800096c:	bf18      	it	ne
 800096e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000972:	f47f aec5 	bne.w	8000700 <__aeabi_dmul+0x19c>
 8000976:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097a:	f47f af0d 	bne.w	8000798 <__aeabi_dmul+0x234>
 800097e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000982:	f47f aeeb 	bne.w	800075c <__aeabi_dmul+0x1f8>
 8000986:	e712      	b.n	80007ae <__aeabi_dmul+0x24a>

08000988 <__aeabi_d2f>:
 8000988:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800098c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000990:	bf24      	itt	cs
 8000992:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000996:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800099a:	d90d      	bls.n	80009b8 <__aeabi_d2f+0x30>
 800099c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009a0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009a4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009a8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009ac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009b0:	bf08      	it	eq
 80009b2:	f020 0001 	biceq.w	r0, r0, #1
 80009b6:	4770      	bx	lr
 80009b8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009bc:	d121      	bne.n	8000a02 <__aeabi_d2f+0x7a>
 80009be:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009c2:	bfbc      	itt	lt
 80009c4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009c8:	4770      	bxlt	lr
 80009ca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ce:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009d2:	f1c2 0218 	rsb	r2, r2, #24
 80009d6:	f1c2 0c20 	rsb	ip, r2, #32
 80009da:	fa10 f30c 	lsls.w	r3, r0, ip
 80009de:	fa20 f002 	lsr.w	r0, r0, r2
 80009e2:	bf18      	it	ne
 80009e4:	f040 0001 	orrne.w	r0, r0, #1
 80009e8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009f0:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009f4:	ea40 000c 	orr.w	r0, r0, ip
 80009f8:	fa23 f302 	lsr.w	r3, r3, r2
 80009fc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a00:	e7cc      	b.n	800099c <__aeabi_d2f+0x14>
 8000a02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a06:	d107      	bne.n	8000a18 <__aeabi_d2f+0x90>
 8000a08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a0c:	bf1e      	ittt	ne
 8000a0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a16:	4770      	bxne	lr
 8000a18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_uldivmod>:
 8000a28:	b953      	cbnz	r3, 8000a40 <__aeabi_uldivmod+0x18>
 8000a2a:	b94a      	cbnz	r2, 8000a40 <__aeabi_uldivmod+0x18>
 8000a2c:	2900      	cmp	r1, #0
 8000a2e:	bf08      	it	eq
 8000a30:	2800      	cmpeq	r0, #0
 8000a32:	bf1c      	itt	ne
 8000a34:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000a38:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000a3c:	f000 b974 	b.w	8000d28 <__aeabi_idiv0>
 8000a40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a48:	f000 f806 	bl	8000a58 <__udivmoddi4>
 8000a4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a54:	b004      	add	sp, #16
 8000a56:	4770      	bx	lr

08000a58 <__udivmoddi4>:
 8000a58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a5c:	9d08      	ldr	r5, [sp, #32]
 8000a5e:	4604      	mov	r4, r0
 8000a60:	468e      	mov	lr, r1
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d14d      	bne.n	8000b02 <__udivmoddi4+0xaa>
 8000a66:	428a      	cmp	r2, r1
 8000a68:	4694      	mov	ip, r2
 8000a6a:	d969      	bls.n	8000b40 <__udivmoddi4+0xe8>
 8000a6c:	fab2 f282 	clz	r2, r2
 8000a70:	b152      	cbz	r2, 8000a88 <__udivmoddi4+0x30>
 8000a72:	fa01 f302 	lsl.w	r3, r1, r2
 8000a76:	f1c2 0120 	rsb	r1, r2, #32
 8000a7a:	fa20 f101 	lsr.w	r1, r0, r1
 8000a7e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a82:	ea41 0e03 	orr.w	lr, r1, r3
 8000a86:	4094      	lsls	r4, r2
 8000a88:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a8c:	0c21      	lsrs	r1, r4, #16
 8000a8e:	fbbe f6f8 	udiv	r6, lr, r8
 8000a92:	fa1f f78c 	uxth.w	r7, ip
 8000a96:	fb08 e316 	mls	r3, r8, r6, lr
 8000a9a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000a9e:	fb06 f107 	mul.w	r1, r6, r7
 8000aa2:	4299      	cmp	r1, r3
 8000aa4:	d90a      	bls.n	8000abc <__udivmoddi4+0x64>
 8000aa6:	eb1c 0303 	adds.w	r3, ip, r3
 8000aaa:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000aae:	f080 811f 	bcs.w	8000cf0 <__udivmoddi4+0x298>
 8000ab2:	4299      	cmp	r1, r3
 8000ab4:	f240 811c 	bls.w	8000cf0 <__udivmoddi4+0x298>
 8000ab8:	3e02      	subs	r6, #2
 8000aba:	4463      	add	r3, ip
 8000abc:	1a5b      	subs	r3, r3, r1
 8000abe:	b2a4      	uxth	r4, r4
 8000ac0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ac4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ac8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000acc:	fb00 f707 	mul.w	r7, r0, r7
 8000ad0:	42a7      	cmp	r7, r4
 8000ad2:	d90a      	bls.n	8000aea <__udivmoddi4+0x92>
 8000ad4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ad8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000adc:	f080 810a 	bcs.w	8000cf4 <__udivmoddi4+0x29c>
 8000ae0:	42a7      	cmp	r7, r4
 8000ae2:	f240 8107 	bls.w	8000cf4 <__udivmoddi4+0x29c>
 8000ae6:	4464      	add	r4, ip
 8000ae8:	3802      	subs	r0, #2
 8000aea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000aee:	1be4      	subs	r4, r4, r7
 8000af0:	2600      	movs	r6, #0
 8000af2:	b11d      	cbz	r5, 8000afc <__udivmoddi4+0xa4>
 8000af4:	40d4      	lsrs	r4, r2
 8000af6:	2300      	movs	r3, #0
 8000af8:	e9c5 4300 	strd	r4, r3, [r5]
 8000afc:	4631      	mov	r1, r6
 8000afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b02:	428b      	cmp	r3, r1
 8000b04:	d909      	bls.n	8000b1a <__udivmoddi4+0xc2>
 8000b06:	2d00      	cmp	r5, #0
 8000b08:	f000 80ef 	beq.w	8000cea <__udivmoddi4+0x292>
 8000b0c:	2600      	movs	r6, #0
 8000b0e:	e9c5 0100 	strd	r0, r1, [r5]
 8000b12:	4630      	mov	r0, r6
 8000b14:	4631      	mov	r1, r6
 8000b16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b1a:	fab3 f683 	clz	r6, r3
 8000b1e:	2e00      	cmp	r6, #0
 8000b20:	d14a      	bne.n	8000bb8 <__udivmoddi4+0x160>
 8000b22:	428b      	cmp	r3, r1
 8000b24:	d302      	bcc.n	8000b2c <__udivmoddi4+0xd4>
 8000b26:	4282      	cmp	r2, r0
 8000b28:	f200 80f9 	bhi.w	8000d1e <__udivmoddi4+0x2c6>
 8000b2c:	1a84      	subs	r4, r0, r2
 8000b2e:	eb61 0303 	sbc.w	r3, r1, r3
 8000b32:	2001      	movs	r0, #1
 8000b34:	469e      	mov	lr, r3
 8000b36:	2d00      	cmp	r5, #0
 8000b38:	d0e0      	beq.n	8000afc <__udivmoddi4+0xa4>
 8000b3a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b3e:	e7dd      	b.n	8000afc <__udivmoddi4+0xa4>
 8000b40:	b902      	cbnz	r2, 8000b44 <__udivmoddi4+0xec>
 8000b42:	deff      	udf	#255	; 0xff
 8000b44:	fab2 f282 	clz	r2, r2
 8000b48:	2a00      	cmp	r2, #0
 8000b4a:	f040 8092 	bne.w	8000c72 <__udivmoddi4+0x21a>
 8000b4e:	eba1 010c 	sub.w	r1, r1, ip
 8000b52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b56:	fa1f fe8c 	uxth.w	lr, ip
 8000b5a:	2601      	movs	r6, #1
 8000b5c:	0c20      	lsrs	r0, r4, #16
 8000b5e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000b62:	fb07 1113 	mls	r1, r7, r3, r1
 8000b66:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000b6a:	fb0e f003 	mul.w	r0, lr, r3
 8000b6e:	4288      	cmp	r0, r1
 8000b70:	d908      	bls.n	8000b84 <__udivmoddi4+0x12c>
 8000b72:	eb1c 0101 	adds.w	r1, ip, r1
 8000b76:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000b7a:	d202      	bcs.n	8000b82 <__udivmoddi4+0x12a>
 8000b7c:	4288      	cmp	r0, r1
 8000b7e:	f200 80cb 	bhi.w	8000d18 <__udivmoddi4+0x2c0>
 8000b82:	4643      	mov	r3, r8
 8000b84:	1a09      	subs	r1, r1, r0
 8000b86:	b2a4      	uxth	r4, r4
 8000b88:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b8c:	fb07 1110 	mls	r1, r7, r0, r1
 8000b90:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000b94:	fb0e fe00 	mul.w	lr, lr, r0
 8000b98:	45a6      	cmp	lr, r4
 8000b9a:	d908      	bls.n	8000bae <__udivmoddi4+0x156>
 8000b9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000ba0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ba4:	d202      	bcs.n	8000bac <__udivmoddi4+0x154>
 8000ba6:	45a6      	cmp	lr, r4
 8000ba8:	f200 80bb 	bhi.w	8000d22 <__udivmoddi4+0x2ca>
 8000bac:	4608      	mov	r0, r1
 8000bae:	eba4 040e 	sub.w	r4, r4, lr
 8000bb2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000bb6:	e79c      	b.n	8000af2 <__udivmoddi4+0x9a>
 8000bb8:	f1c6 0720 	rsb	r7, r6, #32
 8000bbc:	40b3      	lsls	r3, r6
 8000bbe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000bc2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000bc6:	fa20 f407 	lsr.w	r4, r0, r7
 8000bca:	fa01 f306 	lsl.w	r3, r1, r6
 8000bce:	431c      	orrs	r4, r3
 8000bd0:	40f9      	lsrs	r1, r7
 8000bd2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000bd6:	fa00 f306 	lsl.w	r3, r0, r6
 8000bda:	fbb1 f8f9 	udiv	r8, r1, r9
 8000bde:	0c20      	lsrs	r0, r4, #16
 8000be0:	fa1f fe8c 	uxth.w	lr, ip
 8000be4:	fb09 1118 	mls	r1, r9, r8, r1
 8000be8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bec:	fb08 f00e 	mul.w	r0, r8, lr
 8000bf0:	4288      	cmp	r0, r1
 8000bf2:	fa02 f206 	lsl.w	r2, r2, r6
 8000bf6:	d90b      	bls.n	8000c10 <__udivmoddi4+0x1b8>
 8000bf8:	eb1c 0101 	adds.w	r1, ip, r1
 8000bfc:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000c00:	f080 8088 	bcs.w	8000d14 <__udivmoddi4+0x2bc>
 8000c04:	4288      	cmp	r0, r1
 8000c06:	f240 8085 	bls.w	8000d14 <__udivmoddi4+0x2bc>
 8000c0a:	f1a8 0802 	sub.w	r8, r8, #2
 8000c0e:	4461      	add	r1, ip
 8000c10:	1a09      	subs	r1, r1, r0
 8000c12:	b2a4      	uxth	r4, r4
 8000c14:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c18:	fb09 1110 	mls	r1, r9, r0, r1
 8000c1c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c20:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c24:	458e      	cmp	lr, r1
 8000c26:	d908      	bls.n	8000c3a <__udivmoddi4+0x1e2>
 8000c28:	eb1c 0101 	adds.w	r1, ip, r1
 8000c2c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000c30:	d26c      	bcs.n	8000d0c <__udivmoddi4+0x2b4>
 8000c32:	458e      	cmp	lr, r1
 8000c34:	d96a      	bls.n	8000d0c <__udivmoddi4+0x2b4>
 8000c36:	3802      	subs	r0, #2
 8000c38:	4461      	add	r1, ip
 8000c3a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c3e:	fba0 9402 	umull	r9, r4, r0, r2
 8000c42:	eba1 010e 	sub.w	r1, r1, lr
 8000c46:	42a1      	cmp	r1, r4
 8000c48:	46c8      	mov	r8, r9
 8000c4a:	46a6      	mov	lr, r4
 8000c4c:	d356      	bcc.n	8000cfc <__udivmoddi4+0x2a4>
 8000c4e:	d053      	beq.n	8000cf8 <__udivmoddi4+0x2a0>
 8000c50:	b15d      	cbz	r5, 8000c6a <__udivmoddi4+0x212>
 8000c52:	ebb3 0208 	subs.w	r2, r3, r8
 8000c56:	eb61 010e 	sbc.w	r1, r1, lr
 8000c5a:	fa01 f707 	lsl.w	r7, r1, r7
 8000c5e:	fa22 f306 	lsr.w	r3, r2, r6
 8000c62:	40f1      	lsrs	r1, r6
 8000c64:	431f      	orrs	r7, r3
 8000c66:	e9c5 7100 	strd	r7, r1, [r5]
 8000c6a:	2600      	movs	r6, #0
 8000c6c:	4631      	mov	r1, r6
 8000c6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c72:	f1c2 0320 	rsb	r3, r2, #32
 8000c76:	40d8      	lsrs	r0, r3
 8000c78:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c7c:	fa21 f303 	lsr.w	r3, r1, r3
 8000c80:	4091      	lsls	r1, r2
 8000c82:	4301      	orrs	r1, r0
 8000c84:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c88:	fa1f fe8c 	uxth.w	lr, ip
 8000c8c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000c90:	fb07 3610 	mls	r6, r7, r0, r3
 8000c94:	0c0b      	lsrs	r3, r1, #16
 8000c96:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000c9a:	fb00 f60e 	mul.w	r6, r0, lr
 8000c9e:	429e      	cmp	r6, r3
 8000ca0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ca4:	d908      	bls.n	8000cb8 <__udivmoddi4+0x260>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000cae:	d22f      	bcs.n	8000d10 <__udivmoddi4+0x2b8>
 8000cb0:	429e      	cmp	r6, r3
 8000cb2:	d92d      	bls.n	8000d10 <__udivmoddi4+0x2b8>
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	4463      	add	r3, ip
 8000cb8:	1b9b      	subs	r3, r3, r6
 8000cba:	b289      	uxth	r1, r1
 8000cbc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000cc0:	fb07 3316 	mls	r3, r7, r6, r3
 8000cc4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc8:	fb06 f30e 	mul.w	r3, r6, lr
 8000ccc:	428b      	cmp	r3, r1
 8000cce:	d908      	bls.n	8000ce2 <__udivmoddi4+0x28a>
 8000cd0:	eb1c 0101 	adds.w	r1, ip, r1
 8000cd4:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000cd8:	d216      	bcs.n	8000d08 <__udivmoddi4+0x2b0>
 8000cda:	428b      	cmp	r3, r1
 8000cdc:	d914      	bls.n	8000d08 <__udivmoddi4+0x2b0>
 8000cde:	3e02      	subs	r6, #2
 8000ce0:	4461      	add	r1, ip
 8000ce2:	1ac9      	subs	r1, r1, r3
 8000ce4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ce8:	e738      	b.n	8000b5c <__udivmoddi4+0x104>
 8000cea:	462e      	mov	r6, r5
 8000cec:	4628      	mov	r0, r5
 8000cee:	e705      	b.n	8000afc <__udivmoddi4+0xa4>
 8000cf0:	4606      	mov	r6, r0
 8000cf2:	e6e3      	b.n	8000abc <__udivmoddi4+0x64>
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	e6f8      	b.n	8000aea <__udivmoddi4+0x92>
 8000cf8:	454b      	cmp	r3, r9
 8000cfa:	d2a9      	bcs.n	8000c50 <__udivmoddi4+0x1f8>
 8000cfc:	ebb9 0802 	subs.w	r8, r9, r2
 8000d00:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d04:	3801      	subs	r0, #1
 8000d06:	e7a3      	b.n	8000c50 <__udivmoddi4+0x1f8>
 8000d08:	4646      	mov	r6, r8
 8000d0a:	e7ea      	b.n	8000ce2 <__udivmoddi4+0x28a>
 8000d0c:	4620      	mov	r0, r4
 8000d0e:	e794      	b.n	8000c3a <__udivmoddi4+0x1e2>
 8000d10:	4640      	mov	r0, r8
 8000d12:	e7d1      	b.n	8000cb8 <__udivmoddi4+0x260>
 8000d14:	46d0      	mov	r8, sl
 8000d16:	e77b      	b.n	8000c10 <__udivmoddi4+0x1b8>
 8000d18:	3b02      	subs	r3, #2
 8000d1a:	4461      	add	r1, ip
 8000d1c:	e732      	b.n	8000b84 <__udivmoddi4+0x12c>
 8000d1e:	4630      	mov	r0, r6
 8000d20:	e709      	b.n	8000b36 <__udivmoddi4+0xde>
 8000d22:	4464      	add	r4, ip
 8000d24:	3802      	subs	r0, #2
 8000d26:	e742      	b.n	8000bae <__udivmoddi4+0x156>

08000d28 <__aeabi_idiv0>:
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop

08000d2c <init_controlRxTx>:

////prototipos de funciones/////
void iniciaInstruccion(void);
void continuaInstruccion(void);

void init_controlRxTx (UART_HandleTypeDef* huart){
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
	uart_handler = huart;
 8000d34:	4a04      	ldr	r2, [pc, #16]	; (8000d48 <init_controlRxTx+0x1c>)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6013      	str	r3, [r2, #0]
} //end init_controlRxTx ()
 8000d3a:	bf00      	nop
 8000d3c:	370c      	adds	r7, #12
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	2000002c 	.word	0x2000002c

08000d4c <controlRxTxUART>:


void controlRxTxUART (uint8_t rx[]){
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]

	if (rx[3] != 0){
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	3303      	adds	r3, #3
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d014      	beq.n	8000d88 <controlRxTxUART+0x3c>
		tx[0] = CMD_ERROR;
 8000d5e:	4b16      	ldr	r3, [pc, #88]	; (8000db8 <controlRxTxUART+0x6c>)
 8000d60:	2204      	movs	r2, #4
 8000d62:	701a      	strb	r2, [r3, #0]
		tx[3] = '\0';
 8000d64:	4b14      	ldr	r3, [pc, #80]	; (8000db8 <controlRxTxUART+0x6c>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	70da      	strb	r2, [r3, #3]
		HAL_UART_Transmit_IT(uart_handler, tx, 4);
 8000d6a:	4b14      	ldr	r3, [pc, #80]	; (8000dbc <controlRxTxUART+0x70>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	2204      	movs	r2, #4
 8000d70:	4911      	ldr	r1, [pc, #68]	; (8000db8 <controlRxTxUART+0x6c>)
 8000d72:	4618      	mov	r0, r3
 8000d74:	f005 fc03 	bl	800657e <HAL_UART_Transmit_IT>
		HAL_UART_Receive_IT(uart_handler, rx, 4);
 8000d78:	4b10      	ldr	r3, [pc, #64]	; (8000dbc <controlRxTxUART+0x70>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	2204      	movs	r2, #4
 8000d7e:	6879      	ldr	r1, [r7, #4]
 8000d80:	4618      	mov	r0, r3
 8000d82:	f005 fc41 	bl	8006608 <HAL_UART_Receive_IT>
		return;
 8000d86:	e013      	b.n	8000db0 <controlRxTxUART+0x64>
	}

	p_rx = &rx[0];
 8000d88:	4a0d      	ldr	r2, [pc, #52]	; (8000dc0 <controlRxTxUART+0x74>)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	6013      	str	r3, [r2, #0]

	if (cmdEsperado != NO_CMD){
 8000d8e:	4b0d      	ldr	r3, [pc, #52]	; (8000dc4 <controlRxTxUART+0x78>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d002      	beq.n	8000d9c <controlRxTxUART+0x50>
		continuaInstruccion();
 8000d96:	f000 f953 	bl	8001040 <continuaInstruccion>
 8000d9a:	e001      	b.n	8000da0 <controlRxTxUART+0x54>
	}else{
		iniciaInstruccion();
 8000d9c:	f000 f814 	bl	8000dc8 <iniciaInstruccion>
	}

	HAL_UART_Receive_IT(uart_handler, p_rx, 4);
 8000da0:	4b06      	ldr	r3, [pc, #24]	; (8000dbc <controlRxTxUART+0x70>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a06      	ldr	r2, [pc, #24]	; (8000dc0 <controlRxTxUART+0x74>)
 8000da6:	6811      	ldr	r1, [r2, #0]
 8000da8:	2204      	movs	r2, #4
 8000daa:	4618      	mov	r0, r3
 8000dac:	f005 fc2c 	bl	8006608 <HAL_UART_Receive_IT>

} //end controlRxTxUART ()
 8000db0:	3708      	adds	r7, #8
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	20000030 	.word	0x20000030
 8000dbc:	2000002c 	.word	0x2000002c
 8000dc0:	20000034 	.word	0x20000034
 8000dc4:	20000038 	.word	0x20000038

08000dc8 <iniciaInstruccion>:


void iniciaInstruccion (void){
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0

	switch (p_rx[0]){
 8000dcc:	4b92      	ldr	r3, [pc, #584]	; (8001018 <iniciaInstruccion+0x250>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	3b01      	subs	r3, #1
 8000dd4:	2b13      	cmp	r3, #19
 8000dd6:	f200 810e 	bhi.w	8000ff6 <iniciaInstruccion+0x22e>
 8000dda:	a201      	add	r2, pc, #4	; (adr r2, 8000de0 <iniciaInstruccion+0x18>)
 8000ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000de0:	08000e31 	.word	0x08000e31
 8000de4:	08000ff7 	.word	0x08000ff7
 8000de8:	08000ff7 	.word	0x08000ff7
 8000dec:	08000ff7 	.word	0x08000ff7
 8000df0:	08000e59 	.word	0x08000e59
 8000df4:	08000ff7 	.word	0x08000ff7
 8000df8:	08000ff7 	.word	0x08000ff7
 8000dfc:	08000fe1 	.word	0x08000fe1
 8000e00:	08000ff7 	.word	0x08000ff7
 8000e04:	08000ed3 	.word	0x08000ed3
 8000e08:	08000ff7 	.word	0x08000ff7
 8000e0c:	08000f0f 	.word	0x08000f0f
 8000e10:	08000f37 	.word	0x08000f37
 8000e14:	08000f7b 	.word	0x08000f7b
 8000e18:	08000f9d 	.word	0x08000f9d
 8000e1c:	08000f59 	.word	0x08000f59
 8000e20:	08000ff7 	.word	0x08000ff7
 8000e24:	08000ff7 	.word	0x08000ff7
 8000e28:	08000ff7 	.word	0x08000ff7
 8000e2c:	08000fbf 	.word	0x08000fbf
		case HOLA:
			esp01Presente = 1;
 8000e30:	4b7a      	ldr	r3, [pc, #488]	; (800101c <iniciaInstruccion+0x254>)
 8000e32:	2201      	movs	r2, #1
 8000e34:	701a      	strb	r2, [r3, #0]
			cmdEsperado = NO_CMD;
 8000e36:	4b7a      	ldr	r3, [pc, #488]	; (8001020 <iniciaInstruccion+0x258>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	701a      	strb	r2, [r3, #0]
			tx[0] = HOLA;
 8000e3c:	4b79      	ldr	r3, [pc, #484]	; (8001024 <iniciaInstruccion+0x25c>)
 8000e3e:	2201      	movs	r2, #1
 8000e40:	701a      	strb	r2, [r3, #0]
			tx[3] = '\0';
 8000e42:	4b78      	ldr	r3, [pc, #480]	; (8001024 <iniciaInstruccion+0x25c>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	70da      	strb	r2, [r3, #3]
			HAL_UART_Transmit_IT(uart_handler, tx, 4);
 8000e48:	4b77      	ldr	r3, [pc, #476]	; (8001028 <iniciaInstruccion+0x260>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	2204      	movs	r2, #4
 8000e4e:	4975      	ldr	r1, [pc, #468]	; (8001024 <iniciaInstruccion+0x25c>)
 8000e50:	4618      	mov	r0, r3
 8000e52:	f005 fb94 	bl	800657e <HAL_UART_Transmit_IT>
		break;
 8000e56:	e0dc      	b.n	8001012 <iniciaInstruccion+0x24a>

		case MODO:
			switch (p_rx[1]) {
 8000e58:	4b6f      	ldr	r3, [pc, #444]	; (8001018 <iniciaInstruccion+0x250>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d002      	beq.n	8000e6a <iniciaInstruccion+0xa2>
 8000e64:	2b01      	cmp	r3, #1
 8000e66:	d014      	beq.n	8000e92 <iniciaInstruccion+0xca>
 8000e68:	e024      	b.n	8000eb4 <iniciaInstruccion+0xec>
				case AUTOMATICO:
					modoFuncionamiento = AUTOMATICO;
 8000e6a:	4b70      	ldr	r3, [pc, #448]	; (800102c <iniciaInstruccion+0x264>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	701a      	strb	r2, [r3, #0]
					flag_encoders = 0;
 8000e70:	4b6f      	ldr	r3, [pc, #444]	; (8001030 <iniciaInstruccion+0x268>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	701a      	strb	r2, [r3, #0]
					tx[0] = OK_;
 8000e76:	4b6b      	ldr	r3, [pc, #428]	; (8001024 <iniciaInstruccion+0x25c>)
 8000e78:	2202      	movs	r2, #2
 8000e7a:	701a      	strb	r2, [r3, #0]
					tx[3] = '\0';
 8000e7c:	4b69      	ldr	r3, [pc, #420]	; (8001024 <iniciaInstruccion+0x25c>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	70da      	strb	r2, [r3, #3]
					HAL_UART_Transmit_IT(uart_handler, tx, 4);
 8000e82:	4b69      	ldr	r3, [pc, #420]	; (8001028 <iniciaInstruccion+0x260>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	2204      	movs	r2, #4
 8000e88:	4966      	ldr	r1, [pc, #408]	; (8001024 <iniciaInstruccion+0x25c>)
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f005 fb77 	bl	800657e <HAL_UART_Transmit_IT>
					break;
 8000e90:	e01e      	b.n	8000ed0 <iniciaInstruccion+0x108>
				case MANUAL:
//					status_movimiento = QUIETO;
					modoFuncionamiento = MANUAL;
 8000e92:	4b66      	ldr	r3, [pc, #408]	; (800102c <iniciaInstruccion+0x264>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	701a      	strb	r2, [r3, #0]
					tx[0] = OK_;
 8000e98:	4b62      	ldr	r3, [pc, #392]	; (8001024 <iniciaInstruccion+0x25c>)
 8000e9a:	2202      	movs	r2, #2
 8000e9c:	701a      	strb	r2, [r3, #0]
					tx[3] = '\0';
 8000e9e:	4b61      	ldr	r3, [pc, #388]	; (8001024 <iniciaInstruccion+0x25c>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	70da      	strb	r2, [r3, #3]
					HAL_UART_Transmit_IT(uart_handler, tx, 4);
 8000ea4:	4b60      	ldr	r3, [pc, #384]	; (8001028 <iniciaInstruccion+0x260>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	2204      	movs	r2, #4
 8000eaa:	495e      	ldr	r1, [pc, #376]	; (8001024 <iniciaInstruccion+0x25c>)
 8000eac:	4618      	mov	r0, r3
 8000eae:	f005 fb66 	bl	800657e <HAL_UART_Transmit_IT>
					break;
 8000eb2:	e00d      	b.n	8000ed0 <iniciaInstruccion+0x108>
				default:
					tx[0] = CMD_ERROR;
 8000eb4:	4b5b      	ldr	r3, [pc, #364]	; (8001024 <iniciaInstruccion+0x25c>)
 8000eb6:	2204      	movs	r2, #4
 8000eb8:	701a      	strb	r2, [r3, #0]
					tx[3] = '\0';
 8000eba:	4b5a      	ldr	r3, [pc, #360]	; (8001024 <iniciaInstruccion+0x25c>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	70da      	strb	r2, [r3, #3]
					HAL_UART_Transmit_IT(uart_handler, tx, 4);
 8000ec0:	4b59      	ldr	r3, [pc, #356]	; (8001028 <iniciaInstruccion+0x260>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2204      	movs	r2, #4
 8000ec6:	4957      	ldr	r1, [pc, #348]	; (8001024 <iniciaInstruccion+0x25c>)
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f005 fb58 	bl	800657e <HAL_UART_Transmit_IT>
			} //end switch p_rx[1]
		break;
 8000ece:	e0a0      	b.n	8001012 <iniciaInstruccion+0x24a>
 8000ed0:	e09f      	b.n	8001012 <iniciaInstruccion+0x24a>
		case HOME:
			cmdActual = HOME;
 8000ed2:	4b58      	ldr	r3, [pc, #352]	; (8001034 <iniciaInstruccion+0x26c>)
 8000ed4:	220a      	movs	r2, #10
 8000ed6:	701a      	strb	r2, [r3, #0]
			tx[0] = COORD_X;
 8000ed8:	4b52      	ldr	r3, [pc, #328]	; (8001024 <iniciaInstruccion+0x25c>)
 8000eda:	2206      	movs	r2, #6
 8000edc:	701a      	strb	r2, [r3, #0]
			tx[1] = 0x0;
 8000ede:	4b51      	ldr	r3, [pc, #324]	; (8001024 <iniciaInstruccion+0x25c>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	705a      	strb	r2, [r3, #1]
			tx[2] = pos_x;
 8000ee4:	4b54      	ldr	r3, [pc, #336]	; (8001038 <iniciaInstruccion+0x270>)
 8000ee6:	781a      	ldrb	r2, [r3, #0]
 8000ee8:	4b4e      	ldr	r3, [pc, #312]	; (8001024 <iniciaInstruccion+0x25c>)
 8000eea:	709a      	strb	r2, [r3, #2]
			tx[3] = '\0';
 8000eec:	4b4d      	ldr	r3, [pc, #308]	; (8001024 <iniciaInstruccion+0x25c>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	70da      	strb	r2, [r3, #3]
			cmdEsperado = OK_;
 8000ef2:	4b4b      	ldr	r3, [pc, #300]	; (8001020 <iniciaInstruccion+0x258>)
 8000ef4:	2202      	movs	r2, #2
 8000ef6:	701a      	strb	r2, [r3, #0]
			cmdSecuencia = 2;
 8000ef8:	4b50      	ldr	r3, [pc, #320]	; (800103c <iniciaInstruccion+0x274>)
 8000efa:	2202      	movs	r2, #2
 8000efc:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_IT(uart_handler, tx, 4);
 8000efe:	4b4a      	ldr	r3, [pc, #296]	; (8001028 <iniciaInstruccion+0x260>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	2204      	movs	r2, #4
 8000f04:	4947      	ldr	r1, [pc, #284]	; (8001024 <iniciaInstruccion+0x25c>)
 8000f06:	4618      	mov	r0, r3
 8000f08:	f005 fb39 	bl	800657e <HAL_UART_Transmit_IT>
		break;
 8000f0c:	e081      	b.n	8001012 <iniciaInstruccion+0x24a>
		case SET_HOME:
			cmdActual = SET_HOME;
 8000f0e:	4b49      	ldr	r3, [pc, #292]	; (8001034 <iniciaInstruccion+0x26c>)
 8000f10:	220c      	movs	r2, #12
 8000f12:	701a      	strb	r2, [r3, #0]
			tx[0] = OK_;
 8000f14:	4b43      	ldr	r3, [pc, #268]	; (8001024 <iniciaInstruccion+0x25c>)
 8000f16:	2202      	movs	r2, #2
 8000f18:	701a      	strb	r2, [r3, #0]
			tx[3] = '\0';
 8000f1a:	4b42      	ldr	r3, [pc, #264]	; (8001024 <iniciaInstruccion+0x25c>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	70da      	strb	r2, [r3, #3]
			cmdEsperado = COORD_X;
 8000f20:	4b3f      	ldr	r3, [pc, #252]	; (8001020 <iniciaInstruccion+0x258>)
 8000f22:	2206      	movs	r2, #6
 8000f24:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_IT(uart_handler, tx, 4);
 8000f26:	4b40      	ldr	r3, [pc, #256]	; (8001028 <iniciaInstruccion+0x260>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	2204      	movs	r2, #4
 8000f2c:	493d      	ldr	r1, [pc, #244]	; (8001024 <iniciaInstruccion+0x25c>)
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f005 fb25 	bl	800657e <HAL_UART_Transmit_IT>
		break;
 8000f34:	e06d      	b.n	8001012 <iniciaInstruccion+0x24a>
		case AVANCE:
//			avance_cant += (uint16_t) (rx[2] + (rx[1] << 8));
			cmdEsperado = NO_CMD;
 8000f36:	4b3a      	ldr	r3, [pc, #232]	; (8001020 <iniciaInstruccion+0x258>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	701a      	strb	r2, [r3, #0]
			tx[0] = OK_;
 8000f3c:	4b39      	ldr	r3, [pc, #228]	; (8001024 <iniciaInstruccion+0x25c>)
 8000f3e:	2202      	movs	r2, #2
 8000f40:	701a      	strb	r2, [r3, #0]
			tx[3] = '\0';
 8000f42:	4b38      	ldr	r3, [pc, #224]	; (8001024 <iniciaInstruccion+0x25c>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	70da      	strb	r2, [r3, #3]
			HAL_UART_Transmit_IT(uart_handler, tx, 4);
 8000f48:	4b37      	ldr	r3, [pc, #220]	; (8001028 <iniciaInstruccion+0x260>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2204      	movs	r2, #4
 8000f4e:	4935      	ldr	r1, [pc, #212]	; (8001024 <iniciaInstruccion+0x25c>)
 8000f50:	4618      	mov	r0, r3
 8000f52:	f005 fb14 	bl	800657e <HAL_UART_Transmit_IT>
		break;
 8000f56:	e05c      	b.n	8001012 <iniciaInstruccion+0x24a>
		case RETROCEDE:
//			retroceso_cant += (uint16_t) (rx[2] + (rx[1] << 8));
			cmdEsperado = NO_CMD;
 8000f58:	4b31      	ldr	r3, [pc, #196]	; (8001020 <iniciaInstruccion+0x258>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	701a      	strb	r2, [r3, #0]
			tx[0] = OK_;
 8000f5e:	4b31      	ldr	r3, [pc, #196]	; (8001024 <iniciaInstruccion+0x25c>)
 8000f60:	2202      	movs	r2, #2
 8000f62:	701a      	strb	r2, [r3, #0]
			tx[3] = '\0';
 8000f64:	4b2f      	ldr	r3, [pc, #188]	; (8001024 <iniciaInstruccion+0x25c>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	70da      	strb	r2, [r3, #3]
			HAL_UART_Transmit_IT(uart_handler, tx, 4);
 8000f6a:	4b2f      	ldr	r3, [pc, #188]	; (8001028 <iniciaInstruccion+0x260>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	2204      	movs	r2, #4
 8000f70:	492c      	ldr	r1, [pc, #176]	; (8001024 <iniciaInstruccion+0x25c>)
 8000f72:	4618      	mov	r0, r3
 8000f74:	f005 fb03 	bl	800657e <HAL_UART_Transmit_IT>
		break;
 8000f78:	e04b      	b.n	8001012 <iniciaInstruccion+0x24a>
		case GIRO_IZQ:
//			giroIzq_cant += (uint16_t) (rx[2] + (rx[1] << 8));
			cmdEsperado = NO_CMD;
 8000f7a:	4b29      	ldr	r3, [pc, #164]	; (8001020 <iniciaInstruccion+0x258>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	701a      	strb	r2, [r3, #0]
			tx[0] = OK_;
 8000f80:	4b28      	ldr	r3, [pc, #160]	; (8001024 <iniciaInstruccion+0x25c>)
 8000f82:	2202      	movs	r2, #2
 8000f84:	701a      	strb	r2, [r3, #0]
			tx[3] = '\0';
 8000f86:	4b27      	ldr	r3, [pc, #156]	; (8001024 <iniciaInstruccion+0x25c>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	70da      	strb	r2, [r3, #3]
			HAL_UART_Transmit_IT(uart_handler, tx, 4);
 8000f8c:	4b26      	ldr	r3, [pc, #152]	; (8001028 <iniciaInstruccion+0x260>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2204      	movs	r2, #4
 8000f92:	4924      	ldr	r1, [pc, #144]	; (8001024 <iniciaInstruccion+0x25c>)
 8000f94:	4618      	mov	r0, r3
 8000f96:	f005 faf2 	bl	800657e <HAL_UART_Transmit_IT>
		break;
 8000f9a:	e03a      	b.n	8001012 <iniciaInstruccion+0x24a>
		case GIRO_DER:
//			giroDer_cant += (uint16_t) (rx[2] + (rx[1] << 8));
			cmdEsperado = NO_CMD;
 8000f9c:	4b20      	ldr	r3, [pc, #128]	; (8001020 <iniciaInstruccion+0x258>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	701a      	strb	r2, [r3, #0]
			tx[0] = OK_;
 8000fa2:	4b20      	ldr	r3, [pc, #128]	; (8001024 <iniciaInstruccion+0x25c>)
 8000fa4:	2202      	movs	r2, #2
 8000fa6:	701a      	strb	r2, [r3, #0]
			tx[3] = '\0';
 8000fa8:	4b1e      	ldr	r3, [pc, #120]	; (8001024 <iniciaInstruccion+0x25c>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	70da      	strb	r2, [r3, #3]
			HAL_UART_Transmit_IT(uart_handler, tx, 4);
 8000fae:	4b1e      	ldr	r3, [pc, #120]	; (8001028 <iniciaInstruccion+0x260>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	2204      	movs	r2, #4
 8000fb4:	491b      	ldr	r1, [pc, #108]	; (8001024 <iniciaInstruccion+0x25c>)
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f005 fae1 	bl	800657e <HAL_UART_Transmit_IT>
		break;
 8000fbc:	e029      	b.n	8001012 <iniciaInstruccion+0x24a>
		case VEL_AVANCE:
			cmdEsperado = NO_CMD;
 8000fbe:	4b18      	ldr	r3, [pc, #96]	; (8001020 <iniciaInstruccion+0x258>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	701a      	strb	r2, [r3, #0]

//			mpu9265_Read_Accel(&mpu9265);

			tx[0] = VEL_AVANCE;
 8000fc4:	4b17      	ldr	r3, [pc, #92]	; (8001024 <iniciaInstruccion+0x25c>)
 8000fc6:	2214      	movs	r2, #20
 8000fc8:	701a      	strb	r2, [r3, #0]
//			tx[1] = (uint8_t)(mpu9265.Accel_X_RAW >> 8);
//			tx[2] = (uint8_t)(mpu9265.Accel_X_RAW & 0xFF);
			tx[3] = '\0';
 8000fca:	4b16      	ldr	r3, [pc, #88]	; (8001024 <iniciaInstruccion+0x25c>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	70da      	strb	r2, [r3, #3]
			HAL_UART_Transmit_IT(uart_handler, tx, 4);
 8000fd0:	4b15      	ldr	r3, [pc, #84]	; (8001028 <iniciaInstruccion+0x260>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2204      	movs	r2, #4
 8000fd6:	4913      	ldr	r1, [pc, #76]	; (8001024 <iniciaInstruccion+0x25c>)
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f005 fad0 	bl	800657e <HAL_UART_Transmit_IT>
		break;
 8000fde:	e018      	b.n	8001012 <iniciaInstruccion+0x24a>
		case COORD_ANG:
			cmdEsperado = NO_CMD;
 8000fe0:	4b0f      	ldr	r3, [pc, #60]	; (8001020 <iniciaInstruccion+0x258>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	701a      	strb	r2, [r3, #0]
			txUart[0] = COORD_ANG;
			txUart[1] = (uint8_t)(direccion_i16 >> 8);
			txUart[2] = (uint8_t)(direccion_i16 & 0xFF);
			txUart[3] = '\0';
			*/
			HAL_UART_Transmit_IT(uart_handler, tx, 4);
 8000fe6:	4b10      	ldr	r3, [pc, #64]	; (8001028 <iniciaInstruccion+0x260>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	2204      	movs	r2, #4
 8000fec:	490d      	ldr	r1, [pc, #52]	; (8001024 <iniciaInstruccion+0x25c>)
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f005 fac5 	bl	800657e <HAL_UART_Transmit_IT>
		break;
 8000ff4:	e00d      	b.n	8001012 <iniciaInstruccion+0x24a>
		default:
			tx[0] = CMD_ERROR;
 8000ff6:	4b0b      	ldr	r3, [pc, #44]	; (8001024 <iniciaInstruccion+0x25c>)
 8000ff8:	2204      	movs	r2, #4
 8000ffa:	701a      	strb	r2, [r3, #0]
			tx[3] = '\0';
 8000ffc:	4b09      	ldr	r3, [pc, #36]	; (8001024 <iniciaInstruccion+0x25c>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	70da      	strb	r2, [r3, #3]
			HAL_UART_Transmit_IT(uart_handler, tx, 4);
 8001002:	4b09      	ldr	r3, [pc, #36]	; (8001028 <iniciaInstruccion+0x260>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	2204      	movs	r2, #4
 8001008:	4906      	ldr	r1, [pc, #24]	; (8001024 <iniciaInstruccion+0x25c>)
 800100a:	4618      	mov	r0, r3
 800100c:	f005 fab7 	bl	800657e <HAL_UART_Transmit_IT>
		break;
 8001010:	bf00      	nop
	} //end switch (cmdEsperado)

} //end iniciaInstruccion ()
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	20000034 	.word	0x20000034
 800101c:	200000b0 	.word	0x200000b0
 8001020:	20000038 	.word	0x20000038
 8001024:	20000030 	.word	0x20000030
 8001028:	2000002c 	.word	0x2000002c
 800102c:	20000000 	.word	0x20000000
 8001030:	200000d6 	.word	0x200000d6
 8001034:	20000039 	.word	0x20000039
 8001038:	200000ba 	.word	0x200000ba
 800103c:	2000003a 	.word	0x2000003a

08001040 <continuaInstruccion>:



void continuaInstruccion(void){
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0

	if (cmdEsperado != p_rx[0]){
 8001044:	4b5f      	ldr	r3, [pc, #380]	; (80011c4 <continuaInstruccion+0x184>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	781a      	ldrb	r2, [r3, #0]
 800104a:	4b5f      	ldr	r3, [pc, #380]	; (80011c8 <continuaInstruccion+0x188>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	429a      	cmp	r2, r3
 8001050:	d016      	beq.n	8001080 <continuaInstruccion+0x40>
		cmdActual = NO_CMD;
 8001052:	4b5e      	ldr	r3, [pc, #376]	; (80011cc <continuaInstruccion+0x18c>)
 8001054:	2200      	movs	r2, #0
 8001056:	701a      	strb	r2, [r3, #0]
		cmdEsperado = NO_CMD;
 8001058:	4b5b      	ldr	r3, [pc, #364]	; (80011c8 <continuaInstruccion+0x188>)
 800105a:	2200      	movs	r2, #0
 800105c:	701a      	strb	r2, [r3, #0]
		cmdSecuencia = 0;
 800105e:	4b5c      	ldr	r3, [pc, #368]	; (80011d0 <continuaInstruccion+0x190>)
 8001060:	2200      	movs	r2, #0
 8001062:	701a      	strb	r2, [r3, #0]
		tx[0] = CMD_ERROR;
 8001064:	4b5b      	ldr	r3, [pc, #364]	; (80011d4 <continuaInstruccion+0x194>)
 8001066:	2204      	movs	r2, #4
 8001068:	701a      	strb	r2, [r3, #0]
		tx[3] = '\0';
 800106a:	4b5a      	ldr	r3, [pc, #360]	; (80011d4 <continuaInstruccion+0x194>)
 800106c:	2200      	movs	r2, #0
 800106e:	70da      	strb	r2, [r3, #3]
		HAL_UART_Transmit_IT(uart_handler, tx, 4);
 8001070:	4b59      	ldr	r3, [pc, #356]	; (80011d8 <continuaInstruccion+0x198>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2204      	movs	r2, #4
 8001076:	4957      	ldr	r1, [pc, #348]	; (80011d4 <continuaInstruccion+0x194>)
 8001078:	4618      	mov	r0, r3
 800107a:	f005 fa80 	bl	800657e <HAL_UART_Transmit_IT>
		return;
 800107e:	e0a0      	b.n	80011c2 <continuaInstruccion+0x182>
	}

	switch (cmdActual) {
 8001080:	4b52      	ldr	r3, [pc, #328]	; (80011cc <continuaInstruccion+0x18c>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	2b0a      	cmp	r3, #10
 8001086:	d002      	beq.n	800108e <continuaInstruccion+0x4e>
 8001088:	2b0c      	cmp	r3, #12
 800108a:	d04a      	beq.n	8001122 <continuaInstruccion+0xe2>
				default:
				break;
			} //end switch cmdEsperado
		break;
		default:
		break;
 800108c:	e099      	b.n	80011c2 <continuaInstruccion+0x182>
			switch (cmdSecuencia){
 800108e:	4b50      	ldr	r3, [pc, #320]	; (80011d0 <continuaInstruccion+0x190>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	2b02      	cmp	r3, #2
 8001094:	d007      	beq.n	80010a6 <continuaInstruccion+0x66>
 8001096:	2b02      	cmp	r3, #2
 8001098:	f300 8092 	bgt.w	80011c0 <continuaInstruccion+0x180>
 800109c:	2b00      	cmp	r3, #0
 800109e:	d038      	beq.n	8001112 <continuaInstruccion+0xd2>
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	d01b      	beq.n	80010dc <continuaInstruccion+0x9c>
		break;
 80010a4:	e08c      	b.n	80011c0 <continuaInstruccion+0x180>
					tx[0] = COORD_Y;
 80010a6:	4b4b      	ldr	r3, [pc, #300]	; (80011d4 <continuaInstruccion+0x194>)
 80010a8:	2207      	movs	r2, #7
 80010aa:	701a      	strb	r2, [r3, #0]
					tx[1] = 0x0;
 80010ac:	4b49      	ldr	r3, [pc, #292]	; (80011d4 <continuaInstruccion+0x194>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	705a      	strb	r2, [r3, #1]
					tx[2] = pos_y;
 80010b2:	4b4a      	ldr	r3, [pc, #296]	; (80011dc <continuaInstruccion+0x19c>)
 80010b4:	781a      	ldrb	r2, [r3, #0]
 80010b6:	4b47      	ldr	r3, [pc, #284]	; (80011d4 <continuaInstruccion+0x194>)
 80010b8:	709a      	strb	r2, [r3, #2]
					tx[3] = '\0';
 80010ba:	4b46      	ldr	r3, [pc, #280]	; (80011d4 <continuaInstruccion+0x194>)
 80010bc:	2200      	movs	r2, #0
 80010be:	70da      	strb	r2, [r3, #3]
					cmdSecuencia--;
 80010c0:	4b43      	ldr	r3, [pc, #268]	; (80011d0 <continuaInstruccion+0x190>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	3b01      	subs	r3, #1
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	4b41      	ldr	r3, [pc, #260]	; (80011d0 <continuaInstruccion+0x190>)
 80010ca:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_IT(uart_handler, tx, 4);
 80010cc:	4b42      	ldr	r3, [pc, #264]	; (80011d8 <continuaInstruccion+0x198>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	2204      	movs	r2, #4
 80010d2:	4940      	ldr	r1, [pc, #256]	; (80011d4 <continuaInstruccion+0x194>)
 80010d4:	4618      	mov	r0, r3
 80010d6:	f005 fa52 	bl	800657e <HAL_UART_Transmit_IT>
				break;
 80010da:	e021      	b.n	8001120 <continuaInstruccion+0xe0>
					tx[0] = COORD_ANG;
 80010dc:	4b3d      	ldr	r3, [pc, #244]	; (80011d4 <continuaInstruccion+0x194>)
 80010de:	2208      	movs	r2, #8
 80010e0:	701a      	strb	r2, [r3, #0]
					tx[1] = 0x0;
 80010e2:	4b3c      	ldr	r3, [pc, #240]	; (80011d4 <continuaInstruccion+0x194>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	705a      	strb	r2, [r3, #1]
					tx[2] = pos_ang;
 80010e8:	4b3d      	ldr	r3, [pc, #244]	; (80011e0 <continuaInstruccion+0x1a0>)
 80010ea:	781a      	ldrb	r2, [r3, #0]
 80010ec:	4b39      	ldr	r3, [pc, #228]	; (80011d4 <continuaInstruccion+0x194>)
 80010ee:	709a      	strb	r2, [r3, #2]
					tx[3] = '\0';
 80010f0:	4b38      	ldr	r3, [pc, #224]	; (80011d4 <continuaInstruccion+0x194>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	70da      	strb	r2, [r3, #3]
					cmdSecuencia--;
 80010f6:	4b36      	ldr	r3, [pc, #216]	; (80011d0 <continuaInstruccion+0x190>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	3b01      	subs	r3, #1
 80010fc:	b2da      	uxtb	r2, r3
 80010fe:	4b34      	ldr	r3, [pc, #208]	; (80011d0 <continuaInstruccion+0x190>)
 8001100:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_IT(uart_handler, tx, 4);
 8001102:	4b35      	ldr	r3, [pc, #212]	; (80011d8 <continuaInstruccion+0x198>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	2204      	movs	r2, #4
 8001108:	4932      	ldr	r1, [pc, #200]	; (80011d4 <continuaInstruccion+0x194>)
 800110a:	4618      	mov	r0, r3
 800110c:	f005 fa37 	bl	800657e <HAL_UART_Transmit_IT>
				break;
 8001110:	e006      	b.n	8001120 <continuaInstruccion+0xe0>
					cmdActual = NO_CMD;
 8001112:	4b2e      	ldr	r3, [pc, #184]	; (80011cc <continuaInstruccion+0x18c>)
 8001114:	2200      	movs	r2, #0
 8001116:	701a      	strb	r2, [r3, #0]
					cmdEsperado = NO_CMD;
 8001118:	4b2b      	ldr	r3, [pc, #172]	; (80011c8 <continuaInstruccion+0x188>)
 800111a:	2200      	movs	r2, #0
 800111c:	701a      	strb	r2, [r3, #0]
				break;
 800111e:	bf00      	nop
		break;
 8001120:	e04e      	b.n	80011c0 <continuaInstruccion+0x180>
			switch (cmdEsperado){
 8001122:	4b29      	ldr	r3, [pc, #164]	; (80011c8 <continuaInstruccion+0x188>)
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	2b08      	cmp	r3, #8
 8001128:	d032      	beq.n	8001190 <continuaInstruccion+0x150>
 800112a:	2b08      	cmp	r3, #8
 800112c:	dc46      	bgt.n	80011bc <continuaInstruccion+0x17c>
 800112e:	2b06      	cmp	r3, #6
 8001130:	d002      	beq.n	8001138 <continuaInstruccion+0xf8>
 8001132:	2b07      	cmp	r3, #7
 8001134:	d016      	beq.n	8001164 <continuaInstruccion+0x124>
				break;
 8001136:	e041      	b.n	80011bc <continuaInstruccion+0x17c>
					pos_x = p_rx[1];//recibi la coordenada X
 8001138:	4b22      	ldr	r3, [pc, #136]	; (80011c4 <continuaInstruccion+0x184>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	785a      	ldrb	r2, [r3, #1]
 800113e:	4b29      	ldr	r3, [pc, #164]	; (80011e4 <continuaInstruccion+0x1a4>)
 8001140:	701a      	strb	r2, [r3, #0]
					cmdEsperado = COORD_Y;
 8001142:	4b21      	ldr	r3, [pc, #132]	; (80011c8 <continuaInstruccion+0x188>)
 8001144:	2207      	movs	r2, #7
 8001146:	701a      	strb	r2, [r3, #0]
					tx[0] = OK_;
 8001148:	4b22      	ldr	r3, [pc, #136]	; (80011d4 <continuaInstruccion+0x194>)
 800114a:	2202      	movs	r2, #2
 800114c:	701a      	strb	r2, [r3, #0]
					tx[3] = '\0';
 800114e:	4b21      	ldr	r3, [pc, #132]	; (80011d4 <continuaInstruccion+0x194>)
 8001150:	2200      	movs	r2, #0
 8001152:	70da      	strb	r2, [r3, #3]
					HAL_UART_Transmit_IT(uart_handler, tx, 4);
 8001154:	4b20      	ldr	r3, [pc, #128]	; (80011d8 <continuaInstruccion+0x198>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	2204      	movs	r2, #4
 800115a:	491e      	ldr	r1, [pc, #120]	; (80011d4 <continuaInstruccion+0x194>)
 800115c:	4618      	mov	r0, r3
 800115e:	f005 fa0e 	bl	800657e <HAL_UART_Transmit_IT>
				break;
 8001162:	e02c      	b.n	80011be <continuaInstruccion+0x17e>
					pos_y = p_rx[1];//recibi la coordenada Y
 8001164:	4b17      	ldr	r3, [pc, #92]	; (80011c4 <continuaInstruccion+0x184>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	785a      	ldrb	r2, [r3, #1]
 800116a:	4b1c      	ldr	r3, [pc, #112]	; (80011dc <continuaInstruccion+0x19c>)
 800116c:	701a      	strb	r2, [r3, #0]
					cmdEsperado = COORD_ANG;
 800116e:	4b16      	ldr	r3, [pc, #88]	; (80011c8 <continuaInstruccion+0x188>)
 8001170:	2208      	movs	r2, #8
 8001172:	701a      	strb	r2, [r3, #0]
					tx[0] = OK_;
 8001174:	4b17      	ldr	r3, [pc, #92]	; (80011d4 <continuaInstruccion+0x194>)
 8001176:	2202      	movs	r2, #2
 8001178:	701a      	strb	r2, [r3, #0]
					tx[3] = '\0';
 800117a:	4b16      	ldr	r3, [pc, #88]	; (80011d4 <continuaInstruccion+0x194>)
 800117c:	2200      	movs	r2, #0
 800117e:	70da      	strb	r2, [r3, #3]
					HAL_UART_Transmit_IT(uart_handler, tx, 4);
 8001180:	4b15      	ldr	r3, [pc, #84]	; (80011d8 <continuaInstruccion+0x198>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2204      	movs	r2, #4
 8001186:	4913      	ldr	r1, [pc, #76]	; (80011d4 <continuaInstruccion+0x194>)
 8001188:	4618      	mov	r0, r3
 800118a:	f005 f9f8 	bl	800657e <HAL_UART_Transmit_IT>
				break;
 800118e:	e016      	b.n	80011be <continuaInstruccion+0x17e>
					pos_ang = p_rx[1];//recibi el angulo
 8001190:	4b0c      	ldr	r3, [pc, #48]	; (80011c4 <continuaInstruccion+0x184>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	785a      	ldrb	r2, [r3, #1]
 8001196:	4b12      	ldr	r3, [pc, #72]	; (80011e0 <continuaInstruccion+0x1a0>)
 8001198:	701a      	strb	r2, [r3, #0]
					cmdEsperado = NO_CMD;
 800119a:	4b0b      	ldr	r3, [pc, #44]	; (80011c8 <continuaInstruccion+0x188>)
 800119c:	2200      	movs	r2, #0
 800119e:	701a      	strb	r2, [r3, #0]
					tx[0] = OK_;
 80011a0:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <continuaInstruccion+0x194>)
 80011a2:	2202      	movs	r2, #2
 80011a4:	701a      	strb	r2, [r3, #0]
					tx[3] = '\0';
 80011a6:	4b0b      	ldr	r3, [pc, #44]	; (80011d4 <continuaInstruccion+0x194>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	70da      	strb	r2, [r3, #3]
					HAL_UART_Transmit_IT(uart_handler, tx, 4);
 80011ac:	4b0a      	ldr	r3, [pc, #40]	; (80011d8 <continuaInstruccion+0x198>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	2204      	movs	r2, #4
 80011b2:	4908      	ldr	r1, [pc, #32]	; (80011d4 <continuaInstruccion+0x194>)
 80011b4:	4618      	mov	r0, r3
 80011b6:	f005 f9e2 	bl	800657e <HAL_UART_Transmit_IT>
				break;
 80011ba:	e000      	b.n	80011be <continuaInstruccion+0x17e>
				break;
 80011bc:	bf00      	nop
		break;
 80011be:	e000      	b.n	80011c2 <continuaInstruccion+0x182>
		break;
 80011c0:	bf00      	nop
	} //end switch cmdActual


} //end continuaInstruccion()
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	20000034 	.word	0x20000034
 80011c8:	20000038 	.word	0x20000038
 80011cc:	20000039 	.word	0x20000039
 80011d0:	2000003a 	.word	0x2000003a
 80011d4:	20000030 	.word	0x20000030
 80011d8:	2000002c 	.word	0x2000002c
 80011dc:	200000bb 	.word	0x200000bb
 80011e0:	200000bc 	.word	0x200000bc
 80011e4:	200000ba 	.word	0x200000ba

080011e8 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 80011ee:	463b      	mov	r3, r7
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80011f6:	4b14      	ldr	r3, [pc, #80]	; (8001248 <MX_DAC_Init+0x60>)
 80011f8:	4a14      	ldr	r2, [pc, #80]	; (800124c <MX_DAC_Init+0x64>)
 80011fa:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80011fc:	4812      	ldr	r0, [pc, #72]	; (8001248 <MX_DAC_Init+0x60>)
 80011fe:	f001 ffaa 	bl	8003156 <HAL_DAC_Init>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001208:	f001 f816 	bl	8002238 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800120c:	2300      	movs	r3, #0
 800120e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001210:	2300      	movs	r3, #0
 8001212:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001214:	463b      	mov	r3, r7
 8001216:	2200      	movs	r2, #0
 8001218:	4619      	mov	r1, r3
 800121a:	480b      	ldr	r0, [pc, #44]	; (8001248 <MX_DAC_Init+0x60>)
 800121c:	f001 ffbd 	bl	800319a <HAL_DAC_ConfigChannel>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001226:	f001 f807 	bl	8002238 <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800122a:	463b      	mov	r3, r7
 800122c:	2210      	movs	r2, #16
 800122e:	4619      	mov	r1, r3
 8001230:	4805      	ldr	r0, [pc, #20]	; (8001248 <MX_DAC_Init+0x60>)
 8001232:	f001 ffb2 	bl	800319a <HAL_DAC_ConfigChannel>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 800123c:	f000 fffc 	bl	8002238 <Error_Handler>
  }

}
 8001240:	bf00      	nop
 8001242:	3708      	adds	r7, #8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	2000003c 	.word	0x2000003c
 800124c:	40007400 	.word	0x40007400

08001250 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b08a      	sub	sp, #40	; 0x28
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	605a      	str	r2, [r3, #4]
 8001262:	609a      	str	r2, [r3, #8]
 8001264:	60da      	str	r2, [r3, #12]
 8001266:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a17      	ldr	r2, [pc, #92]	; (80012cc <HAL_DAC_MspInit+0x7c>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d127      	bne.n	80012c2 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	613b      	str	r3, [r7, #16]
 8001276:	4b16      	ldr	r3, [pc, #88]	; (80012d0 <HAL_DAC_MspInit+0x80>)
 8001278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800127a:	4a15      	ldr	r2, [pc, #84]	; (80012d0 <HAL_DAC_MspInit+0x80>)
 800127c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001280:	6413      	str	r3, [r2, #64]	; 0x40
 8001282:	4b13      	ldr	r3, [pc, #76]	; (80012d0 <HAL_DAC_MspInit+0x80>)
 8001284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001286:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800128a:	613b      	str	r3, [r7, #16]
 800128c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	60fb      	str	r3, [r7, #12]
 8001292:	4b0f      	ldr	r3, [pc, #60]	; (80012d0 <HAL_DAC_MspInit+0x80>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001296:	4a0e      	ldr	r2, [pc, #56]	; (80012d0 <HAL_DAC_MspInit+0x80>)
 8001298:	f043 0301 	orr.w	r3, r3, #1
 800129c:	6313      	str	r3, [r2, #48]	; 0x30
 800129e:	4b0c      	ldr	r3, [pc, #48]	; (80012d0 <HAL_DAC_MspInit+0x80>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80012aa:	2330      	movs	r3, #48	; 0x30
 80012ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012ae:	2303      	movs	r3, #3
 80012b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b2:	2300      	movs	r3, #0
 80012b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	4619      	mov	r1, r3
 80012bc:	4805      	ldr	r0, [pc, #20]	; (80012d4 <HAL_DAC_MspInit+0x84>)
 80012be:	f001 ffdb 	bl	8003278 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 80012c2:	bf00      	nop
 80012c4:	3728      	adds	r7, #40	; 0x28
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	40007400 	.word	0x40007400
 80012d0:	40023800 	.word	0x40023800
 80012d4:	40020000 	.word	0x40020000

080012d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08c      	sub	sp, #48	; 0x30
 80012dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012de:	f107 031c 	add.w	r3, r7, #28
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	605a      	str	r2, [r3, #4]
 80012e8:	609a      	str	r2, [r3, #8]
 80012ea:	60da      	str	r2, [r3, #12]
 80012ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012ee:	2300      	movs	r3, #0
 80012f0:	61bb      	str	r3, [r7, #24]
 80012f2:	4b45      	ldr	r3, [pc, #276]	; (8001408 <MX_GPIO_Init+0x130>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f6:	4a44      	ldr	r2, [pc, #272]	; (8001408 <MX_GPIO_Init+0x130>)
 80012f8:	f043 0320 	orr.w	r3, r3, #32
 80012fc:	6313      	str	r3, [r2, #48]	; 0x30
 80012fe:	4b42      	ldr	r3, [pc, #264]	; (8001408 <MX_GPIO_Init+0x130>)
 8001300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001302:	f003 0320 	and.w	r3, r3, #32
 8001306:	61bb      	str	r3, [r7, #24]
 8001308:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	617b      	str	r3, [r7, #20]
 800130e:	4b3e      	ldr	r3, [pc, #248]	; (8001408 <MX_GPIO_Init+0x130>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001312:	4a3d      	ldr	r2, [pc, #244]	; (8001408 <MX_GPIO_Init+0x130>)
 8001314:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001318:	6313      	str	r3, [r2, #48]	; 0x30
 800131a:	4b3b      	ldr	r3, [pc, #236]	; (8001408 <MX_GPIO_Init+0x130>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001322:	617b      	str	r3, [r7, #20]
 8001324:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001326:	2300      	movs	r3, #0
 8001328:	613b      	str	r3, [r7, #16]
 800132a:	4b37      	ldr	r3, [pc, #220]	; (8001408 <MX_GPIO_Init+0x130>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132e:	4a36      	ldr	r2, [pc, #216]	; (8001408 <MX_GPIO_Init+0x130>)
 8001330:	f043 0301 	orr.w	r3, r3, #1
 8001334:	6313      	str	r3, [r2, #48]	; 0x30
 8001336:	4b34      	ldr	r3, [pc, #208]	; (8001408 <MX_GPIO_Init+0x130>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133a:	f003 0301 	and.w	r3, r3, #1
 800133e:	613b      	str	r3, [r7, #16]
 8001340:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001342:	2300      	movs	r3, #0
 8001344:	60fb      	str	r3, [r7, #12]
 8001346:	4b30      	ldr	r3, [pc, #192]	; (8001408 <MX_GPIO_Init+0x130>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134a:	4a2f      	ldr	r2, [pc, #188]	; (8001408 <MX_GPIO_Init+0x130>)
 800134c:	f043 0308 	orr.w	r3, r3, #8
 8001350:	6313      	str	r3, [r2, #48]	; 0x30
 8001352:	4b2d      	ldr	r3, [pc, #180]	; (8001408 <MX_GPIO_Init+0x130>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001356:	f003 0308 	and.w	r3, r3, #8
 800135a:	60fb      	str	r3, [r7, #12]
 800135c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800135e:	2300      	movs	r3, #0
 8001360:	60bb      	str	r3, [r7, #8]
 8001362:	4b29      	ldr	r3, [pc, #164]	; (8001408 <MX_GPIO_Init+0x130>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	4a28      	ldr	r2, [pc, #160]	; (8001408 <MX_GPIO_Init+0x130>)
 8001368:	f043 0304 	orr.w	r3, r3, #4
 800136c:	6313      	str	r3, [r2, #48]	; 0x30
 800136e:	4b26      	ldr	r3, [pc, #152]	; (8001408 <MX_GPIO_Init+0x130>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001372:	f003 0304 	and.w	r3, r3, #4
 8001376:	60bb      	str	r3, [r7, #8]
 8001378:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	607b      	str	r3, [r7, #4]
 800137e:	4b22      	ldr	r3, [pc, #136]	; (8001408 <MX_GPIO_Init+0x130>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	4a21      	ldr	r2, [pc, #132]	; (8001408 <MX_GPIO_Init+0x130>)
 8001384:	f043 0302 	orr.w	r3, r3, #2
 8001388:	6313      	str	r3, [r2, #48]	; 0x30
 800138a:	4b1f      	ldr	r3, [pc, #124]	; (8001408 <MX_GPIO_Init+0x130>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138e:	f003 0302 	and.w	r3, r3, #2
 8001392:	607b      	str	r3, [r7, #4]
 8001394:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT_in4_Pin|OUT_in3_Pin|OUT_in2_Pin, GPIO_PIN_RESET);
 8001396:	2200      	movs	r2, #0
 8001398:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 800139c:	481b      	ldr	r0, [pc, #108]	; (800140c <MX_GPIO_Init+0x134>)
 800139e:	f002 f92f 	bl	8003600 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_in1_GPIO_Port, OUT_in1_Pin, GPIO_PIN_RESET);
 80013a2:	2200      	movs	r2, #0
 80013a4:	2101      	movs	r1, #1
 80013a6:	481a      	ldr	r0, [pc, #104]	; (8001410 <MX_GPIO_Init+0x138>)
 80013a8:	f002 f92a 	bl	8003600 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = OUT_in4_Pin|OUT_in3_Pin|OUT_in2_Pin;
 80013ac:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80013b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b2:	2301      	movs	r3, #1
 80013b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b6:	2300      	movs	r3, #0
 80013b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ba:	2300      	movs	r3, #0
 80013bc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013be:	f107 031c 	add.w	r3, r7, #28
 80013c2:	4619      	mov	r1, r3
 80013c4:	4811      	ldr	r0, [pc, #68]	; (800140c <MX_GPIO_Init+0x134>)
 80013c6:	f001 ff57 	bl	8003278 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT_in1_Pin;
 80013ca:	2301      	movs	r3, #1
 80013cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ce:	2301      	movs	r3, #1
 80013d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d6:	2300      	movs	r3, #0
 80013d8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OUT_in1_GPIO_Port, &GPIO_InitStruct);
 80013da:	f107 031c 	add.w	r3, r7, #28
 80013de:	4619      	mov	r1, r3
 80013e0:	480b      	ldr	r0, [pc, #44]	; (8001410 <MX_GPIO_Init+0x138>)
 80013e2:	f001 ff49 	bl	8003278 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = IN_sensorL_Pin|IN_sensorR_Pin;
 80013e6:	230a      	movs	r3, #10
 80013e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013ea:	2300      	movs	r3, #0
 80013ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013ee:	2301      	movs	r3, #1
 80013f0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013f2:	f107 031c 	add.w	r3, r7, #28
 80013f6:	4619      	mov	r1, r3
 80013f8:	4805      	ldr	r0, [pc, #20]	; (8001410 <MX_GPIO_Init+0x138>)
 80013fa:	f001 ff3d 	bl	8003278 <HAL_GPIO_Init>

}
 80013fe:	bf00      	nop
 8001400:	3730      	adds	r7, #48	; 0x30
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	40023800 	.word	0x40023800
 800140c:	40020800 	.word	0x40020800
 8001410:	40020c00 	.word	0x40020c00

08001414 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001418:	4b1b      	ldr	r3, [pc, #108]	; (8001488 <MX_I2C1_Init+0x74>)
 800141a:	4a1c      	ldr	r2, [pc, #112]	; (800148c <MX_I2C1_Init+0x78>)
 800141c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800141e:	4b1a      	ldr	r3, [pc, #104]	; (8001488 <MX_I2C1_Init+0x74>)
 8001420:	4a1b      	ldr	r2, [pc, #108]	; (8001490 <MX_I2C1_Init+0x7c>)
 8001422:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001424:	4b18      	ldr	r3, [pc, #96]	; (8001488 <MX_I2C1_Init+0x74>)
 8001426:	2200      	movs	r2, #0
 8001428:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800142a:	4b17      	ldr	r3, [pc, #92]	; (8001488 <MX_I2C1_Init+0x74>)
 800142c:	2200      	movs	r2, #0
 800142e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001430:	4b15      	ldr	r3, [pc, #84]	; (8001488 <MX_I2C1_Init+0x74>)
 8001432:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001436:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001438:	4b13      	ldr	r3, [pc, #76]	; (8001488 <MX_I2C1_Init+0x74>)
 800143a:	2200      	movs	r2, #0
 800143c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800143e:	4b12      	ldr	r3, [pc, #72]	; (8001488 <MX_I2C1_Init+0x74>)
 8001440:	2200      	movs	r2, #0
 8001442:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001444:	4b10      	ldr	r3, [pc, #64]	; (8001488 <MX_I2C1_Init+0x74>)
 8001446:	2200      	movs	r2, #0
 8001448:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800144a:	4b0f      	ldr	r3, [pc, #60]	; (8001488 <MX_I2C1_Init+0x74>)
 800144c:	2200      	movs	r2, #0
 800144e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001450:	480d      	ldr	r0, [pc, #52]	; (8001488 <MX_I2C1_Init+0x74>)
 8001452:	f002 f8ef 	bl	8003634 <HAL_I2C_Init>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800145c:	f000 feec 	bl	8002238 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001460:	2100      	movs	r1, #0
 8001462:	4809      	ldr	r0, [pc, #36]	; (8001488 <MX_I2C1_Init+0x74>)
 8001464:	f003 f8a5 	bl	80045b2 <HAL_I2CEx_ConfigAnalogFilter>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800146e:	f000 fee3 	bl	8002238 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001472:	2100      	movs	r1, #0
 8001474:	4804      	ldr	r0, [pc, #16]	; (8001488 <MX_I2C1_Init+0x74>)
 8001476:	f003 f8d8 	bl	800462a <HAL_I2CEx_ConfigDigitalFilter>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001480:	f000 feda 	bl	8002238 <Error_Handler>
  }

}
 8001484:	bf00      	nop
 8001486:	bd80      	pop	{r7, pc}
 8001488:	20000050 	.word	0x20000050
 800148c:	40005400 	.word	0x40005400
 8001490:	00061a80 	.word	0x00061a80

08001494 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b08a      	sub	sp, #40	; 0x28
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149c:	f107 0314 	add.w	r3, r7, #20
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	605a      	str	r2, [r3, #4]
 80014a6:	609a      	str	r2, [r3, #8]
 80014a8:	60da      	str	r2, [r3, #12]
 80014aa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a19      	ldr	r2, [pc, #100]	; (8001518 <HAL_I2C_MspInit+0x84>)
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d12b      	bne.n	800150e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	613b      	str	r3, [r7, #16]
 80014ba:	4b18      	ldr	r3, [pc, #96]	; (800151c <HAL_I2C_MspInit+0x88>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014be:	4a17      	ldr	r2, [pc, #92]	; (800151c <HAL_I2C_MspInit+0x88>)
 80014c0:	f043 0302 	orr.w	r3, r3, #2
 80014c4:	6313      	str	r3, [r2, #48]	; 0x30
 80014c6:	4b15      	ldr	r3, [pc, #84]	; (800151c <HAL_I2C_MspInit+0x88>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ca:	f003 0302 	and.w	r3, r3, #2
 80014ce:	613b      	str	r3, [r7, #16]
 80014d0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014d2:	23c0      	movs	r3, #192	; 0xc0
 80014d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014d6:	2312      	movs	r3, #18
 80014d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014da:	2301      	movs	r3, #1
 80014dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014de:	2303      	movs	r3, #3
 80014e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014e2:	2304      	movs	r3, #4
 80014e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e6:	f107 0314 	add.w	r3, r7, #20
 80014ea:	4619      	mov	r1, r3
 80014ec:	480c      	ldr	r0, [pc, #48]	; (8001520 <HAL_I2C_MspInit+0x8c>)
 80014ee:	f001 fec3 	bl	8003278 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	60fb      	str	r3, [r7, #12]
 80014f6:	4b09      	ldr	r3, [pc, #36]	; (800151c <HAL_I2C_MspInit+0x88>)
 80014f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fa:	4a08      	ldr	r2, [pc, #32]	; (800151c <HAL_I2C_MspInit+0x88>)
 80014fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001500:	6413      	str	r3, [r2, #64]	; 0x40
 8001502:	4b06      	ldr	r3, [pc, #24]	; (800151c <HAL_I2C_MspInit+0x88>)
 8001504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001506:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800150e:	bf00      	nop
 8001510:	3728      	adds	r7, #40	; 0x28
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	40005400 	.word	0x40005400
 800151c:	40023800 	.word	0x40023800
 8001520:	40020400 	.word	0x40020400

08001524 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001528:	f001 fc6e 	bl	8002e08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800152c:	f000 f8de 	bl	80016ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001530:	f7ff fed2 	bl	80012d8 <MX_GPIO_Init>
  MX_DAC_Init();
 8001534:	f7ff fe58 	bl	80011e8 <MX_DAC_Init>
  MX_TIM2_Init();
 8001538:	f001 f868 	bl	800260c <MX_TIM2_Init>
  MX_TIM3_Init();
 800153c:	f001 f8b8 	bl	80026b0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001540:	f001 f90a 	bl	8002758 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001544:	f001 f988 	bl	8002858 <MX_TIM5_Init>
  MX_UART7_Init();
 8001548:	f001 fbba 	bl	8002cc0 <MX_UART7_Init>
  MX_TIM7_Init();
 800154c:	f001 fa2e 	bl	80029ac <MX_TIM7_Init>
  MX_I2C1_Init();
 8001550:	f7ff ff60 	bl	8001414 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim7); //desborda cada 10 ms.
 8001554:	4855      	ldr	r0, [pc, #340]	; (80016ac <main+0x188>)
 8001556:	f003 fdd4 	bl	8005102 <HAL_TIM_Base_Start_IT>

  HAL_TIM_Base_Start(&htim2); //encoder R.
 800155a:	4855      	ldr	r0, [pc, #340]	; (80016b0 <main+0x18c>)
 800155c:	f003 fdad 	bl	80050ba <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim3); //encoder L.
 8001560:	4854      	ldr	r0, [pc, #336]	; (80016b4 <main+0x190>)
 8001562:	f003 fdaa 	bl	80050ba <HAL_TIM_Base_Start>

  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1); //rueda izquierda.
 8001566:	2100      	movs	r1, #0
 8001568:	4853      	ldr	r0, [pc, #332]	; (80016b8 <main+0x194>)
 800156a:	f003 fe23 	bl	80051b4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2); //rueda derecha.
 800156e:	2104      	movs	r1, #4
 8001570:	4851      	ldr	r0, [pc, #324]	; (80016b8 <main+0x194>)
 8001572:	f003 fe1f 	bl	80051b4 <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start(&htim5); //control del SR-04.
 8001576:	4851      	ldr	r0, [pc, #324]	; (80016bc <main+0x198>)
 8001578:	f003 fd9f 	bl	80050ba <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1); //para el pulso del trigger.
 800157c:	2100      	movs	r1, #0
 800157e:	484f      	ldr	r0, [pc, #316]	; (80016bc <main+0x198>)
 8001580:	f003 fe18 	bl	80051b4 <HAL_TIM_PWM_Start>
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_3); //para capturar el eco (flanco ascendente).
 8001584:	2108      	movs	r1, #8
 8001586:	484d      	ldr	r0, [pc, #308]	; (80016bc <main+0x198>)
 8001588:	f003 fe88 	bl	800529c <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_4); //para capturar el eco (flanco descendente).
 800158c:	210c      	movs	r1, #12
 800158e:	484b      	ldr	r0, [pc, #300]	; (80016bc <main+0x198>)
 8001590:	f003 fe84 	bl	800529c <HAL_TIM_IC_Start_IT>

  mpu9265_Init(&hi2c1);
 8001594:	484a      	ldr	r0, [pc, #296]	; (80016c0 <main+0x19c>)
 8001596:	f000 fe57 	bl	8002248 <mpu9265_Init>


  HAL_UART_Receive(&huart7, rxUart, 4, 500);
 800159a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800159e:	2204      	movs	r2, #4
 80015a0:	4948      	ldr	r1, [pc, #288]	; (80016c4 <main+0x1a0>)
 80015a2:	4849      	ldr	r0, [pc, #292]	; (80016c8 <main+0x1a4>)
 80015a4:	f004 ff45 	bl	8006432 <HAL_UART_Receive>

  if (rxUart[0] == HOLA){
 80015a8:	4b46      	ldr	r3, [pc, #280]	; (80016c4 <main+0x1a0>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d11d      	bne.n	80015ec <main+0xc8>

	  if (!rxUart[3]){
 80015b0:	4b44      	ldr	r3, [pc, #272]	; (80016c4 <main+0x1a0>)
 80015b2:	78db      	ldrb	r3, [r3, #3]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d10b      	bne.n	80015d0 <main+0xac>
		  txUart[0] = CMD_ERROR;
 80015b8:	4b44      	ldr	r3, [pc, #272]	; (80016cc <main+0x1a8>)
 80015ba:	2204      	movs	r2, #4
 80015bc:	701a      	strb	r2, [r3, #0]
		  txUart[3] = '\0';
 80015be:	4b43      	ldr	r3, [pc, #268]	; (80016cc <main+0x1a8>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	70da      	strb	r2, [r3, #3]
		  HAL_UART_Transmit_IT(&huart7, txUart, 4);
 80015c4:	2204      	movs	r2, #4
 80015c6:	4941      	ldr	r1, [pc, #260]	; (80016cc <main+0x1a8>)
 80015c8:	483f      	ldr	r0, [pc, #252]	; (80016c8 <main+0x1a4>)
 80015ca:	f004 ffd8 	bl	800657e <HAL_UART_Transmit_IT>
 80015ce:	e00d      	b.n	80015ec <main+0xc8>
	  } else {
		  esp01Presente = 1;
 80015d0:	4b3f      	ldr	r3, [pc, #252]	; (80016d0 <main+0x1ac>)
 80015d2:	2201      	movs	r2, #1
 80015d4:	701a      	strb	r2, [r3, #0]
		  txUart[0] = HOLA;
 80015d6:	4b3d      	ldr	r3, [pc, #244]	; (80016cc <main+0x1a8>)
 80015d8:	2201      	movs	r2, #1
 80015da:	701a      	strb	r2, [r3, #0]
		  txUart[3] = '\0';
 80015dc:	4b3b      	ldr	r3, [pc, #236]	; (80016cc <main+0x1a8>)
 80015de:	2200      	movs	r2, #0
 80015e0:	70da      	strb	r2, [r3, #3]
		  HAL_UART_Transmit_IT(&huart7, txUart, 4);
 80015e2:	2204      	movs	r2, #4
 80015e4:	4939      	ldr	r1, [pc, #228]	; (80016cc <main+0x1a8>)
 80015e6:	4838      	ldr	r0, [pc, #224]	; (80016c8 <main+0x1a4>)
 80015e8:	f004 ffc9 	bl	800657e <HAL_UART_Transmit_IT>
	  }

  }

  init_controlRxTx (&huart7);
 80015ec:	4836      	ldr	r0, [pc, #216]	; (80016c8 <main+0x1a4>)
 80015ee:	f7ff fb9d 	bl	8000d2c <init_controlRxTx>

  HAL_UART_Receive_IT(&huart7, rxUart, 4);
 80015f2:	2204      	movs	r2, #4
 80015f4:	4933      	ldr	r1, [pc, #204]	; (80016c4 <main+0x1a0>)
 80015f6:	4834      	ldr	r0, [pc, #208]	; (80016c8 <main+0x1a4>)
 80015f8:	f005 f806 	bl	8006608 <HAL_UART_Receive_IT>

  if (!esp01Presente) {
 80015fc:	4b34      	ldr	r3, [pc, #208]	; (80016d0 <main+0x1ac>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d103      	bne.n	800160c <main+0xe8>
	  modoFuncionamiento = AUTOMATICO;
 8001604:	4b33      	ldr	r3, [pc, #204]	; (80016d4 <main+0x1b0>)
 8001606:	2200      	movs	r2, #0
 8001608:	701a      	strb	r2, [r3, #0]
 800160a:	e002      	b.n	8001612 <main+0xee>
  }else{
	  modoFuncionamiento = MANUAL;
 800160c:	4b31      	ldr	r3, [pc, #196]	; (80016d4 <main+0x1b0>)
 800160e:	2201      	movs	r2, #1
 8001610:	701a      	strb	r2, [r3, #0]
		  }
	  }
	  last_button = read_button;
	  */

	  if (flag_cmd != 0){
 8001612:	4b31      	ldr	r3, [pc, #196]	; (80016d8 <main+0x1b4>)
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d005      	beq.n	8001626 <main+0x102>
//		  check_rxUart();
		  controlRxTxUART(rxUart);
 800161a:	482a      	ldr	r0, [pc, #168]	; (80016c4 <main+0x1a0>)
 800161c:	f7ff fb96 	bl	8000d4c <controlRxTxUART>
		  flag_cmd = 0;
 8001620:	4b2d      	ldr	r3, [pc, #180]	; (80016d8 <main+0x1b4>)
 8001622:	2200      	movs	r2, #0
 8001624:	701a      	strb	r2, [r3, #0]
	  }

	  SR_04();
 8001626:	f000 f92b 	bl	8001880 <SR_04>
	  sensores();
 800162a:	f000 f96f 	bl	800190c <sensores>
	  modo_funcionamiento();
 800162e:	f000 fded 	bl	800220c <modo_funcionamiento>

	  if (desbordeTIM7 > 21){
 8001632:	4b2a      	ldr	r3, [pc, #168]	; (80016dc <main+0x1b8>)
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	2b15      	cmp	r3, #21
 8001638:	d90a      	bls.n	8001650 <main+0x12c>
		  flag_encoders = 1;
 800163a:	4b29      	ldr	r3, [pc, #164]	; (80016e0 <main+0x1bc>)
 800163c:	2201      	movs	r2, #1
 800163e:	701a      	strb	r2, [r3, #0]
		  desbordeTIM7 = 0;
 8001640:	4b26      	ldr	r3, [pc, #152]	; (80016dc <main+0x1b8>)
 8001642:	2200      	movs	r2, #0
 8001644:	701a      	strb	r2, [r3, #0]

		  TRIG_SR04;
 8001646:	4b1d      	ldr	r3, [pc, #116]	; (80016bc <main+0x198>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f06f 020a 	mvn.w	r2, #10
 800164e:	625a      	str	r2, [r3, #36]	; 0x24
	  }

	  if (desbordeTIM7 != 0){
 8001650:	4b22      	ldr	r3, [pc, #136]	; (80016dc <main+0x1b8>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d0dc      	beq.n	8001612 <main+0xee>
		  periodo_Encoder += desbordeTIM7;
 8001658:	4b22      	ldr	r3, [pc, #136]	; (80016e4 <main+0x1c0>)
 800165a:	781a      	ldrb	r2, [r3, #0]
 800165c:	4b1f      	ldr	r3, [pc, #124]	; (80016dc <main+0x1b8>)
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	4413      	add	r3, r2
 8001662:	b2da      	uxtb	r2, r3
 8001664:	4b1f      	ldr	r3, [pc, #124]	; (80016e4 <main+0x1c0>)
 8001666:	701a      	strb	r2, [r3, #0]
		  periodo_SR04 += desbordeTIM7;
 8001668:	4b1f      	ldr	r3, [pc, #124]	; (80016e8 <main+0x1c4>)
 800166a:	781a      	ldrb	r2, [r3, #0]
 800166c:	4b1b      	ldr	r3, [pc, #108]	; (80016dc <main+0x1b8>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	4413      	add	r3, r2
 8001672:	b2da      	uxtb	r2, r3
 8001674:	4b1c      	ldr	r3, [pc, #112]	; (80016e8 <main+0x1c4>)
 8001676:	701a      	strb	r2, [r3, #0]
		  desbordeTIM7 = 0;
 8001678:	4b18      	ldr	r3, [pc, #96]	; (80016dc <main+0x1b8>)
 800167a:	2200      	movs	r2, #0
 800167c:	701a      	strb	r2, [r3, #0]
		  if (periodo_Encoder > 21){ // en 10 * ms
 800167e:	4b19      	ldr	r3, [pc, #100]	; (80016e4 <main+0x1c0>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	2b15      	cmp	r3, #21
 8001684:	d905      	bls.n	8001692 <main+0x16e>
			  flag_encoders = 1;
 8001686:	4b16      	ldr	r3, [pc, #88]	; (80016e0 <main+0x1bc>)
 8001688:	2201      	movs	r2, #1
 800168a:	701a      	strb	r2, [r3, #0]
			  periodo_Encoder = 0;
 800168c:	4b15      	ldr	r3, [pc, #84]	; (80016e4 <main+0x1c0>)
 800168e:	2200      	movs	r2, #0
 8001690:	701a      	strb	r2, [r3, #0]
		  }
		  if (periodo_SR04 > 21){
 8001692:	4b15      	ldr	r3, [pc, #84]	; (80016e8 <main+0x1c4>)
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	2b15      	cmp	r3, #21
 8001698:	d9bb      	bls.n	8001612 <main+0xee>
			  TRIG_SR04;
 800169a:	4b08      	ldr	r3, [pc, #32]	; (80016bc <main+0x198>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f06f 020a 	mvn.w	r2, #10
 80016a2:	625a      	str	r2, [r3, #36]	; 0x24
			  periodo_SR04 = 0;
 80016a4:	4b10      	ldr	r3, [pc, #64]	; (80016e8 <main+0x1c4>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	701a      	strb	r2, [r3, #0]
	  if (flag_cmd != 0){
 80016aa:	e7b2      	b.n	8001612 <main+0xee>
 80016ac:	200001f0 	.word	0x200001f0
 80016b0:	200000f0 	.word	0x200000f0
 80016b4:	20000130 	.word	0x20000130
 80016b8:	20000170 	.word	0x20000170
 80016bc:	200001b0 	.word	0x200001b0
 80016c0:	20000050 	.word	0x20000050
 80016c4:	200000a4 	.word	0x200000a4
 80016c8:	20000230 	.word	0x20000230
 80016cc:	200000ac 	.word	0x200000ac
 80016d0:	200000b0 	.word	0x200000b0
 80016d4:	20000000 	.word	0x20000000
 80016d8:	200000a8 	.word	0x200000a8
 80016dc:	200000c1 	.word	0x200000c1
 80016e0:	200000d6 	.word	0x200000d6
 80016e4:	200000c2 	.word	0x200000c2
 80016e8:	200000c3 	.word	0x200000c3

080016ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b094      	sub	sp, #80	; 0x50
 80016f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016f2:	f107 0320 	add.w	r3, r7, #32
 80016f6:	2230      	movs	r2, #48	; 0x30
 80016f8:	2100      	movs	r1, #0
 80016fa:	4618      	mov	r0, r3
 80016fc:	f005 ff4c 	bl	8007598 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001700:	f107 030c 	add.w	r3, r7, #12
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	609a      	str	r2, [r3, #8]
 800170c:	60da      	str	r2, [r3, #12]
 800170e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001710:	2300      	movs	r3, #0
 8001712:	60bb      	str	r3, [r7, #8]
 8001714:	4b2c      	ldr	r3, [pc, #176]	; (80017c8 <SystemClock_Config+0xdc>)
 8001716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001718:	4a2b      	ldr	r2, [pc, #172]	; (80017c8 <SystemClock_Config+0xdc>)
 800171a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800171e:	6413      	str	r3, [r2, #64]	; 0x40
 8001720:	4b29      	ldr	r3, [pc, #164]	; (80017c8 <SystemClock_Config+0xdc>)
 8001722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001724:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001728:	60bb      	str	r3, [r7, #8]
 800172a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800172c:	2300      	movs	r3, #0
 800172e:	607b      	str	r3, [r7, #4]
 8001730:	4b26      	ldr	r3, [pc, #152]	; (80017cc <SystemClock_Config+0xe0>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a25      	ldr	r2, [pc, #148]	; (80017cc <SystemClock_Config+0xe0>)
 8001736:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800173a:	6013      	str	r3, [r2, #0]
 800173c:	4b23      	ldr	r3, [pc, #140]	; (80017cc <SystemClock_Config+0xe0>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001744:	607b      	str	r3, [r7, #4]
 8001746:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001748:	2309      	movs	r3, #9
 800174a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800174c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001750:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001752:	2301      	movs	r3, #1
 8001754:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001756:	2302      	movs	r3, #2
 8001758:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800175a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800175e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001760:	2304      	movs	r3, #4
 8001762:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001764:	23b4      	movs	r3, #180	; 0xb4
 8001766:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001768:	2302      	movs	r3, #2
 800176a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800176c:	2304      	movs	r3, #4
 800176e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001770:	f107 0320 	add.w	r3, r7, #32
 8001774:	4618      	mov	r0, r3
 8001776:	f002 ffe7 	bl	8004748 <HAL_RCC_OscConfig>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001780:	f000 fd5a 	bl	8002238 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001784:	f002 ff90 	bl	80046a8 <HAL_PWREx_EnableOverDrive>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800178e:	f000 fd53 	bl	8002238 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001792:	230f      	movs	r3, #15
 8001794:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001796:	2302      	movs	r3, #2
 8001798:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800179a:	2300      	movs	r3, #0
 800179c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800179e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80017a2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017a8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80017aa:	f107 030c 	add.w	r3, r7, #12
 80017ae:	2105      	movs	r1, #5
 80017b0:	4618      	mov	r0, r3
 80017b2:	f003 fa37 	bl	8004c24 <HAL_RCC_ClockConfig>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80017bc:	f000 fd3c 	bl	8002238 <Error_Handler>
  }
}
 80017c0:	bf00      	nop
 80017c2:	3750      	adds	r7, #80	; 0x50
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	40023800 	.word	0x40023800
 80017cc:	40007000 	.word	0x40007000

080017d0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
	if (htim->Instance==TIM7){
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a07      	ldr	r2, [pc, #28]	; (80017fc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d105      	bne.n	80017ee <HAL_TIM_PeriodElapsedCallback+0x1e>
		desbordeTIM7++;
 80017e2:	4b07      	ldr	r3, [pc, #28]	; (8001800 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	3301      	adds	r3, #1
 80017e8:	b2da      	uxtb	r2, r3
 80017ea:	4b05      	ldr	r3, [pc, #20]	; (8001800 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80017ec:	701a      	strb	r2, [r3, #0]
	}
}
 80017ee:	bf00      	nop
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	40001400 	.word	0x40001400
 8001800:	200000c1 	.word	0x200000c1

08001804 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3){
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	7f1b      	ldrb	r3, [r3, #28]
 8001810:	2b04      	cmp	r3, #4
 8001812:	d10a      	bne.n	800182a <HAL_TIM_IC_CaptureCallback+0x26>
		ic1 = htim->Instance->CCR3;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800181a:	4a0e      	ldr	r2, [pc, #56]	; (8001854 <HAL_TIM_IC_CaptureCallback+0x50>)
 800181c:	6013      	str	r3, [r2, #0]
		flancoEco++;
 800181e:	4b0e      	ldr	r3, [pc, #56]	; (8001858 <HAL_TIM_IC_CaptureCallback+0x54>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	3301      	adds	r3, #1
 8001824:	b2da      	uxtb	r2, r3
 8001826:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <HAL_TIM_IC_CaptureCallback+0x54>)
 8001828:	701a      	strb	r2, [r3, #0]
	}

	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4){
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	7f1b      	ldrb	r3, [r3, #28]
 800182e:	2b08      	cmp	r3, #8
 8001830:	d10a      	bne.n	8001848 <HAL_TIM_IC_CaptureCallback+0x44>
		ic2 = htim->Instance->CCR4;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001838:	4a08      	ldr	r2, [pc, #32]	; (800185c <HAL_TIM_IC_CaptureCallback+0x58>)
 800183a:	6013      	str	r3, [r2, #0]
		flancoEco++;
 800183c:	4b06      	ldr	r3, [pc, #24]	; (8001858 <HAL_TIM_IC_CaptureCallback+0x54>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	3301      	adds	r3, #1
 8001842:	b2da      	uxtb	r2, r3
 8001844:	4b04      	ldr	r3, [pc, #16]	; (8001858 <HAL_TIM_IC_CaptureCallback+0x54>)
 8001846:	701a      	strb	r2, [r3, #0]
	}
}
 8001848:	bf00      	nop
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr
 8001854:	200000c4 	.word	0x200000c4
 8001858:	200000cc 	.word	0x200000cc
 800185c:	200000c8 	.word	0x200000c8

08001860 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
	flag_cmd = 1;
 8001868:	4b04      	ldr	r3, [pc, #16]	; (800187c <HAL_UART_RxCpltCallback+0x1c>)
 800186a:	2201      	movs	r2, #1
 800186c:	701a      	strb	r2, [r3, #0]
}
 800186e:	bf00      	nop
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	200000a8 	.word	0x200000a8

08001880 <SR_04>:


void SR_04 (void){
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0

	switch (flancoEco){
 8001884:	4b1b      	ldr	r3, [pc, #108]	; (80018f4 <SR_04+0x74>)
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	2b01      	cmp	r3, #1
 800188a:	dc02      	bgt.n	8001892 <SR_04+0x12>
 800188c:	2b00      	cmp	r3, #0
 800188e:	da2c      	bge.n	80018ea <SR_04+0x6a>
 8001890:	e027      	b.n	80018e2 <SR_04+0x62>
 8001892:	2b02      	cmp	r3, #2
 8001894:	d125      	bne.n	80018e2 <SR_04+0x62>
		case 0:
		case 1:
			return;
		case 2:
			cuentaPulsos = (int32_t)(ic2 - ic1);
 8001896:	4b18      	ldr	r3, [pc, #96]	; (80018f8 <SR_04+0x78>)
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	4b18      	ldr	r3, [pc, #96]	; (80018fc <SR_04+0x7c>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	461a      	mov	r2, r3
 80018a2:	4b17      	ldr	r3, [pc, #92]	; (8001900 <SR_04+0x80>)
 80018a4:	601a      	str	r2, [r3, #0]
			if (cuentaPulsos < 23310){
 80018a6:	4b16      	ldr	r3, [pc, #88]	; (8001900 <SR_04+0x80>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f645 320d 	movw	r2, #23309	; 0x5b0d
 80018ae:	4293      	cmp	r3, r2
 80018b0:	dc0f      	bgt.n	80018d2 <SR_04+0x52>
				distanciaSR04 = cuentaPulsos * 34 / 2000;
 80018b2:	4b13      	ldr	r3, [pc, #76]	; (8001900 <SR_04+0x80>)
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	4613      	mov	r3, r2
 80018b8:	011b      	lsls	r3, r3, #4
 80018ba:	4413      	add	r3, r2
 80018bc:	005b      	lsls	r3, r3, #1
 80018be:	4a11      	ldr	r2, [pc, #68]	; (8001904 <SR_04+0x84>)
 80018c0:	fb82 1203 	smull	r1, r2, r2, r3
 80018c4:	11d2      	asrs	r2, r2, #7
 80018c6:	17db      	asrs	r3, r3, #31
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	b29a      	uxth	r2, r3
 80018cc:	4b0e      	ldr	r3, [pc, #56]	; (8001908 <SR_04+0x88>)
 80018ce:	801a      	strh	r2, [r3, #0]
 80018d0:	e003      	b.n	80018da <SR_04+0x5a>
			}else{
				distanciaSR04 = 400;
 80018d2:	4b0d      	ldr	r3, [pc, #52]	; (8001908 <SR_04+0x88>)
 80018d4:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80018d8:	801a      	strh	r2, [r3, #0]
			}
			flancoEco = 0;
 80018da:	4b06      	ldr	r3, [pc, #24]	; (80018f4 <SR_04+0x74>)
 80018dc:	2200      	movs	r2, #0
 80018de:	701a      	strb	r2, [r3, #0]
		break;
 80018e0:	e004      	b.n	80018ec <SR_04+0x6c>
		default:
			flancoEco = 0;
 80018e2:	4b04      	ldr	r3, [pc, #16]	; (80018f4 <SR_04+0x74>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	701a      	strb	r2, [r3, #0]
		break;
 80018e8:	e000      	b.n	80018ec <SR_04+0x6c>
			return;
 80018ea:	bf00      	nop
	} //end switch flancoEco

} //end SR_04()
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	200000cc 	.word	0x200000cc
 80018f8:	200000c8 	.word	0x200000c8
 80018fc:	200000c4 	.word	0x200000c4
 8001900:	200000d0 	.word	0x200000d0
 8001904:	10624dd3 	.word	0x10624dd3
 8001908:	200000d4 	.word	0x200000d4

0800190c <sensores>:

void sensores (void){
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
	//sensores_dist = SI << 2 | SF << 1 | SD (logica negativa)
	SI = (HAL_GPIO_ReadPin(IN_sensorL_GPIO_Port, IN_sensorL_Pin)) ;
 8001910:	2102      	movs	r1, #2
 8001912:	4817      	ldr	r0, [pc, #92]	; (8001970 <sensores+0x64>)
 8001914:	f001 fe5c 	bl	80035d0 <HAL_GPIO_ReadPin>
 8001918:	4603      	mov	r3, r0
 800191a:	461a      	mov	r2, r3
 800191c:	4b15      	ldr	r3, [pc, #84]	; (8001974 <sensores+0x68>)
 800191e:	701a      	strb	r2, [r3, #0]
	SD = HAL_GPIO_ReadPin(IN_sensorR_GPIO_Port, IN_sensorR_Pin);
 8001920:	2108      	movs	r1, #8
 8001922:	4813      	ldr	r0, [pc, #76]	; (8001970 <sensores+0x64>)
 8001924:	f001 fe54 	bl	80035d0 <HAL_GPIO_ReadPin>
 8001928:	4603      	mov	r3, r0
 800192a:	461a      	mov	r2, r3
 800192c:	4b12      	ldr	r3, [pc, #72]	; (8001978 <sensores+0x6c>)
 800192e:	701a      	strb	r2, [r3, #0]
	if (distanciaSR04 < 25) SF = 0; else SF = 1;
 8001930:	4b12      	ldr	r3, [pc, #72]	; (800197c <sensores+0x70>)
 8001932:	881b      	ldrh	r3, [r3, #0]
 8001934:	2b18      	cmp	r3, #24
 8001936:	d803      	bhi.n	8001940 <sensores+0x34>
 8001938:	4b11      	ldr	r3, [pc, #68]	; (8001980 <sensores+0x74>)
 800193a:	2200      	movs	r2, #0
 800193c:	701a      	strb	r2, [r3, #0]
 800193e:	e002      	b.n	8001946 <sensores+0x3a>
 8001940:	4b0f      	ldr	r3, [pc, #60]	; (8001980 <sensores+0x74>)
 8001942:	2201      	movs	r2, #1
 8001944:	701a      	strb	r2, [r3, #0]

	sensores_dist = SI << 2 | SF << 1 | SD;
 8001946:	4b0b      	ldr	r3, [pc, #44]	; (8001974 <sensores+0x68>)
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	b25a      	sxtb	r2, r3
 800194e:	4b0c      	ldr	r3, [pc, #48]	; (8001980 <sensores+0x74>)
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	b25b      	sxtb	r3, r3
 8001956:	4313      	orrs	r3, r2
 8001958:	b25a      	sxtb	r2, r3
 800195a:	4b07      	ldr	r3, [pc, #28]	; (8001978 <sensores+0x6c>)
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	b25b      	sxtb	r3, r3
 8001960:	4313      	orrs	r3, r2
 8001962:	b25b      	sxtb	r3, r3
 8001964:	b2da      	uxtb	r2, r3
 8001966:	4b07      	ldr	r3, [pc, #28]	; (8001984 <sensores+0x78>)
 8001968:	701a      	strb	r2, [r3, #0]
} //end sensores()
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40020c00 	.word	0x40020c00
 8001974:	200000bd 	.word	0x200000bd
 8001978:	200000bf 	.word	0x200000bf
 800197c:	200000d4 	.word	0x200000d4
 8001980:	200000be 	.word	0x200000be
 8001984:	200000c0 	.word	0x200000c0

08001988 <movimientoLibre>:
	velLFinal = abs(vl);
	velRFinal = abs(vr);

} //end velocidades()

void movimientoLibre (void){
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0

	if (avance_cant != 0) avance_cant = 0;
 800198c:	4bb7      	ldr	r3, [pc, #732]	; (8001c6c <movimientoLibre+0x2e4>)
 800198e:	881b      	ldrh	r3, [r3, #0]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d002      	beq.n	800199a <movimientoLibre+0x12>
 8001994:	4bb5      	ldr	r3, [pc, #724]	; (8001c6c <movimientoLibre+0x2e4>)
 8001996:	2200      	movs	r2, #0
 8001998:	801a      	strh	r2, [r3, #0]
	if (retroceso_cant != 0) retroceso_cant = 0;
 800199a:	4bb5      	ldr	r3, [pc, #724]	; (8001c70 <movimientoLibre+0x2e8>)
 800199c:	881b      	ldrh	r3, [r3, #0]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d002      	beq.n	80019a8 <movimientoLibre+0x20>
 80019a2:	4bb3      	ldr	r3, [pc, #716]	; (8001c70 <movimientoLibre+0x2e8>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	801a      	strh	r2, [r3, #0]
	if (giroIzq_cant != 0) giroIzq_cant = 0;
 80019a8:	4bb2      	ldr	r3, [pc, #712]	; (8001c74 <movimientoLibre+0x2ec>)
 80019aa:	881b      	ldrh	r3, [r3, #0]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d002      	beq.n	80019b6 <movimientoLibre+0x2e>
 80019b0:	4bb0      	ldr	r3, [pc, #704]	; (8001c74 <movimientoLibre+0x2ec>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	801a      	strh	r2, [r3, #0]
	if (giroDer_cant != 0) giroDer_cant = 0;
 80019b6:	4bb0      	ldr	r3, [pc, #704]	; (8001c78 <movimientoLibre+0x2f0>)
 80019b8:	881b      	ldrh	r3, [r3, #0]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d002      	beq.n	80019c4 <movimientoLibre+0x3c>
 80019be:	4bae      	ldr	r3, [pc, #696]	; (8001c78 <movimientoLibre+0x2f0>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	801a      	strh	r2, [r3, #0]

	switch (status_movimiento) {
 80019c4:	4bad      	ldr	r3, [pc, #692]	; (8001c7c <movimientoLibre+0x2f4>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	2b06      	cmp	r3, #6
 80019ca:	f200 8171 	bhi.w	8001cb0 <movimientoLibre+0x328>
 80019ce:	a201      	add	r2, pc, #4	; (adr r2, 80019d4 <movimientoLibre+0x4c>)
 80019d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019d4:	080019f1 	.word	0x080019f1
 80019d8:	08001a39 	.word	0x08001a39
 80019dc:	08001b71 	.word	0x08001b71
 80019e0:	08001ac1 	.word	0x08001ac1
 80019e4:	08001b19 	.word	0x08001b19
 80019e8:	08001bb3 	.word	0x08001bb3
 80019ec:	08001c1d 	.word	0x08001c1d
		case QUIETO:

			HAL_GPIO_WritePin(OUT_in1_GPIO_Port, OUT_in1_Pin, 0);
 80019f0:	2200      	movs	r2, #0
 80019f2:	2101      	movs	r1, #1
 80019f4:	48a2      	ldr	r0, [pc, #648]	; (8001c80 <movimientoLibre+0x2f8>)
 80019f6:	f001 fe03 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 0);
 80019fa:	2200      	movs	r2, #0
 80019fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a00:	48a0      	ldr	r0, [pc, #640]	; (8001c84 <movimientoLibre+0x2fc>)
 8001a02:	f001 fdfd 	bl	8003600 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 0);
 8001a06:	2200      	movs	r2, #0
 8001a08:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a0c:	489d      	ldr	r0, [pc, #628]	; (8001c84 <movimientoLibre+0x2fc>)
 8001a0e:	f001 fdf7 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 0);
 8001a12:	2200      	movs	r2, #0
 8001a14:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a18:	489a      	ldr	r0, [pc, #616]	; (8001c84 <movimientoLibre+0x2fc>)
 8001a1a:	f001 fdf1 	bl	8003600 <HAL_GPIO_WritePin>

			velL = 0;
 8001a1e:	4b9a      	ldr	r3, [pc, #616]	; (8001c88 <movimientoLibre+0x300>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	701a      	strb	r2, [r3, #0]
			velR = 0;
 8001a24:	4b99      	ldr	r3, [pc, #612]	; (8001c8c <movimientoLibre+0x304>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	701a      	strb	r2, [r3, #0]
			periodo_Encoder = 0;
 8001a2a:	4b99      	ldr	r3, [pc, #612]	; (8001c90 <movimientoLibre+0x308>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	701a      	strb	r2, [r3, #0]

			status_movimiento = AVANZANDO;
 8001a30:	4b92      	ldr	r3, [pc, #584]	; (8001c7c <movimientoLibre+0x2f4>)
 8001a32:	2201      	movs	r2, #1
 8001a34:	701a      	strb	r2, [r3, #0]
		break;
 8001a36:	e13c      	b.n	8001cb2 <movimientoLibre+0x32a>
		case AVANZANDO:

			HAL_GPIO_WritePin(OUT_in1_GPIO_Port, OUT_in1_Pin, 1);
 8001a38:	2201      	movs	r2, #1
 8001a3a:	2101      	movs	r1, #1
 8001a3c:	4890      	ldr	r0, [pc, #576]	; (8001c80 <movimientoLibre+0x2f8>)
 8001a3e:	f001 fddf 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 1);
 8001a42:	2201      	movs	r2, #1
 8001a44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a48:	488e      	ldr	r0, [pc, #568]	; (8001c84 <movimientoLibre+0x2fc>)
 8001a4a:	f001 fdd9 	bl	8003600 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 0);
 8001a4e:	2200      	movs	r2, #0
 8001a50:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a54:	488b      	ldr	r0, [pc, #556]	; (8001c84 <movimientoLibre+0x2fc>)
 8001a56:	f001 fdd3 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 0);
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a60:	4888      	ldr	r0, [pc, #544]	; (8001c84 <movimientoLibre+0x2fc>)
 8001a62:	f001 fdcd 	bl	8003600 <HAL_GPIO_WritePin>

			velL = 5;
 8001a66:	4b88      	ldr	r3, [pc, #544]	; (8001c88 <movimientoLibre+0x300>)
 8001a68:	2205      	movs	r2, #5
 8001a6a:	701a      	strb	r2, [r3, #0]
			velR = 5;
 8001a6c:	4b87      	ldr	r3, [pc, #540]	; (8001c8c <movimientoLibre+0x304>)
 8001a6e:	2205      	movs	r2, #5
 8001a70:	701a      	strb	r2, [r3, #0]

			switch (sensores_dist) {
 8001a72:	4b88      	ldr	r3, [pc, #544]	; (8001c94 <movimientoLibre+0x30c>)
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	2b06      	cmp	r3, #6
 8001a78:	d820      	bhi.n	8001abc <movimientoLibre+0x134>
 8001a7a:	a201      	add	r2, pc, #4	; (adr r2, 8001a80 <movimientoLibre+0xf8>)
 8001a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a80:	08001aa5 	.word	0x08001aa5
 8001a84:	08001ab5 	.word	0x08001ab5
 8001a88:	08001abd 	.word	0x08001abd
 8001a8c:	08001aad 	.word	0x08001aad
 8001a90:	08001aa5 	.word	0x08001aa5
 8001a94:	08001aa5 	.word	0x08001aa5
 8001a98:	08001a9d 	.word	0x08001a9d
				case 0b110:
					//agregado para prueba
					//status_movimiento = PIVOTE_IZQ_AVAN;
					status_movimiento = ROTANDO_IZQ;
 8001a9c:	4b77      	ldr	r3, [pc, #476]	; (8001c7c <movimientoLibre+0x2f4>)
 8001a9e:	2203      	movs	r2, #3
 8001aa0:	701a      	strb	r2, [r3, #0]

				break;
 8001aa2:	e00c      	b.n	8001abe <movimientoLibre+0x136>
				case 0b101:
				case 0b100:
				case 0b000:
					status_movimiento = ROTANDO_IZQ;
 8001aa4:	4b75      	ldr	r3, [pc, #468]	; (8001c7c <movimientoLibre+0x2f4>)
 8001aa6:	2203      	movs	r2, #3
 8001aa8:	701a      	strb	r2, [r3, #0]
				break;
 8001aaa:	e008      	b.n	8001abe <movimientoLibre+0x136>
				case 0b011:
					//agregado para prueba
					//status_movimiento = PIVOTE_DER_AVAN;
					status_movimiento = ROTANDO_DER;
 8001aac:	4b73      	ldr	r3, [pc, #460]	; (8001c7c <movimientoLibre+0x2f4>)
 8001aae:	2204      	movs	r2, #4
 8001ab0:	701a      	strb	r2, [r3, #0]
				break;
 8001ab2:	e004      	b.n	8001abe <movimientoLibre+0x136>
				case 0b001:
					status_movimiento = ROTANDO_DER;
 8001ab4:	4b71      	ldr	r3, [pc, #452]	; (8001c7c <movimientoLibre+0x2f4>)
 8001ab6:	2204      	movs	r2, #4
 8001ab8:	701a      	strb	r2, [r3, #0]
				break;
 8001aba:	e000      	b.n	8001abe <movimientoLibre+0x136>
				default:
				break;
 8001abc:	bf00      	nop
			} //end switch sensores_dist

		break;
 8001abe:	e0f8      	b.n	8001cb2 <movimientoLibre+0x32a>
		case ROTANDO_IZQ:

			HAL_GPIO_WritePin(OUT_in1_GPIO_Port, OUT_in1_Pin, 0);
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	2101      	movs	r1, #1
 8001ac4:	486e      	ldr	r0, [pc, #440]	; (8001c80 <movimientoLibre+0x2f8>)
 8001ac6:	f001 fd9b 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 1);
 8001aca:	2201      	movs	r2, #1
 8001acc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ad0:	486c      	ldr	r0, [pc, #432]	; (8001c84 <movimientoLibre+0x2fc>)
 8001ad2:	f001 fd95 	bl	8003600 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 1);
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001adc:	4869      	ldr	r0, [pc, #420]	; (8001c84 <movimientoLibre+0x2fc>)
 8001ade:	f001 fd8f 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 0);
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ae8:	4866      	ldr	r0, [pc, #408]	; (8001c84 <movimientoLibre+0x2fc>)
 8001aea:	f001 fd89 	bl	8003600 <HAL_GPIO_WritePin>

			velL = 5;
 8001aee:	4b66      	ldr	r3, [pc, #408]	; (8001c88 <movimientoLibre+0x300>)
 8001af0:	2205      	movs	r2, #5
 8001af2:	701a      	strb	r2, [r3, #0]
			velR = 5;
 8001af4:	4b65      	ldr	r3, [pc, #404]	; (8001c8c <movimientoLibre+0x304>)
 8001af6:	2205      	movs	r2, #5
 8001af8:	701a      	strb	r2, [r3, #0]

			switch (sensores_dist){
 8001afa:	4b66      	ldr	r3, [pc, #408]	; (8001c94 <movimientoLibre+0x30c>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2b03      	cmp	r3, #3
 8001b00:	d005      	beq.n	8001b0e <movimientoLibre+0x186>
 8001b02:	2b07      	cmp	r3, #7
 8001b04:	d106      	bne.n	8001b14 <movimientoLibre+0x18c>
				case 0b111:
					status_movimiento = AVANZANDO;
 8001b06:	4b5d      	ldr	r3, [pc, #372]	; (8001c7c <movimientoLibre+0x2f4>)
 8001b08:	2201      	movs	r2, #1
 8001b0a:	701a      	strb	r2, [r3, #0]
					break;
 8001b0c:	e003      	b.n	8001b16 <movimientoLibre+0x18e>
				case 0b011:
					status_movimiento = ROTANDO_DER;
 8001b0e:	4b5b      	ldr	r3, [pc, #364]	; (8001c7c <movimientoLibre+0x2f4>)
 8001b10:	2204      	movs	r2, #4
 8001b12:	701a      	strb	r2, [r3, #0]
				default:
					break;
 8001b14:	bf00      	nop
			} //end switch sensores_dist

		break;
 8001b16:	e0cc      	b.n	8001cb2 <movimientoLibre+0x32a>
		case ROTANDO_DER:
			HAL_GPIO_WritePin(OUT_in1_GPIO_Port, OUT_in1_Pin, 1);
 8001b18:	2201      	movs	r2, #1
 8001b1a:	2101      	movs	r1, #1
 8001b1c:	4858      	ldr	r0, [pc, #352]	; (8001c80 <movimientoLibre+0x2f8>)
 8001b1e:	f001 fd6f 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 0);
 8001b22:	2200      	movs	r2, #0
 8001b24:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b28:	4856      	ldr	r0, [pc, #344]	; (8001c84 <movimientoLibre+0x2fc>)
 8001b2a:	f001 fd69 	bl	8003600 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 0);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b34:	4853      	ldr	r0, [pc, #332]	; (8001c84 <movimientoLibre+0x2fc>)
 8001b36:	f001 fd63 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 1);
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b40:	4850      	ldr	r0, [pc, #320]	; (8001c84 <movimientoLibre+0x2fc>)
 8001b42:	f001 fd5d 	bl	8003600 <HAL_GPIO_WritePin>

			velL = 5;
 8001b46:	4b50      	ldr	r3, [pc, #320]	; (8001c88 <movimientoLibre+0x300>)
 8001b48:	2205      	movs	r2, #5
 8001b4a:	701a      	strb	r2, [r3, #0]
			velR = 5;
 8001b4c:	4b4f      	ldr	r3, [pc, #316]	; (8001c8c <movimientoLibre+0x304>)
 8001b4e:	2205      	movs	r2, #5
 8001b50:	701a      	strb	r2, [r3, #0]

			switch (sensores_dist){
 8001b52:	4b50      	ldr	r3, [pc, #320]	; (8001c94 <movimientoLibre+0x30c>)
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	2b06      	cmp	r3, #6
 8001b58:	d005      	beq.n	8001b66 <movimientoLibre+0x1de>
 8001b5a:	2b07      	cmp	r3, #7
 8001b5c:	d106      	bne.n	8001b6c <movimientoLibre+0x1e4>
				case 0b111:
					status_movimiento = AVANZANDO;
 8001b5e:	4b47      	ldr	r3, [pc, #284]	; (8001c7c <movimientoLibre+0x2f4>)
 8001b60:	2201      	movs	r2, #1
 8001b62:	701a      	strb	r2, [r3, #0]
					break;
 8001b64:	e003      	b.n	8001b6e <movimientoLibre+0x1e6>
				case 0b110:
					status_movimiento = ROTANDO_IZQ;
 8001b66:	4b45      	ldr	r3, [pc, #276]	; (8001c7c <movimientoLibre+0x2f4>)
 8001b68:	2203      	movs	r2, #3
 8001b6a:	701a      	strb	r2, [r3, #0]
				default:
					break;
 8001b6c:	bf00      	nop
			} //end switch sensores_dist

		break;
 8001b6e:	e0a0      	b.n	8001cb2 <movimientoLibre+0x32a>
		case RETROCEDIENDO:
			HAL_GPIO_WritePin(OUT_in1_GPIO_Port, OUT_in1_Pin, 0);
 8001b70:	2200      	movs	r2, #0
 8001b72:	2101      	movs	r1, #1
 8001b74:	4842      	ldr	r0, [pc, #264]	; (8001c80 <movimientoLibre+0x2f8>)
 8001b76:	f001 fd43 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 0);
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b80:	4840      	ldr	r0, [pc, #256]	; (8001c84 <movimientoLibre+0x2fc>)
 8001b82:	f001 fd3d 	bl	8003600 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 1);
 8001b86:	2201      	movs	r2, #1
 8001b88:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b8c:	483d      	ldr	r0, [pc, #244]	; (8001c84 <movimientoLibre+0x2fc>)
 8001b8e:	f001 fd37 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 1);
 8001b92:	2201      	movs	r2, #1
 8001b94:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b98:	483a      	ldr	r0, [pc, #232]	; (8001c84 <movimientoLibre+0x2fc>)
 8001b9a:	f001 fd31 	bl	8003600 <HAL_GPIO_WritePin>

			velL = 5;
 8001b9e:	4b3a      	ldr	r3, [pc, #232]	; (8001c88 <movimientoLibre+0x300>)
 8001ba0:	2205      	movs	r2, #5
 8001ba2:	701a      	strb	r2, [r3, #0]
			velR = 5;
 8001ba4:	4b39      	ldr	r3, [pc, #228]	; (8001c8c <movimientoLibre+0x304>)
 8001ba6:	2205      	movs	r2, #5
 8001ba8:	701a      	strb	r2, [r3, #0]

			status_movimiento = AVANZANDO;
 8001baa:	4b34      	ldr	r3, [pc, #208]	; (8001c7c <movimientoLibre+0x2f4>)
 8001bac:	2201      	movs	r2, #1
 8001bae:	701a      	strb	r2, [r3, #0]
			break;
 8001bb0:	e07f      	b.n	8001cb2 <movimientoLibre+0x32a>
		case PIVOTE_IZQ_AVAN:
			HAL_GPIO_WritePin(OUT_in1_GPIO_Port, OUT_in1_Pin, 0);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2101      	movs	r1, #1
 8001bb6:	4832      	ldr	r0, [pc, #200]	; (8001c80 <movimientoLibre+0x2f8>)
 8001bb8:	f001 fd22 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 1);
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bc2:	4830      	ldr	r0, [pc, #192]	; (8001c84 <movimientoLibre+0x2fc>)
 8001bc4:	f001 fd1c 	bl	8003600 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 0);
 8001bc8:	2200      	movs	r2, #0
 8001bca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bce:	482d      	ldr	r0, [pc, #180]	; (8001c84 <movimientoLibre+0x2fc>)
 8001bd0:	f001 fd16 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 0);
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bda:	482a      	ldr	r0, [pc, #168]	; (8001c84 <movimientoLibre+0x2fc>)
 8001bdc:	f001 fd10 	bl	8003600 <HAL_GPIO_WritePin>

			velL = 0;
 8001be0:	4b29      	ldr	r3, [pc, #164]	; (8001c88 <movimientoLibre+0x300>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	701a      	strb	r2, [r3, #0]
			velR = 5;
 8001be6:	4b29      	ldr	r3, [pc, #164]	; (8001c8c <movimientoLibre+0x304>)
 8001be8:	2205      	movs	r2, #5
 8001bea:	701a      	strb	r2, [r3, #0]

			switch (sensores_dist){
 8001bec:	4b29      	ldr	r3, [pc, #164]	; (8001c94 <movimientoLibre+0x30c>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	2b07      	cmp	r3, #7
 8001bf2:	d006      	beq.n	8001c02 <movimientoLibre+0x27a>
 8001bf4:	2b07      	cmp	r3, #7
 8001bf6:	dc0f      	bgt.n	8001c18 <movimientoLibre+0x290>
 8001bf8:	2b03      	cmp	r3, #3
 8001bfa:	d006      	beq.n	8001c0a <movimientoLibre+0x282>
 8001bfc:	2b04      	cmp	r3, #4
 8001bfe:	d008      	beq.n	8001c12 <movimientoLibre+0x28a>
					status_movimiento = ROTANDO_DER;
				break;
				case 0b100:
					status_movimiento = ROTANDO_IZQ;
				default:
				break;
 8001c00:	e00a      	b.n	8001c18 <movimientoLibre+0x290>
					status_movimiento = AVANZANDO;
 8001c02:	4b1e      	ldr	r3, [pc, #120]	; (8001c7c <movimientoLibre+0x2f4>)
 8001c04:	2201      	movs	r2, #1
 8001c06:	701a      	strb	r2, [r3, #0]
				break;
 8001c08:	e007      	b.n	8001c1a <movimientoLibre+0x292>
					status_movimiento = ROTANDO_DER;
 8001c0a:	4b1c      	ldr	r3, [pc, #112]	; (8001c7c <movimientoLibre+0x2f4>)
 8001c0c:	2204      	movs	r2, #4
 8001c0e:	701a      	strb	r2, [r3, #0]
				break;
 8001c10:	e003      	b.n	8001c1a <movimientoLibre+0x292>
					status_movimiento = ROTANDO_IZQ;
 8001c12:	4b1a      	ldr	r3, [pc, #104]	; (8001c7c <movimientoLibre+0x2f4>)
 8001c14:	2203      	movs	r2, #3
 8001c16:	701a      	strb	r2, [r3, #0]
				break;
 8001c18:	bf00      	nop
			} //end switch sensores_dist

		break;
 8001c1a:	e04a      	b.n	8001cb2 <movimientoLibre+0x32a>
		case PIVOTE_DER_AVAN:
			HAL_GPIO_WritePin(OUT_in1_GPIO_Port, OUT_in1_Pin, 1);
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	2101      	movs	r1, #1
 8001c20:	4817      	ldr	r0, [pc, #92]	; (8001c80 <movimientoLibre+0x2f8>)
 8001c22:	f001 fced 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 0);
 8001c26:	2200      	movs	r2, #0
 8001c28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c2c:	4815      	ldr	r0, [pc, #84]	; (8001c84 <movimientoLibre+0x2fc>)
 8001c2e:	f001 fce7 	bl	8003600 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 0);
 8001c32:	2200      	movs	r2, #0
 8001c34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c38:	4812      	ldr	r0, [pc, #72]	; (8001c84 <movimientoLibre+0x2fc>)
 8001c3a:	f001 fce1 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 0);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c44:	480f      	ldr	r0, [pc, #60]	; (8001c84 <movimientoLibre+0x2fc>)
 8001c46:	f001 fcdb 	bl	8003600 <HAL_GPIO_WritePin>

			velL = 5;
 8001c4a:	4b0f      	ldr	r3, [pc, #60]	; (8001c88 <movimientoLibre+0x300>)
 8001c4c:	2205      	movs	r2, #5
 8001c4e:	701a      	strb	r2, [r3, #0]
			velR = 0;
 8001c50:	4b0e      	ldr	r3, [pc, #56]	; (8001c8c <movimientoLibre+0x304>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	701a      	strb	r2, [r3, #0]

			switch (sensores_dist){
 8001c56:	4b0f      	ldr	r3, [pc, #60]	; (8001c94 <movimientoLibre+0x30c>)
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	2b07      	cmp	r3, #7
 8001c5c:	d01c      	beq.n	8001c98 <movimientoLibre+0x310>
 8001c5e:	2b07      	cmp	r3, #7
 8001c60:	dc25      	bgt.n	8001cae <movimientoLibre+0x326>
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d020      	beq.n	8001ca8 <movimientoLibre+0x320>
 8001c66:	2b06      	cmp	r3, #6
 8001c68:	d01a      	beq.n	8001ca0 <movimientoLibre+0x318>
					status_movimiento = ROTANDO_IZQ;
				break;
				case 0b001:
					status_movimiento = ROTANDO_DER;
				default:
				break;
 8001c6a:	e020      	b.n	8001cae <movimientoLibre+0x326>
 8001c6c:	200000b2 	.word	0x200000b2
 8001c70:	200000b4 	.word	0x200000b4
 8001c74:	200000b6 	.word	0x200000b6
 8001c78:	200000b8 	.word	0x200000b8
 8001c7c:	200000b1 	.word	0x200000b1
 8001c80:	40020c00 	.word	0x40020c00
 8001c84:	40020800 	.word	0x40020800
 8001c88:	20000001 	.word	0x20000001
 8001c8c:	20000002 	.word	0x20000002
 8001c90:	200000c2 	.word	0x200000c2
 8001c94:	200000c0 	.word	0x200000c0
					status_movimiento = AVANZANDO;
 8001c98:	4b07      	ldr	r3, [pc, #28]	; (8001cb8 <movimientoLibre+0x330>)
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	701a      	strb	r2, [r3, #0]
				break;
 8001c9e:	e007      	b.n	8001cb0 <movimientoLibre+0x328>
					status_movimiento = ROTANDO_IZQ;
 8001ca0:	4b05      	ldr	r3, [pc, #20]	; (8001cb8 <movimientoLibre+0x330>)
 8001ca2:	2203      	movs	r2, #3
 8001ca4:	701a      	strb	r2, [r3, #0]
				break;
 8001ca6:	e003      	b.n	8001cb0 <movimientoLibre+0x328>
					status_movimiento = ROTANDO_DER;
 8001ca8:	4b03      	ldr	r3, [pc, #12]	; (8001cb8 <movimientoLibre+0x330>)
 8001caa:	2204      	movs	r2, #4
 8001cac:	701a      	strb	r2, [r3, #0]
				break;
 8001cae:	bf00      	nop
			} //end switch sensores_dist

		default:
		break;
 8001cb0:	bf00      	nop

	} //fin switch status_movimiento

} //fin movimientoLibre()
 8001cb2:	bf00      	nop
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	200000b1 	.word	0x200000b1

08001cbc <movimientoRC>:

void movimientoRC (void){
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0

	if (!avance_cant && !retroceso_cant && !giroIzq_cant && !giroDer_cant ){
 8001cc0:	4b9d      	ldr	r3, [pc, #628]	; (8001f38 <movimientoRC+0x27c>)
 8001cc2:	881b      	ldrh	r3, [r3, #0]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d10e      	bne.n	8001ce6 <movimientoRC+0x2a>
 8001cc8:	4b9c      	ldr	r3, [pc, #624]	; (8001f3c <movimientoRC+0x280>)
 8001cca:	881b      	ldrh	r3, [r3, #0]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d10a      	bne.n	8001ce6 <movimientoRC+0x2a>
 8001cd0:	4b9b      	ldr	r3, [pc, #620]	; (8001f40 <movimientoRC+0x284>)
 8001cd2:	881b      	ldrh	r3, [r3, #0]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d106      	bne.n	8001ce6 <movimientoRC+0x2a>
 8001cd8:	4b9a      	ldr	r3, [pc, #616]	; (8001f44 <movimientoRC+0x288>)
 8001cda:	881b      	ldrh	r3, [r3, #0]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d102      	bne.n	8001ce6 <movimientoRC+0x2a>
		status_movimiento = QUIETO;
 8001ce0:	4b99      	ldr	r3, [pc, #612]	; (8001f48 <movimientoRC+0x28c>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	701a      	strb	r2, [r3, #0]
	}

	switch (status_movimiento) {
 8001ce6:	4b98      	ldr	r3, [pc, #608]	; (8001f48 <movimientoRC+0x28c>)
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	2b05      	cmp	r3, #5
 8001cec:	f200 81f5 	bhi.w	80020da <movimientoRC+0x41e>
 8001cf0:	a201      	add	r2, pc, #4	; (adr r2, 8001cf8 <movimientoRC+0x3c>)
 8001cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cf6:	bf00      	nop
 8001cf8:	08001d11 	.word	0x08001d11
 8001cfc:	08001dbd 	.word	0x08001dbd
 8001d00:	08002021 	.word	0x08002021
 8001d04:	08001e7b 	.word	0x08001e7b
 8001d08:	08001f65 	.word	0x08001f65
 8001d0c:	080020db 	.word	0x080020db
		case QUIETO:

			HAL_GPIO_WritePin(OUT_in1_GPIO_Port, OUT_in1_Pin, 0);
 8001d10:	2200      	movs	r2, #0
 8001d12:	2101      	movs	r1, #1
 8001d14:	488d      	ldr	r0, [pc, #564]	; (8001f4c <movimientoRC+0x290>)
 8001d16:	f001 fc73 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 0);
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d20:	488b      	ldr	r0, [pc, #556]	; (8001f50 <movimientoRC+0x294>)
 8001d22:	f001 fc6d 	bl	8003600 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 0);
 8001d26:	2200      	movs	r2, #0
 8001d28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d2c:	4888      	ldr	r0, [pc, #544]	; (8001f50 <movimientoRC+0x294>)
 8001d2e:	f001 fc67 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 0);
 8001d32:	2200      	movs	r2, #0
 8001d34:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d38:	4885      	ldr	r0, [pc, #532]	; (8001f50 <movimientoRC+0x294>)
 8001d3a:	f001 fc61 	bl	8003600 <HAL_GPIO_WritePin>

			velL = 0;
 8001d3e:	4b85      	ldr	r3, [pc, #532]	; (8001f54 <movimientoRC+0x298>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	701a      	strb	r2, [r3, #0]
			velR = 0;
 8001d44:	4b84      	ldr	r3, [pc, #528]	; (8001f58 <movimientoRC+0x29c>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	701a      	strb	r2, [r3, #0]

			if (avance_cant != 0){
 8001d4a:	4b7b      	ldr	r3, [pc, #492]	; (8001f38 <movimientoRC+0x27c>)
 8001d4c:	881b      	ldrh	r3, [r3, #0]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d009      	beq.n	8001d66 <movimientoRC+0xaa>
				acum_encoderL = 0;
 8001d52:	4b82      	ldr	r3, [pc, #520]	; (8001f5c <movimientoRC+0x2a0>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 8001d58:	4b81      	ldr	r3, [pc, #516]	; (8001f60 <movimientoRC+0x2a4>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	801a      	strh	r2, [r3, #0]
				status_movimiento = AVANZANDO;
 8001d5e:	4b7a      	ldr	r3, [pc, #488]	; (8001f48 <movimientoRC+0x28c>)
 8001d60:	2201      	movs	r2, #1
 8001d62:	701a      	strb	r2, [r3, #0]
				break;
 8001d64:	e1cc      	b.n	8002100 <movimientoRC+0x444>
			}

			if (retroceso_cant != 0){
 8001d66:	4b75      	ldr	r3, [pc, #468]	; (8001f3c <movimientoRC+0x280>)
 8001d68:	881b      	ldrh	r3, [r3, #0]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d009      	beq.n	8001d82 <movimientoRC+0xc6>
				acum_encoderL = 0;
 8001d6e:	4b7b      	ldr	r3, [pc, #492]	; (8001f5c <movimientoRC+0x2a0>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 8001d74:	4b7a      	ldr	r3, [pc, #488]	; (8001f60 <movimientoRC+0x2a4>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	801a      	strh	r2, [r3, #0]
				status_movimiento = RETROCEDIENDO;
 8001d7a:	4b73      	ldr	r3, [pc, #460]	; (8001f48 <movimientoRC+0x28c>)
 8001d7c:	2202      	movs	r2, #2
 8001d7e:	701a      	strb	r2, [r3, #0]
				break;
 8001d80:	e1be      	b.n	8002100 <movimientoRC+0x444>
			}

			if (giroIzq_cant != 0){
 8001d82:	4b6f      	ldr	r3, [pc, #444]	; (8001f40 <movimientoRC+0x284>)
 8001d84:	881b      	ldrh	r3, [r3, #0]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d009      	beq.n	8001d9e <movimientoRC+0xe2>
				acum_encoderL = 0;
 8001d8a:	4b74      	ldr	r3, [pc, #464]	; (8001f5c <movimientoRC+0x2a0>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 8001d90:	4b73      	ldr	r3, [pc, #460]	; (8001f60 <movimientoRC+0x2a4>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	801a      	strh	r2, [r3, #0]
				status_movimiento = ROTANDO_IZQ;
 8001d96:	4b6c      	ldr	r3, [pc, #432]	; (8001f48 <movimientoRC+0x28c>)
 8001d98:	2203      	movs	r2, #3
 8001d9a:	701a      	strb	r2, [r3, #0]
				break;
 8001d9c:	e1b0      	b.n	8002100 <movimientoRC+0x444>
			}

			if (giroDer_cant != 0){
 8001d9e:	4b69      	ldr	r3, [pc, #420]	; (8001f44 <movimientoRC+0x288>)
 8001da0:	881b      	ldrh	r3, [r3, #0]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	f000 819b 	beq.w	80020de <movimientoRC+0x422>
				acum_encoderL = 0;
 8001da8:	4b6c      	ldr	r3, [pc, #432]	; (8001f5c <movimientoRC+0x2a0>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 8001dae:	4b6c      	ldr	r3, [pc, #432]	; (8001f60 <movimientoRC+0x2a4>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	801a      	strh	r2, [r3, #0]
				status_movimiento = ROTANDO_DER;
 8001db4:	4b64      	ldr	r3, [pc, #400]	; (8001f48 <movimientoRC+0x28c>)
 8001db6:	2204      	movs	r2, #4
 8001db8:	701a      	strb	r2, [r3, #0]
				break;
 8001dba:	e1a1      	b.n	8002100 <movimientoRC+0x444>
			}

		break;
		case AVANZANDO:

			HAL_GPIO_WritePin(OUT_in1_GPIO_Port, OUT_in1_Pin, 1);
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	2101      	movs	r1, #1
 8001dc0:	4862      	ldr	r0, [pc, #392]	; (8001f4c <movimientoRC+0x290>)
 8001dc2:	f001 fc1d 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 1);
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001dcc:	4860      	ldr	r0, [pc, #384]	; (8001f50 <movimientoRC+0x294>)
 8001dce:	f001 fc17 	bl	8003600 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 0);
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001dd8:	485d      	ldr	r0, [pc, #372]	; (8001f50 <movimientoRC+0x294>)
 8001dda:	f001 fc11 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 0);
 8001dde:	2200      	movs	r2, #0
 8001de0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001de4:	485a      	ldr	r0, [pc, #360]	; (8001f50 <movimientoRC+0x294>)
 8001de6:	f001 fc0b 	bl	8003600 <HAL_GPIO_WritePin>

			velL = 5;
 8001dea:	4b5a      	ldr	r3, [pc, #360]	; (8001f54 <movimientoRC+0x298>)
 8001dec:	2205      	movs	r2, #5
 8001dee:	701a      	strb	r2, [r3, #0]
			velR = 5;
 8001df0:	4b59      	ldr	r3, [pc, #356]	; (8001f58 <movimientoRC+0x29c>)
 8001df2:	2205      	movs	r2, #5
 8001df4:	701a      	strb	r2, [r3, #0]

			encoders();
 8001df6:	f000 f99b 	bl	8002130 <encoders>

			if (avance_cant > ((acum_encoderL + acum_encoderR) >> 1) ) break;
 8001dfa:	4b4f      	ldr	r3, [pc, #316]	; (8001f38 <movimientoRC+0x27c>)
 8001dfc:	881b      	ldrh	r3, [r3, #0]
 8001dfe:	461a      	mov	r2, r3
 8001e00:	4b56      	ldr	r3, [pc, #344]	; (8001f5c <movimientoRC+0x2a0>)
 8001e02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e06:	4619      	mov	r1, r3
 8001e08:	4b55      	ldr	r3, [pc, #340]	; (8001f60 <movimientoRC+0x2a4>)
 8001e0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e0e:	440b      	add	r3, r1
 8001e10:	105b      	asrs	r3, r3, #1
 8001e12:	429a      	cmp	r2, r3
 8001e14:	f300 8165 	bgt.w	80020e2 <movimientoRC+0x426>

			avance_cant = 0;
 8001e18:	4b47      	ldr	r3, [pc, #284]	; (8001f38 <movimientoRC+0x27c>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	801a      	strh	r2, [r3, #0]

			status_movimiento = QUIETO;
 8001e1e:	4b4a      	ldr	r3, [pc, #296]	; (8001f48 <movimientoRC+0x28c>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	701a      	strb	r2, [r3, #0]

			if (retroceso_cant != 0){
 8001e24:	4b45      	ldr	r3, [pc, #276]	; (8001f3c <movimientoRC+0x280>)
 8001e26:	881b      	ldrh	r3, [r3, #0]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d009      	beq.n	8001e40 <movimientoRC+0x184>
				acum_encoderL = 0;
 8001e2c:	4b4b      	ldr	r3, [pc, #300]	; (8001f5c <movimientoRC+0x2a0>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 8001e32:	4b4b      	ldr	r3, [pc, #300]	; (8001f60 <movimientoRC+0x2a4>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	801a      	strh	r2, [r3, #0]
				status_movimiento = RETROCEDIENDO;
 8001e38:	4b43      	ldr	r3, [pc, #268]	; (8001f48 <movimientoRC+0x28c>)
 8001e3a:	2202      	movs	r2, #2
 8001e3c:	701a      	strb	r2, [r3, #0]
				break;
 8001e3e:	e15f      	b.n	8002100 <movimientoRC+0x444>
			}

			if (giroIzq_cant != 0){
 8001e40:	4b3f      	ldr	r3, [pc, #252]	; (8001f40 <movimientoRC+0x284>)
 8001e42:	881b      	ldrh	r3, [r3, #0]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d009      	beq.n	8001e5c <movimientoRC+0x1a0>
				acum_encoderL = 0;
 8001e48:	4b44      	ldr	r3, [pc, #272]	; (8001f5c <movimientoRC+0x2a0>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 8001e4e:	4b44      	ldr	r3, [pc, #272]	; (8001f60 <movimientoRC+0x2a4>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	801a      	strh	r2, [r3, #0]
				status_movimiento = ROTANDO_IZQ;
 8001e54:	4b3c      	ldr	r3, [pc, #240]	; (8001f48 <movimientoRC+0x28c>)
 8001e56:	2203      	movs	r2, #3
 8001e58:	701a      	strb	r2, [r3, #0]
				break;
 8001e5a:	e151      	b.n	8002100 <movimientoRC+0x444>
			}

			if (giroDer_cant != 0){
 8001e5c:	4b39      	ldr	r3, [pc, #228]	; (8001f44 <movimientoRC+0x288>)
 8001e5e:	881b      	ldrh	r3, [r3, #0]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	f000 8140 	beq.w	80020e6 <movimientoRC+0x42a>
				acum_encoderL = 0;
 8001e66:	4b3d      	ldr	r3, [pc, #244]	; (8001f5c <movimientoRC+0x2a0>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 8001e6c:	4b3c      	ldr	r3, [pc, #240]	; (8001f60 <movimientoRC+0x2a4>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	801a      	strh	r2, [r3, #0]
				status_movimiento = ROTANDO_DER;
 8001e72:	4b35      	ldr	r3, [pc, #212]	; (8001f48 <movimientoRC+0x28c>)
 8001e74:	2204      	movs	r2, #4
 8001e76:	701a      	strb	r2, [r3, #0]
				break;
 8001e78:	e142      	b.n	8002100 <movimientoRC+0x444>
			}

		break;
		case ROTANDO_IZQ:

			HAL_GPIO_WritePin(OUT_in1_GPIO_Port, OUT_in1_Pin, 0);
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	2101      	movs	r1, #1
 8001e7e:	4833      	ldr	r0, [pc, #204]	; (8001f4c <movimientoRC+0x290>)
 8001e80:	f001 fbbe 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 1);
 8001e84:	2201      	movs	r2, #1
 8001e86:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e8a:	4831      	ldr	r0, [pc, #196]	; (8001f50 <movimientoRC+0x294>)
 8001e8c:	f001 fbb8 	bl	8003600 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 1);
 8001e90:	2201      	movs	r2, #1
 8001e92:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e96:	482e      	ldr	r0, [pc, #184]	; (8001f50 <movimientoRC+0x294>)
 8001e98:	f001 fbb2 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 0);
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ea2:	482b      	ldr	r0, [pc, #172]	; (8001f50 <movimientoRC+0x294>)
 8001ea4:	f001 fbac 	bl	8003600 <HAL_GPIO_WritePin>

			velL = 5;
 8001ea8:	4b2a      	ldr	r3, [pc, #168]	; (8001f54 <movimientoRC+0x298>)
 8001eaa:	2205      	movs	r2, #5
 8001eac:	701a      	strb	r2, [r3, #0]
			velR = 5;
 8001eae:	4b2a      	ldr	r3, [pc, #168]	; (8001f58 <movimientoRC+0x29c>)
 8001eb0:	2205      	movs	r2, #5
 8001eb2:	701a      	strb	r2, [r3, #0]

			encoders();
 8001eb4:	f000 f93c 	bl	8002130 <encoders>

			if (giroIzq_cant > ((acum_encoderL + acum_encoderR) >> 1) ) break;
 8001eb8:	4b21      	ldr	r3, [pc, #132]	; (8001f40 <movimientoRC+0x284>)
 8001eba:	881b      	ldrh	r3, [r3, #0]
 8001ebc:	461a      	mov	r2, r3
 8001ebe:	4b27      	ldr	r3, [pc, #156]	; (8001f5c <movimientoRC+0x2a0>)
 8001ec0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	4b26      	ldr	r3, [pc, #152]	; (8001f60 <movimientoRC+0x2a4>)
 8001ec8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ecc:	440b      	add	r3, r1
 8001ece:	105b      	asrs	r3, r3, #1
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	f300 810a 	bgt.w	80020ea <movimientoRC+0x42e>

			giroIzq_cant = 0;
 8001ed6:	4b1a      	ldr	r3, [pc, #104]	; (8001f40 <movimientoRC+0x284>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	801a      	strh	r2, [r3, #0]

			status_movimiento = QUIETO;
 8001edc:	4b1a      	ldr	r3, [pc, #104]	; (8001f48 <movimientoRC+0x28c>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	701a      	strb	r2, [r3, #0]

			if (avance_cant != 0){
 8001ee2:	4b15      	ldr	r3, [pc, #84]	; (8001f38 <movimientoRC+0x27c>)
 8001ee4:	881b      	ldrh	r3, [r3, #0]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d009      	beq.n	8001efe <movimientoRC+0x242>
				acum_encoderL = 0;
 8001eea:	4b1c      	ldr	r3, [pc, #112]	; (8001f5c <movimientoRC+0x2a0>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 8001ef0:	4b1b      	ldr	r3, [pc, #108]	; (8001f60 <movimientoRC+0x2a4>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	801a      	strh	r2, [r3, #0]
				status_movimiento = AVANZANDO;
 8001ef6:	4b14      	ldr	r3, [pc, #80]	; (8001f48 <movimientoRC+0x28c>)
 8001ef8:	2201      	movs	r2, #1
 8001efa:	701a      	strb	r2, [r3, #0]
				break;
 8001efc:	e100      	b.n	8002100 <movimientoRC+0x444>
			}

			if (retroceso_cant != 0){
 8001efe:	4b0f      	ldr	r3, [pc, #60]	; (8001f3c <movimientoRC+0x280>)
 8001f00:	881b      	ldrh	r3, [r3, #0]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d009      	beq.n	8001f1a <movimientoRC+0x25e>
				acum_encoderL = 0;
 8001f06:	4b15      	ldr	r3, [pc, #84]	; (8001f5c <movimientoRC+0x2a0>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 8001f0c:	4b14      	ldr	r3, [pc, #80]	; (8001f60 <movimientoRC+0x2a4>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	801a      	strh	r2, [r3, #0]
				status_movimiento = RETROCEDIENDO;
 8001f12:	4b0d      	ldr	r3, [pc, #52]	; (8001f48 <movimientoRC+0x28c>)
 8001f14:	2202      	movs	r2, #2
 8001f16:	701a      	strb	r2, [r3, #0]
				break;
 8001f18:	e0f2      	b.n	8002100 <movimientoRC+0x444>
			}

			if (giroDer_cant != 0){
 8001f1a:	4b0a      	ldr	r3, [pc, #40]	; (8001f44 <movimientoRC+0x288>)
 8001f1c:	881b      	ldrh	r3, [r3, #0]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	f000 80e5 	beq.w	80020ee <movimientoRC+0x432>
				acum_encoderL = 0;
 8001f24:	4b0d      	ldr	r3, [pc, #52]	; (8001f5c <movimientoRC+0x2a0>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 8001f2a:	4b0d      	ldr	r3, [pc, #52]	; (8001f60 <movimientoRC+0x2a4>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	801a      	strh	r2, [r3, #0]
				status_movimiento = ROTANDO_DER;
 8001f30:	4b05      	ldr	r3, [pc, #20]	; (8001f48 <movimientoRC+0x28c>)
 8001f32:	2204      	movs	r2, #4
 8001f34:	701a      	strb	r2, [r3, #0]
				break;
 8001f36:	e0e3      	b.n	8002100 <movimientoRC+0x444>
 8001f38:	200000b2 	.word	0x200000b2
 8001f3c:	200000b4 	.word	0x200000b4
 8001f40:	200000b6 	.word	0x200000b6
 8001f44:	200000b8 	.word	0x200000b8
 8001f48:	200000b1 	.word	0x200000b1
 8001f4c:	40020c00 	.word	0x40020c00
 8001f50:	40020800 	.word	0x40020800
 8001f54:	20000001 	.word	0x20000001
 8001f58:	20000002 	.word	0x20000002
 8001f5c:	200000dc 	.word	0x200000dc
 8001f60:	200000de 	.word	0x200000de
			}

		break;
		case ROTANDO_DER:
			HAL_GPIO_WritePin(OUT_in1_GPIO_Port, OUT_in1_Pin, 1);
 8001f64:	2201      	movs	r2, #1
 8001f66:	2101      	movs	r1, #1
 8001f68:	4866      	ldr	r0, [pc, #408]	; (8002104 <movimientoRC+0x448>)
 8001f6a:	f001 fb49 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 0);
 8001f6e:	2200      	movs	r2, #0
 8001f70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f74:	4864      	ldr	r0, [pc, #400]	; (8002108 <movimientoRC+0x44c>)
 8001f76:	f001 fb43 	bl	8003600 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 0);
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f80:	4861      	ldr	r0, [pc, #388]	; (8002108 <movimientoRC+0x44c>)
 8001f82:	f001 fb3d 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 1);
 8001f86:	2201      	movs	r2, #1
 8001f88:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f8c:	485e      	ldr	r0, [pc, #376]	; (8002108 <movimientoRC+0x44c>)
 8001f8e:	f001 fb37 	bl	8003600 <HAL_GPIO_WritePin>

			velL = 5;
 8001f92:	4b5e      	ldr	r3, [pc, #376]	; (800210c <movimientoRC+0x450>)
 8001f94:	2205      	movs	r2, #5
 8001f96:	701a      	strb	r2, [r3, #0]
			velR = 5;
 8001f98:	4b5d      	ldr	r3, [pc, #372]	; (8002110 <movimientoRC+0x454>)
 8001f9a:	2205      	movs	r2, #5
 8001f9c:	701a      	strb	r2, [r3, #0]

			encoders();
 8001f9e:	f000 f8c7 	bl	8002130 <encoders>

			if (giroDer_cant > ((acum_encoderL + acum_encoderR) >> 1) ) break;
 8001fa2:	4b5c      	ldr	r3, [pc, #368]	; (8002114 <movimientoRC+0x458>)
 8001fa4:	881b      	ldrh	r3, [r3, #0]
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	4b5b      	ldr	r3, [pc, #364]	; (8002118 <movimientoRC+0x45c>)
 8001faa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4b5a      	ldr	r3, [pc, #360]	; (800211c <movimientoRC+0x460>)
 8001fb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fb6:	440b      	add	r3, r1
 8001fb8:	105b      	asrs	r3, r3, #1
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	f300 8099 	bgt.w	80020f2 <movimientoRC+0x436>

			giroDer_cant = 0;
 8001fc0:	4b54      	ldr	r3, [pc, #336]	; (8002114 <movimientoRC+0x458>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	801a      	strh	r2, [r3, #0]

			status_movimiento = QUIETO;
 8001fc6:	4b56      	ldr	r3, [pc, #344]	; (8002120 <movimientoRC+0x464>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	701a      	strb	r2, [r3, #0]

			if (avance_cant != 0){
 8001fcc:	4b55      	ldr	r3, [pc, #340]	; (8002124 <movimientoRC+0x468>)
 8001fce:	881b      	ldrh	r3, [r3, #0]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d009      	beq.n	8001fe8 <movimientoRC+0x32c>
				acum_encoderL = 0;
 8001fd4:	4b50      	ldr	r3, [pc, #320]	; (8002118 <movimientoRC+0x45c>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 8001fda:	4b50      	ldr	r3, [pc, #320]	; (800211c <movimientoRC+0x460>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	801a      	strh	r2, [r3, #0]
				status_movimiento = AVANZANDO;
 8001fe0:	4b4f      	ldr	r3, [pc, #316]	; (8002120 <movimientoRC+0x464>)
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	701a      	strb	r2, [r3, #0]
				break;
 8001fe6:	e08b      	b.n	8002100 <movimientoRC+0x444>
			}

			if (retroceso_cant != 0){
 8001fe8:	4b4f      	ldr	r3, [pc, #316]	; (8002128 <movimientoRC+0x46c>)
 8001fea:	881b      	ldrh	r3, [r3, #0]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d009      	beq.n	8002004 <movimientoRC+0x348>
				acum_encoderL = 0;
 8001ff0:	4b49      	ldr	r3, [pc, #292]	; (8002118 <movimientoRC+0x45c>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 8001ff6:	4b49      	ldr	r3, [pc, #292]	; (800211c <movimientoRC+0x460>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	801a      	strh	r2, [r3, #0]
				status_movimiento = RETROCEDIENDO;
 8001ffc:	4b48      	ldr	r3, [pc, #288]	; (8002120 <movimientoRC+0x464>)
 8001ffe:	2202      	movs	r2, #2
 8002000:	701a      	strb	r2, [r3, #0]
				break;
 8002002:	e07d      	b.n	8002100 <movimientoRC+0x444>
			}

			if (giroIzq_cant != 0){
 8002004:	4b49      	ldr	r3, [pc, #292]	; (800212c <movimientoRC+0x470>)
 8002006:	881b      	ldrh	r3, [r3, #0]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d074      	beq.n	80020f6 <movimientoRC+0x43a>
				acum_encoderL = 0;
 800200c:	4b42      	ldr	r3, [pc, #264]	; (8002118 <movimientoRC+0x45c>)
 800200e:	2200      	movs	r2, #0
 8002010:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 8002012:	4b42      	ldr	r3, [pc, #264]	; (800211c <movimientoRC+0x460>)
 8002014:	2200      	movs	r2, #0
 8002016:	801a      	strh	r2, [r3, #0]
				status_movimiento = ROTANDO_IZQ;
 8002018:	4b41      	ldr	r3, [pc, #260]	; (8002120 <movimientoRC+0x464>)
 800201a:	2203      	movs	r2, #3
 800201c:	701a      	strb	r2, [r3, #0]
				break;
 800201e:	e06f      	b.n	8002100 <movimientoRC+0x444>
			}

		break;
		case RETROCEDIENDO:
			HAL_GPIO_WritePin(OUT_in1_GPIO_Port, OUT_in1_Pin, 0);
 8002020:	2200      	movs	r2, #0
 8002022:	2101      	movs	r1, #1
 8002024:	4837      	ldr	r0, [pc, #220]	; (8002104 <movimientoRC+0x448>)
 8002026:	f001 faeb 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 0);
 800202a:	2200      	movs	r2, #0
 800202c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002030:	4835      	ldr	r0, [pc, #212]	; (8002108 <movimientoRC+0x44c>)
 8002032:	f001 fae5 	bl	8003600 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 1);
 8002036:	2201      	movs	r2, #1
 8002038:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800203c:	4832      	ldr	r0, [pc, #200]	; (8002108 <movimientoRC+0x44c>)
 800203e:	f001 fadf 	bl	8003600 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 1);
 8002042:	2201      	movs	r2, #1
 8002044:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002048:	482f      	ldr	r0, [pc, #188]	; (8002108 <movimientoRC+0x44c>)
 800204a:	f001 fad9 	bl	8003600 <HAL_GPIO_WritePin>

			velL = 5;
 800204e:	4b2f      	ldr	r3, [pc, #188]	; (800210c <movimientoRC+0x450>)
 8002050:	2205      	movs	r2, #5
 8002052:	701a      	strb	r2, [r3, #0]
			velR = 5;
 8002054:	4b2e      	ldr	r3, [pc, #184]	; (8002110 <movimientoRC+0x454>)
 8002056:	2205      	movs	r2, #5
 8002058:	701a      	strb	r2, [r3, #0]

			encoders();
 800205a:	f000 f869 	bl	8002130 <encoders>

			if (retroceso_cant > ((acum_encoderL + acum_encoderR) >> 1) ) break;
 800205e:	4b32      	ldr	r3, [pc, #200]	; (8002128 <movimientoRC+0x46c>)
 8002060:	881b      	ldrh	r3, [r3, #0]
 8002062:	461a      	mov	r2, r3
 8002064:	4b2c      	ldr	r3, [pc, #176]	; (8002118 <movimientoRC+0x45c>)
 8002066:	f9b3 3000 	ldrsh.w	r3, [r3]
 800206a:	4619      	mov	r1, r3
 800206c:	4b2b      	ldr	r3, [pc, #172]	; (800211c <movimientoRC+0x460>)
 800206e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002072:	440b      	add	r3, r1
 8002074:	105b      	asrs	r3, r3, #1
 8002076:	429a      	cmp	r2, r3
 8002078:	dc3f      	bgt.n	80020fa <movimientoRC+0x43e>

			retroceso_cant = 0;
 800207a:	4b2b      	ldr	r3, [pc, #172]	; (8002128 <movimientoRC+0x46c>)
 800207c:	2200      	movs	r2, #0
 800207e:	801a      	strh	r2, [r3, #0]

			status_movimiento = QUIETO;
 8002080:	4b27      	ldr	r3, [pc, #156]	; (8002120 <movimientoRC+0x464>)
 8002082:	2200      	movs	r2, #0
 8002084:	701a      	strb	r2, [r3, #0]

			if (avance_cant != 0){
 8002086:	4b27      	ldr	r3, [pc, #156]	; (8002124 <movimientoRC+0x468>)
 8002088:	881b      	ldrh	r3, [r3, #0]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d009      	beq.n	80020a2 <movimientoRC+0x3e6>
				acum_encoderL = 0;
 800208e:	4b22      	ldr	r3, [pc, #136]	; (8002118 <movimientoRC+0x45c>)
 8002090:	2200      	movs	r2, #0
 8002092:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 8002094:	4b21      	ldr	r3, [pc, #132]	; (800211c <movimientoRC+0x460>)
 8002096:	2200      	movs	r2, #0
 8002098:	801a      	strh	r2, [r3, #0]
				status_movimiento = AVANZANDO;
 800209a:	4b21      	ldr	r3, [pc, #132]	; (8002120 <movimientoRC+0x464>)
 800209c:	2201      	movs	r2, #1
 800209e:	701a      	strb	r2, [r3, #0]
				break;
 80020a0:	e02e      	b.n	8002100 <movimientoRC+0x444>
			}

			if (giroIzq_cant != 0){
 80020a2:	4b22      	ldr	r3, [pc, #136]	; (800212c <movimientoRC+0x470>)
 80020a4:	881b      	ldrh	r3, [r3, #0]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d009      	beq.n	80020be <movimientoRC+0x402>
				acum_encoderL = 0;
 80020aa:	4b1b      	ldr	r3, [pc, #108]	; (8002118 <movimientoRC+0x45c>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 80020b0:	4b1a      	ldr	r3, [pc, #104]	; (800211c <movimientoRC+0x460>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	801a      	strh	r2, [r3, #0]
				status_movimiento = ROTANDO_IZQ;
 80020b6:	4b1a      	ldr	r3, [pc, #104]	; (8002120 <movimientoRC+0x464>)
 80020b8:	2203      	movs	r2, #3
 80020ba:	701a      	strb	r2, [r3, #0]
				break;
 80020bc:	e020      	b.n	8002100 <movimientoRC+0x444>
			}

			if (giroDer_cant != 0){
 80020be:	4b15      	ldr	r3, [pc, #84]	; (8002114 <movimientoRC+0x458>)
 80020c0:	881b      	ldrh	r3, [r3, #0]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d01b      	beq.n	80020fe <movimientoRC+0x442>
				acum_encoderL = 0;
 80020c6:	4b14      	ldr	r3, [pc, #80]	; (8002118 <movimientoRC+0x45c>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 80020cc:	4b13      	ldr	r3, [pc, #76]	; (800211c <movimientoRC+0x460>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	801a      	strh	r2, [r3, #0]
				status_movimiento = ROTANDO_DER;
 80020d2:	4b13      	ldr	r3, [pc, #76]	; (8002120 <movimientoRC+0x464>)
 80020d4:	2204      	movs	r2, #4
 80020d6:	701a      	strb	r2, [r3, #0]
				break;
 80020d8:	e012      	b.n	8002100 <movimientoRC+0x444>

		break;
		case PIVOTE_DER_AVAN:

		default:
		break;
 80020da:	bf00      	nop
 80020dc:	e010      	b.n	8002100 <movimientoRC+0x444>
		break;
 80020de:	bf00      	nop
 80020e0:	e00e      	b.n	8002100 <movimientoRC+0x444>
			if (avance_cant > ((acum_encoderL + acum_encoderR) >> 1) ) break;
 80020e2:	bf00      	nop
 80020e4:	e00c      	b.n	8002100 <movimientoRC+0x444>
		break;
 80020e6:	bf00      	nop
 80020e8:	e00a      	b.n	8002100 <movimientoRC+0x444>
			if (giroIzq_cant > ((acum_encoderL + acum_encoderR) >> 1) ) break;
 80020ea:	bf00      	nop
 80020ec:	e008      	b.n	8002100 <movimientoRC+0x444>
		break;
 80020ee:	bf00      	nop
 80020f0:	e006      	b.n	8002100 <movimientoRC+0x444>
			if (giroDer_cant > ((acum_encoderL + acum_encoderR) >> 1) ) break;
 80020f2:	bf00      	nop
 80020f4:	e004      	b.n	8002100 <movimientoRC+0x444>
		break;
 80020f6:	bf00      	nop
 80020f8:	e002      	b.n	8002100 <movimientoRC+0x444>
			if (retroceso_cant > ((acum_encoderL + acum_encoderR) >> 1) ) break;
 80020fa:	bf00      	nop
 80020fc:	e000      	b.n	8002100 <movimientoRC+0x444>
		break;
 80020fe:	bf00      	nop

	} //fin switch status_movimiento

} //fin movimientoRC()
 8002100:	bf00      	nop
 8002102:	bd80      	pop	{r7, pc}
 8002104:	40020c00 	.word	0x40020c00
 8002108:	40020800 	.word	0x40020800
 800210c:	20000001 	.word	0x20000001
 8002110:	20000002 	.word	0x20000002
 8002114:	200000b8 	.word	0x200000b8
 8002118:	200000dc 	.word	0x200000dc
 800211c:	200000de 	.word	0x200000de
 8002120:	200000b1 	.word	0x200000b1
 8002124:	200000b2 	.word	0x200000b2
 8002128:	200000b4 	.word	0x200000b4
 800212c:	200000b6 	.word	0x200000b6

08002130 <encoders>:

void encoders (void){
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0

	if (!flag_encoders) return;
 8002134:	4b2b      	ldr	r3, [pc, #172]	; (80021e4 <encoders+0xb4>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d04d      	beq.n	80021d8 <encoders+0xa8>

	encoderL = __HAL_TIM_GET_COUNTER(&htim3);
 800213c:	4b2a      	ldr	r3, [pc, #168]	; (80021e8 <encoders+0xb8>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002142:	b21a      	sxth	r2, r3
 8002144:	4b29      	ldr	r3, [pc, #164]	; (80021ec <encoders+0xbc>)
 8002146:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8002148:	4b27      	ldr	r3, [pc, #156]	; (80021e8 <encoders+0xb8>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	2200      	movs	r2, #0
 800214e:	625a      	str	r2, [r3, #36]	; 0x24
	encoderR = __HAL_TIM_GET_COUNTER(&htim2);
 8002150:	4b27      	ldr	r3, [pc, #156]	; (80021f0 <encoders+0xc0>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002156:	b21a      	sxth	r2, r3
 8002158:	4b26      	ldr	r3, [pc, #152]	; (80021f4 <encoders+0xc4>)
 800215a:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 800215c:	4b24      	ldr	r3, [pc, #144]	; (80021f0 <encoders+0xc0>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2200      	movs	r2, #0
 8002162:	625a      	str	r2, [r3, #36]	; 0x24
//	}else if (encoderL < velL){
//		if (TIM4->CCR1 < 85)
//			TIM4->CCR1++;
//	}

	TIM4->CCR1 += velL - encoderL;
 8002164:	4b24      	ldr	r3, [pc, #144]	; (80021f8 <encoders+0xc8>)
 8002166:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002168:	4a24      	ldr	r2, [pc, #144]	; (80021fc <encoders+0xcc>)
 800216a:	f992 2000 	ldrsb.w	r2, [r2]
 800216e:	4611      	mov	r1, r2
 8002170:	4a1e      	ldr	r2, [pc, #120]	; (80021ec <encoders+0xbc>)
 8002172:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002176:	1a8a      	subs	r2, r1, r2
 8002178:	4611      	mov	r1, r2
 800217a:	4a1f      	ldr	r2, [pc, #124]	; (80021f8 <encoders+0xc8>)
 800217c:	440b      	add	r3, r1
 800217e:	6353      	str	r3, [r2, #52]	; 0x34
//	}else if (encoderR < velR){
//		if (TIM4->CCR2 < 85)
//			TIM4->CCR2++;
//	}

	TIM4->CCR2 += velR - encoderR;
 8002180:	4b1d      	ldr	r3, [pc, #116]	; (80021f8 <encoders+0xc8>)
 8002182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002184:	4a1e      	ldr	r2, [pc, #120]	; (8002200 <encoders+0xd0>)
 8002186:	f992 2000 	ldrsb.w	r2, [r2]
 800218a:	4611      	mov	r1, r2
 800218c:	4a19      	ldr	r2, [pc, #100]	; (80021f4 <encoders+0xc4>)
 800218e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002192:	1a8a      	subs	r2, r1, r2
 8002194:	4611      	mov	r1, r2
 8002196:	4a18      	ldr	r2, [pc, #96]	; (80021f8 <encoders+0xc8>)
 8002198:	440b      	add	r3, r1
 800219a:	6393      	str	r3, [r2, #56]	; 0x38
//	if (TIM4->CCR2 < 62) TIM4->CCR2 = 62;
//	if (TIM4->CCR2 > 82) TIM4->CCR2 = 82;

	acum_encoderL += encoderL;
 800219c:	4b19      	ldr	r3, [pc, #100]	; (8002204 <encoders+0xd4>)
 800219e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021a2:	b29a      	uxth	r2, r3
 80021a4:	4b11      	ldr	r3, [pc, #68]	; (80021ec <encoders+0xbc>)
 80021a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	4413      	add	r3, r2
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	b21a      	sxth	r2, r3
 80021b2:	4b14      	ldr	r3, [pc, #80]	; (8002204 <encoders+0xd4>)
 80021b4:	801a      	strh	r2, [r3, #0]
	acum_encoderR += encoderR;
 80021b6:	4b14      	ldr	r3, [pc, #80]	; (8002208 <encoders+0xd8>)
 80021b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021bc:	b29a      	uxth	r2, r3
 80021be:	4b0d      	ldr	r3, [pc, #52]	; (80021f4 <encoders+0xc4>)
 80021c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021c4:	b29b      	uxth	r3, r3
 80021c6:	4413      	add	r3, r2
 80021c8:	b29b      	uxth	r3, r3
 80021ca:	b21a      	sxth	r2, r3
 80021cc:	4b0e      	ldr	r3, [pc, #56]	; (8002208 <encoders+0xd8>)
 80021ce:	801a      	strh	r2, [r3, #0]

	flag_encoders = 0;
 80021d0:	4b04      	ldr	r3, [pc, #16]	; (80021e4 <encoders+0xb4>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	701a      	strb	r2, [r3, #0]
 80021d6:	e000      	b.n	80021da <encoders+0xaa>
	if (!flag_encoders) return;
 80021d8:	bf00      	nop

} //fin encoders()
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	200000d6 	.word	0x200000d6
 80021e8:	20000130 	.word	0x20000130
 80021ec:	200000d8 	.word	0x200000d8
 80021f0:	200000f0 	.word	0x200000f0
 80021f4:	200000da 	.word	0x200000da
 80021f8:	40000800 	.word	0x40000800
 80021fc:	20000001 	.word	0x20000001
 8002200:	20000002 	.word	0x20000002
 8002204:	200000dc 	.word	0x200000dc
 8002208:	200000de 	.word	0x200000de

0800220c <modo_funcionamiento>:

	HAL_UART_Receive_IT(&huart7, rxUart, 4);

} //end check_rxUart ()

void modo_funcionamiento (void){
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0

	switch (modoFuncionamiento) {
 8002210:	4b08      	ldr	r3, [pc, #32]	; (8002234 <modo_funcionamiento+0x28>)
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d002      	beq.n	800221e <modo_funcionamiento+0x12>
 8002218:	2b01      	cmp	r3, #1
 800221a:	d005      	beq.n	8002228 <modo_funcionamiento+0x1c>
		break;
		case MANUAL:
			movimientoRC();
		break;
		default:
		break;
 800221c:	e007      	b.n	800222e <modo_funcionamiento+0x22>
			movimientoLibre();
 800221e:	f7ff fbb3 	bl	8001988 <movimientoLibre>
			encoders();
 8002222:	f7ff ff85 	bl	8002130 <encoders>
		break;
 8002226:	e002      	b.n	800222e <modo_funcionamiento+0x22>
			movimientoRC();
 8002228:	f7ff fd48 	bl	8001cbc <movimientoRC>
		break;
 800222c:	bf00      	nop
	} //end switch modoFuncionamiento

} //end modo_funcionamiento ()
 800222e:	bf00      	nop
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	20000000 	.word	0x20000000

08002238 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800223c:	bf00      	nop
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
	...

08002248 <mpu9265_Init>:





void mpu9265_Init(I2C_HandleTypeDef* i2c_handler){
 8002248:	b580      	push	{r7, lr}
 800224a:	b088      	sub	sp, #32
 800224c:	af04      	add	r7, sp, #16
 800224e:	6078      	str	r0, [r7, #4]
	uint8_t check, data;

	hi2c_mpu = i2c_handler;
 8002250:	4aa3      	ldr	r2, [pc, #652]	; (80024e0 <mpu9265_Init+0x298>)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6013      	str	r3, [r2, #0]

	HAL_I2C_Mem_Read(hi2c_mpu, MPU9250_ADDRESS << 1, WHO_AM_I_MPU9250, 1, &check, 1, 1000);
 8002256:	4ba2      	ldr	r3, [pc, #648]	; (80024e0 <mpu9265_Init+0x298>)
 8002258:	6818      	ldr	r0, [r3, #0]
 800225a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800225e:	9302      	str	r3, [sp, #8]
 8002260:	2301      	movs	r3, #1
 8002262:	9301      	str	r3, [sp, #4]
 8002264:	f107 030f 	add.w	r3, r7, #15
 8002268:	9300      	str	r3, [sp, #0]
 800226a:	2301      	movs	r3, #1
 800226c:	2275      	movs	r2, #117	; 0x75
 800226e:	21d0      	movs	r1, #208	; 0xd0
 8002270:	f001 fc1e 	bl	8003ab0 <HAL_I2C_Mem_Read>

	if (check == 0X73){ //successfull respond
 8002274:	7bfb      	ldrb	r3, [r7, #15]
 8002276:	2b73      	cmp	r3, #115	; 0x73
 8002278:	d141      	bne.n	80022fe <mpu9265_Init+0xb6>
		data = 0;
 800227a:	2300      	movs	r3, #0
 800227c:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(hi2c_mpu, MPU9250_ADDRESS << 1, PWR_MGMT_1, 1, &data, 1, 1000); //writing 0 in PWR_MGMT_1 reg to wake it up.
 800227e:	4b98      	ldr	r3, [pc, #608]	; (80024e0 <mpu9265_Init+0x298>)
 8002280:	6818      	ldr	r0, [r3, #0]
 8002282:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002286:	9302      	str	r3, [sp, #8]
 8002288:	2301      	movs	r3, #1
 800228a:	9301      	str	r3, [sp, #4]
 800228c:	f107 030e 	add.w	r3, r7, #14
 8002290:	9300      	str	r3, [sp, #0]
 8002292:	2301      	movs	r3, #1
 8002294:	226b      	movs	r2, #107	; 0x6b
 8002296:	21d0      	movs	r1, #208	; 0xd0
 8002298:	f001 fb10 	bl	80038bc <HAL_I2C_Mem_Write>

		data = 0X07;
 800229c:	2307      	movs	r3, #7
 800229e:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(hi2c_mpu, MPU9250_ADDRESS << 1, SMPLRT_DIV, 1, &data, 1, 1000); //seting data rate in 1kHz by writing 0x07 in SMPLRT_DIV reg.
 80022a0:	4b8f      	ldr	r3, [pc, #572]	; (80024e0 <mpu9265_Init+0x298>)
 80022a2:	6818      	ldr	r0, [r3, #0]
 80022a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022a8:	9302      	str	r3, [sp, #8]
 80022aa:	2301      	movs	r3, #1
 80022ac:	9301      	str	r3, [sp, #4]
 80022ae:	f107 030e 	add.w	r3, r7, #14
 80022b2:	9300      	str	r3, [sp, #0]
 80022b4:	2301      	movs	r3, #1
 80022b6:	2219      	movs	r2, #25
 80022b8:	21d0      	movs	r1, #208	; 0xd0
 80022ba:	f001 faff 	bl	80038bc <HAL_I2C_Mem_Write>

		data = 0;
 80022be:	2300      	movs	r3, #0
 80022c0:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(hi2c_mpu, MPU9250_ADDRESS << 1, GYRO_CONFIG, 1, &data, 1, 1000); //SET GYROSCOPIC CONFIGURATION: XG_ST=0; YG_ST=0; ZG_ST=0; FS_SEL=0 -> +/- 250 º/s.
 80022c2:	4b87      	ldr	r3, [pc, #540]	; (80024e0 <mpu9265_Init+0x298>)
 80022c4:	6818      	ldr	r0, [r3, #0]
 80022c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022ca:	9302      	str	r3, [sp, #8]
 80022cc:	2301      	movs	r3, #1
 80022ce:	9301      	str	r3, [sp, #4]
 80022d0:	f107 030e 	add.w	r3, r7, #14
 80022d4:	9300      	str	r3, [sp, #0]
 80022d6:	2301      	movs	r3, #1
 80022d8:	221b      	movs	r2, #27
 80022da:	21d0      	movs	r1, #208	; 0xd0
 80022dc:	f001 faee 	bl	80038bc <HAL_I2C_Mem_Write>
		HAL_I2C_Mem_Write(hi2c_mpu, MPU9250_ADDRESS << 1, ACCEL_CONFIG, 1, &data, 1, 1000); //SET accelerometer CONFIGURATION: XA_ST=0; YA_ST=0; ZA_ST=0; FS_SEL=0 -> +/- 2g.
 80022e0:	4b7f      	ldr	r3, [pc, #508]	; (80024e0 <mpu9265_Init+0x298>)
 80022e2:	6818      	ldr	r0, [r3, #0]
 80022e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022e8:	9302      	str	r3, [sp, #8]
 80022ea:	2301      	movs	r3, #1
 80022ec:	9301      	str	r3, [sp, #4]
 80022ee:	f107 030e 	add.w	r3, r7, #14
 80022f2:	9300      	str	r3, [sp, #0]
 80022f4:	2301      	movs	r3, #1
 80022f6:	221c      	movs	r2, #28
 80022f8:	21d0      	movs	r1, #208	; 0xd0
 80022fa:	f001 fadf 	bl	80038bc <HAL_I2C_Mem_Write>
	}else{
		//Error_Handler();
	}

	//magnetometer//
	data = 0b10; //i2c bypass bit, in INT_PIN_CFG reg. (made to reach the magnetometer)
 80022fe:	2302      	movs	r3, #2
 8002300:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(hi2c_mpu, MPU9250_ADDRESS << 1, INT_PIN_CFG, 1, &data, 1, 1000);
 8002302:	4b77      	ldr	r3, [pc, #476]	; (80024e0 <mpu9265_Init+0x298>)
 8002304:	6818      	ldr	r0, [r3, #0]
 8002306:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800230a:	9302      	str	r3, [sp, #8]
 800230c:	2301      	movs	r3, #1
 800230e:	9301      	str	r3, [sp, #4]
 8002310:	f107 030e 	add.w	r3, r7, #14
 8002314:	9300      	str	r3, [sp, #0]
 8002316:	2301      	movs	r3, #1
 8002318:	2237      	movs	r2, #55	; 0x37
 800231a:	21d0      	movs	r1, #208	; 0xd0
 800231c:	f001 face 	bl	80038bc <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Read(hi2c_mpu, AK8963_ADDRESS << 1, WHO_AM_I_AK8963, 1, &check, 1, 1000);
 8002320:	4b6f      	ldr	r3, [pc, #444]	; (80024e0 <mpu9265_Init+0x298>)
 8002322:	6818      	ldr	r0, [r3, #0]
 8002324:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002328:	9302      	str	r3, [sp, #8]
 800232a:	2301      	movs	r3, #1
 800232c:	9301      	str	r3, [sp, #4]
 800232e:	f107 030f 	add.w	r3, r7, #15
 8002332:	9300      	str	r3, [sp, #0]
 8002334:	2301      	movs	r3, #1
 8002336:	2200      	movs	r2, #0
 8002338:	2118      	movs	r1, #24
 800233a:	f001 fbb9 	bl	8003ab0 <HAL_I2C_Mem_Read>
	HAL_Delay(1);
 800233e:	2001      	movs	r0, #1
 8002340:	f000 fdd4 	bl	8002eec <HAL_Delay>
	if (check == 0X48){ //successfull respond
 8002344:	7bfb      	ldrb	r3, [r7, #15]
 8002346:	2b48      	cmp	r3, #72	; 0x48
 8002348:	f040 80c5 	bne.w	80024d6 <mpu9265_Init+0x28e>

		//Power down magnetometer
		data = 0x00;
 800234c:	2300      	movs	r3, #0
 800234e:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(hi2c_mpu, AK8963_ADDRESS << 1, AK8963_CNTL, 1, &data, 1, 1000);
 8002350:	4b63      	ldr	r3, [pc, #396]	; (80024e0 <mpu9265_Init+0x298>)
 8002352:	6818      	ldr	r0, [r3, #0]
 8002354:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002358:	9302      	str	r3, [sp, #8]
 800235a:	2301      	movs	r3, #1
 800235c:	9301      	str	r3, [sp, #4]
 800235e:	f107 030e 	add.w	r3, r7, #14
 8002362:	9300      	str	r3, [sp, #0]
 8002364:	2301      	movs	r3, #1
 8002366:	220a      	movs	r2, #10
 8002368:	2118      	movs	r1, #24
 800236a:	f001 faa7 	bl	80038bc <HAL_I2C_Mem_Write>
		HAL_Delay(100);
 800236e:	2064      	movs	r0, #100	; 0x64
 8002370:	f000 fdbc 	bl	8002eec <HAL_Delay>

		//Enter Fuse ROM access mode
		data = 0x0F; //Fuse ROM access mode
 8002374:	230f      	movs	r3, #15
 8002376:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(hi2c_mpu, AK8963_ADDRESS << 1, AK8963_CNTL, 1, &data, 1, 1000); //Control 1 register
 8002378:	4b59      	ldr	r3, [pc, #356]	; (80024e0 <mpu9265_Init+0x298>)
 800237a:	6818      	ldr	r0, [r3, #0]
 800237c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002380:	9302      	str	r3, [sp, #8]
 8002382:	2301      	movs	r3, #1
 8002384:	9301      	str	r3, [sp, #4]
 8002386:	f107 030e 	add.w	r3, r7, #14
 800238a:	9300      	str	r3, [sp, #0]
 800238c:	2301      	movs	r3, #1
 800238e:	220a      	movs	r2, #10
 8002390:	2118      	movs	r1, #24
 8002392:	f001 fa93 	bl	80038bc <HAL_I2C_Mem_Write>
		HAL_Delay(100);
 8002396:	2064      	movs	r0, #100	; 0x64
 8002398:	f000 fda8 	bl	8002eec <HAL_Delay>

		//Read the x-, y-, and z-axis calibration values
		uint8_t rawMagCalData[3];
		HAL_I2C_Mem_Read(hi2c_mpu, AK8963_ADDRESS << 1, AK8963_ASAX, 1, &rawMagCalData[0], 3, 1000); //Sensitivity Adjustment values registers (read-only)
 800239c:	4b50      	ldr	r3, [pc, #320]	; (80024e0 <mpu9265_Init+0x298>)
 800239e:	6818      	ldr	r0, [r3, #0]
 80023a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023a4:	9302      	str	r3, [sp, #8]
 80023a6:	2303      	movs	r3, #3
 80023a8:	9301      	str	r3, [sp, #4]
 80023aa:	f107 0308 	add.w	r3, r7, #8
 80023ae:	9300      	str	r3, [sp, #0]
 80023b0:	2301      	movs	r3, #1
 80023b2:	2210      	movs	r2, #16
 80023b4:	2118      	movs	r1, #24
 80023b6:	f001 fb7b 	bl	8003ab0 <HAL_I2C_Mem_Read>
		calMagX =  (float)(rawMagCalData[0] - 128)/256. + 1.;   // Return x-axis sensitivity adjustment values, etc.
 80023ba:	7a3b      	ldrb	r3, [r7, #8]
 80023bc:	3b80      	subs	r3, #128	; 0x80
 80023be:	ee07 3a90 	vmov	s15, r3
 80023c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023c6:	ee17 0a90 	vmov	r0, s15
 80023ca:	f7fe f873 	bl	80004b4 <__aeabi_f2d>
 80023ce:	f04f 0200 	mov.w	r2, #0
 80023d2:	4b44      	ldr	r3, [pc, #272]	; (80024e4 <mpu9265_Init+0x29c>)
 80023d4:	f7fe f9f0 	bl	80007b8 <__aeabi_ddiv>
 80023d8:	4602      	mov	r2, r0
 80023da:	460b      	mov	r3, r1
 80023dc:	4610      	mov	r0, r2
 80023de:	4619      	mov	r1, r3
 80023e0:	f04f 0200 	mov.w	r2, #0
 80023e4:	4b40      	ldr	r3, [pc, #256]	; (80024e8 <mpu9265_Init+0x2a0>)
 80023e6:	f7fd ff07 	bl	80001f8 <__adddf3>
 80023ea:	4602      	mov	r2, r0
 80023ec:	460b      	mov	r3, r1
 80023ee:	4610      	mov	r0, r2
 80023f0:	4619      	mov	r1, r3
 80023f2:	f7fe fac9 	bl	8000988 <__aeabi_d2f>
 80023f6:	4603      	mov	r3, r0
 80023f8:	4a3c      	ldr	r2, [pc, #240]	; (80024ec <mpu9265_Init+0x2a4>)
 80023fa:	6013      	str	r3, [r2, #0]
		calMagY =  (float)(rawMagCalData[1] - 128)/256. + 1.;
 80023fc:	7a7b      	ldrb	r3, [r7, #9]
 80023fe:	3b80      	subs	r3, #128	; 0x80
 8002400:	ee07 3a90 	vmov	s15, r3
 8002404:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002408:	ee17 0a90 	vmov	r0, s15
 800240c:	f7fe f852 	bl	80004b4 <__aeabi_f2d>
 8002410:	f04f 0200 	mov.w	r2, #0
 8002414:	4b33      	ldr	r3, [pc, #204]	; (80024e4 <mpu9265_Init+0x29c>)
 8002416:	f7fe f9cf 	bl	80007b8 <__aeabi_ddiv>
 800241a:	4602      	mov	r2, r0
 800241c:	460b      	mov	r3, r1
 800241e:	4610      	mov	r0, r2
 8002420:	4619      	mov	r1, r3
 8002422:	f04f 0200 	mov.w	r2, #0
 8002426:	4b30      	ldr	r3, [pc, #192]	; (80024e8 <mpu9265_Init+0x2a0>)
 8002428:	f7fd fee6 	bl	80001f8 <__adddf3>
 800242c:	4602      	mov	r2, r0
 800242e:	460b      	mov	r3, r1
 8002430:	4610      	mov	r0, r2
 8002432:	4619      	mov	r1, r3
 8002434:	f7fe faa8 	bl	8000988 <__aeabi_d2f>
 8002438:	4603      	mov	r3, r0
 800243a:	4a2d      	ldr	r2, [pc, #180]	; (80024f0 <mpu9265_Init+0x2a8>)
 800243c:	6013      	str	r3, [r2, #0]
		calMagZ =  (float)(rawMagCalData[2] - 128)/256. + 1.;
 800243e:	7abb      	ldrb	r3, [r7, #10]
 8002440:	3b80      	subs	r3, #128	; 0x80
 8002442:	ee07 3a90 	vmov	s15, r3
 8002446:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800244a:	ee17 0a90 	vmov	r0, s15
 800244e:	f7fe f831 	bl	80004b4 <__aeabi_f2d>
 8002452:	f04f 0200 	mov.w	r2, #0
 8002456:	4b23      	ldr	r3, [pc, #140]	; (80024e4 <mpu9265_Init+0x29c>)
 8002458:	f7fe f9ae 	bl	80007b8 <__aeabi_ddiv>
 800245c:	4602      	mov	r2, r0
 800245e:	460b      	mov	r3, r1
 8002460:	4610      	mov	r0, r2
 8002462:	4619      	mov	r1, r3
 8002464:	f04f 0200 	mov.w	r2, #0
 8002468:	4b1f      	ldr	r3, [pc, #124]	; (80024e8 <mpu9265_Init+0x2a0>)
 800246a:	f7fd fec5 	bl	80001f8 <__adddf3>
 800246e:	4602      	mov	r2, r0
 8002470:	460b      	mov	r3, r1
 8002472:	4610      	mov	r0, r2
 8002474:	4619      	mov	r1, r3
 8002476:	f7fe fa87 	bl	8000988 <__aeabi_d2f>
 800247a:	4603      	mov	r3, r0
 800247c:	4a1d      	ldr	r2, [pc, #116]	; (80024f4 <mpu9265_Init+0x2ac>)
 800247e:	6013      	str	r3, [r2, #0]
		HAL_Delay(100);
 8002480:	2064      	movs	r0, #100	; 0x64
 8002482:	f000 fd33 	bl	8002eec <HAL_Delay>

		//Power down magnetometer
		data = 0x00;
 8002486:	2300      	movs	r3, #0
 8002488:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(hi2c_mpu, AK8963_ADDRESS << 1, AK8963_CNTL, 1, &data, 1, 1000);
 800248a:	4b15      	ldr	r3, [pc, #84]	; (80024e0 <mpu9265_Init+0x298>)
 800248c:	6818      	ldr	r0, [r3, #0]
 800248e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002492:	9302      	str	r3, [sp, #8]
 8002494:	2301      	movs	r3, #1
 8002496:	9301      	str	r3, [sp, #4]
 8002498:	f107 030e 	add.w	r3, r7, #14
 800249c:	9300      	str	r3, [sp, #0]
 800249e:	2301      	movs	r3, #1
 80024a0:	220a      	movs	r2, #10
 80024a2:	2118      	movs	r1, #24
 80024a4:	f001 fa0a 	bl	80038bc <HAL_I2C_Mem_Write>
		HAL_Delay(100);
 80024a8:	2064      	movs	r0, #100	; 0x64
 80024aa:	f000 fd1f 	bl	8002eec <HAL_Delay>

		//Set magnetometer data resolution and sample ODR
		data = 0b10010; // 0b10110: 0001 (MSB, 16 bit resolution) 0010 (LSB, 8Hz sample rate (Continuous measurement mode 1) ).
 80024ae:	2312      	movs	r3, #18
 80024b0:	73bb      	strb	r3, [r7, #14]
//		data = 0B10110; // 0b10110: 0001 (MSB, 16 bit resolution) 0110 (LSB, 100Hz sample rate (Continuous measurement mode 2) ).
		HAL_I2C_Mem_Write(hi2c_mpu, AK8963_ADDRESS << 1, AK8963_CNTL, 1, &data, 1, 1000);
 80024b2:	4b0b      	ldr	r3, [pc, #44]	; (80024e0 <mpu9265_Init+0x298>)
 80024b4:	6818      	ldr	r0, [r3, #0]
 80024b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024ba:	9302      	str	r3, [sp, #8]
 80024bc:	2301      	movs	r3, #1
 80024be:	9301      	str	r3, [sp, #4]
 80024c0:	f107 030e 	add.w	r3, r7, #14
 80024c4:	9300      	str	r3, [sp, #0]
 80024c6:	2301      	movs	r3, #1
 80024c8:	220a      	movs	r2, #10
 80024ca:	2118      	movs	r1, #24
 80024cc:	f001 f9f6 	bl	80038bc <HAL_I2C_Mem_Write>
		HAL_Delay(100);
 80024d0:	2064      	movs	r0, #100	; 0x64
 80024d2:	f000 fd0b 	bl	8002eec <HAL_Delay>
		//Error_Handler();
	}



}
 80024d6:	bf00      	nop
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	200000e0 	.word	0x200000e0
 80024e4:	40700000 	.word	0x40700000
 80024e8:	3ff00000 	.word	0x3ff00000
 80024ec:	200000e4 	.word	0x200000e4
 80024f0:	200000e8 	.word	0x200000e8
 80024f4:	200000ec 	.word	0x200000ec

080024f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024fe:	2300      	movs	r3, #0
 8002500:	607b      	str	r3, [r7, #4]
 8002502:	4b10      	ldr	r3, [pc, #64]	; (8002544 <HAL_MspInit+0x4c>)
 8002504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002506:	4a0f      	ldr	r2, [pc, #60]	; (8002544 <HAL_MspInit+0x4c>)
 8002508:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800250c:	6453      	str	r3, [r2, #68]	; 0x44
 800250e:	4b0d      	ldr	r3, [pc, #52]	; (8002544 <HAL_MspInit+0x4c>)
 8002510:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002512:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002516:	607b      	str	r3, [r7, #4]
 8002518:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800251a:	2300      	movs	r3, #0
 800251c:	603b      	str	r3, [r7, #0]
 800251e:	4b09      	ldr	r3, [pc, #36]	; (8002544 <HAL_MspInit+0x4c>)
 8002520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002522:	4a08      	ldr	r2, [pc, #32]	; (8002544 <HAL_MspInit+0x4c>)
 8002524:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002528:	6413      	str	r3, [r2, #64]	; 0x40
 800252a:	4b06      	ldr	r3, [pc, #24]	; (8002544 <HAL_MspInit+0x4c>)
 800252c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002532:	603b      	str	r3, [r7, #0]
 8002534:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002536:	bf00      	nop
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	40023800 	.word	0x40023800

08002548 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800254c:	bf00      	nop
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr

08002556 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002556:	b480      	push	{r7}
 8002558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800255a:	e7fe      	b.n	800255a <HardFault_Handler+0x4>

0800255c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002560:	e7fe      	b.n	8002560 <MemManage_Handler+0x4>

08002562 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002562:	b480      	push	{r7}
 8002564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002566:	e7fe      	b.n	8002566 <BusFault_Handler+0x4>

08002568 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800256c:	e7fe      	b.n	800256c <UsageFault_Handler+0x4>

0800256e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800256e:	b480      	push	{r7}
 8002570:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002572:	bf00      	nop
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002580:	bf00      	nop
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800258a:	b480      	push	{r7}
 800258c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800258e:	bf00      	nop
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800259c:	f000 fc86 	bl	8002eac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025a0:	bf00      	nop
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80025a8:	4802      	ldr	r0, [pc, #8]	; (80025b4 <TIM5_IRQHandler+0x10>)
 80025aa:	f002 fedf 	bl	800536c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80025ae:	bf00      	nop
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	200001b0 	.word	0x200001b0

080025b8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80025bc:	4802      	ldr	r0, [pc, #8]	; (80025c8 <TIM7_IRQHandler+0x10>)
 80025be:	f002 fed5 	bl	800536c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	200001f0 	.word	0x200001f0

080025cc <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 80025d0:	4802      	ldr	r0, [pc, #8]	; (80025dc <UART7_IRQHandler+0x10>)
 80025d2:	f004 f86f 	bl	80066b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	20000230 	.word	0x20000230

080025e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025e4:	4b08      	ldr	r3, [pc, #32]	; (8002608 <SystemInit+0x28>)
 80025e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ea:	4a07      	ldr	r2, [pc, #28]	; (8002608 <SystemInit+0x28>)
 80025ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80025f4:	4b04      	ldr	r3, [pc, #16]	; (8002608 <SystemInit+0x28>)
 80025f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80025fa:	609a      	str	r2, [r3, #8]
#endif
}
 80025fc:	bf00      	nop
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	e000ed00 	.word	0xe000ed00

0800260c <MX_TIM2_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b086      	sub	sp, #24
 8002610:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002612:	f107 0308 	add.w	r3, r7, #8
 8002616:	2200      	movs	r2, #0
 8002618:	601a      	str	r2, [r3, #0]
 800261a:	605a      	str	r2, [r3, #4]
 800261c:	609a      	str	r2, [r3, #8]
 800261e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002620:	463b      	mov	r3, r7
 8002622:	2200      	movs	r2, #0
 8002624:	601a      	str	r2, [r3, #0]
 8002626:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8002628:	4b20      	ldr	r3, [pc, #128]	; (80026ac <MX_TIM2_Init+0xa0>)
 800262a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800262e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002630:	4b1e      	ldr	r3, [pc, #120]	; (80026ac <MX_TIM2_Init+0xa0>)
 8002632:	2200      	movs	r2, #0
 8002634:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002636:	4b1d      	ldr	r3, [pc, #116]	; (80026ac <MX_TIM2_Init+0xa0>)
 8002638:	2200      	movs	r2, #0
 800263a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800263c:	4b1b      	ldr	r3, [pc, #108]	; (80026ac <MX_TIM2_Init+0xa0>)
 800263e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002642:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002644:	4b19      	ldr	r3, [pc, #100]	; (80026ac <MX_TIM2_Init+0xa0>)
 8002646:	2200      	movs	r2, #0
 8002648:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800264a:	4b18      	ldr	r3, [pc, #96]	; (80026ac <MX_TIM2_Init+0xa0>)
 800264c:	2200      	movs	r2, #0
 800264e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002650:	4816      	ldr	r0, [pc, #88]	; (80026ac <MX_TIM2_Init+0xa0>)
 8002652:	f002 fd07 	bl	8005064 <HAL_TIM_Base_Init>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d001      	beq.n	8002660 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800265c:	f7ff fdec 	bl	8002238 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8002660:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002664:	60bb      	str	r3, [r7, #8]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8002666:	2300      	movs	r3, #0
 8002668:	60fb      	str	r3, [r7, #12]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800266a:	2300      	movs	r3, #0
 800266c:	613b      	str	r3, [r7, #16]
  sClockSourceConfig.ClockFilter = 0;
 800266e:	2300      	movs	r3, #0
 8002670:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002672:	f107 0308 	add.w	r3, r7, #8
 8002676:	4619      	mov	r1, r3
 8002678:	480c      	ldr	r0, [pc, #48]	; (80026ac <MX_TIM2_Init+0xa0>)
 800267a:	f003 f8e1 	bl	8005840 <HAL_TIM_ConfigClockSource>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8002684:	f7ff fdd8 	bl	8002238 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002688:	2300      	movs	r3, #0
 800268a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800268c:	2300      	movs	r3, #0
 800268e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002690:	463b      	mov	r3, r7
 8002692:	4619      	mov	r1, r3
 8002694:	4805      	ldr	r0, [pc, #20]	; (80026ac <MX_TIM2_Init+0xa0>)
 8002696:	f003 fdef 	bl	8006278 <HAL_TIMEx_MasterConfigSynchronization>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80026a0:	f7ff fdca 	bl	8002238 <Error_Handler>
  }

}
 80026a4:	bf00      	nop
 80026a6:	3718      	adds	r7, #24
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	200000f0 	.word	0x200000f0

080026b0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026b6:	f107 0308 	add.w	r3, r7, #8
 80026ba:	2200      	movs	r2, #0
 80026bc:	601a      	str	r2, [r3, #0]
 80026be:	605a      	str	r2, [r3, #4]
 80026c0:	609a      	str	r2, [r3, #8]
 80026c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026c4:	463b      	mov	r3, r7
 80026c6:	2200      	movs	r2, #0
 80026c8:	601a      	str	r2, [r3, #0]
 80026ca:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 80026cc:	4b20      	ldr	r3, [pc, #128]	; (8002750 <MX_TIM3_Init+0xa0>)
 80026ce:	4a21      	ldr	r2, [pc, #132]	; (8002754 <MX_TIM3_Init+0xa4>)
 80026d0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80026d2:	4b1f      	ldr	r3, [pc, #124]	; (8002750 <MX_TIM3_Init+0xa0>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026d8:	4b1d      	ldr	r3, [pc, #116]	; (8002750 <MX_TIM3_Init+0xa0>)
 80026da:	2200      	movs	r2, #0
 80026dc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80026de:	4b1c      	ldr	r3, [pc, #112]	; (8002750 <MX_TIM3_Init+0xa0>)
 80026e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026e4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026e6:	4b1a      	ldr	r3, [pc, #104]	; (8002750 <MX_TIM3_Init+0xa0>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026ec:	4b18      	ldr	r3, [pc, #96]	; (8002750 <MX_TIM3_Init+0xa0>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80026f2:	4817      	ldr	r0, [pc, #92]	; (8002750 <MX_TIM3_Init+0xa0>)
 80026f4:	f002 fcb6 	bl	8005064 <HAL_TIM_Base_Init>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80026fe:	f7ff fd9b 	bl	8002238 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8002702:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002706:	60bb      	str	r3, [r7, #8]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8002708:	2300      	movs	r3, #0
 800270a:	60fb      	str	r3, [r7, #12]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800270c:	2300      	movs	r3, #0
 800270e:	613b      	str	r3, [r7, #16]
  sClockSourceConfig.ClockFilter = 0;
 8002710:	2300      	movs	r3, #0
 8002712:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002714:	f107 0308 	add.w	r3, r7, #8
 8002718:	4619      	mov	r1, r3
 800271a:	480d      	ldr	r0, [pc, #52]	; (8002750 <MX_TIM3_Init+0xa0>)
 800271c:	f003 f890 	bl	8005840 <HAL_TIM_ConfigClockSource>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d001      	beq.n	800272a <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8002726:	f7ff fd87 	bl	8002238 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800272a:	2300      	movs	r3, #0
 800272c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800272e:	2300      	movs	r3, #0
 8002730:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002732:	463b      	mov	r3, r7
 8002734:	4619      	mov	r1, r3
 8002736:	4806      	ldr	r0, [pc, #24]	; (8002750 <MX_TIM3_Init+0xa0>)
 8002738:	f003 fd9e 	bl	8006278 <HAL_TIMEx_MasterConfigSynchronization>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d001      	beq.n	8002746 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8002742:	f7ff fd79 	bl	8002238 <Error_Handler>
  }

}
 8002746:	bf00      	nop
 8002748:	3718      	adds	r7, #24
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	20000130 	.word	0x20000130
 8002754:	40000400 	.word	0x40000400

08002758 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b08e      	sub	sp, #56	; 0x38
 800275c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800275e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002762:	2200      	movs	r2, #0
 8002764:	601a      	str	r2, [r3, #0]
 8002766:	605a      	str	r2, [r3, #4]
 8002768:	609a      	str	r2, [r3, #8]
 800276a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800276c:	f107 0320 	add.w	r3, r7, #32
 8002770:	2200      	movs	r2, #0
 8002772:	601a      	str	r2, [r3, #0]
 8002774:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002776:	1d3b      	adds	r3, r7, #4
 8002778:	2200      	movs	r2, #0
 800277a:	601a      	str	r2, [r3, #0]
 800277c:	605a      	str	r2, [r3, #4]
 800277e:	609a      	str	r2, [r3, #8]
 8002780:	60da      	str	r2, [r3, #12]
 8002782:	611a      	str	r2, [r3, #16]
 8002784:	615a      	str	r2, [r3, #20]
 8002786:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8002788:	4b31      	ldr	r3, [pc, #196]	; (8002850 <MX_TIM4_Init+0xf8>)
 800278a:	4a32      	ldr	r2, [pc, #200]	; (8002854 <MX_TIM4_Init+0xfc>)
 800278c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 15-1;
 800278e:	4b30      	ldr	r3, [pc, #192]	; (8002850 <MX_TIM4_Init+0xf8>)
 8002790:	220e      	movs	r2, #14
 8002792:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002794:	4b2e      	ldr	r3, [pc, #184]	; (8002850 <MX_TIM4_Init+0xf8>)
 8002796:	2200      	movs	r2, #0
 8002798:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 200-1;
 800279a:	4b2d      	ldr	r3, [pc, #180]	; (8002850 <MX_TIM4_Init+0xf8>)
 800279c:	22c7      	movs	r2, #199	; 0xc7
 800279e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027a0:	4b2b      	ldr	r3, [pc, #172]	; (8002850 <MX_TIM4_Init+0xf8>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027a6:	4b2a      	ldr	r3, [pc, #168]	; (8002850 <MX_TIM4_Init+0xf8>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80027ac:	4828      	ldr	r0, [pc, #160]	; (8002850 <MX_TIM4_Init+0xf8>)
 80027ae:	f002 fc59 	bl	8005064 <HAL_TIM_Base_Init>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d001      	beq.n	80027bc <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 80027b8:	f7ff fd3e 	bl	8002238 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027c0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80027c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80027c6:	4619      	mov	r1, r3
 80027c8:	4821      	ldr	r0, [pc, #132]	; (8002850 <MX_TIM4_Init+0xf8>)
 80027ca:	f003 f839 	bl	8005840 <HAL_TIM_ConfigClockSource>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d001      	beq.n	80027d8 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 80027d4:	f7ff fd30 	bl	8002238 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80027d8:	481d      	ldr	r0, [pc, #116]	; (8002850 <MX_TIM4_Init+0xf8>)
 80027da:	f002 fcb6 	bl	800514a <HAL_TIM_PWM_Init>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d001      	beq.n	80027e8 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 80027e4:	f7ff fd28 	bl	8002238 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027e8:	2300      	movs	r3, #0
 80027ea:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027ec:	2300      	movs	r3, #0
 80027ee:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80027f0:	f107 0320 	add.w	r3, r7, #32
 80027f4:	4619      	mov	r1, r3
 80027f6:	4816      	ldr	r0, [pc, #88]	; (8002850 <MX_TIM4_Init+0xf8>)
 80027f8:	f003 fd3e 	bl	8006278 <HAL_TIMEx_MasterConfigSynchronization>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8002802:	f7ff fd19 	bl	8002238 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002806:	2360      	movs	r3, #96	; 0x60
 8002808:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 72-1;
 800280a:	2347      	movs	r3, #71	; 0x47
 800280c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800280e:	2300      	movs	r3, #0
 8002810:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002812:	2300      	movs	r3, #0
 8002814:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002816:	1d3b      	adds	r3, r7, #4
 8002818:	2200      	movs	r2, #0
 800281a:	4619      	mov	r1, r3
 800281c:	480c      	ldr	r0, [pc, #48]	; (8002850 <MX_TIM4_Init+0xf8>)
 800281e:	f002 ff49 	bl	80056b4 <HAL_TIM_PWM_ConfigChannel>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d001      	beq.n	800282c <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 8002828:	f7ff fd06 	bl	8002238 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800282c:	1d3b      	adds	r3, r7, #4
 800282e:	2204      	movs	r2, #4
 8002830:	4619      	mov	r1, r3
 8002832:	4807      	ldr	r0, [pc, #28]	; (8002850 <MX_TIM4_Init+0xf8>)
 8002834:	f002 ff3e 	bl	80056b4 <HAL_TIM_PWM_ConfigChannel>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <MX_TIM4_Init+0xea>
  {
    Error_Handler();
 800283e:	f7ff fcfb 	bl	8002238 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 8002842:	4803      	ldr	r0, [pc, #12]	; (8002850 <MX_TIM4_Init+0xf8>)
 8002844:	f000 f9d8 	bl	8002bf8 <HAL_TIM_MspPostInit>

}
 8002848:	bf00      	nop
 800284a:	3738      	adds	r7, #56	; 0x38
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	20000170 	.word	0x20000170
 8002854:	40000800 	.word	0x40000800

08002858 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b092      	sub	sp, #72	; 0x48
 800285c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800285e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002862:	2200      	movs	r2, #0
 8002864:	601a      	str	r2, [r3, #0]
 8002866:	605a      	str	r2, [r3, #4]
 8002868:	609a      	str	r2, [r3, #8]
 800286a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800286c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002870:	2200      	movs	r2, #0
 8002872:	601a      	str	r2, [r3, #0]
 8002874:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002876:	f107 0314 	add.w	r3, r7, #20
 800287a:	2200      	movs	r2, #0
 800287c:	601a      	str	r2, [r3, #0]
 800287e:	605a      	str	r2, [r3, #4]
 8002880:	609a      	str	r2, [r3, #8]
 8002882:	60da      	str	r2, [r3, #12]
 8002884:	611a      	str	r2, [r3, #16]
 8002886:	615a      	str	r2, [r3, #20]
 8002888:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800288a:	1d3b      	adds	r3, r7, #4
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	605a      	str	r2, [r3, #4]
 8002892:	609a      	str	r2, [r3, #8]
 8002894:	60da      	str	r2, [r3, #12]

  htim5.Instance = TIM5;
 8002896:	4b43      	ldr	r3, [pc, #268]	; (80029a4 <MX_TIM5_Init+0x14c>)
 8002898:	4a43      	ldr	r2, [pc, #268]	; (80029a8 <MX_TIM5_Init+0x150>)
 800289a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 90-1;
 800289c:	4b41      	ldr	r3, [pc, #260]	; (80029a4 <MX_TIM5_Init+0x14c>)
 800289e:	2259      	movs	r2, #89	; 0x59
 80028a0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028a2:	4b40      	ldr	r3, [pc, #256]	; (80029a4 <MX_TIM5_Init+0x14c>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80028a8:	4b3e      	ldr	r3, [pc, #248]	; (80029a4 <MX_TIM5_Init+0x14c>)
 80028aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80028ae:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028b0:	4b3c      	ldr	r3, [pc, #240]	; (80029a4 <MX_TIM5_Init+0x14c>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028b6:	4b3b      	ldr	r3, [pc, #236]	; (80029a4 <MX_TIM5_Init+0x14c>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80028bc:	4839      	ldr	r0, [pc, #228]	; (80029a4 <MX_TIM5_Init+0x14c>)
 80028be:	f002 fbd1 	bl	8005064 <HAL_TIM_Base_Init>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d001      	beq.n	80028cc <MX_TIM5_Init+0x74>
  {
    Error_Handler();
 80028c8:	f7ff fcb6 	bl	8002238 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028d0:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80028d2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80028d6:	4619      	mov	r1, r3
 80028d8:	4832      	ldr	r0, [pc, #200]	; (80029a4 <MX_TIM5_Init+0x14c>)
 80028da:	f002 ffb1 	bl	8005840 <HAL_TIM_ConfigClockSource>
 80028de:	4603      	mov	r3, r0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d001      	beq.n	80028e8 <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 80028e4:	f7ff fca8 	bl	8002238 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80028e8:	482e      	ldr	r0, [pc, #184]	; (80029a4 <MX_TIM5_Init+0x14c>)
 80028ea:	f002 fc2e 	bl	800514a <HAL_TIM_PWM_Init>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d001      	beq.n	80028f8 <MX_TIM5_Init+0xa0>
  {
    Error_Handler();
 80028f4:	f7ff fca0 	bl	8002238 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 80028f8:	482a      	ldr	r0, [pc, #168]	; (80029a4 <MX_TIM5_Init+0x14c>)
 80028fa:	f002 fc99 	bl	8005230 <HAL_TIM_IC_Init>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d001      	beq.n	8002908 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8002904:	f7ff fc98 	bl	8002238 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002908:	2300      	movs	r3, #0
 800290a:	633b      	str	r3, [r7, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800290c:	2300      	movs	r3, #0
 800290e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002910:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002914:	4619      	mov	r1, r3
 8002916:	4823      	ldr	r0, [pc, #140]	; (80029a4 <MX_TIM5_Init+0x14c>)
 8002918:	f003 fcae 	bl	8006278 <HAL_TIMEx_MasterConfigSynchronization>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <MX_TIM5_Init+0xce>
  {
    Error_Handler();
 8002922:	f7ff fc89 	bl	8002238 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002926:	2360      	movs	r3, #96	; 0x60
 8002928:	617b      	str	r3, [r7, #20]
  sConfigOC.Pulse = 0xFFFFFFF5;
 800292a:	f06f 030a 	mvn.w	r3, #10
 800292e:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002930:	2302      	movs	r3, #2
 8002932:	61fb      	str	r3, [r7, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002934:	2300      	movs	r3, #0
 8002936:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002938:	f107 0314 	add.w	r3, r7, #20
 800293c:	2200      	movs	r2, #0
 800293e:	4619      	mov	r1, r3
 8002940:	4818      	ldr	r0, [pc, #96]	; (80029a4 <MX_TIM5_Init+0x14c>)
 8002942:	f002 feb7 	bl	80056b4 <HAL_TIM_PWM_ConfigChannel>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d001      	beq.n	8002950 <MX_TIM5_Init+0xf8>
  {
    Error_Handler();
 800294c:	f7ff fc74 	bl	8002238 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002950:	2300      	movs	r3, #0
 8002952:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002954:	2301      	movs	r3, #1
 8002956:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002958:	2300      	movs	r3, #0
 800295a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800295c:	2300      	movs	r3, #0
 800295e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8002960:	1d3b      	adds	r3, r7, #4
 8002962:	2208      	movs	r2, #8
 8002964:	4619      	mov	r1, r3
 8002966:	480f      	ldr	r0, [pc, #60]	; (80029a4 <MX_TIM5_Init+0x14c>)
 8002968:	f002 fe08 	bl	800557c <HAL_TIM_IC_ConfigChannel>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d001      	beq.n	8002976 <MX_TIM5_Init+0x11e>
  {
    Error_Handler();
 8002972:	f7ff fc61 	bl	8002238 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002976:	2302      	movs	r3, #2
 8002978:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800297a:	2302      	movs	r3, #2
 800297c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 800297e:	1d3b      	adds	r3, r7, #4
 8002980:	220c      	movs	r2, #12
 8002982:	4619      	mov	r1, r3
 8002984:	4807      	ldr	r0, [pc, #28]	; (80029a4 <MX_TIM5_Init+0x14c>)
 8002986:	f002 fdf9 	bl	800557c <HAL_TIM_IC_ConfigChannel>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d001      	beq.n	8002994 <MX_TIM5_Init+0x13c>
  {
    Error_Handler();
 8002990:	f7ff fc52 	bl	8002238 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim5);
 8002994:	4803      	ldr	r0, [pc, #12]	; (80029a4 <MX_TIM5_Init+0x14c>)
 8002996:	f000 f92f 	bl	8002bf8 <HAL_TIM_MspPostInit>

}
 800299a:	bf00      	nop
 800299c:	3748      	adds	r7, #72	; 0x48
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	200001b0 	.word	0x200001b0
 80029a8:	40000c00 	.word	0x40000c00

080029ac <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029b2:	463b      	mov	r3, r7
 80029b4:	2200      	movs	r2, #0
 80029b6:	601a      	str	r2, [r3, #0]
 80029b8:	605a      	str	r2, [r3, #4]

  htim7.Instance = TIM7;
 80029ba:	4b15      	ldr	r3, [pc, #84]	; (8002a10 <MX_TIM7_Init+0x64>)
 80029bc:	4a15      	ldr	r2, [pc, #84]	; (8002a14 <MX_TIM7_Init+0x68>)
 80029be:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 900-1;
 80029c0:	4b13      	ldr	r3, [pc, #76]	; (8002a10 <MX_TIM7_Init+0x64>)
 80029c2:	f240 3283 	movw	r2, #899	; 0x383
 80029c6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029c8:	4b11      	ldr	r3, [pc, #68]	; (8002a10 <MX_TIM7_Init+0x64>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 80029ce:	4b10      	ldr	r3, [pc, #64]	; (8002a10 <MX_TIM7_Init+0x64>)
 80029d0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80029d4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029d6:	4b0e      	ldr	r3, [pc, #56]	; (8002a10 <MX_TIM7_Init+0x64>)
 80029d8:	2200      	movs	r2, #0
 80029da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80029dc:	480c      	ldr	r0, [pc, #48]	; (8002a10 <MX_TIM7_Init+0x64>)
 80029de:	f002 fb41 	bl	8005064 <HAL_TIM_Base_Init>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d001      	beq.n	80029ec <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80029e8:	f7ff fc26 	bl	8002238 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029ec:	2300      	movs	r3, #0
 80029ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029f0:	2300      	movs	r3, #0
 80029f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80029f4:	463b      	mov	r3, r7
 80029f6:	4619      	mov	r1, r3
 80029f8:	4805      	ldr	r0, [pc, #20]	; (8002a10 <MX_TIM7_Init+0x64>)
 80029fa:	f003 fc3d 	bl	8006278 <HAL_TIMEx_MasterConfigSynchronization>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d001      	beq.n	8002a08 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002a04:	f7ff fc18 	bl	8002238 <Error_Handler>
  }

}
 8002a08:	bf00      	nop
 8002a0a:	3708      	adds	r7, #8
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	200001f0 	.word	0x200001f0
 8002a14:	40001400 	.word	0x40001400

08002a18 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b090      	sub	sp, #64	; 0x40
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a20:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002a24:	2200      	movs	r2, #0
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	605a      	str	r2, [r3, #4]
 8002a2a:	609a      	str	r2, [r3, #8]
 8002a2c:	60da      	str	r2, [r3, #12]
 8002a2e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a38:	d12d      	bne.n	8002a96 <HAL_TIM_Base_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a3e:	4b66      	ldr	r3, [pc, #408]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a42:	4a65      	ldr	r2, [pc, #404]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002a44:	f043 0301 	orr.w	r3, r3, #1
 8002a48:	6413      	str	r3, [r2, #64]	; 0x40
 8002a4a:	4b63      	ldr	r3, [pc, #396]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4e:	f003 0301 	and.w	r3, r3, #1
 8002a52:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a54:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a56:	2300      	movs	r3, #0
 8002a58:	627b      	str	r3, [r7, #36]	; 0x24
 8002a5a:	4b5f      	ldr	r3, [pc, #380]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5e:	4a5e      	ldr	r2, [pc, #376]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002a60:	f043 0301 	orr.w	r3, r3, #1
 8002a64:	6313      	str	r3, [r2, #48]	; 0x30
 8002a66:	4b5c      	ldr	r3, [pc, #368]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6a:	f003 0301 	and.w	r3, r3, #1
 8002a6e:	627b      	str	r3, [r7, #36]	; 0x24
 8002a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002a72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002a76:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a78:	2302      	movs	r3, #2
 8002a7a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a80:	2300      	movs	r3, #0
 8002a82:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002a84:	2301      	movs	r3, #1
 8002a86:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a88:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	4853      	ldr	r0, [pc, #332]	; (8002bdc <HAL_TIM_Base_MspInit+0x1c4>)
 8002a90:	f000 fbf2 	bl	8003278 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8002a94:	e09b      	b.n	8002bce <HAL_TIM_Base_MspInit+0x1b6>
  else if(tim_baseHandle->Instance==TIM3)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a51      	ldr	r2, [pc, #324]	; (8002be0 <HAL_TIM_Base_MspInit+0x1c8>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d12c      	bne.n	8002afa <HAL_TIM_Base_MspInit+0xe2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	623b      	str	r3, [r7, #32]
 8002aa4:	4b4c      	ldr	r3, [pc, #304]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa8:	4a4b      	ldr	r2, [pc, #300]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002aaa:	f043 0302 	orr.w	r3, r3, #2
 8002aae:	6413      	str	r3, [r2, #64]	; 0x40
 8002ab0:	4b49      	ldr	r3, [pc, #292]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab4:	f003 0302 	and.w	r3, r3, #2
 8002ab8:	623b      	str	r3, [r7, #32]
 8002aba:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002abc:	2300      	movs	r3, #0
 8002abe:	61fb      	str	r3, [r7, #28]
 8002ac0:	4b45      	ldr	r3, [pc, #276]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac4:	4a44      	ldr	r2, [pc, #272]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002ac6:	f043 0308 	orr.w	r3, r3, #8
 8002aca:	6313      	str	r3, [r2, #48]	; 0x30
 8002acc:	4b42      	ldr	r3, [pc, #264]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad0:	f003 0308 	and.w	r3, r3, #8
 8002ad4:	61fb      	str	r3, [r7, #28]
 8002ad6:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ad8:	2304      	movs	r3, #4
 8002ada:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002adc:	2302      	movs	r3, #2
 8002ade:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002ae8:	2302      	movs	r3, #2
 8002aea:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002aec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002af0:	4619      	mov	r1, r3
 8002af2:	483c      	ldr	r0, [pc, #240]	; (8002be4 <HAL_TIM_Base_MspInit+0x1cc>)
 8002af4:	f000 fbc0 	bl	8003278 <HAL_GPIO_Init>
}
 8002af8:	e069      	b.n	8002bce <HAL_TIM_Base_MspInit+0x1b6>
  else if(tim_baseHandle->Instance==TIM4)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a3a      	ldr	r2, [pc, #232]	; (8002be8 <HAL_TIM_Base_MspInit+0x1d0>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d10e      	bne.n	8002b22 <HAL_TIM_Base_MspInit+0x10a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b04:	2300      	movs	r3, #0
 8002b06:	61bb      	str	r3, [r7, #24]
 8002b08:	4b33      	ldr	r3, [pc, #204]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0c:	4a32      	ldr	r2, [pc, #200]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002b0e:	f043 0304 	orr.w	r3, r3, #4
 8002b12:	6413      	str	r3, [r2, #64]	; 0x40
 8002b14:	4b30      	ldr	r3, [pc, #192]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b18:	f003 0304 	and.w	r3, r3, #4
 8002b1c:	61bb      	str	r3, [r7, #24]
 8002b1e:	69bb      	ldr	r3, [r7, #24]
}
 8002b20:	e055      	b.n	8002bce <HAL_TIM_Base_MspInit+0x1b6>
  else if(tim_baseHandle->Instance==TIM5)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a31      	ldr	r2, [pc, #196]	; (8002bec <HAL_TIM_Base_MspInit+0x1d4>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d135      	bne.n	8002b98 <HAL_TIM_Base_MspInit+0x180>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	617b      	str	r3, [r7, #20]
 8002b30:	4b29      	ldr	r3, [pc, #164]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b34:	4a28      	ldr	r2, [pc, #160]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002b36:	f043 0308 	orr.w	r3, r3, #8
 8002b3a:	6413      	str	r3, [r2, #64]	; 0x40
 8002b3c:	4b26      	ldr	r3, [pc, #152]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b40:	f003 0308 	and.w	r3, r3, #8
 8002b44:	617b      	str	r3, [r7, #20]
 8002b46:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b48:	2300      	movs	r3, #0
 8002b4a:	613b      	str	r3, [r7, #16]
 8002b4c:	4b22      	ldr	r3, [pc, #136]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b50:	4a21      	ldr	r2, [pc, #132]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002b52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b56:	6313      	str	r3, [r2, #48]	; 0x30
 8002b58:	4b1f      	ldr	r3, [pc, #124]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b60:	613b      	str	r3, [r7, #16]
 8002b62:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = IC_Eco_Pin;
 8002b64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b68:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b6a:	2302      	movs	r3, #2
 8002b6c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b72:	2300      	movs	r3, #0
 8002b74:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002b76:	2302      	movs	r3, #2
 8002b78:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(IC_Eco_GPIO_Port, &GPIO_InitStruct);
 8002b7a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b7e:	4619      	mov	r1, r3
 8002b80:	481b      	ldr	r0, [pc, #108]	; (8002bf0 <HAL_TIM_Base_MspInit+0x1d8>)
 8002b82:	f000 fb79 	bl	8003278 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002b86:	2200      	movs	r2, #0
 8002b88:	2100      	movs	r1, #0
 8002b8a:	2032      	movs	r0, #50	; 0x32
 8002b8c:	f000 faad 	bl	80030ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002b90:	2032      	movs	r0, #50	; 0x32
 8002b92:	f000 fac6 	bl	8003122 <HAL_NVIC_EnableIRQ>
}
 8002b96:	e01a      	b.n	8002bce <HAL_TIM_Base_MspInit+0x1b6>
  else if(tim_baseHandle->Instance==TIM7)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a15      	ldr	r2, [pc, #84]	; (8002bf4 <HAL_TIM_Base_MspInit+0x1dc>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d115      	bne.n	8002bce <HAL_TIM_Base_MspInit+0x1b6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	60fb      	str	r3, [r7, #12]
 8002ba6:	4b0c      	ldr	r3, [pc, #48]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002baa:	4a0b      	ldr	r2, [pc, #44]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002bac:	f043 0320 	orr.w	r3, r3, #32
 8002bb0:	6413      	str	r3, [r2, #64]	; 0x40
 8002bb2:	4b09      	ldr	r3, [pc, #36]	; (8002bd8 <HAL_TIM_Base_MspInit+0x1c0>)
 8002bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb6:	f003 0320 	and.w	r3, r3, #32
 8002bba:	60fb      	str	r3, [r7, #12]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	2037      	movs	r0, #55	; 0x37
 8002bc4:	f000 fa91 	bl	80030ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002bc8:	2037      	movs	r0, #55	; 0x37
 8002bca:	f000 faaa 	bl	8003122 <HAL_NVIC_EnableIRQ>
}
 8002bce:	bf00      	nop
 8002bd0:	3740      	adds	r7, #64	; 0x40
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40023800 	.word	0x40023800
 8002bdc:	40020000 	.word	0x40020000
 8002be0:	40000400 	.word	0x40000400
 8002be4:	40020c00 	.word	0x40020c00
 8002be8:	40000800 	.word	0x40000800
 8002bec:	40000c00 	.word	0x40000c00
 8002bf0:	40021c00 	.word	0x40021c00
 8002bf4:	40001400 	.word	0x40001400

08002bf8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b08a      	sub	sp, #40	; 0x28
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c00:	f107 0314 	add.w	r3, r7, #20
 8002c04:	2200      	movs	r2, #0
 8002c06:	601a      	str	r2, [r3, #0]
 8002c08:	605a      	str	r2, [r3, #4]
 8002c0a:	609a      	str	r2, [r3, #8]
 8002c0c:	60da      	str	r2, [r3, #12]
 8002c0e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a25      	ldr	r2, [pc, #148]	; (8002cac <HAL_TIM_MspPostInit+0xb4>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d11f      	bne.n	8002c5a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	613b      	str	r3, [r7, #16]
 8002c1e:	4b24      	ldr	r3, [pc, #144]	; (8002cb0 <HAL_TIM_MspPostInit+0xb8>)
 8002c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c22:	4a23      	ldr	r2, [pc, #140]	; (8002cb0 <HAL_TIM_MspPostInit+0xb8>)
 8002c24:	f043 0308 	orr.w	r3, r3, #8
 8002c28:	6313      	str	r3, [r2, #48]	; 0x30
 8002c2a:	4b21      	ldr	r3, [pc, #132]	; (8002cb0 <HAL_TIM_MspPostInit+0xb8>)
 8002c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2e:	f003 0308 	and.w	r3, r3, #8
 8002c32:	613b      	str	r3, [r7, #16]
 8002c34:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = PWM_R_Pin|PWM_L_Pin;
 8002c36:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002c3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c3c:	2302      	movs	r3, #2
 8002c3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c40:	2300      	movs	r3, #0
 8002c42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c44:	2300      	movs	r3, #0
 8002c46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002c48:	2302      	movs	r3, #2
 8002c4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c4c:	f107 0314 	add.w	r3, r7, #20
 8002c50:	4619      	mov	r1, r3
 8002c52:	4818      	ldr	r0, [pc, #96]	; (8002cb4 <HAL_TIM_MspPostInit+0xbc>)
 8002c54:	f000 fb10 	bl	8003278 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8002c58:	e023      	b.n	8002ca2 <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM5)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a16      	ldr	r2, [pc, #88]	; (8002cb8 <HAL_TIM_MspPostInit+0xc0>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d11e      	bne.n	8002ca2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002c64:	2300      	movs	r3, #0
 8002c66:	60fb      	str	r3, [r7, #12]
 8002c68:	4b11      	ldr	r3, [pc, #68]	; (8002cb0 <HAL_TIM_MspPostInit+0xb8>)
 8002c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6c:	4a10      	ldr	r2, [pc, #64]	; (8002cb0 <HAL_TIM_MspPostInit+0xb8>)
 8002c6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c72:	6313      	str	r3, [r2, #48]	; 0x30
 8002c74:	4b0e      	ldr	r3, [pc, #56]	; (8002cb0 <HAL_TIM_MspPostInit+0xb8>)
 8002c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c7c:	60fb      	str	r3, [r7, #12]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_Trig_Pin;
 8002c80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c86:	2302      	movs	r3, #2
 8002c88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002c92:	2302      	movs	r3, #2
 8002c94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_Trig_GPIO_Port, &GPIO_InitStruct);
 8002c96:	f107 0314 	add.w	r3, r7, #20
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	4807      	ldr	r0, [pc, #28]	; (8002cbc <HAL_TIM_MspPostInit+0xc4>)
 8002c9e:	f000 faeb 	bl	8003278 <HAL_GPIO_Init>
}
 8002ca2:	bf00      	nop
 8002ca4:	3728      	adds	r7, #40	; 0x28
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	40000800 	.word	0x40000800
 8002cb0:	40023800 	.word	0x40023800
 8002cb4:	40020c00 	.word	0x40020c00
 8002cb8:	40000c00 	.word	0x40000c00
 8002cbc:	40021c00 	.word	0x40021c00

08002cc0 <MX_UART7_Init>:

UART_HandleTypeDef huart7;

/* UART7 init function */
void MX_UART7_Init(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0

  huart7.Instance = UART7;
 8002cc4:	4b11      	ldr	r3, [pc, #68]	; (8002d0c <MX_UART7_Init+0x4c>)
 8002cc6:	4a12      	ldr	r2, [pc, #72]	; (8002d10 <MX_UART7_Init+0x50>)
 8002cc8:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8002cca:	4b10      	ldr	r3, [pc, #64]	; (8002d0c <MX_UART7_Init+0x4c>)
 8002ccc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002cd0:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8002cd2:	4b0e      	ldr	r3, [pc, #56]	; (8002d0c <MX_UART7_Init+0x4c>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8002cd8:	4b0c      	ldr	r3, [pc, #48]	; (8002d0c <MX_UART7_Init+0x4c>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8002cde:	4b0b      	ldr	r3, [pc, #44]	; (8002d0c <MX_UART7_Init+0x4c>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8002ce4:	4b09      	ldr	r3, [pc, #36]	; (8002d0c <MX_UART7_Init+0x4c>)
 8002ce6:	220c      	movs	r2, #12
 8002ce8:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cea:	4b08      	ldr	r3, [pc, #32]	; (8002d0c <MX_UART7_Init+0x4c>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cf0:	4b06      	ldr	r3, [pc, #24]	; (8002d0c <MX_UART7_Init+0x4c>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8002cf6:	4805      	ldr	r0, [pc, #20]	; (8002d0c <MX_UART7_Init+0x4c>)
 8002cf8:	f003 fb4e 	bl	8006398 <HAL_UART_Init>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d001      	beq.n	8002d06 <MX_UART7_Init+0x46>
  {
    Error_Handler();
 8002d02:	f7ff fa99 	bl	8002238 <Error_Handler>
  }

}
 8002d06:	bf00      	nop
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	20000230 	.word	0x20000230
 8002d10:	40007800 	.word	0x40007800

08002d14 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b08a      	sub	sp, #40	; 0x28
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d1c:	f107 0314 	add.w	r3, r7, #20
 8002d20:	2200      	movs	r2, #0
 8002d22:	601a      	str	r2, [r3, #0]
 8002d24:	605a      	str	r2, [r3, #4]
 8002d26:	609a      	str	r2, [r3, #8]
 8002d28:	60da      	str	r2, [r3, #12]
 8002d2a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART7)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a1d      	ldr	r2, [pc, #116]	; (8002da8 <HAL_UART_MspInit+0x94>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d133      	bne.n	8002d9e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8002d36:	2300      	movs	r3, #0
 8002d38:	613b      	str	r3, [r7, #16]
 8002d3a:	4b1c      	ldr	r3, [pc, #112]	; (8002dac <HAL_UART_MspInit+0x98>)
 8002d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3e:	4a1b      	ldr	r2, [pc, #108]	; (8002dac <HAL_UART_MspInit+0x98>)
 8002d40:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002d44:	6413      	str	r3, [r2, #64]	; 0x40
 8002d46:	4b19      	ldr	r3, [pc, #100]	; (8002dac <HAL_UART_MspInit+0x98>)
 8002d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002d4e:	613b      	str	r3, [r7, #16]
 8002d50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d52:	2300      	movs	r3, #0
 8002d54:	60fb      	str	r3, [r7, #12]
 8002d56:	4b15      	ldr	r3, [pc, #84]	; (8002dac <HAL_UART_MspInit+0x98>)
 8002d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d5a:	4a14      	ldr	r2, [pc, #80]	; (8002dac <HAL_UART_MspInit+0x98>)
 8002d5c:	f043 0320 	orr.w	r3, r3, #32
 8002d60:	6313      	str	r3, [r2, #48]	; 0x30
 8002d62:	4b12      	ldr	r3, [pc, #72]	; (8002dac <HAL_UART_MspInit+0x98>)
 8002d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d66:	f003 0320 	and.w	r3, r3, #32
 8002d6a:	60fb      	str	r3, [r7, #12]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
    /**UART7 GPIO Configuration
    PF6     ------> UART7_RX
    PF7     ------> UART7_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d6e:	23c0      	movs	r3, #192	; 0xc0
 8002d70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d72:	2302      	movs	r3, #2
 8002d74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d76:	2301      	movs	r3, #1
 8002d78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8002d7e:	2308      	movs	r3, #8
 8002d80:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002d82:	f107 0314 	add.w	r3, r7, #20
 8002d86:	4619      	mov	r1, r3
 8002d88:	4809      	ldr	r0, [pc, #36]	; (8002db0 <HAL_UART_MspInit+0x9c>)
 8002d8a:	f000 fa75 	bl	8003278 <HAL_GPIO_Init>

    /* UART7 interrupt Init */
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 8002d8e:	2200      	movs	r2, #0
 8002d90:	2100      	movs	r1, #0
 8002d92:	2052      	movs	r0, #82	; 0x52
 8002d94:	f000 f9a9 	bl	80030ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8002d98:	2052      	movs	r0, #82	; 0x52
 8002d9a:	f000 f9c2 	bl	8003122 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
}
 8002d9e:	bf00      	nop
 8002da0:	3728      	adds	r7, #40	; 0x28
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	40007800 	.word	0x40007800
 8002dac:	40023800 	.word	0x40023800
 8002db0:	40021400 	.word	0x40021400

08002db4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002db4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002dec <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002db8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002dba:	e003      	b.n	8002dc4 <LoopCopyDataInit>

08002dbc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002dbc:	4b0c      	ldr	r3, [pc, #48]	; (8002df0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002dbe:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002dc0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002dc2:	3104      	adds	r1, #4

08002dc4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002dc4:	480b      	ldr	r0, [pc, #44]	; (8002df4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002dc6:	4b0c      	ldr	r3, [pc, #48]	; (8002df8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002dc8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002dca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002dcc:	d3f6      	bcc.n	8002dbc <CopyDataInit>
  ldr  r2, =_sbss
 8002dce:	4a0b      	ldr	r2, [pc, #44]	; (8002dfc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002dd0:	e002      	b.n	8002dd8 <LoopFillZerobss>

08002dd2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002dd2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002dd4:	f842 3b04 	str.w	r3, [r2], #4

08002dd8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002dd8:	4b09      	ldr	r3, [pc, #36]	; (8002e00 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002dda:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002ddc:	d3f9      	bcc.n	8002dd2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002dde:	f7ff fbff 	bl	80025e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002de2:	f004 fbb5 	bl	8007550 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002de6:	f7fe fb9d 	bl	8001524 <main>
  bx  lr    
 8002dea:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002dec:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8002df0:	080075e8 	.word	0x080075e8
  ldr  r0, =_sdata
 8002df4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002df8:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 8002dfc:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8002e00:	20000274 	.word	0x20000274

08002e04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e04:	e7fe      	b.n	8002e04 <ADC_IRQHandler>
	...

08002e08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e0c:	4b0e      	ldr	r3, [pc, #56]	; (8002e48 <HAL_Init+0x40>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a0d      	ldr	r2, [pc, #52]	; (8002e48 <HAL_Init+0x40>)
 8002e12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e18:	4b0b      	ldr	r3, [pc, #44]	; (8002e48 <HAL_Init+0x40>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a0a      	ldr	r2, [pc, #40]	; (8002e48 <HAL_Init+0x40>)
 8002e1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e24:	4b08      	ldr	r3, [pc, #32]	; (8002e48 <HAL_Init+0x40>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a07      	ldr	r2, [pc, #28]	; (8002e48 <HAL_Init+0x40>)
 8002e2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e30:	2003      	movs	r0, #3
 8002e32:	f000 f94f 	bl	80030d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e36:	2000      	movs	r0, #0
 8002e38:	f000 f808 	bl	8002e4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e3c:	f7ff fb5c 	bl	80024f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	40023c00 	.word	0x40023c00

08002e4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e54:	4b12      	ldr	r3, [pc, #72]	; (8002ea0 <HAL_InitTick+0x54>)
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	4b12      	ldr	r3, [pc, #72]	; (8002ea4 <HAL_InitTick+0x58>)
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e62:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f000 f967 	bl	800313e <HAL_SYSTICK_Config>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d001      	beq.n	8002e7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e00e      	b.n	8002e98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2b0f      	cmp	r3, #15
 8002e7e:	d80a      	bhi.n	8002e96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e80:	2200      	movs	r2, #0
 8002e82:	6879      	ldr	r1, [r7, #4]
 8002e84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e88:	f000 f92f 	bl	80030ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e8c:	4a06      	ldr	r2, [pc, #24]	; (8002ea8 <HAL_InitTick+0x5c>)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e92:	2300      	movs	r3, #0
 8002e94:	e000      	b.n	8002e98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3708      	adds	r7, #8
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	20000004 	.word	0x20000004
 8002ea4:	2000000c 	.word	0x2000000c
 8002ea8:	20000008 	.word	0x20000008

08002eac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002eac:	b480      	push	{r7}
 8002eae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002eb0:	4b06      	ldr	r3, [pc, #24]	; (8002ecc <HAL_IncTick+0x20>)
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	4b06      	ldr	r3, [pc, #24]	; (8002ed0 <HAL_IncTick+0x24>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4413      	add	r3, r2
 8002ebc:	4a04      	ldr	r2, [pc, #16]	; (8002ed0 <HAL_IncTick+0x24>)
 8002ebe:	6013      	str	r3, [r2, #0]
}
 8002ec0:	bf00      	nop
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr
 8002eca:	bf00      	nop
 8002ecc:	2000000c 	.word	0x2000000c
 8002ed0:	20000270 	.word	0x20000270

08002ed4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ed8:	4b03      	ldr	r3, [pc, #12]	; (8002ee8 <HAL_GetTick+0x14>)
 8002eda:	681b      	ldr	r3, [r3, #0]
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr
 8002ee6:	bf00      	nop
 8002ee8:	20000270 	.word	0x20000270

08002eec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ef4:	f7ff ffee 	bl	8002ed4 <HAL_GetTick>
 8002ef8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f04:	d005      	beq.n	8002f12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f06:	4b0a      	ldr	r3, [pc, #40]	; (8002f30 <HAL_Delay+0x44>)
 8002f08:	781b      	ldrb	r3, [r3, #0]
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	4413      	add	r3, r2
 8002f10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f12:	bf00      	nop
 8002f14:	f7ff ffde 	bl	8002ed4 <HAL_GetTick>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	68fa      	ldr	r2, [r7, #12]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d8f7      	bhi.n	8002f14 <HAL_Delay+0x28>
  {
  }
}
 8002f24:	bf00      	nop
 8002f26:	bf00      	nop
 8002f28:	3710      	adds	r7, #16
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	2000000c 	.word	0x2000000c

08002f34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b085      	sub	sp, #20
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f003 0307 	and.w	r3, r3, #7
 8002f42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f44:	4b0c      	ldr	r3, [pc, #48]	; (8002f78 <__NVIC_SetPriorityGrouping+0x44>)
 8002f46:	68db      	ldr	r3, [r3, #12]
 8002f48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f4a:	68ba      	ldr	r2, [r7, #8]
 8002f4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f50:	4013      	ands	r3, r2
 8002f52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f66:	4a04      	ldr	r2, [pc, #16]	; (8002f78 <__NVIC_SetPriorityGrouping+0x44>)
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	60d3      	str	r3, [r2, #12]
}
 8002f6c:	bf00      	nop
 8002f6e:	3714      	adds	r7, #20
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr
 8002f78:	e000ed00 	.word	0xe000ed00

08002f7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f80:	4b04      	ldr	r3, [pc, #16]	; (8002f94 <__NVIC_GetPriorityGrouping+0x18>)
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	0a1b      	lsrs	r3, r3, #8
 8002f86:	f003 0307 	and.w	r3, r3, #7
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr
 8002f94:	e000ed00 	.word	0xe000ed00

08002f98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	db0b      	blt.n	8002fc2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002faa:	79fb      	ldrb	r3, [r7, #7]
 8002fac:	f003 021f 	and.w	r2, r3, #31
 8002fb0:	4907      	ldr	r1, [pc, #28]	; (8002fd0 <__NVIC_EnableIRQ+0x38>)
 8002fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb6:	095b      	lsrs	r3, r3, #5
 8002fb8:	2001      	movs	r0, #1
 8002fba:	fa00 f202 	lsl.w	r2, r0, r2
 8002fbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002fc2:	bf00      	nop
 8002fc4:	370c      	adds	r7, #12
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	e000e100 	.word	0xe000e100

08002fd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	4603      	mov	r3, r0
 8002fdc:	6039      	str	r1, [r7, #0]
 8002fde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	db0a      	blt.n	8002ffe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	b2da      	uxtb	r2, r3
 8002fec:	490c      	ldr	r1, [pc, #48]	; (8003020 <__NVIC_SetPriority+0x4c>)
 8002fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff2:	0112      	lsls	r2, r2, #4
 8002ff4:	b2d2      	uxtb	r2, r2
 8002ff6:	440b      	add	r3, r1
 8002ff8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ffc:	e00a      	b.n	8003014 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	b2da      	uxtb	r2, r3
 8003002:	4908      	ldr	r1, [pc, #32]	; (8003024 <__NVIC_SetPriority+0x50>)
 8003004:	79fb      	ldrb	r3, [r7, #7]
 8003006:	f003 030f 	and.w	r3, r3, #15
 800300a:	3b04      	subs	r3, #4
 800300c:	0112      	lsls	r2, r2, #4
 800300e:	b2d2      	uxtb	r2, r2
 8003010:	440b      	add	r3, r1
 8003012:	761a      	strb	r2, [r3, #24]
}
 8003014:	bf00      	nop
 8003016:	370c      	adds	r7, #12
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr
 8003020:	e000e100 	.word	0xe000e100
 8003024:	e000ed00 	.word	0xe000ed00

08003028 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003028:	b480      	push	{r7}
 800302a:	b089      	sub	sp, #36	; 0x24
 800302c:	af00      	add	r7, sp, #0
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	f003 0307 	and.w	r3, r3, #7
 800303a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	f1c3 0307 	rsb	r3, r3, #7
 8003042:	2b04      	cmp	r3, #4
 8003044:	bf28      	it	cs
 8003046:	2304      	movcs	r3, #4
 8003048:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	3304      	adds	r3, #4
 800304e:	2b06      	cmp	r3, #6
 8003050:	d902      	bls.n	8003058 <NVIC_EncodePriority+0x30>
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	3b03      	subs	r3, #3
 8003056:	e000      	b.n	800305a <NVIC_EncodePriority+0x32>
 8003058:	2300      	movs	r3, #0
 800305a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800305c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	fa02 f303 	lsl.w	r3, r2, r3
 8003066:	43da      	mvns	r2, r3
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	401a      	ands	r2, r3
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003070:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	fa01 f303 	lsl.w	r3, r1, r3
 800307a:	43d9      	mvns	r1, r3
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003080:	4313      	orrs	r3, r2
         );
}
 8003082:	4618      	mov	r0, r3
 8003084:	3724      	adds	r7, #36	; 0x24
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
	...

08003090 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	3b01      	subs	r3, #1
 800309c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030a0:	d301      	bcc.n	80030a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030a2:	2301      	movs	r3, #1
 80030a4:	e00f      	b.n	80030c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030a6:	4a0a      	ldr	r2, [pc, #40]	; (80030d0 <SysTick_Config+0x40>)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	3b01      	subs	r3, #1
 80030ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030ae:	210f      	movs	r1, #15
 80030b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80030b4:	f7ff ff8e 	bl	8002fd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030b8:	4b05      	ldr	r3, [pc, #20]	; (80030d0 <SysTick_Config+0x40>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030be:	4b04      	ldr	r3, [pc, #16]	; (80030d0 <SysTick_Config+0x40>)
 80030c0:	2207      	movs	r2, #7
 80030c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030c4:	2300      	movs	r3, #0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3708      	adds	r7, #8
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	e000e010 	.word	0xe000e010

080030d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f7ff ff29 	bl	8002f34 <__NVIC_SetPriorityGrouping>
}
 80030e2:	bf00      	nop
 80030e4:	3708      	adds	r7, #8
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}

080030ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030ea:	b580      	push	{r7, lr}
 80030ec:	b086      	sub	sp, #24
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	4603      	mov	r3, r0
 80030f2:	60b9      	str	r1, [r7, #8]
 80030f4:	607a      	str	r2, [r7, #4]
 80030f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030f8:	2300      	movs	r3, #0
 80030fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030fc:	f7ff ff3e 	bl	8002f7c <__NVIC_GetPriorityGrouping>
 8003100:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	68b9      	ldr	r1, [r7, #8]
 8003106:	6978      	ldr	r0, [r7, #20]
 8003108:	f7ff ff8e 	bl	8003028 <NVIC_EncodePriority>
 800310c:	4602      	mov	r2, r0
 800310e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003112:	4611      	mov	r1, r2
 8003114:	4618      	mov	r0, r3
 8003116:	f7ff ff5d 	bl	8002fd4 <__NVIC_SetPriority>
}
 800311a:	bf00      	nop
 800311c:	3718      	adds	r7, #24
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}

08003122 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003122:	b580      	push	{r7, lr}
 8003124:	b082      	sub	sp, #8
 8003126:	af00      	add	r7, sp, #0
 8003128:	4603      	mov	r3, r0
 800312a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800312c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003130:	4618      	mov	r0, r3
 8003132:	f7ff ff31 	bl	8002f98 <__NVIC_EnableIRQ>
}
 8003136:	bf00      	nop
 8003138:	3708      	adds	r7, #8
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}

0800313e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800313e:	b580      	push	{r7, lr}
 8003140:	b082      	sub	sp, #8
 8003142:	af00      	add	r7, sp, #0
 8003144:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f7ff ffa2 	bl	8003090 <SysTick_Config>
 800314c:	4603      	mov	r3, r0
}
 800314e:	4618      	mov	r0, r3
 8003150:	3708      	adds	r7, #8
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}

08003156 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8003156:	b580      	push	{r7, lr}
 8003158:	b082      	sub	sp, #8
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d101      	bne.n	8003168 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e014      	b.n	8003192 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	791b      	ldrb	r3, [r3, #4]
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b00      	cmp	r3, #0
 8003170:	d105      	bne.n	800317e <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f7fe f869 	bl	8001250 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2202      	movs	r2, #2
 8003182:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2201      	movs	r2, #1
 800318e:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 800319a:	b480      	push	{r7}
 800319c:	b087      	sub	sp, #28
 800319e:	af00      	add	r7, sp, #0
 80031a0:	60f8      	str	r0, [r7, #12]
 80031a2:	60b9      	str	r1, [r7, #8]
 80031a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 80031a6:	2300      	movs	r3, #0
 80031a8:	617b      	str	r3, [r7, #20]
 80031aa:	2300      	movs	r3, #0
 80031ac:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	795b      	ldrb	r3, [r3, #5]
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d101      	bne.n	80031ba <HAL_DAC_ConfigChannel+0x20>
 80031b6:	2302      	movs	r3, #2
 80031b8:	e036      	b.n	8003228 <HAL_DAC_ConfigChannel+0x8e>
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2201      	movs	r2, #1
 80031be:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2202      	movs	r2, #2
 80031c4:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80031ce:	f640 72fe 	movw	r2, #4094	; 0xffe
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	43db      	mvns	r3, r3
 80031da:	697a      	ldr	r2, [r7, #20]
 80031dc:	4013      	ands	r3, r2
 80031de:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80031ec:	693a      	ldr	r2, [r7, #16]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	fa02 f303 	lsl.w	r3, r2, r3
 80031f4:	697a      	ldr	r2, [r7, #20]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	697a      	ldr	r2, [r7, #20]
 8003200:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	6819      	ldr	r1, [r3, #0]
 8003208:	22c0      	movs	r2, #192	; 0xc0
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	fa02 f303 	lsl.w	r3, r2, r3
 8003210:	43da      	mvns	r2, r3
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	400a      	ands	r2, r1
 8003218:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2201      	movs	r2, #1
 800321e:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2200      	movs	r2, #0
 8003224:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8003226:	2300      	movs	r3, #0
}
 8003228:	4618      	mov	r0, r3
 800322a:	371c      	adds	r7, #28
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr

08003234 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003242:	b2db      	uxtb	r3, r3
 8003244:	2b02      	cmp	r3, #2
 8003246:	d004      	beq.n	8003252 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2280      	movs	r2, #128	; 0x80
 800324c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e00c      	b.n	800326c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2205      	movs	r2, #5
 8003256:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f022 0201 	bic.w	r2, r2, #1
 8003268:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800326a:	2300      	movs	r3, #0
}
 800326c:	4618      	mov	r0, r3
 800326e:	370c      	adds	r7, #12
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr

08003278 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003278:	b480      	push	{r7}
 800327a:	b089      	sub	sp, #36	; 0x24
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003282:	2300      	movs	r3, #0
 8003284:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003286:	2300      	movs	r3, #0
 8003288:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800328a:	2300      	movs	r3, #0
 800328c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800328e:	2300      	movs	r3, #0
 8003290:	61fb      	str	r3, [r7, #28]
 8003292:	e177      	b.n	8003584 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003294:	2201      	movs	r2, #1
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	fa02 f303 	lsl.w	r3, r2, r3
 800329c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	697a      	ldr	r2, [r7, #20]
 80032a4:	4013      	ands	r3, r2
 80032a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032a8:	693a      	ldr	r2, [r7, #16]
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	f040 8166 	bne.w	800357e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d00b      	beq.n	80032d2 <HAL_GPIO_Init+0x5a>
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d007      	beq.n	80032d2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80032c6:	2b11      	cmp	r3, #17
 80032c8:	d003      	beq.n	80032d2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	2b12      	cmp	r3, #18
 80032d0:	d130      	bne.n	8003334 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	005b      	lsls	r3, r3, #1
 80032dc:	2203      	movs	r2, #3
 80032de:	fa02 f303 	lsl.w	r3, r2, r3
 80032e2:	43db      	mvns	r3, r3
 80032e4:	69ba      	ldr	r2, [r7, #24]
 80032e6:	4013      	ands	r3, r2
 80032e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	68da      	ldr	r2, [r3, #12]
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	005b      	lsls	r3, r3, #1
 80032f2:	fa02 f303 	lsl.w	r3, r2, r3
 80032f6:	69ba      	ldr	r2, [r7, #24]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003308:	2201      	movs	r2, #1
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	fa02 f303 	lsl.w	r3, r2, r3
 8003310:	43db      	mvns	r3, r3
 8003312:	69ba      	ldr	r2, [r7, #24]
 8003314:	4013      	ands	r3, r2
 8003316:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	091b      	lsrs	r3, r3, #4
 800331e:	f003 0201 	and.w	r2, r3, #1
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	fa02 f303 	lsl.w	r3, r2, r3
 8003328:	69ba      	ldr	r2, [r7, #24]
 800332a:	4313      	orrs	r3, r2
 800332c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	69ba      	ldr	r2, [r7, #24]
 8003332:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	2203      	movs	r2, #3
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	43db      	mvns	r3, r3
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	4013      	ands	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	689a      	ldr	r2, [r3, #8]
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	005b      	lsls	r3, r3, #1
 8003354:	fa02 f303 	lsl.w	r3, r2, r3
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	4313      	orrs	r3, r2
 800335c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	69ba      	ldr	r2, [r7, #24]
 8003362:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	2b02      	cmp	r3, #2
 800336a:	d003      	beq.n	8003374 <HAL_GPIO_Init+0xfc>
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	2b12      	cmp	r3, #18
 8003372:	d123      	bne.n	80033bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	08da      	lsrs	r2, r3, #3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	3208      	adds	r2, #8
 800337c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003380:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	f003 0307 	and.w	r3, r3, #7
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	220f      	movs	r2, #15
 800338c:	fa02 f303 	lsl.w	r3, r2, r3
 8003390:	43db      	mvns	r3, r3
 8003392:	69ba      	ldr	r2, [r7, #24]
 8003394:	4013      	ands	r3, r2
 8003396:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	691a      	ldr	r2, [r3, #16]
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	f003 0307 	and.w	r3, r3, #7
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	fa02 f303 	lsl.w	r3, r2, r3
 80033a8:	69ba      	ldr	r2, [r7, #24]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033ae:	69fb      	ldr	r3, [r7, #28]
 80033b0:	08da      	lsrs	r2, r3, #3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	3208      	adds	r2, #8
 80033b6:	69b9      	ldr	r1, [r7, #24]
 80033b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	005b      	lsls	r3, r3, #1
 80033c6:	2203      	movs	r2, #3
 80033c8:	fa02 f303 	lsl.w	r3, r2, r3
 80033cc:	43db      	mvns	r3, r3
 80033ce:	69ba      	ldr	r2, [r7, #24]
 80033d0:	4013      	ands	r3, r2
 80033d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f003 0203 	and.w	r2, r3, #3
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	fa02 f303 	lsl.w	r3, r2, r3
 80033e4:	69ba      	ldr	r2, [r7, #24]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	69ba      	ldr	r2, [r7, #24]
 80033ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	f000 80c0 	beq.w	800357e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033fe:	2300      	movs	r3, #0
 8003400:	60fb      	str	r3, [r7, #12]
 8003402:	4b66      	ldr	r3, [pc, #408]	; (800359c <HAL_GPIO_Init+0x324>)
 8003404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003406:	4a65      	ldr	r2, [pc, #404]	; (800359c <HAL_GPIO_Init+0x324>)
 8003408:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800340c:	6453      	str	r3, [r2, #68]	; 0x44
 800340e:	4b63      	ldr	r3, [pc, #396]	; (800359c <HAL_GPIO_Init+0x324>)
 8003410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003412:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003416:	60fb      	str	r3, [r7, #12]
 8003418:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800341a:	4a61      	ldr	r2, [pc, #388]	; (80035a0 <HAL_GPIO_Init+0x328>)
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	089b      	lsrs	r3, r3, #2
 8003420:	3302      	adds	r3, #2
 8003422:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003426:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	f003 0303 	and.w	r3, r3, #3
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	220f      	movs	r2, #15
 8003432:	fa02 f303 	lsl.w	r3, r2, r3
 8003436:	43db      	mvns	r3, r3
 8003438:	69ba      	ldr	r2, [r7, #24]
 800343a:	4013      	ands	r3, r2
 800343c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a58      	ldr	r2, [pc, #352]	; (80035a4 <HAL_GPIO_Init+0x32c>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d037      	beq.n	80034b6 <HAL_GPIO_Init+0x23e>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a57      	ldr	r2, [pc, #348]	; (80035a8 <HAL_GPIO_Init+0x330>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d031      	beq.n	80034b2 <HAL_GPIO_Init+0x23a>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a56      	ldr	r2, [pc, #344]	; (80035ac <HAL_GPIO_Init+0x334>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d02b      	beq.n	80034ae <HAL_GPIO_Init+0x236>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a55      	ldr	r2, [pc, #340]	; (80035b0 <HAL_GPIO_Init+0x338>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d025      	beq.n	80034aa <HAL_GPIO_Init+0x232>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a54      	ldr	r2, [pc, #336]	; (80035b4 <HAL_GPIO_Init+0x33c>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d01f      	beq.n	80034a6 <HAL_GPIO_Init+0x22e>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a53      	ldr	r2, [pc, #332]	; (80035b8 <HAL_GPIO_Init+0x340>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d019      	beq.n	80034a2 <HAL_GPIO_Init+0x22a>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a52      	ldr	r2, [pc, #328]	; (80035bc <HAL_GPIO_Init+0x344>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d013      	beq.n	800349e <HAL_GPIO_Init+0x226>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a51      	ldr	r2, [pc, #324]	; (80035c0 <HAL_GPIO_Init+0x348>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d00d      	beq.n	800349a <HAL_GPIO_Init+0x222>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a50      	ldr	r2, [pc, #320]	; (80035c4 <HAL_GPIO_Init+0x34c>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d007      	beq.n	8003496 <HAL_GPIO_Init+0x21e>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a4f      	ldr	r2, [pc, #316]	; (80035c8 <HAL_GPIO_Init+0x350>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d101      	bne.n	8003492 <HAL_GPIO_Init+0x21a>
 800348e:	2309      	movs	r3, #9
 8003490:	e012      	b.n	80034b8 <HAL_GPIO_Init+0x240>
 8003492:	230a      	movs	r3, #10
 8003494:	e010      	b.n	80034b8 <HAL_GPIO_Init+0x240>
 8003496:	2308      	movs	r3, #8
 8003498:	e00e      	b.n	80034b8 <HAL_GPIO_Init+0x240>
 800349a:	2307      	movs	r3, #7
 800349c:	e00c      	b.n	80034b8 <HAL_GPIO_Init+0x240>
 800349e:	2306      	movs	r3, #6
 80034a0:	e00a      	b.n	80034b8 <HAL_GPIO_Init+0x240>
 80034a2:	2305      	movs	r3, #5
 80034a4:	e008      	b.n	80034b8 <HAL_GPIO_Init+0x240>
 80034a6:	2304      	movs	r3, #4
 80034a8:	e006      	b.n	80034b8 <HAL_GPIO_Init+0x240>
 80034aa:	2303      	movs	r3, #3
 80034ac:	e004      	b.n	80034b8 <HAL_GPIO_Init+0x240>
 80034ae:	2302      	movs	r3, #2
 80034b0:	e002      	b.n	80034b8 <HAL_GPIO_Init+0x240>
 80034b2:	2301      	movs	r3, #1
 80034b4:	e000      	b.n	80034b8 <HAL_GPIO_Init+0x240>
 80034b6:	2300      	movs	r3, #0
 80034b8:	69fa      	ldr	r2, [r7, #28]
 80034ba:	f002 0203 	and.w	r2, r2, #3
 80034be:	0092      	lsls	r2, r2, #2
 80034c0:	4093      	lsls	r3, r2
 80034c2:	69ba      	ldr	r2, [r7, #24]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034c8:	4935      	ldr	r1, [pc, #212]	; (80035a0 <HAL_GPIO_Init+0x328>)
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	089b      	lsrs	r3, r3, #2
 80034ce:	3302      	adds	r3, #2
 80034d0:	69ba      	ldr	r2, [r7, #24]
 80034d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034d6:	4b3d      	ldr	r3, [pc, #244]	; (80035cc <HAL_GPIO_Init+0x354>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	43db      	mvns	r3, r3
 80034e0:	69ba      	ldr	r2, [r7, #24]
 80034e2:	4013      	ands	r3, r2
 80034e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d003      	beq.n	80034fa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80034f2:	69ba      	ldr	r2, [r7, #24]
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	4313      	orrs	r3, r2
 80034f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034fa:	4a34      	ldr	r2, [pc, #208]	; (80035cc <HAL_GPIO_Init+0x354>)
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003500:	4b32      	ldr	r3, [pc, #200]	; (80035cc <HAL_GPIO_Init+0x354>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	43db      	mvns	r3, r3
 800350a:	69ba      	ldr	r2, [r7, #24]
 800350c:	4013      	ands	r3, r2
 800350e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003518:	2b00      	cmp	r3, #0
 800351a:	d003      	beq.n	8003524 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	4313      	orrs	r3, r2
 8003522:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003524:	4a29      	ldr	r2, [pc, #164]	; (80035cc <HAL_GPIO_Init+0x354>)
 8003526:	69bb      	ldr	r3, [r7, #24]
 8003528:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800352a:	4b28      	ldr	r3, [pc, #160]	; (80035cc <HAL_GPIO_Init+0x354>)
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	43db      	mvns	r3, r3
 8003534:	69ba      	ldr	r2, [r7, #24]
 8003536:	4013      	ands	r3, r2
 8003538:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003542:	2b00      	cmp	r3, #0
 8003544:	d003      	beq.n	800354e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003546:	69ba      	ldr	r2, [r7, #24]
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	4313      	orrs	r3, r2
 800354c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800354e:	4a1f      	ldr	r2, [pc, #124]	; (80035cc <HAL_GPIO_Init+0x354>)
 8003550:	69bb      	ldr	r3, [r7, #24]
 8003552:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003554:	4b1d      	ldr	r3, [pc, #116]	; (80035cc <HAL_GPIO_Init+0x354>)
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	43db      	mvns	r3, r3
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	4013      	ands	r3, r2
 8003562:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d003      	beq.n	8003578 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003570:	69ba      	ldr	r2, [r7, #24]
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	4313      	orrs	r3, r2
 8003576:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003578:	4a14      	ldr	r2, [pc, #80]	; (80035cc <HAL_GPIO_Init+0x354>)
 800357a:	69bb      	ldr	r3, [r7, #24]
 800357c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	3301      	adds	r3, #1
 8003582:	61fb      	str	r3, [r7, #28]
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	2b0f      	cmp	r3, #15
 8003588:	f67f ae84 	bls.w	8003294 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800358c:	bf00      	nop
 800358e:	bf00      	nop
 8003590:	3724      	adds	r7, #36	; 0x24
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	40023800 	.word	0x40023800
 80035a0:	40013800 	.word	0x40013800
 80035a4:	40020000 	.word	0x40020000
 80035a8:	40020400 	.word	0x40020400
 80035ac:	40020800 	.word	0x40020800
 80035b0:	40020c00 	.word	0x40020c00
 80035b4:	40021000 	.word	0x40021000
 80035b8:	40021400 	.word	0x40021400
 80035bc:	40021800 	.word	0x40021800
 80035c0:	40021c00 	.word	0x40021c00
 80035c4:	40022000 	.word	0x40022000
 80035c8:	40022400 	.word	0x40022400
 80035cc:	40013c00 	.word	0x40013c00

080035d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b085      	sub	sp, #20
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	460b      	mov	r3, r1
 80035da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	691a      	ldr	r2, [r3, #16]
 80035e0:	887b      	ldrh	r3, [r7, #2]
 80035e2:	4013      	ands	r3, r2
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d002      	beq.n	80035ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80035e8:	2301      	movs	r3, #1
 80035ea:	73fb      	strb	r3, [r7, #15]
 80035ec:	e001      	b.n	80035f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80035ee:	2300      	movs	r3, #0
 80035f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80035f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3714      	adds	r7, #20
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr

08003600 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	460b      	mov	r3, r1
 800360a:	807b      	strh	r3, [r7, #2]
 800360c:	4613      	mov	r3, r2
 800360e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003610:	787b      	ldrb	r3, [r7, #1]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d003      	beq.n	800361e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003616:	887a      	ldrh	r2, [r7, #2]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800361c:	e003      	b.n	8003626 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800361e:	887b      	ldrh	r3, [r7, #2]
 8003620:	041a      	lsls	r2, r3, #16
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	619a      	str	r2, [r3, #24]
}
 8003626:	bf00      	nop
 8003628:	370c      	adds	r7, #12
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr
	...

08003634 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b084      	sub	sp, #16
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d101      	bne.n	8003646 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e12b      	b.n	800389e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d106      	bne.n	8003660 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f7fd ff1a 	bl	8001494 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2224      	movs	r2, #36	; 0x24
 8003664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f022 0201 	bic.w	r2, r2, #1
 8003676:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003686:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003696:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003698:	f001 fcbc 	bl	8005014 <HAL_RCC_GetPCLK1Freq>
 800369c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	4a81      	ldr	r2, [pc, #516]	; (80038a8 <HAL_I2C_Init+0x274>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d807      	bhi.n	80036b8 <HAL_I2C_Init+0x84>
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	4a80      	ldr	r2, [pc, #512]	; (80038ac <HAL_I2C_Init+0x278>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	bf94      	ite	ls
 80036b0:	2301      	movls	r3, #1
 80036b2:	2300      	movhi	r3, #0
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	e006      	b.n	80036c6 <HAL_I2C_Init+0x92>
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	4a7d      	ldr	r2, [pc, #500]	; (80038b0 <HAL_I2C_Init+0x27c>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	bf94      	ite	ls
 80036c0:	2301      	movls	r3, #1
 80036c2:	2300      	movhi	r3, #0
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d001      	beq.n	80036ce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e0e7      	b.n	800389e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	4a78      	ldr	r2, [pc, #480]	; (80038b4 <HAL_I2C_Init+0x280>)
 80036d2:	fba2 2303 	umull	r2, r3, r2, r3
 80036d6:	0c9b      	lsrs	r3, r3, #18
 80036d8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68ba      	ldr	r2, [r7, #8]
 80036ea:	430a      	orrs	r2, r1
 80036ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	6a1b      	ldr	r3, [r3, #32]
 80036f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	4a6a      	ldr	r2, [pc, #424]	; (80038a8 <HAL_I2C_Init+0x274>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d802      	bhi.n	8003708 <HAL_I2C_Init+0xd4>
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	3301      	adds	r3, #1
 8003706:	e009      	b.n	800371c <HAL_I2C_Init+0xe8>
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800370e:	fb02 f303 	mul.w	r3, r2, r3
 8003712:	4a69      	ldr	r2, [pc, #420]	; (80038b8 <HAL_I2C_Init+0x284>)
 8003714:	fba2 2303 	umull	r2, r3, r2, r3
 8003718:	099b      	lsrs	r3, r3, #6
 800371a:	3301      	adds	r3, #1
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	6812      	ldr	r2, [r2, #0]
 8003720:	430b      	orrs	r3, r1
 8003722:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	69db      	ldr	r3, [r3, #28]
 800372a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800372e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	495c      	ldr	r1, [pc, #368]	; (80038a8 <HAL_I2C_Init+0x274>)
 8003738:	428b      	cmp	r3, r1
 800373a:	d819      	bhi.n	8003770 <HAL_I2C_Init+0x13c>
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	1e59      	subs	r1, r3, #1
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	005b      	lsls	r3, r3, #1
 8003746:	fbb1 f3f3 	udiv	r3, r1, r3
 800374a:	1c59      	adds	r1, r3, #1
 800374c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003750:	400b      	ands	r3, r1
 8003752:	2b00      	cmp	r3, #0
 8003754:	d00a      	beq.n	800376c <HAL_I2C_Init+0x138>
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	1e59      	subs	r1, r3, #1
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	005b      	lsls	r3, r3, #1
 8003760:	fbb1 f3f3 	udiv	r3, r1, r3
 8003764:	3301      	adds	r3, #1
 8003766:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800376a:	e051      	b.n	8003810 <HAL_I2C_Init+0x1dc>
 800376c:	2304      	movs	r3, #4
 800376e:	e04f      	b.n	8003810 <HAL_I2C_Init+0x1dc>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d111      	bne.n	800379c <HAL_I2C_Init+0x168>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	1e58      	subs	r0, r3, #1
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6859      	ldr	r1, [r3, #4]
 8003780:	460b      	mov	r3, r1
 8003782:	005b      	lsls	r3, r3, #1
 8003784:	440b      	add	r3, r1
 8003786:	fbb0 f3f3 	udiv	r3, r0, r3
 800378a:	3301      	adds	r3, #1
 800378c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003790:	2b00      	cmp	r3, #0
 8003792:	bf0c      	ite	eq
 8003794:	2301      	moveq	r3, #1
 8003796:	2300      	movne	r3, #0
 8003798:	b2db      	uxtb	r3, r3
 800379a:	e012      	b.n	80037c2 <HAL_I2C_Init+0x18e>
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	1e58      	subs	r0, r3, #1
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6859      	ldr	r1, [r3, #4]
 80037a4:	460b      	mov	r3, r1
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	440b      	add	r3, r1
 80037aa:	0099      	lsls	r1, r3, #2
 80037ac:	440b      	add	r3, r1
 80037ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80037b2:	3301      	adds	r3, #1
 80037b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	bf0c      	ite	eq
 80037bc:	2301      	moveq	r3, #1
 80037be:	2300      	movne	r3, #0
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d001      	beq.n	80037ca <HAL_I2C_Init+0x196>
 80037c6:	2301      	movs	r3, #1
 80037c8:	e022      	b.n	8003810 <HAL_I2C_Init+0x1dc>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d10e      	bne.n	80037f0 <HAL_I2C_Init+0x1bc>
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	1e58      	subs	r0, r3, #1
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6859      	ldr	r1, [r3, #4]
 80037da:	460b      	mov	r3, r1
 80037dc:	005b      	lsls	r3, r3, #1
 80037de:	440b      	add	r3, r1
 80037e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80037e4:	3301      	adds	r3, #1
 80037e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037ee:	e00f      	b.n	8003810 <HAL_I2C_Init+0x1dc>
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	1e58      	subs	r0, r3, #1
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6859      	ldr	r1, [r3, #4]
 80037f8:	460b      	mov	r3, r1
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	440b      	add	r3, r1
 80037fe:	0099      	lsls	r1, r3, #2
 8003800:	440b      	add	r3, r1
 8003802:	fbb0 f3f3 	udiv	r3, r0, r3
 8003806:	3301      	adds	r3, #1
 8003808:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800380c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003810:	6879      	ldr	r1, [r7, #4]
 8003812:	6809      	ldr	r1, [r1, #0]
 8003814:	4313      	orrs	r3, r2
 8003816:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	69da      	ldr	r2, [r3, #28]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a1b      	ldr	r3, [r3, #32]
 800382a:	431a      	orrs	r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	430a      	orrs	r2, r1
 8003832:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800383e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	6911      	ldr	r1, [r2, #16]
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	68d2      	ldr	r2, [r2, #12]
 800384a:	4311      	orrs	r1, r2
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	6812      	ldr	r2, [r2, #0]
 8003850:	430b      	orrs	r3, r1
 8003852:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	68db      	ldr	r3, [r3, #12]
 800385a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	695a      	ldr	r2, [r3, #20]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	699b      	ldr	r3, [r3, #24]
 8003866:	431a      	orrs	r2, r3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	430a      	orrs	r2, r1
 800386e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f042 0201 	orr.w	r2, r2, #1
 800387e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2200      	movs	r2, #0
 8003884:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2220      	movs	r2, #32
 800388a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3710      	adds	r7, #16
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	000186a0 	.word	0x000186a0
 80038ac:	001e847f 	.word	0x001e847f
 80038b0:	003d08ff 	.word	0x003d08ff
 80038b4:	431bde83 	.word	0x431bde83
 80038b8:	10624dd3 	.word	0x10624dd3

080038bc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b088      	sub	sp, #32
 80038c0:	af02      	add	r7, sp, #8
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	4608      	mov	r0, r1
 80038c6:	4611      	mov	r1, r2
 80038c8:	461a      	mov	r2, r3
 80038ca:	4603      	mov	r3, r0
 80038cc:	817b      	strh	r3, [r7, #10]
 80038ce:	460b      	mov	r3, r1
 80038d0:	813b      	strh	r3, [r7, #8]
 80038d2:	4613      	mov	r3, r2
 80038d4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80038d6:	f7ff fafd 	bl	8002ed4 <HAL_GetTick>
 80038da:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	2b20      	cmp	r3, #32
 80038e6:	f040 80d9 	bne.w	8003a9c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	9300      	str	r3, [sp, #0]
 80038ee:	2319      	movs	r3, #25
 80038f0:	2201      	movs	r2, #1
 80038f2:	496d      	ldr	r1, [pc, #436]	; (8003aa8 <HAL_I2C_Mem_Write+0x1ec>)
 80038f4:	68f8      	ldr	r0, [r7, #12]
 80038f6:	f000 fc7f 	bl	80041f8 <I2C_WaitOnFlagUntilTimeout>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d001      	beq.n	8003904 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003900:	2302      	movs	r3, #2
 8003902:	e0cc      	b.n	8003a9e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800390a:	2b01      	cmp	r3, #1
 800390c:	d101      	bne.n	8003912 <HAL_I2C_Mem_Write+0x56>
 800390e:	2302      	movs	r3, #2
 8003910:	e0c5      	b.n	8003a9e <HAL_I2C_Mem_Write+0x1e2>
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2201      	movs	r2, #1
 8003916:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0301 	and.w	r3, r3, #1
 8003924:	2b01      	cmp	r3, #1
 8003926:	d007      	beq.n	8003938 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f042 0201 	orr.w	r2, r2, #1
 8003936:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003946:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2221      	movs	r2, #33	; 0x21
 800394c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2240      	movs	r2, #64	; 0x40
 8003954:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2200      	movs	r2, #0
 800395c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6a3a      	ldr	r2, [r7, #32]
 8003962:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003968:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800396e:	b29a      	uxth	r2, r3
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	4a4d      	ldr	r2, [pc, #308]	; (8003aac <HAL_I2C_Mem_Write+0x1f0>)
 8003978:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800397a:	88f8      	ldrh	r0, [r7, #6]
 800397c:	893a      	ldrh	r2, [r7, #8]
 800397e:	8979      	ldrh	r1, [r7, #10]
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	9301      	str	r3, [sp, #4]
 8003984:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003986:	9300      	str	r3, [sp, #0]
 8003988:	4603      	mov	r3, r0
 800398a:	68f8      	ldr	r0, [r7, #12]
 800398c:	f000 fab6 	bl	8003efc <I2C_RequestMemoryWrite>
 8003990:	4603      	mov	r3, r0
 8003992:	2b00      	cmp	r3, #0
 8003994:	d052      	beq.n	8003a3c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e081      	b.n	8003a9e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800399a:	697a      	ldr	r2, [r7, #20]
 800399c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800399e:	68f8      	ldr	r0, [r7, #12]
 80039a0:	f000 fd00 	bl	80043a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d00d      	beq.n	80039c6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ae:	2b04      	cmp	r3, #4
 80039b0:	d107      	bne.n	80039c2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039c0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e06b      	b.n	8003a9e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ca:	781a      	ldrb	r2, [r3, #0]
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d6:	1c5a      	adds	r2, r3, #1
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039e0:	3b01      	subs	r3, #1
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	3b01      	subs	r3, #1
 80039f0:	b29a      	uxth	r2, r3
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	695b      	ldr	r3, [r3, #20]
 80039fc:	f003 0304 	and.w	r3, r3, #4
 8003a00:	2b04      	cmp	r3, #4
 8003a02:	d11b      	bne.n	8003a3c <HAL_I2C_Mem_Write+0x180>
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d017      	beq.n	8003a3c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a10:	781a      	ldrb	r2, [r3, #0]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1c:	1c5a      	adds	r2, r3, #1
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a26:	3b01      	subs	r3, #1
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	3b01      	subs	r3, #1
 8003a36:	b29a      	uxth	r2, r3
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d1aa      	bne.n	800399a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a44:	697a      	ldr	r2, [r7, #20]
 8003a46:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a48:	68f8      	ldr	r0, [r7, #12]
 8003a4a:	f000 fcec 	bl	8004426 <I2C_WaitOnBTFFlagUntilTimeout>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d00d      	beq.n	8003a70 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a58:	2b04      	cmp	r3, #4
 8003a5a:	d107      	bne.n	8003a6c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a6a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e016      	b.n	8003a9e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2220      	movs	r2, #32
 8003a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	e000      	b.n	8003a9e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003a9c:	2302      	movs	r3, #2
  }
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3718      	adds	r7, #24
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	00100002 	.word	0x00100002
 8003aac:	ffff0000 	.word	0xffff0000

08003ab0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b08c      	sub	sp, #48	; 0x30
 8003ab4:	af02      	add	r7, sp, #8
 8003ab6:	60f8      	str	r0, [r7, #12]
 8003ab8:	4608      	mov	r0, r1
 8003aba:	4611      	mov	r1, r2
 8003abc:	461a      	mov	r2, r3
 8003abe:	4603      	mov	r3, r0
 8003ac0:	817b      	strh	r3, [r7, #10]
 8003ac2:	460b      	mov	r3, r1
 8003ac4:	813b      	strh	r3, [r7, #8]
 8003ac6:	4613      	mov	r3, r2
 8003ac8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003aca:	f7ff fa03 	bl	8002ed4 <HAL_GetTick>
 8003ace:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	2b20      	cmp	r3, #32
 8003ada:	f040 8208 	bne.w	8003eee <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae0:	9300      	str	r3, [sp, #0]
 8003ae2:	2319      	movs	r3, #25
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	497b      	ldr	r1, [pc, #492]	; (8003cd4 <HAL_I2C_Mem_Read+0x224>)
 8003ae8:	68f8      	ldr	r0, [r7, #12]
 8003aea:	f000 fb85 	bl	80041f8 <I2C_WaitOnFlagUntilTimeout>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d001      	beq.n	8003af8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003af4:	2302      	movs	r3, #2
 8003af6:	e1fb      	b.n	8003ef0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d101      	bne.n	8003b06 <HAL_I2C_Mem_Read+0x56>
 8003b02:	2302      	movs	r3, #2
 8003b04:	e1f4      	b.n	8003ef0 <HAL_I2C_Mem_Read+0x440>
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2201      	movs	r2, #1
 8003b0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 0301 	and.w	r3, r3, #1
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d007      	beq.n	8003b2c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f042 0201 	orr.w	r2, r2, #1
 8003b2a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b3a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2222      	movs	r2, #34	; 0x22
 8003b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2240      	movs	r2, #64	; 0x40
 8003b48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b56:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003b5c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b62:	b29a      	uxth	r2, r3
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	4a5b      	ldr	r2, [pc, #364]	; (8003cd8 <HAL_I2C_Mem_Read+0x228>)
 8003b6c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b6e:	88f8      	ldrh	r0, [r7, #6]
 8003b70:	893a      	ldrh	r2, [r7, #8]
 8003b72:	8979      	ldrh	r1, [r7, #10]
 8003b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b76:	9301      	str	r3, [sp, #4]
 8003b78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b7a:	9300      	str	r3, [sp, #0]
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	68f8      	ldr	r0, [r7, #12]
 8003b80:	f000 fa52 	bl	8004028 <I2C_RequestMemoryRead>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d001      	beq.n	8003b8e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e1b0      	b.n	8003ef0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d113      	bne.n	8003bbe <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b96:	2300      	movs	r3, #0
 8003b98:	623b      	str	r3, [r7, #32]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	695b      	ldr	r3, [r3, #20]
 8003ba0:	623b      	str	r3, [r7, #32]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	699b      	ldr	r3, [r3, #24]
 8003ba8:	623b      	str	r3, [r7, #32]
 8003baa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bba:	601a      	str	r2, [r3, #0]
 8003bbc:	e184      	b.n	8003ec8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	d11b      	bne.n	8003bfe <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bd4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	61fb      	str	r3, [r7, #28]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	695b      	ldr	r3, [r3, #20]
 8003be0:	61fb      	str	r3, [r7, #28]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	699b      	ldr	r3, [r3, #24]
 8003be8:	61fb      	str	r3, [r7, #28]
 8003bea:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bfa:	601a      	str	r2, [r3, #0]
 8003bfc:	e164      	b.n	8003ec8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d11b      	bne.n	8003c3e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c14:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c24:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c26:	2300      	movs	r3, #0
 8003c28:	61bb      	str	r3, [r7, #24]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	695b      	ldr	r3, [r3, #20]
 8003c30:	61bb      	str	r3, [r7, #24]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	699b      	ldr	r3, [r3, #24]
 8003c38:	61bb      	str	r3, [r7, #24]
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	e144      	b.n	8003ec8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c3e:	2300      	movs	r3, #0
 8003c40:	617b      	str	r3, [r7, #20]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	695b      	ldr	r3, [r3, #20]
 8003c48:	617b      	str	r3, [r7, #20]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	699b      	ldr	r3, [r3, #24]
 8003c50:	617b      	str	r3, [r7, #20]
 8003c52:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003c54:	e138      	b.n	8003ec8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c5a:	2b03      	cmp	r3, #3
 8003c5c:	f200 80f1 	bhi.w	8003e42 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d123      	bne.n	8003cb0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c6a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003c6c:	68f8      	ldr	r0, [r7, #12]
 8003c6e:	f000 fc1b 	bl	80044a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c72:	4603      	mov	r3, r0
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d001      	beq.n	8003c7c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e139      	b.n	8003ef0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	691a      	ldr	r2, [r3, #16]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c86:	b2d2      	uxtb	r2, r2
 8003c88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c8e:	1c5a      	adds	r2, r3, #1
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c98:	3b01      	subs	r3, #1
 8003c9a:	b29a      	uxth	r2, r3
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	b29a      	uxth	r2, r3
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003cae:	e10b      	b.n	8003ec8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cb4:	2b02      	cmp	r3, #2
 8003cb6:	d14e      	bne.n	8003d56 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cba:	9300      	str	r3, [sp, #0]
 8003cbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	4906      	ldr	r1, [pc, #24]	; (8003cdc <HAL_I2C_Mem_Read+0x22c>)
 8003cc2:	68f8      	ldr	r0, [r7, #12]
 8003cc4:	f000 fa98 	bl	80041f8 <I2C_WaitOnFlagUntilTimeout>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d008      	beq.n	8003ce0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e10e      	b.n	8003ef0 <HAL_I2C_Mem_Read+0x440>
 8003cd2:	bf00      	nop
 8003cd4:	00100002 	.word	0x00100002
 8003cd8:	ffff0000 	.word	0xffff0000
 8003cdc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	691a      	ldr	r2, [r3, #16]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfa:	b2d2      	uxtb	r2, r2
 8003cfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d02:	1c5a      	adds	r2, r3, #1
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	b29a      	uxth	r2, r3
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d18:	b29b      	uxth	r3, r3
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	b29a      	uxth	r2, r3
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	691a      	ldr	r2, [r3, #16]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2c:	b2d2      	uxtb	r2, r2
 8003d2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d34:	1c5a      	adds	r2, r3, #1
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d3e:	3b01      	subs	r3, #1
 8003d40:	b29a      	uxth	r2, r3
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	3b01      	subs	r3, #1
 8003d4e:	b29a      	uxth	r2, r3
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d54:	e0b8      	b.n	8003ec8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d58:	9300      	str	r3, [sp, #0]
 8003d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	4966      	ldr	r1, [pc, #408]	; (8003ef8 <HAL_I2C_Mem_Read+0x448>)
 8003d60:	68f8      	ldr	r0, [r7, #12]
 8003d62:	f000 fa49 	bl	80041f8 <I2C_WaitOnFlagUntilTimeout>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d001      	beq.n	8003d70 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e0bf      	b.n	8003ef0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d7e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	691a      	ldr	r2, [r3, #16]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8a:	b2d2      	uxtb	r2, r2
 8003d8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d92:	1c5a      	adds	r2, r3, #1
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	b29a      	uxth	r2, r3
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	3b01      	subs	r3, #1
 8003dac:	b29a      	uxth	r2, r3
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db4:	9300      	str	r3, [sp, #0]
 8003db6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003db8:	2200      	movs	r2, #0
 8003dba:	494f      	ldr	r1, [pc, #316]	; (8003ef8 <HAL_I2C_Mem_Read+0x448>)
 8003dbc:	68f8      	ldr	r0, [r7, #12]
 8003dbe:	f000 fa1b 	bl	80041f8 <I2C_WaitOnFlagUntilTimeout>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d001      	beq.n	8003dcc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e091      	b.n	8003ef0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dda:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	691a      	ldr	r2, [r3, #16]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de6:	b2d2      	uxtb	r2, r2
 8003de8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dee:	1c5a      	adds	r2, r3, #1
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003df8:	3b01      	subs	r3, #1
 8003dfa:	b29a      	uxth	r2, r3
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	3b01      	subs	r3, #1
 8003e08:	b29a      	uxth	r2, r3
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	691a      	ldr	r2, [r3, #16]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e18:	b2d2      	uxtb	r2, r2
 8003e1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e20:	1c5a      	adds	r2, r3, #1
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e2a:	3b01      	subs	r3, #1
 8003e2c:	b29a      	uxth	r2, r3
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	3b01      	subs	r3, #1
 8003e3a:	b29a      	uxth	r2, r3
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003e40:	e042      	b.n	8003ec8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e44:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003e46:	68f8      	ldr	r0, [r7, #12]
 8003e48:	f000 fb2e 	bl	80044a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d001      	beq.n	8003e56 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e04c      	b.n	8003ef0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	691a      	ldr	r2, [r3, #16]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e60:	b2d2      	uxtb	r2, r2
 8003e62:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e68:	1c5a      	adds	r2, r3, #1
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e72:	3b01      	subs	r3, #1
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	3b01      	subs	r3, #1
 8003e82:	b29a      	uxth	r2, r3
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	695b      	ldr	r3, [r3, #20]
 8003e8e:	f003 0304 	and.w	r3, r3, #4
 8003e92:	2b04      	cmp	r3, #4
 8003e94:	d118      	bne.n	8003ec8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	691a      	ldr	r2, [r3, #16]
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea0:	b2d2      	uxtb	r2, r2
 8003ea2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea8:	1c5a      	adds	r2, r3, #1
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	b29a      	uxth	r2, r3
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	3b01      	subs	r3, #1
 8003ec2:	b29a      	uxth	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	f47f aec2 	bne.w	8003c56 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2220      	movs	r2, #32
 8003ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003eea:	2300      	movs	r3, #0
 8003eec:	e000      	b.n	8003ef0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003eee:	2302      	movs	r3, #2
  }
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	3728      	adds	r7, #40	; 0x28
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}
 8003ef8:	00010004 	.word	0x00010004

08003efc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b088      	sub	sp, #32
 8003f00:	af02      	add	r7, sp, #8
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	4608      	mov	r0, r1
 8003f06:	4611      	mov	r1, r2
 8003f08:	461a      	mov	r2, r3
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	817b      	strh	r3, [r7, #10]
 8003f0e:	460b      	mov	r3, r1
 8003f10:	813b      	strh	r3, [r7, #8]
 8003f12:	4613      	mov	r3, r2
 8003f14:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f24:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f28:	9300      	str	r3, [sp, #0]
 8003f2a:	6a3b      	ldr	r3, [r7, #32]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f32:	68f8      	ldr	r0, [r7, #12]
 8003f34:	f000 f960 	bl	80041f8 <I2C_WaitOnFlagUntilTimeout>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d00d      	beq.n	8003f5a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f4c:	d103      	bne.n	8003f56 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f54:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e05f      	b.n	800401a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f5a:	897b      	ldrh	r3, [r7, #10]
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	461a      	mov	r2, r3
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003f68:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f6c:	6a3a      	ldr	r2, [r7, #32]
 8003f6e:	492d      	ldr	r1, [pc, #180]	; (8004024 <I2C_RequestMemoryWrite+0x128>)
 8003f70:	68f8      	ldr	r0, [r7, #12]
 8003f72:	f000 f998 	bl	80042a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d001      	beq.n	8003f80 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e04c      	b.n	800401a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f80:	2300      	movs	r3, #0
 8003f82:	617b      	str	r3, [r7, #20]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	695b      	ldr	r3, [r3, #20]
 8003f8a:	617b      	str	r3, [r7, #20]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	699b      	ldr	r3, [r3, #24]
 8003f92:	617b      	str	r3, [r7, #20]
 8003f94:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f98:	6a39      	ldr	r1, [r7, #32]
 8003f9a:	68f8      	ldr	r0, [r7, #12]
 8003f9c:	f000 fa02 	bl	80043a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d00d      	beq.n	8003fc2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003faa:	2b04      	cmp	r3, #4
 8003fac:	d107      	bne.n	8003fbe <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fbc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e02b      	b.n	800401a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003fc2:	88fb      	ldrh	r3, [r7, #6]
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d105      	bne.n	8003fd4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003fc8:	893b      	ldrh	r3, [r7, #8]
 8003fca:	b2da      	uxtb	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	611a      	str	r2, [r3, #16]
 8003fd2:	e021      	b.n	8004018 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003fd4:	893b      	ldrh	r3, [r7, #8]
 8003fd6:	0a1b      	lsrs	r3, r3, #8
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	b2da      	uxtb	r2, r3
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fe2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fe4:	6a39      	ldr	r1, [r7, #32]
 8003fe6:	68f8      	ldr	r0, [r7, #12]
 8003fe8:	f000 f9dc 	bl	80043a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fec:	4603      	mov	r3, r0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d00d      	beq.n	800400e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff6:	2b04      	cmp	r3, #4
 8003ff8:	d107      	bne.n	800400a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004008:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e005      	b.n	800401a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800400e:	893b      	ldrh	r3, [r7, #8]
 8004010:	b2da      	uxtb	r2, r3
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004018:	2300      	movs	r3, #0
}
 800401a:	4618      	mov	r0, r3
 800401c:	3718      	adds	r7, #24
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	00010002 	.word	0x00010002

08004028 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b088      	sub	sp, #32
 800402c:	af02      	add	r7, sp, #8
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	4608      	mov	r0, r1
 8004032:	4611      	mov	r1, r2
 8004034:	461a      	mov	r2, r3
 8004036:	4603      	mov	r3, r0
 8004038:	817b      	strh	r3, [r7, #10]
 800403a:	460b      	mov	r3, r1
 800403c:	813b      	strh	r3, [r7, #8]
 800403e:	4613      	mov	r3, r2
 8004040:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004050:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004060:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004064:	9300      	str	r3, [sp, #0]
 8004066:	6a3b      	ldr	r3, [r7, #32]
 8004068:	2200      	movs	r2, #0
 800406a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800406e:	68f8      	ldr	r0, [r7, #12]
 8004070:	f000 f8c2 	bl	80041f8 <I2C_WaitOnFlagUntilTimeout>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d00d      	beq.n	8004096 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004084:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004088:	d103      	bne.n	8004092 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004090:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e0aa      	b.n	80041ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004096:	897b      	ldrh	r3, [r7, #10]
 8004098:	b2db      	uxtb	r3, r3
 800409a:	461a      	mov	r2, r3
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80040a4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a8:	6a3a      	ldr	r2, [r7, #32]
 80040aa:	4952      	ldr	r1, [pc, #328]	; (80041f4 <I2C_RequestMemoryRead+0x1cc>)
 80040ac:	68f8      	ldr	r0, [r7, #12]
 80040ae:	f000 f8fa 	bl	80042a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d001      	beq.n	80040bc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e097      	b.n	80041ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040bc:	2300      	movs	r3, #0
 80040be:	617b      	str	r3, [r7, #20]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	695b      	ldr	r3, [r3, #20]
 80040c6:	617b      	str	r3, [r7, #20]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	617b      	str	r3, [r7, #20]
 80040d0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040d4:	6a39      	ldr	r1, [r7, #32]
 80040d6:	68f8      	ldr	r0, [r7, #12]
 80040d8:	f000 f964 	bl	80043a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d00d      	beq.n	80040fe <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e6:	2b04      	cmp	r3, #4
 80040e8:	d107      	bne.n	80040fa <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040f8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e076      	b.n	80041ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040fe:	88fb      	ldrh	r3, [r7, #6]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d105      	bne.n	8004110 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004104:	893b      	ldrh	r3, [r7, #8]
 8004106:	b2da      	uxtb	r2, r3
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	611a      	str	r2, [r3, #16]
 800410e:	e021      	b.n	8004154 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004110:	893b      	ldrh	r3, [r7, #8]
 8004112:	0a1b      	lsrs	r3, r3, #8
 8004114:	b29b      	uxth	r3, r3
 8004116:	b2da      	uxtb	r2, r3
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800411e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004120:	6a39      	ldr	r1, [r7, #32]
 8004122:	68f8      	ldr	r0, [r7, #12]
 8004124:	f000 f93e 	bl	80043a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d00d      	beq.n	800414a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004132:	2b04      	cmp	r3, #4
 8004134:	d107      	bne.n	8004146 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004144:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e050      	b.n	80041ec <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800414a:	893b      	ldrh	r3, [r7, #8]
 800414c:	b2da      	uxtb	r2, r3
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004154:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004156:	6a39      	ldr	r1, [r7, #32]
 8004158:	68f8      	ldr	r0, [r7, #12]
 800415a:	f000 f923 	bl	80043a4 <I2C_WaitOnTXEFlagUntilTimeout>
 800415e:	4603      	mov	r3, r0
 8004160:	2b00      	cmp	r3, #0
 8004162:	d00d      	beq.n	8004180 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004168:	2b04      	cmp	r3, #4
 800416a:	d107      	bne.n	800417c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800417a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e035      	b.n	80041ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800418e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004192:	9300      	str	r3, [sp, #0]
 8004194:	6a3b      	ldr	r3, [r7, #32]
 8004196:	2200      	movs	r2, #0
 8004198:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800419c:	68f8      	ldr	r0, [r7, #12]
 800419e:	f000 f82b 	bl	80041f8 <I2C_WaitOnFlagUntilTimeout>
 80041a2:	4603      	mov	r3, r0
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d00d      	beq.n	80041c4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041b6:	d103      	bne.n	80041c0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80041be:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80041c0:	2303      	movs	r3, #3
 80041c2:	e013      	b.n	80041ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80041c4:	897b      	ldrh	r3, [r7, #10]
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	f043 0301 	orr.w	r3, r3, #1
 80041cc:	b2da      	uxtb	r2, r3
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d6:	6a3a      	ldr	r2, [r7, #32]
 80041d8:	4906      	ldr	r1, [pc, #24]	; (80041f4 <I2C_RequestMemoryRead+0x1cc>)
 80041da:	68f8      	ldr	r0, [r7, #12]
 80041dc:	f000 f863 	bl	80042a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d001      	beq.n	80041ea <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e000      	b.n	80041ec <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80041ea:	2300      	movs	r3, #0
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3718      	adds	r7, #24
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	00010002 	.word	0x00010002

080041f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b084      	sub	sp, #16
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	60f8      	str	r0, [r7, #12]
 8004200:	60b9      	str	r1, [r7, #8]
 8004202:	603b      	str	r3, [r7, #0]
 8004204:	4613      	mov	r3, r2
 8004206:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004208:	e025      	b.n	8004256 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004210:	d021      	beq.n	8004256 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004212:	f7fe fe5f 	bl	8002ed4 <HAL_GetTick>
 8004216:	4602      	mov	r2, r0
 8004218:	69bb      	ldr	r3, [r7, #24]
 800421a:	1ad3      	subs	r3, r2, r3
 800421c:	683a      	ldr	r2, [r7, #0]
 800421e:	429a      	cmp	r2, r3
 8004220:	d302      	bcc.n	8004228 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d116      	bne.n	8004256 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2200      	movs	r2, #0
 800422c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2220      	movs	r2, #32
 8004232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2200      	movs	r2, #0
 800423a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004242:	f043 0220 	orr.w	r2, r3, #32
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2200      	movs	r2, #0
 800424e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e023      	b.n	800429e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	0c1b      	lsrs	r3, r3, #16
 800425a:	b2db      	uxtb	r3, r3
 800425c:	2b01      	cmp	r3, #1
 800425e:	d10d      	bne.n	800427c <I2C_WaitOnFlagUntilTimeout+0x84>
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	695b      	ldr	r3, [r3, #20]
 8004266:	43da      	mvns	r2, r3
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	4013      	ands	r3, r2
 800426c:	b29b      	uxth	r3, r3
 800426e:	2b00      	cmp	r3, #0
 8004270:	bf0c      	ite	eq
 8004272:	2301      	moveq	r3, #1
 8004274:	2300      	movne	r3, #0
 8004276:	b2db      	uxtb	r3, r3
 8004278:	461a      	mov	r2, r3
 800427a:	e00c      	b.n	8004296 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	699b      	ldr	r3, [r3, #24]
 8004282:	43da      	mvns	r2, r3
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	4013      	ands	r3, r2
 8004288:	b29b      	uxth	r3, r3
 800428a:	2b00      	cmp	r3, #0
 800428c:	bf0c      	ite	eq
 800428e:	2301      	moveq	r3, #1
 8004290:	2300      	movne	r3, #0
 8004292:	b2db      	uxtb	r3, r3
 8004294:	461a      	mov	r2, r3
 8004296:	79fb      	ldrb	r3, [r7, #7]
 8004298:	429a      	cmp	r2, r3
 800429a:	d0b6      	beq.n	800420a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800429c:	2300      	movs	r3, #0
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3710      	adds	r7, #16
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}

080042a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80042a6:	b580      	push	{r7, lr}
 80042a8:	b084      	sub	sp, #16
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	60f8      	str	r0, [r7, #12]
 80042ae:	60b9      	str	r1, [r7, #8]
 80042b0:	607a      	str	r2, [r7, #4]
 80042b2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042b4:	e051      	b.n	800435a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	695b      	ldr	r3, [r3, #20]
 80042bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042c4:	d123      	bne.n	800430e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042d4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80042de:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2200      	movs	r2, #0
 80042e4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2220      	movs	r2, #32
 80042ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fa:	f043 0204 	orr.w	r2, r3, #4
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e046      	b.n	800439c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004314:	d021      	beq.n	800435a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004316:	f7fe fddd 	bl	8002ed4 <HAL_GetTick>
 800431a:	4602      	mov	r2, r0
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	1ad3      	subs	r3, r2, r3
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	429a      	cmp	r2, r3
 8004324:	d302      	bcc.n	800432c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d116      	bne.n	800435a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2200      	movs	r2, #0
 8004330:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2220      	movs	r2, #32
 8004336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2200      	movs	r2, #0
 800433e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004346:	f043 0220 	orr.w	r2, r3, #32
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e020      	b.n	800439c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	0c1b      	lsrs	r3, r3, #16
 800435e:	b2db      	uxtb	r3, r3
 8004360:	2b01      	cmp	r3, #1
 8004362:	d10c      	bne.n	800437e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	695b      	ldr	r3, [r3, #20]
 800436a:	43da      	mvns	r2, r3
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	4013      	ands	r3, r2
 8004370:	b29b      	uxth	r3, r3
 8004372:	2b00      	cmp	r3, #0
 8004374:	bf14      	ite	ne
 8004376:	2301      	movne	r3, #1
 8004378:	2300      	moveq	r3, #0
 800437a:	b2db      	uxtb	r3, r3
 800437c:	e00b      	b.n	8004396 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	699b      	ldr	r3, [r3, #24]
 8004384:	43da      	mvns	r2, r3
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	4013      	ands	r3, r2
 800438a:	b29b      	uxth	r3, r3
 800438c:	2b00      	cmp	r3, #0
 800438e:	bf14      	ite	ne
 8004390:	2301      	movne	r3, #1
 8004392:	2300      	moveq	r3, #0
 8004394:	b2db      	uxtb	r3, r3
 8004396:	2b00      	cmp	r3, #0
 8004398:	d18d      	bne.n	80042b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800439a:	2300      	movs	r3, #0
}
 800439c:	4618      	mov	r0, r3
 800439e:	3710      	adds	r7, #16
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}

080043a4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b084      	sub	sp, #16
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	60b9      	str	r1, [r7, #8]
 80043ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043b0:	e02d      	b.n	800440e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043b2:	68f8      	ldr	r0, [r7, #12]
 80043b4:	f000 f8ce 	bl	8004554 <I2C_IsAcknowledgeFailed>
 80043b8:	4603      	mov	r3, r0
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d001      	beq.n	80043c2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e02d      	b.n	800441e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043c8:	d021      	beq.n	800440e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043ca:	f7fe fd83 	bl	8002ed4 <HAL_GetTick>
 80043ce:	4602      	mov	r2, r0
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	68ba      	ldr	r2, [r7, #8]
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d302      	bcc.n	80043e0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d116      	bne.n	800440e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2200      	movs	r2, #0
 80043e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	2220      	movs	r2, #32
 80043ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2200      	movs	r2, #0
 80043f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fa:	f043 0220 	orr.w	r2, r3, #32
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e007      	b.n	800441e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	695b      	ldr	r3, [r3, #20]
 8004414:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004418:	2b80      	cmp	r3, #128	; 0x80
 800441a:	d1ca      	bne.n	80043b2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800441c:	2300      	movs	r3, #0
}
 800441e:	4618      	mov	r0, r3
 8004420:	3710      	adds	r7, #16
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}

08004426 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004426:	b580      	push	{r7, lr}
 8004428:	b084      	sub	sp, #16
 800442a:	af00      	add	r7, sp, #0
 800442c:	60f8      	str	r0, [r7, #12]
 800442e:	60b9      	str	r1, [r7, #8]
 8004430:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004432:	e02d      	b.n	8004490 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004434:	68f8      	ldr	r0, [r7, #12]
 8004436:	f000 f88d 	bl	8004554 <I2C_IsAcknowledgeFailed>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d001      	beq.n	8004444 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e02d      	b.n	80044a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800444a:	d021      	beq.n	8004490 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800444c:	f7fe fd42 	bl	8002ed4 <HAL_GetTick>
 8004450:	4602      	mov	r2, r0
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	68ba      	ldr	r2, [r7, #8]
 8004458:	429a      	cmp	r2, r3
 800445a:	d302      	bcc.n	8004462 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d116      	bne.n	8004490 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2220      	movs	r2, #32
 800446c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447c:	f043 0220 	orr.w	r2, r3, #32
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2200      	movs	r2, #0
 8004488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e007      	b.n	80044a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	695b      	ldr	r3, [r3, #20]
 8004496:	f003 0304 	and.w	r3, r3, #4
 800449a:	2b04      	cmp	r3, #4
 800449c:	d1ca      	bne.n	8004434 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800449e:	2300      	movs	r3, #0
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3710      	adds	r7, #16
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}

080044a8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b084      	sub	sp, #16
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	60f8      	str	r0, [r7, #12]
 80044b0:	60b9      	str	r1, [r7, #8]
 80044b2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80044b4:	e042      	b.n	800453c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	695b      	ldr	r3, [r3, #20]
 80044bc:	f003 0310 	and.w	r3, r3, #16
 80044c0:	2b10      	cmp	r3, #16
 80044c2:	d119      	bne.n	80044f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f06f 0210 	mvn.w	r2, #16
 80044cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2220      	movs	r2, #32
 80044d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2200      	movs	r2, #0
 80044e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2200      	movs	r2, #0
 80044f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e029      	b.n	800454c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044f8:	f7fe fcec 	bl	8002ed4 <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	68ba      	ldr	r2, [r7, #8]
 8004504:	429a      	cmp	r2, r3
 8004506:	d302      	bcc.n	800450e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d116      	bne.n	800453c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2200      	movs	r2, #0
 8004512:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2220      	movs	r2, #32
 8004518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004528:	f043 0220 	orr.w	r2, r3, #32
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2200      	movs	r2, #0
 8004534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e007      	b.n	800454c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	695b      	ldr	r3, [r3, #20]
 8004542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004546:	2b40      	cmp	r3, #64	; 0x40
 8004548:	d1b5      	bne.n	80044b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800454a:	2300      	movs	r3, #0
}
 800454c:	4618      	mov	r0, r3
 800454e:	3710      	adds	r7, #16
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}

08004554 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004554:	b480      	push	{r7}
 8004556:	b083      	sub	sp, #12
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	695b      	ldr	r3, [r3, #20]
 8004562:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004566:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800456a:	d11b      	bne.n	80045a4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004574:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2220      	movs	r2, #32
 8004580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2200      	movs	r2, #0
 8004588:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004590:	f043 0204 	orr.w	r2, r3, #4
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2200      	movs	r2, #0
 800459c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	e000      	b.n	80045a6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80045a4:	2300      	movs	r3, #0
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	370c      	adds	r7, #12
 80045aa:	46bd      	mov	sp, r7
 80045ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b0:	4770      	bx	lr

080045b2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80045b2:	b480      	push	{r7}
 80045b4:	b083      	sub	sp, #12
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	6078      	str	r0, [r7, #4]
 80045ba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	2b20      	cmp	r3, #32
 80045c6:	d129      	bne.n	800461c <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2224      	movs	r2, #36	; 0x24
 80045cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f022 0201 	bic.w	r2, r2, #1
 80045de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f022 0210 	bic.w	r2, r2, #16
 80045ee:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	683a      	ldr	r2, [r7, #0]
 80045fc:	430a      	orrs	r2, r1
 80045fe:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f042 0201 	orr.w	r2, r2, #1
 800460e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2220      	movs	r2, #32
 8004614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004618:	2300      	movs	r3, #0
 800461a:	e000      	b.n	800461e <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800461c:	2302      	movs	r3, #2
  }
}
 800461e:	4618      	mov	r0, r3
 8004620:	370c      	adds	r7, #12
 8004622:	46bd      	mov	sp, r7
 8004624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004628:	4770      	bx	lr

0800462a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800462a:	b480      	push	{r7}
 800462c:	b085      	sub	sp, #20
 800462e:	af00      	add	r7, sp, #0
 8004630:	6078      	str	r0, [r7, #4]
 8004632:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004634:	2300      	movs	r3, #0
 8004636:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800463e:	b2db      	uxtb	r3, r3
 8004640:	2b20      	cmp	r3, #32
 8004642:	d12a      	bne.n	800469a <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2224      	movs	r2, #36	; 0x24
 8004648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f022 0201 	bic.w	r2, r2, #1
 800465a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004662:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004664:	89fb      	ldrh	r3, [r7, #14]
 8004666:	f023 030f 	bic.w	r3, r3, #15
 800466a:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	b29a      	uxth	r2, r3
 8004670:	89fb      	ldrh	r3, [r7, #14]
 8004672:	4313      	orrs	r3, r2
 8004674:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	89fa      	ldrh	r2, [r7, #14]
 800467c:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f042 0201 	orr.w	r2, r2, #1
 800468c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2220      	movs	r2, #32
 8004692:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004696:	2300      	movs	r3, #0
 8004698:	e000      	b.n	800469c <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800469a:	2302      	movs	r3, #2
  }
}
 800469c:	4618      	mov	r0, r3
 800469e:	3714      	adds	r7, #20
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr

080046a8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80046ae:	2300      	movs	r3, #0
 80046b0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80046b2:	2300      	movs	r3, #0
 80046b4:	603b      	str	r3, [r7, #0]
 80046b6:	4b20      	ldr	r3, [pc, #128]	; (8004738 <HAL_PWREx_EnableOverDrive+0x90>)
 80046b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ba:	4a1f      	ldr	r2, [pc, #124]	; (8004738 <HAL_PWREx_EnableOverDrive+0x90>)
 80046bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046c0:	6413      	str	r3, [r2, #64]	; 0x40
 80046c2:	4b1d      	ldr	r3, [pc, #116]	; (8004738 <HAL_PWREx_EnableOverDrive+0x90>)
 80046c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046ca:	603b      	str	r3, [r7, #0]
 80046cc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80046ce:	4b1b      	ldr	r3, [pc, #108]	; (800473c <HAL_PWREx_EnableOverDrive+0x94>)
 80046d0:	2201      	movs	r2, #1
 80046d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80046d4:	f7fe fbfe 	bl	8002ed4 <HAL_GetTick>
 80046d8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80046da:	e009      	b.n	80046f0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80046dc:	f7fe fbfa 	bl	8002ed4 <HAL_GetTick>
 80046e0:	4602      	mov	r2, r0
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80046ea:	d901      	bls.n	80046f0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80046ec:	2303      	movs	r3, #3
 80046ee:	e01f      	b.n	8004730 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80046f0:	4b13      	ldr	r3, [pc, #76]	; (8004740 <HAL_PWREx_EnableOverDrive+0x98>)
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046fc:	d1ee      	bne.n	80046dc <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80046fe:	4b11      	ldr	r3, [pc, #68]	; (8004744 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004700:	2201      	movs	r2, #1
 8004702:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004704:	f7fe fbe6 	bl	8002ed4 <HAL_GetTick>
 8004708:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800470a:	e009      	b.n	8004720 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800470c:	f7fe fbe2 	bl	8002ed4 <HAL_GetTick>
 8004710:	4602      	mov	r2, r0
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800471a:	d901      	bls.n	8004720 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	e007      	b.n	8004730 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004720:	4b07      	ldr	r3, [pc, #28]	; (8004740 <HAL_PWREx_EnableOverDrive+0x98>)
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004728:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800472c:	d1ee      	bne.n	800470c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800472e:	2300      	movs	r3, #0
}
 8004730:	4618      	mov	r0, r3
 8004732:	3708      	adds	r7, #8
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}
 8004738:	40023800 	.word	0x40023800
 800473c:	420e0040 	.word	0x420e0040
 8004740:	40007000 	.word	0x40007000
 8004744:	420e0044 	.word	0x420e0044

08004748 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b086      	sub	sp, #24
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d101      	bne.n	800475a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e25e      	b.n	8004c18 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0301 	and.w	r3, r3, #1
 8004762:	2b00      	cmp	r3, #0
 8004764:	d075      	beq.n	8004852 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004766:	4b88      	ldr	r3, [pc, #544]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	f003 030c 	and.w	r3, r3, #12
 800476e:	2b04      	cmp	r3, #4
 8004770:	d00c      	beq.n	800478c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004772:	4b85      	ldr	r3, [pc, #532]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800477a:	2b08      	cmp	r3, #8
 800477c:	d112      	bne.n	80047a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800477e:	4b82      	ldr	r3, [pc, #520]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004786:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800478a:	d10b      	bne.n	80047a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800478c:	4b7e      	ldr	r3, [pc, #504]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004794:	2b00      	cmp	r3, #0
 8004796:	d05b      	beq.n	8004850 <HAL_RCC_OscConfig+0x108>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d157      	bne.n	8004850 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e239      	b.n	8004c18 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047ac:	d106      	bne.n	80047bc <HAL_RCC_OscConfig+0x74>
 80047ae:	4b76      	ldr	r3, [pc, #472]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a75      	ldr	r2, [pc, #468]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80047b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047b8:	6013      	str	r3, [r2, #0]
 80047ba:	e01d      	b.n	80047f8 <HAL_RCC_OscConfig+0xb0>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047c4:	d10c      	bne.n	80047e0 <HAL_RCC_OscConfig+0x98>
 80047c6:	4b70      	ldr	r3, [pc, #448]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a6f      	ldr	r2, [pc, #444]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80047cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047d0:	6013      	str	r3, [r2, #0]
 80047d2:	4b6d      	ldr	r3, [pc, #436]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a6c      	ldr	r2, [pc, #432]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80047d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047dc:	6013      	str	r3, [r2, #0]
 80047de:	e00b      	b.n	80047f8 <HAL_RCC_OscConfig+0xb0>
 80047e0:	4b69      	ldr	r3, [pc, #420]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a68      	ldr	r2, [pc, #416]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80047e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047ea:	6013      	str	r3, [r2, #0]
 80047ec:	4b66      	ldr	r3, [pc, #408]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a65      	ldr	r2, [pc, #404]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80047f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d013      	beq.n	8004828 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004800:	f7fe fb68 	bl	8002ed4 <HAL_GetTick>
 8004804:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004806:	e008      	b.n	800481a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004808:	f7fe fb64 	bl	8002ed4 <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	2b64      	cmp	r3, #100	; 0x64
 8004814:	d901      	bls.n	800481a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004816:	2303      	movs	r3, #3
 8004818:	e1fe      	b.n	8004c18 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800481a:	4b5b      	ldr	r3, [pc, #364]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d0f0      	beq.n	8004808 <HAL_RCC_OscConfig+0xc0>
 8004826:	e014      	b.n	8004852 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004828:	f7fe fb54 	bl	8002ed4 <HAL_GetTick>
 800482c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800482e:	e008      	b.n	8004842 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004830:	f7fe fb50 	bl	8002ed4 <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	2b64      	cmp	r3, #100	; 0x64
 800483c:	d901      	bls.n	8004842 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e1ea      	b.n	8004c18 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004842:	4b51      	ldr	r3, [pc, #324]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d1f0      	bne.n	8004830 <HAL_RCC_OscConfig+0xe8>
 800484e:	e000      	b.n	8004852 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004850:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 0302 	and.w	r3, r3, #2
 800485a:	2b00      	cmp	r3, #0
 800485c:	d063      	beq.n	8004926 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800485e:	4b4a      	ldr	r3, [pc, #296]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	f003 030c 	and.w	r3, r3, #12
 8004866:	2b00      	cmp	r3, #0
 8004868:	d00b      	beq.n	8004882 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800486a:	4b47      	ldr	r3, [pc, #284]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004872:	2b08      	cmp	r3, #8
 8004874:	d11c      	bne.n	80048b0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004876:	4b44      	ldr	r3, [pc, #272]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800487e:	2b00      	cmp	r3, #0
 8004880:	d116      	bne.n	80048b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004882:	4b41      	ldr	r3, [pc, #260]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0302 	and.w	r3, r3, #2
 800488a:	2b00      	cmp	r3, #0
 800488c:	d005      	beq.n	800489a <HAL_RCC_OscConfig+0x152>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	2b01      	cmp	r3, #1
 8004894:	d001      	beq.n	800489a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e1be      	b.n	8004c18 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800489a:	4b3b      	ldr	r3, [pc, #236]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	691b      	ldr	r3, [r3, #16]
 80048a6:	00db      	lsls	r3, r3, #3
 80048a8:	4937      	ldr	r1, [pc, #220]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80048aa:	4313      	orrs	r3, r2
 80048ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048ae:	e03a      	b.n	8004926 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d020      	beq.n	80048fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048b8:	4b34      	ldr	r3, [pc, #208]	; (800498c <HAL_RCC_OscConfig+0x244>)
 80048ba:	2201      	movs	r2, #1
 80048bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048be:	f7fe fb09 	bl	8002ed4 <HAL_GetTick>
 80048c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048c4:	e008      	b.n	80048d8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048c6:	f7fe fb05 	bl	8002ed4 <HAL_GetTick>
 80048ca:	4602      	mov	r2, r0
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	1ad3      	subs	r3, r2, r3
 80048d0:	2b02      	cmp	r3, #2
 80048d2:	d901      	bls.n	80048d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80048d4:	2303      	movs	r3, #3
 80048d6:	e19f      	b.n	8004c18 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048d8:	4b2b      	ldr	r3, [pc, #172]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 0302 	and.w	r3, r3, #2
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d0f0      	beq.n	80048c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048e4:	4b28      	ldr	r3, [pc, #160]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	691b      	ldr	r3, [r3, #16]
 80048f0:	00db      	lsls	r3, r3, #3
 80048f2:	4925      	ldr	r1, [pc, #148]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	600b      	str	r3, [r1, #0]
 80048f8:	e015      	b.n	8004926 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048fa:	4b24      	ldr	r3, [pc, #144]	; (800498c <HAL_RCC_OscConfig+0x244>)
 80048fc:	2200      	movs	r2, #0
 80048fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004900:	f7fe fae8 	bl	8002ed4 <HAL_GetTick>
 8004904:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004906:	e008      	b.n	800491a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004908:	f7fe fae4 	bl	8002ed4 <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	2b02      	cmp	r3, #2
 8004914:	d901      	bls.n	800491a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	e17e      	b.n	8004c18 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800491a:	4b1b      	ldr	r3, [pc, #108]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 0302 	and.w	r3, r3, #2
 8004922:	2b00      	cmp	r3, #0
 8004924:	d1f0      	bne.n	8004908 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0308 	and.w	r3, r3, #8
 800492e:	2b00      	cmp	r3, #0
 8004930:	d036      	beq.n	80049a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	695b      	ldr	r3, [r3, #20]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d016      	beq.n	8004968 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800493a:	4b15      	ldr	r3, [pc, #84]	; (8004990 <HAL_RCC_OscConfig+0x248>)
 800493c:	2201      	movs	r2, #1
 800493e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004940:	f7fe fac8 	bl	8002ed4 <HAL_GetTick>
 8004944:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004946:	e008      	b.n	800495a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004948:	f7fe fac4 	bl	8002ed4 <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	2b02      	cmp	r3, #2
 8004954:	d901      	bls.n	800495a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e15e      	b.n	8004c18 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800495a:	4b0b      	ldr	r3, [pc, #44]	; (8004988 <HAL_RCC_OscConfig+0x240>)
 800495c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800495e:	f003 0302 	and.w	r3, r3, #2
 8004962:	2b00      	cmp	r3, #0
 8004964:	d0f0      	beq.n	8004948 <HAL_RCC_OscConfig+0x200>
 8004966:	e01b      	b.n	80049a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004968:	4b09      	ldr	r3, [pc, #36]	; (8004990 <HAL_RCC_OscConfig+0x248>)
 800496a:	2200      	movs	r2, #0
 800496c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800496e:	f7fe fab1 	bl	8002ed4 <HAL_GetTick>
 8004972:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004974:	e00e      	b.n	8004994 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004976:	f7fe faad 	bl	8002ed4 <HAL_GetTick>
 800497a:	4602      	mov	r2, r0
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	2b02      	cmp	r3, #2
 8004982:	d907      	bls.n	8004994 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004984:	2303      	movs	r3, #3
 8004986:	e147      	b.n	8004c18 <HAL_RCC_OscConfig+0x4d0>
 8004988:	40023800 	.word	0x40023800
 800498c:	42470000 	.word	0x42470000
 8004990:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004994:	4b88      	ldr	r3, [pc, #544]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004996:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004998:	f003 0302 	and.w	r3, r3, #2
 800499c:	2b00      	cmp	r3, #0
 800499e:	d1ea      	bne.n	8004976 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0304 	and.w	r3, r3, #4
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	f000 8097 	beq.w	8004adc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049ae:	2300      	movs	r3, #0
 80049b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049b2:	4b81      	ldr	r3, [pc, #516]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 80049b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d10f      	bne.n	80049de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049be:	2300      	movs	r3, #0
 80049c0:	60bb      	str	r3, [r7, #8]
 80049c2:	4b7d      	ldr	r3, [pc, #500]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 80049c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c6:	4a7c      	ldr	r2, [pc, #496]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 80049c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049cc:	6413      	str	r3, [r2, #64]	; 0x40
 80049ce:	4b7a      	ldr	r3, [pc, #488]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 80049d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049d6:	60bb      	str	r3, [r7, #8]
 80049d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049da:	2301      	movs	r3, #1
 80049dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049de:	4b77      	ldr	r3, [pc, #476]	; (8004bbc <HAL_RCC_OscConfig+0x474>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d118      	bne.n	8004a1c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049ea:	4b74      	ldr	r3, [pc, #464]	; (8004bbc <HAL_RCC_OscConfig+0x474>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a73      	ldr	r2, [pc, #460]	; (8004bbc <HAL_RCC_OscConfig+0x474>)
 80049f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049f6:	f7fe fa6d 	bl	8002ed4 <HAL_GetTick>
 80049fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049fc:	e008      	b.n	8004a10 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049fe:	f7fe fa69 	bl	8002ed4 <HAL_GetTick>
 8004a02:	4602      	mov	r2, r0
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	1ad3      	subs	r3, r2, r3
 8004a08:	2b02      	cmp	r3, #2
 8004a0a:	d901      	bls.n	8004a10 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004a0c:	2303      	movs	r3, #3
 8004a0e:	e103      	b.n	8004c18 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a10:	4b6a      	ldr	r3, [pc, #424]	; (8004bbc <HAL_RCC_OscConfig+0x474>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d0f0      	beq.n	80049fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d106      	bne.n	8004a32 <HAL_RCC_OscConfig+0x2ea>
 8004a24:	4b64      	ldr	r3, [pc, #400]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a28:	4a63      	ldr	r2, [pc, #396]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a2a:	f043 0301 	orr.w	r3, r3, #1
 8004a2e:	6713      	str	r3, [r2, #112]	; 0x70
 8004a30:	e01c      	b.n	8004a6c <HAL_RCC_OscConfig+0x324>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	2b05      	cmp	r3, #5
 8004a38:	d10c      	bne.n	8004a54 <HAL_RCC_OscConfig+0x30c>
 8004a3a:	4b5f      	ldr	r3, [pc, #380]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a3e:	4a5e      	ldr	r2, [pc, #376]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a40:	f043 0304 	orr.w	r3, r3, #4
 8004a44:	6713      	str	r3, [r2, #112]	; 0x70
 8004a46:	4b5c      	ldr	r3, [pc, #368]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a4a:	4a5b      	ldr	r2, [pc, #364]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a4c:	f043 0301 	orr.w	r3, r3, #1
 8004a50:	6713      	str	r3, [r2, #112]	; 0x70
 8004a52:	e00b      	b.n	8004a6c <HAL_RCC_OscConfig+0x324>
 8004a54:	4b58      	ldr	r3, [pc, #352]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a58:	4a57      	ldr	r2, [pc, #348]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a5a:	f023 0301 	bic.w	r3, r3, #1
 8004a5e:	6713      	str	r3, [r2, #112]	; 0x70
 8004a60:	4b55      	ldr	r3, [pc, #340]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a64:	4a54      	ldr	r2, [pc, #336]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a66:	f023 0304 	bic.w	r3, r3, #4
 8004a6a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d015      	beq.n	8004aa0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a74:	f7fe fa2e 	bl	8002ed4 <HAL_GetTick>
 8004a78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a7a:	e00a      	b.n	8004a92 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a7c:	f7fe fa2a 	bl	8002ed4 <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d901      	bls.n	8004a92 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e0c2      	b.n	8004c18 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a92:	4b49      	ldr	r3, [pc, #292]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004a94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a96:	f003 0302 	and.w	r3, r3, #2
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d0ee      	beq.n	8004a7c <HAL_RCC_OscConfig+0x334>
 8004a9e:	e014      	b.n	8004aca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004aa0:	f7fe fa18 	bl	8002ed4 <HAL_GetTick>
 8004aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004aa6:	e00a      	b.n	8004abe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004aa8:	f7fe fa14 	bl	8002ed4 <HAL_GetTick>
 8004aac:	4602      	mov	r2, r0
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d901      	bls.n	8004abe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e0ac      	b.n	8004c18 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004abe:	4b3e      	ldr	r3, [pc, #248]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ac2:	f003 0302 	and.w	r3, r3, #2
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d1ee      	bne.n	8004aa8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004aca:	7dfb      	ldrb	r3, [r7, #23]
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d105      	bne.n	8004adc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ad0:	4b39      	ldr	r3, [pc, #228]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad4:	4a38      	ldr	r2, [pc, #224]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004ad6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ada:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	699b      	ldr	r3, [r3, #24]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	f000 8098 	beq.w	8004c16 <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ae6:	4b34      	ldr	r3, [pc, #208]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f003 030c 	and.w	r3, r3, #12
 8004aee:	2b08      	cmp	r3, #8
 8004af0:	d05c      	beq.n	8004bac <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	699b      	ldr	r3, [r3, #24]
 8004af6:	2b02      	cmp	r3, #2
 8004af8:	d141      	bne.n	8004b7e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004afa:	4b31      	ldr	r3, [pc, #196]	; (8004bc0 <HAL_RCC_OscConfig+0x478>)
 8004afc:	2200      	movs	r2, #0
 8004afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b00:	f7fe f9e8 	bl	8002ed4 <HAL_GetTick>
 8004b04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b06:	e008      	b.n	8004b1a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b08:	f7fe f9e4 	bl	8002ed4 <HAL_GetTick>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	1ad3      	subs	r3, r2, r3
 8004b12:	2b02      	cmp	r3, #2
 8004b14:	d901      	bls.n	8004b1a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004b16:	2303      	movs	r3, #3
 8004b18:	e07e      	b.n	8004c18 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b1a:	4b27      	ldr	r3, [pc, #156]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d1f0      	bne.n	8004b08 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	69da      	ldr	r2, [r3, #28]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a1b      	ldr	r3, [r3, #32]
 8004b2e:	431a      	orrs	r2, r3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b34:	019b      	lsls	r3, r3, #6
 8004b36:	431a      	orrs	r2, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b3c:	085b      	lsrs	r3, r3, #1
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	041b      	lsls	r3, r3, #16
 8004b42:	431a      	orrs	r2, r3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b48:	061b      	lsls	r3, r3, #24
 8004b4a:	491b      	ldr	r1, [pc, #108]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b50:	4b1b      	ldr	r3, [pc, #108]	; (8004bc0 <HAL_RCC_OscConfig+0x478>)
 8004b52:	2201      	movs	r2, #1
 8004b54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b56:	f7fe f9bd 	bl	8002ed4 <HAL_GetTick>
 8004b5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b5c:	e008      	b.n	8004b70 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b5e:	f7fe f9b9 	bl	8002ed4 <HAL_GetTick>
 8004b62:	4602      	mov	r2, r0
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	2b02      	cmp	r3, #2
 8004b6a:	d901      	bls.n	8004b70 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004b6c:	2303      	movs	r3, #3
 8004b6e:	e053      	b.n	8004c18 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b70:	4b11      	ldr	r3, [pc, #68]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d0f0      	beq.n	8004b5e <HAL_RCC_OscConfig+0x416>
 8004b7c:	e04b      	b.n	8004c16 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b7e:	4b10      	ldr	r3, [pc, #64]	; (8004bc0 <HAL_RCC_OscConfig+0x478>)
 8004b80:	2200      	movs	r2, #0
 8004b82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b84:	f7fe f9a6 	bl	8002ed4 <HAL_GetTick>
 8004b88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b8a:	e008      	b.n	8004b9e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b8c:	f7fe f9a2 	bl	8002ed4 <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	d901      	bls.n	8004b9e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	e03c      	b.n	8004c18 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b9e:	4b06      	ldr	r3, [pc, #24]	; (8004bb8 <HAL_RCC_OscConfig+0x470>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d1f0      	bne.n	8004b8c <HAL_RCC_OscConfig+0x444>
 8004baa:	e034      	b.n	8004c16 <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	699b      	ldr	r3, [r3, #24]
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d107      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	e02f      	b.n	8004c18 <HAL_RCC_OscConfig+0x4d0>
 8004bb8:	40023800 	.word	0x40023800
 8004bbc:	40007000 	.word	0x40007000
 8004bc0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004bc4:	4b16      	ldr	r3, [pc, #88]	; (8004c20 <HAL_RCC_OscConfig+0x4d8>)
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	69db      	ldr	r3, [r3, #28]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d11c      	bne.n	8004c12 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d115      	bne.n	8004c12 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004be6:	68fa      	ldr	r2, [r7, #12]
 8004be8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004bec:	4013      	ands	r3, r2
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d10d      	bne.n	8004c12 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d106      	bne.n	8004c12 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004c0e:	429a      	cmp	r2, r3
 8004c10:	d001      	beq.n	8004c16 <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	e000      	b.n	8004c18 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 8004c16:	2300      	movs	r3, #0
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3718      	adds	r7, #24
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	40023800 	.word	0x40023800

08004c24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d101      	bne.n	8004c38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	e0cc      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c38:	4b68      	ldr	r3, [pc, #416]	; (8004ddc <HAL_RCC_ClockConfig+0x1b8>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 030f 	and.w	r3, r3, #15
 8004c40:	683a      	ldr	r2, [r7, #0]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d90c      	bls.n	8004c60 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c46:	4b65      	ldr	r3, [pc, #404]	; (8004ddc <HAL_RCC_ClockConfig+0x1b8>)
 8004c48:	683a      	ldr	r2, [r7, #0]
 8004c4a:	b2d2      	uxtb	r2, r2
 8004c4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c4e:	4b63      	ldr	r3, [pc, #396]	; (8004ddc <HAL_RCC_ClockConfig+0x1b8>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f003 030f 	and.w	r3, r3, #15
 8004c56:	683a      	ldr	r2, [r7, #0]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d001      	beq.n	8004c60 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e0b8      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0302 	and.w	r3, r3, #2
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d020      	beq.n	8004cae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f003 0304 	and.w	r3, r3, #4
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d005      	beq.n	8004c84 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c78:	4b59      	ldr	r3, [pc, #356]	; (8004de0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	4a58      	ldr	r2, [pc, #352]	; (8004de0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c7e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004c82:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 0308 	and.w	r3, r3, #8
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d005      	beq.n	8004c9c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c90:	4b53      	ldr	r3, [pc, #332]	; (8004de0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	4a52      	ldr	r2, [pc, #328]	; (8004de0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c96:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004c9a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c9c:	4b50      	ldr	r3, [pc, #320]	; (8004de0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	494d      	ldr	r1, [pc, #308]	; (8004de0 <HAL_RCC_ClockConfig+0x1bc>)
 8004caa:	4313      	orrs	r3, r2
 8004cac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f003 0301 	and.w	r3, r3, #1
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d044      	beq.n	8004d44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	d107      	bne.n	8004cd2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cc2:	4b47      	ldr	r3, [pc, #284]	; (8004de0 <HAL_RCC_ClockConfig+0x1bc>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d119      	bne.n	8004d02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e07f      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	2b02      	cmp	r3, #2
 8004cd8:	d003      	beq.n	8004ce2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004cde:	2b03      	cmp	r3, #3
 8004ce0:	d107      	bne.n	8004cf2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ce2:	4b3f      	ldr	r3, [pc, #252]	; (8004de0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d109      	bne.n	8004d02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e06f      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cf2:	4b3b      	ldr	r3, [pc, #236]	; (8004de0 <HAL_RCC_ClockConfig+0x1bc>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f003 0302 	and.w	r3, r3, #2
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d101      	bne.n	8004d02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e067      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d02:	4b37      	ldr	r3, [pc, #220]	; (8004de0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	f023 0203 	bic.w	r2, r3, #3
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	4934      	ldr	r1, [pc, #208]	; (8004de0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d10:	4313      	orrs	r3, r2
 8004d12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d14:	f7fe f8de 	bl	8002ed4 <HAL_GetTick>
 8004d18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d1a:	e00a      	b.n	8004d32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d1c:	f7fe f8da 	bl	8002ed4 <HAL_GetTick>
 8004d20:	4602      	mov	r2, r0
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	1ad3      	subs	r3, r2, r3
 8004d26:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d901      	bls.n	8004d32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d2e:	2303      	movs	r3, #3
 8004d30:	e04f      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d32:	4b2b      	ldr	r3, [pc, #172]	; (8004de0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	f003 020c 	and.w	r2, r3, #12
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	009b      	lsls	r3, r3, #2
 8004d40:	429a      	cmp	r2, r3
 8004d42:	d1eb      	bne.n	8004d1c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d44:	4b25      	ldr	r3, [pc, #148]	; (8004ddc <HAL_RCC_ClockConfig+0x1b8>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 030f 	and.w	r3, r3, #15
 8004d4c:	683a      	ldr	r2, [r7, #0]
 8004d4e:	429a      	cmp	r2, r3
 8004d50:	d20c      	bcs.n	8004d6c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d52:	4b22      	ldr	r3, [pc, #136]	; (8004ddc <HAL_RCC_ClockConfig+0x1b8>)
 8004d54:	683a      	ldr	r2, [r7, #0]
 8004d56:	b2d2      	uxtb	r2, r2
 8004d58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d5a:	4b20      	ldr	r3, [pc, #128]	; (8004ddc <HAL_RCC_ClockConfig+0x1b8>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f003 030f 	and.w	r3, r3, #15
 8004d62:	683a      	ldr	r2, [r7, #0]
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d001      	beq.n	8004d6c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	e032      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 0304 	and.w	r3, r3, #4
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d008      	beq.n	8004d8a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d78:	4b19      	ldr	r3, [pc, #100]	; (8004de0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	4916      	ldr	r1, [pc, #88]	; (8004de0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d86:	4313      	orrs	r3, r2
 8004d88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f003 0308 	and.w	r3, r3, #8
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d009      	beq.n	8004daa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d96:	4b12      	ldr	r3, [pc, #72]	; (8004de0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	691b      	ldr	r3, [r3, #16]
 8004da2:	00db      	lsls	r3, r3, #3
 8004da4:	490e      	ldr	r1, [pc, #56]	; (8004de0 <HAL_RCC_ClockConfig+0x1bc>)
 8004da6:	4313      	orrs	r3, r2
 8004da8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004daa:	f000 f821 	bl	8004df0 <HAL_RCC_GetSysClockFreq>
 8004dae:	4602      	mov	r2, r0
 8004db0:	4b0b      	ldr	r3, [pc, #44]	; (8004de0 <HAL_RCC_ClockConfig+0x1bc>)
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	091b      	lsrs	r3, r3, #4
 8004db6:	f003 030f 	and.w	r3, r3, #15
 8004dba:	490a      	ldr	r1, [pc, #40]	; (8004de4 <HAL_RCC_ClockConfig+0x1c0>)
 8004dbc:	5ccb      	ldrb	r3, [r1, r3]
 8004dbe:	fa22 f303 	lsr.w	r3, r2, r3
 8004dc2:	4a09      	ldr	r2, [pc, #36]	; (8004de8 <HAL_RCC_ClockConfig+0x1c4>)
 8004dc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004dc6:	4b09      	ldr	r3, [pc, #36]	; (8004dec <HAL_RCC_ClockConfig+0x1c8>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f7fe f83e 	bl	8002e4c <HAL_InitTick>

  return HAL_OK;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3710      	adds	r7, #16
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	40023c00 	.word	0x40023c00
 8004de0:	40023800 	.word	0x40023800
 8004de4:	080075c0 	.word	0x080075c0
 8004de8:	20000004 	.word	0x20000004
 8004dec:	20000008 	.word	0x20000008

08004df0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004df0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004df4:	b094      	sub	sp, #80	; 0x50
 8004df6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	647b      	str	r3, [r7, #68]	; 0x44
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e00:	2300      	movs	r3, #0
 8004e02:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004e04:	2300      	movs	r3, #0
 8004e06:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e08:	4b79      	ldr	r3, [pc, #484]	; (8004ff0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	f003 030c 	and.w	r3, r3, #12
 8004e10:	2b08      	cmp	r3, #8
 8004e12:	d00d      	beq.n	8004e30 <HAL_RCC_GetSysClockFreq+0x40>
 8004e14:	2b08      	cmp	r3, #8
 8004e16:	f200 80e1 	bhi.w	8004fdc <HAL_RCC_GetSysClockFreq+0x1ec>
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d002      	beq.n	8004e24 <HAL_RCC_GetSysClockFreq+0x34>
 8004e1e:	2b04      	cmp	r3, #4
 8004e20:	d003      	beq.n	8004e2a <HAL_RCC_GetSysClockFreq+0x3a>
 8004e22:	e0db      	b.n	8004fdc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e24:	4b73      	ldr	r3, [pc, #460]	; (8004ff4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004e26:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004e28:	e0db      	b.n	8004fe2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e2a:	4b73      	ldr	r3, [pc, #460]	; (8004ff8 <HAL_RCC_GetSysClockFreq+0x208>)
 8004e2c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e2e:	e0d8      	b.n	8004fe2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e30:	4b6f      	ldr	r3, [pc, #444]	; (8004ff0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e38:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e3a:	4b6d      	ldr	r3, [pc, #436]	; (8004ff0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d063      	beq.n	8004f0e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e46:	4b6a      	ldr	r3, [pc, #424]	; (8004ff0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	099b      	lsrs	r3, r3, #6
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004e50:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004e52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e58:	633b      	str	r3, [r7, #48]	; 0x30
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	637b      	str	r3, [r7, #52]	; 0x34
 8004e5e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004e62:	4622      	mov	r2, r4
 8004e64:	462b      	mov	r3, r5
 8004e66:	f04f 0000 	mov.w	r0, #0
 8004e6a:	f04f 0100 	mov.w	r1, #0
 8004e6e:	0159      	lsls	r1, r3, #5
 8004e70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e74:	0150      	lsls	r0, r2, #5
 8004e76:	4602      	mov	r2, r0
 8004e78:	460b      	mov	r3, r1
 8004e7a:	4621      	mov	r1, r4
 8004e7c:	1a51      	subs	r1, r2, r1
 8004e7e:	6139      	str	r1, [r7, #16]
 8004e80:	4629      	mov	r1, r5
 8004e82:	eb63 0301 	sbc.w	r3, r3, r1
 8004e86:	617b      	str	r3, [r7, #20]
 8004e88:	f04f 0200 	mov.w	r2, #0
 8004e8c:	f04f 0300 	mov.w	r3, #0
 8004e90:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e94:	4659      	mov	r1, fp
 8004e96:	018b      	lsls	r3, r1, #6
 8004e98:	4651      	mov	r1, sl
 8004e9a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e9e:	4651      	mov	r1, sl
 8004ea0:	018a      	lsls	r2, r1, #6
 8004ea2:	4651      	mov	r1, sl
 8004ea4:	ebb2 0801 	subs.w	r8, r2, r1
 8004ea8:	4659      	mov	r1, fp
 8004eaa:	eb63 0901 	sbc.w	r9, r3, r1
 8004eae:	f04f 0200 	mov.w	r2, #0
 8004eb2:	f04f 0300 	mov.w	r3, #0
 8004eb6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004eba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ebe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ec2:	4690      	mov	r8, r2
 8004ec4:	4699      	mov	r9, r3
 8004ec6:	4623      	mov	r3, r4
 8004ec8:	eb18 0303 	adds.w	r3, r8, r3
 8004ecc:	60bb      	str	r3, [r7, #8]
 8004ece:	462b      	mov	r3, r5
 8004ed0:	eb49 0303 	adc.w	r3, r9, r3
 8004ed4:	60fb      	str	r3, [r7, #12]
 8004ed6:	f04f 0200 	mov.w	r2, #0
 8004eda:	f04f 0300 	mov.w	r3, #0
 8004ede:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004ee2:	4629      	mov	r1, r5
 8004ee4:	024b      	lsls	r3, r1, #9
 8004ee6:	4621      	mov	r1, r4
 8004ee8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004eec:	4621      	mov	r1, r4
 8004eee:	024a      	lsls	r2, r1, #9
 8004ef0:	4610      	mov	r0, r2
 8004ef2:	4619      	mov	r1, r3
 8004ef4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004efa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004efc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004f00:	f7fb fd92 	bl	8000a28 <__aeabi_uldivmod>
 8004f04:	4602      	mov	r2, r0
 8004f06:	460b      	mov	r3, r1
 8004f08:	4613      	mov	r3, r2
 8004f0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f0c:	e058      	b.n	8004fc0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f0e:	4b38      	ldr	r3, [pc, #224]	; (8004ff0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	099b      	lsrs	r3, r3, #6
 8004f14:	2200      	movs	r2, #0
 8004f16:	4618      	mov	r0, r3
 8004f18:	4611      	mov	r1, r2
 8004f1a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004f1e:	623b      	str	r3, [r7, #32]
 8004f20:	2300      	movs	r3, #0
 8004f22:	627b      	str	r3, [r7, #36]	; 0x24
 8004f24:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004f28:	4642      	mov	r2, r8
 8004f2a:	464b      	mov	r3, r9
 8004f2c:	f04f 0000 	mov.w	r0, #0
 8004f30:	f04f 0100 	mov.w	r1, #0
 8004f34:	0159      	lsls	r1, r3, #5
 8004f36:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f3a:	0150      	lsls	r0, r2, #5
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	460b      	mov	r3, r1
 8004f40:	4641      	mov	r1, r8
 8004f42:	ebb2 0a01 	subs.w	sl, r2, r1
 8004f46:	4649      	mov	r1, r9
 8004f48:	eb63 0b01 	sbc.w	fp, r3, r1
 8004f4c:	f04f 0200 	mov.w	r2, #0
 8004f50:	f04f 0300 	mov.w	r3, #0
 8004f54:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004f58:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004f5c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004f60:	ebb2 040a 	subs.w	r4, r2, sl
 8004f64:	eb63 050b 	sbc.w	r5, r3, fp
 8004f68:	f04f 0200 	mov.w	r2, #0
 8004f6c:	f04f 0300 	mov.w	r3, #0
 8004f70:	00eb      	lsls	r3, r5, #3
 8004f72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f76:	00e2      	lsls	r2, r4, #3
 8004f78:	4614      	mov	r4, r2
 8004f7a:	461d      	mov	r5, r3
 8004f7c:	4643      	mov	r3, r8
 8004f7e:	18e3      	adds	r3, r4, r3
 8004f80:	603b      	str	r3, [r7, #0]
 8004f82:	464b      	mov	r3, r9
 8004f84:	eb45 0303 	adc.w	r3, r5, r3
 8004f88:	607b      	str	r3, [r7, #4]
 8004f8a:	f04f 0200 	mov.w	r2, #0
 8004f8e:	f04f 0300 	mov.w	r3, #0
 8004f92:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004f96:	4629      	mov	r1, r5
 8004f98:	028b      	lsls	r3, r1, #10
 8004f9a:	4621      	mov	r1, r4
 8004f9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004fa0:	4621      	mov	r1, r4
 8004fa2:	028a      	lsls	r2, r1, #10
 8004fa4:	4610      	mov	r0, r2
 8004fa6:	4619      	mov	r1, r3
 8004fa8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004faa:	2200      	movs	r2, #0
 8004fac:	61bb      	str	r3, [r7, #24]
 8004fae:	61fa      	str	r2, [r7, #28]
 8004fb0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004fb4:	f7fb fd38 	bl	8000a28 <__aeabi_uldivmod>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	460b      	mov	r3, r1
 8004fbc:	4613      	mov	r3, r2
 8004fbe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004fc0:	4b0b      	ldr	r3, [pc, #44]	; (8004ff0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	0c1b      	lsrs	r3, r3, #16
 8004fc6:	f003 0303 	and.w	r3, r3, #3
 8004fca:	3301      	adds	r3, #1
 8004fcc:	005b      	lsls	r3, r3, #1
 8004fce:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004fd0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004fd2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004fd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fd8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004fda:	e002      	b.n	8004fe2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004fdc:	4b05      	ldr	r3, [pc, #20]	; (8004ff4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004fde:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004fe0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004fe2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3750      	adds	r7, #80	; 0x50
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fee:	bf00      	nop
 8004ff0:	40023800 	.word	0x40023800
 8004ff4:	00f42400 	.word	0x00f42400
 8004ff8:	007a1200 	.word	0x007a1200

08004ffc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005000:	4b03      	ldr	r3, [pc, #12]	; (8005010 <HAL_RCC_GetHCLKFreq+0x14>)
 8005002:	681b      	ldr	r3, [r3, #0]
}
 8005004:	4618      	mov	r0, r3
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
 800500e:	bf00      	nop
 8005010:	20000004 	.word	0x20000004

08005014 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005018:	f7ff fff0 	bl	8004ffc <HAL_RCC_GetHCLKFreq>
 800501c:	4602      	mov	r2, r0
 800501e:	4b05      	ldr	r3, [pc, #20]	; (8005034 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	0a9b      	lsrs	r3, r3, #10
 8005024:	f003 0307 	and.w	r3, r3, #7
 8005028:	4903      	ldr	r1, [pc, #12]	; (8005038 <HAL_RCC_GetPCLK1Freq+0x24>)
 800502a:	5ccb      	ldrb	r3, [r1, r3]
 800502c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005030:	4618      	mov	r0, r3
 8005032:	bd80      	pop	{r7, pc}
 8005034:	40023800 	.word	0x40023800
 8005038:	080075d0 	.word	0x080075d0

0800503c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005040:	f7ff ffdc 	bl	8004ffc <HAL_RCC_GetHCLKFreq>
 8005044:	4602      	mov	r2, r0
 8005046:	4b05      	ldr	r3, [pc, #20]	; (800505c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	0b5b      	lsrs	r3, r3, #13
 800504c:	f003 0307 	and.w	r3, r3, #7
 8005050:	4903      	ldr	r1, [pc, #12]	; (8005060 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005052:	5ccb      	ldrb	r3, [r1, r3]
 8005054:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005058:	4618      	mov	r0, r3
 800505a:	bd80      	pop	{r7, pc}
 800505c:	40023800 	.word	0x40023800
 8005060:	080075d0 	.word	0x080075d0

08005064 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b082      	sub	sp, #8
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d101      	bne.n	8005076 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e01d      	b.n	80050b2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800507c:	b2db      	uxtb	r3, r3
 800507e:	2b00      	cmp	r3, #0
 8005080:	d106      	bne.n	8005090 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2200      	movs	r2, #0
 8005086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f7fd fcc4 	bl	8002a18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2202      	movs	r2, #2
 8005094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	3304      	adds	r3, #4
 80050a0:	4619      	mov	r1, r3
 80050a2:	4610      	mov	r0, r2
 80050a4:	f000 fcae 	bl	8005a04 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3708      	adds	r7, #8
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}

080050ba <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80050ba:	b480      	push	{r7}
 80050bc:	b085      	sub	sp, #20
 80050be:	af00      	add	r7, sp, #0
 80050c0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2202      	movs	r2, #2
 80050c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	f003 0307 	and.w	r3, r3, #7
 80050d4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2b06      	cmp	r3, #6
 80050da:	d007      	beq.n	80050ec <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f042 0201 	orr.w	r2, r2, #1
 80050ea:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2201      	movs	r2, #1
 80050f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80050f4:	2300      	movs	r3, #0
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3714      	adds	r7, #20
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr

08005102 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005102:	b480      	push	{r7}
 8005104:	b085      	sub	sp, #20
 8005106:	af00      	add	r7, sp, #0
 8005108:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	68da      	ldr	r2, [r3, #12]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f042 0201 	orr.w	r2, r2, #1
 8005118:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	f003 0307 	and.w	r3, r3, #7
 8005124:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2b06      	cmp	r3, #6
 800512a:	d007      	beq.n	800513c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f042 0201 	orr.w	r2, r2, #1
 800513a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800513c:	2300      	movs	r3, #0
}
 800513e:	4618      	mov	r0, r3
 8005140:	3714      	adds	r7, #20
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr

0800514a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800514a:	b580      	push	{r7, lr}
 800514c:	b082      	sub	sp, #8
 800514e:	af00      	add	r7, sp, #0
 8005150:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d101      	bne.n	800515c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	e01d      	b.n	8005198 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005162:	b2db      	uxtb	r3, r3
 8005164:	2b00      	cmp	r3, #0
 8005166:	d106      	bne.n	8005176 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2200      	movs	r2, #0
 800516c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f000 f815 	bl	80051a0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2202      	movs	r2, #2
 800517a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	3304      	adds	r3, #4
 8005186:	4619      	mov	r1, r3
 8005188:	4610      	mov	r0, r2
 800518a:	f000 fc3b 	bl	8005a04 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2201      	movs	r2, #1
 8005192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005196:	2300      	movs	r3, #0
}
 8005198:	4618      	mov	r0, r3
 800519a:	3708      	adds	r7, #8
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80051a8:	bf00      	nop
 80051aa:	370c      	adds	r7, #12
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr

080051b4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b084      	sub	sp, #16
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	2201      	movs	r2, #1
 80051c4:	6839      	ldr	r1, [r7, #0]
 80051c6:	4618      	mov	r0, r3
 80051c8:	f001 f830 	bl	800622c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a15      	ldr	r2, [pc, #84]	; (8005228 <HAL_TIM_PWM_Start+0x74>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d004      	beq.n	80051e0 <HAL_TIM_PWM_Start+0x2c>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a14      	ldr	r2, [pc, #80]	; (800522c <HAL_TIM_PWM_Start+0x78>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d101      	bne.n	80051e4 <HAL_TIM_PWM_Start+0x30>
 80051e0:	2301      	movs	r3, #1
 80051e2:	e000      	b.n	80051e6 <HAL_TIM_PWM_Start+0x32>
 80051e4:	2300      	movs	r3, #0
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d007      	beq.n	80051fa <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80051f8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	f003 0307 	and.w	r3, r3, #7
 8005204:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2b06      	cmp	r3, #6
 800520a:	d007      	beq.n	800521c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f042 0201 	orr.w	r2, r2, #1
 800521a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800521c:	2300      	movs	r3, #0
}
 800521e:	4618      	mov	r0, r3
 8005220:	3710      	adds	r7, #16
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	40010000 	.word	0x40010000
 800522c:	40010400 	.word	0x40010400

08005230 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b082      	sub	sp, #8
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d101      	bne.n	8005242 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e01d      	b.n	800527e <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005248:	b2db      	uxtb	r3, r3
 800524a:	2b00      	cmp	r3, #0
 800524c:	d106      	bne.n	800525c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f000 f815 	bl	8005286 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2202      	movs	r2, #2
 8005260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681a      	ldr	r2, [r3, #0]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	3304      	adds	r3, #4
 800526c:	4619      	mov	r1, r3
 800526e:	4610      	mov	r0, r2
 8005270:	f000 fbc8 	bl	8005a04 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800527c:	2300      	movs	r3, #0
}
 800527e:	4618      	mov	r0, r3
 8005280:	3708      	adds	r7, #8
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}

08005286 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005286:	b480      	push	{r7}
 8005288:	b083      	sub	sp, #12
 800528a:	af00      	add	r7, sp, #0
 800528c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800528e:	bf00      	nop
 8005290:	370c      	adds	r7, #12
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr
	...

0800529c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b084      	sub	sp, #16
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	2b0c      	cmp	r3, #12
 80052aa:	d841      	bhi.n	8005330 <HAL_TIM_IC_Start_IT+0x94>
 80052ac:	a201      	add	r2, pc, #4	; (adr r2, 80052b4 <HAL_TIM_IC_Start_IT+0x18>)
 80052ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052b2:	bf00      	nop
 80052b4:	080052e9 	.word	0x080052e9
 80052b8:	08005331 	.word	0x08005331
 80052bc:	08005331 	.word	0x08005331
 80052c0:	08005331 	.word	0x08005331
 80052c4:	080052fb 	.word	0x080052fb
 80052c8:	08005331 	.word	0x08005331
 80052cc:	08005331 	.word	0x08005331
 80052d0:	08005331 	.word	0x08005331
 80052d4:	0800530d 	.word	0x0800530d
 80052d8:	08005331 	.word	0x08005331
 80052dc:	08005331 	.word	0x08005331
 80052e0:	08005331 	.word	0x08005331
 80052e4:	0800531f 	.word	0x0800531f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	68da      	ldr	r2, [r3, #12]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f042 0202 	orr.w	r2, r2, #2
 80052f6:	60da      	str	r2, [r3, #12]
      break;
 80052f8:	e01b      	b.n	8005332 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	68da      	ldr	r2, [r3, #12]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f042 0204 	orr.w	r2, r2, #4
 8005308:	60da      	str	r2, [r3, #12]
      break;
 800530a:	e012      	b.n	8005332 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	68da      	ldr	r2, [r3, #12]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f042 0208 	orr.w	r2, r2, #8
 800531a:	60da      	str	r2, [r3, #12]
      break;
 800531c:	e009      	b.n	8005332 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	68da      	ldr	r2, [r3, #12]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f042 0210 	orr.w	r2, r2, #16
 800532c:	60da      	str	r2, [r3, #12]
      break;
 800532e:	e000      	b.n	8005332 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8005330:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	2201      	movs	r2, #1
 8005338:	6839      	ldr	r1, [r7, #0]
 800533a:	4618      	mov	r0, r3
 800533c:	f000 ff76 	bl	800622c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	f003 0307 	and.w	r3, r3, #7
 800534a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2b06      	cmp	r3, #6
 8005350:	d007      	beq.n	8005362 <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f042 0201 	orr.w	r2, r2, #1
 8005360:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005362:	2300      	movs	r3, #0
}
 8005364:	4618      	mov	r0, r3
 8005366:	3710      	adds	r7, #16
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b082      	sub	sp, #8
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	691b      	ldr	r3, [r3, #16]
 800537a:	f003 0302 	and.w	r3, r3, #2
 800537e:	2b02      	cmp	r3, #2
 8005380:	d122      	bne.n	80053c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	f003 0302 	and.w	r3, r3, #2
 800538c:	2b02      	cmp	r3, #2
 800538e:	d11b      	bne.n	80053c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f06f 0202 	mvn.w	r2, #2
 8005398:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2201      	movs	r2, #1
 800539e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	699b      	ldr	r3, [r3, #24]
 80053a6:	f003 0303 	and.w	r3, r3, #3
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d003      	beq.n	80053b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f7fc fa28 	bl	8001804 <HAL_TIM_IC_CaptureCallback>
 80053b4:	e005      	b.n	80053c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f000 fb06 	bl	80059c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f000 fb0d 	bl	80059dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	691b      	ldr	r3, [r3, #16]
 80053ce:	f003 0304 	and.w	r3, r3, #4
 80053d2:	2b04      	cmp	r3, #4
 80053d4:	d122      	bne.n	800541c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	68db      	ldr	r3, [r3, #12]
 80053dc:	f003 0304 	and.w	r3, r3, #4
 80053e0:	2b04      	cmp	r3, #4
 80053e2:	d11b      	bne.n	800541c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f06f 0204 	mvn.w	r2, #4
 80053ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2202      	movs	r2, #2
 80053f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	699b      	ldr	r3, [r3, #24]
 80053fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d003      	beq.n	800540a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f7fc f9fe 	bl	8001804 <HAL_TIM_IC_CaptureCallback>
 8005408:	e005      	b.n	8005416 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f000 fadc 	bl	80059c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f000 fae3 	bl	80059dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	f003 0308 	and.w	r3, r3, #8
 8005426:	2b08      	cmp	r3, #8
 8005428:	d122      	bne.n	8005470 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	f003 0308 	and.w	r3, r3, #8
 8005434:	2b08      	cmp	r3, #8
 8005436:	d11b      	bne.n	8005470 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f06f 0208 	mvn.w	r2, #8
 8005440:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2204      	movs	r2, #4
 8005446:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	69db      	ldr	r3, [r3, #28]
 800544e:	f003 0303 	and.w	r3, r3, #3
 8005452:	2b00      	cmp	r3, #0
 8005454:	d003      	beq.n	800545e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f7fc f9d4 	bl	8001804 <HAL_TIM_IC_CaptureCallback>
 800545c:	e005      	b.n	800546a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f000 fab2 	bl	80059c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f000 fab9 	bl	80059dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	691b      	ldr	r3, [r3, #16]
 8005476:	f003 0310 	and.w	r3, r3, #16
 800547a:	2b10      	cmp	r3, #16
 800547c:	d122      	bne.n	80054c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	f003 0310 	and.w	r3, r3, #16
 8005488:	2b10      	cmp	r3, #16
 800548a:	d11b      	bne.n	80054c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f06f 0210 	mvn.w	r2, #16
 8005494:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2208      	movs	r2, #8
 800549a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	69db      	ldr	r3, [r3, #28]
 80054a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d003      	beq.n	80054b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f7fc f9aa 	bl	8001804 <HAL_TIM_IC_CaptureCallback>
 80054b0:	e005      	b.n	80054be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 fa88 	bl	80059c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054b8:	6878      	ldr	r0, [r7, #4]
 80054ba:	f000 fa8f 	bl	80059dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2200      	movs	r2, #0
 80054c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	691b      	ldr	r3, [r3, #16]
 80054ca:	f003 0301 	and.w	r3, r3, #1
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d10e      	bne.n	80054f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	f003 0301 	and.w	r3, r3, #1
 80054dc:	2b01      	cmp	r3, #1
 80054de:	d107      	bne.n	80054f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f06f 0201 	mvn.w	r2, #1
 80054e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f7fc f970 	bl	80017d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	691b      	ldr	r3, [r3, #16]
 80054f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054fa:	2b80      	cmp	r3, #128	; 0x80
 80054fc:	d10e      	bne.n	800551c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	68db      	ldr	r3, [r3, #12]
 8005504:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005508:	2b80      	cmp	r3, #128	; 0x80
 800550a:	d107      	bne.n	800551c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f000 ff34 	bl	8006384 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	691b      	ldr	r3, [r3, #16]
 8005522:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005526:	2b40      	cmp	r3, #64	; 0x40
 8005528:	d10e      	bne.n	8005548 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	68db      	ldr	r3, [r3, #12]
 8005530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005534:	2b40      	cmp	r3, #64	; 0x40
 8005536:	d107      	bne.n	8005548 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005540:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f000 fa54 	bl	80059f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	691b      	ldr	r3, [r3, #16]
 800554e:	f003 0320 	and.w	r3, r3, #32
 8005552:	2b20      	cmp	r3, #32
 8005554:	d10e      	bne.n	8005574 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	f003 0320 	and.w	r3, r3, #32
 8005560:	2b20      	cmp	r3, #32
 8005562:	d107      	bne.n	8005574 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f06f 0220 	mvn.w	r2, #32
 800556c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f000 fefe 	bl	8006370 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005574:	bf00      	nop
 8005576:	3708      	adds	r7, #8
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}

0800557c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b084      	sub	sp, #16
 8005580:	af00      	add	r7, sp, #0
 8005582:	60f8      	str	r0, [r7, #12]
 8005584:	60b9      	str	r1, [r7, #8]
 8005586:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800558e:	2b01      	cmp	r3, #1
 8005590:	d101      	bne.n	8005596 <HAL_TIM_IC_ConfigChannel+0x1a>
 8005592:	2302      	movs	r3, #2
 8005594:	e08a      	b.n	80056ac <HAL_TIM_IC_ConfigChannel+0x130>
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2201      	movs	r2, #1
 800559a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2202      	movs	r2, #2
 80055a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d11b      	bne.n	80055e4 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6818      	ldr	r0, [r3, #0]
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	6819      	ldr	r1, [r3, #0]
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	685a      	ldr	r2, [r3, #4]
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	f000 fc72 	bl	8005ea4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	699a      	ldr	r2, [r3, #24]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f022 020c 	bic.w	r2, r2, #12
 80055ce:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	6999      	ldr	r1, [r3, #24]
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	689a      	ldr	r2, [r3, #8]
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	430a      	orrs	r2, r1
 80055e0:	619a      	str	r2, [r3, #24]
 80055e2:	e05a      	b.n	800569a <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2b04      	cmp	r3, #4
 80055e8:	d11c      	bne.n	8005624 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6818      	ldr	r0, [r3, #0]
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	6819      	ldr	r1, [r3, #0]
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	685a      	ldr	r2, [r3, #4]
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	68db      	ldr	r3, [r3, #12]
 80055fa:	f000 fcf6 	bl	8005fea <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	699a      	ldr	r2, [r3, #24]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800560c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	6999      	ldr	r1, [r3, #24]
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	021a      	lsls	r2, r3, #8
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	430a      	orrs	r2, r1
 8005620:	619a      	str	r2, [r3, #24]
 8005622:	e03a      	b.n	800569a <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2b08      	cmp	r3, #8
 8005628:	d11b      	bne.n	8005662 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6818      	ldr	r0, [r3, #0]
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	6819      	ldr	r1, [r3, #0]
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	685a      	ldr	r2, [r3, #4]
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	68db      	ldr	r3, [r3, #12]
 800563a:	f000 fd43 	bl	80060c4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	69da      	ldr	r2, [r3, #28]
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f022 020c 	bic.w	r2, r2, #12
 800564c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	69d9      	ldr	r1, [r3, #28]
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	689a      	ldr	r2, [r3, #8]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	430a      	orrs	r2, r1
 800565e:	61da      	str	r2, [r3, #28]
 8005660:	e01b      	b.n	800569a <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6818      	ldr	r0, [r3, #0]
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	6819      	ldr	r1, [r3, #0]
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	685a      	ldr	r2, [r3, #4]
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	68db      	ldr	r3, [r3, #12]
 8005672:	f000 fd63 	bl	800613c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	69da      	ldr	r2, [r3, #28]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005684:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	69d9      	ldr	r1, [r3, #28]
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	021a      	lsls	r2, r3, #8
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	430a      	orrs	r2, r1
 8005698:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2201      	movs	r2, #1
 800569e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80056aa:	2300      	movs	r3, #0
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3710      	adds	r7, #16
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d101      	bne.n	80056ce <HAL_TIM_PWM_ConfigChannel+0x1a>
 80056ca:	2302      	movs	r3, #2
 80056cc:	e0b4      	b.n	8005838 <HAL_TIM_PWM_ConfigChannel+0x184>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2201      	movs	r2, #1
 80056d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2202      	movs	r2, #2
 80056da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2b0c      	cmp	r3, #12
 80056e2:	f200 809f 	bhi.w	8005824 <HAL_TIM_PWM_ConfigChannel+0x170>
 80056e6:	a201      	add	r2, pc, #4	; (adr r2, 80056ec <HAL_TIM_PWM_ConfigChannel+0x38>)
 80056e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ec:	08005721 	.word	0x08005721
 80056f0:	08005825 	.word	0x08005825
 80056f4:	08005825 	.word	0x08005825
 80056f8:	08005825 	.word	0x08005825
 80056fc:	08005761 	.word	0x08005761
 8005700:	08005825 	.word	0x08005825
 8005704:	08005825 	.word	0x08005825
 8005708:	08005825 	.word	0x08005825
 800570c:	080057a3 	.word	0x080057a3
 8005710:	08005825 	.word	0x08005825
 8005714:	08005825 	.word	0x08005825
 8005718:	08005825 	.word	0x08005825
 800571c:	080057e3 	.word	0x080057e3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	68b9      	ldr	r1, [r7, #8]
 8005726:	4618      	mov	r0, r3
 8005728:	f000 fa0c 	bl	8005b44 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	699a      	ldr	r2, [r3, #24]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f042 0208 	orr.w	r2, r2, #8
 800573a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	699a      	ldr	r2, [r3, #24]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f022 0204 	bic.w	r2, r2, #4
 800574a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	6999      	ldr	r1, [r3, #24]
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	691a      	ldr	r2, [r3, #16]
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	430a      	orrs	r2, r1
 800575c:	619a      	str	r2, [r3, #24]
      break;
 800575e:	e062      	b.n	8005826 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	68b9      	ldr	r1, [r7, #8]
 8005766:	4618      	mov	r0, r3
 8005768:	f000 fa5c 	bl	8005c24 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	699a      	ldr	r2, [r3, #24]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800577a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	699a      	ldr	r2, [r3, #24]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800578a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	6999      	ldr	r1, [r3, #24]
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	691b      	ldr	r3, [r3, #16]
 8005796:	021a      	lsls	r2, r3, #8
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	430a      	orrs	r2, r1
 800579e:	619a      	str	r2, [r3, #24]
      break;
 80057a0:	e041      	b.n	8005826 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	68b9      	ldr	r1, [r7, #8]
 80057a8:	4618      	mov	r0, r3
 80057aa:	f000 fab1 	bl	8005d10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	69da      	ldr	r2, [r3, #28]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f042 0208 	orr.w	r2, r2, #8
 80057bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	69da      	ldr	r2, [r3, #28]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f022 0204 	bic.w	r2, r2, #4
 80057cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	69d9      	ldr	r1, [r3, #28]
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	691a      	ldr	r2, [r3, #16]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	430a      	orrs	r2, r1
 80057de:	61da      	str	r2, [r3, #28]
      break;
 80057e0:	e021      	b.n	8005826 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	68b9      	ldr	r1, [r7, #8]
 80057e8:	4618      	mov	r0, r3
 80057ea:	f000 fb05 	bl	8005df8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	69da      	ldr	r2, [r3, #28]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	69da      	ldr	r2, [r3, #28]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800580c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	69d9      	ldr	r1, [r3, #28]
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	691b      	ldr	r3, [r3, #16]
 8005818:	021a      	lsls	r2, r3, #8
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	430a      	orrs	r2, r1
 8005820:	61da      	str	r2, [r3, #28]
      break;
 8005822:	e000      	b.n	8005826 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8005824:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2201      	movs	r2, #1
 800582a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2200      	movs	r2, #0
 8005832:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005836:	2300      	movs	r3, #0
}
 8005838:	4618      	mov	r0, r3
 800583a:	3710      	adds	r7, #16
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}

08005840 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b084      	sub	sp, #16
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005850:	2b01      	cmp	r3, #1
 8005852:	d101      	bne.n	8005858 <HAL_TIM_ConfigClockSource+0x18>
 8005854:	2302      	movs	r3, #2
 8005856:	e0b3      	b.n	80059c0 <HAL_TIM_ConfigClockSource+0x180>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2202      	movs	r2, #2
 8005864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005876:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800587e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	68fa      	ldr	r2, [r7, #12]
 8005886:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005890:	d03e      	beq.n	8005910 <HAL_TIM_ConfigClockSource+0xd0>
 8005892:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005896:	f200 8087 	bhi.w	80059a8 <HAL_TIM_ConfigClockSource+0x168>
 800589a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800589e:	f000 8085 	beq.w	80059ac <HAL_TIM_ConfigClockSource+0x16c>
 80058a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058a6:	d87f      	bhi.n	80059a8 <HAL_TIM_ConfigClockSource+0x168>
 80058a8:	2b70      	cmp	r3, #112	; 0x70
 80058aa:	d01a      	beq.n	80058e2 <HAL_TIM_ConfigClockSource+0xa2>
 80058ac:	2b70      	cmp	r3, #112	; 0x70
 80058ae:	d87b      	bhi.n	80059a8 <HAL_TIM_ConfigClockSource+0x168>
 80058b0:	2b60      	cmp	r3, #96	; 0x60
 80058b2:	d050      	beq.n	8005956 <HAL_TIM_ConfigClockSource+0x116>
 80058b4:	2b60      	cmp	r3, #96	; 0x60
 80058b6:	d877      	bhi.n	80059a8 <HAL_TIM_ConfigClockSource+0x168>
 80058b8:	2b50      	cmp	r3, #80	; 0x50
 80058ba:	d03c      	beq.n	8005936 <HAL_TIM_ConfigClockSource+0xf6>
 80058bc:	2b50      	cmp	r3, #80	; 0x50
 80058be:	d873      	bhi.n	80059a8 <HAL_TIM_ConfigClockSource+0x168>
 80058c0:	2b40      	cmp	r3, #64	; 0x40
 80058c2:	d058      	beq.n	8005976 <HAL_TIM_ConfigClockSource+0x136>
 80058c4:	2b40      	cmp	r3, #64	; 0x40
 80058c6:	d86f      	bhi.n	80059a8 <HAL_TIM_ConfigClockSource+0x168>
 80058c8:	2b30      	cmp	r3, #48	; 0x30
 80058ca:	d064      	beq.n	8005996 <HAL_TIM_ConfigClockSource+0x156>
 80058cc:	2b30      	cmp	r3, #48	; 0x30
 80058ce:	d86b      	bhi.n	80059a8 <HAL_TIM_ConfigClockSource+0x168>
 80058d0:	2b20      	cmp	r3, #32
 80058d2:	d060      	beq.n	8005996 <HAL_TIM_ConfigClockSource+0x156>
 80058d4:	2b20      	cmp	r3, #32
 80058d6:	d867      	bhi.n	80059a8 <HAL_TIM_ConfigClockSource+0x168>
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d05c      	beq.n	8005996 <HAL_TIM_ConfigClockSource+0x156>
 80058dc:	2b10      	cmp	r3, #16
 80058de:	d05a      	beq.n	8005996 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80058e0:	e062      	b.n	80059a8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6818      	ldr	r0, [r3, #0]
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	6899      	ldr	r1, [r3, #8]
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	685a      	ldr	r2, [r3, #4]
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	f000 fc7b 	bl	80061ec <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005904:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	68fa      	ldr	r2, [r7, #12]
 800590c:	609a      	str	r2, [r3, #8]
      break;
 800590e:	e04e      	b.n	80059ae <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6818      	ldr	r0, [r3, #0]
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	6899      	ldr	r1, [r3, #8]
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	685a      	ldr	r2, [r3, #4]
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	f000 fc64 	bl	80061ec <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	689a      	ldr	r2, [r3, #8]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005932:	609a      	str	r2, [r3, #8]
      break;
 8005934:	e03b      	b.n	80059ae <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6818      	ldr	r0, [r3, #0]
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	6859      	ldr	r1, [r3, #4]
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	461a      	mov	r2, r3
 8005944:	f000 fb22 	bl	8005f8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	2150      	movs	r1, #80	; 0x50
 800594e:	4618      	mov	r0, r3
 8005950:	f000 fc31 	bl	80061b6 <TIM_ITRx_SetConfig>
      break;
 8005954:	e02b      	b.n	80059ae <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6818      	ldr	r0, [r3, #0]
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	6859      	ldr	r1, [r3, #4]
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	461a      	mov	r2, r3
 8005964:	f000 fb7e 	bl	8006064 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2160      	movs	r1, #96	; 0x60
 800596e:	4618      	mov	r0, r3
 8005970:	f000 fc21 	bl	80061b6 <TIM_ITRx_SetConfig>
      break;
 8005974:	e01b      	b.n	80059ae <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6818      	ldr	r0, [r3, #0]
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	6859      	ldr	r1, [r3, #4]
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	68db      	ldr	r3, [r3, #12]
 8005982:	461a      	mov	r2, r3
 8005984:	f000 fb02 	bl	8005f8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	2140      	movs	r1, #64	; 0x40
 800598e:	4618      	mov	r0, r3
 8005990:	f000 fc11 	bl	80061b6 <TIM_ITRx_SetConfig>
      break;
 8005994:	e00b      	b.n	80059ae <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4619      	mov	r1, r3
 80059a0:	4610      	mov	r0, r2
 80059a2:	f000 fc08 	bl	80061b6 <TIM_ITRx_SetConfig>
      break;
 80059a6:	e002      	b.n	80059ae <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80059a8:	bf00      	nop
 80059aa:	e000      	b.n	80059ae <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80059ac:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2201      	movs	r2, #1
 80059b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80059be:	2300      	movs	r3, #0
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3710      	adds	r7, #16
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}

080059c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b083      	sub	sp, #12
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059d0:	bf00      	nop
 80059d2:	370c      	adds	r7, #12
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr

080059dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059e4:	bf00      	nop
 80059e6:	370c      	adds	r7, #12
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b083      	sub	sp, #12
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80059f8:	bf00      	nop
 80059fa:	370c      	adds	r7, #12
 80059fc:	46bd      	mov	sp, r7
 80059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a02:	4770      	bx	lr

08005a04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b085      	sub	sp, #20
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	4a40      	ldr	r2, [pc, #256]	; (8005b18 <TIM_Base_SetConfig+0x114>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d013      	beq.n	8005a44 <TIM_Base_SetConfig+0x40>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a22:	d00f      	beq.n	8005a44 <TIM_Base_SetConfig+0x40>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	4a3d      	ldr	r2, [pc, #244]	; (8005b1c <TIM_Base_SetConfig+0x118>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d00b      	beq.n	8005a44 <TIM_Base_SetConfig+0x40>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	4a3c      	ldr	r2, [pc, #240]	; (8005b20 <TIM_Base_SetConfig+0x11c>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d007      	beq.n	8005a44 <TIM_Base_SetConfig+0x40>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	4a3b      	ldr	r2, [pc, #236]	; (8005b24 <TIM_Base_SetConfig+0x120>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d003      	beq.n	8005a44 <TIM_Base_SetConfig+0x40>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	4a3a      	ldr	r2, [pc, #232]	; (8005b28 <TIM_Base_SetConfig+0x124>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d108      	bne.n	8005a56 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	68fa      	ldr	r2, [r7, #12]
 8005a52:	4313      	orrs	r3, r2
 8005a54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	4a2f      	ldr	r2, [pc, #188]	; (8005b18 <TIM_Base_SetConfig+0x114>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d02b      	beq.n	8005ab6 <TIM_Base_SetConfig+0xb2>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a64:	d027      	beq.n	8005ab6 <TIM_Base_SetConfig+0xb2>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	4a2c      	ldr	r2, [pc, #176]	; (8005b1c <TIM_Base_SetConfig+0x118>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d023      	beq.n	8005ab6 <TIM_Base_SetConfig+0xb2>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	4a2b      	ldr	r2, [pc, #172]	; (8005b20 <TIM_Base_SetConfig+0x11c>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d01f      	beq.n	8005ab6 <TIM_Base_SetConfig+0xb2>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	4a2a      	ldr	r2, [pc, #168]	; (8005b24 <TIM_Base_SetConfig+0x120>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d01b      	beq.n	8005ab6 <TIM_Base_SetConfig+0xb2>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	4a29      	ldr	r2, [pc, #164]	; (8005b28 <TIM_Base_SetConfig+0x124>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d017      	beq.n	8005ab6 <TIM_Base_SetConfig+0xb2>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a28      	ldr	r2, [pc, #160]	; (8005b2c <TIM_Base_SetConfig+0x128>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d013      	beq.n	8005ab6 <TIM_Base_SetConfig+0xb2>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a27      	ldr	r2, [pc, #156]	; (8005b30 <TIM_Base_SetConfig+0x12c>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d00f      	beq.n	8005ab6 <TIM_Base_SetConfig+0xb2>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a26      	ldr	r2, [pc, #152]	; (8005b34 <TIM_Base_SetConfig+0x130>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d00b      	beq.n	8005ab6 <TIM_Base_SetConfig+0xb2>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a25      	ldr	r2, [pc, #148]	; (8005b38 <TIM_Base_SetConfig+0x134>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d007      	beq.n	8005ab6 <TIM_Base_SetConfig+0xb2>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	4a24      	ldr	r2, [pc, #144]	; (8005b3c <TIM_Base_SetConfig+0x138>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d003      	beq.n	8005ab6 <TIM_Base_SetConfig+0xb2>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	4a23      	ldr	r2, [pc, #140]	; (8005b40 <TIM_Base_SetConfig+0x13c>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d108      	bne.n	8005ac8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005abc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	68fa      	ldr	r2, [r7, #12]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	695b      	ldr	r3, [r3, #20]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	68fa      	ldr	r2, [r7, #12]
 8005ada:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	689a      	ldr	r2, [r3, #8]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	681a      	ldr	r2, [r3, #0]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	4a0a      	ldr	r2, [pc, #40]	; (8005b18 <TIM_Base_SetConfig+0x114>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d003      	beq.n	8005afc <TIM_Base_SetConfig+0xf8>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	4a0c      	ldr	r2, [pc, #48]	; (8005b28 <TIM_Base_SetConfig+0x124>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d103      	bne.n	8005b04 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	691a      	ldr	r2, [r3, #16]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2201      	movs	r2, #1
 8005b08:	615a      	str	r2, [r3, #20]
}
 8005b0a:	bf00      	nop
 8005b0c:	3714      	adds	r7, #20
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b14:	4770      	bx	lr
 8005b16:	bf00      	nop
 8005b18:	40010000 	.word	0x40010000
 8005b1c:	40000400 	.word	0x40000400
 8005b20:	40000800 	.word	0x40000800
 8005b24:	40000c00 	.word	0x40000c00
 8005b28:	40010400 	.word	0x40010400
 8005b2c:	40014000 	.word	0x40014000
 8005b30:	40014400 	.word	0x40014400
 8005b34:	40014800 	.word	0x40014800
 8005b38:	40001800 	.word	0x40001800
 8005b3c:	40001c00 	.word	0x40001c00
 8005b40:	40002000 	.word	0x40002000

08005b44 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b087      	sub	sp, #28
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
 8005b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6a1b      	ldr	r3, [r3, #32]
 8005b52:	f023 0201 	bic.w	r2, r3, #1
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6a1b      	ldr	r3, [r3, #32]
 8005b5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	699b      	ldr	r3, [r3, #24]
 8005b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f023 0303 	bic.w	r3, r3, #3
 8005b7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	68fa      	ldr	r2, [r7, #12]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	f023 0302 	bic.w	r3, r3, #2
 8005b8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	697a      	ldr	r2, [r7, #20]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a20      	ldr	r2, [pc, #128]	; (8005c1c <TIM_OC1_SetConfig+0xd8>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d003      	beq.n	8005ba8 <TIM_OC1_SetConfig+0x64>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a1f      	ldr	r2, [pc, #124]	; (8005c20 <TIM_OC1_SetConfig+0xdc>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d10c      	bne.n	8005bc2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	f023 0308 	bic.w	r3, r3, #8
 8005bae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	68db      	ldr	r3, [r3, #12]
 8005bb4:	697a      	ldr	r2, [r7, #20]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	f023 0304 	bic.w	r3, r3, #4
 8005bc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a15      	ldr	r2, [pc, #84]	; (8005c1c <TIM_OC1_SetConfig+0xd8>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d003      	beq.n	8005bd2 <TIM_OC1_SetConfig+0x8e>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a14      	ldr	r2, [pc, #80]	; (8005c20 <TIM_OC1_SetConfig+0xdc>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d111      	bne.n	8005bf6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005bd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005be0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	695b      	ldr	r3, [r3, #20]
 8005be6:	693a      	ldr	r2, [r7, #16]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	699b      	ldr	r3, [r3, #24]
 8005bf0:	693a      	ldr	r2, [r7, #16]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	693a      	ldr	r2, [r7, #16]
 8005bfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	685a      	ldr	r2, [r3, #4]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	697a      	ldr	r2, [r7, #20]
 8005c0e:	621a      	str	r2, [r3, #32]
}
 8005c10:	bf00      	nop
 8005c12:	371c      	adds	r7, #28
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr
 8005c1c:	40010000 	.word	0x40010000
 8005c20:	40010400 	.word	0x40010400

08005c24 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b087      	sub	sp, #28
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
 8005c2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6a1b      	ldr	r3, [r3, #32]
 8005c32:	f023 0210 	bic.w	r2, r3, #16
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6a1b      	ldr	r3, [r3, #32]
 8005c3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	699b      	ldr	r3, [r3, #24]
 8005c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	021b      	lsls	r3, r3, #8
 8005c62:	68fa      	ldr	r2, [r7, #12]
 8005c64:	4313      	orrs	r3, r2
 8005c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	f023 0320 	bic.w	r3, r3, #32
 8005c6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	011b      	lsls	r3, r3, #4
 8005c76:	697a      	ldr	r2, [r7, #20]
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	4a22      	ldr	r2, [pc, #136]	; (8005d08 <TIM_OC2_SetConfig+0xe4>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d003      	beq.n	8005c8c <TIM_OC2_SetConfig+0x68>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	4a21      	ldr	r2, [pc, #132]	; (8005d0c <TIM_OC2_SetConfig+0xe8>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d10d      	bne.n	8005ca8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	011b      	lsls	r3, r3, #4
 8005c9a:	697a      	ldr	r2, [r7, #20]
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ca6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4a17      	ldr	r2, [pc, #92]	; (8005d08 <TIM_OC2_SetConfig+0xe4>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d003      	beq.n	8005cb8 <TIM_OC2_SetConfig+0x94>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	4a16      	ldr	r2, [pc, #88]	; (8005d0c <TIM_OC2_SetConfig+0xe8>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d113      	bne.n	8005ce0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005cbe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005cc6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	695b      	ldr	r3, [r3, #20]
 8005ccc:	009b      	lsls	r3, r3, #2
 8005cce:	693a      	ldr	r2, [r7, #16]
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	699b      	ldr	r3, [r3, #24]
 8005cd8:	009b      	lsls	r3, r3, #2
 8005cda:	693a      	ldr	r2, [r7, #16]
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	693a      	ldr	r2, [r7, #16]
 8005ce4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	68fa      	ldr	r2, [r7, #12]
 8005cea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	685a      	ldr	r2, [r3, #4]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	697a      	ldr	r2, [r7, #20]
 8005cf8:	621a      	str	r2, [r3, #32]
}
 8005cfa:	bf00      	nop
 8005cfc:	371c      	adds	r7, #28
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr
 8005d06:	bf00      	nop
 8005d08:	40010000 	.word	0x40010000
 8005d0c:	40010400 	.word	0x40010400

08005d10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b087      	sub	sp, #28
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6a1b      	ldr	r3, [r3, #32]
 8005d1e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6a1b      	ldr	r3, [r3, #32]
 8005d2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	69db      	ldr	r3, [r3, #28]
 8005d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f023 0303 	bic.w	r3, r3, #3
 8005d46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	68fa      	ldr	r2, [r7, #12]
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	021b      	lsls	r3, r3, #8
 8005d60:	697a      	ldr	r2, [r7, #20]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	4a21      	ldr	r2, [pc, #132]	; (8005df0 <TIM_OC3_SetConfig+0xe0>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d003      	beq.n	8005d76 <TIM_OC3_SetConfig+0x66>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	4a20      	ldr	r2, [pc, #128]	; (8005df4 <TIM_OC3_SetConfig+0xe4>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d10d      	bne.n	8005d92 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	68db      	ldr	r3, [r3, #12]
 8005d82:	021b      	lsls	r3, r3, #8
 8005d84:	697a      	ldr	r2, [r7, #20]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005d90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	4a16      	ldr	r2, [pc, #88]	; (8005df0 <TIM_OC3_SetConfig+0xe0>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d003      	beq.n	8005da2 <TIM_OC3_SetConfig+0x92>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a15      	ldr	r2, [pc, #84]	; (8005df4 <TIM_OC3_SetConfig+0xe4>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d113      	bne.n	8005dca <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005da8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005db0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	695b      	ldr	r3, [r3, #20]
 8005db6:	011b      	lsls	r3, r3, #4
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	699b      	ldr	r3, [r3, #24]
 8005dc2:	011b      	lsls	r3, r3, #4
 8005dc4:	693a      	ldr	r2, [r7, #16]
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	693a      	ldr	r2, [r7, #16]
 8005dce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	68fa      	ldr	r2, [r7, #12]
 8005dd4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	685a      	ldr	r2, [r3, #4]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	697a      	ldr	r2, [r7, #20]
 8005de2:	621a      	str	r2, [r3, #32]
}
 8005de4:	bf00      	nop
 8005de6:	371c      	adds	r7, #28
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr
 8005df0:	40010000 	.word	0x40010000
 8005df4:	40010400 	.word	0x40010400

08005df8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b087      	sub	sp, #28
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
 8005e00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6a1b      	ldr	r3, [r3, #32]
 8005e06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6a1b      	ldr	r3, [r3, #32]
 8005e12:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	69db      	ldr	r3, [r3, #28]
 8005e1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	021b      	lsls	r3, r3, #8
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	031b      	lsls	r3, r3, #12
 8005e4a:	693a      	ldr	r2, [r7, #16]
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	4a12      	ldr	r2, [pc, #72]	; (8005e9c <TIM_OC4_SetConfig+0xa4>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d003      	beq.n	8005e60 <TIM_OC4_SetConfig+0x68>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	4a11      	ldr	r2, [pc, #68]	; (8005ea0 <TIM_OC4_SetConfig+0xa8>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d109      	bne.n	8005e74 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	695b      	ldr	r3, [r3, #20]
 8005e6c:	019b      	lsls	r3, r3, #6
 8005e6e:	697a      	ldr	r2, [r7, #20]
 8005e70:	4313      	orrs	r3, r2
 8005e72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	697a      	ldr	r2, [r7, #20]
 8005e78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	68fa      	ldr	r2, [r7, #12]
 8005e7e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	685a      	ldr	r2, [r3, #4]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	693a      	ldr	r2, [r7, #16]
 8005e8c:	621a      	str	r2, [r3, #32]
}
 8005e8e:	bf00      	nop
 8005e90:	371c      	adds	r7, #28
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr
 8005e9a:	bf00      	nop
 8005e9c:	40010000 	.word	0x40010000
 8005ea0:	40010400 	.word	0x40010400

08005ea4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b087      	sub	sp, #28
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	60f8      	str	r0, [r7, #12]
 8005eac:	60b9      	str	r1, [r7, #8]
 8005eae:	607a      	str	r2, [r7, #4]
 8005eb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	6a1b      	ldr	r3, [r3, #32]
 8005eb6:	f023 0201 	bic.w	r2, r3, #1
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	699b      	ldr	r3, [r3, #24]
 8005ec2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	6a1b      	ldr	r3, [r3, #32]
 8005ec8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	4a28      	ldr	r2, [pc, #160]	; (8005f70 <TIM_TI1_SetConfig+0xcc>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d01b      	beq.n	8005f0a <TIM_TI1_SetConfig+0x66>
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ed8:	d017      	beq.n	8005f0a <TIM_TI1_SetConfig+0x66>
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	4a25      	ldr	r2, [pc, #148]	; (8005f74 <TIM_TI1_SetConfig+0xd0>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d013      	beq.n	8005f0a <TIM_TI1_SetConfig+0x66>
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	4a24      	ldr	r2, [pc, #144]	; (8005f78 <TIM_TI1_SetConfig+0xd4>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d00f      	beq.n	8005f0a <TIM_TI1_SetConfig+0x66>
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	4a23      	ldr	r2, [pc, #140]	; (8005f7c <TIM_TI1_SetConfig+0xd8>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d00b      	beq.n	8005f0a <TIM_TI1_SetConfig+0x66>
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	4a22      	ldr	r2, [pc, #136]	; (8005f80 <TIM_TI1_SetConfig+0xdc>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d007      	beq.n	8005f0a <TIM_TI1_SetConfig+0x66>
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	4a21      	ldr	r2, [pc, #132]	; (8005f84 <TIM_TI1_SetConfig+0xe0>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d003      	beq.n	8005f0a <TIM_TI1_SetConfig+0x66>
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	4a20      	ldr	r2, [pc, #128]	; (8005f88 <TIM_TI1_SetConfig+0xe4>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d101      	bne.n	8005f0e <TIM_TI1_SetConfig+0x6a>
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e000      	b.n	8005f10 <TIM_TI1_SetConfig+0x6c>
 8005f0e:	2300      	movs	r3, #0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d008      	beq.n	8005f26 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	f023 0303 	bic.w	r3, r3, #3
 8005f1a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005f1c:	697a      	ldr	r2, [r7, #20]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4313      	orrs	r3, r2
 8005f22:	617b      	str	r3, [r7, #20]
 8005f24:	e003      	b.n	8005f2e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	f043 0301 	orr.w	r3, r3, #1
 8005f2c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005f34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	011b      	lsls	r3, r3, #4
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	697a      	ldr	r2, [r7, #20]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	f023 030a 	bic.w	r3, r3, #10
 8005f48:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	f003 030a 	and.w	r3, r3, #10
 8005f50:	693a      	ldr	r2, [r7, #16]
 8005f52:	4313      	orrs	r3, r2
 8005f54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	697a      	ldr	r2, [r7, #20]
 8005f5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	693a      	ldr	r2, [r7, #16]
 8005f60:	621a      	str	r2, [r3, #32]
}
 8005f62:	bf00      	nop
 8005f64:	371c      	adds	r7, #28
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr
 8005f6e:	bf00      	nop
 8005f70:	40010000 	.word	0x40010000
 8005f74:	40000400 	.word	0x40000400
 8005f78:	40000800 	.word	0x40000800
 8005f7c:	40000c00 	.word	0x40000c00
 8005f80:	40010400 	.word	0x40010400
 8005f84:	40014000 	.word	0x40014000
 8005f88:	40001800 	.word	0x40001800

08005f8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b087      	sub	sp, #28
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	60b9      	str	r1, [r7, #8]
 8005f96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	6a1b      	ldr	r3, [r3, #32]
 8005f9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6a1b      	ldr	r3, [r3, #32]
 8005fa2:	f023 0201 	bic.w	r2, r3, #1
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	699b      	ldr	r3, [r3, #24]
 8005fae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005fb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	011b      	lsls	r3, r3, #4
 8005fbc:	693a      	ldr	r2, [r7, #16]
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	f023 030a 	bic.w	r3, r3, #10
 8005fc8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005fca:	697a      	ldr	r2, [r7, #20]
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	693a      	ldr	r2, [r7, #16]
 8005fd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	697a      	ldr	r2, [r7, #20]
 8005fdc:	621a      	str	r2, [r3, #32]
}
 8005fde:	bf00      	nop
 8005fe0:	371c      	adds	r7, #28
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe8:	4770      	bx	lr

08005fea <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005fea:	b480      	push	{r7}
 8005fec:	b087      	sub	sp, #28
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	60f8      	str	r0, [r7, #12]
 8005ff2:	60b9      	str	r1, [r7, #8]
 8005ff4:	607a      	str	r2, [r7, #4]
 8005ff6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	6a1b      	ldr	r3, [r3, #32]
 8005ffc:	f023 0210 	bic.w	r2, r3, #16
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	699b      	ldr	r3, [r3, #24]
 8006008:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	6a1b      	ldr	r3, [r3, #32]
 800600e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006016:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	021b      	lsls	r3, r3, #8
 800601c:	697a      	ldr	r2, [r7, #20]
 800601e:	4313      	orrs	r3, r2
 8006020:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006028:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	031b      	lsls	r3, r3, #12
 800602e:	b29b      	uxth	r3, r3
 8006030:	697a      	ldr	r2, [r7, #20]
 8006032:	4313      	orrs	r3, r2
 8006034:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800603c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	011b      	lsls	r3, r3, #4
 8006042:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006046:	693a      	ldr	r2, [r7, #16]
 8006048:	4313      	orrs	r3, r2
 800604a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	697a      	ldr	r2, [r7, #20]
 8006050:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	693a      	ldr	r2, [r7, #16]
 8006056:	621a      	str	r2, [r3, #32]
}
 8006058:	bf00      	nop
 800605a:	371c      	adds	r7, #28
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006064:	b480      	push	{r7}
 8006066:	b087      	sub	sp, #28
 8006068:	af00      	add	r7, sp, #0
 800606a:	60f8      	str	r0, [r7, #12]
 800606c:	60b9      	str	r1, [r7, #8]
 800606e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	6a1b      	ldr	r3, [r3, #32]
 8006074:	f023 0210 	bic.w	r2, r3, #16
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	699b      	ldr	r3, [r3, #24]
 8006080:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	6a1b      	ldr	r3, [r3, #32]
 8006086:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800608e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	031b      	lsls	r3, r3, #12
 8006094:	697a      	ldr	r2, [r7, #20]
 8006096:	4313      	orrs	r3, r2
 8006098:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80060a0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	011b      	lsls	r3, r3, #4
 80060a6:	693a      	ldr	r2, [r7, #16]
 80060a8:	4313      	orrs	r3, r2
 80060aa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	697a      	ldr	r2, [r7, #20]
 80060b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	693a      	ldr	r2, [r7, #16]
 80060b6:	621a      	str	r2, [r3, #32]
}
 80060b8:	bf00      	nop
 80060ba:	371c      	adds	r7, #28
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr

080060c4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b087      	sub	sp, #28
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	607a      	str	r2, [r7, #4]
 80060d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	6a1b      	ldr	r3, [r3, #32]
 80060d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	69db      	ldr	r3, [r3, #28]
 80060e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6a1b      	ldr	r3, [r3, #32]
 80060e8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	f023 0303 	bic.w	r3, r3, #3
 80060f0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80060f2:	697a      	ldr	r2, [r7, #20]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006100:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	011b      	lsls	r3, r3, #4
 8006106:	b2db      	uxtb	r3, r3
 8006108:	697a      	ldr	r2, [r7, #20]
 800610a:	4313      	orrs	r3, r2
 800610c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006114:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	021b      	lsls	r3, r3, #8
 800611a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800611e:	693a      	ldr	r2, [r7, #16]
 8006120:	4313      	orrs	r3, r2
 8006122:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	697a      	ldr	r2, [r7, #20]
 8006128:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	693a      	ldr	r2, [r7, #16]
 800612e:	621a      	str	r2, [r3, #32]
}
 8006130:	bf00      	nop
 8006132:	371c      	adds	r7, #28
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr

0800613c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800613c:	b480      	push	{r7}
 800613e:	b087      	sub	sp, #28
 8006140:	af00      	add	r7, sp, #0
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	607a      	str	r2, [r7, #4]
 8006148:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	6a1b      	ldr	r3, [r3, #32]
 800614e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	69db      	ldr	r3, [r3, #28]
 800615a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	6a1b      	ldr	r3, [r3, #32]
 8006160:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006168:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	021b      	lsls	r3, r3, #8
 800616e:	697a      	ldr	r2, [r7, #20]
 8006170:	4313      	orrs	r3, r2
 8006172:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800617a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	031b      	lsls	r3, r3, #12
 8006180:	b29b      	uxth	r3, r3
 8006182:	697a      	ldr	r2, [r7, #20]
 8006184:	4313      	orrs	r3, r2
 8006186:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800618e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	031b      	lsls	r3, r3, #12
 8006194:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8006198:	693a      	ldr	r2, [r7, #16]
 800619a:	4313      	orrs	r3, r2
 800619c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	697a      	ldr	r2, [r7, #20]
 80061a2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	693a      	ldr	r2, [r7, #16]
 80061a8:	621a      	str	r2, [r3, #32]
}
 80061aa:	bf00      	nop
 80061ac:	371c      	adds	r7, #28
 80061ae:	46bd      	mov	sp, r7
 80061b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b4:	4770      	bx	lr

080061b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80061b6:	b480      	push	{r7}
 80061b8:	b085      	sub	sp, #20
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]
 80061be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061ce:	683a      	ldr	r2, [r7, #0]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	4313      	orrs	r3, r2
 80061d4:	f043 0307 	orr.w	r3, r3, #7
 80061d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	68fa      	ldr	r2, [r7, #12]
 80061de:	609a      	str	r2, [r3, #8]
}
 80061e0:	bf00      	nop
 80061e2:	3714      	adds	r7, #20
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr

080061ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b087      	sub	sp, #28
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	60f8      	str	r0, [r7, #12]
 80061f4:	60b9      	str	r1, [r7, #8]
 80061f6:	607a      	str	r2, [r7, #4]
 80061f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006206:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	021a      	lsls	r2, r3, #8
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	431a      	orrs	r2, r3
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	4313      	orrs	r3, r2
 8006214:	697a      	ldr	r2, [r7, #20]
 8006216:	4313      	orrs	r3, r2
 8006218:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	697a      	ldr	r2, [r7, #20]
 800621e:	609a      	str	r2, [r3, #8]
}
 8006220:	bf00      	nop
 8006222:	371c      	adds	r7, #28
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr

0800622c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800622c:	b480      	push	{r7}
 800622e:	b087      	sub	sp, #28
 8006230:	af00      	add	r7, sp, #0
 8006232:	60f8      	str	r0, [r7, #12]
 8006234:	60b9      	str	r1, [r7, #8]
 8006236:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	f003 031f 	and.w	r3, r3, #31
 800623e:	2201      	movs	r2, #1
 8006240:	fa02 f303 	lsl.w	r3, r2, r3
 8006244:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	6a1a      	ldr	r2, [r3, #32]
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	43db      	mvns	r3, r3
 800624e:	401a      	ands	r2, r3
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	6a1a      	ldr	r2, [r3, #32]
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	f003 031f 	and.w	r3, r3, #31
 800625e:	6879      	ldr	r1, [r7, #4]
 8006260:	fa01 f303 	lsl.w	r3, r1, r3
 8006264:	431a      	orrs	r2, r3
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	621a      	str	r2, [r3, #32]
}
 800626a:	bf00      	nop
 800626c:	371c      	adds	r7, #28
 800626e:	46bd      	mov	sp, r7
 8006270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006274:	4770      	bx	lr
	...

08006278 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006278:	b480      	push	{r7}
 800627a:	b085      	sub	sp, #20
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
 8006280:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006288:	2b01      	cmp	r3, #1
 800628a:	d101      	bne.n	8006290 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800628c:	2302      	movs	r3, #2
 800628e:	e05a      	b.n	8006346 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2202      	movs	r2, #2
 800629c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	68fa      	ldr	r2, [r7, #12]
 80062be:	4313      	orrs	r3, r2
 80062c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	68fa      	ldr	r2, [r7, #12]
 80062c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a21      	ldr	r2, [pc, #132]	; (8006354 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d022      	beq.n	800631a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062dc:	d01d      	beq.n	800631a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4a1d      	ldr	r2, [pc, #116]	; (8006358 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d018      	beq.n	800631a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a1b      	ldr	r2, [pc, #108]	; (800635c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d013      	beq.n	800631a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	4a1a      	ldr	r2, [pc, #104]	; (8006360 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d00e      	beq.n	800631a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4a18      	ldr	r2, [pc, #96]	; (8006364 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d009      	beq.n	800631a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4a17      	ldr	r2, [pc, #92]	; (8006368 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d004      	beq.n	800631a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4a15      	ldr	r2, [pc, #84]	; (800636c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d10c      	bne.n	8006334 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006320:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	68ba      	ldr	r2, [r7, #8]
 8006328:	4313      	orrs	r3, r2
 800632a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	68ba      	ldr	r2, [r7, #8]
 8006332:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2201      	movs	r2, #1
 8006338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2200      	movs	r2, #0
 8006340:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006344:	2300      	movs	r3, #0
}
 8006346:	4618      	mov	r0, r3
 8006348:	3714      	adds	r7, #20
 800634a:	46bd      	mov	sp, r7
 800634c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006350:	4770      	bx	lr
 8006352:	bf00      	nop
 8006354:	40010000 	.word	0x40010000
 8006358:	40000400 	.word	0x40000400
 800635c:	40000800 	.word	0x40000800
 8006360:	40000c00 	.word	0x40000c00
 8006364:	40010400 	.word	0x40010400
 8006368:	40014000 	.word	0x40014000
 800636c:	40001800 	.word	0x40001800

08006370 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006370:	b480      	push	{r7}
 8006372:	b083      	sub	sp, #12
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006378:	bf00      	nop
 800637a:	370c      	adds	r7, #12
 800637c:	46bd      	mov	sp, r7
 800637e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006382:	4770      	bx	lr

08006384 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006384:	b480      	push	{r7}
 8006386:	b083      	sub	sp, #12
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800638c:	bf00      	nop
 800638e:	370c      	adds	r7, #12
 8006390:	46bd      	mov	sp, r7
 8006392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006396:	4770      	bx	lr

08006398 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b082      	sub	sp, #8
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d101      	bne.n	80063aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	e03f      	b.n	800642a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80063b0:	b2db      	uxtb	r3, r3
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d106      	bne.n	80063c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2200      	movs	r2, #0
 80063ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f7fc fca8 	bl	8002d14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2224      	movs	r2, #36	; 0x24
 80063c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	68da      	ldr	r2, [r3, #12]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80063da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80063dc:	6878      	ldr	r0, [r7, #4]
 80063de:	f000 fbe9 	bl	8006bb4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	691a      	ldr	r2, [r3, #16]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80063f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	695a      	ldr	r2, [r3, #20]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006400:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	68da      	ldr	r2, [r3, #12]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006410:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2220      	movs	r2, #32
 800641c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2220      	movs	r2, #32
 8006424:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006428:	2300      	movs	r3, #0
}
 800642a:	4618      	mov	r0, r3
 800642c:	3708      	adds	r7, #8
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}

08006432 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006432:	b580      	push	{r7, lr}
 8006434:	b088      	sub	sp, #32
 8006436:	af02      	add	r7, sp, #8
 8006438:	60f8      	str	r0, [r7, #12]
 800643a:	60b9      	str	r1, [r7, #8]
 800643c:	603b      	str	r3, [r7, #0]
 800643e:	4613      	mov	r3, r2
 8006440:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8006442:	2300      	movs	r3, #0
 8006444:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800644c:	b2db      	uxtb	r3, r3
 800644e:	2b20      	cmp	r3, #32
 8006450:	f040 8090 	bne.w	8006574 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d002      	beq.n	8006460 <HAL_UART_Receive+0x2e>
 800645a:	88fb      	ldrh	r3, [r7, #6]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d101      	bne.n	8006464 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	e088      	b.n	8006576 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800646a:	2b01      	cmp	r3, #1
 800646c:	d101      	bne.n	8006472 <HAL_UART_Receive+0x40>
 800646e:	2302      	movs	r3, #2
 8006470:	e081      	b.n	8006576 <HAL_UART_Receive+0x144>
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2201      	movs	r2, #1
 8006476:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2200      	movs	r2, #0
 800647e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2222      	movs	r2, #34	; 0x22
 8006484:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006488:	f7fc fd24 	bl	8002ed4 <HAL_GetTick>
 800648c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	88fa      	ldrh	r2, [r7, #6]
 8006492:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	88fa      	ldrh	r2, [r7, #6]
 8006498:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2200      	movs	r2, #0
 800649e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80064a2:	e05c      	b.n	800655e <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	3b01      	subs	r3, #1
 80064ac:	b29a      	uxth	r2, r3
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064ba:	d12b      	bne.n	8006514 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	9300      	str	r3, [sp, #0]
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	2200      	movs	r2, #0
 80064c4:	2120      	movs	r1, #32
 80064c6:	68f8      	ldr	r0, [r7, #12]
 80064c8:	f000 fa08 	bl	80068dc <UART_WaitOnFlagUntilTimeout>
 80064cc:	4603      	mov	r3, r0
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d001      	beq.n	80064d6 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 80064d2:	2303      	movs	r3, #3
 80064d4:	e04f      	b.n	8006576 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	691b      	ldr	r3, [r3, #16]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d10c      	bne.n	80064fc <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064ee:	b29a      	uxth	r2, r3
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	3302      	adds	r3, #2
 80064f8:	60bb      	str	r3, [r7, #8]
 80064fa:	e030      	b.n	800655e <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	b29b      	uxth	r3, r3
 8006504:	b2db      	uxtb	r3, r3
 8006506:	b29a      	uxth	r2, r3
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	3301      	adds	r3, #1
 8006510:	60bb      	str	r3, [r7, #8]
 8006512:	e024      	b.n	800655e <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	9300      	str	r3, [sp, #0]
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	2200      	movs	r2, #0
 800651c:	2120      	movs	r1, #32
 800651e:	68f8      	ldr	r0, [r7, #12]
 8006520:	f000 f9dc 	bl	80068dc <UART_WaitOnFlagUntilTimeout>
 8006524:	4603      	mov	r3, r0
 8006526:	2b00      	cmp	r3, #0
 8006528:	d001      	beq.n	800652e <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 800652a:	2303      	movs	r3, #3
 800652c:	e023      	b.n	8006576 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	691b      	ldr	r3, [r3, #16]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d108      	bne.n	8006548 <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	6859      	ldr	r1, [r3, #4]
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	1c5a      	adds	r2, r3, #1
 8006540:	60ba      	str	r2, [r7, #8]
 8006542:	b2ca      	uxtb	r2, r1
 8006544:	701a      	strb	r2, [r3, #0]
 8006546:	e00a      	b.n	800655e <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	b2da      	uxtb	r2, r3
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	1c59      	adds	r1, r3, #1
 8006554:	60b9      	str	r1, [r7, #8]
 8006556:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800655a:	b2d2      	uxtb	r2, r2
 800655c:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006562:	b29b      	uxth	r3, r3
 8006564:	2b00      	cmp	r3, #0
 8006566:	d19d      	bne.n	80064a4 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2220      	movs	r2, #32
 800656c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8006570:	2300      	movs	r3, #0
 8006572:	e000      	b.n	8006576 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8006574:	2302      	movs	r3, #2
  }
}
 8006576:	4618      	mov	r0, r3
 8006578:	3718      	adds	r7, #24
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}

0800657e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800657e:	b480      	push	{r7}
 8006580:	b085      	sub	sp, #20
 8006582:	af00      	add	r7, sp, #0
 8006584:	60f8      	str	r0, [r7, #12]
 8006586:	60b9      	str	r1, [r7, #8]
 8006588:	4613      	mov	r3, r2
 800658a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006592:	b2db      	uxtb	r3, r3
 8006594:	2b20      	cmp	r3, #32
 8006596:	d130      	bne.n	80065fa <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d002      	beq.n	80065a4 <HAL_UART_Transmit_IT+0x26>
 800659e:	88fb      	ldrh	r3, [r7, #6]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d101      	bne.n	80065a8 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80065a4:	2301      	movs	r3, #1
 80065a6:	e029      	b.n	80065fc <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80065ae:	2b01      	cmp	r3, #1
 80065b0:	d101      	bne.n	80065b6 <HAL_UART_Transmit_IT+0x38>
 80065b2:	2302      	movs	r3, #2
 80065b4:	e022      	b.n	80065fc <HAL_UART_Transmit_IT+0x7e>
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2201      	movs	r2, #1
 80065ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	68ba      	ldr	r2, [r7, #8]
 80065c2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	88fa      	ldrh	r2, [r7, #6]
 80065c8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	88fa      	ldrh	r2, [r7, #6]
 80065ce:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2200      	movs	r2, #0
 80065d4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2221      	movs	r2, #33	; 0x21
 80065da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2200      	movs	r2, #0
 80065e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	68da      	ldr	r2, [r3, #12]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80065f4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80065f6:	2300      	movs	r3, #0
 80065f8:	e000      	b.n	80065fc <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80065fa:	2302      	movs	r3, #2
  }
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3714      	adds	r7, #20
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr

08006608 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006608:	b480      	push	{r7}
 800660a:	b085      	sub	sp, #20
 800660c:	af00      	add	r7, sp, #0
 800660e:	60f8      	str	r0, [r7, #12]
 8006610:	60b9      	str	r1, [r7, #8]
 8006612:	4613      	mov	r3, r2
 8006614:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800661c:	b2db      	uxtb	r3, r3
 800661e:	2b20      	cmp	r3, #32
 8006620:	d140      	bne.n	80066a4 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d002      	beq.n	800662e <HAL_UART_Receive_IT+0x26>
 8006628:	88fb      	ldrh	r3, [r7, #6]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d101      	bne.n	8006632 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	e039      	b.n	80066a6 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006638:	2b01      	cmp	r3, #1
 800663a:	d101      	bne.n	8006640 <HAL_UART_Receive_IT+0x38>
 800663c:	2302      	movs	r3, #2
 800663e:	e032      	b.n	80066a6 <HAL_UART_Receive_IT+0x9e>
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	2201      	movs	r2, #1
 8006644:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	68ba      	ldr	r2, [r7, #8]
 800664c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	88fa      	ldrh	r2, [r7, #6]
 8006652:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	88fa      	ldrh	r2, [r7, #6]
 8006658:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2200      	movs	r2, #0
 800665e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2222      	movs	r2, #34	; 0x22
 8006664:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2200      	movs	r2, #0
 800666c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	68da      	ldr	r2, [r3, #12]
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800667e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	695a      	ldr	r2, [r3, #20]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f042 0201 	orr.w	r2, r2, #1
 800668e:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	68da      	ldr	r2, [r3, #12]
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f042 0220 	orr.w	r2, r2, #32
 800669e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80066a0:	2300      	movs	r3, #0
 80066a2:	e000      	b.n	80066a6 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80066a4:	2302      	movs	r3, #2
  }
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3714      	adds	r7, #20
 80066aa:	46bd      	mov	sp, r7
 80066ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b0:	4770      	bx	lr
	...

080066b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b088      	sub	sp, #32
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	68db      	ldr	r3, [r3, #12]
 80066ca:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	695b      	ldr	r3, [r3, #20]
 80066d2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80066d4:	2300      	movs	r3, #0
 80066d6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80066d8:	2300      	movs	r3, #0
 80066da:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80066dc:	69fb      	ldr	r3, [r7, #28]
 80066de:	f003 030f 	and.w	r3, r3, #15
 80066e2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d10d      	bne.n	8006706 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80066ea:	69fb      	ldr	r3, [r7, #28]
 80066ec:	f003 0320 	and.w	r3, r3, #32
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d008      	beq.n	8006706 <HAL_UART_IRQHandler+0x52>
 80066f4:	69bb      	ldr	r3, [r7, #24]
 80066f6:	f003 0320 	and.w	r3, r3, #32
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d003      	beq.n	8006706 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f000 f9d6 	bl	8006ab0 <UART_Receive_IT>
      return;
 8006704:	e0d0      	b.n	80068a8 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	2b00      	cmp	r3, #0
 800670a:	f000 80b0 	beq.w	800686e <HAL_UART_IRQHandler+0x1ba>
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	f003 0301 	and.w	r3, r3, #1
 8006714:	2b00      	cmp	r3, #0
 8006716:	d105      	bne.n	8006724 <HAL_UART_IRQHandler+0x70>
 8006718:	69bb      	ldr	r3, [r7, #24]
 800671a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800671e:	2b00      	cmp	r3, #0
 8006720:	f000 80a5 	beq.w	800686e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006724:	69fb      	ldr	r3, [r7, #28]
 8006726:	f003 0301 	and.w	r3, r3, #1
 800672a:	2b00      	cmp	r3, #0
 800672c:	d00a      	beq.n	8006744 <HAL_UART_IRQHandler+0x90>
 800672e:	69bb      	ldr	r3, [r7, #24]
 8006730:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006734:	2b00      	cmp	r3, #0
 8006736:	d005      	beq.n	8006744 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800673c:	f043 0201 	orr.w	r2, r3, #1
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006744:	69fb      	ldr	r3, [r7, #28]
 8006746:	f003 0304 	and.w	r3, r3, #4
 800674a:	2b00      	cmp	r3, #0
 800674c:	d00a      	beq.n	8006764 <HAL_UART_IRQHandler+0xb0>
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	f003 0301 	and.w	r3, r3, #1
 8006754:	2b00      	cmp	r3, #0
 8006756:	d005      	beq.n	8006764 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800675c:	f043 0202 	orr.w	r2, r3, #2
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006764:	69fb      	ldr	r3, [r7, #28]
 8006766:	f003 0302 	and.w	r3, r3, #2
 800676a:	2b00      	cmp	r3, #0
 800676c:	d00a      	beq.n	8006784 <HAL_UART_IRQHandler+0xd0>
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	f003 0301 	and.w	r3, r3, #1
 8006774:	2b00      	cmp	r3, #0
 8006776:	d005      	beq.n	8006784 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800677c:	f043 0204 	orr.w	r2, r3, #4
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006784:	69fb      	ldr	r3, [r7, #28]
 8006786:	f003 0308 	and.w	r3, r3, #8
 800678a:	2b00      	cmp	r3, #0
 800678c:	d00f      	beq.n	80067ae <HAL_UART_IRQHandler+0xfa>
 800678e:	69bb      	ldr	r3, [r7, #24]
 8006790:	f003 0320 	and.w	r3, r3, #32
 8006794:	2b00      	cmp	r3, #0
 8006796:	d104      	bne.n	80067a2 <HAL_UART_IRQHandler+0xee>
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	f003 0301 	and.w	r3, r3, #1
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d005      	beq.n	80067ae <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067a6:	f043 0208 	orr.w	r2, r3, #8
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d077      	beq.n	80068a6 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80067b6:	69fb      	ldr	r3, [r7, #28]
 80067b8:	f003 0320 	and.w	r3, r3, #32
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d007      	beq.n	80067d0 <HAL_UART_IRQHandler+0x11c>
 80067c0:	69bb      	ldr	r3, [r7, #24]
 80067c2:	f003 0320 	and.w	r3, r3, #32
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d002      	beq.n	80067d0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f000 f970 	bl	8006ab0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	695b      	ldr	r3, [r3, #20]
 80067d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067da:	2b40      	cmp	r3, #64	; 0x40
 80067dc:	bf0c      	ite	eq
 80067de:	2301      	moveq	r3, #1
 80067e0:	2300      	movne	r3, #0
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067ea:	f003 0308 	and.w	r3, r3, #8
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d102      	bne.n	80067f8 <HAL_UART_IRQHandler+0x144>
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d031      	beq.n	800685c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80067f8:	6878      	ldr	r0, [r7, #4]
 80067fa:	f000 f8b9 	bl	8006970 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	695b      	ldr	r3, [r3, #20]
 8006804:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006808:	2b40      	cmp	r3, #64	; 0x40
 800680a:	d123      	bne.n	8006854 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	695a      	ldr	r2, [r3, #20]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800681a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006820:	2b00      	cmp	r3, #0
 8006822:	d013      	beq.n	800684c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006828:	4a21      	ldr	r2, [pc, #132]	; (80068b0 <HAL_UART_IRQHandler+0x1fc>)
 800682a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006830:	4618      	mov	r0, r3
 8006832:	f7fc fcff 	bl	8003234 <HAL_DMA_Abort_IT>
 8006836:	4603      	mov	r3, r0
 8006838:	2b00      	cmp	r3, #0
 800683a:	d016      	beq.n	800686a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006840:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006842:	687a      	ldr	r2, [r7, #4]
 8006844:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006846:	4610      	mov	r0, r2
 8006848:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800684a:	e00e      	b.n	800686a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800684c:	6878      	ldr	r0, [r7, #4]
 800684e:	f000 f83b 	bl	80068c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006852:	e00a      	b.n	800686a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f000 f837 	bl	80068c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800685a:	e006      	b.n	800686a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f000 f833 	bl	80068c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2200      	movs	r2, #0
 8006866:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006868:	e01d      	b.n	80068a6 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800686a:	bf00      	nop
    return;
 800686c:	e01b      	b.n	80068a6 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800686e:	69fb      	ldr	r3, [r7, #28]
 8006870:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006874:	2b00      	cmp	r3, #0
 8006876:	d008      	beq.n	800688a <HAL_UART_IRQHandler+0x1d6>
 8006878:	69bb      	ldr	r3, [r7, #24]
 800687a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800687e:	2b00      	cmp	r3, #0
 8006880:	d003      	beq.n	800688a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f000 f8a6 	bl	80069d4 <UART_Transmit_IT>
    return;
 8006888:	e00e      	b.n	80068a8 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800688a:	69fb      	ldr	r3, [r7, #28]
 800688c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006890:	2b00      	cmp	r3, #0
 8006892:	d009      	beq.n	80068a8 <HAL_UART_IRQHandler+0x1f4>
 8006894:	69bb      	ldr	r3, [r7, #24]
 8006896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800689a:	2b00      	cmp	r3, #0
 800689c:	d004      	beq.n	80068a8 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f000 f8ee 	bl	8006a80 <UART_EndTransmit_IT>
    return;
 80068a4:	e000      	b.n	80068a8 <HAL_UART_IRQHandler+0x1f4>
    return;
 80068a6:	bf00      	nop
  }
}
 80068a8:	3720      	adds	r7, #32
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bd80      	pop	{r7, pc}
 80068ae:	bf00      	nop
 80068b0:	080069ad 	.word	0x080069ad

080068b4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b083      	sub	sp, #12
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80068bc:	bf00      	nop
 80068be:	370c      	adds	r7, #12
 80068c0:	46bd      	mov	sp, r7
 80068c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c6:	4770      	bx	lr

080068c8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b083      	sub	sp, #12
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80068d0:	bf00      	nop
 80068d2:	370c      	adds	r7, #12
 80068d4:	46bd      	mov	sp, r7
 80068d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068da:	4770      	bx	lr

080068dc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b084      	sub	sp, #16
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	60f8      	str	r0, [r7, #12]
 80068e4:	60b9      	str	r1, [r7, #8]
 80068e6:	603b      	str	r3, [r7, #0]
 80068e8:	4613      	mov	r3, r2
 80068ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068ec:	e02c      	b.n	8006948 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068ee:	69bb      	ldr	r3, [r7, #24]
 80068f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80068f4:	d028      	beq.n	8006948 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80068f6:	69bb      	ldr	r3, [r7, #24]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d007      	beq.n	800690c <UART_WaitOnFlagUntilTimeout+0x30>
 80068fc:	f7fc faea 	bl	8002ed4 <HAL_GetTick>
 8006900:	4602      	mov	r2, r0
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	1ad3      	subs	r3, r2, r3
 8006906:	69ba      	ldr	r2, [r7, #24]
 8006908:	429a      	cmp	r2, r3
 800690a:	d21d      	bcs.n	8006948 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	68da      	ldr	r2, [r3, #12]
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800691a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	695a      	ldr	r2, [r3, #20]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f022 0201 	bic.w	r2, r2, #1
 800692a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	2220      	movs	r2, #32
 8006930:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2220      	movs	r2, #32
 8006938:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2200      	movs	r2, #0
 8006940:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8006944:	2303      	movs	r3, #3
 8006946:	e00f      	b.n	8006968 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	681a      	ldr	r2, [r3, #0]
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	4013      	ands	r3, r2
 8006952:	68ba      	ldr	r2, [r7, #8]
 8006954:	429a      	cmp	r2, r3
 8006956:	bf0c      	ite	eq
 8006958:	2301      	moveq	r3, #1
 800695a:	2300      	movne	r3, #0
 800695c:	b2db      	uxtb	r3, r3
 800695e:	461a      	mov	r2, r3
 8006960:	79fb      	ldrb	r3, [r7, #7]
 8006962:	429a      	cmp	r2, r3
 8006964:	d0c3      	beq.n	80068ee <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006966:	2300      	movs	r3, #0
}
 8006968:	4618      	mov	r0, r3
 800696a:	3710      	adds	r7, #16
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}

08006970 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	68da      	ldr	r2, [r3, #12]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006986:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	695a      	ldr	r2, [r3, #20]
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f022 0201 	bic.w	r2, r2, #1
 8006996:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2220      	movs	r2, #32
 800699c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80069a0:	bf00      	nop
 80069a2:	370c      	adds	r7, #12
 80069a4:	46bd      	mov	sp, r7
 80069a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069aa:	4770      	bx	lr

080069ac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b084      	sub	sp, #16
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2200      	movs	r2, #0
 80069be:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2200      	movs	r2, #0
 80069c4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80069c6:	68f8      	ldr	r0, [r7, #12]
 80069c8:	f7ff ff7e 	bl	80068c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069cc:	bf00      	nop
 80069ce:	3710      	adds	r7, #16
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}

080069d4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b085      	sub	sp, #20
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80069e2:	b2db      	uxtb	r3, r3
 80069e4:	2b21      	cmp	r3, #33	; 0x21
 80069e6:	d144      	bne.n	8006a72 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	689b      	ldr	r3, [r3, #8]
 80069ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069f0:	d11a      	bne.n	8006a28 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6a1b      	ldr	r3, [r3, #32]
 80069f6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	881b      	ldrh	r3, [r3, #0]
 80069fc:	461a      	mov	r2, r3
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a06:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	691b      	ldr	r3, [r3, #16]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d105      	bne.n	8006a1c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6a1b      	ldr	r3, [r3, #32]
 8006a14:	1c9a      	adds	r2, r3, #2
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	621a      	str	r2, [r3, #32]
 8006a1a:	e00e      	b.n	8006a3a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6a1b      	ldr	r3, [r3, #32]
 8006a20:	1c5a      	adds	r2, r3, #1
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	621a      	str	r2, [r3, #32]
 8006a26:	e008      	b.n	8006a3a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6a1b      	ldr	r3, [r3, #32]
 8006a2c:	1c59      	adds	r1, r3, #1
 8006a2e:	687a      	ldr	r2, [r7, #4]
 8006a30:	6211      	str	r1, [r2, #32]
 8006a32:	781a      	ldrb	r2, [r3, #0]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	3b01      	subs	r3, #1
 8006a42:	b29b      	uxth	r3, r3
 8006a44:	687a      	ldr	r2, [r7, #4]
 8006a46:	4619      	mov	r1, r3
 8006a48:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d10f      	bne.n	8006a6e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	68da      	ldr	r2, [r3, #12]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a5c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	68da      	ldr	r2, [r3, #12]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a6c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006a6e:	2300      	movs	r3, #0
 8006a70:	e000      	b.n	8006a74 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006a72:	2302      	movs	r3, #2
  }
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3714      	adds	r7, #20
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr

08006a80 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b082      	sub	sp, #8
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	68da      	ldr	r2, [r3, #12]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a96:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2220      	movs	r2, #32
 8006a9c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006aa0:	6878      	ldr	r0, [r7, #4]
 8006aa2:	f7ff ff07 	bl	80068b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006aa6:	2300      	movs	r3, #0
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3708      	adds	r7, #8
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b084      	sub	sp, #16
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006abe:	b2db      	uxtb	r3, r3
 8006ac0:	2b22      	cmp	r3, #34	; 0x22
 8006ac2:	d171      	bne.n	8006ba8 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006acc:	d123      	bne.n	8006b16 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ad2:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	691b      	ldr	r3, [r3, #16]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d10e      	bne.n	8006afa <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	b29b      	uxth	r3, r3
 8006ae4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ae8:	b29a      	uxth	r2, r3
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006af2:	1c9a      	adds	r2, r3, #2
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	629a      	str	r2, [r3, #40]	; 0x28
 8006af8:	e029      	b.n	8006b4e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	b29b      	uxth	r3, r3
 8006b02:	b2db      	uxtb	r3, r3
 8006b04:	b29a      	uxth	r2, r3
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b0e:	1c5a      	adds	r2, r3, #1
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	629a      	str	r2, [r3, #40]	; 0x28
 8006b14:	e01b      	b.n	8006b4e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	691b      	ldr	r3, [r3, #16]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d10a      	bne.n	8006b34 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	6858      	ldr	r0, [r3, #4]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b28:	1c59      	adds	r1, r3, #1
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	6291      	str	r1, [r2, #40]	; 0x28
 8006b2e:	b2c2      	uxtb	r2, r0
 8006b30:	701a      	strb	r2, [r3, #0]
 8006b32:	e00c      	b.n	8006b4e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	b2da      	uxtb	r2, r3
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b40:	1c58      	adds	r0, r3, #1
 8006b42:	6879      	ldr	r1, [r7, #4]
 8006b44:	6288      	str	r0, [r1, #40]	; 0x28
 8006b46:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006b4a:	b2d2      	uxtb	r2, r2
 8006b4c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b52:	b29b      	uxth	r3, r3
 8006b54:	3b01      	subs	r3, #1
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	687a      	ldr	r2, [r7, #4]
 8006b5a:	4619      	mov	r1, r3
 8006b5c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d120      	bne.n	8006ba4 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	68da      	ldr	r2, [r3, #12]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f022 0220 	bic.w	r2, r2, #32
 8006b70:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	68da      	ldr	r2, [r3, #12]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b80:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	695a      	ldr	r2, [r3, #20]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f022 0201 	bic.w	r2, r2, #1
 8006b90:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2220      	movs	r2, #32
 8006b96:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f7fa fe60 	bl	8001860 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	e002      	b.n	8006baa <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	e000      	b.n	8006baa <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006ba8:	2302      	movs	r3, #2
  }
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	3710      	adds	r7, #16
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}
	...

08006bb4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bb8:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006bc2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	691b      	ldr	r3, [r3, #16]
 8006bca:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006bce:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006bd2:	68d9      	ldr	r1, [r3, #12]
 8006bd4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	ea40 0301 	orr.w	r3, r0, r1
 8006bde:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006be0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006be4:	689a      	ldr	r2, [r3, #8]
 8006be6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006bea:	691b      	ldr	r3, [r3, #16]
 8006bec:	431a      	orrs	r2, r3
 8006bee:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006bf2:	695b      	ldr	r3, [r3, #20]
 8006bf4:	431a      	orrs	r2, r3
 8006bf6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006bfa:	69db      	ldr	r3, [r3, #28]
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
  MODIFY_REG(huart->Instance->CR1,
 8006c02:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006c0e:	f021 010c 	bic.w	r1, r1, #12
 8006c12:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006c16:	681a      	ldr	r2, [r3, #0]
 8006c18:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8006c1c:	430b      	orrs	r3, r1
 8006c1e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c20:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	695b      	ldr	r3, [r3, #20]
 8006c28:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006c2c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006c30:	6999      	ldr	r1, [r3, #24]
 8006c32:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	ea40 0301 	orr.w	r3, r0, r1
 8006c3c:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c3e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006c42:	69db      	ldr	r3, [r3, #28]
 8006c44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c48:	f040 824a 	bne.w	80070e0 <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c4c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006c50:	681a      	ldr	r2, [r3, #0]
 8006c52:	4b96      	ldr	r3, [pc, #600]	; (8006eac <UART_SetConfig+0x2f8>)
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d006      	beq.n	8006c66 <UART_SetConfig+0xb2>
 8006c58:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	4b94      	ldr	r3, [pc, #592]	; (8006eb0 <UART_SetConfig+0x2fc>)
 8006c60:	429a      	cmp	r2, r3
 8006c62:	f040 8129 	bne.w	8006eb8 <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006c66:	f7fe f9e9 	bl	800503c <HAL_RCC_GetPCLK2Freq>
 8006c6a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006c6e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006c72:	2200      	movs	r2, #0
 8006c74:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 8006c78:	f8c7 21f4 	str.w	r2, [r7, #500]	; 0x1f4
 8006c7c:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	; 0x1f0
 8006c80:	4622      	mov	r2, r4
 8006c82:	462b      	mov	r3, r5
 8006c84:	1891      	adds	r1, r2, r2
 8006c86:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8006c8a:	415b      	adcs	r3, r3
 8006c8c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8006c90:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8006c94:	4621      	mov	r1, r4
 8006c96:	1851      	adds	r1, r2, r1
 8006c98:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 8006c9c:	4629      	mov	r1, r5
 8006c9e:	414b      	adcs	r3, r1
 8006ca0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006ca4:	f04f 0200 	mov.w	r2, #0
 8006ca8:	f04f 0300 	mov.w	r3, #0
 8006cac:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
 8006cb0:	4649      	mov	r1, r9
 8006cb2:	00cb      	lsls	r3, r1, #3
 8006cb4:	4641      	mov	r1, r8
 8006cb6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006cba:	4641      	mov	r1, r8
 8006cbc:	00ca      	lsls	r2, r1, #3
 8006cbe:	4610      	mov	r0, r2
 8006cc0:	4619      	mov	r1, r3
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	4622      	mov	r2, r4
 8006cc6:	189b      	adds	r3, r3, r2
 8006cc8:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8006ccc:	462b      	mov	r3, r5
 8006cce:	460a      	mov	r2, r1
 8006cd0:	eb42 0303 	adc.w	r3, r2, r3
 8006cd4:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 8006cd8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8006ce4:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 8006ce8:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	; 0x1e0
 8006cec:	460b      	mov	r3, r1
 8006cee:	18db      	adds	r3, r3, r3
 8006cf0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006cf4:	4613      	mov	r3, r2
 8006cf6:	eb42 0303 	adc.w	r3, r2, r3
 8006cfa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006cfe:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8006d02:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8006d06:	f7f9 fe8f 	bl	8000a28 <__aeabi_uldivmod>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	460b      	mov	r3, r1
 8006d0e:	4b69      	ldr	r3, [pc, #420]	; (8006eb4 <UART_SetConfig+0x300>)
 8006d10:	fba3 2302 	umull	r2, r3, r3, r2
 8006d14:	095b      	lsrs	r3, r3, #5
 8006d16:	011c      	lsls	r4, r3, #4
 8006d18:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8006d22:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8006d26:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	; 0x1d8
 8006d2a:	4642      	mov	r2, r8
 8006d2c:	464b      	mov	r3, r9
 8006d2e:	1891      	adds	r1, r2, r2
 8006d30:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 8006d34:	415b      	adcs	r3, r3
 8006d36:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006d3a:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8006d3e:	4641      	mov	r1, r8
 8006d40:	1851      	adds	r1, r2, r1
 8006d42:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 8006d46:	4649      	mov	r1, r9
 8006d48:	414b      	adcs	r3, r1
 8006d4a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006d4e:	f04f 0200 	mov.w	r2, #0
 8006d52:	f04f 0300 	mov.w	r3, #0
 8006d56:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	; 0xb0
 8006d5a:	4659      	mov	r1, fp
 8006d5c:	00cb      	lsls	r3, r1, #3
 8006d5e:	4651      	mov	r1, sl
 8006d60:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d64:	4651      	mov	r1, sl
 8006d66:	00ca      	lsls	r2, r1, #3
 8006d68:	4610      	mov	r0, r2
 8006d6a:	4619      	mov	r1, r3
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	4642      	mov	r2, r8
 8006d70:	189b      	adds	r3, r3, r2
 8006d72:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8006d76:	464b      	mov	r3, r9
 8006d78:	460a      	mov	r2, r1
 8006d7a:	eb42 0303 	adc.w	r3, r2, r3
 8006d7e:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 8006d82:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8006d8e:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
 8006d92:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	; 0x1c8
 8006d96:	460b      	mov	r3, r1
 8006d98:	18db      	adds	r3, r3, r3
 8006d9a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006d9e:	4613      	mov	r3, r2
 8006da0:	eb42 0303 	adc.w	r3, r2, r3
 8006da4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006da8:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8006dac:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	; 0x1d0
 8006db0:	f7f9 fe3a 	bl	8000a28 <__aeabi_uldivmod>
 8006db4:	4602      	mov	r2, r0
 8006db6:	460b      	mov	r3, r1
 8006db8:	4611      	mov	r1, r2
 8006dba:	4b3e      	ldr	r3, [pc, #248]	; (8006eb4 <UART_SetConfig+0x300>)
 8006dbc:	fba3 2301 	umull	r2, r3, r3, r1
 8006dc0:	095b      	lsrs	r3, r3, #5
 8006dc2:	2264      	movs	r2, #100	; 0x64
 8006dc4:	fb02 f303 	mul.w	r3, r2, r3
 8006dc8:	1acb      	subs	r3, r1, r3
 8006dca:	00db      	lsls	r3, r3, #3
 8006dcc:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006dd0:	4b38      	ldr	r3, [pc, #224]	; (8006eb4 <UART_SetConfig+0x300>)
 8006dd2:	fba3 2302 	umull	r2, r3, r3, r2
 8006dd6:	095b      	lsrs	r3, r3, #5
 8006dd8:	005b      	lsls	r3, r3, #1
 8006dda:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006dde:	441c      	add	r4, r3
 8006de0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006de4:	2200      	movs	r2, #0
 8006de6:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8006dea:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 8006dee:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	; 0x1c0
 8006df2:	4642      	mov	r2, r8
 8006df4:	464b      	mov	r3, r9
 8006df6:	1891      	adds	r1, r2, r2
 8006df8:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 8006dfc:	415b      	adcs	r3, r3
 8006dfe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8006e02:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8006e06:	4641      	mov	r1, r8
 8006e08:	1851      	adds	r1, r2, r1
 8006e0a:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 8006e0e:	4649      	mov	r1, r9
 8006e10:	414b      	adcs	r3, r1
 8006e12:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006e16:	f04f 0200 	mov.w	r2, #0
 8006e1a:	f04f 0300 	mov.w	r3, #0
 8006e1e:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	; 0x98
 8006e22:	4659      	mov	r1, fp
 8006e24:	00cb      	lsls	r3, r1, #3
 8006e26:	4651      	mov	r1, sl
 8006e28:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e2c:	4651      	mov	r1, sl
 8006e2e:	00ca      	lsls	r2, r1, #3
 8006e30:	4610      	mov	r0, r2
 8006e32:	4619      	mov	r1, r3
 8006e34:	4603      	mov	r3, r0
 8006e36:	4642      	mov	r2, r8
 8006e38:	189b      	adds	r3, r3, r2
 8006e3a:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 8006e3e:	464b      	mov	r3, r9
 8006e40:	460a      	mov	r2, r1
 8006e42:	eb42 0303 	adc.w	r3, r2, r3
 8006e46:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8006e4a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	2200      	movs	r2, #0
 8006e52:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 8006e56:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 8006e5a:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	; 0x1b0
 8006e5e:	460b      	mov	r3, r1
 8006e60:	18db      	adds	r3, r3, r3
 8006e62:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006e66:	4613      	mov	r3, r2
 8006e68:	eb42 0303 	adc.w	r3, r2, r3
 8006e6c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006e70:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8006e74:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8006e78:	f7f9 fdd6 	bl	8000a28 <__aeabi_uldivmod>
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	460b      	mov	r3, r1
 8006e80:	4b0c      	ldr	r3, [pc, #48]	; (8006eb4 <UART_SetConfig+0x300>)
 8006e82:	fba3 1302 	umull	r1, r3, r3, r2
 8006e86:	095b      	lsrs	r3, r3, #5
 8006e88:	2164      	movs	r1, #100	; 0x64
 8006e8a:	fb01 f303 	mul.w	r3, r1, r3
 8006e8e:	1ad3      	subs	r3, r2, r3
 8006e90:	00db      	lsls	r3, r3, #3
 8006e92:	3332      	adds	r3, #50	; 0x32
 8006e94:	4a07      	ldr	r2, [pc, #28]	; (8006eb4 <UART_SetConfig+0x300>)
 8006e96:	fba2 2303 	umull	r2, r3, r2, r3
 8006e9a:	095b      	lsrs	r3, r3, #5
 8006e9c:	f003 0207 	and.w	r2, r3, #7
 8006ea0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4422      	add	r2, r4
 8006ea8:	609a      	str	r2, [r3, #8]
 8006eaa:	e349      	b.n	8007540 <UART_SetConfig+0x98c>
 8006eac:	40011000 	.word	0x40011000
 8006eb0:	40011400 	.word	0x40011400
 8006eb4:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006eb8:	f7fe f8ac 	bl	8005014 <HAL_RCC_GetPCLK1Freq>
 8006ebc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006ec0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8006eca:	f8c7 21ac 	str.w	r2, [r7, #428]	; 0x1ac
 8006ece:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	; 0x1a8
 8006ed2:	4622      	mov	r2, r4
 8006ed4:	462b      	mov	r3, r5
 8006ed6:	1891      	adds	r1, r2, r2
 8006ed8:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8006edc:	415b      	adcs	r3, r3
 8006ede:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006ee2:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8006ee6:	4621      	mov	r1, r4
 8006ee8:	eb12 0a01 	adds.w	sl, r2, r1
 8006eec:	4629      	mov	r1, r5
 8006eee:	eb43 0b01 	adc.w	fp, r3, r1
 8006ef2:	f04f 0200 	mov.w	r2, #0
 8006ef6:	f04f 0300 	mov.w	r3, #0
 8006efa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006efe:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006f02:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006f06:	4692      	mov	sl, r2
 8006f08:	469b      	mov	fp, r3
 8006f0a:	4623      	mov	r3, r4
 8006f0c:	eb1a 0303 	adds.w	r3, sl, r3
 8006f10:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8006f14:	462b      	mov	r3, r5
 8006f16:	eb4b 0303 	adc.w	r3, fp, r3
 8006f1a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8006f1e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006f22:	685b      	ldr	r3, [r3, #4]
 8006f24:	2200      	movs	r2, #0
 8006f26:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 8006f2a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8006f2e:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	; 0x198
 8006f32:	460b      	mov	r3, r1
 8006f34:	18db      	adds	r3, r3, r3
 8006f36:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006f3a:	4613      	mov	r3, r2
 8006f3c:	eb42 0303 	adc.w	r3, r2, r3
 8006f40:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006f44:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8006f48:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 8006f4c:	f7f9 fd6c 	bl	8000a28 <__aeabi_uldivmod>
 8006f50:	4602      	mov	r2, r0
 8006f52:	460b      	mov	r3, r1
 8006f54:	4b61      	ldr	r3, [pc, #388]	; (80070dc <UART_SetConfig+0x528>)
 8006f56:	fba3 2302 	umull	r2, r3, r3, r2
 8006f5a:	095b      	lsrs	r3, r3, #5
 8006f5c:	011c      	lsls	r4, r3, #4
 8006f5e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006f62:	2200      	movs	r2, #0
 8006f64:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 8006f68:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
 8006f6c:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	; 0x190
 8006f70:	4642      	mov	r2, r8
 8006f72:	464b      	mov	r3, r9
 8006f74:	1891      	adds	r1, r2, r2
 8006f76:	67b9      	str	r1, [r7, #120]	; 0x78
 8006f78:	415b      	adcs	r3, r3
 8006f7a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006f7c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8006f80:	4641      	mov	r1, r8
 8006f82:	1851      	adds	r1, r2, r1
 8006f84:	6739      	str	r1, [r7, #112]	; 0x70
 8006f86:	4649      	mov	r1, r9
 8006f88:	414b      	adcs	r3, r1
 8006f8a:	677b      	str	r3, [r7, #116]	; 0x74
 8006f8c:	f04f 0200 	mov.w	r2, #0
 8006f90:	f04f 0300 	mov.w	r3, #0
 8006f94:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	; 0x70
 8006f98:	4659      	mov	r1, fp
 8006f9a:	00cb      	lsls	r3, r1, #3
 8006f9c:	4651      	mov	r1, sl
 8006f9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006fa2:	4651      	mov	r1, sl
 8006fa4:	00ca      	lsls	r2, r1, #3
 8006fa6:	4610      	mov	r0, r2
 8006fa8:	4619      	mov	r1, r3
 8006faa:	4603      	mov	r3, r0
 8006fac:	4642      	mov	r2, r8
 8006fae:	189b      	adds	r3, r3, r2
 8006fb0:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8006fb4:	464b      	mov	r3, r9
 8006fb6:	460a      	mov	r2, r1
 8006fb8:	eb42 0303 	adc.w	r3, r2, r3
 8006fbc:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 8006fc0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8006fcc:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 8006fd0:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	; 0x180
 8006fd4:	460b      	mov	r3, r1
 8006fd6:	18db      	adds	r3, r3, r3
 8006fd8:	66bb      	str	r3, [r7, #104]	; 0x68
 8006fda:	4613      	mov	r3, r2
 8006fdc:	eb42 0303 	adc.w	r3, r2, r3
 8006fe0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006fe2:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8006fe6:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8006fea:	f7f9 fd1d 	bl	8000a28 <__aeabi_uldivmod>
 8006fee:	4602      	mov	r2, r0
 8006ff0:	460b      	mov	r3, r1
 8006ff2:	4611      	mov	r1, r2
 8006ff4:	4b39      	ldr	r3, [pc, #228]	; (80070dc <UART_SetConfig+0x528>)
 8006ff6:	fba3 2301 	umull	r2, r3, r3, r1
 8006ffa:	095b      	lsrs	r3, r3, #5
 8006ffc:	2264      	movs	r2, #100	; 0x64
 8006ffe:	fb02 f303 	mul.w	r3, r2, r3
 8007002:	1acb      	subs	r3, r1, r3
 8007004:	00db      	lsls	r3, r3, #3
 8007006:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800700a:	4b34      	ldr	r3, [pc, #208]	; (80070dc <UART_SetConfig+0x528>)
 800700c:	fba3 2302 	umull	r2, r3, r3, r2
 8007010:	095b      	lsrs	r3, r3, #5
 8007012:	005b      	lsls	r3, r3, #1
 8007014:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007018:	441c      	add	r4, r3
 800701a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800701e:	2200      	movs	r2, #0
 8007020:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 8007024:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8007028:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	; 0x178
 800702c:	4642      	mov	r2, r8
 800702e:	464b      	mov	r3, r9
 8007030:	1891      	adds	r1, r2, r2
 8007032:	6639      	str	r1, [r7, #96]	; 0x60
 8007034:	415b      	adcs	r3, r3
 8007036:	667b      	str	r3, [r7, #100]	; 0x64
 8007038:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800703c:	4641      	mov	r1, r8
 800703e:	1851      	adds	r1, r2, r1
 8007040:	65b9      	str	r1, [r7, #88]	; 0x58
 8007042:	4649      	mov	r1, r9
 8007044:	414b      	adcs	r3, r1
 8007046:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007048:	f04f 0200 	mov.w	r2, #0
 800704c:	f04f 0300 	mov.w	r3, #0
 8007050:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 8007054:	4659      	mov	r1, fp
 8007056:	00cb      	lsls	r3, r1, #3
 8007058:	4651      	mov	r1, sl
 800705a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800705e:	4651      	mov	r1, sl
 8007060:	00ca      	lsls	r2, r1, #3
 8007062:	4610      	mov	r0, r2
 8007064:	4619      	mov	r1, r3
 8007066:	4603      	mov	r3, r0
 8007068:	4642      	mov	r2, r8
 800706a:	189b      	adds	r3, r3, r2
 800706c:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8007070:	464b      	mov	r3, r9
 8007072:	460a      	mov	r2, r1
 8007074:	eb42 0303 	adc.w	r3, r2, r3
 8007078:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 800707c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	2200      	movs	r2, #0
 8007084:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 8007088:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 800708c:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	; 0x168
 8007090:	460b      	mov	r3, r1
 8007092:	18db      	adds	r3, r3, r3
 8007094:	653b      	str	r3, [r7, #80]	; 0x50
 8007096:	4613      	mov	r3, r2
 8007098:	eb42 0303 	adc.w	r3, r2, r3
 800709c:	657b      	str	r3, [r7, #84]	; 0x54
 800709e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80070a2:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 80070a6:	f7f9 fcbf 	bl	8000a28 <__aeabi_uldivmod>
 80070aa:	4602      	mov	r2, r0
 80070ac:	460b      	mov	r3, r1
 80070ae:	4b0b      	ldr	r3, [pc, #44]	; (80070dc <UART_SetConfig+0x528>)
 80070b0:	fba3 1302 	umull	r1, r3, r3, r2
 80070b4:	095b      	lsrs	r3, r3, #5
 80070b6:	2164      	movs	r1, #100	; 0x64
 80070b8:	fb01 f303 	mul.w	r3, r1, r3
 80070bc:	1ad3      	subs	r3, r2, r3
 80070be:	00db      	lsls	r3, r3, #3
 80070c0:	3332      	adds	r3, #50	; 0x32
 80070c2:	4a06      	ldr	r2, [pc, #24]	; (80070dc <UART_SetConfig+0x528>)
 80070c4:	fba2 2303 	umull	r2, r3, r2, r3
 80070c8:	095b      	lsrs	r3, r3, #5
 80070ca:	f003 0207 	and.w	r2, r3, #7
 80070ce:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4422      	add	r2, r4
 80070d6:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80070d8:	e232      	b.n	8007540 <UART_SetConfig+0x98c>
 80070da:	bf00      	nop
 80070dc:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80070e0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80070e4:	681a      	ldr	r2, [r3, #0]
 80070e6:	4b8d      	ldr	r3, [pc, #564]	; (800731c <UART_SetConfig+0x768>)
 80070e8:	429a      	cmp	r2, r3
 80070ea:	d006      	beq.n	80070fa <UART_SetConfig+0x546>
 80070ec:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	4b8b      	ldr	r3, [pc, #556]	; (8007320 <UART_SetConfig+0x76c>)
 80070f4:	429a      	cmp	r2, r3
 80070f6:	f040 8117 	bne.w	8007328 <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 80070fa:	f7fd ff9f 	bl	800503c <HAL_RCC_GetPCLK2Freq>
 80070fe:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007102:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007106:	2200      	movs	r2, #0
 8007108:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 800710c:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 8007110:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 8007114:	4622      	mov	r2, r4
 8007116:	462b      	mov	r3, r5
 8007118:	1891      	adds	r1, r2, r2
 800711a:	64b9      	str	r1, [r7, #72]	; 0x48
 800711c:	415b      	adcs	r3, r3
 800711e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007120:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007124:	4621      	mov	r1, r4
 8007126:	eb12 0801 	adds.w	r8, r2, r1
 800712a:	4629      	mov	r1, r5
 800712c:	eb43 0901 	adc.w	r9, r3, r1
 8007130:	f04f 0200 	mov.w	r2, #0
 8007134:	f04f 0300 	mov.w	r3, #0
 8007138:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800713c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007140:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007144:	4690      	mov	r8, r2
 8007146:	4699      	mov	r9, r3
 8007148:	4623      	mov	r3, r4
 800714a:	eb18 0303 	adds.w	r3, r8, r3
 800714e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8007152:	462b      	mov	r3, r5
 8007154:	eb49 0303 	adc.w	r3, r9, r3
 8007158:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 800715c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	2200      	movs	r2, #0
 8007164:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8007168:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 800716c:	f04f 0200 	mov.w	r2, #0
 8007170:	f04f 0300 	mov.w	r3, #0
 8007174:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	; 0x150
 8007178:	4629      	mov	r1, r5
 800717a:	008b      	lsls	r3, r1, #2
 800717c:	4621      	mov	r1, r4
 800717e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007182:	4621      	mov	r1, r4
 8007184:	008a      	lsls	r2, r1, #2
 8007186:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 800718a:	f7f9 fc4d 	bl	8000a28 <__aeabi_uldivmod>
 800718e:	4602      	mov	r2, r0
 8007190:	460b      	mov	r3, r1
 8007192:	4b64      	ldr	r3, [pc, #400]	; (8007324 <UART_SetConfig+0x770>)
 8007194:	fba3 2302 	umull	r2, r3, r3, r2
 8007198:	095b      	lsrs	r3, r3, #5
 800719a:	011c      	lsls	r4, r3, #4
 800719c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80071a0:	2200      	movs	r2, #0
 80071a2:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 80071a6:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80071aa:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	; 0x148
 80071ae:	4642      	mov	r2, r8
 80071b0:	464b      	mov	r3, r9
 80071b2:	1891      	adds	r1, r2, r2
 80071b4:	6439      	str	r1, [r7, #64]	; 0x40
 80071b6:	415b      	adcs	r3, r3
 80071b8:	647b      	str	r3, [r7, #68]	; 0x44
 80071ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80071be:	4641      	mov	r1, r8
 80071c0:	1851      	adds	r1, r2, r1
 80071c2:	63b9      	str	r1, [r7, #56]	; 0x38
 80071c4:	4649      	mov	r1, r9
 80071c6:	414b      	adcs	r3, r1
 80071c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80071ca:	f04f 0200 	mov.w	r2, #0
 80071ce:	f04f 0300 	mov.w	r3, #0
 80071d2:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 80071d6:	4659      	mov	r1, fp
 80071d8:	00cb      	lsls	r3, r1, #3
 80071da:	4651      	mov	r1, sl
 80071dc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80071e0:	4651      	mov	r1, sl
 80071e2:	00ca      	lsls	r2, r1, #3
 80071e4:	4610      	mov	r0, r2
 80071e6:	4619      	mov	r1, r3
 80071e8:	4603      	mov	r3, r0
 80071ea:	4642      	mov	r2, r8
 80071ec:	189b      	adds	r3, r3, r2
 80071ee:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 80071f2:	464b      	mov	r3, r9
 80071f4:	460a      	mov	r2, r1
 80071f6:	eb42 0303 	adc.w	r3, r2, r3
 80071fa:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 80071fe:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007202:	685b      	ldr	r3, [r3, #4]
 8007204:	2200      	movs	r2, #0
 8007206:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 800720a:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 800720e:	f04f 0200 	mov.w	r2, #0
 8007212:	f04f 0300 	mov.w	r3, #0
 8007216:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	; 0x138
 800721a:	4649      	mov	r1, r9
 800721c:	008b      	lsls	r3, r1, #2
 800721e:	4641      	mov	r1, r8
 8007220:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007224:	4641      	mov	r1, r8
 8007226:	008a      	lsls	r2, r1, #2
 8007228:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 800722c:	f7f9 fbfc 	bl	8000a28 <__aeabi_uldivmod>
 8007230:	4602      	mov	r2, r0
 8007232:	460b      	mov	r3, r1
 8007234:	4b3b      	ldr	r3, [pc, #236]	; (8007324 <UART_SetConfig+0x770>)
 8007236:	fba3 1302 	umull	r1, r3, r3, r2
 800723a:	095b      	lsrs	r3, r3, #5
 800723c:	2164      	movs	r1, #100	; 0x64
 800723e:	fb01 f303 	mul.w	r3, r1, r3
 8007242:	1ad3      	subs	r3, r2, r3
 8007244:	011b      	lsls	r3, r3, #4
 8007246:	3332      	adds	r3, #50	; 0x32
 8007248:	4a36      	ldr	r2, [pc, #216]	; (8007324 <UART_SetConfig+0x770>)
 800724a:	fba2 2303 	umull	r2, r3, r2, r3
 800724e:	095b      	lsrs	r3, r3, #5
 8007250:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007254:	441c      	add	r4, r3
 8007256:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800725a:	2200      	movs	r2, #0
 800725c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8007260:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 8007264:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	; 0x130
 8007268:	4642      	mov	r2, r8
 800726a:	464b      	mov	r3, r9
 800726c:	1891      	adds	r1, r2, r2
 800726e:	6339      	str	r1, [r7, #48]	; 0x30
 8007270:	415b      	adcs	r3, r3
 8007272:	637b      	str	r3, [r7, #52]	; 0x34
 8007274:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007278:	4641      	mov	r1, r8
 800727a:	1851      	adds	r1, r2, r1
 800727c:	62b9      	str	r1, [r7, #40]	; 0x28
 800727e:	4649      	mov	r1, r9
 8007280:	414b      	adcs	r3, r1
 8007282:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007284:	f04f 0200 	mov.w	r2, #0
 8007288:	f04f 0300 	mov.w	r3, #0
 800728c:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 8007290:	4659      	mov	r1, fp
 8007292:	00cb      	lsls	r3, r1, #3
 8007294:	4651      	mov	r1, sl
 8007296:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800729a:	4651      	mov	r1, sl
 800729c:	00ca      	lsls	r2, r1, #3
 800729e:	4610      	mov	r0, r2
 80072a0:	4619      	mov	r1, r3
 80072a2:	4603      	mov	r3, r0
 80072a4:	4642      	mov	r2, r8
 80072a6:	189b      	adds	r3, r3, r2
 80072a8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80072ac:	464b      	mov	r3, r9
 80072ae:	460a      	mov	r2, r1
 80072b0:	eb42 0303 	adc.w	r3, r2, r3
 80072b4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80072b8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80072bc:	685b      	ldr	r3, [r3, #4]
 80072be:	2200      	movs	r2, #0
 80072c0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80072c4:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 80072c8:	f04f 0200 	mov.w	r2, #0
 80072cc:	f04f 0300 	mov.w	r3, #0
 80072d0:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	; 0x120
 80072d4:	4649      	mov	r1, r9
 80072d6:	008b      	lsls	r3, r1, #2
 80072d8:	4641      	mov	r1, r8
 80072da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80072de:	4641      	mov	r1, r8
 80072e0:	008a      	lsls	r2, r1, #2
 80072e2:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 80072e6:	f7f9 fb9f 	bl	8000a28 <__aeabi_uldivmod>
 80072ea:	4602      	mov	r2, r0
 80072ec:	460b      	mov	r3, r1
 80072ee:	4b0d      	ldr	r3, [pc, #52]	; (8007324 <UART_SetConfig+0x770>)
 80072f0:	fba3 1302 	umull	r1, r3, r3, r2
 80072f4:	095b      	lsrs	r3, r3, #5
 80072f6:	2164      	movs	r1, #100	; 0x64
 80072f8:	fb01 f303 	mul.w	r3, r1, r3
 80072fc:	1ad3      	subs	r3, r2, r3
 80072fe:	011b      	lsls	r3, r3, #4
 8007300:	3332      	adds	r3, #50	; 0x32
 8007302:	4a08      	ldr	r2, [pc, #32]	; (8007324 <UART_SetConfig+0x770>)
 8007304:	fba2 2303 	umull	r2, r3, r2, r3
 8007308:	095b      	lsrs	r3, r3, #5
 800730a:	f003 020f 	and.w	r2, r3, #15
 800730e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4422      	add	r2, r4
 8007316:	609a      	str	r2, [r3, #8]
 8007318:	e112      	b.n	8007540 <UART_SetConfig+0x98c>
 800731a:	bf00      	nop
 800731c:	40011000 	.word	0x40011000
 8007320:	40011400 	.word	0x40011400
 8007324:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 8007328:	f7fd fe74 	bl	8005014 <HAL_RCC_GetPCLK1Freq>
 800732c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007330:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007334:	2200      	movs	r2, #0
 8007336:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800733a:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800733e:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	; 0x118
 8007342:	4642      	mov	r2, r8
 8007344:	464b      	mov	r3, r9
 8007346:	1891      	adds	r1, r2, r2
 8007348:	6239      	str	r1, [r7, #32]
 800734a:	415b      	adcs	r3, r3
 800734c:	627b      	str	r3, [r7, #36]	; 0x24
 800734e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007352:	4641      	mov	r1, r8
 8007354:	1854      	adds	r4, r2, r1
 8007356:	4649      	mov	r1, r9
 8007358:	eb43 0501 	adc.w	r5, r3, r1
 800735c:	f04f 0200 	mov.w	r2, #0
 8007360:	f04f 0300 	mov.w	r3, #0
 8007364:	00eb      	lsls	r3, r5, #3
 8007366:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800736a:	00e2      	lsls	r2, r4, #3
 800736c:	4614      	mov	r4, r2
 800736e:	461d      	mov	r5, r3
 8007370:	4643      	mov	r3, r8
 8007372:	18e3      	adds	r3, r4, r3
 8007374:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8007378:	464b      	mov	r3, r9
 800737a:	eb45 0303 	adc.w	r3, r5, r3
 800737e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007382:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800738e:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8007392:	f04f 0200 	mov.w	r2, #0
 8007396:	f04f 0300 	mov.w	r3, #0
 800739a:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 800739e:	4629      	mov	r1, r5
 80073a0:	008b      	lsls	r3, r1, #2
 80073a2:	4621      	mov	r1, r4
 80073a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80073a8:	4621      	mov	r1, r4
 80073aa:	008a      	lsls	r2, r1, #2
 80073ac:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 80073b0:	f7f9 fb3a 	bl	8000a28 <__aeabi_uldivmod>
 80073b4:	4602      	mov	r2, r0
 80073b6:	460b      	mov	r3, r1
 80073b8:	4b64      	ldr	r3, [pc, #400]	; (800754c <UART_SetConfig+0x998>)
 80073ba:	fba3 2302 	umull	r2, r3, r3, r2
 80073be:	095b      	lsrs	r3, r3, #5
 80073c0:	011c      	lsls	r4, r3, #4
 80073c2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80073c6:	2200      	movs	r2, #0
 80073c8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80073cc:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 80073d0:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	; 0x100
 80073d4:	4642      	mov	r2, r8
 80073d6:	464b      	mov	r3, r9
 80073d8:	1891      	adds	r1, r2, r2
 80073da:	61b9      	str	r1, [r7, #24]
 80073dc:	415b      	adcs	r3, r3
 80073de:	61fb      	str	r3, [r7, #28]
 80073e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80073e4:	4641      	mov	r1, r8
 80073e6:	1851      	adds	r1, r2, r1
 80073e8:	6139      	str	r1, [r7, #16]
 80073ea:	4649      	mov	r1, r9
 80073ec:	414b      	adcs	r3, r1
 80073ee:	617b      	str	r3, [r7, #20]
 80073f0:	f04f 0200 	mov.w	r2, #0
 80073f4:	f04f 0300 	mov.w	r3, #0
 80073f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80073fc:	4659      	mov	r1, fp
 80073fe:	00cb      	lsls	r3, r1, #3
 8007400:	4651      	mov	r1, sl
 8007402:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007406:	4651      	mov	r1, sl
 8007408:	00ca      	lsls	r2, r1, #3
 800740a:	4610      	mov	r0, r2
 800740c:	4619      	mov	r1, r3
 800740e:	4603      	mov	r3, r0
 8007410:	4642      	mov	r2, r8
 8007412:	189b      	adds	r3, r3, r2
 8007414:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007418:	464b      	mov	r3, r9
 800741a:	460a      	mov	r2, r1
 800741c:	eb42 0303 	adc.w	r3, r2, r3
 8007420:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007424:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	2200      	movs	r2, #0
 800742c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007430:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8007434:	f04f 0200 	mov.w	r2, #0
 8007438:	f04f 0300 	mov.w	r3, #0
 800743c:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 8007440:	4649      	mov	r1, r9
 8007442:	008b      	lsls	r3, r1, #2
 8007444:	4641      	mov	r1, r8
 8007446:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800744a:	4641      	mov	r1, r8
 800744c:	008a      	lsls	r2, r1, #2
 800744e:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8007452:	f7f9 fae9 	bl	8000a28 <__aeabi_uldivmod>
 8007456:	4602      	mov	r2, r0
 8007458:	460b      	mov	r3, r1
 800745a:	4b3c      	ldr	r3, [pc, #240]	; (800754c <UART_SetConfig+0x998>)
 800745c:	fba3 1302 	umull	r1, r3, r3, r2
 8007460:	095b      	lsrs	r3, r3, #5
 8007462:	2164      	movs	r1, #100	; 0x64
 8007464:	fb01 f303 	mul.w	r3, r1, r3
 8007468:	1ad3      	subs	r3, r2, r3
 800746a:	011b      	lsls	r3, r3, #4
 800746c:	3332      	adds	r3, #50	; 0x32
 800746e:	4a37      	ldr	r2, [pc, #220]	; (800754c <UART_SetConfig+0x998>)
 8007470:	fba2 2303 	umull	r2, r3, r2, r3
 8007474:	095b      	lsrs	r3, r3, #5
 8007476:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800747a:	441c      	add	r4, r3
 800747c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007480:	2200      	movs	r2, #0
 8007482:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007486:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800748a:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 800748e:	4642      	mov	r2, r8
 8007490:	464b      	mov	r3, r9
 8007492:	1891      	adds	r1, r2, r2
 8007494:	60b9      	str	r1, [r7, #8]
 8007496:	415b      	adcs	r3, r3
 8007498:	60fb      	str	r3, [r7, #12]
 800749a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800749e:	4641      	mov	r1, r8
 80074a0:	1851      	adds	r1, r2, r1
 80074a2:	6039      	str	r1, [r7, #0]
 80074a4:	4649      	mov	r1, r9
 80074a6:	414b      	adcs	r3, r1
 80074a8:	607b      	str	r3, [r7, #4]
 80074aa:	f04f 0200 	mov.w	r2, #0
 80074ae:	f04f 0300 	mov.w	r3, #0
 80074b2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80074b6:	4659      	mov	r1, fp
 80074b8:	00cb      	lsls	r3, r1, #3
 80074ba:	4651      	mov	r1, sl
 80074bc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80074c0:	4651      	mov	r1, sl
 80074c2:	00ca      	lsls	r2, r1, #3
 80074c4:	4610      	mov	r0, r2
 80074c6:	4619      	mov	r1, r3
 80074c8:	4603      	mov	r3, r0
 80074ca:	4642      	mov	r2, r8
 80074cc:	189b      	adds	r3, r3, r2
 80074ce:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80074d2:	464b      	mov	r3, r9
 80074d4:	460a      	mov	r2, r1
 80074d6:	eb42 0303 	adc.w	r3, r2, r3
 80074da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80074de:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80074e2:	685b      	ldr	r3, [r3, #4]
 80074e4:	2200      	movs	r2, #0
 80074e6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80074ea:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80074ee:	f04f 0200 	mov.w	r2, #0
 80074f2:	f04f 0300 	mov.w	r3, #0
 80074f6:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 80074fa:	4649      	mov	r1, r9
 80074fc:	008b      	lsls	r3, r1, #2
 80074fe:	4641      	mov	r1, r8
 8007500:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007504:	4641      	mov	r1, r8
 8007506:	008a      	lsls	r2, r1, #2
 8007508:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800750c:	f7f9 fa8c 	bl	8000a28 <__aeabi_uldivmod>
 8007510:	4602      	mov	r2, r0
 8007512:	460b      	mov	r3, r1
 8007514:	4b0d      	ldr	r3, [pc, #52]	; (800754c <UART_SetConfig+0x998>)
 8007516:	fba3 1302 	umull	r1, r3, r3, r2
 800751a:	095b      	lsrs	r3, r3, #5
 800751c:	2164      	movs	r1, #100	; 0x64
 800751e:	fb01 f303 	mul.w	r3, r1, r3
 8007522:	1ad3      	subs	r3, r2, r3
 8007524:	011b      	lsls	r3, r3, #4
 8007526:	3332      	adds	r3, #50	; 0x32
 8007528:	4a08      	ldr	r2, [pc, #32]	; (800754c <UART_SetConfig+0x998>)
 800752a:	fba2 2303 	umull	r2, r3, r2, r3
 800752e:	095b      	lsrs	r3, r3, #5
 8007530:	f003 020f 	and.w	r2, r3, #15
 8007534:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4422      	add	r2, r4
 800753c:	609a      	str	r2, [r3, #8]
}
 800753e:	e7ff      	b.n	8007540 <UART_SetConfig+0x98c>
 8007540:	bf00      	nop
 8007542:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8007546:	46bd      	mov	sp, r7
 8007548:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800754c:	51eb851f 	.word	0x51eb851f

08007550 <__libc_init_array>:
 8007550:	b570      	push	{r4, r5, r6, lr}
 8007552:	4d0d      	ldr	r5, [pc, #52]	; (8007588 <__libc_init_array+0x38>)
 8007554:	4c0d      	ldr	r4, [pc, #52]	; (800758c <__libc_init_array+0x3c>)
 8007556:	1b64      	subs	r4, r4, r5
 8007558:	10a4      	asrs	r4, r4, #2
 800755a:	2600      	movs	r6, #0
 800755c:	42a6      	cmp	r6, r4
 800755e:	d109      	bne.n	8007574 <__libc_init_array+0x24>
 8007560:	4d0b      	ldr	r5, [pc, #44]	; (8007590 <__libc_init_array+0x40>)
 8007562:	4c0c      	ldr	r4, [pc, #48]	; (8007594 <__libc_init_array+0x44>)
 8007564:	f000 f820 	bl	80075a8 <_init>
 8007568:	1b64      	subs	r4, r4, r5
 800756a:	10a4      	asrs	r4, r4, #2
 800756c:	2600      	movs	r6, #0
 800756e:	42a6      	cmp	r6, r4
 8007570:	d105      	bne.n	800757e <__libc_init_array+0x2e>
 8007572:	bd70      	pop	{r4, r5, r6, pc}
 8007574:	f855 3b04 	ldr.w	r3, [r5], #4
 8007578:	4798      	blx	r3
 800757a:	3601      	adds	r6, #1
 800757c:	e7ee      	b.n	800755c <__libc_init_array+0xc>
 800757e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007582:	4798      	blx	r3
 8007584:	3601      	adds	r6, #1
 8007586:	e7f2      	b.n	800756e <__libc_init_array+0x1e>
 8007588:	080075e0 	.word	0x080075e0
 800758c:	080075e0 	.word	0x080075e0
 8007590:	080075e0 	.word	0x080075e0
 8007594:	080075e4 	.word	0x080075e4

08007598 <memset>:
 8007598:	4402      	add	r2, r0
 800759a:	4603      	mov	r3, r0
 800759c:	4293      	cmp	r3, r2
 800759e:	d100      	bne.n	80075a2 <memset+0xa>
 80075a0:	4770      	bx	lr
 80075a2:	f803 1b01 	strb.w	r1, [r3], #1
 80075a6:	e7f9      	b.n	800759c <memset+0x4>

080075a8 <_init>:
 80075a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075aa:	bf00      	nop
 80075ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075ae:	bc08      	pop	{r3}
 80075b0:	469e      	mov	lr, r3
 80075b2:	4770      	bx	lr

080075b4 <_fini>:
 80075b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075b6:	bf00      	nop
 80075b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075ba:	bc08      	pop	{r3}
 80075bc:	469e      	mov	lr, r3
 80075be:	4770      	bx	lr
