<?xml version='1.0'?>
<island simulinkPath='nmwtest/dut/scale1' topLevelEntity='nmwtest_dut_scale1'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='xIn_v' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_xIn_v' stm=''/>
    <port name='xIn_c' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_xIn_c' stm=''/>
    <port name='xIn_0' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_xIn_0' stm=''/>
    <port name='xIn_1' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_xIn_1' stm=''/>
    <port name='xIn_2' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_xIn_2' stm=''/>
    <port name='xIn_3' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_xIn_3' stm=''/>
    <port name='gain_i' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_gain_i' stm=''/>
    <port name='qOut_v' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_qOut_v' stm='nmwtest/nmwtest_dut_scale1_qOut.stm'/>
    <port name='qOut_c' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_qOut_c' stm='nmwtest/nmwtest_dut_scale1_qOut.stm'/>
    <port name='qOut_0' clock='clk' reset='areset' width='14' dir='out' role='data' qsys_role='data_qOut_0' stm='nmwtest/nmwtest_dut_scale1_qOut.stm'/>
    <port name='qOut_1' clock='clk' reset='areset' width='14' dir='out' role='data' qsys_role='data_qOut_1' stm='nmwtest/nmwtest_dut_scale1_qOut.stm'/>
    <port name='qOut_2' clock='clk' reset='areset' width='14' dir='out' role='data' qsys_role='data_qOut_2' stm='nmwtest/nmwtest_dut_scale1_qOut.stm'/>
    <port name='qOut_3' clock='clk' reset='areset' width='14' dir='out' role='data' qsys_role='data_qOut_3' stm='nmwtest/nmwtest_dut_scale1_qOut.stm'/>
    <port name='eOut_0' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_eOut_0' stm='nmwtest/nmwtest_dut_scale1_qOut.stm'/>
    <port name='eOut_1' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_eOut_1' stm='nmwtest/nmwtest_dut_scale1_qOut.stm'/>
    <port name='eOut_2' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_eOut_2' stm='nmwtest/nmwtest_dut_scale1_qOut.stm'/>
    <port name='eOut_3' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_eOut_3' stm='nmwtest/nmwtest_dut_scale1_qOut.stm'/>
    <file path='eda/sim_lib/altera_primitives_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/220pack.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/220model.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
</island>
