Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 12 21:17:25 2024
| Host         : C26-5CG2151M88 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clkdiv_inst/f_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.998        0.000                      0                   32        0.195        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.998        0.000                      0                   32        0.195        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.828ns (21.412%)  route 3.039ns (78.588%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    clkdiv_inst/clk
    SLICE_X9Y49          FDCE                                         r  clkdiv_inst/f_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  clkdiv_inst/f_count_reg[6]/Q
                         net (fo=2, routed)           0.702     6.249    clkdiv_inst/f_count[6]
    SLICE_X9Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.373 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.460     6.833    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X9Y48          LUT5 (Prop_lut5_I4_O)        0.124     6.957 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.877     8.834    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I1_O)        0.124     8.958 r  clkdiv_inst/f_count[26]_i_1/O
                         net (fo=1, routed)           0.000     8.958    clkdiv_inst/f_count_0[26]
    SLICE_X9Y54          FDCE                                         r  clkdiv_inst/f_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.440    14.781    clkdiv_inst/clk
    SLICE_X9Y54          FDCE                                         r  clkdiv_inst/f_count_reg[26]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X9Y54          FDCE (Setup_fdce_C_D)        0.031    14.956    clkdiv_inst/f_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.828ns (21.474%)  route 3.028ns (78.526%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    clkdiv_inst/clk
    SLICE_X9Y49          FDCE                                         r  clkdiv_inst/f_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  clkdiv_inst/f_count_reg[6]/Q
                         net (fo=2, routed)           0.702     6.249    clkdiv_inst/f_count[6]
    SLICE_X9Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.373 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.460     6.833    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X9Y48          LUT5 (Prop_lut5_I4_O)        0.124     6.957 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.866     8.823    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I1_O)        0.124     8.947 r  clkdiv_inst/f_count[29]_i_1/O
                         net (fo=1, routed)           0.000     8.947    clkdiv_inst/f_count_0[29]
    SLICE_X9Y54          FDCE                                         r  clkdiv_inst/f_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.440    14.781    clkdiv_inst/clk
    SLICE_X9Y54          FDCE                                         r  clkdiv_inst/f_count_reg[29]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X9Y54          FDCE (Setup_fdce_C_D)        0.031    14.956    clkdiv_inst/f_count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.828ns (21.355%)  route 3.049ns (78.645%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.557     5.078    clkdiv_inst/clk
    SLICE_X9Y54          FDCE                                         r  clkdiv_inst/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.456     5.534 f  clkdiv_inst/f_count_reg[25]/Q
                         net (fo=2, routed)           0.859     6.393    clkdiv_inst/f_count[25]
    SLICE_X9Y54          LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  clkdiv_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.158    clkdiv_inst/f_count[30]_i_7_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I5_O)        0.124     7.282 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.549     8.831    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X9Y48          LUT4 (Prop_lut4_I0_O)        0.124     8.955 r  clkdiv_inst/f_count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.955    clkdiv_inst/f_count_0[1]
    SLICE_X9Y48          FDCE                                         r  clkdiv_inst/f_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.451    14.792    clkdiv_inst/clk
    SLICE_X9Y48          FDCE                                         r  clkdiv_inst/f_count_reg[1]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X9Y48          FDCE (Setup_fdce_C_D)        0.029    14.966    clkdiv_inst/f_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.856ns (21.977%)  route 3.039ns (78.023%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    clkdiv_inst/clk
    SLICE_X9Y49          FDCE                                         r  clkdiv_inst/f_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  clkdiv_inst/f_count_reg[6]/Q
                         net (fo=2, routed)           0.702     6.249    clkdiv_inst/f_count[6]
    SLICE_X9Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.373 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.460     6.833    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X9Y48          LUT5 (Prop_lut5_I4_O)        0.124     6.957 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.877     8.834    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I1_O)        0.152     8.986 r  clkdiv_inst/f_count[28]_i_1/O
                         net (fo=1, routed)           0.000     8.986    clkdiv_inst/f_count_0[28]
    SLICE_X9Y54          FDCE                                         r  clkdiv_inst/f_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.440    14.781    clkdiv_inst/clk
    SLICE_X9Y54          FDCE                                         r  clkdiv_inst/f_count_reg[28]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X9Y54          FDCE (Setup_fdce_C_D)        0.075    15.000    clkdiv_inst/f_count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.858ns (22.080%)  route 3.028ns (77.920%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    clkdiv_inst/clk
    SLICE_X9Y49          FDCE                                         r  clkdiv_inst/f_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  clkdiv_inst/f_count_reg[6]/Q
                         net (fo=2, routed)           0.702     6.249    clkdiv_inst/f_count[6]
    SLICE_X9Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.373 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.460     6.833    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X9Y48          LUT5 (Prop_lut5_I4_O)        0.124     6.957 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.866     8.823    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I1_O)        0.154     8.977 r  clkdiv_inst/f_count[30]_i_1/O
                         net (fo=1, routed)           0.000     8.977    clkdiv_inst/f_count_0[30]
    SLICE_X9Y54          FDCE                                         r  clkdiv_inst/f_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.440    14.781    clkdiv_inst/clk
    SLICE_X9Y54          FDCE                                         r  clkdiv_inst/f_count_reg[30]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X9Y54          FDCE (Setup_fdce_C_D)        0.075    15.000    clkdiv_inst/f_count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.856ns (21.919%)  route 3.049ns (78.081%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.557     5.078    clkdiv_inst/clk
    SLICE_X9Y54          FDCE                                         r  clkdiv_inst/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.456     5.534 f  clkdiv_inst/f_count_reg[25]/Q
                         net (fo=2, routed)           0.859     6.393    clkdiv_inst/f_count[25]
    SLICE_X9Y54          LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  clkdiv_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.158    clkdiv_inst/f_count[30]_i_7_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I5_O)        0.124     7.282 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.549     8.831    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X9Y48          LUT4 (Prop_lut4_I0_O)        0.152     8.983 r  clkdiv_inst/f_count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.983    clkdiv_inst/f_count_0[3]
    SLICE_X9Y48          FDCE                                         r  clkdiv_inst/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.451    14.792    clkdiv_inst/clk
    SLICE_X9Y48          FDCE                                         r  clkdiv_inst/f_count_reg[3]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X9Y48          FDCE (Setup_fdce_C_D)        0.075    15.012    clkdiv_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 2.266ns (59.355%)  route 1.552ns (40.645%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    clkdiv_inst/clk
    SLICE_X9Y48          FDCE                                         r  clkdiv_inst/f_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  clkdiv_inst/f_count_reg[2]/Q
                         net (fo=2, routed)           0.741     6.289    clkdiv_inst/f_count[2]
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.946 r  clkdiv_inst/f_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.946    clkdiv_inst/f_count0_carry_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  clkdiv_inst/f_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.063    clkdiv_inst/f_count0_carry__0_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.180 r  clkdiv_inst/f_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.180    clkdiv_inst/f_count0_carry__1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.297 r  clkdiv_inst/f_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.297    clkdiv_inst/f_count0_carry__2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.414 r  clkdiv_inst/f_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.414    clkdiv_inst/f_count0_carry__3_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.531 r  clkdiv_inst/f_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.531    clkdiv_inst/f_count0_carry__4_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.770 r  clkdiv_inst/f_count0_carry__5/O[2]
                         net (fo=1, routed)           0.810     8.580    clkdiv_inst/data0[27]
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.329     8.909 r  clkdiv_inst/f_count[27]_i_1/O
                         net (fo=1, routed)           0.000     8.909    clkdiv_inst/f_count_0[27]
    SLICE_X9Y54          FDCE                                         r  clkdiv_inst/f_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.440    14.781    clkdiv_inst/clk
    SLICE_X9Y54          FDCE                                         r  clkdiv_inst/f_count_reg[27]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X9Y54          FDCE (Setup_fdce_C_D)        0.075    15.000    clkdiv_inst/f_count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.828ns (22.229%)  route 2.897ns (77.771%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    clkdiv_inst/clk
    SLICE_X9Y49          FDCE                                         r  clkdiv_inst/f_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  clkdiv_inst/f_count_reg[6]/Q
                         net (fo=2, routed)           0.702     6.249    clkdiv_inst/f_count[6]
    SLICE_X9Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.373 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.460     6.833    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X9Y48          LUT5 (Prop_lut5_I4_O)        0.124     6.957 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.735     8.692    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X9Y53          LUT4 (Prop_lut4_I1_O)        0.124     8.816 r  clkdiv_inst/f_count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.816    clkdiv_inst/f_count_0[21]
    SLICE_X9Y53          FDCE                                         r  clkdiv_inst/f_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.440    14.781    clkdiv_inst/clk
    SLICE_X9Y53          FDCE                                         r  clkdiv_inst/f_count_reg[21]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X9Y53          FDCE (Setup_fdce_C_D)        0.029    14.954    clkdiv_inst/f_count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.828ns (22.155%)  route 2.909ns (77.845%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.557     5.078    clkdiv_inst/clk
    SLICE_X9Y54          FDCE                                         r  clkdiv_inst/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.456     5.534 f  clkdiv_inst/f_count_reg[25]/Q
                         net (fo=2, routed)           0.859     6.393    clkdiv_inst/f_count[25]
    SLICE_X9Y54          LUT4 (Prop_lut4_I0_O)        0.124     6.517 r  clkdiv_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.158    clkdiv_inst/f_count[30]_i_7_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I5_O)        0.124     7.282 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.409     8.691    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X9Y49          LUT4 (Prop_lut4_I0_O)        0.124     8.815 r  clkdiv_inst/f_count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.815    clkdiv_inst/f_count_0[5]
    SLICE_X9Y49          FDCE                                         r  clkdiv_inst/f_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.451    14.792    clkdiv_inst/clk
    SLICE_X9Y49          FDCE                                         r  clkdiv_inst/f_count_reg[5]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X9Y49          FDCE (Setup_fdce_C_D)        0.029    14.966    clkdiv_inst/f_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.856ns (22.809%)  route 2.897ns (77.191%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    clkdiv_inst/clk
    SLICE_X9Y49          FDCE                                         r  clkdiv_inst/f_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  clkdiv_inst/f_count_reg[6]/Q
                         net (fo=2, routed)           0.702     6.249    clkdiv_inst/f_count[6]
    SLICE_X9Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.373 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.460     6.833    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X9Y48          LUT5 (Prop_lut5_I4_O)        0.124     6.957 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.735     8.692    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X9Y53          LUT4 (Prop_lut4_I1_O)        0.152     8.844 r  clkdiv_inst/f_count[23]_i_1/O
                         net (fo=1, routed)           0.000     8.844    clkdiv_inst/f_count_0[23]
    SLICE_X9Y53          FDCE                                         r  clkdiv_inst/f_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.440    14.781    clkdiv_inst/clk
    SLICE_X9Y53          FDCE                                         r  clkdiv_inst/f_count_reg[23]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X9Y53          FDCE (Setup_fdce_C_D)        0.075    15.000    clkdiv_inst/f_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  6.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.271ns (47.521%)  route 0.299ns (52.479%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.567     1.450    clkdiv_inst/clk
    SLICE_X9Y48          FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.128     1.578 f  clkdiv_inst/f_count_reg[4]/Q
                         net (fo=2, routed)           0.101     1.680    clkdiv_inst/f_count[4]
    SLICE_X9Y48          LUT5 (Prop_lut5_I1_O)        0.098     1.778 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          0.198     1.975    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I1_O)        0.045     2.020 r  clkdiv_inst/f_count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.020    clkdiv_inst/f_count_0[9]
    SLICE_X9Y50          FDCE                                         r  clkdiv_inst/f_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.962    clkdiv_inst/clk
    SLICE_X9Y50          FDCE                                         r  clkdiv_inst/f_count_reg[9]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.107     1.825    clkdiv_inst/f_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.271ns (47.521%)  route 0.299ns (52.479%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.567     1.450    clkdiv_inst/clk
    SLICE_X9Y48          FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.128     1.578 f  clkdiv_inst/f_count_reg[4]/Q
                         net (fo=2, routed)           0.101     1.680    clkdiv_inst/f_count[4]
    SLICE_X9Y48          LUT5 (Prop_lut5_I1_O)        0.098     1.778 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          0.198     1.975    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I1_O)        0.045     2.020 r  clkdiv_inst/f_count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.020    clkdiv_inst/f_count_0[11]
    SLICE_X9Y50          FDCE                                         r  clkdiv_inst/f_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.962    clkdiv_inst/clk
    SLICE_X9Y50          FDCE                                         r  clkdiv_inst/f_count_reg[11]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.092     1.810    clkdiv_inst/f_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.448    clkdiv_inst/clk
    SLICE_X9Y50          FDCE                                         r  clkdiv_inst/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  clkdiv_inst/f_clk_reg/Q
                         net (fo=3, routed)           0.168     1.757    clkdiv_inst/CLK
    SLICE_X9Y50          LUT4 (Prop_lut4_I3_O)        0.045     1.802 r  clkdiv_inst/f_clk_i_1/O
                         net (fo=1, routed)           0.000     1.802    clkdiv_inst/f_clk_i_1_n_0
    SLICE_X9Y50          FDCE                                         r  clkdiv_inst/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.962    clkdiv_inst/clk
    SLICE_X9Y50          FDCE                                         r  clkdiv_inst/f_clk_reg/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.091     1.539    clkdiv_inst/f_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.989%)  route 0.247ns (57.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.448    clkdiv_inst/clk
    SLICE_X9Y51          FDCE                                         r  clkdiv_inst/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  clkdiv_inst/f_count_reg[0]/Q
                         net (fo=3, routed)           0.247     1.836    clkdiv_inst/f_count[0]
    SLICE_X9Y51          LUT1 (Prop_lut1_I0_O)        0.045     1.881 r  clkdiv_inst/f_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.881    clkdiv_inst/f_count_0[0]
    SLICE_X9Y51          FDCE                                         r  clkdiv_inst/f_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.962    clkdiv_inst/clk
    SLICE_X9Y51          FDCE                                         r  clkdiv_inst/f_count_reg[0]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y51          FDCE (Hold_fdce_C_D)         0.092     1.540    clkdiv_inst/f_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.269ns (36.383%)  route 0.470ns (63.617%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.567     1.450    clkdiv_inst/clk
    SLICE_X9Y48          FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.128     1.578 f  clkdiv_inst/f_count_reg[4]/Q
                         net (fo=2, routed)           0.101     1.680    clkdiv_inst/f_count[4]
    SLICE_X9Y48          LUT5 (Prop_lut5_I1_O)        0.098     1.778 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          0.369     2.146    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I1_O)        0.043     2.189 r  clkdiv_inst/f_count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.189    clkdiv_inst/f_count_0[12]
    SLICE_X9Y50          FDCE                                         r  clkdiv_inst/f_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.962    clkdiv_inst/clk
    SLICE_X9Y50          FDCE                                         r  clkdiv_inst/f_count_reg[12]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.107     1.825    clkdiv_inst/f_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.274ns (36.912%)  route 0.468ns (63.088%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.567     1.450    clkdiv_inst/clk
    SLICE_X9Y48          FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.128     1.578 f  clkdiv_inst/f_count_reg[4]/Q
                         net (fo=2, routed)           0.101     1.680    clkdiv_inst/f_count[4]
    SLICE_X9Y48          LUT5 (Prop_lut5_I1_O)        0.098     1.778 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          0.367     2.144    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X9Y51          LUT4 (Prop_lut4_I1_O)        0.048     2.192 r  clkdiv_inst/f_count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.192    clkdiv_inst/f_count_0[15]
    SLICE_X9Y51          FDCE                                         r  clkdiv_inst/f_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.962    clkdiv_inst/clk
    SLICE_X9Y51          FDCE                                         r  clkdiv_inst/f_count_reg[15]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y51          FDCE (Hold_fdce_C_D)         0.107     1.825    clkdiv_inst/f_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.271ns (36.656%)  route 0.468ns (63.344%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.567     1.450    clkdiv_inst/clk
    SLICE_X9Y48          FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.128     1.578 f  clkdiv_inst/f_count_reg[4]/Q
                         net (fo=2, routed)           0.101     1.680    clkdiv_inst/f_count[4]
    SLICE_X9Y48          LUT5 (Prop_lut5_I1_O)        0.098     1.778 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          0.367     2.144    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X9Y51          LUT4 (Prop_lut4_I1_O)        0.045     2.189 r  clkdiv_inst/f_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.189    clkdiv_inst/f_count_0[13]
    SLICE_X9Y51          FDCE                                         r  clkdiv_inst/f_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.962    clkdiv_inst/clk
    SLICE_X9Y51          FDCE                                         r  clkdiv_inst/f_count_reg[13]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y51          FDCE (Hold_fdce_C_D)         0.091     1.809    clkdiv_inst/f_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.271ns (36.554%)  route 0.470ns (63.446%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.567     1.450    clkdiv_inst/clk
    SLICE_X9Y48          FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.128     1.578 f  clkdiv_inst/f_count_reg[4]/Q
                         net (fo=2, routed)           0.101     1.680    clkdiv_inst/f_count[4]
    SLICE_X9Y48          LUT5 (Prop_lut5_I1_O)        0.098     1.778 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          0.369     2.146    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I1_O)        0.045     2.191 r  clkdiv_inst/f_count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.191    clkdiv_inst/f_count_0[10]
    SLICE_X9Y50          FDCE                                         r  clkdiv_inst/f_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.962    clkdiv_inst/clk
    SLICE_X9Y50          FDCE                                         r  clkdiv_inst/f_count_reg[10]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.092     1.810    clkdiv_inst/f_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.270ns (33.601%)  route 0.534ns (66.399%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.448    clkdiv_inst/clk
    SLICE_X9Y50          FDCE                                         r  clkdiv_inst/f_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.128     1.576 f  clkdiv_inst/f_count_reg[12]/Q
                         net (fo=2, routed)           0.127     1.703    clkdiv_inst/f_count[12]
    SLICE_X9Y50          LUT5 (Prop_lut5_I1_O)        0.098     1.801 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.407     2.208    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X9Y49          LUT4 (Prop_lut4_I2_O)        0.044     2.252 r  clkdiv_inst/f_count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.252    clkdiv_inst/f_count_0[7]
    SLICE_X9Y49          FDCE                                         r  clkdiv_inst/f_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.837     1.964    clkdiv_inst/clk
    SLICE_X9Y49          FDCE                                         r  clkdiv_inst/f_count_reg[7]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X9Y49          FDCE (Hold_fdce_C_D)         0.107     1.827    clkdiv_inst/f_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.271ns (33.725%)  route 0.533ns (66.275%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.448    clkdiv_inst/clk
    SLICE_X9Y50          FDCE                                         r  clkdiv_inst/f_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.128     1.576 f  clkdiv_inst/f_count_reg[12]/Q
                         net (fo=2, routed)           0.127     1.703    clkdiv_inst/f_count[12]
    SLICE_X9Y50          LUT5 (Prop_lut5_I1_O)        0.098     1.801 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.406     2.207    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X9Y49          LUT4 (Prop_lut4_I2_O)        0.045     2.252 r  clkdiv_inst/f_count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.252    clkdiv_inst/f_count_0[8]
    SLICE_X9Y49          FDCE                                         r  clkdiv_inst/f_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.837     1.964    clkdiv_inst/clk
    SLICE_X9Y49          FDCE                                         r  clkdiv_inst/f_count_reg[8]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X9Y49          FDCE (Hold_fdce_C_D)         0.107     1.827    clkdiv_inst/f_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.425    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y50    clkdiv_inst/f_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y51    clkdiv_inst/f_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y50    clkdiv_inst/f_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y50    clkdiv_inst/f_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y50    clkdiv_inst/f_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y51    clkdiv_inst/f_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y51    clkdiv_inst/f_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y51    clkdiv_inst/f_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y51    clkdiv_inst/f_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y50    clkdiv_inst/f_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y51    clkdiv_inst/f_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y50    clkdiv_inst/f_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y50    clkdiv_inst/f_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y50    clkdiv_inst/f_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y51    clkdiv_inst/f_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y51    clkdiv_inst/f_count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y51    clkdiv_inst/f_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y51    clkdiv_inst/f_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y52    clkdiv_inst/f_count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y53    clkdiv_inst/f_count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y53    clkdiv_inst/f_count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y53    clkdiv_inst/f_count_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y53    clkdiv_inst/f_count_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y54    clkdiv_inst/f_count_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y54    clkdiv_inst/f_count_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y54    clkdiv_inst/f_count_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y54    clkdiv_inst/f_count_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y54    clkdiv_inst/f_count_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y54    clkdiv_inst/f_count_reg[30]/C



