var checkSummary = { "check" : [
{ "name":"always_has_inconsistent_async_control" , "open_count":"1" , "resolved_count":"0" , "priority":2 , "severity":"Warning"},
{ "name":"always_signal_assign_large" , "open_count":"2" , "resolved_count":"0" , "priority":0 , "severity":"Warning"},
{ "name":"array_index_with_expr" , "open_count":"1" , "resolved_count":"0" , "priority":1 , "severity":"Error"},
{ "name":"assign_width_underflow" , "open_count":"4" , "resolved_count":"0" , "priority":2 , "severity":"Error"},
{ "name":"comment_not_in_english" , "open_count":"7" , "resolved_count":"0" , "priority":0 , "severity":"Info"},
{ "name":"flop_without_control" , "open_count":"2" , "resolved_count":"0" , "priority":1 , "severity":"Info"},
{ "name":"fsm_without_one_hot_encoding" , "open_count":"3" , "resolved_count":"0" , "priority":1 , "severity":"Info"},
{ "name":"identifier_with_error_warning" , "open_count":"1" , "resolved_count":"0" , "priority":0 , "severity":"Info"},
{ "name":"if_else_if_can_be_case" , "open_count":"1" , "resolved_count":"0" , "priority":1 , "severity":"Info"},
{ "name":"inst_port_width_mismatch" , "open_count":"3" , "resolved_count":"0" , "priority":1 , "severity":"Error"},
{ "name":"multi_driven_signal" , "open_count":"2" , "resolved_count":"0" , "priority":1 , "severity":"Error"},
{ "name":"parameter_name_duplicate" , "open_count":"7" , "resolved_count":"0" , "priority":1 , "severity":"Info"},
{ "name":"part_select_illegal" , "open_count":"1" , "resolved_count":"0" , "priority":1 , "severity":"Error"},
{ "name":"reserved_keyword" , "open_count":"4" , "resolved_count":"0" , "priority":1 , "severity":"Info"},
{ "name":"seq_block_first_stmt_not_if" , "open_count":"1" , "resolved_count":"0" , "priority":1 , "severity":"Error"},
{ "name":"unconnected_inst_output" , "open_count":"1" , "resolved_count":"0" , "priority":0 , "severity":"Warning"} ]};
var moduleSummary = { "module" : [
{ "name":"APB_SLAVE" , "count":13 },
{ "name":"UART_APB_TOP" , "count":4 },
{ "name":"UART_RECIVER" , "count":14 },
{ "name":"UART_TRANSMITTER" , "count":2 },
{ "name":"baudrate" , "count":1 },
{ "name":"none" , "count":7 } ]};
var fileSummary = { "file" : [
{ "name":"E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v" , "count":16 },
{ "name":"E:/Projects/Verilog/Projects/APB_UART/UART_APB.v" , "count":7 },
{ "name":"E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v" , "count":19 },
{ "name":"E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v" , "count":8 },
{ "name":"E:/Projects/Verilog/Projects/APB_UART/baudrate.v" , "count":1 } ]};
var severitySummary = { "severity" : [
{ "name":"Error" , "count":12 },
{ "name":"Warning" , "count":4 },
{ "name":"Info" , "count":25 } ]};
var categorySummary = { "category" : [
{ "name":"Connectivity" , "count":1 },
{ "name":"Nomenclature Style" , "count":19 },
{ "name":"Reset" , "count":4 },
{ "name":"Rtl Design Style" , "count":15 },
{ "name":"Simulation" , "count":2 } ]};
var aliasSummary = { "alias" : [
 ]};
