// Seed: 1039149366
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  integer id_3;
  assign id_3 = id_3;
  module_0(
      id_3, id_3, id_1, id_1, id_3, id_1, id_3
  );
  wor id_4 = id_3 == id_1;
  always @(posedge 1, posedge (id_1)) id_3 = id_2;
  wire id_5;
endmodule
