
../repos/coreutils/src/test:     file format elf32-littlearm


Disassembly of section .init:

00010d68 <.init>:
   10d68:	push	{r3, lr}
   10d6c:	bl	11028 <__lxstat64@plt+0x48>
   10d70:	pop	{r3, pc}

Disassembly of section .plt:

00010d74 <calloc@plt-0x14>:
   10d74:	push	{lr}		; (str lr, [sp, #-4]!)
   10d78:	ldr	lr, [pc, #4]	; 10d84 <calloc@plt-0x4>
   10d7c:	add	lr, pc, lr
   10d80:	ldr	pc, [lr, #8]!
   10d84:	andeq	r6, r1, ip, ror r2

00010d88 <calloc@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #90112	; 0x16000
   10d90:	ldr	pc, [ip, #636]!	; 0x27c

00010d94 <fputs_unlocked@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #90112	; 0x16000
   10d9c:	ldr	pc, [ip, #628]!	; 0x274

00010da0 <raise@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #90112	; 0x16000
   10da8:	ldr	pc, [ip, #620]!	; 0x26c

00010dac <strcmp@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #90112	; 0x16000
   10db4:	ldr	pc, [ip, #612]!	; 0x264

00010db8 <strtol@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #90112	; 0x16000
   10dc0:	ldr	pc, [ip, #604]!	; 0x25c

00010dc4 <fflush@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #90112	; 0x16000
   10dcc:	ldr	pc, [ip, #596]!	; 0x254

00010dd0 <free@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #90112	; 0x16000
   10dd8:	ldr	pc, [ip, #588]!	; 0x24c

00010ddc <_exit@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #90112	; 0x16000
   10de4:	ldr	pc, [ip, #580]!	; 0x244

00010de8 <memcpy@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #90112	; 0x16000
   10df0:	ldr	pc, [ip, #572]!	; 0x23c

00010df4 <mbsinit@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #90112	; 0x16000
   10dfc:	ldr	pc, [ip, #564]!	; 0x234

00010e00 <dcgettext@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #90112	; 0x16000
   10e08:	ldr	pc, [ip, #556]!	; 0x22c

00010e0c <realloc@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #90112	; 0x16000
   10e14:	ldr	pc, [ip, #548]!	; 0x224

00010e18 <textdomain@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #90112	; 0x16000
   10e20:	ldr	pc, [ip, #540]!	; 0x21c

00010e24 <geteuid@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #90112	; 0x16000
   10e2c:	ldr	pc, [ip, #532]!	; 0x214

00010e30 <iswprint@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #90112	; 0x16000
   10e38:	ldr	pc, [ip, #524]!	; 0x20c

00010e3c <getegid@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #90112	; 0x16000
   10e44:	ldr	pc, [ip, #516]!	; 0x204

00010e48 <lseek64@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #90112	; 0x16000
   10e50:	ldr	pc, [ip, #508]!	; 0x1fc

00010e54 <__ctype_get_mb_cur_max@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #90112	; 0x16000
   10e5c:	ldr	pc, [ip, #500]!	; 0x1f4

00010e60 <__fpending@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #90112	; 0x16000
   10e68:	ldr	pc, [ip, #492]!	; 0x1ec

00010e6c <ferror_unlocked@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #90112	; 0x16000
   10e74:	ldr	pc, [ip, #484]!	; 0x1e4

00010e78 <mbrtowc@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #90112	; 0x16000
   10e80:	ldr	pc, [ip, #476]!	; 0x1dc

00010e84 <error@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #90112	; 0x16000
   10e8c:	ldr	pc, [ip, #468]!	; 0x1d4

00010e90 <malloc@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #90112	; 0x16000
   10e98:	ldr	pc, [ip, #460]!	; 0x1cc

00010e9c <error_at_line@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #90112	; 0x16000
   10ea4:	ldr	pc, [ip, #452]!	; 0x1c4

00010ea8 <__libc_start_main@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #90112	; 0x16000
   10eb0:	ldr	pc, [ip, #444]!	; 0x1bc

00010eb4 <__freading@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #90112	; 0x16000
   10ebc:	ldr	pc, [ip, #436]!	; 0x1b4

00010ec0 <__gmon_start__@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #90112	; 0x16000
   10ec8:	ldr	pc, [ip, #428]!	; 0x1ac

00010ecc <__ctype_b_loc@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #90112	; 0x16000
   10ed4:	ldr	pc, [ip, #420]!	; 0x1a4

00010ed8 <exit@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #90112	; 0x16000
   10ee0:	ldr	pc, [ip, #412]!	; 0x19c

00010ee4 <bcmp@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #90112	; 0x16000
   10eec:	ldr	pc, [ip, #404]!	; 0x194

00010ef0 <strlen@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #90112	; 0x16000
   10ef8:	ldr	pc, [ip, #396]!	; 0x18c

00010efc <__errno_location@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #90112	; 0x16000
   10f04:	ldr	pc, [ip, #388]!	; 0x184

00010f08 <__cxa_atexit@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #90112	; 0x16000
   10f10:	ldr	pc, [ip, #380]!	; 0x17c

00010f14 <__vasprintf_chk@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #90112	; 0x16000
   10f1c:	ldr	pc, [ip, #372]!	; 0x174

00010f20 <memset@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #90112	; 0x16000
   10f28:	ldr	pc, [ip, #364]!	; 0x16c

00010f2c <__printf_chk@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #90112	; 0x16000
   10f34:	ldr	pc, [ip, #356]!	; 0x164

00010f38 <fileno@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #90112	; 0x16000
   10f40:	ldr	pc, [ip, #348]!	; 0x15c

00010f44 <__fprintf_chk@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #90112	; 0x16000
   10f4c:	ldr	pc, [ip, #340]!	; 0x154

00010f50 <fclose@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #90112	; 0x16000
   10f58:	ldr	pc, [ip, #332]!	; 0x14c

00010f5c <fseeko64@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #90112	; 0x16000
   10f64:	ldr	pc, [ip, #324]!	; 0x144

00010f68 <setlocale@plt>:
   10f68:	add	ip, pc, #0, 12
   10f6c:	add	ip, ip, #90112	; 0x16000
   10f70:	ldr	pc, [ip, #316]!	; 0x13c

00010f74 <strrchr@plt>:
   10f74:	add	ip, pc, #0, 12
   10f78:	add	ip, ip, #90112	; 0x16000
   10f7c:	ldr	pc, [ip, #308]!	; 0x134

00010f80 <nl_langinfo@plt>:
   10f80:	add	ip, pc, #0, 12
   10f84:	add	ip, ip, #90112	; 0x16000
   10f88:	ldr	pc, [ip, #300]!	; 0x12c

00010f8c <euidaccess@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #90112	; 0x16000
   10f94:	ldr	pc, [ip, #292]!	; 0x124

00010f98 <bindtextdomain@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #90112	; 0x16000
   10fa0:	ldr	pc, [ip, #284]!	; 0x11c

00010fa4 <__xstat64@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #90112	; 0x16000
   10fac:	ldr	pc, [ip, #276]!	; 0x114

00010fb0 <isatty@plt>:
   10fb0:	add	ip, pc, #0, 12
   10fb4:	add	ip, ip, #90112	; 0x16000
   10fb8:	ldr	pc, [ip, #268]!	; 0x10c

00010fbc <fputs@plt>:
   10fbc:	add	ip, pc, #0, 12
   10fc0:	add	ip, ip, #90112	; 0x16000
   10fc4:	ldr	pc, [ip, #260]!	; 0x104

00010fc8 <strncmp@plt>:
   10fc8:	add	ip, pc, #0, 12
   10fcc:	add	ip, ip, #90112	; 0x16000
   10fd0:	ldr	pc, [ip, #252]!	; 0xfc

00010fd4 <abort@plt>:
   10fd4:	add	ip, pc, #0, 12
   10fd8:	add	ip, ip, #90112	; 0x16000
   10fdc:	ldr	pc, [ip, #244]!	; 0xf4

00010fe0 <__lxstat64@plt>:
   10fe0:	add	ip, pc, #0, 12
   10fe4:	add	ip, ip, #90112	; 0x16000
   10fe8:	ldr	pc, [ip, #236]!	; 0xec

Disassembly of section .text:

00010fec <.text>:
   10fec:	mov	fp, #0
   10ff0:	mov	lr, #0
   10ff4:	pop	{r1}		; (ldr r1, [sp], #4)
   10ff8:	mov	r2, sp
   10ffc:	push	{r2}		; (str r2, [sp, #-4]!)
   11000:	push	{r0}		; (str r0, [sp, #-4]!)
   11004:	ldr	ip, [pc, #16]	; 1101c <__lxstat64@plt+0x3c>
   11008:	push	{ip}		; (str ip, [sp, #-4]!)
   1100c:	ldr	r0, [pc, #12]	; 11020 <__lxstat64@plt+0x40>
   11010:	ldr	r3, [pc, #12]	; 11024 <__lxstat64@plt+0x44>
   11014:	bl	10ea8 <__libc_start_main@plt>
   11018:	bl	10fd4 <abort@plt>
   1101c:	ldrdeq	r5, [r1], -r4
   11020:	andeq	r1, r1, ip, ror r4
   11024:	andeq	r5, r1, r4, ror r7
   11028:	ldr	r3, [pc, #20]	; 11044 <__lxstat64@plt+0x64>
   1102c:	ldr	r2, [pc, #20]	; 11048 <__lxstat64@plt+0x68>
   11030:	add	r3, pc, r3
   11034:	ldr	r2, [r3, r2]
   11038:	cmp	r2, #0
   1103c:	bxeq	lr
   11040:	b	10ec0 <__gmon_start__@plt>
   11044:	andeq	r5, r1, r8, asr #31
   11048:	ldrdeq	r0, [r0], -r8
   1104c:	ldr	r0, [pc, #24]	; 1106c <__lxstat64@plt+0x8c>
   11050:	ldr	r3, [pc, #24]	; 11070 <__lxstat64@plt+0x90>
   11054:	cmp	r3, r0
   11058:	bxeq	lr
   1105c:	ldr	r3, [pc, #16]	; 11074 <__lxstat64@plt+0x94>
   11060:	cmp	r3, #0
   11064:	bxeq	lr
   11068:	bx	r3
   1106c:	andeq	r7, r2, r0, lsr r1
   11070:	andeq	r7, r2, r0, lsr r1
   11074:	andeq	r0, r0, r0
   11078:	ldr	r0, [pc, #36]	; 110a4 <__lxstat64@plt+0xc4>
   1107c:	ldr	r1, [pc, #36]	; 110a8 <__lxstat64@plt+0xc8>
   11080:	sub	r1, r1, r0
   11084:	asr	r1, r1, #2
   11088:	add	r1, r1, r1, lsr #31
   1108c:	asrs	r1, r1, #1
   11090:	bxeq	lr
   11094:	ldr	r3, [pc, #16]	; 110ac <__lxstat64@plt+0xcc>
   11098:	cmp	r3, #0
   1109c:	bxeq	lr
   110a0:	bx	r3
   110a4:	andeq	r7, r2, r0, lsr r1
   110a8:	andeq	r7, r2, r0, lsr r1
   110ac:	andeq	r0, r0, r0
   110b0:	push	{r4, lr}
   110b4:	ldr	r4, [pc, #24]	; 110d4 <__lxstat64@plt+0xf4>
   110b8:	ldrb	r3, [r4]
   110bc:	cmp	r3, #0
   110c0:	popne	{r4, pc}
   110c4:	bl	1104c <__lxstat64@plt+0x6c>
   110c8:	mov	r3, #1
   110cc:	strb	r3, [r4]
   110d0:	pop	{r4, pc}
   110d4:	andeq	r7, r2, r0, asr #2
   110d8:	b	11078 <__lxstat64@plt+0x98>
   110dc:	push	{fp, lr}
   110e0:	mov	fp, sp
   110e4:	sub	sp, sp, #56	; 0x38
   110e8:	mov	r8, r0
   110ec:	cmp	r0, #0
   110f0:	bne	1143c <__lxstat64@plt+0x45c>
   110f4:	movw	r1, #22595	; 0x5843
   110f8:	mov	r0, #0
   110fc:	mov	r2, #5
   11100:	movt	r1, #1
   11104:	bl	10e00 <dcgettext@plt>
   11108:	movw	r9, #28988	; 0x713c
   1110c:	movt	r9, #2
   11110:	ldr	r1, [r9]
   11114:	bl	10d94 <fputs_unlocked@plt>
   11118:	movw	r1, #22680	; 0x5898
   1111c:	mov	r0, #0
   11120:	mov	r2, #5
   11124:	movt	r1, #1
   11128:	bl	10e00 <dcgettext@plt>
   1112c:	ldr	r1, [r9]
   11130:	bl	10d94 <fputs_unlocked@plt>
   11134:	movw	r1, #22729	; 0x58c9
   11138:	mov	r0, #0
   1113c:	mov	r2, #5
   11140:	movt	r1, #1
   11144:	bl	10e00 <dcgettext@plt>
   11148:	ldr	r1, [r9]
   1114c:	bl	10d94 <fputs_unlocked@plt>
   11150:	movw	r1, #22774	; 0x58f6
   11154:	mov	r0, #0
   11158:	mov	r2, #5
   1115c:	movt	r1, #1
   11160:	bl	10e00 <dcgettext@plt>
   11164:	ldr	r1, [r9]
   11168:	bl	10d94 <fputs_unlocked@plt>
   1116c:	movw	r1, #22828	; 0x592c
   11170:	mov	r0, #0
   11174:	mov	r2, #5
   11178:	movt	r1, #1
   1117c:	bl	10e00 <dcgettext@plt>
   11180:	ldr	r1, [r9]
   11184:	bl	10d94 <fputs_unlocked@plt>
   11188:	movw	r1, #22948	; 0x59a4
   1118c:	mov	r0, #0
   11190:	mov	r2, #5
   11194:	movt	r1, #1
   11198:	bl	10e00 <dcgettext@plt>
   1119c:	ldr	r1, [r9]
   111a0:	bl	10d94 <fputs_unlocked@plt>
   111a4:	movw	r1, #23197	; 0x5a9d
   111a8:	mov	r0, #0
   111ac:	mov	r2, #5
   111b0:	movt	r1, #1
   111b4:	bl	10e00 <dcgettext@plt>
   111b8:	ldr	r1, [r9]
   111bc:	bl	10d94 <fputs_unlocked@plt>
   111c0:	movw	r1, #23447	; 0x5b97
   111c4:	mov	r0, #0
   111c8:	mov	r2, #5
   111cc:	movt	r1, #1
   111d0:	bl	10e00 <dcgettext@plt>
   111d4:	ldr	r1, [r9]
   111d8:	bl	10d94 <fputs_unlocked@plt>
   111dc:	movw	r1, #23823	; 0x5d0f
   111e0:	mov	r0, #0
   111e4:	mov	r2, #5
   111e8:	movt	r1, #1
   111ec:	bl	10e00 <dcgettext@plt>
   111f0:	ldr	r1, [r9]
   111f4:	bl	10d94 <fputs_unlocked@plt>
   111f8:	movw	r1, #24012	; 0x5dcc
   111fc:	mov	r0, #0
   11200:	mov	r2, #5
   11204:	movt	r1, #1
   11208:	bl	10e00 <dcgettext@plt>
   1120c:	ldr	r1, [r9]
   11210:	bl	10d94 <fputs_unlocked@plt>
   11214:	movw	r1, #24183	; 0x5e77
   11218:	mov	r0, #0
   1121c:	mov	r2, #5
   11220:	movt	r1, #1
   11224:	bl	10e00 <dcgettext@plt>
   11228:	ldr	r1, [r9]
   1122c:	bl	10d94 <fputs_unlocked@plt>
   11230:	movw	r1, #24458	; 0x5f8a
   11234:	mov	r0, #0
   11238:	mov	r2, #5
   1123c:	movt	r1, #1
   11240:	bl	10e00 <dcgettext@plt>
   11244:	ldr	r1, [r9]
   11248:	bl	10d94 <fputs_unlocked@plt>
   1124c:	movw	r1, #24818	; 0x60f2
   11250:	mov	r0, #0
   11254:	mov	r2, #5
   11258:	movt	r1, #1
   1125c:	bl	10e00 <dcgettext@plt>
   11260:	ldr	r1, [r9]
   11264:	bl	10d94 <fputs_unlocked@plt>
   11268:	movw	r1, #25105	; 0x6211
   1126c:	mov	r0, #0
   11270:	mov	r2, #5
   11274:	movt	r1, #1
   11278:	bl	10e00 <dcgettext@plt>
   1127c:	ldr	r1, [r9]
   11280:	bl	10d94 <fputs_unlocked@plt>
   11284:	movw	r1, #25330	; 0x62f2
   11288:	mov	r0, #0
   1128c:	mov	r2, #5
   11290:	movt	r1, #1
   11294:	bl	10e00 <dcgettext@plt>
   11298:	ldr	r1, [r9]
   1129c:	bl	10d94 <fputs_unlocked@plt>
   112a0:	movw	r1, #25452	; 0x636c
   112a4:	mov	r0, #0
   112a8:	mov	r2, #5
   112ac:	movt	r1, #1
   112b0:	bl	10e00 <dcgettext@plt>
   112b4:	ldr	r1, [r9]
   112b8:	bl	10d94 <fputs_unlocked@plt>
   112bc:	movw	r1, #25588	; 0x63f4
   112c0:	mov	r0, #0
   112c4:	mov	r2, #5
   112c8:	movt	r1, #1
   112cc:	bl	10e00 <dcgettext@plt>
   112d0:	movw	r1, #25779	; 0x64b3
   112d4:	mov	r5, r0
   112d8:	mov	r0, #0
   112dc:	mov	r2, #5
   112e0:	movt	r1, #1
   112e4:	bl	10e00 <dcgettext@plt>
   112e8:	mov	r2, r0
   112ec:	mov	r0, #1
   112f0:	mov	r1, r5
   112f4:	bl	10f2c <__printf_chk@plt>
   112f8:	movw	r0, #26456	; 0x6758
   112fc:	mov	r6, sp
   11300:	movt	r0, #1
   11304:	mov	r1, r6
   11308:	ldm	r0!, {r2, r3, r4, r5}
   1130c:	stmia	r1!, {r2, r3, r4, r5}
   11310:	ldm	r0!, {r2, r3, r4, r5, r7}
   11314:	stmia	r1!, {r2, r3, r4, r5, r7}
   11318:	ldm	r0, {r2, r3, r4, r5, r7}
   1131c:	stm	r1, {r2, r3, r4, r5, r7}
   11320:	movw	r1, #25791	; 0x64bf
   11324:	movw	r5, #25793	; 0x64c1
   11328:	movt	r1, #1
   1132c:	movt	r5, #1
   11330:	mov	r0, r5
   11334:	bl	10dac <strcmp@plt>
   11338:	cmp	r0, #0
   1133c:	ldrne	r1, [r6, #8]!
   11340:	cmpne	r1, #0
   11344:	bne	11330 <__lxstat64@plt+0x350>
   11348:	movw	r1, #25933	; 0x654d
   1134c:	ldr	r6, [r6, #4]
   11350:	mov	r0, #0
   11354:	mov	r2, #5
   11358:	movt	r1, #1
   1135c:	bl	10e00 <dcgettext@plt>
   11360:	movw	r2, #25956	; 0x6564
   11364:	movw	r3, #25970	; 0x6572
   11368:	mov	r1, r0
   1136c:	mov	r0, #1
   11370:	movt	r2, #1
   11374:	movt	r3, #1
   11378:	bl	10f2c <__printf_chk@plt>
   1137c:	cmp	r6, #0
   11380:	mov	r0, #5
   11384:	mov	r1, #0
   11388:	moveq	r6, r5
   1138c:	bl	10f68 <setlocale@plt>
   11390:	cmp	r0, #0
   11394:	beq	113cc <__lxstat64@plt+0x3ec>
   11398:	movw	r1, #26010	; 0x659a
   1139c:	mov	r2, #3
   113a0:	movt	r1, #1
   113a4:	bl	10fc8 <strncmp@plt>
   113a8:	cmp	r0, #0
   113ac:	beq	113cc <__lxstat64@plt+0x3ec>
   113b0:	movw	r1, #26014	; 0x659e
   113b4:	mov	r0, #0
   113b8:	mov	r2, #5
   113bc:	movt	r1, #1
   113c0:	bl	10e00 <dcgettext@plt>
   113c4:	ldr	r1, [r9]
   113c8:	bl	10d94 <fputs_unlocked@plt>
   113cc:	movw	r1, #26085	; 0x65e5
   113d0:	mov	r0, #0
   113d4:	mov	r2, #5
   113d8:	movt	r1, #1
   113dc:	bl	10e00 <dcgettext@plt>
   113e0:	movw	r2, #25970	; 0x6572
   113e4:	mov	r1, r0
   113e8:	mov	r0, #1
   113ec:	mov	r3, r5
   113f0:	movt	r2, #1
   113f4:	bl	10f2c <__printf_chk@plt>
   113f8:	movw	r1, #26112	; 0x6600
   113fc:	mov	r0, #0
   11400:	mov	r2, #5
   11404:	movt	r1, #1
   11408:	bl	10e00 <dcgettext@plt>
   1140c:	mov	r1, r0
   11410:	movw	r0, #25866	; 0x650a
   11414:	movw	r3, #22728	; 0x58c8
   11418:	cmp	r6, r5
   1141c:	mov	r2, r6
   11420:	movt	r0, #1
   11424:	movt	r3, #1
   11428:	moveq	r3, r0
   1142c:	mov	r0, #1
   11430:	bl	10f2c <__printf_chk@plt>
   11434:	mov	r0, r8
   11438:	bl	10ed8 <exit@plt>
   1143c:	movw	r0, #28984	; 0x7138
   11440:	movw	r1, #22556	; 0x581c
   11444:	mov	r2, #5
   11448:	movt	r0, #2
   1144c:	movt	r1, #1
   11450:	ldr	r5, [r0]
   11454:	mov	r0, #0
   11458:	bl	10e00 <dcgettext@plt>
   1145c:	mov	r2, r0
   11460:	movw	r0, #29016	; 0x7158
   11464:	mov	r1, #1
   11468:	movt	r0, #2
   1146c:	ldr	r3, [r0]
   11470:	mov	r0, r5
   11474:	bl	10f44 <__fprintf_chk@plt>
   11478:	b	11434 <__lxstat64@plt+0x454>
   1147c:	push	{r4, r5, r6, r7, fp, lr}
   11480:	add	fp, sp, #16
   11484:	mov	r4, r0
   11488:	ldr	r0, [r1]
   1148c:	mov	r5, r1
   11490:	bl	12ccc <__lxstat64@plt+0x1cec>
   11494:	movw	r1, #22728	; 0x58c8
   11498:	mov	r0, #6
   1149c:	movt	r1, #1
   114a0:	bl	10f68 <setlocale@plt>
   114a4:	movw	r6, #25960	; 0x6568
   114a8:	movw	r1, #25798	; 0x64c6
   114ac:	movt	r6, #1
   114b0:	movt	r1, #1
   114b4:	mov	r0, r6
   114b8:	bl	10f98 <bindtextdomain@plt>
   114bc:	mov	r0, r6
   114c0:	bl	10e18 <textdomain@plt>
   114c4:	movw	r0, #28904	; 0x70e8
   114c8:	mov	r1, #2
   114cc:	movt	r0, #2
   114d0:	str	r1, [r0]
   114d4:	movw	r0, #11144	; 0x2b88
   114d8:	movt	r0, #1
   114dc:	bl	157d8 <__lxstat64@plt+0x47f8>
   114e0:	movw	r6, #28996	; 0x7144
   114e4:	movw	r7, #29000	; 0x7148
   114e8:	mov	r0, #1
   114ec:	cmp	r4, #2
   114f0:	movt	r6, #2
   114f4:	movt	r7, #2
   114f8:	str	r5, [r6]
   114fc:	movw	r5, #29004	; 0x714c
   11500:	str	r4, [r7]
   11504:	movt	r5, #2
   11508:	str	r0, [r5]
   1150c:	blt	1152c <__lxstat64@plt+0x54c>
   11510:	sub	r0, r4, #1
   11514:	bl	11564 <__lxstat64@plt+0x584>
   11518:	ldr	r1, [r7]
   1151c:	ldr	r2, [r5]
   11520:	cmp	r2, r1
   11524:	bne	11530 <__lxstat64@plt+0x550>
   11528:	eor	r0, r0, #1
   1152c:	pop	{r4, r5, r6, r7, fp, pc}
   11530:	movw	r1, #25822	; 0x64de
   11534:	mov	r0, #0
   11538:	mov	r2, #5
   1153c:	movt	r1, #1
   11540:	bl	10e00 <dcgettext@plt>
   11544:	mov	r4, r0
   11548:	ldr	r0, [r5]
   1154c:	ldr	r1, [r6]
   11550:	ldr	r0, [r1, r0, lsl #2]
   11554:	bl	146b8 <__lxstat64@plt+0x36d8>
   11558:	mov	r1, r0
   1155c:	mov	r0, r4
   11560:	bl	11698 <__lxstat64@plt+0x6b8>
   11564:	push	{r4, r5, r6, r7, fp, lr}
   11568:	add	fp, sp, #16
   1156c:	sub	r1, r0, #1
   11570:	cmp	r1, #3
   11574:	bhi	11658 <__lxstat64@plt+0x678>
   11578:	add	r0, pc, #0
   1157c:	ldr	pc, [r0, r1, lsl #2]
   11580:	muleq	r1, r0, r5
   11584:	andeq	r1, r1, r0, asr r6
   11588:	andeq	r1, r1, r4, asr #11
   1158c:	andeq	r1, r1, ip, asr #11
   11590:	movw	r0, #29004	; 0x714c
   11594:	movt	r0, #2
   11598:	ldr	r1, [r0]
   1159c:	add	r2, r1, #1
   115a0:	str	r2, [r0]
   115a4:	movw	r0, #28996	; 0x7144
   115a8:	movt	r0, #2
   115ac:	ldr	r0, [r0]
   115b0:	ldr	r0, [r0, r1, lsl #2]
   115b4:	ldrb	r0, [r0]
   115b8:	cmp	r0, #0
   115bc:	movwne	r0, #1
   115c0:	pop	{r4, r5, r6, r7, fp, pc}
   115c4:	pop	{r4, r5, r6, r7, fp, lr}
   115c8:	b	11760 <__lxstat64@plt+0x780>
   115cc:	movw	r5, #29004	; 0x714c
   115d0:	movw	r0, #28996	; 0x7144
   115d4:	movw	r1, #26163	; 0x6633
   115d8:	movt	r5, #2
   115dc:	movt	r0, #2
   115e0:	movt	r1, #1
   115e4:	ldr	r6, [r5]
   115e8:	ldr	r7, [r0]
   115ec:	ldr	r4, [r7, r6, lsl #2]
   115f0:	mov	r0, r4
   115f4:	bl	10dac <strcmp@plt>
   115f8:	cmp	r0, #0
   115fc:	beq	11668 <__lxstat64@plt+0x688>
   11600:	movw	r1, #26165	; 0x6635
   11604:	mov	r0, r4
   11608:	movt	r1, #1
   1160c:	bl	10dac <strcmp@plt>
   11610:	cmp	r0, #0
   11614:	bne	11660 <__lxstat64@plt+0x680>
   11618:	add	r0, r7, r6, lsl #2
   1161c:	movw	r1, #26167	; 0x6637
   11620:	movt	r1, #1
   11624:	ldr	r0, [r0, #12]
   11628:	bl	10dac <strcmp@plt>
   1162c:	cmp	r0, #0
   11630:	bne	11660 <__lxstat64@plt+0x680>
   11634:	add	r0, r6, #1
   11638:	str	r0, [r5]
   1163c:	bl	116d4 <__lxstat64@plt+0x6f4>
   11640:	ldr	r1, [r5]
   11644:	add	r1, r1, #1
   11648:	str	r1, [r5]
   1164c:	pop	{r4, r5, r6, r7, fp, pc}
   11650:	pop	{r4, r5, r6, r7, fp, lr}
   11654:	b	116d4 <__lxstat64@plt+0x6f4>
   11658:	cmp	r0, #0
   1165c:	ble	11690 <__lxstat64@plt+0x6b0>
   11660:	pop	{r4, r5, r6, r7, fp, lr}
   11664:	b	118b4 <__lxstat64@plt+0x8d4>
   11668:	movw	r1, #29000	; 0x7148
   1166c:	add	r0, r6, #1
   11670:	movt	r1, #2
   11674:	str	r0, [r5]
   11678:	ldr	r1, [r1]
   1167c:	cmp	r0, r1
   11680:	bge	11694 <__lxstat64@plt+0x6b4>
   11684:	bl	11760 <__lxstat64@plt+0x780>
   11688:	eor	r0, r0, #1
   1168c:	pop	{r4, r5, r6, r7, fp, pc}
   11690:	bl	10fd4 <abort@plt>
   11694:	bl	120ec <__lxstat64@plt+0x110c>
   11698:	sub	sp, sp, #12
   1169c:	push	{fp, lr}
   116a0:	mov	fp, sp
   116a4:	sub	sp, sp, #4
   116a8:	mov	ip, r0
   116ac:	add	r0, fp, #8
   116b0:	stm	r0, {r1, r2, r3}
   116b4:	add	r3, fp, #8
   116b8:	mov	r0, #0
   116bc:	mov	r1, #0
   116c0:	mov	r2, ip
   116c4:	str	r3, [sp]
   116c8:	bl	14a44 <__lxstat64@plt+0x3a64>
   116cc:	mov	r0, #2
   116d0:	bl	10ed8 <exit@plt>
   116d4:	push	{r4, r5, r6, r7, fp, lr}
   116d8:	add	fp, sp, #16
   116dc:	movw	r6, #29004	; 0x714c
   116e0:	movw	r0, #28996	; 0x7144
   116e4:	movw	r1, #26163	; 0x6633
   116e8:	movt	r6, #2
   116ec:	movt	r0, #2
   116f0:	movt	r1, #1
   116f4:	ldr	r5, [r6]
   116f8:	ldr	r7, [r0]
   116fc:	ldr	r4, [r7, r5, lsl #2]
   11700:	mov	r0, r4
   11704:	bl	10dac <strcmp@plt>
   11708:	cmp	r0, #0
   1170c:	beq	1173c <__lxstat64@plt+0x75c>
   11710:	ldrb	r0, [r4]
   11714:	cmp	r0, #45	; 0x2d
   11718:	bne	1175c <__lxstat64@plt+0x77c>
   1171c:	ldrb	r0, [r4, #1]
   11720:	cmp	r0, #0
   11724:	beq	1175c <__lxstat64@plt+0x77c>
   11728:	ldrb	r0, [r4, #2]
   1172c:	cmp	r0, #0
   11730:	bne	1175c <__lxstat64@plt+0x77c>
   11734:	pop	{r4, r5, r6, r7, fp, lr}
   11738:	b	11948 <__lxstat64@plt+0x968>
   1173c:	add	r0, r5, #2
   11740:	str	r0, [r6]
   11744:	add	r0, r7, r5, lsl #2
   11748:	ldr	r0, [r0, #4]
   1174c:	ldrb	r0, [r0]
   11750:	clz	r0, r0
   11754:	lsr	r0, r0, #5
   11758:	pop	{r4, r5, r6, r7, fp, pc}
   1175c:	bl	120ec <__lxstat64@plt+0x110c>
   11760:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11764:	add	fp, sp, #28
   11768:	sub	sp, sp, #4
   1176c:	movw	r9, #29004	; 0x714c
   11770:	movw	r8, #28996	; 0x7144
   11774:	movt	r9, #2
   11778:	movt	r8, #2
   1177c:	ldr	r7, [r9]
   11780:	ldr	r6, [r8]
   11784:	add	r4, r7, #1
   11788:	ldr	sl, [r6, r4, lsl #2]
   1178c:	mov	r0, sl
   11790:	bl	121fc <__lxstat64@plt+0x121c>
   11794:	cmp	r0, #0
   11798:	beq	117ac <__lxstat64@plt+0x7cc>
   1179c:	mov	r0, #0
   117a0:	sub	sp, fp, #28
   117a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   117a8:	b	12330 <__lxstat64@plt+0x1350>
   117ac:	ldr	r5, [r6, r7, lsl #2]
   117b0:	movw	r1, #26163	; 0x6633
   117b4:	movt	r1, #1
   117b8:	mov	r0, r5
   117bc:	bl	10dac <strcmp@plt>
   117c0:	cmp	r0, #0
   117c4:	beq	11838 <__lxstat64@plt+0x858>
   117c8:	movw	r1, #26165	; 0x6635
   117cc:	mov	r0, r5
   117d0:	movt	r1, #1
   117d4:	bl	10dac <strcmp@plt>
   117d8:	cmp	r0, #0
   117dc:	bne	117fc <__lxstat64@plt+0x81c>
   117e0:	add	r0, r6, r7, lsl #2
   117e4:	movw	r1, #26167	; 0x6637
   117e8:	movt	r1, #1
   117ec:	ldr	r0, [r0, #8]
   117f0:	bl	10dac <strcmp@plt>
   117f4:	cmp	r0, #0
   117f8:	beq	11860 <__lxstat64@plt+0x880>
   117fc:	movw	r1, #26242	; 0x6682
   11800:	mov	r0, sl
   11804:	movt	r1, #1
   11808:	bl	10dac <strcmp@plt>
   1180c:	cmp	r0, #0
   11810:	beq	1182c <__lxstat64@plt+0x84c>
   11814:	movw	r1, #26245	; 0x6685
   11818:	mov	r0, sl
   1181c:	movt	r1, #1
   11820:	bl	10dac <strcmp@plt>
   11824:	cmp	r0, #0
   11828:	bne	11878 <__lxstat64@plt+0x898>
   1182c:	sub	sp, fp, #28
   11830:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11834:	b	118b4 <__lxstat64@plt+0x8d4>
   11838:	movw	r0, #29000	; 0x7148
   1183c:	str	r4, [r9]
   11840:	movt	r0, #2
   11844:	ldr	r0, [r0]
   11848:	cmp	r4, r0
   1184c:	bge	118b0 <__lxstat64@plt+0x8d0>
   11850:	bl	116d4 <__lxstat64@plt+0x6f4>
   11854:	eor	r0, r0, #1
   11858:	sub	sp, fp, #28
   1185c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11860:	ldrb	r0, [sl]
   11864:	add	r1, r7, #3
   11868:	str	r1, [r9]
   1186c:	cmp	r0, #0
   11870:	movwne	r0, #1
   11874:	b	11858 <__lxstat64@plt+0x878>
   11878:	movw	r1, #26248	; 0x6688
   1187c:	mov	r0, #0
   11880:	mov	r2, #5
   11884:	movt	r1, #1
   11888:	bl	10e00 <dcgettext@plt>
   1188c:	mov	r4, r0
   11890:	ldr	r0, [r9]
   11894:	ldr	r1, [r8]
   11898:	add	r0, r1, r0, lsl #2
   1189c:	ldr	r0, [r0, #4]
   118a0:	bl	146b8 <__lxstat64@plt+0x36d8>
   118a4:	mov	r1, r0
   118a8:	mov	r0, r4
   118ac:	bl	11698 <__lxstat64@plt+0x6b8>
   118b0:	bl	120ec <__lxstat64@plt+0x110c>
   118b4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   118b8:	add	fp, sp, #24
   118bc:	movw	r8, #29000	; 0x7148
   118c0:	movw	r7, #29004	; 0x714c
   118c4:	movt	r8, #2
   118c8:	movt	r7, #2
   118cc:	ldr	r0, [r8]
   118d0:	ldr	r1, [r7]
   118d4:	cmp	r1, r0
   118d8:	bge	11944 <__lxstat64@plt+0x964>
   118dc:	bl	12848 <__lxstat64@plt+0x1868>
   118e0:	mov	r4, r0
   118e4:	ldr	r6, [r7]
   118e8:	ldr	r0, [r8]
   118ec:	cmp	r6, r0
   118f0:	bge	1193c <__lxstat64@plt+0x95c>
   118f4:	movw	r9, #28996	; 0x7144
   118f8:	movw	r5, #26245	; 0x6685
   118fc:	movt	r9, #2
   11900:	movt	r5, #1
   11904:	ldr	r0, [r9]
   11908:	mov	r1, r5
   1190c:	ldr	r0, [r0, r6, lsl #2]
   11910:	bl	10dac <strcmp@plt>
   11914:	cmp	r0, #0
   11918:	bne	1193c <__lxstat64@plt+0x95c>
   1191c:	add	r0, r6, #1
   11920:	str	r0, [r7]
   11924:	bl	12848 <__lxstat64@plt+0x1868>
   11928:	orr	r4, r4, r0
   1192c:	ldr	r6, [r7]
   11930:	ldr	r0, [r8]
   11934:	cmp	r6, r0
   11938:	blt	11904 <__lxstat64@plt+0x924>
   1193c:	and	r0, r4, #1
   11940:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11944:	bl	120ec <__lxstat64@plt+0x110c>
   11948:	push	{r4, r5, r6, r7, fp, lr}
   1194c:	add	fp, sp, #16
   11950:	sub	sp, sp, #104	; 0x68
   11954:	movw	r5, #29004	; 0x714c
   11958:	movw	r7, #28996	; 0x7144
   1195c:	movt	r5, #2
   11960:	movt	r7, #2
   11964:	ldr	r1, [r5]
   11968:	ldr	r0, [r7]
   1196c:	ldr	r2, [r0, r1, lsl #2]
   11970:	ldrb	r2, [r2, #1]
   11974:	sub	r2, r2, #71	; 0x47
   11978:	cmp	r2, #51	; 0x33
   1197c:	bhi	120b4 <__lxstat64@plt+0x10d4>
   11980:	add	r3, pc, #4
   11984:	mov	r6, sp
   11988:	ldr	pc, [r3, r2, lsl #2]
   1198c:	andeq	r1, r1, r8, lsr #27
   11990:	strheq	r2, [r1], -r4
   11994:	strheq	r2, [r1], -r4
   11998:	strheq	r2, [r1], -r4
   1199c:	strheq	r2, [r1], -r4
   119a0:	andeq	r1, r1, ip, asr sl
   119a4:	strheq	r2, [r1], -r4
   119a8:	andeq	r1, r1, ip, lsl #28
   119ac:	andeq	r1, r1, ip, ror #22
   119b0:	strheq	r2, [r1], -r4
   119b4:	strheq	r2, [r1], -r4
   119b8:	strheq	r2, [r1], -r4
   119bc:	andeq	r1, r1, ip, asr #23
   119c0:	strheq	r2, [r1], -r4
   119c4:	strheq	r2, [r1], -r4
   119c8:	strheq	r2, [r1], -r4
   119cc:	strheq	r2, [r1], -r4
   119d0:	strheq	r2, [r1], -r4
   119d4:	strheq	r2, [r1], -r4
   119d8:	strheq	r2, [r1], -r4
   119dc:	strheq	r2, [r1], -r4
   119e0:	strheq	r2, [r1], -r4
   119e4:	strheq	r2, [r1], -r4
   119e8:	strheq	r2, [r1], -r4
   119ec:	strheq	r2, [r1], -r4
   119f0:	strheq	r2, [r1], -r4
   119f4:	strheq	r2, [r1], -r4
   119f8:	andeq	r1, r1, r8, lsl ip
   119fc:	andeq	r1, r1, r4, ror #24
   11a00:			; <UNDEFINED> instruction: 0x00011cb0
   11a04:	strdeq	r1, [r1], -r0
   11a08:	strdeq	r1, [r1], -ip
   11a0c:	andeq	r1, r1, r8, lsr #21
   11a10:	andeq	r1, r1, ip, asr sl
   11a14:	strheq	r2, [r1], -r4
   11a18:	strheq	r2, [r1], -r4
   11a1c:	andeq	r1, r1, r4, lsr #22
   11a20:	strheq	r2, [r1], -r4
   11a24:	strheq	r2, [r1], -r4
   11a28:	andeq	r1, r1, r8, asr #26
   11a2c:	strheq	r2, [r1], -r4
   11a30:	andeq	r1, r1, ip, lsr #31
   11a34:	strheq	r2, [r1], -r4
   11a38:	andeq	r1, r1, ip, ror sp
   11a3c:	strdeq	r1, [r1], -r8
   11a40:	muleq	r1, r0, lr
   11a44:	andeq	r1, r1, r8, lsl #30
   11a48:	strheq	r2, [r1], -r4
   11a4c:	andeq	r2, r1, r0, asr r0
   11a50:	andeq	r1, r1, r0, asr pc
   11a54:	strheq	r2, [r1], -r4
   11a58:	andeq	r1, r1, ip, ror pc
   11a5c:	movw	r3, #29000	; 0x7148
   11a60:	add	r2, r1, #1
   11a64:	movt	r3, #2
   11a68:	str	r2, [r5]
   11a6c:	ldr	r3, [r3]
   11a70:	cmp	r2, r3
   11a74:	bge	120e8 <__lxstat64@plt+0x1108>
   11a78:	add	r1, r1, #2
   11a7c:	str	r1, [r5]
   11a80:	mov	r1, sp
   11a84:	ldr	r0, [r0, r2, lsl #2]
   11a88:	bl	15800 <__lxstat64@plt+0x4820>
   11a8c:	mov	r4, #0
   11a90:	cmp	r0, #0
   11a94:	bne	12088 <__lxstat64@plt+0x10a8>
   11a98:	ldr	r0, [sp, #16]
   11a9c:	and	r0, r0, #61440	; 0xf000
   11aa0:	sub	r0, r0, #40960	; 0xa000
   11aa4:	b	12080 <__lxstat64@plt+0x10a0>
   11aa8:	movw	r3, #29000	; 0x7148
   11aac:	add	r2, r1, #1
   11ab0:	movt	r3, #2
   11ab4:	str	r2, [r5]
   11ab8:	ldr	r3, [r3]
   11abc:	cmp	r2, r3
   11ac0:	bge	120e8 <__lxstat64@plt+0x1108>
   11ac4:	add	r1, r1, #2
   11ac8:	str	r1, [r5]
   11acc:	mov	r1, sp
   11ad0:	ldr	r0, [r0, r2, lsl #2]
   11ad4:	bl	157f0 <__lxstat64@plt+0x4810>
   11ad8:	mov	r4, #0
   11adc:	cmp	r0, #0
   11ae0:	bne	12088 <__lxstat64@plt+0x10a8>
   11ae4:	ldrb	r0, [sp, #17]
   11ae8:	ubfx	r4, r0, #2, #1
   11aec:	b	12088 <__lxstat64@plt+0x10a8>
   11af0:	movw	r3, #29000	; 0x7148
   11af4:	add	r2, r1, #1
   11af8:	movt	r3, #2
   11afc:	str	r2, [r5]
   11b00:	ldr	r3, [r3]
   11b04:	cmp	r2, r3
   11b08:	bge	120e8 <__lxstat64@plt+0x1108>
   11b0c:	add	r1, r1, #2
   11b10:	str	r1, [r5]
   11b14:	mov	r1, sp
   11b18:	ldr	r0, [r0, r2, lsl #2]
   11b1c:	bl	157f0 <__lxstat64@plt+0x4810>
   11b20:	b	12080 <__lxstat64@plt+0x10a0>
   11b24:	movw	r3, #29000	; 0x7148
   11b28:	add	r2, r1, #1
   11b2c:	movt	r3, #2
   11b30:	str	r2, [r5]
   11b34:	ldr	r3, [r3]
   11b38:	cmp	r2, r3
   11b3c:	bge	120e8 <__lxstat64@plt+0x1108>
   11b40:	add	r1, r1, #2
   11b44:	str	r1, [r5]
   11b48:	mov	r1, sp
   11b4c:	ldr	r0, [r0, r2, lsl #2]
   11b50:	bl	157f0 <__lxstat64@plt+0x4810>
   11b54:	mov	r4, #0
   11b58:	cmp	r0, #0
   11b5c:	bne	12088 <__lxstat64@plt+0x10a8>
   11b60:	ldrb	r0, [sp, #17]
   11b64:	ubfx	r4, r0, #1, #1
   11b68:	b	12088 <__lxstat64@plt+0x10a8>
   11b6c:	movw	r3, #29000	; 0x7148
   11b70:	add	r2, r1, #1
   11b74:	movt	r3, #2
   11b78:	str	r2, [r5]
   11b7c:	ldr	r3, [r3]
   11b80:	cmp	r2, r3
   11b84:	bge	120e8 <__lxstat64@plt+0x1108>
   11b88:	add	r1, r1, #2
   11b8c:	str	r1, [r5]
   11b90:	mov	r1, sp
   11b94:	ldr	r0, [r0, r2, lsl #2]
   11b98:	bl	157f0 <__lxstat64@plt+0x4810>
   11b9c:	mov	r4, #0
   11ba0:	cmp	r0, #0
   11ba4:	bne	12088 <__lxstat64@plt+0x10a8>
   11ba8:	bl	10efc <__errno_location@plt>
   11bac:	mov	r4, #0
   11bb0:	mov	r5, r0
   11bb4:	str	r4, [r0]
   11bb8:	bl	10e24 <geteuid@plt>
   11bbc:	cmn	r0, #1
   11bc0:	beq	12094 <__lxstat64@plt+0x10b4>
   11bc4:	ldr	r1, [sp, #24]
   11bc8:	b	11e04 <__lxstat64@plt+0xe24>
   11bcc:	movw	r3, #29000	; 0x7148
   11bd0:	add	r2, r1, #1
   11bd4:	movt	r3, #2
   11bd8:	str	r2, [r5]
   11bdc:	ldr	r3, [r3]
   11be0:	cmp	r2, r3
   11be4:	bge	120e8 <__lxstat64@plt+0x1108>
   11be8:	add	r1, r1, #2
   11bec:	str	r1, [r5]
   11bf0:	mov	r1, sp
   11bf4:	ldr	r0, [r0, r2, lsl #2]
   11bf8:	bl	157f0 <__lxstat64@plt+0x4810>
   11bfc:	mov	r4, #0
   11c00:	cmp	r0, #0
   11c04:	bne	12088 <__lxstat64@plt+0x10a8>
   11c08:	ldr	r0, [sp, #16]
   11c0c:	and	r0, r0, #61440	; 0xf000
   11c10:	sub	r0, r0, #49152	; 0xc000
   11c14:	b	12080 <__lxstat64@plt+0x10a0>
   11c18:	movw	r3, #29000	; 0x7148
   11c1c:	add	r2, r1, #1
   11c20:	movt	r3, #2
   11c24:	str	r2, [r5]
   11c28:	ldr	r3, [r3]
   11c2c:	cmp	r2, r3
   11c30:	bge	120e8 <__lxstat64@plt+0x1108>
   11c34:	add	r1, r1, #2
   11c38:	str	r1, [r5]
   11c3c:	mov	r1, sp
   11c40:	ldr	r0, [r0, r2, lsl #2]
   11c44:	bl	157f0 <__lxstat64@plt+0x4810>
   11c48:	mov	r4, #0
   11c4c:	cmp	r0, #0
   11c50:	bne	12088 <__lxstat64@plt+0x10a8>
   11c54:	ldr	r0, [sp, #16]
   11c58:	and	r0, r0, #61440	; 0xf000
   11c5c:	sub	r0, r0, #24576	; 0x6000
   11c60:	b	12080 <__lxstat64@plt+0x10a0>
   11c64:	movw	r3, #29000	; 0x7148
   11c68:	add	r2, r1, #1
   11c6c:	movt	r3, #2
   11c70:	str	r2, [r5]
   11c74:	ldr	r3, [r3]
   11c78:	cmp	r2, r3
   11c7c:	bge	120e8 <__lxstat64@plt+0x1108>
   11c80:	add	r1, r1, #2
   11c84:	str	r1, [r5]
   11c88:	mov	r1, sp
   11c8c:	ldr	r0, [r0, r2, lsl #2]
   11c90:	bl	157f0 <__lxstat64@plt+0x4810>
   11c94:	mov	r4, #0
   11c98:	cmp	r0, #0
   11c9c:	bne	12088 <__lxstat64@plt+0x10a8>
   11ca0:	ldr	r0, [sp, #16]
   11ca4:	and	r0, r0, #61440	; 0xf000
   11ca8:	sub	r0, r0, #8192	; 0x2000
   11cac:	b	12080 <__lxstat64@plt+0x10a0>
   11cb0:	movw	r3, #29000	; 0x7148
   11cb4:	add	r2, r1, #1
   11cb8:	movt	r3, #2
   11cbc:	str	r2, [r5]
   11cc0:	ldr	r3, [r3]
   11cc4:	cmp	r2, r3
   11cc8:	bge	120e8 <__lxstat64@plt+0x1108>
   11ccc:	add	r1, r1, #2
   11cd0:	str	r1, [r5]
   11cd4:	mov	r1, sp
   11cd8:	ldr	r0, [r0, r2, lsl #2]
   11cdc:	bl	157f0 <__lxstat64@plt+0x4810>
   11ce0:	mov	r4, #0
   11ce4:	cmp	r0, #0
   11ce8:	bne	12088 <__lxstat64@plt+0x10a8>
   11cec:	ldr	r0, [sp, #16]
   11cf0:	and	r0, r0, #61440	; 0xf000
   11cf4:	sub	r0, r0, #16384	; 0x4000
   11cf8:	b	12080 <__lxstat64@plt+0x10a0>
   11cfc:	movw	r3, #29000	; 0x7148
   11d00:	add	r2, r1, #1
   11d04:	movt	r3, #2
   11d08:	str	r2, [r5]
   11d0c:	ldr	r3, [r3]
   11d10:	cmp	r2, r3
   11d14:	bge	120e8 <__lxstat64@plt+0x1108>
   11d18:	add	r1, r1, #2
   11d1c:	str	r1, [r5]
   11d20:	mov	r1, sp
   11d24:	ldr	r0, [r0, r2, lsl #2]
   11d28:	bl	157f0 <__lxstat64@plt+0x4810>
   11d2c:	mov	r4, #0
   11d30:	cmp	r0, #0
   11d34:	bne	12088 <__lxstat64@plt+0x10a8>
   11d38:	ldr	r0, [sp, #16]
   11d3c:	and	r0, r0, #61440	; 0xf000
   11d40:	sub	r0, r0, #32768	; 0x8000
   11d44:	b	12080 <__lxstat64@plt+0x10a0>
   11d48:	movw	r3, #29000	; 0x7148
   11d4c:	add	r2, r1, #1
   11d50:	movt	r3, #2
   11d54:	str	r2, [r5]
   11d58:	ldr	r3, [r3]
   11d5c:	cmp	r2, r3
   11d60:	bge	120e8 <__lxstat64@plt+0x1108>
   11d64:	add	r1, r1, #2
   11d68:	str	r1, [r5]
   11d6c:	ldr	r0, [r0, r2, lsl #2]
   11d70:	ldrb	r4, [r0]
   11d74:	cmp	r4, #0
   11d78:	b	11f00 <__lxstat64@plt+0xf20>
   11d7c:	movw	r3, #29000	; 0x7148
   11d80:	add	r2, r1, #1
   11d84:	movt	r3, #2
   11d88:	str	r2, [r5]
   11d8c:	ldr	r3, [r3]
   11d90:	cmp	r2, r3
   11d94:	bge	120e8 <__lxstat64@plt+0x1108>
   11d98:	add	r1, r1, #2
   11d9c:	str	r1, [r5]
   11da0:	mov	r1, #4
   11da4:	b	12078 <__lxstat64@plt+0x1098>
   11da8:	movw	r3, #29000	; 0x7148
   11dac:	add	r2, r1, #1
   11db0:	movt	r3, #2
   11db4:	str	r2, [r5]
   11db8:	ldr	r3, [r3]
   11dbc:	cmp	r2, r3
   11dc0:	bge	120e8 <__lxstat64@plt+0x1108>
   11dc4:	add	r1, r1, #2
   11dc8:	str	r1, [r5]
   11dcc:	mov	r1, sp
   11dd0:	ldr	r0, [r0, r2, lsl #2]
   11dd4:	bl	157f0 <__lxstat64@plt+0x4810>
   11dd8:	mov	r4, #0
   11ddc:	cmp	r0, #0
   11de0:	bne	12088 <__lxstat64@plt+0x10a8>
   11de4:	bl	10efc <__errno_location@plt>
   11de8:	mov	r4, #0
   11dec:	mov	r5, r0
   11df0:	str	r4, [r0]
   11df4:	bl	10e3c <getegid@plt>
   11df8:	cmn	r0, #1
   11dfc:	beq	120a4 <__lxstat64@plt+0x10c4>
   11e00:	ldr	r1, [sp, #28]
   11e04:	sub	r0, r0, r1
   11e08:	b	12080 <__lxstat64@plt+0x10a0>
   11e0c:	movw	r3, #29000	; 0x7148
   11e10:	add	r2, r1, #1
   11e14:	movt	r3, #2
   11e18:	str	r2, [r5]
   11e1c:	ldr	r3, [r3]
   11e20:	cmp	r2, r3
   11e24:	bge	120e8 <__lxstat64@plt+0x1108>
   11e28:	add	r1, r1, #2
   11e2c:	str	r1, [r5]
   11e30:	mov	r1, sp
   11e34:	ldr	r0, [r0, r2, lsl #2]
   11e38:	bl	157f0 <__lxstat64@plt+0x4810>
   11e3c:	mov	r4, #0
   11e40:	cmp	r0, #0
   11e44:	bne	12088 <__lxstat64@plt+0x10a8>
   11e48:	add	r0, r6, #72	; 0x48
   11e4c:	add	r1, r6, #80	; 0x50
   11e50:	mov	r4, #0
   11e54:	ldr	r2, [r1]
   11e58:	ldm	r0, {r0, r3}
   11e5c:	ldr	r1, [r1, #4]
   11e60:	cmp	r2, r0
   11e64:	mov	r0, #0
   11e68:	movwgt	r0, #1
   11e6c:	sublt	r0, r0, #1
   11e70:	cmp	r1, r3
   11e74:	mov	r1, #0
   11e78:	movwgt	r1, #1
   11e7c:	sublt	r1, r1, #1
   11e80:	add	r0, r1, r0, lsl #1
   11e84:	cmp	r0, #0
   11e88:	movwgt	r4, #1
   11e8c:	b	12088 <__lxstat64@plt+0x10a8>
   11e90:	movw	r3, #29000	; 0x7148
   11e94:	add	r2, r1, #1
   11e98:	movt	r3, #2
   11e9c:	str	r2, [r5]
   11ea0:	ldr	r3, [r3]
   11ea4:	cmp	r2, r3
   11ea8:	bge	120e8 <__lxstat64@plt+0x1108>
   11eac:	add	r1, r1, #2
   11eb0:	str	r1, [r5]
   11eb4:	ldr	r0, [r0, r2, lsl #2]
   11eb8:	bl	1213c <__lxstat64@plt+0x115c>
   11ebc:	mov	r6, r0
   11ec0:	bl	10efc <__errno_location@plt>
   11ec4:	mov	r4, #0
   11ec8:	mov	r5, r0
   11ecc:	mov	r1, #0
   11ed0:	mov	r2, #10
   11ed4:	str	r4, [r0]
   11ed8:	mov	r0, r6
   11edc:	bl	10db8 <strtol@plt>
   11ee0:	cmp	r0, #0
   11ee4:	bmi	12088 <__lxstat64@plt+0x10a8>
   11ee8:	ldr	r1, [r5]
   11eec:	cmp	r1, #34	; 0x22
   11ef0:	beq	12088 <__lxstat64@plt+0x10a8>
   11ef4:	bl	10fb0 <isatty@plt>
   11ef8:	cmp	r0, #0
   11efc:	mov	r4, r0
   11f00:	movwne	r4, #1
   11f04:	b	12088 <__lxstat64@plt+0x10a8>
   11f08:	movw	r3, #29000	; 0x7148
   11f0c:	add	r2, r1, #1
   11f10:	movt	r3, #2
   11f14:	str	r2, [r5]
   11f18:	ldr	r3, [r3]
   11f1c:	cmp	r2, r3
   11f20:	bge	120e8 <__lxstat64@plt+0x1108>
   11f24:	add	r1, r1, #2
   11f28:	str	r1, [r5]
   11f2c:	mov	r1, sp
   11f30:	ldr	r0, [r0, r2, lsl #2]
   11f34:	bl	157f0 <__lxstat64@plt+0x4810>
   11f38:	mov	r4, #0
   11f3c:	cmp	r0, #0
   11f40:	bne	12088 <__lxstat64@plt+0x10a8>
   11f44:	ldrb	r0, [sp, #17]
   11f48:	ubfx	r4, r0, #3, #1
   11f4c:	b	12088 <__lxstat64@plt+0x10a8>
   11f50:	movw	r3, #29000	; 0x7148
   11f54:	add	r2, r1, #1
   11f58:	movt	r3, #2
   11f5c:	str	r2, [r5]
   11f60:	ldr	r3, [r3]
   11f64:	cmp	r2, r3
   11f68:	bge	120e8 <__lxstat64@plt+0x1108>
   11f6c:	add	r1, r1, #2
   11f70:	str	r1, [r5]
   11f74:	mov	r1, #1
   11f78:	b	12078 <__lxstat64@plt+0x1098>
   11f7c:	movw	r3, #29000	; 0x7148
   11f80:	add	r2, r1, #1
   11f84:	movt	r3, #2
   11f88:	str	r2, [r5]
   11f8c:	ldr	r3, [r3]
   11f90:	cmp	r2, r3
   11f94:	bge	120e8 <__lxstat64@plt+0x1108>
   11f98:	add	r1, r1, #2
   11f9c:	str	r1, [r5]
   11fa0:	ldr	r0, [r0, r2, lsl #2]
   11fa4:	ldrb	r0, [r0]
   11fa8:	b	12080 <__lxstat64@plt+0x10a0>
   11fac:	movw	r3, #29000	; 0x7148
   11fb0:	add	r2, r1, #1
   11fb4:	movt	r3, #2
   11fb8:	str	r2, [r5]
   11fbc:	ldr	r3, [r3]
   11fc0:	cmp	r2, r3
   11fc4:	bge	120e8 <__lxstat64@plt+0x1108>
   11fc8:	add	r1, r1, #2
   11fcc:	str	r1, [r5]
   11fd0:	mov	r1, sp
   11fd4:	ldr	r0, [r0, r2, lsl #2]
   11fd8:	bl	157f0 <__lxstat64@plt+0x4810>
   11fdc:	mov	r4, #0
   11fe0:	cmp	r0, #0
   11fe4:	bne	12088 <__lxstat64@plt+0x10a8>
   11fe8:	ldr	r0, [sp, #16]
   11fec:	and	r0, r0, #61440	; 0xf000
   11ff0:	sub	r0, r0, #4096	; 0x1000
   11ff4:	b	12080 <__lxstat64@plt+0x10a0>
   11ff8:	movw	r3, #29000	; 0x7148
   11ffc:	add	r2, r1, #1
   12000:	movt	r3, #2
   12004:	str	r2, [r5]
   12008:	ldr	r3, [r3]
   1200c:	cmp	r2, r3
   12010:	bge	120e8 <__lxstat64@plt+0x1108>
   12014:	add	r1, r1, #2
   12018:	str	r1, [r5]
   1201c:	mov	r1, sp
   12020:	ldr	r0, [r0, r2, lsl #2]
   12024:	bl	157f0 <__lxstat64@plt+0x4810>
   12028:	mov	r4, #0
   1202c:	cmp	r0, #0
   12030:	bne	12088 <__lxstat64@plt+0x10a8>
   12034:	add	r0, r6, #48	; 0x30
   12038:	mov	r4, #0
   1203c:	ldrd	r0, [r0]
   12040:	rsbs	r0, r0, #0
   12044:	rscs	r0, r1, #0
   12048:	movwlt	r4, #1
   1204c:	b	12088 <__lxstat64@plt+0x10a8>
   12050:	movw	r3, #29000	; 0x7148
   12054:	add	r2, r1, #1
   12058:	movt	r3, #2
   1205c:	str	r2, [r5]
   12060:	ldr	r3, [r3]
   12064:	cmp	r2, r3
   12068:	bge	120e8 <__lxstat64@plt+0x1108>
   1206c:	add	r1, r1, #2
   12070:	str	r1, [r5]
   12074:	mov	r1, #2
   12078:	ldr	r0, [r0, r2, lsl #2]
   1207c:	bl	10f8c <euidaccess@plt>
   12080:	clz	r0, r0
   12084:	lsr	r4, r0, #5
   12088:	mov	r0, r4
   1208c:	sub	sp, fp, #16
   12090:	pop	{r4, r5, r6, r7, fp, pc}
   12094:	ldr	r1, [r5]
   12098:	cmp	r1, #0
   1209c:	bne	12088 <__lxstat64@plt+0x10a8>
   120a0:	b	11bc4 <__lxstat64@plt+0xbe4>
   120a4:	ldr	r1, [r5]
   120a8:	cmp	r1, #0
   120ac:	bne	12088 <__lxstat64@plt+0x10a8>
   120b0:	b	11e00 <__lxstat64@plt+0xe20>
   120b4:	movw	r1, #26169	; 0x6639
   120b8:	mov	r0, #0
   120bc:	mov	r2, #5
   120c0:	movt	r1, #1
   120c4:	bl	10e00 <dcgettext@plt>
   120c8:	mov	r4, r0
   120cc:	ldr	r0, [r5]
   120d0:	ldr	r1, [r7]
   120d4:	ldr	r0, [r1, r0, lsl #2]
   120d8:	bl	146b8 <__lxstat64@plt+0x36d8>
   120dc:	mov	r1, r0
   120e0:	mov	r0, r4
   120e4:	bl	11698 <__lxstat64@plt+0x6b8>
   120e8:	bl	120ec <__lxstat64@plt+0x110c>
   120ec:	push	{fp, lr}
   120f0:	mov	fp, sp
   120f4:	movw	r1, #26216	; 0x6668
   120f8:	mov	r0, #0
   120fc:	mov	r2, #5
   12100:	movt	r1, #1
   12104:	bl	10e00 <dcgettext@plt>
   12108:	movw	r1, #28996	; 0x7144
   1210c:	mov	r4, r0
   12110:	movw	r0, #29000	; 0x7148
   12114:	movt	r0, #2
   12118:	movt	r1, #2
   1211c:	ldr	r0, [r0]
   12120:	ldr	r1, [r1]
   12124:	add	r0, r1, r0, lsl #2
   12128:	ldr	r0, [r0, #-4]
   1212c:	bl	146b8 <__lxstat64@plt+0x36d8>
   12130:	mov	r1, r0
   12134:	mov	r0, r4
   12138:	bl	11698 <__lxstat64@plt+0x6b8>
   1213c:	push	{r4, r5, r6, sl, fp, lr}
   12140:	add	fp, sp, #16
   12144:	mov	r6, r0
   12148:	sub	r5, r0, #1
   1214c:	bl	10ecc <__ctype_b_loc@plt>
   12150:	ldr	r1, [r0]
   12154:	ldrb	r2, [r5, #1]!
   12158:	ldrb	r0, [r1, r2, lsl #1]
   1215c:	tst	r0, #1
   12160:	bne	12154 <__lxstat64@plt+0x1174>
   12164:	add	r3, r5, #1
   12168:	cmp	r2, #43	; 0x2b
   1216c:	mov	r0, r5
   12170:	moveq	r0, r3
   12174:	cmp	r2, #45	; 0x2d
   12178:	moveq	r5, r3
   1217c:	cmp	r2, #43	; 0x2b
   12180:	moveq	r5, r3
   12184:	ldrb	r2, [r5]
   12188:	sub	r2, r2, #48	; 0x30
   1218c:	cmp	r2, #9
   12190:	bhi	121d0 <__lxstat64@plt+0x11f0>
   12194:	ldrb	r2, [r5, #1]!
   12198:	sub	r3, r2, #48	; 0x30
   1219c:	cmp	r3, #10
   121a0:	bcc	12194 <__lxstat64@plt+0x11b4>
   121a4:	ldrb	r3, [r1, r2, lsl #1]
   121a8:	tst	r3, #1
   121ac:	beq	121c8 <__lxstat64@plt+0x11e8>
   121b0:	mov	r3, #1
   121b4:	ldrb	r2, [r5, r3]
   121b8:	add	r3, r3, #1
   121bc:	ldrb	r4, [r1, r2, lsl #1]
   121c0:	tst	r4, #1
   121c4:	bne	121b4 <__lxstat64@plt+0x11d4>
   121c8:	cmp	r2, #0
   121cc:	popeq	{r4, r5, r6, sl, fp, pc}
   121d0:	movw	r1, #26197	; 0x6655
   121d4:	mov	r0, #0
   121d8:	mov	r2, #5
   121dc:	movt	r1, #1
   121e0:	bl	10e00 <dcgettext@plt>
   121e4:	mov	r5, r0
   121e8:	mov	r0, r6
   121ec:	bl	146b8 <__lxstat64@plt+0x36d8>
   121f0:	mov	r1, r0
   121f4:	mov	r0, r5
   121f8:	bl	11698 <__lxstat64@plt+0x6b8>
   121fc:	push	{r4, r5, fp, lr}
   12200:	add	fp, sp, #8
   12204:	movw	r1, #26278	; 0x66a6
   12208:	mov	r5, r0
   1220c:	movt	r1, #1
   12210:	bl	10dac <strcmp@plt>
   12214:	mov	r4, #1
   12218:	cmp	r0, #0
   1221c:	beq	12328 <__lxstat64@plt+0x1348>
   12220:	movw	r1, #26277	; 0x66a5
   12224:	mov	r0, r5
   12228:	movt	r1, #1
   1222c:	bl	10dac <strcmp@plt>
   12230:	cmp	r0, #0
   12234:	beq	12328 <__lxstat64@plt+0x1348>
   12238:	movw	r1, #26280	; 0x66a8
   1223c:	mov	r0, r5
   12240:	movt	r1, #1
   12244:	bl	10dac <strcmp@plt>
   12248:	cmp	r0, #0
   1224c:	beq	12328 <__lxstat64@plt+0x1348>
   12250:	movw	r1, #26283	; 0x66ab
   12254:	mov	r0, r5
   12258:	movt	r1, #1
   1225c:	bl	10dac <strcmp@plt>
   12260:	cmp	r0, #0
   12264:	beq	12328 <__lxstat64@plt+0x1348>
   12268:	movw	r1, #26287	; 0x66af
   1226c:	mov	r0, r5
   12270:	movt	r1, #1
   12274:	bl	10dac <strcmp@plt>
   12278:	cmp	r0, #0
   1227c:	beq	12328 <__lxstat64@plt+0x1348>
   12280:	movw	r1, #26291	; 0x66b3
   12284:	mov	r0, r5
   12288:	movt	r1, #1
   1228c:	bl	10dac <strcmp@plt>
   12290:	cmp	r0, #0
   12294:	beq	12328 <__lxstat64@plt+0x1348>
   12298:	movw	r1, #26295	; 0x66b7
   1229c:	mov	r0, r5
   122a0:	movt	r1, #1
   122a4:	bl	10dac <strcmp@plt>
   122a8:	cmp	r0, #0
   122ac:	beq	12328 <__lxstat64@plt+0x1348>
   122b0:	movw	r1, #26299	; 0x66bb
   122b4:	mov	r0, r5
   122b8:	movt	r1, #1
   122bc:	bl	10dac <strcmp@plt>
   122c0:	cmp	r0, #0
   122c4:	beq	12328 <__lxstat64@plt+0x1348>
   122c8:	movw	r1, #26303	; 0x66bf
   122cc:	mov	r0, r5
   122d0:	movt	r1, #1
   122d4:	bl	10dac <strcmp@plt>
   122d8:	cmp	r0, #0
   122dc:	beq	12328 <__lxstat64@plt+0x1348>
   122e0:	movw	r1, #26307	; 0x66c3
   122e4:	mov	r0, r5
   122e8:	movt	r1, #1
   122ec:	bl	10dac <strcmp@plt>
   122f0:	cmp	r0, #0
   122f4:	beq	12328 <__lxstat64@plt+0x1348>
   122f8:	movw	r1, #26311	; 0x66c7
   122fc:	mov	r0, r5
   12300:	movt	r1, #1
   12304:	bl	10dac <strcmp@plt>
   12308:	cmp	r0, #0
   1230c:	beq	12328 <__lxstat64@plt+0x1348>
   12310:	movw	r1, #26315	; 0x66cb
   12314:	mov	r0, r5
   12318:	movt	r1, #1
   1231c:	bl	10dac <strcmp@plt>
   12320:	clz	r0, r0
   12324:	lsr	r4, r0, #5
   12328:	mov	r0, r4
   1232c:	pop	{r4, r5, fp, pc}
   12330:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12334:	add	fp, sp, #28
   12338:	sub	sp, sp, #212	; 0xd4
   1233c:	mov	r4, r0
   12340:	cmp	r0, #0
   12344:	movw	r0, #28996	; 0x7144
   12348:	movw	r9, #29004	; 0x714c
   1234c:	mov	sl, #0
   12350:	movt	r0, #2
   12354:	movt	r9, #2
   12358:	ldr	r5, [r0]
   1235c:	movw	r0, #29000	; 0x7148
   12360:	ldr	r7, [r9]
   12364:	movt	r0, #2
   12368:	ldr	r0, [r0]
   1236c:	addne	r7, r7, #1
   12370:	add	r8, r7, #1
   12374:	strne	r7, [r9]
   12378:	sub	r0, r0, #2
   1237c:	cmp	r8, r0
   12380:	bge	123b0 <__lxstat64@plt+0x13d0>
   12384:	add	r0, r5, r7, lsl #2
   12388:	movw	r1, #26362	; 0x66fa
   1238c:	movt	r1, #1
   12390:	ldr	r0, [r0, #8]
   12394:	bl	10dac <strcmp@plt>
   12398:	cmp	r0, #0
   1239c:	mov	r6, r7
   123a0:	moveq	sl, #1
   123a4:	moveq	r6, r8
   123a8:	streq	r8, [r9]
   123ac:	b	123b4 <__lxstat64@plt+0x13d4>
   123b0:	mov	r6, r7
   123b4:	ldr	r0, [r5, r8, lsl #2]
   123b8:	ldrb	r1, [r0]
   123bc:	cmp	r1, #61	; 0x3d
   123c0:	beq	12444 <__lxstat64@plt+0x1464>
   123c4:	cmp	r1, #45	; 0x2d
   123c8:	bne	12464 <__lxstat64@plt+0x1484>
   123cc:	ldrb	r1, [r0, #1]
   123d0:	sub	r2, r1, #101	; 0x65
   123d4:	cmp	r2, #10
   123d8:	bhi	1260c <__lxstat64@plt+0x162c>
   123dc:	add	r3, pc, #0
   123e0:	ldr	pc, [r3, r2, lsl #2]
   123e4:	andeq	r2, r1, ip, asr #9
   123e8:	andeq	r2, r1, ip, lsl #12
   123ec:	andeq	r2, r1, r0, lsl r4
   123f0:	andeq	r2, r1, ip, lsl #12
   123f4:	andeq	r2, r1, ip, lsl #12
   123f8:	andeq	r2, r1, ip, lsl #12
   123fc:	andeq	r2, r1, ip, lsl #12
   12400:	andeq	r2, r1, r0, lsl r4
   12404:	andeq	r2, r1, ip, lsl #12
   12408:	andeq	r2, r1, ip, ror #11
   1240c:	andeq	r2, r1, r8, ror r5
   12410:	ldrb	r2, [r0, #2]
   12414:	cmp	r2, #101	; 0x65
   12418:	cmpne	r2, #116	; 0x74
   1241c:	bne	1242c <__lxstat64@plt+0x144c>
   12420:	ldrb	r3, [r0, #3]
   12424:	cmp	r3, #0
   12428:	beq	12644 <__lxstat64@plt+0x1664>
   1242c:	cmp	r1, #101	; 0x65
   12430:	beq	124c4 <__lxstat64@plt+0x14e4>
   12434:	cmp	r1, #110	; 0x6e
   12438:	mov	r3, r2
   1243c:	beq	125fc <__lxstat64@plt+0x161c>
   12440:	b	1260c <__lxstat64@plt+0x162c>
   12444:	ldrb	r1, [r0, #1]
   12448:	cmp	r1, #0
   1244c:	beq	1249c <__lxstat64@plt+0x14bc>
   12450:	cmp	r1, #61	; 0x3d
   12454:	bne	12464 <__lxstat64@plt+0x1484>
   12458:	ldrb	r1, [r0, #2]
   1245c:	cmp	r1, #0
   12460:	beq	1249c <__lxstat64@plt+0x14bc>
   12464:	movw	r1, #26277	; 0x66a5
   12468:	movt	r1, #1
   1246c:	bl	10dac <strcmp@plt>
   12470:	cmp	r0, #0
   12474:	bne	12814 <__lxstat64@plt+0x1834>
   12478:	ldr	r0, [r5, r6, lsl #2]!
   1247c:	ldr	r1, [r5, #8]
   12480:	bl	10dac <strcmp@plt>
   12484:	mov	r4, r0
   12488:	add	r0, r6, #3
   1248c:	cmp	r4, #0
   12490:	str	r0, [r9]
   12494:	movwne	r4, #1
   12498:	b	124b8 <__lxstat64@plt+0x14d8>
   1249c:	ldr	r0, [r5, r6, lsl #2]!
   124a0:	ldr	r1, [r5, #8]
   124a4:	bl	10dac <strcmp@plt>
   124a8:	add	r1, r6, #3
   124ac:	str	r1, [r9]
   124b0:	clz	r0, r0
   124b4:	lsr	r4, r0, #5
   124b8:	mov	r0, r4
   124bc:	sub	sp, fp, #28
   124c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   124c4:	mov	r3, r2
   124c8:	b	124dc <__lxstat64@plt+0x14fc>
   124cc:	ldrb	r3, [r0, #2]
   124d0:	mov	r2, #113	; 0x71
   124d4:	cmp	r3, #113	; 0x71
   124d8:	beq	12420 <__lxstat64@plt+0x1440>
   124dc:	cmp	r3, #102	; 0x66
   124e0:	ldrbeq	r0, [r0, #3]
   124e4:	cmpeq	r0, #0
   124e8:	bne	1260c <__lxstat64@plt+0x162c>
   124ec:	add	r0, r6, #3
   124f0:	str	r0, [r9]
   124f4:	orr	r0, sl, r4
   124f8:	cmp	r0, #1
   124fc:	beq	12818 <__lxstat64@plt+0x1838>
   12500:	ldr	r0, [r5, r7, lsl #2]
   12504:	add	r1, sp, #104	; 0x68
   12508:	bl	157f0 <__lxstat64@plt+0x4810>
   1250c:	mov	r4, #0
   12510:	cmp	r0, #0
   12514:	bne	124b8 <__lxstat64@plt+0x14d8>
   12518:	movw	r0, #28996	; 0x7144
   1251c:	mov	r1, sp
   12520:	movt	r0, #2
   12524:	ldr	r0, [r0]
   12528:	add	r0, r0, r7, lsl #2
   1252c:	ldr	r0, [r0, #8]
   12530:	bl	157f0 <__lxstat64@plt+0x4810>
   12534:	cmp	r0, #0
   12538:	bne	124b8 <__lxstat64@plt+0x14d8>
   1253c:	ldr	r2, [sp, #104]	; 0x68
   12540:	ldr	r3, [sp, #108]	; 0x6c
   12544:	ldm	sp, {r0, r1}
   12548:	eor	r1, r3, r1
   1254c:	eor	r0, r2, r0
   12550:	orrs	r0, r0, r1
   12554:	bne	124b8 <__lxstat64@plt+0x14d8>
   12558:	ldr	r0, [sp, #96]	; 0x60
   1255c:	ldr	r2, [sp, #200]	; 0xc8
   12560:	ldr	r1, [sp, #100]	; 0x64
   12564:	ldr	r3, [sp, #204]	; 0xcc
   12568:	eor	r1, r3, r1
   1256c:	eor	r0, r2, r0
   12570:	orr	r0, r0, r1
   12574:	b	124b0 <__lxstat64@plt+0x14d0>
   12578:	ldrb	r1, [r0, #2]
   1257c:	cmp	r1, #116	; 0x74
   12580:	ldrbeq	r0, [r0, #3]
   12584:	cmpeq	r0, #0
   12588:	bne	1260c <__lxstat64@plt+0x162c>
   1258c:	add	r0, r6, #3
   12590:	str	r0, [r9]
   12594:	orr	r0, sl, r4
   12598:	cmp	r0, #1
   1259c:	beq	12830 <__lxstat64@plt+0x1850>
   125a0:	ldr	r0, [r5, r7, lsl #2]
   125a4:	add	r1, sp, #104	; 0x68
   125a8:	bl	157f0 <__lxstat64@plt+0x4810>
   125ac:	mov	r5, r0
   125b0:	cmp	r0, #0
   125b4:	bne	125c0 <__lxstat64@plt+0x15e0>
   125b8:	ldr	r6, [sp, #184]	; 0xb8
   125bc:	ldr	r8, [sp, #188]	; 0xbc
   125c0:	movw	r0, #28996	; 0x7144
   125c4:	add	r1, sp, #104	; 0x68
   125c8:	movt	r0, #2
   125cc:	ldr	r0, [r0]
   125d0:	add	r0, r0, r7, lsl #2
   125d4:	ldr	r0, [r0, #8]
   125d8:	bl	157f0 <__lxstat64@plt+0x4810>
   125dc:	cmp	r0, #0
   125e0:	beq	127d4 <__lxstat64@plt+0x17f4>
   125e4:	mov	r4, #0
   125e8:	b	124b8 <__lxstat64@plt+0x14d8>
   125ec:	ldrb	r3, [r0, #2]
   125f0:	mov	r2, #101	; 0x65
   125f4:	cmp	r3, #101	; 0x65
   125f8:	beq	12420 <__lxstat64@plt+0x1440>
   125fc:	cmp	r3, #116	; 0x74
   12600:	ldrbeq	r0, [r0, #3]
   12604:	cmpeq	r0, #0
   12608:	beq	12664 <__lxstat64@plt+0x1684>
   1260c:	movw	r1, #26388	; 0x6714
   12610:	mov	r0, #0
   12614:	mov	r2, #5
   12618:	movt	r1, #1
   1261c:	bl	10e00 <dcgettext@plt>
   12620:	mov	r4, r0
   12624:	movw	r0, #28996	; 0x7144
   12628:	movt	r0, #2
   1262c:	ldr	r0, [r0]
   12630:	ldr	r0, [r0, r8, lsl #2]
   12634:	bl	146b8 <__lxstat64@plt+0x36d8>
   12638:	mov	r1, r0
   1263c:	mov	r0, r4
   12640:	bl	11698 <__lxstat64@plt+0x6b8>
   12644:	ldr	r0, [r5, r7, lsl #2]
   12648:	cmp	r4, #0
   1264c:	beq	126c4 <__lxstat64@plt+0x16e4>
   12650:	bl	10ef0 <strlen@plt>
   12654:	add	r2, sp, #104	; 0x68
   12658:	mov	r1, #0
   1265c:	bl	12c70 <__lxstat64@plt+0x1c90>
   12660:	b	126c8 <__lxstat64@plt+0x16e8>
   12664:	add	r0, r6, #3
   12668:	str	r0, [r9]
   1266c:	orr	r0, sl, r4
   12670:	cmp	r0, #1
   12674:	beq	12824 <__lxstat64@plt+0x1844>
   12678:	ldr	r0, [r5, r7, lsl #2]
   1267c:	add	r1, sp, #104	; 0x68
   12680:	bl	157f0 <__lxstat64@plt+0x4810>
   12684:	mov	r5, r0
   12688:	cmp	r0, #0
   1268c:	bne	12698 <__lxstat64@plt+0x16b8>
   12690:	ldr	r6, [sp, #184]	; 0xb8
   12694:	ldr	r8, [sp, #188]	; 0xbc
   12698:	movw	r0, #28996	; 0x7144
   1269c:	add	r1, sp, #104	; 0x68
   126a0:	movt	r0, #2
   126a4:	ldr	r0, [r0]
   126a8:	add	r0, r0, r7, lsl #2
   126ac:	ldr	r0, [r0, #8]
   126b0:	bl	157f0 <__lxstat64@plt+0x4810>
   126b4:	cmp	r0, #0
   126b8:	beq	1278c <__lxstat64@plt+0x17ac>
   126bc:	clz	r0, r5
   126c0:	b	124b4 <__lxstat64@plt+0x14d4>
   126c4:	bl	1213c <__lxstat64@plt+0x115c>
   126c8:	movw	r5, #28996	; 0x7144
   126cc:	mov	r4, r0
   126d0:	cmp	sl, #0
   126d4:	movt	r5, #2
   126d8:	ldr	r0, [r5]
   126dc:	add	r0, r0, r7, lsl #2
   126e0:	beq	126fc <__lxstat64@plt+0x171c>
   126e4:	ldr	r0, [r0, #12]
   126e8:	bl	10ef0 <strlen@plt>
   126ec:	mov	r2, sp
   126f0:	mov	r1, #0
   126f4:	bl	12c70 <__lxstat64@plt+0x1c90>
   126f8:	b	12704 <__lxstat64@plt+0x1724>
   126fc:	ldr	r0, [r0, #8]
   12700:	bl	1213c <__lxstat64@plt+0x115c>
   12704:	mov	r1, r0
   12708:	mov	r0, r4
   1270c:	bl	14804 <__lxstat64@plt+0x3824>
   12710:	ldr	r1, [r5]
   12714:	ldr	r3, [r9]
   12718:	ldr	r2, [r1, r8, lsl #2]
   1271c:	add	r3, r3, #3
   12720:	ldrb	r1, [r2, #2]
   12724:	str	r3, [r9]
   12728:	ldrb	r2, [r2, #1]
   1272c:	cmp	r2, #103	; 0x67
   12730:	beq	12758 <__lxstat64@plt+0x1778>
   12734:	cmp	r2, #108	; 0x6c
   12738:	bne	12770 <__lxstat64@plt+0x1790>
   1273c:	sub	r1, r1, #101	; 0x65
   12740:	mov	r4, #0
   12744:	clz	r1, r1
   12748:	lsr	r1, r1, #5
   1274c:	cmp	r0, r1
   12750:	movwlt	r4, #1
   12754:	b	124b8 <__lxstat64@plt+0x14d8>
   12758:	cmp	r1, #101	; 0x65
   1275c:	mov	r1, #0
   12760:	mov	r4, #0
   12764:	mvneq	r1, #0
   12768:	cmp	r0, r1
   1276c:	b	127cc <__lxstat64@plt+0x17ec>
   12770:	sub	r1, r1, #101	; 0x65
   12774:	clz	r0, r0
   12778:	clz	r1, r1
   1277c:	lsr	r0, r0, #5
   12780:	lsr	r1, r1, #5
   12784:	eor	r4, r0, r1
   12788:	b	124b8 <__lxstat64@plt+0x14d8>
   1278c:	mov	r4, #0
   12790:	cmp	r5, #0
   12794:	bne	124b8 <__lxstat64@plt+0x14d8>
   12798:	ldr	r0, [sp, #184]	; 0xb8
   1279c:	ldr	r1, [sp, #188]	; 0xbc
   127a0:	mov	r4, #0
   127a4:	cmp	r6, r0
   127a8:	mov	r0, #0
   127ac:	movwgt	r0, #1
   127b0:	sublt	r0, r0, #1
   127b4:	cmp	r8, r1
   127b8:	mov	r1, #0
   127bc:	movwgt	r1, #1
   127c0:	sublt	r1, r1, #1
   127c4:	add	r0, r1, r0, lsl #1
   127c8:	cmp	r0, #0
   127cc:	movwgt	r4, #1
   127d0:	b	124b8 <__lxstat64@plt+0x14d8>
   127d4:	mov	r4, #1
   127d8:	cmp	r5, #0
   127dc:	bne	124b8 <__lxstat64@plt+0x14d8>
   127e0:	ldr	r0, [sp, #184]	; 0xb8
   127e4:	ldr	r1, [sp, #188]	; 0xbc
   127e8:	mov	r2, #0
   127ec:	cmp	r6, r0
   127f0:	mov	r0, #0
   127f4:	movwgt	r0, #1
   127f8:	sublt	r0, r0, #1
   127fc:	cmp	r8, r1
   12800:	movwgt	r2, #1
   12804:	sublt	r2, r2, #1
   12808:	add	r0, r2, r0, lsl #1
   1280c:	lsr	r4, r0, #31
   12810:	b	124b8 <__lxstat64@plt+0x14d8>
   12814:	bl	10fd4 <abort@plt>
   12818:	movw	r1, #26342	; 0x66e6
   1281c:	movt	r1, #1
   12820:	b	12838 <__lxstat64@plt+0x1858>
   12824:	movw	r1, #26319	; 0x66cf
   12828:	movt	r1, #1
   1282c:	b	12838 <__lxstat64@plt+0x1858>
   12830:	movw	r1, #26365	; 0x66fd
   12834:	movt	r1, #1
   12838:	mov	r0, #0
   1283c:	mov	r2, #5
   12840:	bl	10e00 <dcgettext@plt>
   12844:	bl	11698 <__lxstat64@plt+0x6b8>
   12848:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1284c:	add	fp, sp, #28
   12850:	sub	sp, sp, #4
   12854:	movw	r0, #29000	; 0x7148
   12858:	movw	r2, #29004	; 0x714c
   1285c:	movt	r0, #2
   12860:	movt	r2, #2
   12864:	ldr	sl, [r0]
   12868:	ldr	r4, [r2]
   1286c:	cmp	sl, r4
   12870:	ble	12b34 <__lxstat64@plt+0x1b54>
   12874:	movw	r0, #28996	; 0x7144
   12878:	mov	r8, #1
   1287c:	movt	r0, #2
   12880:	ldr	r5, [r0]
   12884:	ldr	r7, [r5, r4, lsl #2]
   12888:	ldrb	r6, [r7]
   1288c:	cmp	r6, #33	; 0x21
   12890:	bne	128d4 <__lxstat64@plt+0x18f4>
   12894:	add	r1, r5, #4
   12898:	mov	r9, #0
   1289c:	ldrb	r0, [r7, #1]
   128a0:	cmp	r0, #0
   128a4:	bne	128f4 <__lxstat64@plt+0x1914>
   128a8:	add	r3, r4, #1
   128ac:	cmp	r3, sl
   128b0:	str	r3, [r2]
   128b4:	bge	12b34 <__lxstat64@plt+0x1b54>
   128b8:	ldr	r7, [r1, r4, lsl #2]
   128bc:	eor	r9, r9, #1
   128c0:	mov	r4, r3
   128c4:	ldrb	r6, [r7]
   128c8:	cmp	r6, #33	; 0x21
   128cc:	beq	1289c <__lxstat64@plt+0x18bc>
   128d0:	b	128dc <__lxstat64@plt+0x18fc>
   128d4:	mov	r3, r4
   128d8:	mov	r9, #0
   128dc:	cmp	r6, #40	; 0x28
   128e0:	bne	128f0 <__lxstat64@plt+0x1910>
   128e4:	ldrb	r1, [r7, #1]
   128e8:	cmp	r1, #0
   128ec:	beq	12a00 <__lxstat64@plt+0x1a20>
   128f0:	mov	r4, r3
   128f4:	sub	r0, sl, r4
   128f8:	cmp	r0, #4
   128fc:	blt	12934 <__lxstat64@plt+0x1954>
   12900:	movw	r1, #26362	; 0x66fa
   12904:	mov	r0, r7
   12908:	movt	r1, #1
   1290c:	bl	10dac <strcmp@plt>
   12910:	cmp	r0, #0
   12914:	bne	1293c <__lxstat64@plt+0x195c>
   12918:	add	r0, r5, r4, lsl #2
   1291c:	ldr	r0, [r0, #8]
   12920:	bl	121fc <__lxstat64@plt+0x121c>
   12924:	cmp	r0, #0
   12928:	beq	1293c <__lxstat64@plt+0x195c>
   1292c:	mov	r0, #1
   12930:	b	12954 <__lxstat64@plt+0x1974>
   12934:	cmp	r0, #3
   12938:	bne	12964 <__lxstat64@plt+0x1984>
   1293c:	add	r0, r5, r4, lsl #2
   12940:	ldr	r0, [r0, #4]
   12944:	bl	121fc <__lxstat64@plt+0x121c>
   12948:	cmp	r0, #0
   1294c:	beq	12964 <__lxstat64@plt+0x1984>
   12950:	mov	r0, #0
   12954:	bl	12330 <__lxstat64@plt+0x1350>
   12958:	movw	r7, #29004	; 0x714c
   1295c:	movt	r7, #2
   12960:	b	129a0 <__lxstat64@plt+0x19c0>
   12964:	uxtb	r0, r6
   12968:	cmp	r0, #45	; 0x2d
   1296c:	bne	12988 <__lxstat64@plt+0x19a8>
   12970:	ldrb	r1, [r7, #1]
   12974:	cmp	r1, #0
   12978:	beq	12988 <__lxstat64@plt+0x19a8>
   1297c:	ldrb	r1, [r7, #2]
   12980:	cmp	r1, #0
   12984:	beq	12a74 <__lxstat64@plt+0x1a94>
   12988:	movw	r7, #29004	; 0x714c
   1298c:	cmp	r0, #0
   12990:	add	r1, r4, #1
   12994:	movt	r7, #2
   12998:	movwne	r0, #1
   1299c:	str	r1, [r7]
   129a0:	eor	r0, r9, r0
   129a4:	ldr	r4, [r7]
   129a8:	and	r8, r8, r0
   129ac:	movw	r0, #29000	; 0x7148
   129b0:	movt	r0, #2
   129b4:	ldr	sl, [r0]
   129b8:	cmp	r4, sl
   129bc:	bge	12b28 <__lxstat64@plt+0x1b48>
   129c0:	movw	r0, #28996	; 0x7144
   129c4:	movw	r1, #26242	; 0x6682
   129c8:	movt	r0, #2
   129cc:	movt	r1, #1
   129d0:	ldr	r5, [r0]
   129d4:	ldr	r0, [r5, r4, lsl #2]
   129d8:	bl	10dac <strcmp@plt>
   129dc:	movw	r2, #29004	; 0x714c
   129e0:	cmp	r0, #0
   129e4:	movt	r2, #2
   129e8:	bne	12b28 <__lxstat64@plt+0x1b48>
   129ec:	add	r4, r4, #1
   129f0:	cmp	sl, r4
   129f4:	str	r4, [r2]
   129f8:	bgt	12884 <__lxstat64@plt+0x18a4>
   129fc:	b	12b34 <__lxstat64@plt+0x1b54>
   12a00:	add	r4, r3, #1
   12a04:	cmp	sl, r4
   12a08:	str	r4, [r2]
   12a0c:	ble	12b34 <__lxstat64@plt+0x1b54>
   12a10:	add	r1, r3, #2
   12a14:	mov	r0, #1
   12a18:	cmp	r1, sl
   12a1c:	bge	12a88 <__lxstat64@plt+0x1aa8>
   12a20:	mvn	r1, r3
   12a24:	add	r0, sl, r1
   12a28:	sub	r1, sl, r3
   12a2c:	str	r0, [sp]
   12a30:	add	r0, r5, r3, lsl #2
   12a34:	sub	r6, r1, #2
   12a38:	mov	r5, #0
   12a3c:	add	r7, r0, #8
   12a40:	ldr	r0, [r7, r5, lsl #2]
   12a44:	movw	r1, #26167	; 0x6637
   12a48:	movt	r1, #1
   12a4c:	bl	10dac <strcmp@plt>
   12a50:	cmp	r0, #0
   12a54:	beq	12a7c <__lxstat64@plt+0x1a9c>
   12a58:	cmp	r5, #3
   12a5c:	beq	12a84 <__lxstat64@plt+0x1aa4>
   12a60:	add	r5, r5, #1
   12a64:	cmp	r6, r5
   12a68:	bne	12a40 <__lxstat64@plt+0x1a60>
   12a6c:	ldr	r0, [sp]
   12a70:	b	12a88 <__lxstat64@plt+0x1aa8>
   12a74:	bl	11948 <__lxstat64@plt+0x968>
   12a78:	b	12958 <__lxstat64@plt+0x1978>
   12a7c:	add	r0, r5, #1
   12a80:	b	12a88 <__lxstat64@plt+0x1aa8>
   12a84:	sub	r0, sl, r4
   12a88:	bl	11564 <__lxstat64@plt+0x584>
   12a8c:	movw	r7, #29004	; 0x714c
   12a90:	movw	r2, #28996	; 0x7144
   12a94:	movt	r2, #2
   12a98:	movt	r7, #2
   12a9c:	ldr	r1, [r7]
   12aa0:	ldr	r2, [r2]
   12aa4:	ldr	r2, [r2, r1, lsl #2]
   12aa8:	cmp	r2, #0
   12aac:	beq	12b38 <__lxstat64@plt+0x1b58>
   12ab0:	ldrb	r3, [r2]
   12ab4:	cmp	r3, #41	; 0x29
   12ab8:	ldrbeq	r2, [r2, #1]
   12abc:	cmpeq	r2, #0
   12ac0:	bne	12acc <__lxstat64@plt+0x1aec>
   12ac4:	add	r1, r1, #1
   12ac8:	b	1299c <__lxstat64@plt+0x19bc>
   12acc:	movw	r1, #26428	; 0x673c
   12ad0:	mov	r0, #0
   12ad4:	mov	r2, #5
   12ad8:	mov	r4, r7
   12adc:	movt	r1, #1
   12ae0:	bl	10e00 <dcgettext@plt>
   12ae4:	movw	r1, #26167	; 0x6637
   12ae8:	mov	r7, r0
   12aec:	mov	r0, #0
   12af0:	movt	r1, #1
   12af4:	bl	146a8 <__lxstat64@plt+0x36c8>
   12af8:	movw	r1, #28996	; 0x7144
   12afc:	mov	r5, r0
   12b00:	ldr	r0, [r4]
   12b04:	movt	r1, #2
   12b08:	ldr	r1, [r1]
   12b0c:	ldr	r1, [r1, r0, lsl #2]
   12b10:	mov	r0, #1
   12b14:	bl	146a8 <__lxstat64@plt+0x36c8>
   12b18:	mov	r2, r0
   12b1c:	mov	r0, r7
   12b20:	mov	r1, r5
   12b24:	bl	11698 <__lxstat64@plt+0x6b8>
   12b28:	and	r0, r8, #1
   12b2c:	sub	sp, fp, #28
   12b30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12b34:	bl	120ec <__lxstat64@plt+0x110c>
   12b38:	movw	r1, #26416	; 0x6730
   12b3c:	mov	r0, #0
   12b40:	mov	r2, #5
   12b44:	movt	r1, #1
   12b48:	bl	10e00 <dcgettext@plt>
   12b4c:	mov	r4, r0
   12b50:	movw	r0, #26167	; 0x6637
   12b54:	movt	r0, #1
   12b58:	bl	146b8 <__lxstat64@plt+0x36d8>
   12b5c:	mov	r1, r0
   12b60:	mov	r0, r4
   12b64:	bl	11698 <__lxstat64@plt+0x6b8>
   12b68:	movw	r1, #29008	; 0x7150
   12b6c:	movt	r1, #2
   12b70:	str	r0, [r1]
   12b74:	bx	lr
   12b78:	movw	r1, #29012	; 0x7154
   12b7c:	movt	r1, #2
   12b80:	strb	r0, [r1]
   12b84:	bx	lr
   12b88:	push	{r4, r5, r6, sl, fp, lr}
   12b8c:	add	fp, sp, #16
   12b90:	sub	sp, sp, #8
   12b94:	movw	r0, #28988	; 0x713c
   12b98:	movt	r0, #2
   12b9c:	ldr	r0, [r0]
   12ba0:	bl	151e4 <__lxstat64@plt+0x4204>
   12ba4:	cmp	r0, #0
   12ba8:	beq	12bd0 <__lxstat64@plt+0x1bf0>
   12bac:	movw	r0, #29012	; 0x7154
   12bb0:	movt	r0, #2
   12bb4:	ldrb	r0, [r0]
   12bb8:	cmp	r0, #0
   12bbc:	beq	12bf0 <__lxstat64@plt+0x1c10>
   12bc0:	bl	10efc <__errno_location@plt>
   12bc4:	ldr	r0, [r0]
   12bc8:	cmp	r0, #32
   12bcc:	bne	12bf0 <__lxstat64@plt+0x1c10>
   12bd0:	movw	r0, #28984	; 0x7138
   12bd4:	movt	r0, #2
   12bd8:	ldr	r0, [r0]
   12bdc:	bl	151e4 <__lxstat64@plt+0x4204>
   12be0:	cmp	r0, #0
   12be4:	subeq	sp, fp, #16
   12be8:	popeq	{r4, r5, r6, sl, fp, pc}
   12bec:	b	12c60 <__lxstat64@plt+0x1c80>
   12bf0:	movw	r1, #26512	; 0x6790
   12bf4:	mov	r0, #0
   12bf8:	mov	r2, #5
   12bfc:	movt	r1, #1
   12c00:	bl	10e00 <dcgettext@plt>
   12c04:	mov	r4, r0
   12c08:	movw	r0, #29008	; 0x7150
   12c0c:	movt	r0, #2
   12c10:	ldr	r6, [r0]
   12c14:	bl	10efc <__errno_location@plt>
   12c18:	ldr	r5, [r0]
   12c1c:	cmp	r6, #0
   12c20:	bne	12c3c <__lxstat64@plt+0x1c5c>
   12c24:	movw	r2, #26528	; 0x67a0
   12c28:	mov	r0, #0
   12c2c:	mov	r1, r5
   12c30:	mov	r3, r4
   12c34:	movt	r2, #1
   12c38:	b	12c5c <__lxstat64@plt+0x1c7c>
   12c3c:	mov	r0, r6
   12c40:	bl	14478 <__lxstat64@plt+0x3498>
   12c44:	movw	r2, #26524	; 0x679c
   12c48:	mov	r3, r0
   12c4c:	str	r4, [sp]
   12c50:	mov	r0, #0
   12c54:	mov	r1, r5
   12c58:	movt	r2, #1
   12c5c:	bl	10e84 <error@plt>
   12c60:	movw	r0, #28904	; 0x70e8
   12c64:	movt	r0, #2
   12c68:	ldr	r0, [r0]
   12c6c:	bl	10ddc <_exit@plt>
   12c70:	push	{r4, r5, r6, sl, fp, lr}
   12c74:	add	fp, sp, #16
   12c78:	mov	r5, r0
   12c7c:	mov	r0, #0
   12c80:	mov	r4, r1
   12c84:	add	r6, r2, #19
   12c88:	strb	r0, [r2, #20]
   12c8c:	mov	r0, r5
   12c90:	mov	r1, r4
   12c94:	mov	r2, #10
   12c98:	mov	r3, #0
   12c9c:	bl	15600 <__lxstat64@plt+0x4620>
   12ca0:	add	r2, r0, r0, lsl #2
   12ca4:	sub	r2, r5, r2, lsl #1
   12ca8:	orr	r2, r2, #48	; 0x30
   12cac:	strb	r2, [r6], #-1
   12cb0:	rsbs	r2, r5, #9
   12cb4:	mov	r5, r0
   12cb8:	rscs	r2, r4, #0
   12cbc:	mov	r4, r1
   12cc0:	bcc	12c8c <__lxstat64@plt+0x1cac>
   12cc4:	add	r0, r6, #1
   12cc8:	pop	{r4, r5, r6, sl, fp, pc}
   12ccc:	push	{r4, r5, fp, lr}
   12cd0:	add	fp, sp, #8
   12cd4:	cmp	r0, #0
   12cd8:	beq	12d6c <__lxstat64@plt+0x1d8c>
   12cdc:	mov	r1, #47	; 0x2f
   12ce0:	mov	r4, r0
   12ce4:	bl	10f74 <strrchr@plt>
   12ce8:	cmp	r0, #0
   12cec:	mov	r5, r4
   12cf0:	addne	r5, r0, #1
   12cf4:	sub	r0, r5, r4
   12cf8:	cmp	r0, #7
   12cfc:	blt	12d50 <__lxstat64@plt+0x1d70>
   12d00:	movw	r1, #26587	; 0x67db
   12d04:	sub	r0, r5, #7
   12d08:	mov	r2, #7
   12d0c:	movt	r1, #1
   12d10:	bl	10fc8 <strncmp@plt>
   12d14:	cmp	r0, #0
   12d18:	bne	12d50 <__lxstat64@plt+0x1d70>
   12d1c:	movw	r1, #26595	; 0x67e3
   12d20:	mov	r0, r5
   12d24:	mov	r2, #3
   12d28:	movt	r1, #1
   12d2c:	bl	10fc8 <strncmp@plt>
   12d30:	cmp	r0, #0
   12d34:	beq	12d40 <__lxstat64@plt+0x1d60>
   12d38:	mov	r4, r5
   12d3c:	b	12d50 <__lxstat64@plt+0x1d70>
   12d40:	movw	r0, #28976	; 0x7130
   12d44:	add	r4, r5, #3
   12d48:	movt	r0, #2
   12d4c:	str	r4, [r0]
   12d50:	movw	r0, #28980	; 0x7134
   12d54:	movt	r0, #2
   12d58:	str	r4, [r0]
   12d5c:	movw	r0, #29016	; 0x7158
   12d60:	movt	r0, #2
   12d64:	str	r4, [r0]
   12d68:	pop	{r4, r5, fp, pc}
   12d6c:	movw	r0, #28984	; 0x7138
   12d70:	movt	r0, #2
   12d74:	ldr	r1, [r0]
   12d78:	movw	r0, #26531	; 0x67a3
   12d7c:	movt	r0, #1
   12d80:	bl	10fbc <fputs@plt>
   12d84:	bl	10fd4 <abort@plt>
   12d88:	push	{r4, r5, r6, sl, fp, lr}
   12d8c:	add	fp, sp, #16
   12d90:	mov	r4, r0
   12d94:	movw	r0, #29024	; 0x7160
   12d98:	movt	r0, #2
   12d9c:	cmp	r4, #0
   12da0:	moveq	r4, r0
   12da4:	bl	10efc <__errno_location@plt>
   12da8:	ldr	r6, [r0]
   12dac:	mov	r5, r0
   12db0:	mov	r0, r4
   12db4:	mov	r1, #48	; 0x30
   12db8:	bl	14eac <__lxstat64@plt+0x3ecc>
   12dbc:	str	r6, [r5]
   12dc0:	pop	{r4, r5, r6, sl, fp, pc}
   12dc4:	movw	r1, #29024	; 0x7160
   12dc8:	cmp	r0, #0
   12dcc:	movt	r1, #2
   12dd0:	movne	r1, r0
   12dd4:	ldr	r0, [r1]
   12dd8:	bx	lr
   12ddc:	movw	r2, #29024	; 0x7160
   12de0:	cmp	r0, #0
   12de4:	movt	r2, #2
   12de8:	movne	r2, r0
   12dec:	str	r1, [r2]
   12df0:	bx	lr
   12df4:	movw	r3, #29024	; 0x7160
   12df8:	cmp	r0, #0
   12dfc:	and	r2, r2, #1
   12e00:	movt	r3, #2
   12e04:	movne	r3, r0
   12e08:	ubfx	r0, r1, #5, #3
   12e0c:	and	r1, r1, #31
   12e10:	add	ip, r3, r0, lsl #2
   12e14:	mov	r0, #1
   12e18:	ldr	r3, [ip, #8]
   12e1c:	and	r0, r0, r3, lsr r1
   12e20:	eor	r2, r0, r2
   12e24:	eor	r1, r3, r2, lsl r1
   12e28:	str	r1, [ip, #8]
   12e2c:	bx	lr
   12e30:	movw	r2, #29024	; 0x7160
   12e34:	cmp	r0, #0
   12e38:	movt	r2, #2
   12e3c:	movne	r2, r0
   12e40:	ldr	r0, [r2, #4]
   12e44:	str	r1, [r2, #4]
   12e48:	bx	lr
   12e4c:	push	{fp, lr}
   12e50:	mov	fp, sp
   12e54:	movw	r3, #29024	; 0x7160
   12e58:	cmp	r0, #0
   12e5c:	movt	r3, #2
   12e60:	movne	r3, r0
   12e64:	cmp	r1, #0
   12e68:	mov	r0, #10
   12e6c:	cmpne	r2, #0
   12e70:	str	r0, [r3]
   12e74:	bne	12e7c <__lxstat64@plt+0x1e9c>
   12e78:	bl	10fd4 <abort@plt>
   12e7c:	str	r1, [r3, #40]	; 0x28
   12e80:	str	r2, [r3, #44]	; 0x2c
   12e84:	pop	{fp, pc}
   12e88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e8c:	add	fp, sp, #28
   12e90:	sub	sp, sp, #20
   12e94:	mov	r7, r0
   12e98:	ldr	r0, [fp, #8]
   12e9c:	movw	r5, #29024	; 0x7160
   12ea0:	mov	r8, r3
   12ea4:	mov	r9, r2
   12ea8:	mov	sl, r1
   12eac:	movt	r5, #2
   12eb0:	cmp	r0, #0
   12eb4:	movne	r5, r0
   12eb8:	bl	10efc <__errno_location@plt>
   12ebc:	ldr	r2, [r5, #40]	; 0x28
   12ec0:	ldr	r3, [r5, #44]	; 0x2c
   12ec4:	mov	r4, r0
   12ec8:	ldm	r5, {r0, r1}
   12ecc:	add	r5, r5, #8
   12ed0:	ldr	r6, [r4]
   12ed4:	stm	sp, {r0, r1, r5}
   12ed8:	mov	r0, r7
   12edc:	mov	r1, sl
   12ee0:	str	r2, [sp, #12]
   12ee4:	str	r3, [sp, #16]
   12ee8:	mov	r2, r9
   12eec:	mov	r3, r8
   12ef0:	bl	12f00 <__lxstat64@plt+0x1f20>
   12ef4:	str	r6, [r4]
   12ef8:	sub	sp, fp, #28
   12efc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12f00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12f04:	add	fp, sp, #28
   12f08:	sub	sp, sp, #156	; 0x9c
   12f0c:	mov	r5, r0
   12f10:	add	r0, r2, #1
   12f14:	mov	r6, r1
   12f18:	mov	sl, r3
   12f1c:	str	r2, [fp, #-80]	; 0xffffffb0
   12f20:	str	r0, [sp, #72]	; 0x48
   12f24:	ldr	r0, [fp, #12]
   12f28:	and	r1, r0, #1
   12f2c:	str	r1, [sp, #32]
   12f30:	and	r1, r0, #4
   12f34:	str	r1, [sp, #28]
   12f38:	ubfx	r9, r0, #1, #1
   12f3c:	bl	10e54 <__ctype_get_mb_cur_max@plt>
   12f40:	str	r0, [sp, #40]	; 0x28
   12f44:	ldr	r0, [fp, #24]
   12f48:	ldr	r7, [fp, #8]
   12f4c:	mov	r1, #0
   12f50:	mov	lr, #0
   12f54:	str	r5, [fp, #-84]	; 0xffffffac
   12f58:	str	r1, [sp, #60]	; 0x3c
   12f5c:	mov	r1, #1
   12f60:	str	r1, [fp, #-48]	; 0xffffffd0
   12f64:	str	r0, [sp, #80]	; 0x50
   12f68:	ldr	r0, [fp, #20]
   12f6c:	str	r0, [sp, #76]	; 0x4c
   12f70:	mov	r0, #0
   12f74:	str	r0, [sp, #56]	; 0x38
   12f78:	mov	r0, #0
   12f7c:	str	r0, [fp, #-88]	; 0xffffffa8
   12f80:	mov	r0, #0
   12f84:	str	r0, [fp, #-72]	; 0xffffffb8
   12f88:	mov	r0, #0
   12f8c:	cmp	r7, #10
   12f90:	bhi	13f6c <__lxstat64@plt+0x2f8c>
   12f94:	add	r1, pc, #24
   12f98:	ldr	r4, [fp, #-80]	; 0xffffffb0
   12f9c:	mov	ip, r6
   12fa0:	mov	r8, #0
   12fa4:	mov	r2, #1
   12fa8:	mov	r6, #0
   12fac:	mov	r3, sl
   12fb0:	ldr	pc, [r1, r7, lsl #2]
   12fb4:	andeq	r3, r1, r0, lsr #1
   12fb8:	strdeq	r3, [r1], -r4
   12fbc:	strheq	r3, [r1], -r4
   12fc0:	muleq	r1, r8, r0
   12fc4:	andeq	r3, r1, r8, ror #1
   12fc8:	andeq	r3, r1, ip, lsl r1
   12fcc:	andeq	r3, r1, r4, asr #1
   12fd0:	andeq	r3, r1, r0, lsr #3
   12fd4:	andeq	r2, r1, r0, ror #31
   12fd8:	andeq	r2, r1, r0, ror #31
   12fdc:	andeq	r3, r1, r0, lsr #32
   12fe0:	movw	r0, #26679	; 0x6837
   12fe4:	mov	r1, r7
   12fe8:	mov	r6, r5
   12fec:	mov	r4, ip
   12ff0:	mov	r5, lr
   12ff4:	movt	r0, #1
   12ff8:	bl	146d0 <__lxstat64@plt+0x36f0>
   12ffc:	str	r0, [sp, #76]	; 0x4c
   13000:	movw	r0, #26681	; 0x6839
   13004:	mov	r1, r7
   13008:	movt	r0, #1
   1300c:	bl	146d0 <__lxstat64@plt+0x36f0>
   13010:	mov	lr, r5
   13014:	mov	r5, r6
   13018:	mov	ip, r4
   1301c:	str	r0, [sp, #80]	; 0x50
   13020:	mov	r8, #0
   13024:	tst	r9, #1
   13028:	str	lr, [sp, #44]	; 0x2c
   1302c:	bne	13064 <__lxstat64@plt+0x2084>
   13030:	ldr	r0, [sp, #76]	; 0x4c
   13034:	ldrb	r0, [r0]
   13038:	cmp	r0, #0
   1303c:	beq	13064 <__lxstat64@plt+0x2084>
   13040:	ldr	r1, [sp, #76]	; 0x4c
   13044:	mov	r8, #0
   13048:	add	r1, r1, #1
   1304c:	cmp	r8, ip
   13050:	strbcc	r0, [r5, r8]
   13054:	ldrb	r0, [r1, r8]
   13058:	add	r8, r8, #1
   1305c:	cmp	r0, #0
   13060:	bne	1304c <__lxstat64@plt+0x206c>
   13064:	ldr	r6, [sp, #80]	; 0x50
   13068:	mov	r4, ip
   1306c:	mov	r0, r6
   13070:	bl	10ef0 <strlen@plt>
   13074:	mov	ip, r4
   13078:	ldr	r4, [fp, #-80]	; 0xffffffb0
   1307c:	ldr	lr, [sp, #44]	; 0x2c
   13080:	str	r6, [fp, #-88]	; 0xffffffa8
   13084:	str	r0, [fp, #-72]	; 0xffffffb8
   13088:	mov	r2, #1
   1308c:	mov	r6, r9
   13090:	mov	r3, sl
   13094:	b	131a0 <__lxstat64@plt+0x21c0>
   13098:	mov	r0, #1
   1309c:	b	130f4 <__lxstat64@plt+0x2114>
   130a0:	mov	r7, #0
   130a4:	mov	r8, #0
   130a8:	mov	r2, r0
   130ac:	mov	r6, #0
   130b0:	b	131a0 <__lxstat64@plt+0x21c0>
   130b4:	tst	r9, #1
   130b8:	bne	130f4 <__lxstat64@plt+0x2114>
   130bc:	mov	r2, r0
   130c0:	b	1314c <__lxstat64@plt+0x216c>
   130c4:	mov	r0, #1
   130c8:	mov	r8, #0
   130cc:	mov	r7, #5
   130d0:	mov	r2, #1
   130d4:	str	r0, [fp, #-72]	; 0xffffffb8
   130d8:	movw	r0, #26677	; 0x6835
   130dc:	movt	r0, #1
   130e0:	str	r0, [fp, #-88]	; 0xffffffa8
   130e4:	b	13114 <__lxstat64@plt+0x2134>
   130e8:	mov	r2, #1
   130ec:	tst	r9, #1
   130f0:	beq	1314c <__lxstat64@plt+0x216c>
   130f4:	mov	r1, #1
   130f8:	mov	r8, #0
   130fc:	mov	r7, #2
   13100:	mov	r2, r0
   13104:	str	r1, [fp, #-72]	; 0xffffffb8
   13108:	movw	r1, #26681	; 0x6839
   1310c:	movt	r1, #1
   13110:	str	r1, [fp, #-88]	; 0xffffffa8
   13114:	mov	r6, #1
   13118:	b	131a0 <__lxstat64@plt+0x21c0>
   1311c:	tst	r9, #1
   13120:	beq	13170 <__lxstat64@plt+0x2190>
   13124:	mov	r0, #1
   13128:	mov	r8, #0
   1312c:	mov	r2, #1
   13130:	mov	r6, #1
   13134:	mov	r7, #5
   13138:	str	r0, [fp, #-72]	; 0xffffffb8
   1313c:	movw	r0, #26677	; 0x6835
   13140:	movt	r0, #1
   13144:	str	r0, [fp, #-88]	; 0xffffffa8
   13148:	b	131a0 <__lxstat64@plt+0x21c0>
   1314c:	cmp	ip, #0
   13150:	mov	r8, #1
   13154:	mov	r6, #0
   13158:	mov	r7, #2
   1315c:	movne	r0, #39	; 0x27
   13160:	strbne	r0, [r5]
   13164:	movw	r0, #26681	; 0x6839
   13168:	movt	r0, #1
   1316c:	b	13194 <__lxstat64@plt+0x21b4>
   13170:	cmp	ip, #0
   13174:	mov	r8, #1
   13178:	mov	r2, #1
   1317c:	mov	r7, #5
   13180:	mov	r6, #0
   13184:	movne	r0, #34	; 0x22
   13188:	strbne	r0, [r5]
   1318c:	movw	r0, #26677	; 0x6835
   13190:	movt	r0, #1
   13194:	str	r0, [fp, #-88]	; 0xffffffa8
   13198:	mov	r0, #1
   1319c:	str	r0, [fp, #-72]	; 0xffffffb8
   131a0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   131a4:	str	r7, [fp, #-68]	; 0xffffffbc
   131a8:	str	r6, [fp, #-76]	; 0xffffffb4
   131ac:	str	r2, [sp, #84]	; 0x54
   131b0:	cmp	r0, #0
   131b4:	movwne	r0, #1
   131b8:	and	r1, r0, r6
   131bc:	and	r1, r2, r1
   131c0:	str	r1, [sp, #48]	; 0x30
   131c4:	sub	r1, r7, #2
   131c8:	clz	r1, r1
   131cc:	lsr	r1, r1, #5
   131d0:	and	r1, r1, r6
   131d4:	str	r1, [sp, #64]	; 0x40
   131d8:	subs	r1, r7, #2
   131dc:	eor	r7, r6, #1
   131e0:	movwne	r1, #1
   131e4:	str	r7, [sp, #92]	; 0x5c
   131e8:	orr	r7, r1, r7
   131ec:	and	r1, r1, r2
   131f0:	and	r0, r0, r1
   131f4:	str	r7, [sp, #68]	; 0x44
   131f8:	mov	r7, #0
   131fc:	str	r0, [fp, #-60]	; 0xffffffc4
   13200:	orr	r0, r1, r6
   13204:	ldr	r1, [fp, #16]
   13208:	eor	r0, r0, #1
   1320c:	clz	r1, r1
   13210:	lsr	r1, r1, #5
   13214:	orr	r0, r1, r0
   13218:	str	r0, [fp, #-64]	; 0xffffffc0
   1321c:	eor	r0, r2, #1
   13220:	str	r0, [sp, #52]	; 0x34
   13224:	cmn	r3, #1
   13228:	beq	13238 <__lxstat64@plt+0x2258>
   1322c:	cmp	r7, r3
   13230:	bne	13244 <__lxstat64@plt+0x2264>
   13234:	b	13da0 <__lxstat64@plt+0x2dc0>
   13238:	ldrb	r0, [r4, r7]
   1323c:	cmp	r0, #0
   13240:	beq	13da8 <__lxstat64@plt+0x2dc8>
   13244:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13248:	cmp	r0, #0
   1324c:	beq	13294 <__lxstat64@plt+0x22b4>
   13250:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13254:	add	r5, r7, r0
   13258:	cmp	r0, #2
   1325c:	bcc	132a8 <__lxstat64@plt+0x22c8>
   13260:	mov	r0, #0
   13264:	cmn	r3, #1
   13268:	str	r0, [fp, #-56]	; 0xffffffc8
   1326c:	bne	132b0 <__lxstat64@plt+0x22d0>
   13270:	mov	r0, r4
   13274:	mov	r4, ip
   13278:	mov	r6, lr
   1327c:	bl	10ef0 <strlen@plt>
   13280:	mov	ip, r4
   13284:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13288:	mov	lr, r6
   1328c:	mov	r3, r0
   13290:	b	132b0 <__lxstat64@plt+0x22d0>
   13294:	mov	r0, #0
   13298:	mov	sl, r3
   1329c:	str	r0, [fp, #-56]	; 0xffffffc8
   132a0:	mov	r0, #0
   132a4:	b	1331c <__lxstat64@plt+0x233c>
   132a8:	mov	r0, #0
   132ac:	str	r0, [fp, #-56]	; 0xffffffc8
   132b0:	cmp	r5, r3
   132b4:	bls	132c8 <__lxstat64@plt+0x22e8>
   132b8:	ldr	r5, [fp, #-84]	; 0xffffffac
   132bc:	mov	r0, #0
   132c0:	mov	sl, r3
   132c4:	b	1331c <__lxstat64@plt+0x233c>
   132c8:	ldr	r1, [fp, #-88]	; 0xffffffa8
   132cc:	ldr	r2, [fp, #-72]	; 0xffffffb8
   132d0:	add	r0, r4, r7
   132d4:	mov	r5, lr
   132d8:	mov	r6, ip
   132dc:	mov	sl, r3
   132e0:	bl	10ee4 <bcmp@plt>
   132e4:	ldr	r2, [sp, #92]	; 0x5c
   132e8:	cmp	r0, #0
   132ec:	ldr	r3, [fp, #-84]	; 0xffffffac
   132f0:	mov	r1, r0
   132f4:	movwne	r1, #1
   132f8:	orr	r1, r1, r2
   132fc:	tst	r1, #1
   13300:	beq	13e2c <__lxstat64@plt+0x2e4c>
   13304:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13308:	clz	r0, r0
   1330c:	mov	lr, r5
   13310:	mov	ip, r6
   13314:	mov	r5, r3
   13318:	lsr	r0, r0, #5
   1331c:	str	r0, [fp, #-52]	; 0xffffffcc
   13320:	ldrb	r6, [r4, r7]
   13324:	cmp	r6, #126	; 0x7e
   13328:	bhi	13850 <__lxstat64@plt+0x2870>
   1332c:	add	r3, pc, #16
   13330:	mov	r9, #1
   13334:	mov	r2, #110	; 0x6e
   13338:	mov	r0, #97	; 0x61
   1333c:	mov	r1, #0
   13340:	ldr	pc, [r3, r6, lsl #2]
   13344:			; <UNDEFINED> instruction: 0x000136b4
   13348:	andeq	r3, r1, r0, asr r8
   1334c:	andeq	r3, r1, r0, asr r8
   13350:	andeq	r3, r1, r0, asr r8
   13354:	andeq	r3, r1, r0, asr r8
   13358:	andeq	r3, r1, r0, asr r8
   1335c:	andeq	r3, r1, r0, asr r8
   13360:	ldrdeq	r3, [r1], -r0
   13364:	muleq	r1, r4, r6
   13368:	andeq	r3, r1, ip, lsl #13
   1336c:	andeq	r3, r1, r0, lsr #13
   13370:			; <UNDEFINED> instruction: 0x000137b8
   13374:	andeq	r3, r1, r4, lsl #13
   13378:	muleq	r1, ip, r6
   1337c:	andeq	r3, r1, r0, asr r8
   13380:	andeq	r3, r1, r0, asr r8
   13384:	andeq	r3, r1, r0, asr r8
   13388:	andeq	r3, r1, r0, asr r8
   1338c:	andeq	r3, r1, r0, asr r8
   13390:	andeq	r3, r1, r0, asr r8
   13394:	andeq	r3, r1, r0, asr r8
   13398:	andeq	r3, r1, r0, asr r8
   1339c:	andeq	r3, r1, r0, asr r8
   133a0:	andeq	r3, r1, r0, asr r8
   133a4:	andeq	r3, r1, r0, asr r8
   133a8:	andeq	r3, r1, r0, asr r8
   133ac:	andeq	r3, r1, r0, asr r8
   133b0:	andeq	r3, r1, r0, asr r8
   133b4:	andeq	r3, r1, r0, asr r8
   133b8:	andeq	r3, r1, r0, asr r8
   133bc:	andeq	r3, r1, r0, asr r8
   133c0:	andeq	r3, r1, r0, asr r8
   133c4:	andeq	r3, r1, r4, lsr r6
   133c8:	andeq	r3, r1, r8, lsr r6
   133cc:	andeq	r3, r1, r8, lsr r6
   133d0:	andeq	r3, r1, ip, lsl r6
   133d4:	andeq	r3, r1, r8, lsr r6
   133d8:	andeq	r3, r1, r0, asr #10
   133dc:	andeq	r3, r1, r8, lsr r6
   133e0:	andeq	r3, r1, r0, asr #15
   133e4:	andeq	r3, r1, r8, lsr r6
   133e8:	andeq	r3, r1, r8, lsr r6
   133ec:	andeq	r3, r1, r8, lsr r6
   133f0:	andeq	r3, r1, r0, asr #10
   133f4:	andeq	r3, r1, r0, asr #10
   133f8:	andeq	r3, r1, r0, asr #10
   133fc:	andeq	r3, r1, r0, asr #10
   13400:	andeq	r3, r1, r0, asr #10
   13404:	andeq	r3, r1, r0, asr #10
   13408:	andeq	r3, r1, r0, asr #10
   1340c:	andeq	r3, r1, r0, asr #10
   13410:	andeq	r3, r1, r0, asr #10
   13414:	andeq	r3, r1, r0, asr #10
   13418:	andeq	r3, r1, r0, asr #10
   1341c:	andeq	r3, r1, r0, asr #10
   13420:	andeq	r3, r1, r0, asr #10
   13424:	andeq	r3, r1, r0, asr #10
   13428:	andeq	r3, r1, r0, asr #10
   1342c:	andeq	r3, r1, r0, asr #10
   13430:	andeq	r3, r1, r8, lsr r6
   13434:	andeq	r3, r1, r8, lsr r6
   13438:	andeq	r3, r1, r8, lsr r6
   1343c:	andeq	r3, r1, r8, lsr r6
   13440:	andeq	r3, r1, ip, lsl #15
   13444:	andeq	r3, r1, r0, asr r8
   13448:	andeq	r3, r1, r0, asr #10
   1344c:	andeq	r3, r1, r0, asr #10
   13450:	andeq	r3, r1, r0, asr #10
   13454:	andeq	r3, r1, r0, asr #10
   13458:	andeq	r3, r1, r0, asr #10
   1345c:	andeq	r3, r1, r0, asr #10
   13460:	andeq	r3, r1, r0, asr #10
   13464:	andeq	r3, r1, r0, asr #10
   13468:	andeq	r3, r1, r0, asr #10
   1346c:	andeq	r3, r1, r0, asr #10
   13470:	andeq	r3, r1, r0, asr #10
   13474:	andeq	r3, r1, r0, asr #10
   13478:	andeq	r3, r1, r0, asr #10
   1347c:	andeq	r3, r1, r0, asr #10
   13480:	andeq	r3, r1, r0, asr #10
   13484:	andeq	r3, r1, r0, asr #10
   13488:	andeq	r3, r1, r0, asr #10
   1348c:	andeq	r3, r1, r0, asr #10
   13490:	andeq	r3, r1, r0, asr #10
   13494:	andeq	r3, r1, r0, asr #10
   13498:	andeq	r3, r1, r0, asr #10
   1349c:	andeq	r3, r1, r0, asr #10
   134a0:	andeq	r3, r1, r0, asr #10
   134a4:	andeq	r3, r1, r0, asr #10
   134a8:	andeq	r3, r1, r0, asr #10
   134ac:	andeq	r3, r1, r0, asr #10
   134b0:	andeq	r3, r1, r8, lsr r6
   134b4:	andeq	r3, r1, r0, ror #12
   134b8:	andeq	r3, r1, r0, asr #10
   134bc:	andeq	r3, r1, r8, lsr r6
   134c0:	andeq	r3, r1, r0, asr #10
   134c4:	andeq	r3, r1, r8, lsr r6
   134c8:	andeq	r3, r1, r0, asr #10
   134cc:	andeq	r3, r1, r0, asr #10
   134d0:	andeq	r3, r1, r0, asr #10
   134d4:	andeq	r3, r1, r0, asr #10
   134d8:	andeq	r3, r1, r0, asr #10
   134dc:	andeq	r3, r1, r0, asr #10
   134e0:	andeq	r3, r1, r0, asr #10
   134e4:	andeq	r3, r1, r0, asr #10
   134e8:	andeq	r3, r1, r0, asr #10
   134ec:	andeq	r3, r1, r0, asr #10
   134f0:	andeq	r3, r1, r0, asr #10
   134f4:	andeq	r3, r1, r0, asr #10
   134f8:	andeq	r3, r1, r0, asr #10
   134fc:	andeq	r3, r1, r0, asr #10
   13500:	andeq	r3, r1, r0, asr #10
   13504:	andeq	r3, r1, r0, asr #10
   13508:	andeq	r3, r1, r0, asr #10
   1350c:	andeq	r3, r1, r0, asr #10
   13510:	andeq	r3, r1, r0, asr #10
   13514:	andeq	r3, r1, r0, asr #10
   13518:	andeq	r3, r1, r0, asr #10
   1351c:	andeq	r3, r1, r0, asr #10
   13520:	andeq	r3, r1, r0, asr #10
   13524:	andeq	r3, r1, r0, asr #10
   13528:	andeq	r3, r1, r0, asr #10
   1352c:	andeq	r3, r1, r0, asr #10
   13530:	strdeq	r3, [r1], -r4
   13534:	andeq	r3, r1, r8, lsr r6
   13538:	strdeq	r3, [r1], -r4
   1353c:	andeq	r3, r1, ip, lsl r6
   13540:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13544:	tst	r0, #1
   13548:	bne	13574 <__lxstat64@plt+0x2594>
   1354c:	ldr	r1, [fp, #16]
   13550:	ubfx	r0, r6, #5, #3
   13554:	mov	r2, #1
   13558:	ldr	r0, [r1, r0, lsl #2]
   1355c:	and	r1, r6, #31
   13560:	tst	r0, r2, lsl r1
   13564:	beq	13574 <__lxstat64@plt+0x2594>
   13568:	mov	r0, r6
   1356c:	mov	r1, r9
   13570:	b	13588 <__lxstat64@plt+0x25a8>
   13574:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13578:	mov	r1, r9
   1357c:	cmp	r0, #0
   13580:	mov	r0, r6
   13584:	beq	13cd4 <__lxstat64@plt+0x2cf4>
   13588:	ldr	r2, [fp, #-76]	; 0xffffffb4
   1358c:	tst	r2, #1
   13590:	bne	13e70 <__lxstat64@plt+0x2e90>
   13594:	ldr	r2, [fp, #-68]	; 0xffffffbc
   13598:	subs	r2, r2, #2
   1359c:	movwne	r2, #1
   135a0:	orr	r2, r2, lr
   135a4:	tst	r2, #1
   135a8:	bne	135e0 <__lxstat64@plt+0x2600>
   135ac:	cmp	r8, ip
   135b0:	mov	lr, #1
   135b4:	movcc	r2, #39	; 0x27
   135b8:	strbcc	r2, [r5, r8]
   135bc:	add	r2, r8, #1
   135c0:	cmp	r2, ip
   135c4:	movcc	r3, #36	; 0x24
   135c8:	strbcc	r3, [r5, r2]
   135cc:	add	r2, r8, #2
   135d0:	add	r8, r8, #3
   135d4:	cmp	r2, ip
   135d8:	movcc	r3, #39	; 0x27
   135dc:	strbcc	r3, [r5, r2]
   135e0:	cmp	r8, ip
   135e4:	movcc	r2, #92	; 0x5c
   135e8:	strbcc	r2, [r5, r8]
   135ec:	add	r8, r8, #1
   135f0:	b	13d14 <__lxstat64@plt+0x2d34>
   135f4:	cmp	sl, #1
   135f8:	beq	1361c <__lxstat64@plt+0x263c>
   135fc:	mov	r9, #0
   13600:	cmn	sl, #1
   13604:	bne	13628 <__lxstat64@plt+0x2648>
   13608:	ldrb	r0, [r4, #1]
   1360c:	cmp	r0, #0
   13610:	beq	1361c <__lxstat64@plt+0x263c>
   13614:	mvn	sl, #0
   13618:	b	13628 <__lxstat64@plt+0x2648>
   1361c:	mov	r9, #0
   13620:	cmp	r7, #0
   13624:	beq	13634 <__lxstat64@plt+0x2654>
   13628:	mov	r0, #0
   1362c:	str	r0, [fp, #-56]	; 0xffffffc8
   13630:	b	13540 <__lxstat64@plt+0x2560>
   13634:	mov	r1, #1
   13638:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1363c:	cmp	r0, #2
   13640:	bne	13658 <__lxstat64@plt+0x2678>
   13644:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13648:	mov	r9, r1
   1364c:	tst	r0, #1
   13650:	beq	13540 <__lxstat64@plt+0x2560>
   13654:	b	13e70 <__lxstat64@plt+0x2e90>
   13658:	mov	r9, r1
   1365c:	b	13540 <__lxstat64@plt+0x2560>
   13660:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13664:	cmp	r0, #2
   13668:	bne	138ac <__lxstat64@plt+0x28cc>
   1366c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13670:	tst	r0, #1
   13674:	bne	13e70 <__lxstat64@plt+0x2e90>
   13678:	mov	r0, #0
   1367c:	str	r0, [fp, #-56]	; 0xffffffc8
   13680:	b	138c4 <__lxstat64@plt+0x28e4>
   13684:	mov	r0, #102	; 0x66
   13688:	b	138d0 <__lxstat64@plt+0x28f0>
   1368c:	mov	r2, #116	; 0x74
   13690:	b	136a0 <__lxstat64@plt+0x26c0>
   13694:	mov	r0, #98	; 0x62
   13698:	b	138d0 <__lxstat64@plt+0x28f0>
   1369c:	mov	r2, #114	; 0x72
   136a0:	ldr	r0, [sp, #68]	; 0x44
   136a4:	tst	r0, #1
   136a8:	mov	r0, r2
   136ac:	bne	138d0 <__lxstat64@plt+0x28f0>
   136b0:	b	13e70 <__lxstat64@plt+0x2e90>
   136b4:	ldr	r0, [sp, #84]	; 0x54
   136b8:	tst	r0, #1
   136bc:	beq	138f0 <__lxstat64@plt+0x2910>
   136c0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   136c4:	tst	r0, #1
   136c8:	bne	13f5c <__lxstat64@plt+0x2f7c>
   136cc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   136d0:	mov	r2, sl
   136d4:	subs	r0, r0, #2
   136d8:	movwne	r0, #1
   136dc:	orr	r0, r0, lr
   136e0:	tst	r0, #1
   136e4:	bne	1371c <__lxstat64@plt+0x273c>
   136e8:	cmp	r8, ip
   136ec:	mov	lr, #1
   136f0:	movcc	r0, #39	; 0x27
   136f4:	strbcc	r0, [r5, r8]
   136f8:	add	r0, r8, #1
   136fc:	cmp	r0, ip
   13700:	movcc	r1, #36	; 0x24
   13704:	strbcc	r1, [r5, r0]
   13708:	add	r0, r8, #2
   1370c:	add	r8, r8, #3
   13710:	cmp	r0, ip
   13714:	movcc	r1, #39	; 0x27
   13718:	strbcc	r1, [r5, r0]
   1371c:	mov	r1, #1
   13720:	cmp	r8, ip
   13724:	mov	r9, #0
   13728:	mov	r6, #48	; 0x30
   1372c:	str	r1, [fp, #-56]	; 0xffffffc8
   13730:	ldr	r1, [fp, #-68]	; 0xffffffbc
   13734:	movcc	r0, #92	; 0x5c
   13738:	strbcc	r0, [r5, r8]
   1373c:	add	r0, r8, #1
   13740:	cmp	r1, #2
   13744:	beq	13a4c <__lxstat64@plt+0x2a6c>
   13748:	add	r1, r7, #1
   1374c:	cmp	r1, r2
   13750:	bcs	13a4c <__lxstat64@plt+0x2a6c>
   13754:	ldrb	r1, [r4, r1]
   13758:	sub	r1, r1, #48	; 0x30
   1375c:	uxtb	r1, r1
   13760:	cmp	r1, #9
   13764:	bhi	13a4c <__lxstat64@plt+0x2a6c>
   13768:	cmp	r0, ip
   1376c:	movcc	r1, #48	; 0x30
   13770:	strbcc	r1, [r5, r0]
   13774:	add	r0, r8, #2
   13778:	add	r8, r8, #3
   1377c:	cmp	r0, ip
   13780:	movcc	r1, #48	; 0x30
   13784:	strbcc	r1, [r5, r0]
   13788:	b	13540 <__lxstat64@plt+0x2560>
   1378c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13790:	mov	r6, #63	; 0x3f
   13794:	cmp	r0, #5
   13798:	beq	13a54 <__lxstat64@plt+0x2a74>
   1379c:	mov	r1, #0
   137a0:	cmp	r0, #2
   137a4:	str	r1, [fp, #-56]	; 0xffffffc8
   137a8:	bne	13b08 <__lxstat64@plt+0x2b28>
   137ac:	ldr	r0, [fp, #-76]	; 0xffffffb4
   137b0:	mov	r9, #0
   137b4:	b	1364c <__lxstat64@plt+0x266c>
   137b8:	mov	r0, #118	; 0x76
   137bc:	b	138d0 <__lxstat64@plt+0x28f0>
   137c0:	mov	r0, #1
   137c4:	mov	r6, #39	; 0x27
   137c8:	str	r0, [sp, #60]	; 0x3c
   137cc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   137d0:	cmp	r0, #2
   137d4:	bne	13848 <__lxstat64@plt+0x2868>
   137d8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   137dc:	tst	r0, #1
   137e0:	bne	13e70 <__lxstat64@plt+0x2e90>
   137e4:	ldr	r2, [sp, #56]	; 0x38
   137e8:	clz	r1, ip
   137ec:	mov	lr, #0
   137f0:	lsr	r1, r1, #5
   137f4:	cmp	r2, #0
   137f8:	mov	r0, r2
   137fc:	movwne	r0, #1
   13800:	orrs	r0, r0, r1
   13804:	moveq	r2, ip
   13808:	moveq	ip, r0
   1380c:	cmp	r8, ip
   13810:	str	r2, [sp, #56]	; 0x38
   13814:	movcc	r0, #39	; 0x27
   13818:	strbcc	r0, [r5, r8]
   1381c:	add	r0, r8, #1
   13820:	cmp	r0, ip
   13824:	movcc	r1, #92	; 0x5c
   13828:	strbcc	r1, [r5, r0]
   1382c:	add	r0, r8, #2
   13830:	add	r8, r8, #3
   13834:	cmp	r0, ip
   13838:	movcc	r1, #39	; 0x27
   1383c:	strbcc	r1, [r5, r0]
   13840:	mov	r0, #0
   13844:	str	r0, [fp, #-56]	; 0xffffffc8
   13848:	mov	r9, #1
   1384c:	b	13540 <__lxstat64@plt+0x2560>
   13850:	ldr	r0, [sp, #40]	; 0x28
   13854:	str	lr, [sp, #44]	; 0x2c
   13858:	str	ip, [sp, #88]	; 0x58
   1385c:	cmp	r0, #1
   13860:	bne	13910 <__lxstat64@plt+0x2930>
   13864:	str	sl, [sp, #36]	; 0x24
   13868:	bl	10ecc <__ctype_b_loc@plt>
   1386c:	ldr	r0, [r0]
   13870:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13874:	mov	r1, #1
   13878:	add	r0, r0, r6, lsl #1
   1387c:	ldrb	r0, [r0, #1]
   13880:	ubfx	r9, r0, #6, #1
   13884:	ldr	r0, [sp, #52]	; 0x34
   13888:	ldr	lr, [sp, #44]	; 0x2c
   1388c:	cmp	r1, #1
   13890:	orr	r3, r9, r0
   13894:	bhi	13b10 <__lxstat64@plt+0x2b30>
   13898:	tst	r3, #1
   1389c:	beq	13b10 <__lxstat64@plt+0x2b30>
   138a0:	ldr	sl, [sp, #36]	; 0x24
   138a4:	ldr	ip, [sp, #88]	; 0x58
   138a8:	b	13540 <__lxstat64@plt+0x2560>
   138ac:	ldr	r1, [sp, #48]	; 0x30
   138b0:	mov	r0, #0
   138b4:	str	r0, [fp, #-56]	; 0xffffffc8
   138b8:	mov	r0, #92	; 0x5c
   138bc:	cmp	r1, #0
   138c0:	beq	138d0 <__lxstat64@plt+0x28f0>
   138c4:	mov	r6, #92	; 0x5c
   138c8:	mov	r9, #0
   138cc:	b	13cd4 <__lxstat64@plt+0x2cf4>
   138d0:	mov	r1, #0
   138d4:	mov	r9, #0
   138d8:	str	r1, [fp, #-56]	; 0xffffffc8
   138dc:	ldr	r1, [sp, #84]	; 0x54
   138e0:	tst	r1, #1
   138e4:	mov	r1, #0
   138e8:	beq	13540 <__lxstat64@plt+0x2560>
   138ec:	b	13588 <__lxstat64@plt+0x25a8>
   138f0:	ldr	r0, [sp, #32]
   138f4:	mov	r6, #0
   138f8:	mov	r9, #0
   138fc:	cmp	r0, #0
   13900:	mov	r0, #0
   13904:	str	r0, [fp, #-56]	; 0xffffffc8
   13908:	beq	13540 <__lxstat64@plt+0x2560>
   1390c:	b	13d2c <__lxstat64@plt+0x2d4c>
   13910:	mov	r0, #0
   13914:	cmn	sl, #1
   13918:	sub	r3, fp, #40	; 0x28
   1391c:	str	r0, [fp, #-36]	; 0xffffffdc
   13920:	str	r0, [fp, #-40]	; 0xffffffd8
   13924:	bne	1393c <__lxstat64@plt+0x295c>
   13928:	mov	r0, r4
   1392c:	bl	10ef0 <strlen@plt>
   13930:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13934:	sub	r3, fp, #40	; 0x28
   13938:	mov	sl, r0
   1393c:	ldr	r0, [sp, #72]	; 0x48
   13940:	mov	r9, #1
   13944:	mov	r1, #0
   13948:	str	sl, [sp, #36]	; 0x24
   1394c:	add	r0, r0, r7
   13950:	str	r0, [sp, #20]
   13954:	add	r0, r1, r7
   13958:	str	r1, [sp, #24]
   1395c:	add	r1, r4, r0
   13960:	mov	r4, r0
   13964:	sub	r2, sl, r0
   13968:	sub	r0, fp, #44	; 0x2c
   1396c:	bl	15460 <__lxstat64@plt+0x4480>
   13970:	cmp	r0, #0
   13974:	beq	13d80 <__lxstat64@plt+0x2da0>
   13978:	cmn	r0, #1
   1397c:	beq	13d38 <__lxstat64@plt+0x2d58>
   13980:	ldr	r2, [sp, #36]	; 0x24
   13984:	cmn	r0, #2
   13988:	beq	13d40 <__lxstat64@plt+0x2d60>
   1398c:	ldr	r2, [sp, #64]	; 0x40
   13990:	ldr	ip, [sp, #88]	; 0x58
   13994:	ldr	r4, [sp, #84]	; 0x54
   13998:	ldr	lr, [fp, #-48]	; 0xffffffd0
   1399c:	cmp	r0, #2
   139a0:	mov	r1, #0
   139a4:	movwcc	r1, #1
   139a8:	eor	r2, r2, #1
   139ac:	orrs	r1, r2, r1
   139b0:	bne	13a00 <__lxstat64@plt+0x2a20>
   139b4:	ldr	r1, [sp, #24]
   139b8:	ldr	r2, [sp, #20]
   139bc:	add	r1, r2, r1
   139c0:	sub	r2, r0, #1
   139c4:	ldrb	r3, [r1]
   139c8:	sub	r5, r3, #94	; 0x5e
   139cc:	cmp	r5, #30
   139d0:	bhi	139e8 <__lxstat64@plt+0x2a08>
   139d4:	mov	r4, #1
   139d8:	mov	sl, #1073741829	; 0x40000005
   139dc:	tst	sl, r4, lsl r5
   139e0:	ldr	r4, [sp, #84]	; 0x54
   139e4:	bne	13e48 <__lxstat64@plt+0x2e68>
   139e8:	sub	r3, r3, #91	; 0x5b
   139ec:	cmp	r3, #2
   139f0:	bcc	13e48 <__lxstat64@plt+0x2e68>
   139f4:	add	r1, r1, #1
   139f8:	subs	r2, r2, #1
   139fc:	bne	139c4 <__lxstat64@plt+0x29e4>
   13a00:	ldr	r5, [sp, #24]
   13a04:	str	lr, [fp, #-48]	; 0xffffffd0
   13a08:	add	r5, r0, r5
   13a0c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13a10:	bl	10e30 <iswprint@plt>
   13a14:	cmp	r0, #0
   13a18:	sub	r4, fp, #40	; 0x28
   13a1c:	movwne	r0, #1
   13a20:	and	r9, r9, r0
   13a24:	mov	r0, r4
   13a28:	bl	10df4 <mbsinit@plt>
   13a2c:	mov	r1, r5
   13a30:	mov	r3, r4
   13a34:	ldr	sl, [sp, #36]	; 0x24
   13a38:	ldr	r5, [fp, #-84]	; 0xffffffac
   13a3c:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13a40:	cmp	r0, #0
   13a44:	beq	13954 <__lxstat64@plt+0x2974>
   13a48:	b	13884 <__lxstat64@plt+0x28a4>
   13a4c:	mov	r8, r0
   13a50:	b	13540 <__lxstat64@plt+0x2560>
   13a54:	mov	r0, #0
   13a58:	str	r0, [fp, #-56]	; 0xffffffc8
   13a5c:	ldr	r0, [sp, #28]
   13a60:	cmp	r0, #0
   13a64:	beq	13b08 <__lxstat64@plt+0x2b28>
   13a68:	add	r0, r7, #2
   13a6c:	mov	r1, sl
   13a70:	cmp	r0, sl
   13a74:	bcs	13b08 <__lxstat64@plt+0x2b28>
   13a78:	add	r1, r7, r4
   13a7c:	ldrb	r1, [r1, #1]
   13a80:	cmp	r1, #63	; 0x3f
   13a84:	bne	13b08 <__lxstat64@plt+0x2b28>
   13a88:	ldrb	r9, [r4, r0]
   13a8c:	sub	r2, r9, #33	; 0x21
   13a90:	cmp	r2, #29
   13a94:	bhi	13b08 <__lxstat64@plt+0x2b28>
   13a98:	mov	r1, r4
   13a9c:	movw	r4, #20929	; 0x51c1
   13aa0:	mov	r3, #1
   13aa4:	movt	r4, #14336	; 0x3800
   13aa8:	tst	r4, r3, lsl r2
   13aac:	beq	13d94 <__lxstat64@plt+0x2db4>
   13ab0:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13ab4:	tst	r2, #1
   13ab8:	bne	13f64 <__lxstat64@plt+0x2f84>
   13abc:	cmp	r8, ip
   13ac0:	mov	r4, r1
   13ac4:	mov	r7, r0
   13ac8:	mov	r6, r9
   13acc:	movcc	r2, #63	; 0x3f
   13ad0:	strbcc	r2, [r5, r8]
   13ad4:	add	r2, r8, #1
   13ad8:	cmp	r2, ip
   13adc:	movcc	r3, #34	; 0x22
   13ae0:	strbcc	r3, [r5, r2]
   13ae4:	add	r2, r8, #2
   13ae8:	cmp	r2, ip
   13aec:	movcc	r3, #34	; 0x22
   13af0:	strbcc	r3, [r5, r2]
   13af4:	add	r2, r8, #3
   13af8:	add	r8, r8, #4
   13afc:	cmp	r2, ip
   13b00:	movcc	r3, #63	; 0x3f
   13b04:	strbcc	r3, [r5, r2]
   13b08:	mov	r9, #0
   13b0c:	b	13540 <__lxstat64@plt+0x2560>
   13b10:	ldr	sl, [sp, #36]	; 0x24
   13b14:	add	r0, r1, r7
   13b18:	mov	r2, #0
   13b1c:	str	r3, [sp, #24]
   13b20:	str	r0, [fp, #-56]	; 0xffffffc8
   13b24:	tst	r3, #1
   13b28:	beq	13b54 <__lxstat64@plt+0x2b74>
   13b2c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13b30:	tst	r0, #1
   13b34:	beq	13c1c <__lxstat64@plt+0x2c3c>
   13b38:	ldr	r1, [sp, #88]	; 0x58
   13b3c:	mov	r0, r3
   13b40:	cmp	r8, r1
   13b44:	movcc	r1, #92	; 0x5c
   13b48:	strbcc	r1, [r5, r8]
   13b4c:	add	r8, r8, #1
   13b50:	b	13c20 <__lxstat64@plt+0x2c40>
   13b54:	ldr	r1, [fp, #-76]	; 0xffffffb4
   13b58:	tst	r1, #1
   13b5c:	bne	13e6c <__lxstat64@plt+0x2e8c>
   13b60:	ldr	r1, [fp, #-68]	; 0xffffffbc
   13b64:	subs	r2, r1, #2
   13b68:	movwne	r2, #1
   13b6c:	orr	r2, r2, lr
   13b70:	tst	r2, #1
   13b74:	bne	13bb8 <__lxstat64@plt+0x2bd8>
   13b78:	ldr	r1, [sp, #88]	; 0x58
   13b7c:	add	r2, r8, #1
   13b80:	mov	lr, #1
   13b84:	cmp	r8, r1
   13b88:	movcc	r1, #39	; 0x27
   13b8c:	strbcc	r1, [r5, r8]
   13b90:	ldr	r1, [sp, #88]	; 0x58
   13b94:	cmp	r2, r1
   13b98:	movcc	r1, #36	; 0x24
   13b9c:	strbcc	r1, [r5, r2]
   13ba0:	ldr	r1, [sp, #88]	; 0x58
   13ba4:	add	r2, r8, #2
   13ba8:	add	r8, r8, #3
   13bac:	cmp	r2, r1
   13bb0:	movcc	r1, #39	; 0x27
   13bb4:	strbcc	r1, [r5, r2]
   13bb8:	ldr	r1, [sp, #88]	; 0x58
   13bbc:	add	r2, r8, #1
   13bc0:	mov	r0, r3
   13bc4:	cmp	r8, r1
   13bc8:	movcc	r1, #92	; 0x5c
   13bcc:	strbcc	r1, [r5, r8]
   13bd0:	ldr	r1, [sp, #88]	; 0x58
   13bd4:	cmp	r2, r1
   13bd8:	bcs	13bec <__lxstat64@plt+0x2c0c>
   13bdc:	uxtb	r3, r6
   13be0:	mov	r1, #48	; 0x30
   13be4:	orr	r3, r1, r3, lsr #6
   13be8:	strb	r3, [r5, r2]
   13bec:	ldr	r1, [sp, #88]	; 0x58
   13bf0:	add	r2, r8, #2
   13bf4:	add	r8, r8, #3
   13bf8:	cmp	r2, r1
   13bfc:	lsrcc	r3, r6, #3
   13c00:	movcc	r1, #6
   13c04:	bficc	r3, r1, #3, #29
   13c08:	mov	r1, #6
   13c0c:	bfi	r6, r1, #3, #29
   13c10:	strbcc	r3, [r5, r2]
   13c14:	mov	r2, #1
   13c18:	b	13c28 <__lxstat64@plt+0x2c48>
   13c1c:	mov	r0, r3
   13c20:	mov	r1, #0
   13c24:	str	r1, [fp, #-52]	; 0xffffffcc
   13c28:	mov	ip, r2
   13c2c:	and	r1, r2, #1
   13c30:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13c34:	add	r3, r7, #1
   13c38:	cmp	r2, r3
   13c3c:	bls	13cc4 <__lxstat64@plt+0x2ce4>
   13c40:	cmp	r1, #0
   13c44:	mvn	r5, lr
   13c48:	movwne	r1, #1
   13c4c:	orr	r5, r5, r1
   13c50:	tst	r5, #1
   13c54:	bne	13c98 <__lxstat64@plt+0x2cb8>
   13c58:	ldr	r1, [sp, #88]	; 0x58
   13c5c:	ldr	r5, [fp, #-84]	; 0xffffffac
   13c60:	mov	r2, r4
   13c64:	ldr	r4, [sp, #88]	; 0x58
   13c68:	ldr	r0, [sp, #24]
   13c6c:	mov	lr, #0
   13c70:	cmp	r8, r1
   13c74:	movcc	r1, #39	; 0x27
   13c78:	strbcc	r1, [r5, r8]
   13c7c:	add	r1, r8, #1
   13c80:	add	r8, r8, #2
   13c84:	cmp	r1, r4
   13c88:	movcc	r4, #39	; 0x27
   13c8c:	strbcc	r4, [r5, r1]
   13c90:	mov	r4, r2
   13c94:	b	13c9c <__lxstat64@plt+0x2cbc>
   13c98:	ldr	r5, [fp, #-84]	; 0xffffffac
   13c9c:	ldr	r1, [sp, #88]	; 0x58
   13ca0:	mov	r2, ip
   13ca4:	cmp	r8, r1
   13ca8:	ldr	r1, [sp, #72]	; 0x48
   13cac:	strbcc	r6, [r5, r8]
   13cb0:	add	r8, r8, #1
   13cb4:	ldrb	r6, [r1, r7]
   13cb8:	mov	r7, r3
   13cbc:	mov	r3, r0
   13cc0:	b	13b24 <__lxstat64@plt+0x2b44>
   13cc4:	ldr	ip, [sp, #88]	; 0x58
   13cc8:	cmp	r1, #0
   13ccc:	movwne	r1, #1
   13cd0:	str	r1, [fp, #-56]	; 0xffffffc8
   13cd4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13cd8:	cmp	r0, #0
   13cdc:	bne	13d0c <__lxstat64@plt+0x2d2c>
   13ce0:	tst	lr, #1
   13ce4:	beq	13d0c <__lxstat64@plt+0x2d2c>
   13ce8:	cmp	r8, ip
   13cec:	mov	lr, #0
   13cf0:	movcc	r0, #39	; 0x27
   13cf4:	strbcc	r0, [r5, r8]
   13cf8:	add	r0, r8, #1
   13cfc:	add	r8, r8, #2
   13d00:	cmp	r0, ip
   13d04:	movcc	r1, #39	; 0x27
   13d08:	strbcc	r1, [r5, r0]
   13d0c:	mov	r1, r9
   13d10:	mov	r0, r6
   13d14:	cmp	r8, ip
   13d18:	strbcc	r0, [r5, r8]
   13d1c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13d20:	add	r8, r8, #1
   13d24:	and	r0, r0, r1
   13d28:	str	r0, [fp, #-48]	; 0xffffffd0
   13d2c:	mov	r3, sl
   13d30:	add	r7, r7, #1
   13d34:	b	13224 <__lxstat64@plt+0x2244>
   13d38:	mov	r9, #0
   13d3c:	b	13d80 <__lxstat64@plt+0x2da0>
   13d40:	mov	r9, #0
   13d44:	cmp	r2, r4
   13d48:	bls	13d80 <__lxstat64@plt+0x2da0>
   13d4c:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13d50:	ldr	r1, [sp, #24]
   13d54:	add	r0, r4, r7
   13d58:	mov	r3, r1
   13d5c:	ldrb	r1, [r0, r1]
   13d60:	cmp	r1, #0
   13d64:	beq	13d8c <__lxstat64@plt+0x2dac>
   13d68:	add	r3, r3, #1
   13d6c:	add	r1, r7, r3
   13d70:	cmp	r1, r2
   13d74:	mov	r1, r3
   13d78:	bcc	13d58 <__lxstat64@plt+0x2d78>
   13d7c:	b	13884 <__lxstat64@plt+0x28a4>
   13d80:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13d84:	ldr	r1, [sp, #24]
   13d88:	b	13884 <__lxstat64@plt+0x28a4>
   13d8c:	mov	r1, r3
   13d90:	b	13884 <__lxstat64@plt+0x28a4>
   13d94:	mov	r9, #0
   13d98:	mov	r4, r1
   13d9c:	b	13540 <__lxstat64@plt+0x2560>
   13da0:	mov	sl, r7
   13da4:	b	13dac <__lxstat64@plt+0x2dcc>
   13da8:	mvn	sl, #0
   13dac:	ldr	r1, [fp, #-68]	; 0xffffffbc
   13db0:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13db4:	eor	r0, r1, #2
   13db8:	orr	r0, r0, r8
   13dbc:	clz	r0, r0
   13dc0:	lsr	r0, r0, #5
   13dc4:	tst	r2, r0
   13dc8:	bne	13e70 <__lxstat64@plt+0x2e90>
   13dcc:	subs	r0, r1, #2
   13dd0:	movwne	r0, #1
   13dd4:	orr	r0, r2, r0
   13dd8:	tst	r0, #1
   13ddc:	ldreq	r0, [sp, #60]	; 0x3c
   13de0:	ldreq	r1, [fp, #-48]	; 0xffffffd0
   13de4:	eoreq	r0, r0, #1
   13de8:	tsteq	r0, #1
   13dec:	bne	13f04 <__lxstat64@plt+0x2f24>
   13df0:	tst	r1, #1
   13df4:	bne	13ed0 <__lxstat64@plt+0x2ef0>
   13df8:	ldr	r6, [sp, #56]	; 0x38
   13dfc:	mov	r9, #0
   13e00:	cmp	r6, #0
   13e04:	beq	13efc <__lxstat64@plt+0x2f1c>
   13e08:	ldr	r0, [sp, #84]	; 0x54
   13e0c:	mov	r1, #0
   13e10:	mov	r7, #2
   13e14:	cmp	ip, #0
   13e18:	str	r1, [fp, #-48]	; 0xffffffd0
   13e1c:	mov	r1, #0
   13e20:	str	r1, [fp, #-76]	; 0xffffffb4
   13e24:	beq	12f8c <__lxstat64@plt+0x1fac>
   13e28:	b	13f04 <__lxstat64@plt+0x2f24>
   13e2c:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13e30:	ldr	r1, [fp, #12]
   13e34:	ldr	r2, [fp, #-68]	; 0xffffffbc
   13e38:	mov	r5, r3
   13e3c:	mov	ip, r6
   13e40:	mov	r3, sl
   13e44:	b	13e94 <__lxstat64@plt+0x2eb4>
   13e48:	tst	r4, #1
   13e4c:	ldr	r5, [fp, #-84]	; 0xffffffac
   13e50:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13e54:	ldr	r1, [fp, #12]
   13e58:	ldr	r3, [sp, #36]	; 0x24
   13e5c:	mov	r0, #2
   13e60:	movwne	r0, #4
   13e64:	mov	r2, r0
   13e68:	b	13e94 <__lxstat64@plt+0x2eb4>
   13e6c:	ldr	ip, [sp, #88]	; 0x58
   13e70:	ldr	r1, [sp, #84]	; 0x54
   13e74:	mov	r0, #2
   13e78:	tst	r1, #1
   13e7c:	movwne	r0, #4
   13e80:	ldr	r2, [fp, #-68]	; 0xffffffbc
   13e84:	ldr	r1, [fp, #12]
   13e88:	mov	r3, sl
   13e8c:	cmp	r2, #2
   13e90:	moveq	r2, r0
   13e94:	mov	r0, #0
   13e98:	bic	r1, r1, #2
   13e9c:	str	r2, [sp]
   13ea0:	mov	r2, r4
   13ea4:	str	r0, [sp, #8]
   13ea8:	ldr	r0, [sp, #76]	; 0x4c
   13eac:	str	r1, [sp, #4]
   13eb0:	mov	r1, ip
   13eb4:	str	r0, [sp, #12]
   13eb8:	ldr	r0, [sp, #80]	; 0x50
   13ebc:	str	r0, [sp, #16]
   13ec0:	mov	r0, r5
   13ec4:	bl	12f00 <__lxstat64@plt+0x1f20>
   13ec8:	mov	r8, r0
   13ecc:	b	13f50 <__lxstat64@plt+0x2f70>
   13ed0:	mov	r0, #5
   13ed4:	ldr	r1, [sp, #56]	; 0x38
   13ed8:	ldr	r2, [fp, #-80]	; 0xffffffb0
   13edc:	mov	r3, sl
   13ee0:	str	r0, [sp]
   13ee4:	ldr	r0, [fp, #12]
   13ee8:	str	r0, [sp, #4]
   13eec:	ldr	r0, [fp, #16]
   13ef0:	str	r0, [sp, #8]
   13ef4:	ldr	r0, [sp, #76]	; 0x4c
   13ef8:	b	13eb4 <__lxstat64@plt+0x2ed4>
   13efc:	mov	r0, #0
   13f00:	str	r0, [fp, #-76]	; 0xffffffb4
   13f04:	ldr	r1, [fp, #-88]	; 0xffffffa8
   13f08:	cmp	r1, #0
   13f0c:	beq	13f44 <__lxstat64@plt+0x2f64>
   13f10:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13f14:	tst	r0, #1
   13f18:	bne	13f44 <__lxstat64@plt+0x2f64>
   13f1c:	ldrb	r0, [r1]
   13f20:	cmp	r0, #0
   13f24:	beq	13f44 <__lxstat64@plt+0x2f64>
   13f28:	add	r1, r1, #1
   13f2c:	cmp	r8, ip
   13f30:	strbcc	r0, [r5, r8]
   13f34:	add	r8, r8, #1
   13f38:	ldrb	r0, [r1], #1
   13f3c:	cmp	r0, #0
   13f40:	bne	13f2c <__lxstat64@plt+0x2f4c>
   13f44:	cmp	r8, ip
   13f48:	movcc	r0, #0
   13f4c:	strbcc	r0, [r5, r8]
   13f50:	mov	r0, r8
   13f54:	sub	sp, fp, #28
   13f58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f5c:	mov	r0, #4
   13f60:	b	13e80 <__lxstat64@plt+0x2ea0>
   13f64:	mov	r4, r1
   13f68:	b	13e70 <__lxstat64@plt+0x2e90>
   13f6c:	bl	10fd4 <abort@plt>
   13f70:	mov	r3, r2
   13f74:	mov	r2, #0
   13f78:	b	13f7c <__lxstat64@plt+0x2f9c>
   13f7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13f80:	add	fp, sp, #28
   13f84:	sub	sp, sp, #36	; 0x24
   13f88:	movw	r8, #29024	; 0x7160
   13f8c:	cmp	r3, #0
   13f90:	mov	r4, r2
   13f94:	str	r2, [sp, #24]
   13f98:	mov	r5, r1
   13f9c:	mov	r6, r0
   13fa0:	str	r0, [sp, #20]
   13fa4:	movt	r8, #2
   13fa8:	movne	r8, r3
   13fac:	bl	10efc <__errno_location@plt>
   13fb0:	str	r0, [sp, #28]
   13fb4:	ldr	r1, [r8, #40]	; 0x28
   13fb8:	ldr	r2, [r8, #44]	; 0x2c
   13fbc:	ldr	r7, [r0]
   13fc0:	cmp	r4, #0
   13fc4:	add	sl, r8, #8
   13fc8:	mov	r0, #0
   13fcc:	ldm	r8, {r3, r9}
   13fd0:	orreq	r9, r9, #1
   13fd4:	stm	sp, {r3, r9, sl}
   13fd8:	str	r1, [sp, #12]
   13fdc:	str	r2, [sp, #16]
   13fe0:	mov	r1, #0
   13fe4:	mov	r2, r6
   13fe8:	mov	r3, r5
   13fec:	str	r7, [sp, #32]
   13ff0:	mov	r7, r5
   13ff4:	bl	12f00 <__lxstat64@plt+0x1f20>
   13ff8:	add	r4, r0, #1
   13ffc:	mov	r5, r0
   14000:	mov	r0, r4
   14004:	bl	14b8c <__lxstat64@plt+0x3bac>
   14008:	mov	r6, r0
   1400c:	ldr	r0, [r8]
   14010:	ldr	r2, [r8, #44]	; 0x2c
   14014:	ldr	r1, [r8, #40]	; 0x28
   14018:	mov	r3, r7
   1401c:	stm	sp, {r0, r9, sl}
   14020:	str	r2, [sp, #16]
   14024:	ldr	r2, [sp, #20]
   14028:	str	r1, [sp, #12]
   1402c:	mov	r0, r6
   14030:	mov	r1, r4
   14034:	bl	12f00 <__lxstat64@plt+0x1f20>
   14038:	ldr	r0, [sp, #24]
   1403c:	ldr	r1, [sp, #32]
   14040:	ldr	r2, [sp, #28]
   14044:	cmp	r0, #0
   14048:	str	r1, [r2]
   1404c:	strne	r5, [r0]
   14050:	mov	r0, r6
   14054:	sub	sp, fp, #28
   14058:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1405c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14060:	add	fp, sp, #24
   14064:	movw	r5, #28916	; 0x70f4
   14068:	movw	r8, #28912	; 0x70f0
   1406c:	movt	r5, #2
   14070:	movt	r8, #2
   14074:	ldr	r0, [r5]
   14078:	ldr	r4, [r8]
   1407c:	cmp	r0, #2
   14080:	blt	140ac <__lxstat64@plt+0x30cc>
   14084:	add	r7, r4, #12
   14088:	mov	r6, #0
   1408c:	ldr	r0, [r7, r6, lsl #3]
   14090:	bl	1535c <__lxstat64@plt+0x437c>
   14094:	ldr	r1, [r5]
   14098:	add	r2, r6, #2
   1409c:	add	r0, r6, #1
   140a0:	mov	r6, r0
   140a4:	cmp	r2, r1
   140a8:	blt	1408c <__lxstat64@plt+0x30ac>
   140ac:	ldr	r0, [r4, #4]
   140b0:	movw	r9, #29072	; 0x7190
   140b4:	movw	r7, #28920	; 0x70f8
   140b8:	movt	r9, #2
   140bc:	movt	r7, #2
   140c0:	cmp	r0, r9
   140c4:	beq	140d4 <__lxstat64@plt+0x30f4>
   140c8:	bl	1535c <__lxstat64@plt+0x437c>
   140cc:	mov	r0, #256	; 0x100
   140d0:	stm	r7, {r0, r9}
   140d4:	cmp	r4, r7
   140d8:	beq	140e8 <__lxstat64@plt+0x3108>
   140dc:	mov	r0, r4
   140e0:	bl	1535c <__lxstat64@plt+0x437c>
   140e4:	str	r7, [r8]
   140e8:	mov	r0, #1
   140ec:	str	r0, [r5]
   140f0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   140f4:	movw	r3, #29024	; 0x7160
   140f8:	mvn	r2, #0
   140fc:	movt	r3, #2
   14100:	b	14104 <__lxstat64@plt+0x3124>
   14104:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14108:	add	fp, sp, #28
   1410c:	sub	sp, sp, #44	; 0x2c
   14110:	mov	r7, r3
   14114:	str	r2, [sp, #36]	; 0x24
   14118:	str	r1, [sp, #32]
   1411c:	mov	r5, r0
   14120:	bl	10efc <__errno_location@plt>
   14124:	cmp	r5, #0
   14128:	bmi	14298 <__lxstat64@plt+0x32b8>
   1412c:	cmn	r5, #-2147483647	; 0x80000001
   14130:	beq	14298 <__lxstat64@plt+0x32b8>
   14134:	movw	r8, #28916	; 0x70f4
   14138:	movw	r4, #28912	; 0x70f0
   1413c:	str	r0, [sp, #28]
   14140:	ldr	r0, [r0]
   14144:	movt	r8, #2
   14148:	movt	r4, #2
   1414c:	ldr	r1, [r8]
   14150:	ldr	r6, [r4]
   14154:	str	r0, [sp, #24]
   14158:	cmp	r1, r5
   1415c:	ble	14168 <__lxstat64@plt+0x3188>
   14160:	mov	sl, r6
   14164:	b	141d4 <__lxstat64@plt+0x31f4>
   14168:	movw	r9, #28920	; 0x70f8
   1416c:	mov	r0, #8
   14170:	str	r1, [fp, #-32]	; 0xffffffe0
   14174:	sub	r1, r5, r1
   14178:	mvn	r3, #-2147483648	; 0x80000000
   1417c:	movt	r9, #2
   14180:	str	r0, [sp]
   14184:	add	r2, r1, #1
   14188:	sub	r1, fp, #32
   1418c:	subs	r0, r6, r9
   14190:	movne	r0, r6
   14194:	bl	14cbc <__lxstat64@plt+0x3cdc>
   14198:	mov	sl, r0
   1419c:	cmp	r6, r9
   141a0:	str	r0, [r4]
   141a4:	bne	141b0 <__lxstat64@plt+0x31d0>
   141a8:	ldrd	r0, [r9]
   141ac:	stm	sl, {r0, r1}
   141b0:	ldr	r1, [r8]
   141b4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   141b8:	add	r0, sl, r1, lsl #3
   141bc:	sub	r1, r2, r1
   141c0:	lsl	r2, r1, #3
   141c4:	mov	r1, #0
   141c8:	bl	10f20 <memset@plt>
   141cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   141d0:	str	r0, [r8]
   141d4:	mov	r9, sl
   141d8:	ldm	r7, {r0, r1}
   141dc:	orr	r8, r1, #1
   141e0:	add	r1, r7, #8
   141e4:	ldr	r2, [r7, #40]	; 0x28
   141e8:	ldr	r3, [r7, #44]	; 0x2c
   141ec:	ldr	r6, [r9, r5, lsl #3]!
   141f0:	str	r1, [sp, #20]
   141f4:	ldr	r4, [r9, #4]!
   141f8:	stm	sp, {r0, r8}
   141fc:	add	r0, sp, #8
   14200:	stm	r0, {r1, r2, r3}
   14204:	ldr	r2, [sp, #32]
   14208:	ldr	r3, [sp, #36]	; 0x24
   1420c:	mov	r1, r6
   14210:	mov	r0, r4
   14214:	bl	12f00 <__lxstat64@plt+0x1f20>
   14218:	cmp	r6, r0
   1421c:	bhi	14280 <__lxstat64@plt+0x32a0>
   14220:	add	r6, r0, #1
   14224:	movw	r0, #29072	; 0x7190
   14228:	movt	r0, #2
   1422c:	str	r6, [sl, r5, lsl #3]
   14230:	cmp	r4, r0
   14234:	beq	14240 <__lxstat64@plt+0x3260>
   14238:	mov	r0, r4
   1423c:	bl	1535c <__lxstat64@plt+0x437c>
   14240:	mov	r0, r6
   14244:	bl	14b8c <__lxstat64@plt+0x3bac>
   14248:	str	r0, [r9]
   1424c:	mov	r4, r0
   14250:	add	r3, sp, #8
   14254:	ldr	r0, [r7]
   14258:	ldr	r1, [r7, #40]	; 0x28
   1425c:	ldr	r2, [r7, #44]	; 0x2c
   14260:	stm	sp, {r0, r8}
   14264:	ldr	r0, [sp, #20]
   14268:	stm	r3, {r0, r1, r2}
   1426c:	ldr	r2, [sp, #32]
   14270:	ldr	r3, [sp, #36]	; 0x24
   14274:	mov	r0, r4
   14278:	mov	r1, r6
   1427c:	bl	12f00 <__lxstat64@plt+0x1f20>
   14280:	ldr	r0, [sp, #28]
   14284:	ldr	r1, [sp, #24]
   14288:	str	r1, [r0]
   1428c:	mov	r0, r4
   14290:	sub	sp, fp, #28
   14294:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14298:	bl	10fd4 <abort@plt>
   1429c:	movw	r3, #29024	; 0x7160
   142a0:	movt	r3, #2
   142a4:	b	14104 <__lxstat64@plt+0x3124>
   142a8:	movw	r3, #29024	; 0x7160
   142ac:	mov	r1, r0
   142b0:	mov	r0, #0
   142b4:	mvn	r2, #0
   142b8:	movt	r3, #2
   142bc:	b	14104 <__lxstat64@plt+0x3124>
   142c0:	movw	r3, #29024	; 0x7160
   142c4:	mov	r2, r1
   142c8:	mov	r1, r0
   142cc:	mov	r0, #0
   142d0:	movt	r3, #2
   142d4:	b	14104 <__lxstat64@plt+0x3124>
   142d8:	push	{fp, lr}
   142dc:	mov	fp, sp
   142e0:	sub	sp, sp, #48	; 0x30
   142e4:	vmov.i32	q8, #0	; 0x00000000
   142e8:	mov	ip, #32
   142ec:	mov	r3, sp
   142f0:	mov	lr, r2
   142f4:	cmp	r1, #10
   142f8:	add	r2, r3, #16
   142fc:	vst1.64	{d16-d17}, [r3], ip
   14300:	vst1.64	{d16-d17}, [r2]
   14304:	vst1.64	{d16-d17}, [r3]
   14308:	beq	14328 <__lxstat64@plt+0x3348>
   1430c:	str	r1, [sp]
   14310:	mov	r3, sp
   14314:	mov	r1, lr
   14318:	mvn	r2, #0
   1431c:	bl	14104 <__lxstat64@plt+0x3124>
   14320:	mov	sp, fp
   14324:	pop	{fp, pc}
   14328:	bl	10fd4 <abort@plt>
   1432c:	push	{r4, sl, fp, lr}
   14330:	add	fp, sp, #8
   14334:	sub	sp, sp, #48	; 0x30
   14338:	vmov.i32	q8, #0	; 0x00000000
   1433c:	mov	ip, r3
   14340:	mov	r3, sp
   14344:	mov	lr, #32
   14348:	cmp	r1, #10
   1434c:	add	r4, r3, #16
   14350:	vst1.64	{d16-d17}, [r3], lr
   14354:	vst1.64	{d16-d17}, [r4]
   14358:	vst1.64	{d16-d17}, [r3]
   1435c:	beq	1437c <__lxstat64@plt+0x339c>
   14360:	str	r1, [sp]
   14364:	mov	r1, r2
   14368:	mov	r3, sp
   1436c:	mov	r2, ip
   14370:	bl	14104 <__lxstat64@plt+0x3124>
   14374:	sub	sp, fp, #8
   14378:	pop	{r4, sl, fp, pc}
   1437c:	bl	10fd4 <abort@plt>
   14380:	mov	r2, r1
   14384:	mov	r1, r0
   14388:	mov	r0, #0
   1438c:	b	142d8 <__lxstat64@plt+0x32f8>
   14390:	mov	r3, r2
   14394:	mov	r2, r1
   14398:	mov	r1, r0
   1439c:	mov	r0, #0
   143a0:	b	1432c <__lxstat64@plt+0x334c>
   143a4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   143a8:	add	fp, sp, #24
   143ac:	sub	sp, sp, #48	; 0x30
   143b0:	movw	r8, #29024	; 0x7160
   143b4:	mov	lr, r0
   143b8:	mov	r3, sp
   143bc:	mov	ip, r1
   143c0:	movt	r8, #2
   143c4:	mov	r1, r3
   143c8:	ldm	r8!, {r0, r4, r5, r6, r7, r9}
   143cc:	stmia	r1!, {r0, r4, r5, r6, r7, r9}
   143d0:	ldm	r8, {r0, r4, r5, r6, r7, r9}
   143d4:	stm	r1, {r0, r4, r5, r6, r7, r9}
   143d8:	ubfx	r0, r2, #5, #3
   143dc:	and	r2, r2, #31
   143e0:	mov	r4, #1
   143e4:	add	r0, r3, r0, lsl #2
   143e8:	ldr	r1, [r0, #8]
   143ec:	bic	r4, r4, r1, lsr r2
   143f0:	eor	r1, r1, r4, lsl r2
   143f4:	mov	r2, ip
   143f8:	str	r1, [r0, #8]
   143fc:	mov	r0, #0
   14400:	mov	r1, lr
   14404:	bl	14104 <__lxstat64@plt+0x3124>
   14408:	sub	sp, fp, #24
   1440c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14410:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14414:	add	fp, sp, #24
   14418:	sub	sp, sp, #48	; 0x30
   1441c:	movw	lr, #29024	; 0x7160
   14420:	mov	ip, r0
   14424:	mov	r3, sp
   14428:	movt	lr, #2
   1442c:	mov	r2, r3
   14430:	ldm	lr!, {r0, r4, r5, r6, r7, r8}
   14434:	stmia	r2!, {r0, r4, r5, r6, r7, r8}
   14438:	ldm	lr, {r0, r4, r5, r6, r7, r8}
   1443c:	stm	r2, {r0, r4, r5, r6, r7, r8}
   14440:	ubfx	r0, r1, #5, #3
   14444:	and	r1, r1, #31
   14448:	mov	r7, #1
   1444c:	add	r0, r3, r0, lsl #2
   14450:	ldr	r2, [r0, #8]
   14454:	bic	r7, r7, r2, lsr r1
   14458:	eor	r1, r2, r7, lsl r1
   1445c:	mvn	r2, #0
   14460:	str	r1, [r0, #8]
   14464:	mov	r0, #0
   14468:	mov	r1, ip
   1446c:	bl	14104 <__lxstat64@plt+0x3124>
   14470:	sub	sp, fp, #24
   14474:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14478:	push	{r4, r5, r6, r7, fp, lr}
   1447c:	add	fp, sp, #16
   14480:	sub	sp, sp, #48	; 0x30
   14484:	movw	lr, #29024	; 0x7160
   14488:	mov	ip, r0
   1448c:	mov	r3, sp
   14490:	movt	lr, #2
   14494:	mov	r2, r3
   14498:	ldm	lr!, {r0, r1, r4, r5, r6, r7}
   1449c:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   144a0:	ldm	lr, {r0, r1, r4, r5, r6, r7}
   144a4:	stm	r2, {r0, r1, r4, r5, r6, r7}
   144a8:	mov	r1, ip
   144ac:	mvn	r2, #0
   144b0:	ldr	r0, [sp, #12]
   144b4:	orr	r0, r0, #67108864	; 0x4000000
   144b8:	str	r0, [sp, #12]
   144bc:	mov	r0, #0
   144c0:	bl	14104 <__lxstat64@plt+0x3124>
   144c4:	sub	sp, fp, #16
   144c8:	pop	{r4, r5, r6, r7, fp, pc}
   144cc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   144d0:	add	fp, sp, #24
   144d4:	sub	sp, sp, #48	; 0x30
   144d8:	movw	r8, #29024	; 0x7160
   144dc:	mov	ip, r1
   144e0:	mov	lr, r0
   144e4:	mov	r3, sp
   144e8:	movt	r8, #2
   144ec:	mov	r2, r3
   144f0:	ldm	r8!, {r0, r1, r4, r5, r6, r7}
   144f4:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   144f8:	ldm	r8, {r0, r1, r4, r5, r6, r7}
   144fc:	stm	r2, {r0, r1, r4, r5, r6, r7}
   14500:	mov	r1, lr
   14504:	mov	r2, ip
   14508:	ldr	r0, [sp, #12]
   1450c:	orr	r0, r0, #67108864	; 0x4000000
   14510:	str	r0, [sp, #12]
   14514:	mov	r0, #0
   14518:	bl	14104 <__lxstat64@plt+0x3124>
   1451c:	sub	sp, fp, #24
   14520:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14524:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14528:	add	fp, sp, #24
   1452c:	sub	sp, sp, #96	; 0x60
   14530:	vmov.i32	q8, #0	; 0x00000000
   14534:	mov	lr, sp
   14538:	mov	ip, r2
   1453c:	cmp	r1, #10
   14540:	add	r3, lr, #16
   14544:	mov	r2, lr
   14548:	vst1.64	{d16-d17}, [r3]
   1454c:	mov	r3, #28
   14550:	vst1.64	{d16-d17}, [r2], r3
   14554:	vst1.32	{d16-d17}, [r2]
   14558:	beq	14598 <__lxstat64@plt+0x35b8>
   1455c:	str	r1, [sp, #48]	; 0x30
   14560:	add	r3, sp, #48	; 0x30
   14564:	ldm	lr!, {r2, r4, r5, r6, r7}
   14568:	add	r1, r3, #4
   1456c:	stmia	r1!, {r2, r4, r5, r6, r7}
   14570:	ldm	lr, {r2, r4, r5, r6, r7, r8}
   14574:	stm	r1, {r2, r4, r5, r6, r7, r8}
   14578:	mvn	r2, #0
   1457c:	ldr	r1, [sp, #60]	; 0x3c
   14580:	orr	r1, r1, #67108864	; 0x4000000
   14584:	str	r1, [sp, #60]	; 0x3c
   14588:	mov	r1, ip
   1458c:	bl	14104 <__lxstat64@plt+0x3124>
   14590:	sub	sp, fp, #24
   14594:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14598:	bl	10fd4 <abort@plt>
   1459c:	push	{fp, lr}
   145a0:	mov	fp, sp
   145a4:	sub	sp, sp, #8
   145a8:	mvn	ip, #0
   145ac:	str	ip, [sp]
   145b0:	bl	145bc <__lxstat64@plt+0x35dc>
   145b4:	mov	sp, fp
   145b8:	pop	{fp, pc}
   145bc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   145c0:	add	fp, sp, #24
   145c4:	sub	sp, sp, #48	; 0x30
   145c8:	movw	ip, #29024	; 0x7160
   145cc:	mov	lr, r3
   145d0:	mov	r3, sp
   145d4:	cmp	r1, #0
   145d8:	movt	ip, #2
   145dc:	cmpne	r2, #0
   145e0:	ldm	ip!, {r4, r5, r6, r7, r8, r9}
   145e4:	stmia	r3!, {r4, r5, r6, r7, r8, r9}
   145e8:	ldm	ip, {r4, r5, r6, r7, r8, r9}
   145ec:	stm	r3, {r4, r5, r6, r7, r8, r9}
   145f0:	mov	r3, #10
   145f4:	str	r3, [sp]
   145f8:	bne	14600 <__lxstat64@plt+0x3620>
   145fc:	bl	10fd4 <abort@plt>
   14600:	ldr	ip, [fp, #8]
   14604:	str	r2, [sp, #44]	; 0x2c
   14608:	str	r1, [sp, #40]	; 0x28
   1460c:	mov	r3, sp
   14610:	mov	r1, lr
   14614:	mov	r2, ip
   14618:	bl	14104 <__lxstat64@plt+0x3124>
   1461c:	sub	sp, fp, #24
   14620:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14624:	push	{fp, lr}
   14628:	mov	fp, sp
   1462c:	sub	sp, sp, #8
   14630:	mov	r3, r2
   14634:	mov	r2, r1
   14638:	mov	r1, r0
   1463c:	mvn	r0, #0
   14640:	str	r0, [sp]
   14644:	mov	r0, #0
   14648:	bl	145bc <__lxstat64@plt+0x35dc>
   1464c:	mov	sp, fp
   14650:	pop	{fp, pc}
   14654:	push	{fp, lr}
   14658:	mov	fp, sp
   1465c:	sub	sp, sp, #8
   14660:	mov	ip, r2
   14664:	mov	r2, r1
   14668:	mov	r1, r0
   1466c:	str	r3, [sp]
   14670:	mov	r0, #0
   14674:	mov	r3, ip
   14678:	bl	145bc <__lxstat64@plt+0x35dc>
   1467c:	mov	sp, fp
   14680:	pop	{fp, pc}
   14684:	movw	r3, #28928	; 0x7100
   14688:	movt	r3, #2
   1468c:	b	14104 <__lxstat64@plt+0x3124>
   14690:	movw	r3, #28928	; 0x7100
   14694:	mov	r2, r1
   14698:	mov	r1, r0
   1469c:	mov	r0, #0
   146a0:	movt	r3, #2
   146a4:	b	14104 <__lxstat64@plt+0x3124>
   146a8:	movw	r3, #28928	; 0x7100
   146ac:	mvn	r2, #0
   146b0:	movt	r3, #2
   146b4:	b	14104 <__lxstat64@plt+0x3124>
   146b8:	movw	r3, #28928	; 0x7100
   146bc:	mov	r1, r0
   146c0:	mov	r0, #0
   146c4:	mvn	r2, #0
   146c8:	movt	r3, #2
   146cc:	b	14104 <__lxstat64@plt+0x3124>
   146d0:	push	{r4, r5, fp, lr}
   146d4:	add	fp, sp, #8
   146d8:	mov	r5, r0
   146dc:	mov	r4, r1
   146e0:	mov	r0, #0
   146e4:	mov	r2, #5
   146e8:	mov	r1, r5
   146ec:	bl	10e00 <dcgettext@plt>
   146f0:	cmp	r0, r5
   146f4:	popne	{r4, r5, fp, pc}
   146f8:	bl	15428 <__lxstat64@plt+0x4448>
   146fc:	ldrb	r1, [r0]
   14700:	and	r1, r1, #223	; 0xdf
   14704:	cmp	r1, #71	; 0x47
   14708:	beq	14770 <__lxstat64@plt+0x3790>
   1470c:	cmp	r1, #85	; 0x55
   14710:	bne	147c8 <__lxstat64@plt+0x37e8>
   14714:	ldrb	r1, [r0, #1]
   14718:	and	r1, r1, #223	; 0xdf
   1471c:	cmp	r1, #84	; 0x54
   14720:	bne	147c8 <__lxstat64@plt+0x37e8>
   14724:	ldrb	r1, [r0, #2]
   14728:	and	r1, r1, #223	; 0xdf
   1472c:	cmp	r1, #70	; 0x46
   14730:	bne	147c8 <__lxstat64@plt+0x37e8>
   14734:	ldrb	r1, [r0, #3]
   14738:	cmp	r1, #45	; 0x2d
   1473c:	bne	147c8 <__lxstat64@plt+0x37e8>
   14740:	ldrb	r1, [r0, #4]
   14744:	cmp	r1, #56	; 0x38
   14748:	bne	147c8 <__lxstat64@plt+0x37e8>
   1474c:	ldrb	r0, [r0, #5]
   14750:	cmp	r0, #0
   14754:	bne	147c8 <__lxstat64@plt+0x37e8>
   14758:	ldrb	r1, [r5]
   1475c:	movw	r2, #26683	; 0x683b
   14760:	movw	r0, #26687	; 0x683f
   14764:	movt	r2, #1
   14768:	movt	r0, #1
   1476c:	b	147f8 <__lxstat64@plt+0x3818>
   14770:	ldrb	r1, [r0, #1]
   14774:	and	r1, r1, #223	; 0xdf
   14778:	cmp	r1, #66	; 0x42
   1477c:	bne	147c8 <__lxstat64@plt+0x37e8>
   14780:	ldrb	r1, [r0, #2]
   14784:	cmp	r1, #49	; 0x31
   14788:	bne	147c8 <__lxstat64@plt+0x37e8>
   1478c:	ldrb	r1, [r0, #3]
   14790:	cmp	r1, #56	; 0x38
   14794:	bne	147c8 <__lxstat64@plt+0x37e8>
   14798:	ldrb	r1, [r0, #4]
   1479c:	cmp	r1, #48	; 0x30
   147a0:	bne	147c8 <__lxstat64@plt+0x37e8>
   147a4:	ldrb	r1, [r0, #5]
   147a8:	cmp	r1, #51	; 0x33
   147ac:	bne	147c8 <__lxstat64@plt+0x37e8>
   147b0:	ldrb	r1, [r0, #6]
   147b4:	cmp	r1, #48	; 0x30
   147b8:	bne	147c8 <__lxstat64@plt+0x37e8>
   147bc:	ldrb	r0, [r0, #7]
   147c0:	cmp	r0, #0
   147c4:	beq	147e4 <__lxstat64@plt+0x3804>
   147c8:	movw	r1, #26677	; 0x6835
   147cc:	movw	r0, #26681	; 0x6839
   147d0:	cmp	r4, #9
   147d4:	movt	r1, #1
   147d8:	movt	r0, #1
   147dc:	moveq	r0, r1
   147e0:	pop	{r4, r5, fp, pc}
   147e4:	ldrb	r1, [r5]
   147e8:	movw	r2, #26691	; 0x6843
   147ec:	movw	r0, #26695	; 0x6847
   147f0:	movt	r2, #1
   147f4:	movt	r0, #1
   147f8:	cmp	r1, #96	; 0x60
   147fc:	moveq	r0, r2
   14800:	pop	{r4, r5, fp, pc}
   14804:	push	{r4, sl, fp, lr}
   14808:	add	fp, sp, #8
   1480c:	ldrb	r3, [r0]
   14810:	ldrb	ip, [r1]
   14814:	cmp	r3, #45	; 0x2d
   14818:	bne	148ec <__lxstat64@plt+0x390c>
   1481c:	ldrb	r3, [r0, #1]!
   14820:	cmp	r3, #48	; 0x30
   14824:	beq	1481c <__lxstat64@plt+0x383c>
   14828:	cmp	ip, #45	; 0x2d
   1482c:	bne	149f0 <__lxstat64@plt+0x3a10>
   14830:	ldrb	ip, [r1, #1]!
   14834:	cmp	ip, #48	; 0x30
   14838:	beq	14830 <__lxstat64@plt+0x3850>
   1483c:	sub	lr, r3, #48	; 0x30
   14840:	cmp	lr, #9
   14844:	bhi	14884 <__lxstat64@plt+0x38a4>
   14848:	cmp	ip, r3
   1484c:	bne	14884 <__lxstat64@plt+0x38a4>
   14850:	mov	r2, #0
   14854:	add	r3, r1, r2
   14858:	ldrb	ip, [r3, #1]
   1485c:	add	r3, r0, r2
   14860:	add	r2, r2, #1
   14864:	ldrb	r3, [r3, #1]
   14868:	sub	lr, r3, #48	; 0x30
   1486c:	cmp	ip, r3
   14870:	bne	1487c <__lxstat64@plt+0x389c>
   14874:	cmp	lr, #10
   14878:	bcc	14854 <__lxstat64@plt+0x3874>
   1487c:	add	r1, r1, r2
   14880:	add	r0, r0, r2
   14884:	cmp	lr, #9
   14888:	mov	r2, #0
   1488c:	mov	lr, #0
   14890:	bhi	148b0 <__lxstat64@plt+0x38d0>
   14894:	add	r0, r0, #1
   14898:	mov	lr, #0
   1489c:	ldrb	r4, [r0, lr]
   148a0:	add	lr, lr, #1
   148a4:	sub	r4, r4, #48	; 0x30
   148a8:	cmp	r4, #10
   148ac:	bcc	1489c <__lxstat64@plt+0x38bc>
   148b0:	sub	r0, ip, #48	; 0x30
   148b4:	cmp	r0, #9
   148b8:	bhi	148d8 <__lxstat64@plt+0x38f8>
   148bc:	add	r0, r1, #1
   148c0:	mov	r2, #0
   148c4:	ldrb	r1, [r0, r2]
   148c8:	add	r2, r2, #1
   148cc:	sub	r1, r1, #48	; 0x30
   148d0:	cmp	r1, #10
   148d4:	bcc	148c4 <__lxstat64@plt+0x38e4>
   148d8:	cmp	lr, r2
   148dc:	bne	14a28 <__lxstat64@plt+0x3a48>
   148e0:	cmp	lr, #0
   148e4:	subne	lr, ip, r3
   148e8:	b	14a3c <__lxstat64@plt+0x3a5c>
   148ec:	cmp	ip, #45	; 0x2d
   148f0:	bne	1493c <__lxstat64@plt+0x395c>
   148f4:	add	r1, r1, #1
   148f8:	ldrb	r2, [r1], #1
   148fc:	cmp	r2, #48	; 0x30
   14900:	beq	148f8 <__lxstat64@plt+0x3918>
   14904:	sub	r1, r2, #48	; 0x30
   14908:	mov	lr, #1
   1490c:	cmp	r1, #10
   14910:	bcc	14a3c <__lxstat64@plt+0x3a5c>
   14914:	cmp	r3, #48	; 0x30
   14918:	bne	1492c <__lxstat64@plt+0x394c>
   1491c:	add	r0, r0, #1
   14920:	ldrb	r3, [r0], #1
   14924:	cmp	r3, #48	; 0x30
   14928:	beq	14920 <__lxstat64@plt+0x3940>
   1492c:	sub	r0, r3, #48	; 0x30
   14930:	mov	lr, #0
   14934:	cmp	r0, #10
   14938:	b	14a2c <__lxstat64@plt+0x3a4c>
   1493c:	cmp	r3, #48	; 0x30
   14940:	bne	14950 <__lxstat64@plt+0x3970>
   14944:	ldrb	r3, [r0, #1]!
   14948:	b	1493c <__lxstat64@plt+0x395c>
   1494c:	ldrb	ip, [r1, #1]!
   14950:	cmp	ip, #48	; 0x30
   14954:	beq	1494c <__lxstat64@plt+0x396c>
   14958:	sub	r2, r3, #48	; 0x30
   1495c:	cmp	r2, #9
   14960:	bhi	14988 <__lxstat64@plt+0x39a8>
   14964:	cmp	r3, ip
   14968:	bne	14988 <__lxstat64@plt+0x39a8>
   1496c:	ldrb	r3, [r0, #1]!
   14970:	ldrb	ip, [r1, #1]!
   14974:	sub	r2, r3, #48	; 0x30
   14978:	cmp	r3, ip
   1497c:	bne	14988 <__lxstat64@plt+0x39a8>
   14980:	cmp	r2, #10
   14984:	bcc	1496c <__lxstat64@plt+0x398c>
   14988:	mov	r4, #0
   1498c:	cmp	r2, #9
   14990:	mov	lr, #0
   14994:	bhi	149b4 <__lxstat64@plt+0x39d4>
   14998:	add	r0, r0, #1
   1499c:	mov	lr, #0
   149a0:	ldrb	r2, [r0, lr]
   149a4:	add	lr, lr, #1
   149a8:	sub	r2, r2, #48	; 0x30
   149ac:	cmp	r2, #10
   149b0:	bcc	149a0 <__lxstat64@plt+0x39c0>
   149b4:	sub	r0, ip, #48	; 0x30
   149b8:	cmp	r0, #9
   149bc:	bhi	149dc <__lxstat64@plt+0x39fc>
   149c0:	add	r0, r1, #1
   149c4:	mov	r4, #0
   149c8:	ldrb	r1, [r0, r4]
   149cc:	add	r4, r4, #1
   149d0:	sub	r1, r1, #48	; 0x30
   149d4:	cmp	r1, #10
   149d8:	bcc	149c8 <__lxstat64@plt+0x39e8>
   149dc:	cmp	lr, r4
   149e0:	bne	14a34 <__lxstat64@plt+0x3a54>
   149e4:	cmp	lr, #0
   149e8:	subne	lr, r3, ip
   149ec:	b	14a3c <__lxstat64@plt+0x3a5c>
   149f0:	sub	r0, r3, #48	; 0x30
   149f4:	mvn	lr, #0
   149f8:	cmp	r0, #10
   149fc:	bcc	14a3c <__lxstat64@plt+0x3a5c>
   14a00:	cmp	ip, #48	; 0x30
   14a04:	bne	14a18 <__lxstat64@plt+0x3a38>
   14a08:	add	r0, r1, #1
   14a0c:	ldrb	ip, [r0], #1
   14a10:	cmp	ip, #48	; 0x30
   14a14:	beq	14a0c <__lxstat64@plt+0x3a2c>
   14a18:	sub	r0, ip, #48	; 0x30
   14a1c:	mov	lr, #0
   14a20:	cmp	r0, #10
   14a24:	b	14a38 <__lxstat64@plt+0x3a58>
   14a28:	mvn	lr, #0
   14a2c:	movwcc	lr, #1
   14a30:	b	14a3c <__lxstat64@plt+0x3a5c>
   14a34:	mov	lr, #1
   14a38:	mvncc	lr, #0
   14a3c:	mov	r0, lr
   14a40:	pop	{r4, sl, fp, pc}
   14a44:	push	{fp, lr}
   14a48:	mov	fp, sp
   14a4c:	push	{r2, r3}
   14a50:	mov	r2, #0
   14a54:	mov	r3, #0
   14a58:	bl	14a64 <__lxstat64@plt+0x3a84>
   14a5c:	mov	sp, fp
   14a60:	pop	{fp, pc}
   14a64:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14a68:	add	fp, sp, #24
   14a6c:	sub	sp, sp, #8
   14a70:	mov	r5, r1
   14a74:	mov	r6, r0
   14a78:	ldr	r0, [fp, #8]
   14a7c:	ldr	r1, [fp, #12]
   14a80:	mov	r8, r3
   14a84:	mov	r7, r2
   14a88:	bl	14fcc <__lxstat64@plt+0x3fec>
   14a8c:	cmp	r0, #0
   14a90:	beq	14aec <__lxstat64@plt+0x3b0c>
   14a94:	mov	r4, r0
   14a98:	cmp	r7, #0
   14a9c:	beq	14ac4 <__lxstat64@plt+0x3ae4>
   14aa0:	movw	r0, #26528	; 0x67a0
   14aa4:	mov	r1, r5
   14aa8:	mov	r2, r7
   14aac:	mov	r3, r8
   14ab0:	movt	r0, #1
   14ab4:	stm	sp, {r0, r4}
   14ab8:	mov	r0, r6
   14abc:	bl	10e9c <error_at_line@plt>
   14ac0:	b	14adc <__lxstat64@plt+0x3afc>
   14ac4:	movw	r2, #26528	; 0x67a0
   14ac8:	mov	r0, r6
   14acc:	mov	r1, r5
   14ad0:	mov	r3, r4
   14ad4:	movt	r2, #1
   14ad8:	bl	10e84 <error@plt>
   14adc:	mov	r0, r4
   14ae0:	sub	sp, fp, #24
   14ae4:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   14ae8:	b	1535c <__lxstat64@plt+0x437c>
   14aec:	bl	10efc <__errno_location@plt>
   14af0:	movw	r1, #26784	; 0x68a0
   14af4:	ldr	r4, [r0]
   14af8:	mov	r0, #0
   14afc:	mov	r2, #5
   14b00:	movt	r1, #1
   14b04:	bl	10e00 <dcgettext@plt>
   14b08:	mov	r2, r0
   14b0c:	mov	r0, #0
   14b10:	mov	r1, r4
   14b14:	bl	10e84 <error@plt>
   14b18:	bl	10fd4 <abort@plt>
   14b1c:	b	14b20 <__lxstat64@plt+0x3b40>
   14b20:	push	{r4, r5, r6, sl, fp, lr}
   14b24:	add	fp, sp, #16
   14b28:	mov	r4, r2
   14b2c:	mov	r5, r1
   14b30:	mov	r6, r0
   14b34:	bl	154c4 <__lxstat64@plt+0x44e4>
   14b38:	cmp	r0, #0
   14b3c:	popne	{r4, r5, r6, sl, fp, pc}
   14b40:	cmp	r6, #0
   14b44:	beq	14b58 <__lxstat64@plt+0x3b78>
   14b48:	cmp	r5, #0
   14b4c:	cmpne	r4, #0
   14b50:	bne	14b58 <__lxstat64@plt+0x3b78>
   14b54:	pop	{r4, r5, r6, sl, fp, pc}
   14b58:	bl	14f88 <__lxstat64@plt+0x3fa8>
   14b5c:	push	{fp, lr}
   14b60:	mov	fp, sp
   14b64:	bl	15164 <__lxstat64@plt+0x4184>
   14b68:	cmp	r0, #0
   14b6c:	popne	{fp, pc}
   14b70:	bl	14f88 <__lxstat64@plt+0x3fa8>
   14b74:	push	{fp, lr}
   14b78:	mov	fp, sp
   14b7c:	bl	15164 <__lxstat64@plt+0x4184>
   14b80:	cmp	r0, #0
   14b84:	popne	{fp, pc}
   14b88:	bl	14f88 <__lxstat64@plt+0x3fa8>
   14b8c:	push	{fp, lr}
   14b90:	mov	fp, sp
   14b94:	bl	15164 <__lxstat64@plt+0x4184>
   14b98:	cmp	r0, #0
   14b9c:	popne	{fp, pc}
   14ba0:	bl	14f88 <__lxstat64@plt+0x3fa8>
   14ba4:	push	{r4, r5, fp, lr}
   14ba8:	add	fp, sp, #8
   14bac:	mov	r4, r1
   14bb0:	mov	r5, r0
   14bb4:	bl	15194 <__lxstat64@plt+0x41b4>
   14bb8:	cmp	r0, #0
   14bbc:	popne	{r4, r5, fp, pc}
   14bc0:	cmp	r5, #0
   14bc4:	beq	14bd4 <__lxstat64@plt+0x3bf4>
   14bc8:	cmp	r4, #0
   14bcc:	bne	14bd4 <__lxstat64@plt+0x3bf4>
   14bd0:	pop	{r4, r5, fp, pc}
   14bd4:	bl	14f88 <__lxstat64@plt+0x3fa8>
   14bd8:	push	{fp, lr}
   14bdc:	mov	fp, sp
   14be0:	cmp	r1, #0
   14be4:	orreq	r1, r1, #1
   14be8:	bl	15194 <__lxstat64@plt+0x41b4>
   14bec:	cmp	r0, #0
   14bf0:	popne	{fp, pc}
   14bf4:	bl	14f88 <__lxstat64@plt+0x3fa8>
   14bf8:	push	{fp, lr}
   14bfc:	mov	fp, sp
   14c00:	clz	r3, r2
   14c04:	lsr	ip, r3, #5
   14c08:	clz	r3, r1
   14c0c:	lsr	r3, r3, #5
   14c10:	orrs	r3, r3, ip
   14c14:	movwne	r1, #1
   14c18:	movwne	r2, #1
   14c1c:	bl	154c4 <__lxstat64@plt+0x44e4>
   14c20:	cmp	r0, #0
   14c24:	popne	{fp, pc}
   14c28:	bl	14f88 <__lxstat64@plt+0x3fa8>
   14c2c:	push	{fp, lr}
   14c30:	mov	fp, sp
   14c34:	mov	r2, r1
   14c38:	mov	r1, r0
   14c3c:	mov	r0, #0
   14c40:	bl	154c4 <__lxstat64@plt+0x44e4>
   14c44:	cmp	r0, #0
   14c48:	popne	{fp, pc}
   14c4c:	bl	14f88 <__lxstat64@plt+0x3fa8>
   14c50:	mov	r2, r1
   14c54:	mov	r1, r0
   14c58:	mov	r0, #0
   14c5c:	b	14bf8 <__lxstat64@plt+0x3c18>
   14c60:	mov	r2, #1
   14c64:	b	14c68 <__lxstat64@plt+0x3c88>
   14c68:	push	{r4, r5, fp, lr}
   14c6c:	add	fp, sp, #8
   14c70:	ldr	r5, [r1]
   14c74:	mov	r4, r1
   14c78:	cmp	r0, #0
   14c7c:	beq	14c94 <__lxstat64@plt+0x3cb4>
   14c80:	mov	r1, #1
   14c84:	add	r1, r1, r5, lsr #1
   14c88:	adds	r5, r5, r1
   14c8c:	bcc	14cac <__lxstat64@plt+0x3ccc>
   14c90:	bl	14f88 <__lxstat64@plt+0x3fa8>
   14c94:	cmp	r5, #0
   14c98:	bne	14cac <__lxstat64@plt+0x3ccc>
   14c9c:	mov	r1, #64	; 0x40
   14ca0:	cmp	r2, #64	; 0x40
   14ca4:	udiv	r5, r1, r2
   14ca8:	addhi	r5, r5, #1
   14cac:	mov	r1, r5
   14cb0:	bl	14b20 <__lxstat64@plt+0x3b40>
   14cb4:	str	r5, [r4]
   14cb8:	pop	{r4, r5, fp, pc}
   14cbc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14cc0:	add	fp, sp, #24
   14cc4:	ldr	r6, [r1]
   14cc8:	mov	r8, r1
   14ccc:	ldr	r4, [fp, #8]
   14cd0:	add	r1, r6, r6, asr #1
   14cd4:	cmp	r1, r6
   14cd8:	mvnvs	r1, #-2147483648	; 0x80000000
   14cdc:	cmp	r1, r3
   14ce0:	mov	r5, r1
   14ce4:	movgt	r5, r3
   14ce8:	cmn	r3, #1
   14cec:	movle	r5, r1
   14cf0:	cmn	r4, #1
   14cf4:	ble	14d14 <__lxstat64@plt+0x3d34>
   14cf8:	cmp	r4, #0
   14cfc:	beq	14d68 <__lxstat64@plt+0x3d88>
   14d00:	cmn	r5, #1
   14d04:	ble	14d3c <__lxstat64@plt+0x3d5c>
   14d08:	mvn	r7, #-2147483648	; 0x80000000
   14d0c:	udiv	r1, r7, r4
   14d10:	b	14d30 <__lxstat64@plt+0x3d50>
   14d14:	cmn	r5, #1
   14d18:	ble	14d58 <__lxstat64@plt+0x3d78>
   14d1c:	cmn	r4, #1
   14d20:	beq	14d68 <__lxstat64@plt+0x3d88>
   14d24:	mov	r1, #-2147483648	; 0x80000000
   14d28:	mvn	r7, #-2147483648	; 0x80000000
   14d2c:	sdiv	r1, r1, r4
   14d30:	cmp	r1, r5
   14d34:	bge	14d68 <__lxstat64@plt+0x3d88>
   14d38:	b	14d78 <__lxstat64@plt+0x3d98>
   14d3c:	beq	14d68 <__lxstat64@plt+0x3d88>
   14d40:	mov	r1, #-2147483648	; 0x80000000
   14d44:	mvn	r7, #-2147483648	; 0x80000000
   14d48:	sdiv	r1, r1, r5
   14d4c:	cmp	r1, r4
   14d50:	bge	14d68 <__lxstat64@plt+0x3d88>
   14d54:	b	14d78 <__lxstat64@plt+0x3d98>
   14d58:	mvn	r7, #-2147483648	; 0x80000000
   14d5c:	sdiv	r1, r7, r4
   14d60:	cmp	r5, r1
   14d64:	blt	14d78 <__lxstat64@plt+0x3d98>
   14d68:	mul	r1, r5, r4
   14d6c:	mov	r7, #64	; 0x40
   14d70:	cmp	r1, #63	; 0x3f
   14d74:	bgt	14d80 <__lxstat64@plt+0x3da0>
   14d78:	sdiv	r5, r7, r4
   14d7c:	mul	r1, r5, r4
   14d80:	cmp	r0, #0
   14d84:	moveq	r7, #0
   14d88:	streq	r7, [r8]
   14d8c:	sub	r7, r5, r6
   14d90:	cmp	r7, r2
   14d94:	bge	14e38 <__lxstat64@plt+0x3e58>
   14d98:	add	r5, r6, r2
   14d9c:	mov	r2, #0
   14da0:	mov	r1, #0
   14da4:	cmp	r5, r3
   14da8:	movwgt	r2, #1
   14dac:	cmn	r3, #1
   14db0:	movwgt	r1, #1
   14db4:	cmp	r5, r6
   14db8:	bvs	14e20 <__lxstat64@plt+0x3e40>
   14dbc:	ands	r1, r1, r2
   14dc0:	bne	14e20 <__lxstat64@plt+0x3e40>
   14dc4:	cmn	r4, #1
   14dc8:	ble	14de8 <__lxstat64@plt+0x3e08>
   14dcc:	cmp	r4, #0
   14dd0:	beq	14e34 <__lxstat64@plt+0x3e54>
   14dd4:	cmn	r5, #1
   14dd8:	ble	14e0c <__lxstat64@plt+0x3e2c>
   14ddc:	mvn	r1, #-2147483648	; 0x80000000
   14de0:	udiv	r1, r1, r4
   14de4:	b	14e00 <__lxstat64@plt+0x3e20>
   14de8:	cmn	r5, #1
   14dec:	ble	14e24 <__lxstat64@plt+0x3e44>
   14df0:	cmn	r4, #1
   14df4:	beq	14e34 <__lxstat64@plt+0x3e54>
   14df8:	mov	r1, #-2147483648	; 0x80000000
   14dfc:	sdiv	r1, r1, r4
   14e00:	cmp	r1, r5
   14e04:	bge	14e34 <__lxstat64@plt+0x3e54>
   14e08:	b	14e20 <__lxstat64@plt+0x3e40>
   14e0c:	beq	14e34 <__lxstat64@plt+0x3e54>
   14e10:	mov	r1, #-2147483648	; 0x80000000
   14e14:	sdiv	r1, r1, r5
   14e18:	cmp	r1, r4
   14e1c:	bge	14e34 <__lxstat64@plt+0x3e54>
   14e20:	bl	14f88 <__lxstat64@plt+0x3fa8>
   14e24:	mvn	r1, #-2147483648	; 0x80000000
   14e28:	sdiv	r1, r1, r4
   14e2c:	cmp	r5, r1
   14e30:	blt	14e20 <__lxstat64@plt+0x3e40>
   14e34:	mul	r1, r5, r4
   14e38:	bl	14ba4 <__lxstat64@plt+0x3bc4>
   14e3c:	str	r5, [r8]
   14e40:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14e44:	push	{fp, lr}
   14e48:	mov	fp, sp
   14e4c:	mov	r1, #1
   14e50:	bl	15110 <__lxstat64@plt+0x4130>
   14e54:	cmp	r0, #0
   14e58:	popne	{fp, pc}
   14e5c:	bl	14f88 <__lxstat64@plt+0x3fa8>
   14e60:	push	{fp, lr}
   14e64:	mov	fp, sp
   14e68:	bl	15110 <__lxstat64@plt+0x4130>
   14e6c:	cmp	r0, #0
   14e70:	popne	{fp, pc}
   14e74:	bl	14f88 <__lxstat64@plt+0x3fa8>
   14e78:	push	{fp, lr}
   14e7c:	mov	fp, sp
   14e80:	mov	r1, #1
   14e84:	bl	15110 <__lxstat64@plt+0x4130>
   14e88:	cmp	r0, #0
   14e8c:	popne	{fp, pc}
   14e90:	bl	14f88 <__lxstat64@plt+0x3fa8>
   14e94:	push	{fp, lr}
   14e98:	mov	fp, sp
   14e9c:	bl	15110 <__lxstat64@plt+0x4130>
   14ea0:	cmp	r0, #0
   14ea4:	popne	{fp, pc}
   14ea8:	bl	14f88 <__lxstat64@plt+0x3fa8>
   14eac:	push	{r4, r5, fp, lr}
   14eb0:	add	fp, sp, #8
   14eb4:	mov	r5, r0
   14eb8:	mov	r0, r1
   14ebc:	mov	r4, r1
   14ec0:	bl	15164 <__lxstat64@plt+0x4184>
   14ec4:	cmp	r0, #0
   14ec8:	beq	14edc <__lxstat64@plt+0x3efc>
   14ecc:	mov	r1, r5
   14ed0:	mov	r2, r4
   14ed4:	pop	{r4, r5, fp, lr}
   14ed8:	b	10de8 <memcpy@plt>
   14edc:	bl	14f88 <__lxstat64@plt+0x3fa8>
   14ee0:	push	{r4, r5, fp, lr}
   14ee4:	add	fp, sp, #8
   14ee8:	mov	r5, r0
   14eec:	mov	r0, r1
   14ef0:	mov	r4, r1
   14ef4:	bl	15164 <__lxstat64@plt+0x4184>
   14ef8:	cmp	r0, #0
   14efc:	beq	14f10 <__lxstat64@plt+0x3f30>
   14f00:	mov	r1, r5
   14f04:	mov	r2, r4
   14f08:	pop	{r4, r5, fp, lr}
   14f0c:	b	10de8 <memcpy@plt>
   14f10:	bl	14f88 <__lxstat64@plt+0x3fa8>
   14f14:	push	{r4, r5, fp, lr}
   14f18:	add	fp, sp, #8
   14f1c:	mov	r5, r0
   14f20:	add	r0, r1, #1
   14f24:	mov	r4, r1
   14f28:	bl	15164 <__lxstat64@plt+0x4184>
   14f2c:	cmp	r0, #0
   14f30:	beq	14f4c <__lxstat64@plt+0x3f6c>
   14f34:	mov	r1, #0
   14f38:	mov	r2, r4
   14f3c:	strb	r1, [r0, r4]
   14f40:	mov	r1, r5
   14f44:	pop	{r4, r5, fp, lr}
   14f48:	b	10de8 <memcpy@plt>
   14f4c:	bl	14f88 <__lxstat64@plt+0x3fa8>
   14f50:	push	{r4, r5, fp, lr}
   14f54:	add	fp, sp, #8
   14f58:	mov	r4, r0
   14f5c:	bl	10ef0 <strlen@plt>
   14f60:	add	r5, r0, #1
   14f64:	mov	r0, r5
   14f68:	bl	15164 <__lxstat64@plt+0x4184>
   14f6c:	cmp	r0, #0
   14f70:	beq	14f84 <__lxstat64@plt+0x3fa4>
   14f74:	mov	r1, r4
   14f78:	mov	r2, r5
   14f7c:	pop	{r4, r5, fp, lr}
   14f80:	b	10de8 <memcpy@plt>
   14f84:	bl	14f88 <__lxstat64@plt+0x3fa8>
   14f88:	push	{fp, lr}
   14f8c:	mov	fp, sp
   14f90:	movw	r0, #28904	; 0x70e8
   14f94:	movw	r1, #26816	; 0x68c0
   14f98:	mov	r2, #5
   14f9c:	movt	r0, #2
   14fa0:	movt	r1, #1
   14fa4:	ldr	r4, [r0]
   14fa8:	mov	r0, #0
   14fac:	bl	10e00 <dcgettext@plt>
   14fb0:	movw	r2, #26528	; 0x67a0
   14fb4:	mov	r3, r0
   14fb8:	mov	r0, r4
   14fbc:	mov	r1, #0
   14fc0:	movt	r2, #1
   14fc4:	bl	10e84 <error@plt>
   14fc8:	bl	10fd4 <abort@plt>
   14fcc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14fd0:	add	fp, sp, #24
   14fd4:	sub	sp, sp, #16
   14fd8:	mov	r3, r1
   14fdc:	mov	r2, r0
   14fe0:	mov	r4, #0
   14fe4:	mov	r0, r2
   14fe8:	ldrb	r1, [r0, -r4, lsl #1]!
   14fec:	cmp	r1, #37	; 0x25
   14ff0:	bne	15008 <__lxstat64@plt+0x4028>
   14ff4:	ldrb	r0, [r0, #1]
   14ff8:	cmp	r0, #115	; 0x73
   14ffc:	bne	150a4 <__lxstat64@plt+0x40c4>
   15000:	sub	r4, r4, #1
   15004:	b	14fe4 <__lxstat64@plt+0x4004>
   15008:	cmp	r1, #0
   1500c:	bne	150a4 <__lxstat64@plt+0x40c4>
   15010:	cmp	r4, #0
   15014:	str	r3, [sp, #12]
   15018:	str	r3, [sp, #8]
   1501c:	beq	150d8 <__lxstat64@plt+0x40f8>
   15020:	ldr	r0, [sp, #8]
   15024:	mov	r5, #0
   15028:	mov	r7, r4
   1502c:	add	r6, r0, #4
   15030:	str	r6, [sp, #8]
   15034:	ldr	r0, [r6, #-4]
   15038:	bl	10ef0 <strlen@plt>
   1503c:	adds	r5, r0, r5
   15040:	add	r6, r6, #4
   15044:	mvncs	r5, #0
   15048:	adds	r7, r7, #1
   1504c:	bcc	15030 <__lxstat64@plt+0x4050>
   15050:	cmn	r5, #1
   15054:	ble	150f4 <__lxstat64@plt+0x4114>
   15058:	add	r0, r5, #1
   1505c:	bl	14b5c <__lxstat64@plt+0x3b7c>
   15060:	mov	r8, r0
   15064:	mov	r5, r0
   15068:	ldr	r0, [sp, #12]
   1506c:	add	r1, r0, #4
   15070:	str	r1, [sp, #12]
   15074:	ldr	r6, [r0]
   15078:	mov	r0, r6
   1507c:	bl	10ef0 <strlen@plt>
   15080:	mov	r7, r0
   15084:	mov	r0, r5
   15088:	mov	r1, r6
   1508c:	mov	r2, r7
   15090:	bl	10de8 <memcpy@plt>
   15094:	add	r5, r5, r7
   15098:	adds	r4, r4, #1
   1509c:	bcc	15068 <__lxstat64@plt+0x4088>
   150a0:	b	150e8 <__lxstat64@plt+0x4108>
   150a4:	add	r0, sp, #4
   150a8:	mov	r1, #1
   150ac:	bl	10f14 <__vasprintf_chk@plt>
   150b0:	cmn	r0, #1
   150b4:	ble	150c0 <__lxstat64@plt+0x40e0>
   150b8:	ldr	r8, [sp, #4]
   150bc:	b	15104 <__lxstat64@plt+0x4124>
   150c0:	bl	10efc <__errno_location@plt>
   150c4:	ldr	r0, [r0]
   150c8:	mov	r8, #0
   150cc:	cmp	r0, #12
   150d0:	bne	15104 <__lxstat64@plt+0x4124>
   150d4:	bl	14f88 <__lxstat64@plt+0x3fa8>
   150d8:	mov	r0, #1
   150dc:	bl	14b5c <__lxstat64@plt+0x3b7c>
   150e0:	mov	r8, r0
   150e4:	mov	r5, r0
   150e8:	mov	r0, #0
   150ec:	strb	r0, [r5]
   150f0:	b	15104 <__lxstat64@plt+0x4124>
   150f4:	bl	10efc <__errno_location@plt>
   150f8:	mov	r1, #75	; 0x4b
   150fc:	mov	r8, #0
   15100:	str	r1, [r0]
   15104:	mov	r0, r8
   15108:	sub	sp, fp, #24
   1510c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15110:	clz	r2, r1
   15114:	clz	r3, r0
   15118:	lsr	r2, r2, #5
   1511c:	lsr	r3, r3, #5
   15120:	orrs	r2, r3, r2
   15124:	movwne	r1, #1
   15128:	movwne	r0, #1
   1512c:	cmp	r1, #0
   15130:	beq	15160 <__lxstat64@plt+0x4180>
   15134:	mvn	r2, #-2147483648	; 0x80000000
   15138:	udiv	r2, r2, r1
   1513c:	cmp	r2, r0
   15140:	bcs	15160 <__lxstat64@plt+0x4180>
   15144:	push	{fp, lr}
   15148:	mov	fp, sp
   1514c:	bl	10efc <__errno_location@plt>
   15150:	mov	r1, #12
   15154:	str	r1, [r0]
   15158:	mov	r0, #0
   1515c:	pop	{fp, pc}
   15160:	b	10d88 <calloc@plt>
   15164:	cmp	r0, #0
   15168:	movweq	r0, #1
   1516c:	cmn	r0, #1
   15170:	ble	15178 <__lxstat64@plt+0x4198>
   15174:	b	10e90 <malloc@plt>
   15178:	push	{fp, lr}
   1517c:	mov	fp, sp
   15180:	bl	10efc <__errno_location@plt>
   15184:	mov	r1, #12
   15188:	str	r1, [r0]
   1518c:	mov	r0, #0
   15190:	pop	{fp, pc}
   15194:	push	{fp, lr}
   15198:	mov	fp, sp
   1519c:	cmp	r0, #0
   151a0:	beq	151bc <__lxstat64@plt+0x41dc>
   151a4:	cmp	r1, #0
   151a8:	beq	151c8 <__lxstat64@plt+0x41e8>
   151ac:	cmn	r1, #1
   151b0:	ble	151d0 <__lxstat64@plt+0x41f0>
   151b4:	pop	{fp, lr}
   151b8:	b	10e0c <realloc@plt>
   151bc:	mov	r0, r1
   151c0:	pop	{fp, lr}
   151c4:	b	15164 <__lxstat64@plt+0x4184>
   151c8:	bl	1535c <__lxstat64@plt+0x437c>
   151cc:	b	151dc <__lxstat64@plt+0x41fc>
   151d0:	bl	10efc <__errno_location@plt>
   151d4:	mov	r1, #12
   151d8:	str	r1, [r0]
   151dc:	mov	r0, #0
   151e0:	pop	{fp, pc}
   151e4:	push	{r4, r5, r6, sl, fp, lr}
   151e8:	add	fp, sp, #16
   151ec:	mov	r4, r0
   151f0:	bl	10e60 <__fpending@plt>
   151f4:	mov	r5, r0
   151f8:	mov	r0, r4
   151fc:	bl	10e6c <ferror_unlocked@plt>
   15200:	mov	r6, r0
   15204:	mov	r0, r4
   15208:	bl	15264 <__lxstat64@plt+0x4284>
   1520c:	cmp	r6, #0
   15210:	beq	15230 <__lxstat64@plt+0x4250>
   15214:	mvn	r4, #0
   15218:	cmp	r0, #0
   1521c:	bne	1525c <__lxstat64@plt+0x427c>
   15220:	bl	10efc <__errno_location@plt>
   15224:	mov	r1, #0
   15228:	str	r1, [r0]
   1522c:	b	1525c <__lxstat64@plt+0x427c>
   15230:	cmp	r0, #0
   15234:	mov	r4, r0
   15238:	mvnne	r4, #0
   1523c:	cmp	r5, #0
   15240:	bne	1525c <__lxstat64@plt+0x427c>
   15244:	cmp	r0, #0
   15248:	beq	1525c <__lxstat64@plt+0x427c>
   1524c:	bl	10efc <__errno_location@plt>
   15250:	ldr	r0, [r0]
   15254:	subs	r4, r0, #9
   15258:	mvnne	r4, #0
   1525c:	mov	r0, r4
   15260:	pop	{r4, r5, r6, sl, fp, pc}
   15264:	push	{r4, r5, r6, sl, fp, lr}
   15268:	add	fp, sp, #16
   1526c:	sub	sp, sp, #8
   15270:	mov	r4, r0
   15274:	bl	10f38 <fileno@plt>
   15278:	cmn	r0, #1
   1527c:	ble	152f0 <__lxstat64@plt+0x4310>
   15280:	mov	r0, r4
   15284:	bl	10eb4 <__freading@plt>
   15288:	cmp	r0, #0
   1528c:	beq	152b8 <__lxstat64@plt+0x42d8>
   15290:	mov	r0, r4
   15294:	bl	10f38 <fileno@plt>
   15298:	mov	r1, #1
   1529c:	mov	r2, #0
   152a0:	mov	r3, #0
   152a4:	str	r1, [sp]
   152a8:	bl	10e48 <lseek64@plt>
   152ac:	and	r0, r0, r1
   152b0:	cmn	r0, #1
   152b4:	beq	152f0 <__lxstat64@plt+0x4310>
   152b8:	mov	r0, r4
   152bc:	bl	15300 <__lxstat64@plt+0x4320>
   152c0:	cmp	r0, #0
   152c4:	beq	152f0 <__lxstat64@plt+0x4310>
   152c8:	bl	10efc <__errno_location@plt>
   152cc:	ldr	r6, [r0]
   152d0:	mov	r5, r0
   152d4:	mov	r0, r4
   152d8:	bl	10f50 <fclose@plt>
   152dc:	cmp	r6, #0
   152e0:	strne	r6, [r5]
   152e4:	mvnne	r0, #0
   152e8:	sub	sp, fp, #16
   152ec:	pop	{r4, r5, r6, sl, fp, pc}
   152f0:	mov	r0, r4
   152f4:	sub	sp, fp, #16
   152f8:	pop	{r4, r5, r6, sl, fp, lr}
   152fc:	b	10f50 <fclose@plt>
   15300:	push	{r4, sl, fp, lr}
   15304:	add	fp, sp, #8
   15308:	sub	sp, sp, #8
   1530c:	mov	r4, r0
   15310:	cmp	r0, #0
   15314:	beq	1534c <__lxstat64@plt+0x436c>
   15318:	mov	r0, r4
   1531c:	bl	10eb4 <__freading@plt>
   15320:	cmp	r0, #0
   15324:	beq	1534c <__lxstat64@plt+0x436c>
   15328:	ldrb	r0, [r4, #1]
   1532c:	tst	r0, #1
   15330:	beq	1534c <__lxstat64@plt+0x436c>
   15334:	mov	r0, #1
   15338:	mov	r2, #0
   1533c:	mov	r3, #0
   15340:	str	r0, [sp]
   15344:	mov	r0, r4
   15348:	bl	15384 <__lxstat64@plt+0x43a4>
   1534c:	mov	r0, r4
   15350:	sub	sp, fp, #8
   15354:	pop	{r4, sl, fp, lr}
   15358:	b	10dc4 <fflush@plt>
   1535c:	push	{r4, r5, r6, sl, fp, lr}
   15360:	add	fp, sp, #16
   15364:	mov	r4, r0
   15368:	bl	10efc <__errno_location@plt>
   1536c:	ldr	r6, [r0]
   15370:	mov	r5, r0
   15374:	mov	r0, r4
   15378:	bl	10dd0 <free@plt>
   1537c:	str	r6, [r5]
   15380:	pop	{r4, r5, r6, sl, fp, pc}
   15384:	push	{r4, r5, r6, r7, fp, lr}
   15388:	add	fp, sp, #16
   1538c:	sub	sp, sp, #8
   15390:	mov	r4, r0
   15394:	ldr	r0, [r0, #4]
   15398:	mov	r5, r3
   1539c:	mov	r6, r2
   153a0:	ldr	r1, [r4, #8]
   153a4:	cmp	r1, r0
   153a8:	bne	153c4 <__lxstat64@plt+0x43e4>
   153ac:	ldrd	r0, [r4, #16]
   153b0:	cmp	r1, r0
   153b4:	bne	153c4 <__lxstat64@plt+0x43e4>
   153b8:	ldr	r0, [r4, #36]	; 0x24
   153bc:	cmp	r0, #0
   153c0:	beq	153dc <__lxstat64@plt+0x43fc>
   153c4:	mov	r0, r4
   153c8:	mov	r2, r6
   153cc:	mov	r3, r5
   153d0:	sub	sp, fp, #16
   153d4:	pop	{r4, r5, r6, r7, fp, lr}
   153d8:	b	10f5c <fseeko64@plt>
   153dc:	ldr	r7, [fp, #8]
   153e0:	mov	r0, r4
   153e4:	bl	10f38 <fileno@plt>
   153e8:	mov	r2, r6
   153ec:	mov	r3, r5
   153f0:	str	r7, [sp]
   153f4:	bl	10e48 <lseek64@plt>
   153f8:	and	r2, r0, r1
   153fc:	cmn	r2, #1
   15400:	beq	1541c <__lxstat64@plt+0x443c>
   15404:	strd	r0, [r4, #80]	; 0x50
   15408:	ldr	r0, [r4]
   1540c:	bic	r0, r0, #16
   15410:	str	r0, [r4]
   15414:	mov	r0, #0
   15418:	b	15420 <__lxstat64@plt+0x4440>
   1541c:	mvn	r0, #0
   15420:	sub	sp, fp, #16
   15424:	pop	{r4, r5, r6, r7, fp, pc}
   15428:	push	{fp, lr}
   1542c:	mov	fp, sp
   15430:	mov	r0, #14
   15434:	bl	10f80 <nl_langinfo@plt>
   15438:	movw	r1, #22728	; 0x58c8
   1543c:	cmp	r0, #0
   15440:	movt	r1, #1
   15444:	movne	r1, r0
   15448:	movw	r0, #26833	; 0x68d1
   1544c:	ldrb	r2, [r1]
   15450:	movt	r0, #1
   15454:	cmp	r2, #0
   15458:	movne	r0, r1
   1545c:	pop	{fp, pc}
   15460:	push	{r4, r5, r6, r7, fp, lr}
   15464:	add	fp, sp, #16
   15468:	sub	sp, sp, #8
   1546c:	cmp	r0, #0
   15470:	add	r5, sp, #4
   15474:	mov	r7, r2
   15478:	mov	r4, r1
   1547c:	movne	r5, r0
   15480:	mov	r0, r5
   15484:	bl	10e78 <mbrtowc@plt>
   15488:	mov	r6, r0
   1548c:	cmp	r7, #0
   15490:	beq	154b8 <__lxstat64@plt+0x44d8>
   15494:	cmn	r6, #2
   15498:	bcc	154b8 <__lxstat64@plt+0x44d8>
   1549c:	mov	r0, #0
   154a0:	bl	15500 <__lxstat64@plt+0x4520>
   154a4:	cmp	r0, #0
   154a8:	bne	154b8 <__lxstat64@plt+0x44d8>
   154ac:	ldrb	r0, [r4]
   154b0:	mov	r6, #1
   154b4:	str	r0, [r5]
   154b8:	mov	r0, r6
   154bc:	sub	sp, fp, #16
   154c0:	pop	{r4, r5, r6, r7, fp, pc}
   154c4:	cmp	r2, #0
   154c8:	beq	154f8 <__lxstat64@plt+0x4518>
   154cc:	mvn	r3, #0
   154d0:	udiv	r3, r3, r2
   154d4:	cmp	r3, r1
   154d8:	bcs	154f8 <__lxstat64@plt+0x4518>
   154dc:	push	{fp, lr}
   154e0:	mov	fp, sp
   154e4:	bl	10efc <__errno_location@plt>
   154e8:	mov	r1, #12
   154ec:	str	r1, [r0]
   154f0:	mov	r0, #0
   154f4:	pop	{fp, pc}
   154f8:	mul	r1, r2, r1
   154fc:	b	15194 <__lxstat64@plt+0x41b4>
   15500:	push	{r4, sl, fp, lr}
   15504:	add	fp, sp, #8
   15508:	sub	sp, sp, #264	; 0x108
   1550c:	add	r1, sp, #7
   15510:	movw	r2, #257	; 0x101
   15514:	bl	1556c <__lxstat64@plt+0x458c>
   15518:	mov	r4, #0
   1551c:	cmp	r0, #0
   15520:	bne	15560 <__lxstat64@plt+0x4580>
   15524:	movw	r1, #26839	; 0x68d7
   15528:	add	r0, sp, #7
   1552c:	mov	r2, #2
   15530:	movt	r1, #1
   15534:	bl	10ee4 <bcmp@plt>
   15538:	cmp	r0, #0
   1553c:	beq	15560 <__lxstat64@plt+0x4580>
   15540:	movw	r1, #26841	; 0x68d9
   15544:	add	r0, sp, #7
   15548:	mov	r2, #6
   1554c:	movt	r1, #1
   15550:	bl	10ee4 <bcmp@plt>
   15554:	cmp	r0, #0
   15558:	mov	r4, r0
   1555c:	movwne	r4, #1
   15560:	mov	r0, r4
   15564:	sub	sp, fp, #8
   15568:	pop	{r4, sl, fp, pc}
   1556c:	push	{r4, r5, r6, r7, fp, lr}
   15570:	add	fp, sp, #16
   15574:	mov	r4, r1
   15578:	mov	r1, #0
   1557c:	mov	r6, r2
   15580:	bl	10f68 <setlocale@plt>
   15584:	cmp	r0, #0
   15588:	beq	155b4 <__lxstat64@plt+0x45d4>
   1558c:	mov	r7, r0
   15590:	bl	10ef0 <strlen@plt>
   15594:	cmp	r0, r6
   15598:	bcs	155c8 <__lxstat64@plt+0x45e8>
   1559c:	add	r2, r0, #1
   155a0:	mov	r0, r4
   155a4:	mov	r1, r7
   155a8:	bl	10de8 <memcpy@plt>
   155ac:	mov	r5, #0
   155b0:	b	155f0 <__lxstat64@plt+0x4610>
   155b4:	cmp	r6, #0
   155b8:	mov	r5, #22
   155bc:	movne	r0, #0
   155c0:	strbne	r0, [r4]
   155c4:	b	155f0 <__lxstat64@plt+0x4610>
   155c8:	mov	r5, #34	; 0x22
   155cc:	cmp	r6, #0
   155d0:	beq	155f0 <__lxstat64@plt+0x4610>
   155d4:	sub	r6, r6, #1
   155d8:	mov	r0, r4
   155dc:	mov	r1, r7
   155e0:	mov	r2, r6
   155e4:	bl	10de8 <memcpy@plt>
   155e8:	mov	r0, #0
   155ec:	strb	r0, [r4, r6]
   155f0:	mov	r0, r5
   155f4:	pop	{r4, r5, r6, r7, fp, pc}
   155f8:	mov	r1, #0
   155fc:	b	10f68 <setlocale@plt>
   15600:	cmp	r3, #0
   15604:	cmpeq	r2, #0
   15608:	bne	15620 <__lxstat64@plt+0x4640>
   1560c:	cmp	r1, #0
   15610:	cmpeq	r0, #0
   15614:	mvnne	r1, #0
   15618:	mvnne	r0, #0
   1561c:	b	1563c <__lxstat64@plt+0x465c>
   15620:	sub	sp, sp, #8
   15624:	push	{sp, lr}
   15628:	bl	1564c <__lxstat64@plt+0x466c>
   1562c:	ldr	lr, [sp, #4]
   15630:	add	sp, sp, #8
   15634:	pop	{r2, r3}
   15638:	bx	lr
   1563c:	push	{r1, lr}
   15640:	mov	r0, #8
   15644:	bl	10da0 <raise@plt>
   15648:	pop	{r1, pc}
   1564c:	cmp	r1, r3
   15650:	cmpeq	r0, r2
   15654:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15658:	mov	r4, r0
   1565c:	movcc	r0, #0
   15660:	mov	r5, r1
   15664:	ldr	lr, [sp, #36]	; 0x24
   15668:	movcc	r1, r0
   1566c:	bcc	15768 <__lxstat64@plt+0x4788>
   15670:	cmp	r3, #0
   15674:	clzeq	ip, r2
   15678:	clzne	ip, r3
   1567c:	addeq	ip, ip, #32
   15680:	cmp	r5, #0
   15684:	clzeq	r1, r4
   15688:	addeq	r1, r1, #32
   1568c:	clzne	r1, r5
   15690:	sub	ip, ip, r1
   15694:	sub	sl, ip, #32
   15698:	lsl	r9, r3, ip
   1569c:	rsb	fp, ip, #32
   156a0:	orr	r9, r9, r2, lsl sl
   156a4:	orr	r9, r9, r2, lsr fp
   156a8:	lsl	r8, r2, ip
   156ac:	cmp	r5, r9
   156b0:	cmpeq	r4, r8
   156b4:	movcc	r0, #0
   156b8:	movcc	r1, r0
   156bc:	bcc	156d8 <__lxstat64@plt+0x46f8>
   156c0:	mov	r0, #1
   156c4:	subs	r4, r4, r8
   156c8:	lsl	r1, r0, sl
   156cc:	orr	r1, r1, r0, lsr fp
   156d0:	lsl	r0, r0, ip
   156d4:	sbc	r5, r5, r9
   156d8:	cmp	ip, #0
   156dc:	beq	15768 <__lxstat64@plt+0x4788>
   156e0:	lsr	r6, r8, #1
   156e4:	orr	r6, r6, r9, lsl #31
   156e8:	lsr	r7, r9, #1
   156ec:	mov	r2, ip
   156f0:	b	15714 <__lxstat64@plt+0x4734>
   156f4:	subs	r3, r4, r6
   156f8:	sbc	r8, r5, r7
   156fc:	adds	r3, r3, r3
   15700:	adc	r8, r8, r8
   15704:	adds	r4, r3, #1
   15708:	adc	r5, r8, #0
   1570c:	subs	r2, r2, #1
   15710:	beq	15730 <__lxstat64@plt+0x4750>
   15714:	cmp	r5, r7
   15718:	cmpeq	r4, r6
   1571c:	bcs	156f4 <__lxstat64@plt+0x4714>
   15720:	adds	r4, r4, r4
   15724:	adc	r5, r5, r5
   15728:	subs	r2, r2, #1
   1572c:	bne	15714 <__lxstat64@plt+0x4734>
   15730:	lsr	r3, r4, ip
   15734:	orr	r3, r3, r5, lsl fp
   15738:	lsr	r2, r5, ip
   1573c:	orr	r3, r3, r5, lsr sl
   15740:	adds	r0, r0, r4
   15744:	mov	r4, r3
   15748:	lsl	r3, r2, ip
   1574c:	orr	r3, r3, r4, lsl sl
   15750:	lsl	ip, r4, ip
   15754:	orr	r3, r3, r4, lsr fp
   15758:	adc	r1, r1, r5
   1575c:	subs	r0, r0, ip
   15760:	mov	r5, r2
   15764:	sbc	r1, r1, r3
   15768:	cmp	lr, #0
   1576c:	strdne	r4, [lr]
   15770:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15774:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15778:	mov	r7, r0
   1577c:	ldr	r6, [pc, #72]	; 157cc <__lxstat64@plt+0x47ec>
   15780:	ldr	r5, [pc, #72]	; 157d0 <__lxstat64@plt+0x47f0>
   15784:	add	r6, pc, r6
   15788:	add	r5, pc, r5
   1578c:	sub	r6, r6, r5
   15790:	mov	r8, r1
   15794:	mov	r9, r2
   15798:	bl	10d68 <calloc@plt-0x20>
   1579c:	asrs	r6, r6, #2
   157a0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   157a4:	mov	r4, #0
   157a8:	add	r4, r4, #1
   157ac:	ldr	r3, [r5], #4
   157b0:	mov	r2, r9
   157b4:	mov	r1, r8
   157b8:	mov	r0, r7
   157bc:	blx	r3
   157c0:	cmp	r6, r4
   157c4:	bne	157a8 <__lxstat64@plt+0x47c8>
   157c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   157cc:	andeq	r1, r1, r0, lsl #15
   157d0:	andeq	r1, r1, r8, ror r7
   157d4:	bx	lr
   157d8:	ldr	r3, [pc, #12]	; 157ec <__lxstat64@plt+0x480c>
   157dc:	mov	r1, #0
   157e0:	add	r3, pc, r3
   157e4:	ldr	r2, [r3]
   157e8:	b	10f08 <__cxa_atexit@plt>
   157ec:	strdeq	r1, [r1], -ip
   157f0:	mov	r2, r1
   157f4:	mov	r1, r0
   157f8:	mov	r0, #3
   157fc:	b	10fa4 <__xstat64@plt>
   15800:	mov	r2, r1
   15804:	mov	r1, r0
   15808:	mov	r0, #3
   1580c:	b	10fe0 <__lxstat64@plt>

Disassembly of section .fini:

00015810 <.fini>:
   15810:	push	{r3, lr}
   15814:	pop	{r3, pc}
