<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.2.1.239.2

Tue May  4 16:03:41 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt SPI_impl_1.tws SPI_impl_1_syn.udb -gui

-----------------------------------------
Design:          peripheral
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock clk</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {clk} -period 20.8333 [get_pins {H/CLKHF }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "clk"</big></U></B>

create_clock -name {clk} -period 20.8333 [get_pins {H/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
H/CLKHF (MPW)                           |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 71.8085%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
byte_counter__i4/D                       |    6.203 ns 
s_i1/D                                   |    7.346 ns 
s_i0/D                                   |    7.346 ns 
byte_counter__i2/D                       |    8.755 ns 
byte_counter__i3/D                       |    8.755 ns 
byte_counter__i0/D                       |    9.898 ns 
byte_counter__i1/D                       |    9.898 ns 
CIPO_i0/SR                               |   12.146 ns 
byte_counter__i0/SP                      |   12.450 ns 
byte_counter__i1/SP                      |   12.450 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
CIPO_i0/D                                |    1.671 ns 
data_ready_i1/DO0                        |    1.671 ns 
controller_clk_last_last_c/D             |    2.958 ns 
byte_shiftreg__i1/D                      |    4.196 ns 
byte_shiftreg__i3/SP                     |    4.196 ns 
byte_shiftreg__i3/D                      |    4.196 ns 
byte_shiftreg__i4/SP                     |    4.196 ns 
byte_shiftreg__i4/D                      |    4.196 ns 
byte_counter__i1/SP                      |    4.196 ns 
byte_counter__i1/D                       |    4.196 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 3 Start Points         |           Type           
-------------------------------------------------------------------
byte_shiftreg__i1/Q                     |          No required time
data_ready_i1/PADDO                     |          No required time
CIPO_i0/Q                               |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         3
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
controller_clk_last_c/PADDI             |           No arrival time
controller_clk_last_c/CE                |           No arrival time
byte_counter__i1/SR                     |           No arrival time
byte_shiftreg__i4/SR                    |           No arrival time
byte_shiftreg__i3/SR                    |           No arrival time
byte_shiftreg__i1/SR                    |           No arrival time
byte_counter__i0/SR                     |           No arrival time
bit_counter__i0/SR                      |           No arrival time
byte_shiftreg__i2/SR                    |           No arrival time
byte_counter__i4/SR                     |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        21
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
led_array[7]                            |                    output
led_array[6]                            |                    output
led_array[5]                            |                    output
led_array[4]                            |                    output
led_array[3]                            |                    output
led_array[2]                            |                    output
led_array[1]                            |                    output
led_array[0]                            |                    output
CIPO                                    |                    output
led                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i2/Q  (FD1P3XZ)
Path End         : byte_counter__i4/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 73.8% (route), 26.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.203 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i2/CK",
        "phy_name":"bit_counter__i2/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i2/Q",
        "phy_name":"bit_counter__i2/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i4/D",
        "phy_name":"byte_counter__i4/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i2/CK",
            "phy_name":"bit_counter__i2/CK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i2/Q",
            "phy_name":"bit_counter__i2/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[2]",
            "phy_name":"bit_counter[2]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i172_2_lut_3_lut/C",
            "phy_name":"i172_2_lut_3_lut/C"
        },
        "pin1":
        {
            "log_name":"i172_2_lut_3_lut/Z",
            "phy_name":"i172_2_lut_3_lut/Z"
        },
        "arrive":4.223,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n340",
            "phy_name":"n340"
        },
        "arrive":6.298,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i189_3_lut_4_lut/B",
            "phy_name":"i189_3_lut_4_lut/B"
        },
        "pin1":
        {
            "log_name":"i189_3_lut_4_lut/Z",
            "phy_name":"i189_3_lut_4_lut/Z"
        },
        "arrive":6.775,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2",
            "phy_name":"n2"
        },
        "arrive":8.850,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i203_3_lut_4_lut/D",
            "phy_name":"i203_3_lut_4_lut/D"
        },
        "pin1":
        {
            "log_name":"i203_3_lut_4_lut/Z",
            "phy_name":"i203_3_lut_4_lut/Z"
        },
        "arrive":9.327,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n6",
            "phy_name":"n6"
        },
        "arrive":11.402,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i210_3_lut/C",
            "phy_name":"i210_3_lut/C"
        },
        "pin1":
        {
            "log_name":"i210_3_lut/Z",
            "phy_name":"i210_3_lut/Z"
        },
        "arrive":11.879,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n8",
            "phy_name":"n8"
        },
        "arrive":13.954,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i390_4_lut/A",
            "phy_name":"i390_4_lut/A"
        },
        "pin1":
        {
            "log_name":"i390_4_lut/Z",
            "phy_name":"i390_4_lut/Z"
        },
        "arrive":14.431,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n494",
            "phy_name":"n494"
        },
        "arrive":16.506,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

bit_counter__i2/CK->bit_counter__i2/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
bit_counter[2]                                            NET DELAY      0.280         3.746  1       
i172_2_lut_3_lut/C->i172_2_lut_3_lut/Z    LUT4            C_TO_Z_DELAY   0.477         4.223  3       
n340                                                      NET DELAY      2.075         6.298  1       
i189_3_lut_4_lut/B->i189_3_lut_4_lut/Z    LUT4            B_TO_Z_DELAY   0.477         6.775  3       
n2                                                        NET DELAY      2.075         8.850  1       
i203_3_lut_4_lut/D->i203_3_lut_4_lut/Z    LUT4            D_TO_Z_DELAY   0.477         9.327  2       
n6                                                        NET DELAY      2.075        11.402  1       
i210_3_lut/C->i210_3_lut/Z                LUT4            C_TO_Z_DELAY   0.477        11.879  1       
n8                                                        NET DELAY      2.075        13.954  1       
i390_4_lut/A->i390_4_lut/Z                LUT4            A_TO_Z_DELAY   0.477        14.431  1       
n494 ( D )                                                NET DELAY      2.075        16.506  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i4/CK",
        "phy_name":"byte_counter__i4/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":22.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000        20.833  23      
clk ( CK )                                                NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -16.505  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   6.203  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOL_B)
Path End         : s_i1/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.346 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i1/D",
        "phy_name":"s_i1/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":3.080,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":5.155,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_4_lut/C",
            "phy_name":"i2_3_lut_4_lut/C"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_4_lut/Z",
            "phy_name":"i2_3_lut_4_lut/Z"
        },
        "arrive":5.632,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_enable_2",
            "phy_name":"clk_enable_2"
        },
        "arrive":7.707,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut/A",
            "phy_name":"i1_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i1_2_lut/Z",
            "phy_name":"i1_2_lut/Z"
        },
        "arrive":8.184,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n471",
            "phy_name":"n471"
        },
        "arrive":10.259,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut/B",
            "phy_name":"i2_3_lut/B"
        },
        "pin1":
        {
            "log_name":"i2_3_lut/Z",
            "phy_name":"i2_3_lut/Z"
        },
        "arrive":10.736,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n849",
            "phy_name":"n849"
        },
        "arrive":12.811,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i12_3_lut/A",
            "phy_name":"i12_3_lut/A"
        },
        "pin1":
        {
            "log_name":"i12_3_lut/Z",
            "phy_name":"i12_3_lut/Z"
        },
        "arrive":13.288,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n880",
            "phy_name":"n880"
        },
        "arrive":15.363,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOL_B           INCLK_TO_DI0_DELAY  1.005         3.080  4       
controller_clk_last                                       NET DELAY           2.075         5.155  1       
i2_3_lut_4_lut/C->i2_3_lut_4_lut/Z        LUT4            C_TO_Z_DELAY        0.477         5.632  6       
clk_enable_2                                              NET DELAY           2.075         7.707  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY        0.477         8.184  2       
n471                                                      NET DELAY           2.075        10.259  1       
i2_3_lut/B->i2_3_lut/Z                    LUT4            B_TO_Z_DELAY        0.477        10.736  2       
n849                                                      NET DELAY           2.075        12.811  1       
i12_3_lut/A->i12_3_lut/Z                  LUT4            A_TO_Z_DELAY        0.477        13.288  1       
n880 ( D )                                                NET DELAY           2.075        15.363  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i1/CK",
        "phy_name":"s_i1/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":22.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000        20.833  23      
clk ( CK )                                                NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -15.362  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   7.346  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOL_B)
Path End         : s_i0/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.346 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i0/D",
        "phy_name":"s_i0/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":3.080,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":5.155,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_4_lut/C",
            "phy_name":"i2_3_lut_4_lut/C"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_4_lut/Z",
            "phy_name":"i2_3_lut_4_lut/Z"
        },
        "arrive":5.632,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_enable_2",
            "phy_name":"clk_enable_2"
        },
        "arrive":7.707,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut/A",
            "phy_name":"i1_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i1_2_lut/Z",
            "phy_name":"i1_2_lut/Z"
        },
        "arrive":8.184,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n471",
            "phy_name":"n471"
        },
        "arrive":10.259,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i399_4_lut/C",
            "phy_name":"i399_4_lut/C"
        },
        "pin1":
        {
            "log_name":"i399_4_lut/Z",
            "phy_name":"i399_4_lut/Z"
        },
        "arrive":10.736,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n516",
            "phy_name":"n516"
        },
        "arrive":12.811,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i345_4_lut/B",
            "phy_name":"i345_4_lut/B"
        },
        "pin1":
        {
            "log_name":"i345_4_lut/Z",
            "phy_name":"i345_4_lut/Z"
        },
        "arrive":13.288,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n517",
            "phy_name":"n517"
        },
        "arrive":15.363,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOL_B           INCLK_TO_DI0_DELAY  1.005         3.080  4       
controller_clk_last                                       NET DELAY           2.075         5.155  1       
i2_3_lut_4_lut/C->i2_3_lut_4_lut/Z        LUT4            C_TO_Z_DELAY        0.477         5.632  6       
clk_enable_2                                              NET DELAY           2.075         7.707  1       
i1_2_lut/A->i1_2_lut/Z                    LUT4            A_TO_Z_DELAY        0.477         8.184  2       
n471                                                      NET DELAY           2.075        10.259  1       
i399_4_lut/C->i399_4_lut/Z                LUT4            C_TO_Z_DELAY        0.477        10.736  1       
n516                                                      NET DELAY           2.075        12.811  1       
i345_4_lut/B->i345_4_lut/Z                LUT4            B_TO_Z_DELAY        0.477        13.288  1       
n517 ( D )                                                NET DELAY           2.075        15.363  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i0/CK",
        "phy_name":"s_i0/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":22.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000        20.833  23      
clk ( CK )                                                NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -15.362  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   7.346  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i2/Q  (FD1P3XZ)
Path End         : byte_counter__i2/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.755 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i2/CK",
        "phy_name":"bit_counter__i2/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i2/Q",
        "phy_name":"bit_counter__i2/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i2/D",
        "phy_name":"byte_counter__i2/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i2/CK",
            "phy_name":"bit_counter__i2/CK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i2/Q",
            "phy_name":"bit_counter__i2/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[2]",
            "phy_name":"bit_counter[2]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i172_2_lut_3_lut/C",
            "phy_name":"i172_2_lut_3_lut/C"
        },
        "pin1":
        {
            "log_name":"i172_2_lut_3_lut/Z",
            "phy_name":"i172_2_lut_3_lut/Z"
        },
        "arrive":4.223,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n340",
            "phy_name":"n340"
        },
        "arrive":6.298,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i189_3_lut_4_lut/B",
            "phy_name":"i189_3_lut_4_lut/B"
        },
        "pin1":
        {
            "log_name":"i189_3_lut_4_lut/Z",
            "phy_name":"i189_3_lut_4_lut/Z"
        },
        "arrive":6.775,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2",
            "phy_name":"n2"
        },
        "arrive":8.850,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i196_3_lut/C",
            "phy_name":"i196_3_lut/C"
        },
        "pin1":
        {
            "log_name":"i196_3_lut/Z",
            "phy_name":"i196_3_lut/Z"
        },
        "arrive":9.327,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4",
            "phy_name":"n4"
        },
        "arrive":11.402,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i388_4_lut/A",
            "phy_name":"i388_4_lut/A"
        },
        "pin1":
        {
            "log_name":"i388_4_lut/Z",
            "phy_name":"i388_4_lut/Z"
        },
        "arrive":11.879,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n490",
            "phy_name":"n490"
        },
        "arrive":13.954,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

bit_counter__i2/CK->bit_counter__i2/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
bit_counter[2]                                            NET DELAY      0.280         3.746  1       
i172_2_lut_3_lut/C->i172_2_lut_3_lut/Z    LUT4            C_TO_Z_DELAY   0.477         4.223  3       
n340                                                      NET DELAY      2.075         6.298  1       
i189_3_lut_4_lut/B->i189_3_lut_4_lut/Z    LUT4            B_TO_Z_DELAY   0.477         6.775  3       
n2                                                        NET DELAY      2.075         8.850  1       
i196_3_lut/C->i196_3_lut/Z                LUT4            C_TO_Z_DELAY   0.477         9.327  1       
n4                                                        NET DELAY      2.075        11.402  1       
i388_4_lut/A->i388_4_lut/Z                LUT4            A_TO_Z_DELAY   0.477        11.879  1       
n490 ( D )                                                NET DELAY      2.075        13.954  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i2/CK",
        "phy_name":"byte_counter__i2/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":22.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000        20.833  23      
clk ( CK )                                                NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -13.953  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   8.755  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i2/Q  (FD1P3XZ)
Path End         : byte_counter__i3/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.755 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i2/CK",
        "phy_name":"bit_counter__i2/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i2/Q",
        "phy_name":"bit_counter__i2/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i3/D",
        "phy_name":"byte_counter__i3/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i2/CK",
            "phy_name":"bit_counter__i2/CK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i2/Q",
            "phy_name":"bit_counter__i2/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[2]",
            "phy_name":"bit_counter[2]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i172_2_lut_3_lut/C",
            "phy_name":"i172_2_lut_3_lut/C"
        },
        "pin1":
        {
            "log_name":"i172_2_lut_3_lut/Z",
            "phy_name":"i172_2_lut_3_lut/Z"
        },
        "arrive":4.223,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n340",
            "phy_name":"n340"
        },
        "arrive":6.298,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i189_3_lut_4_lut/B",
            "phy_name":"i189_3_lut_4_lut/B"
        },
        "pin1":
        {
            "log_name":"i189_3_lut_4_lut/Z",
            "phy_name":"i189_3_lut_4_lut/Z"
        },
        "arrive":6.775,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2",
            "phy_name":"n2"
        },
        "arrive":8.850,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i203_3_lut_4_lut/D",
            "phy_name":"i203_3_lut_4_lut/D"
        },
        "pin1":
        {
            "log_name":"i203_3_lut_4_lut/Z",
            "phy_name":"i203_3_lut_4_lut/Z"
        },
        "arrive":9.327,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n6",
            "phy_name":"n6"
        },
        "arrive":11.402,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i389_4_lut/A",
            "phy_name":"i389_4_lut/A"
        },
        "pin1":
        {
            "log_name":"i389_4_lut/Z",
            "phy_name":"i389_4_lut/Z"
        },
        "arrive":11.879,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n492",
            "phy_name":"n492"
        },
        "arrive":13.954,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

bit_counter__i2/CK->bit_counter__i2/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
bit_counter[2]                                            NET DELAY      0.280         3.746  1       
i172_2_lut_3_lut/C->i172_2_lut_3_lut/Z    LUT4            C_TO_Z_DELAY   0.477         4.223  3       
n340                                                      NET DELAY      2.075         6.298  1       
i189_3_lut_4_lut/B->i189_3_lut_4_lut/Z    LUT4            B_TO_Z_DELAY   0.477         6.775  3       
n2                                                        NET DELAY      2.075         8.850  1       
i203_3_lut_4_lut/D->i203_3_lut_4_lut/Z    LUT4            D_TO_Z_DELAY   0.477         9.327  2       
n6                                                        NET DELAY      2.075        11.402  1       
i389_4_lut/A->i389_4_lut/Z                LUT4            A_TO_Z_DELAY   0.477        11.879  1       
n492 ( D )                                                NET DELAY      2.075        13.954  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i3/CK",
        "phy_name":"byte_counter__i3/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":22.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000        20.833  23      
clk ( CK )                                                NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -13.953  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   8.755  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOL_B)
Path End         : byte_counter__i0/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 77.3% (route), 22.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.898 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i0/D",
        "phy_name":"byte_counter__i0/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":3.080,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":5.155,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_I_11_2_lut/A",
            "phy_name":"controller_clk_last_I_11_2_lut/A"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_I_11_2_lut/Z",
            "phy_name":"controller_clk_last_I_11_2_lut/Z"
        },
        "arrive":5.632,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"read_spi",
            "phy_name":"read_spi"
        },
        "arrive":7.707,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_4_lut_adj_1/A",
            "phy_name":"i2_3_lut_4_lut_adj_1/A"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_4_lut_adj_1/Z",
            "phy_name":"i2_3_lut_4_lut_adj_1/Z"
        },
        "arrive":8.184,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n318",
            "phy_name":"n318"
        },
        "arrive":10.259,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i761_3_lut_4_lut/C",
            "phy_name":"i761_3_lut_4_lut/C"
        },
        "pin1":
        {
            "log_name":"i761_3_lut_4_lut/Z",
            "phy_name":"i761_3_lut_4_lut/Z"
        },
        "arrive":10.736,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n582",
            "phy_name":"n582"
        },
        "arrive":12.811,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOL_B           INCLK_TO_DI0_DELAY  1.005         3.080  4       
controller_clk_last                                       NET DELAY           2.075         5.155  1       
controller_clk_last_I_11_2_lut/A->controller_clk_last_I_11_2_lut/Z
                                          LUT4            A_TO_Z_DELAY        0.477         5.632  2       
read_spi                                                  NET DELAY           2.075         7.707  1       
i2_3_lut_4_lut_adj_1/A->i2_3_lut_4_lut_adj_1/Z
                                          LUT4            A_TO_Z_DELAY        0.477         8.184  5       
n318                                                      NET DELAY           2.075        10.259  1       
i761_3_lut_4_lut/C->i761_3_lut_4_lut/Z    LUT4            C_TO_Z_DELAY        0.477        10.736  1       
n582 ( D )                                                NET DELAY           2.075        12.811  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i0/CK",
        "phy_name":"byte_counter__i0/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":22.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000        20.833  23      
clk ( CK )                                                NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -12.810  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   9.898  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOL_B)
Path End         : byte_counter__i1/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 77.3% (route), 22.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.898 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i1/D",
        "phy_name":"byte_counter__i1/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":3.080,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":5.155,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_I_11_2_lut/A",
            "phy_name":"controller_clk_last_I_11_2_lut/A"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_I_11_2_lut/Z",
            "phy_name":"controller_clk_last_I_11_2_lut/Z"
        },
        "arrive":5.632,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"read_spi",
            "phy_name":"read_spi"
        },
        "arrive":7.707,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_4_lut_adj_1/A",
            "phy_name":"i2_3_lut_4_lut_adj_1/A"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_4_lut_adj_1/Z",
            "phy_name":"i2_3_lut_4_lut_adj_1/Z"
        },
        "arrive":8.184,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n318",
            "phy_name":"n318"
        },
        "arrive":10.259,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i382_4_lut/B",
            "phy_name":"i382_4_lut/B"
        },
        "pin1":
        {
            "log_name":"i382_4_lut/Z",
            "phy_name":"i382_4_lut/Z"
        },
        "arrive":10.736,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n488",
            "phy_name":"n488"
        },
        "arrive":12.811,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOL_B           INCLK_TO_DI0_DELAY  1.005         3.080  4       
controller_clk_last                                       NET DELAY           2.075         5.155  1       
controller_clk_last_I_11_2_lut/A->controller_clk_last_I_11_2_lut/Z
                                          LUT4            A_TO_Z_DELAY        0.477         5.632  2       
read_spi                                                  NET DELAY           2.075         7.707  1       
i2_3_lut_4_lut_adj_1/A->i2_3_lut_4_lut_adj_1/Z
                                          LUT4            A_TO_Z_DELAY        0.477         8.184  5       
n318                                                      NET DELAY           2.075        10.259  1       
i382_4_lut/B->i382_4_lut/Z                LUT4            B_TO_Z_DELAY        0.477        10.736  1       
n488 ( D )                                                NET DELAY           2.075        12.811  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i1/CK",
        "phy_name":"byte_counter__i1/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":22.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000        20.833  23      
clk ( CK )                                                NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -12.810  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   9.898  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOL_B)
Path End         : CIPO_i0/SR  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 76.3% (route), 23.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.146 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/SR",
        "phy_name":"CIPO_i0/SR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":3.080,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":5.155,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_4_lut/C",
            "phy_name":"i2_3_lut_4_lut/C"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_4_lut/Z",
            "phy_name":"i2_3_lut_4_lut/Z"
        },
        "arrive":5.632,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_enable_2",
            "phy_name":"clk_enable_2"
        },
        "arrive":7.707,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i309_2_lut_3_lut/B",
            "phy_name":"i309_2_lut_3_lut/B"
        },
        "pin1":
        {
            "log_name":"i309_2_lut_3_lut/Z",
            "phy_name":"i309_2_lut_3_lut/Z"
        },
        "arrive":8.157,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n481",
            "phy_name":"n481"
        },
        "arrive":10.232,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOL_B           INCLK_TO_DI0_DELAY  1.005         3.080  4       
controller_clk_last                                       NET DELAY           2.075         5.155  1       
i2_3_lut_4_lut/C->i2_3_lut_4_lut/Z        LUT4            C_TO_Z_DELAY        0.477         5.632  6       
clk_enable_2                                              NET DELAY           2.075         7.707  1       
i309_2_lut_3_lut/B->i309_2_lut_3_lut/Z    LUT4            B_TO_Z_DELAY        0.450         8.157  1       
n481 ( SR )                                               NET DELAY           2.075        10.232  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/CK",
        "phy_name":"CIPO_i0/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":22.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000        20.833  23      
clk ( CK )                                                NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.530        22.378  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.378  
Arrival Time                                                                         -10.231  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                  12.146  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOL_B)
Path End         : byte_counter__i0/SP  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.450 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i0/SP",
        "phy_name":"byte_counter__i0/SP"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":3.080,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":5.155,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_I_11_2_lut/A",
            "phy_name":"controller_clk_last_I_11_2_lut/A"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_I_11_2_lut/Z",
            "phy_name":"controller_clk_last_I_11_2_lut/Z"
        },
        "arrive":5.632,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"read_spi",
            "phy_name":"read_spi"
        },
        "arrive":7.707,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i763_3_lut_4_lut/A",
            "phy_name":"i763_3_lut_4_lut/A"
        },
        "pin1":
        {
            "log_name":"i763_3_lut_4_lut/Z",
            "phy_name":"i763_3_lut_4_lut/Z"
        },
        "arrive":8.184,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n495",
            "phy_name":"n495"
        },
        "arrive":10.259,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOL_B           INCLK_TO_DI0_DELAY  1.005         3.080  4       
controller_clk_last                                       NET DELAY           2.075         5.155  1       
controller_clk_last_I_11_2_lut/A->controller_clk_last_I_11_2_lut/Z
                                          LUT4            A_TO_Z_DELAY        0.477         5.632  2       
read_spi                                                  NET DELAY           2.075         7.707  1       
i763_3_lut_4_lut/A->i763_3_lut_4_lut/Z    LUT4            A_TO_Z_DELAY        0.477         8.184  5       
n495 ( SP )                                               NET DELAY           2.075        10.259  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i0/CK",
        "phy_name":"byte_counter__i0/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":22.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000        20.833  23      
clk ( CK )                                                NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -10.258  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                  12.450  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOL_B)
Path End         : byte_counter__i1/SP  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.450 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i1/SP",
        "phy_name":"byte_counter__i1/SP"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":3.080,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":5.155,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_I_11_2_lut/A",
            "phy_name":"controller_clk_last_I_11_2_lut/A"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_I_11_2_lut/Z",
            "phy_name":"controller_clk_last_I_11_2_lut/Z"
        },
        "arrive":5.632,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"read_spi",
            "phy_name":"read_spi"
        },
        "arrive":7.707,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i763_3_lut_4_lut/A",
            "phy_name":"i763_3_lut_4_lut/A"
        },
        "pin1":
        {
            "log_name":"i763_3_lut_4_lut/Z",
            "phy_name":"i763_3_lut_4_lut/Z"
        },
        "arrive":8.184,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n495",
            "phy_name":"n495"
        },
        "arrive":10.259,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOL_B           INCLK_TO_DI0_DELAY  1.005         3.080  4       
controller_clk_last                                       NET DELAY           2.075         5.155  1       
controller_clk_last_I_11_2_lut/A->controller_clk_last_I_11_2_lut/Z
                                          LUT4            A_TO_Z_DELAY        0.477         5.632  2       
read_spi                                                  NET DELAY           2.075         7.707  1       
i763_3_lut_4_lut/A->i763_3_lut_4_lut/Z    LUT4            A_TO_Z_DELAY        0.477         8.184  5       
n495 ( SP )                                               NET DELAY           2.075        10.259  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i1/CK",
        "phy_name":"byte_counter__i1/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":22.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000        20.833  23      
clk ( CK )                                                NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -10.258  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                  12.450  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s_i0/Q  (FD1P3XZ)
Path End         : CIPO_i0/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i0/CK",
        "phy_name":"s_i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"s_i0/Q",
        "phy_name":"s_i0/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/D",
        "phy_name":"CIPO_i0/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"s_i0/CK",
            "phy_name":"s_i0/CK"
        },
        "pin1":
        {
            "log_name":"s_i0/Q",
            "phy_name":"s_i0/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"s[0]",
            "phy_name":"s[0]"
        },
        "arrive":3.746,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>

s_i0/CK->s_i0/Q                           FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  17      
s[0] ( D )                                                NET DELAY      0.280         3.746  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/CK",
        "phy_name":"CIPO_i0/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( CK )                                                NET DELAY      2.075         2.075  1       
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           3.746  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s_i0/Q  (FD1P3XZ)
Path End         : data_ready_i1/DO0  (IOL_B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i0/CK",
        "phy_name":"s_i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"s_i0/Q",
        "phy_name":"s_i0/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"data_ready_i1/DO0",
        "phy_name":"data_ready_i1/DO0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"s_i0/CK",
            "phy_name":"s_i0/CK"
        },
        "pin1":
        {
            "log_name":"s_i0/Q",
            "phy_name":"s_i0/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"s[0]",
            "phy_name":"s[0]"
        },
        "arrive":3.746,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>

s_i0/CK->s_i0/Q                           FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  17      
s[0] ( DO0 )                                              NET DELAY      0.280         3.746  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"data_ready_i1/OUTCLK",
        "phy_name":"data_ready_i1/OUTCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( OUTCLK )                                            NET DELAY      2.075         2.075  1       
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           3.746  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOL_B)
Path End         : controller_clk_last_last_c/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 70.1% (route), 29.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.958 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/D",
        "phy_name":"controller_clk_last_last_c/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":2.958,
        "delay":0.883
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":5.033,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOL_B           INCLK_TO_DI0_DELAY  0.883         2.958  4       
controller_clk_last ( D )                                 NET DELAY           2.075         5.033  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/CK",
        "phy_name":"controller_clk_last_last_c/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( CK )                                                NET DELAY      2.075         2.075  1       
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           5.033  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   2.958  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_shiftreg__i2/Q  (FD1P3XZ)
Path End         : byte_shiftreg__i1/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i2/CK",
        "phy_name":"byte_shiftreg__i2/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i2/Q",
        "phy_name":"byte_shiftreg__i2/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i1/D",
        "phy_name":"byte_shiftreg__i1/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"byte_shiftreg__i2/CK",
            "phy_name":"byte_shiftreg__i2/CK"
        },
        "pin1":
        {
            "log_name":"byte_shiftreg__i2/Q",
            "phy_name":"byte_shiftreg__i2/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_1",
            "phy_name":"led_array_c_1"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i376_2_lut/A",
            "phy_name":"i376_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i376_2_lut/Z",
            "phy_name":"i376_2_lut/Z"
        },
        "arrive":4.196,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n484",
            "phy_name":"n484"
        },
        "arrive":6.271,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

byte_shiftreg__i2/CK->byte_shiftreg__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
led_array_c_1                                             NET DELAY      0.280         3.746  1       
i376_2_lut/A->i376_2_lut/Z                LUT4            A_TO_Z_DELAY   0.450         4.196  1       
n484 ( D )                                                NET DELAY      2.075         6.271  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i1/CK",
        "phy_name":"byte_shiftreg__i1/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( CK )                                                NET DELAY      2.075         2.075  1       
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           6.271  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_last_c/Q  (FD1P3XZ)
Path End         : byte_shiftreg__i3/SP  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/CK",
        "phy_name":"controller_clk_last_last_c/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/Q",
        "phy_name":"controller_clk_last_last_c/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i3/SP",
        "phy_name":"byte_shiftreg__i3/SP"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_last_c/CK",
            "phy_name":"controller_clk_last_last_c/CK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_last_c/Q",
            "phy_name":"controller_clk_last_last_c/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last_last",
            "phy_name":"controller_clk_last_last"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i150_2_lut_3_lut/B",
            "phy_name":"i150_2_lut_3_lut/B"
        },
        "pin1":
        {
            "log_name":"i150_2_lut_3_lut/Z",
            "phy_name":"i150_2_lut_3_lut/Z"
        },
        "arrive":4.196,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n314",
            "phy_name":"n314"
        },
        "arrive":6.271,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_last_c/CK->controller_clk_last_last_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  3       
controller_clk_last_last                                  NET DELAY      0.280         3.746  1       
i150_2_lut_3_lut/B->i150_2_lut_3_lut/Z    LUT4            B_TO_Z_DELAY   0.450         4.196  12      
n314 ( SP )                                               NET DELAY      2.075         6.271  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i3/CK",
        "phy_name":"byte_shiftreg__i3/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( CK )                                                NET DELAY      2.075         2.075  1       
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           6.271  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_shiftreg__i4/Q  (FD1P3XZ)
Path End         : byte_shiftreg__i3/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i4/CK",
        "phy_name":"byte_shiftreg__i4/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i4/Q",
        "phy_name":"byte_shiftreg__i4/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i3/D",
        "phy_name":"byte_shiftreg__i3/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"byte_shiftreg__i4/CK",
            "phy_name":"byte_shiftreg__i4/CK"
        },
        "pin1":
        {
            "log_name":"byte_shiftreg__i4/Q",
            "phy_name":"byte_shiftreg__i4/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_3",
            "phy_name":"led_array_c_3"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i392_2_lut/A",
            "phy_name":"i392_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i392_2_lut/Z",
            "phy_name":"i392_2_lut/Z"
        },
        "arrive":4.196,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n498",
            "phy_name":"n498"
        },
        "arrive":6.271,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

byte_shiftreg__i4/CK->byte_shiftreg__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
led_array_c_3                                             NET DELAY      0.280         3.746  1       
i392_2_lut/A->i392_2_lut/Z                LUT4            A_TO_Z_DELAY   0.450         4.196  1       
n498 ( D )                                                NET DELAY      2.075         6.271  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i3/CK",
        "phy_name":"byte_shiftreg__i3/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( CK )                                                NET DELAY      2.075         2.075  1       
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           6.271  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_last_c/Q  (FD1P3XZ)
Path End         : byte_shiftreg__i4/SP  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/CK",
        "phy_name":"controller_clk_last_last_c/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/Q",
        "phy_name":"controller_clk_last_last_c/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i4/SP",
        "phy_name":"byte_shiftreg__i4/SP"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_last_c/CK",
            "phy_name":"controller_clk_last_last_c/CK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_last_c/Q",
            "phy_name":"controller_clk_last_last_c/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last_last",
            "phy_name":"controller_clk_last_last"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i150_2_lut_3_lut/B",
            "phy_name":"i150_2_lut_3_lut/B"
        },
        "pin1":
        {
            "log_name":"i150_2_lut_3_lut/Z",
            "phy_name":"i150_2_lut_3_lut/Z"
        },
        "arrive":4.196,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n314",
            "phy_name":"n314"
        },
        "arrive":6.271,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_last_c/CK->controller_clk_last_last_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  3       
controller_clk_last_last                                  NET DELAY      0.280         3.746  1       
i150_2_lut_3_lut/B->i150_2_lut_3_lut/Z    LUT4            B_TO_Z_DELAY   0.450         4.196  12      
n314 ( SP )                                               NET DELAY      2.075         6.271  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i4/CK",
        "phy_name":"byte_shiftreg__i4/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( CK )                                                NET DELAY      2.075         2.075  1       
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           6.271  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_shiftreg__i5/Q  (FD1P3XZ)
Path End         : byte_shiftreg__i4/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i5/CK",
        "phy_name":"byte_shiftreg__i5/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i5/Q",
        "phy_name":"byte_shiftreg__i5/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i4/D",
        "phy_name":"byte_shiftreg__i4/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"byte_shiftreg__i5/CK",
            "phy_name":"byte_shiftreg__i5/CK"
        },
        "pin1":
        {
            "log_name":"byte_shiftreg__i5/Q",
            "phy_name":"byte_shiftreg__i5/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_4",
            "phy_name":"led_array_c_4"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i393_2_lut/A",
            "phy_name":"i393_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i393_2_lut/Z",
            "phy_name":"i393_2_lut/Z"
        },
        "arrive":4.196,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n500",
            "phy_name":"n500"
        },
        "arrive":6.271,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

byte_shiftreg__i5/CK->byte_shiftreg__i5/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
led_array_c_4                                             NET DELAY      0.280         3.746  1       
i393_2_lut/A->i393_2_lut/Z                LUT4            A_TO_Z_DELAY   0.450         4.196  1       
n500 ( D )                                                NET DELAY      2.075         6.271  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i4/CK",
        "phy_name":"byte_shiftreg__i4/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( CK )                                                NET DELAY      2.075         2.075  1       
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           6.271  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s_i1/Q  (FD1P3XZ)
Path End         : byte_counter__i1/SP  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i1/CK",
        "phy_name":"s_i1/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"s_i1/Q",
        "phy_name":"s_i1/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i1/SP",
        "phy_name":"byte_counter__i1/SP"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"s_i1/CK",
            "phy_name":"s_i1/CK"
        },
        "pin1":
        {
            "log_name":"s_i1/Q",
            "phy_name":"s_i1/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"s[1]",
            "phy_name":"s[1]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i763_3_lut_4_lut/D",
            "phy_name":"i763_3_lut_4_lut/D"
        },
        "pin1":
        {
            "log_name":"i763_3_lut_4_lut/Z",
            "phy_name":"i763_3_lut_4_lut/Z"
        },
        "arrive":4.196,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n495",
            "phy_name":"n495"
        },
        "arrive":6.271,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

s_i1/CK->s_i1/Q                           FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  8       
s[1]                                                      NET DELAY      0.280         3.746  1       
i763_3_lut_4_lut/D->i763_3_lut_4_lut/Z    LUT4            D_TO_Z_DELAY   0.450         4.196  5       
n495 ( SP )                                               NET DELAY      2.075         6.271  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i1/CK",
        "phy_name":"byte_counter__i1/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( CK )                                                NET DELAY      2.075         2.075  1       
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           6.271  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_counter__i1/Q  (FD1P3XZ)
Path End         : byte_counter__i1/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i1/CK",
        "phy_name":"byte_counter__i1/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( CK )                                                NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"byte_counter__i1/Q",
        "phy_name":"byte_counter__i1/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i1/D",
        "phy_name":"byte_counter__i1/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"byte_counter__i1/CK",
            "phy_name":"byte_counter__i1/CK"
        },
        "pin1":
        {
            "log_name":"byte_counter__i1/Q",
            "phy_name":"byte_counter__i1/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"byte_counter[1]",
            "phy_name":"byte_counter[1]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i382_4_lut/D",
            "phy_name":"i382_4_lut/D"
        },
        "pin1":
        {
            "log_name":"i382_4_lut/Z",
            "phy_name":"i382_4_lut/Z"
        },
        "arrive":4.196,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n488",
            "phy_name":"n488"
        },
        "arrive":6.271,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

byte_counter__i1/CK->byte_counter__i1/Q   FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  5       
byte_counter[1]                                           NET DELAY      0.280         3.746  1       
i382_4_lut/D->i382_4_lut/Z                LUT4            D_TO_Z_DELAY   0.450         4.196  1       
n488 ( D )                                                NET DELAY      2.075         6.271  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i1/CK",
        "phy_name":"byte_counter__i1/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( CK )                                                NET DELAY      2.075         2.075  1       
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           6.271  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
