# 
# Synthesis run script generated by Vivado
# 

debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7a35tcpg236-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir E:/Single_CPU/Single_CPU.cache/wt [current_project]
set_property parent.project_path E:/Single_CPU/Single_CPU.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_verilog -library xil_defaultlib {
  E:/Single_CPU/Single_CPU.srcs/sources_1/new/PC.v
  E:/Single_CPU/Single_CPU.srcs/sources_1/new/Control_unit.v
  E:/Single_CPU/Single_CPU.srcs/sources_1/new/RegFile.v
  E:/Single_CPU/Single_CPU.srcs/sources_1/new/ID.v
  E:/Single_CPU/Single_CPU.srcs/sources_1/new/extend.v
  E:/Single_CPU/Single_CPU.srcs/sources_1/new/Data_Mem.v
  E:/Single_CPU/Single_CPU.srcs/sources_1/new/ALU.v
  E:/Single_CPU/Single_CPU.srcs/sources_1/new/top.v
}
synth_design -top top -part xc7a35tcpg236-1
write_checkpoint -noxdef top.dcp
catch { report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb }
