#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~29_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2323.in[1] (.names)                                                                                                           1.338     3.910
n2323.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~29_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~29_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 2
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2123.in[1] (.names)                                                                                                           1.338     3.910
n2123.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~21_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~21_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 3
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2148.in[1] (.names)                                                                                                           1.338     3.910
n2148.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~22_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~22_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 4
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2173.in[1] (.names)                                                                                                           1.338     3.910
n2173.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~23_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~23_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 5
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2198.in[1] (.names)                                                                                                           1.338     3.910
n2198.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~24_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~24_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 6
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~25_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2223.in[1] (.names)                                                                                                           1.338     3.910
n2223.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~25_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~25_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 7
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~26_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2248.in[1] (.names)                                                                                                           1.338     3.910
n2248.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~26_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~26_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 8
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2273.in[1] (.names)                                                                                                           1.338     3.910
n2273.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~27_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~27_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 9
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~28_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2298.in[1] (.names)                                                                                                           1.338     3.910
n2298.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~28_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~28_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 10
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~20_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2098.in[1] (.names)                                                                                                           1.338     3.910
n2098.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~20_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~20_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 11
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~30_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2348.in[1] (.names)                                                                                                           1.338     3.910
n2348.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~30_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~30_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 12
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~31_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2373.in[1] (.names)                                                                                                           1.338     3.910
n2373.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~31_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~31_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 13
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~32_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2398.in[1] (.names)                                                                                                           1.338     3.910
n2398.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~32_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~32_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 14
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~33_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2423.in[1] (.names)                                                                                                           1.338     3.910
n2423.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~33_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~33_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 15
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~34_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2448.in[1] (.names)                                                                                                           1.338     3.910
n2448.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~34_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~34_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 16
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2473.in[1] (.names)                                                                                                           1.338     3.910
n2473.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~35_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~35_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 17
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2498.in[1] (.names)                                                                                                           1.338     3.910
n2498.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~36_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~36_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 18
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1898.in[1] (.names)                                                                                                           1.338     3.910
n1898.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~12_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~12_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 19
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1698.in[1] (.names)                                                                                                          1.338     3.910
n1698.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_1~4_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_1~4_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 20
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1723.in[1] (.names)                                                                                                          1.338     3.910
n1723.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_1~5_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_1~5_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 21
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1748.in[1] (.names)                                                                                                          1.338     3.910
n1748.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_1~6_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_1~6_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 22
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1773.in[1] (.names)                                                                                                          1.338     3.910
n1773.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_1~7_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_1~7_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 23
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1798.in[1] (.names)                                                                                                          1.338     3.910
n1798.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_1~8_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_1~8_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 24
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1823.in[1] (.names)                                                                                                          1.338     3.910
n1823.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_1~9_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_1~9_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 25
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1848.in[1] (.names)                                                                                                           1.338     3.910
n1848.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~10_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~10_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 26
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1873.in[1] (.names)                                                                                                           1.338     3.910
n1873.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~11_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~11_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 27
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~37_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2523.in[1] (.names)                                                                                                           1.338     3.910
n2523.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~37_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~37_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 28
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1923.in[1] (.names)                                                                                                           1.338     3.910
n1923.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~13_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~13_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 29
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1948.in[1] (.names)                                                                                                           1.338     3.910
n1948.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~14_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~14_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 30
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1973.in[1] (.names)                                                                                                           1.338     3.910
n1973.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~15_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~15_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 31
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~16_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1998.in[1] (.names)                                                                                                           1.338     3.910
n1998.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~16_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~16_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 32
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~17_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2023.in[1] (.names)                                                                                                           1.338     3.910
n2023.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~17_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~17_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 33
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~18_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2048.in[1] (.names)                                                                                                           1.338     3.910
n2048.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~18_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~18_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 34
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~19_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2073.in[1] (.names)                                                                                                           1.338     3.910
n2073.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~19_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~19_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 35
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~63_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3173.in[1] (.names)                                                                                                           1.338     3.910
n3173.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~63_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~63_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 36
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~55_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2973.in[1] (.names)                                                                                                           1.338     3.910
n2973.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~55_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~55_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 37
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~56_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2998.in[1] (.names)                                                                                                           1.338     3.910
n2998.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~56_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~56_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 38
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~57_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3023.in[1] (.names)                                                                                                           1.338     3.910
n3023.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~57_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~57_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 39
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~58_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3048.in[1] (.names)                                                                                                           1.338     3.910
n3048.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~58_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~58_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 40
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~59_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3073.in[1] (.names)                                                                                                           1.338     3.910
n3073.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~59_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~59_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 41
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~60_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3098.in[1] (.names)                                                                                                           1.338     3.910
n3098.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~60_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~60_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 42
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~61_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3123.in[1] (.names)                                                                                                           1.338     3.910
n3123.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~61_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~61_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 43
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~62_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n3148.in[1] (.names)                                                                                                           1.338     3.910
n3148.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~62_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~62_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 44
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~54_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2948.in[1] (.names)                                                                                                           1.338     3.910
n2948.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~54_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~54_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 45
Startpoint: matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1608.in[1] (.names)                                                                                                          1.338     3.910
n1608.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_3~0_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_3~0_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 46
Startpoint: matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1633.in[1] (.names)                                                                                                          1.338     3.910
n1633.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_3~1_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_3~1_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 47
Startpoint: matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1658.in[1] (.names)                                                                                                          1.338     3.910
n1658.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_3~2_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_3~2_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 48
Startpoint: matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1683.in[1] (.names)                                                                                                          1.338     3.910
n1683.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_3~3_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_3~3_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 49
Startpoint: matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1708.in[1] (.names)                                                                                                          1.338     3.910
n1708.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_3~4_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_3~4_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 50
Startpoint: matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1733.in[1] (.names)                                                                                                          1.338     3.910
n1733.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_3~5_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_3~5_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 51
Startpoint: matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1758.in[1] (.names)                                                                                                          1.338     3.910
n1758.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_3~6_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_3~6_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 52
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~46_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2748.in[1] (.names)                                                                                                           1.338     3.910
n2748.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~46_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~46_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 53
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~38_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2548.in[1] (.names)                                                                                                           1.338     3.910
n2548.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~38_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~38_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 54
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~39_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2573.in[1] (.names)                                                                                                           1.338     3.910
n2573.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~39_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~39_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 55
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~40_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2598.in[1] (.names)                                                                                                           1.338     3.910
n2598.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~40_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~40_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 56
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~41_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2623.in[1] (.names)                                                                                                           1.338     3.910
n2623.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~41_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~41_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 57
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~42_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2648.in[1] (.names)                                                                                                           1.338     3.910
n2648.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~42_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~42_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 58
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~43_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2673.in[1] (.names)                                                                                                           1.338     3.910
n2673.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~43_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~43_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 59
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~44_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2698.in[1] (.names)                                                                                                           1.338     3.910
n2698.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~44_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~44_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 60
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~45_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2723.in[1] (.names)                                                                                                           1.338     3.910
n2723.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~45_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~45_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 61
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1673.in[1] (.names)                                                                                                          1.338     3.910
n1673.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_1~3_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_1~3_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 62
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~47_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2773.in[1] (.names)                                                                                                           1.338     3.910
n2773.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~47_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~47_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 63
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~48_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2798.in[1] (.names)                                                                                                           1.338     3.910
n2798.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~48_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~48_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 64
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~49_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2823.in[1] (.names)                                                                                                           1.338     3.910
n2823.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~49_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~49_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 65
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2848.in[1] (.names)                                                                                                           1.338     3.910
n2848.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~50_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~50_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 66
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~51_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2873.in[1] (.names)                                                                                                           1.338     3.910
n2873.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~51_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~51_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 67
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~52_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2898.in[1] (.names)                                                                                                           1.338     3.910
n2898.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~52_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~52_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 68
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~53_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2923.in[1] (.names)                                                                                                           1.338     3.910
n2923.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_1~53_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~53_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 69
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~25_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2218.in[1] (.names)                                                                                                           1.338     3.910
n2218.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~25_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~25_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 70
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~17_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2018.in[1] (.names)                                                                                                           1.338     3.910
n2018.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~17_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~17_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 71
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~18_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2043.in[1] (.names)                                                                                                           1.338     3.910
n2043.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~18_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~18_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 72
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~19_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2068.in[1] (.names)                                                                                                           1.338     3.910
n2068.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~19_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~19_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 73
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~20_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2093.in[1] (.names)                                                                                                           1.338     3.910
n2093.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~20_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~20_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 74
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2118.in[1] (.names)                                                                                                           1.338     3.910
n2118.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~21_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~21_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 75
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2143.in[1] (.names)                                                                                                           1.338     3.910
n2143.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~22_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~22_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 76
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2168.in[1] (.names)                                                                                                           1.338     3.910
n2168.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~23_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~23_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 77
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2193.in[1] (.names)                                                                                                           1.338     3.910
n2193.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~24_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~24_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 78
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~16_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1993.in[1] (.names)                                                                                                           1.338     3.910
n1993.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~16_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~16_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 79
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~26_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2243.in[1] (.names)                                                                                                           1.338     3.910
n2243.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~26_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~26_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 80
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2268.in[1] (.names)                                                                                                           1.338     3.910
n2268.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~27_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~27_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 81
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~28_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2293.in[1] (.names)                                                                                                           1.338     3.910
n2293.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~28_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~28_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 82
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~29_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2318.in[1] (.names)                                                                                                           1.338     3.910
n2318.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~29_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~29_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 83
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~30_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2343.in[1] (.names)                                                                                                           1.338     3.910
n2343.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~30_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~30_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 84
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~31_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2368.in[1] (.names)                                                                                                           1.338     3.910
n2368.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~31_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~31_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 85
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~32_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2393.in[1] (.names)                                                                                                           1.338     3.910
n2393.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~32_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~32_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 86
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1793.in[1] (.names)                                                                                                          1.338     3.910
n1793.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_0~8_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~8_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 87
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1593.in[1] (.names)                                                                                                          1.338     3.910
n1593.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_0~0_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~0_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 88
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1618.in[1] (.names)                                                                                                          1.338     3.910
n1618.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_0~1_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~1_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 89
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1643.in[1] (.names)                                                                                                          1.338     3.910
n1643.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_0~2_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~2_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 90
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1668.in[1] (.names)                                                                                                          1.338     3.910
n1668.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_0~3_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~3_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 91
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1693.in[1] (.names)                                                                                                          1.338     3.910
n1693.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_0~4_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~4_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 92
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1718.in[1] (.names)                                                                                                          1.338     3.910
n1718.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_0~5_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~5_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 93
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1743.in[1] (.names)                                                                                                          1.338     3.910
n1743.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_0~6_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~6_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 94
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1768.in[1] (.names)                                                                                                          1.338     3.910
n1768.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_0~7_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~7_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 95
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~33_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n2418.in[1] (.names)                                                                                                           1.338     3.910
n2418.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~33_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~33_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 96
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1818.in[1] (.names)                                                                                                          1.338     3.910
n1818.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_0~9_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~9_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 97
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1843.in[1] (.names)                                                                                                           1.338     3.910
n1843.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~10_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~10_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 98
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1868.in[1] (.names)                                                                                                           1.338     3.910
n1868.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~11_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~11_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 99
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1893.in[1] (.names)                                                                                                           1.338     3.910
n1893.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~12_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~12_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 100
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n1918.in[1] (.names)                                                                                                           1.338     3.910
n1918.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_0~13_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~13_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#End of timing report
