// Seed: 2310529469
module module_0 (
    output wor  id_0,
    input  tri  id_1,
    output tri1 id_2,
    input  tri0 id_3,
    output tri  id_4,
    output wand id_5
);
  assign id_0 = -1 + id_1;
  assign module_1.id_15 = 0;
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri1 id_2,
    output wor id_3,
    output supply0 id_4,
    input wire id_5,
    output wire id_6,
    input uwire id_7,
    output uwire id_8,
    input uwire id_9,
    output tri id_10,
    input tri id_11,
    output wor id_12,
    input supply1 id_13,
    input supply1 id_14,
    input supply0 id_15,
    input wire id_16,
    input supply1 id_17,
    input tri0 id_18,
    output tri id_19,
    input wand id_20,
    output wor id_21
);
  logic id_23;
  ;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_19,
      id_20,
      id_3,
      id_0
  );
endmodule
