Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov 14 21:19:43 2022
| Host         : DESKTOP-7ILI8OM running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file tinyriscv_soc_top_control_sets_placed.rpt
| Design       : tinyriscv_soc_top
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    95 |
|    Minimum number of control sets                        |    95 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    96 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    95 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    67 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             382 |          124 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |            1032 |          470 |
| Yes          | No                    | Yes                    |            1427 |          496 |
| Yes          | Yes                   | No                     |              70 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal          |                             Enable Signal                            |                               Set/Reset Signal                              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_100M_to_50M/inst/clk_out1 | uart_0/tx_bit                                                        | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                1 |              1 |         1.00 |
| ~jtag_TCK_IBUF_BUFG            |                                                                      | u_jtag_top/u_jtag_driver/jtag_TDO_i_1_n_0                                   |                1 |              1 |         1.00 |
|  clk_100M_to_50M/inst/clk_out1 |                                                                      | u_jtag_top/u_jtag_dm/rst_jtag_i                                             |                1 |              1 |         1.00 |
|  clk_100M_to_50M/inst/clk_out1 |                                                                      | u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/rst_ext_i           |                1 |              2 |         2.00 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[3]_i_1_n_0       | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                2 |              4 |         2.00 |
|  clk_100M_to_50M/inst/clk_out1 | uart_0/rx_clk_edge_cnt[3]_i_1_n_0                                    | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                2 |              4 |         2.00 |
|  clk_100M_to_50M/inst/clk_out1 | uart_0/bit_cnt                                                       | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                1 |              4 |         4.00 |
| ~jtag_TCK_IBUF_BUFG            | u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg_n_0_[9]           | u_jtag_top/u_jtag_driver/ir_reg                                             |                2 |              5 |         2.50 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_clint/csr_state[4]_i_1_n_0                        | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                2 |              5 |         2.50 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/gpio_ctrl[7]_i_3_0            | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                2 |              6 |         3.00 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_0[0]           | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                2 |              6 |         3.00 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/sbcs_reg[18][3]               | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                6 |              8 |         1.33 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/uart_ctrl[7]_i_6_0[0]         | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                4 |              8 |         2.00 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/sbcs_reg[18][2]               | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                6 |              8 |         1.33 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/sbcs_reg[18][1]               | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                4 |              8 |         2.00 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/sbcs_reg[18][0]               | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                3 |              8 |         2.67 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/sbcs_reg[17][1]               | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                1 |              8 |         8.00 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/sbcs_reg[17][0]               | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                4 |              8 |         2.00 |
|  clk_100M_to_50M/inst/clk_out1 | uart_0/rx_data[7]_i_1_n_0                                            | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                2 |              8 |         4.00 |
|  clk_100M_to_50M/inst/clk_out1 | uart_0/rx_recv_over                                                  | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                4 |              8 |         2.00 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_we_reg_1[2]            | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                4 |              8 |         2.00 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_we_reg_1[1]            | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                2 |              8 |         4.00 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_we_reg_1[0]            | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                3 |              8 |         2.67 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/tx_start                      | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                5 |              8 |         1.60 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/sbcs_reg[17]_0                | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                3 |              8 |         2.67 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_we_reg_1[3]            | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                6 |              8 |         1.33 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/ren_0                         | u_tinyriscv_core/u_idu_exu/info_bus_ff/mem_rsp_hsked_r_reg_1                |                4 |             12 |         3.00 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/ren                           | u_tinyriscv_core/u_idu_exu/info_bus_ff/mem_rsp_hsked_r_reg                  |                4 |             13 |         3.25 |
|  clk_100M_to_50M/inst/clk_out1 | u_jtag_top/u_jtag_dm/dm_mem_addr[31]_i_1_n_0                         | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1 |                5 |             19 |         3.80 |
|  clk_100M_to_50M/inst/clk_out1 |                                                                      | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1 |               10 |             24 |         2.40 |
|  jtag_TCK_IBUF_BUFG            |                                                                      | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1 |                8 |             31 |         3.88 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_6[0]            |                                                                             |               17 |             32 |         1.88 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_5[0]            |                                                                             |               13 |             32 |         2.46 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_4[0]            |                                                                             |               13 |             32 |         2.46 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_3[0]            |                                                                             |               18 |             32 |         1.78 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_2[0]            |                                                                             |               15 |             32 |         2.13 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_1[0]            |                                                                             |               19 |             32 |         1.68 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_7[0]            |                                                                             |               17 |             32 |         1.88 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[2]_2[0]            |                                                                             |               14 |             32 |         2.29 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_5[0]            |                                                                             |               14 |             32 |         2.29 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_4[0]            |                                                                             |               11 |             32 |         2.91 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_3[0]            |                                                                             |               11 |             32 |         2.91 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_20[0]           |                                                                             |               13 |             32 |         2.46 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_2[0]            |                                                                             |               17 |             32 |         1.88 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[2]_1[0]            |                                                                             |               16 |             32 |         2.00 |
|  clk_100M_to_50M/inst/clk_out1 | u_jtag_top/u_jtag_dm/sbcs                                            | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1 |               13 |             32 |         2.46 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[2]_3[0]            |                                                                             |               15 |             32 |         2.13 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[2]_4[0]            |                                                                             |               10 |             32 |         3.20 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_8[0]            |                                                                             |               15 |             32 |         2.13 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_9[0]            |                                                                             |               19 |             32 |         1.68 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend[31]_i_1_n_0    | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |               10 |             32 |         3.20 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r[31]_i_1_n_0  | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |               11 |             32 |         2.91 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/dividend_r[31]_i_1_n_0 | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |               13 |             32 |         2.46 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[1]_3[0]            |                                                                             |               16 |             32 |         2.00 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[1]_4[0]            |                                                                             |               16 |             32 |         2.00 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[1]_5[0]            |                                                                             |               17 |             32 |         1.88 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[2]_3[0]            |                                                                             |               19 |             32 |         1.68 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[2]_5[0]            |                                                                             |               15 |             32 |         2.13 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_18[0]           |                                                                             |               14 |             32 |         2.29 |
|  clk_100M_to_50M/inst/clk_out1 | u_jtag_top/u_jtag_dm/read_data_0                                     | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1 |               12 |             32 |         2.67 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[31]_i_1_n_0 | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |               10 |             32 |         3.20 |
|  clk_100M_to_50M/inst/clk_out1 | u_jtag_top/u_jtag_dm/sbaddress0[31]_i_1_n_0                          | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1 |               12 |             32 |         2.67 |
|  clk_100M_to_50M/inst/clk_out1 | u_jtag_top/u_jtag_dm/dmcontrol_1                                     | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1 |               13 |             32 |         2.46 |
|  clk_100M_to_50M/inst/clk_out1 | u_jtag_top/u_jtag_dm/dm_mem_wdata                                    | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1 |               11 |             32 |         2.91 |
|  clk_100M_to_50M/inst/clk_out1 | u_jtag_top/u_jtag_dm/dm_mem_rdata_2                                  | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1 |               19 |             32 |         1.68 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_we_o_reg[0]               | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                7 |             32 |         4.57 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_we_o_reg_0[0]             | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                6 |             32 |         5.33 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_we_o_reg_1[0]             | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                9 |             32 |         3.56 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_we_o_reg_2[0]             | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |               10 |             32 |         3.20 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_we_o_reg_3[0]             | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                9 |             32 |         3.56 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_we_o_reg_4[0]             | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |                9 |             32 |         3.56 |
|  clk_100M_to_50M/inst/clk_out1 | u_jtag_top/u_jtag_dm/data0                                           | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1 |               15 |             32 |         2.13 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/mem_rsp_hsked_r_reg_2[0]      | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |               13 |             32 |         2.46 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/mem_rsp_hsked_r_reg_3[0]      | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |               12 |             32 |         2.67 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_0[0]            |                                                                             |               13 |             32 |         2.46 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_13[0]           |                                                                             |               14 |             32 |         2.29 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_14[0]           |                                                                             |               14 |             32 |         2.29 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_19[0]           |                                                                             |               15 |             32 |         2.13 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_17[0]           |                                                                             |               16 |             32 |         2.00 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_15[0]           |                                                                             |               15 |             32 |         2.13 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_16[0]           |                                                                             |               12 |             32 |         2.67 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o[31]_i_1_n_0   | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |               16 |             33 |         2.06 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_clint/cause                                       | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |               12 |             37 |         3.08 |
|  clk_100M_to_50M/inst/clk_out1 | u_jtag_top/u_jtag_dm/tx/req_data                                     | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1 |                8 |             38 |         4.75 |
|  jtag_TCK_IBUF_BUFG            | u_jtag_top/u_jtag_driver/rx/E[0]                                     | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1 |                6 |             38 |         6.33 |
|  jtag_TCK_IBUF_BUFG            | u_jtag_top/u_jtag_driver/rx/recv_rdy                                 | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1 |                5 |             39 |         7.80 |
|  clk_100M_to_50M/inst/clk_out1 | u_jtag_top/u_jtag_dm/rx/E[0]                                         |                                                                             |                7 |             40 |         5.71 |
|  jtag_TCK_IBUF_BUFG            | u_jtag_top/u_jtag_driver/tx/req_data__0                              | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1 |                7 |             40 |         5.71 |
|  jtag_TCK_IBUF_BUFG            | u_jtag_top/u_jtag_driver/shift_reg                                   | u_jtag_top/u_jtag_driver/shift_reg0                                         |               12 |             40 |         3.33 |
|  jtag_TCK_IBUF_BUFG            | u_jtag_top/u_jtag_driver/tx/E[0]                                     | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1 |                8 |             40 |         5.00 |
|  clk_100M_to_50M/inst/clk_out1 | u_jtag_top/u_jtag_dm/rx/recv_rdy                                     | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1 |                6 |             41 |         6.83 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[30]_i_1_n_0      | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |               23 |             63 |         2.74 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[6]_3[0]            | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |               20 |             64 |         3.20 |
|  clk_100M_to_50M/inst/clk_out1 | u_tinyriscv_core/u_idu_exu/info_bus_ff/E[0]                          | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |               97 |            217 |         2.24 |
|  clk_100M_to_50M/inst/clk_out1 |                                                                      | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg  |              104 |            324 |         3.12 |
+--------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+


