
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003959                       # Number of seconds simulated
sim_ticks                                  3959385000                       # Number of ticks simulated
final_tick                                 3959385000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134748                       # Simulator instruction rate (inst/s)
host_op_rate                                   177383                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               41330096                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666008                       # Number of bytes of host memory used
host_seconds                                    95.80                       # Real time elapsed on the host
sim_insts                                    12908748                       # Number of instructions simulated
sim_ops                                      16993136                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3959385000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           87680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          161472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             249152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        87680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87680                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3893                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           22144853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           40782091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              62926944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      22144853                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22144853                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          22144853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          40782091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             62926944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3893                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3893                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 249152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  249152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3959301500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3893                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    394.378378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   231.851035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.975363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          198     31.48%     31.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          119     18.92%     50.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           65     10.33%     60.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           34      5.41%     66.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           42      6.68%     72.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      4.45%     77.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      1.43%     78.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      2.86%     81.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          116     18.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          629                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     54371250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               127365000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   19465000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13966.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32716.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        62.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     62.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3257                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1017030.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2456160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1297890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14665560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             27192420                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               902880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        97935120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        14994720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        876116520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1061990790                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            268.221148                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3897309000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1037500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11198000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3643583250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     39047000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      49736250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    214783000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2084880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1089165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13130460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         25200240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24932940                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1661760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       104066610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         8017440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        877412880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1057596375                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            267.111275                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3900327000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2905500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      10672000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3651284500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     20878250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      45433250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    228211500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3959385000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  994711                       # Number of BP lookups
system.cpu.branchPred.condPredicted            994711                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             48508                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               939493                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    6901                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                408                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          939493                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             906212                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            33281                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3197                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3959385000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1975654                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      529341                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2039                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           132                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3959385000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3959385000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1097778                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           220                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    76                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3959385000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7918771                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1148200                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14850148                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      994711                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             913113                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6623691                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   97270                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  327                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           571                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          393                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1097665                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  9010                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7821831                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.507751                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.269034                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4368684     55.85%     55.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   253060      3.24%     59.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   368444      4.71%     63.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   154584      1.98%     65.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   396256      5.07%     70.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   314284      4.02%     74.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   256266      3.28%     78.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   214559      2.74%     80.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1495694     19.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7821831                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.125614                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.875310                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   850930                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4459874                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    838265                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1624127                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  48635                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               18555480                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  48635                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1398995                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  286749                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3937                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1907195                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4176320                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               18365181                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2059                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2403477                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1483146                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  33541                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            31782160                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              49333827                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         35725428                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             16923                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              29811636                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1970524                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                164                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            133                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7738178                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2023337                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              569424                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            664237                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           371075                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   17952061                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 324                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  17561819                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              7711                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          959248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1613782                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            248                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7821831                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.245231                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.478497                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              823581     10.53%     10.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1601976     20.48%     31.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2472067     31.60%     62.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1630202     20.84%     83.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              727894      9.31%     92.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              324205      4.14%     96.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              137113      1.75%     98.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               68520      0.88%     99.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               36273      0.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7821831                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   11938     38.72%     38.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     38.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     38.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    46      0.15%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     38.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13870     44.99%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4891     15.87%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                38      0.12%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               45      0.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             24451      0.14%      0.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14993905     85.38%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   75      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3226      0.02%     85.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4377      0.02%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1996809     11.37%     96.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              536383      3.05%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2153      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            440      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               17561819                       # Type of FU issued
system.cpu.iq.rate                           2.217746                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       30828                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001755                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           42969612                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          18896877                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     17429139                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               14396                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              14851                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         6419                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               17560978                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    7218                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            53515                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       156050                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          803                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          155                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        56764                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           284                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  48635                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  183306                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 13521                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            17952385                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             12623                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2023337                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               569424                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                188                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    822                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 12279                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            155                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          31956                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        27493                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                59449                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              17498121                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1975604                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             63698                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2504933                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   883136                       # Number of branches executed
system.cpu.iew.exec_stores                     529329                       # Number of stores executed
system.cpu.iew.exec_rate                     2.209702                       # Inst execution rate
system.cpu.iew.wb_sent                       17457497                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      17435558                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  15344195                       # num instructions producing a value
system.cpu.iew.wb_consumers                  31986189                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.201801                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.479713                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          959985                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             48563                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7669541                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.215665                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.143061                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       996552     12.99%     12.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3089512     40.28%     53.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1386979     18.08%     71.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       711299      9.27%     80.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       314900      4.11%     84.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       313671      4.09%     88.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       204877      2.67%     91.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       275456      3.59%     95.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       376295      4.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7669541                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12908748                       # Number of instructions committed
system.cpu.commit.committedOps               16993136                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2379947                       # Number of memory references committed
system.cpu.commit.loads                       1867287                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     850234                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       4311                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  16979079                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 6035                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        11594      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14595990     85.89%     85.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              51      0.00%     85.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             2753      0.02%     85.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2801      0.02%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1866263     10.98%     96.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         512244      3.01%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1024      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          416      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          16993136                       # Class of committed instruction
system.cpu.commit.bw_lim_events                376295                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     25246367                       # The number of ROB reads
system.cpu.rob.rob_writes                    36059308                       # The number of ROB writes
system.cpu.timesIdled                             824                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           96940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12908748                       # Number of Instructions Simulated
system.cpu.committedOps                      16993136                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.613442                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.613442                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.630145                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.630145                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 33864273                       # number of integer regfile reads
system.cpu.int_regfile_writes                16020326                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      9824                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5505                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   8621798                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 14312484                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 4295592                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3959385000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1847                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1009.481785                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2418966                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2871                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            842.551724                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            185500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1009.481785                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.985822                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985822                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          923                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4867961                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4867961                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3959385000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1906811                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1906811                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       512155                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         512155                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2418966                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2418966                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2418966                       # number of overall hits
system.cpu.dcache.overall_hits::total         2418966                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        13072                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13072                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          507                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          507                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        13579                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13579                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        13579                       # number of overall misses
system.cpu.dcache.overall_misses::total         13579                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    853294500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    853294500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     41343500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41343500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    894638000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    894638000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    894638000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    894638000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1919883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1919883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       512662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       512662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2432545                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2432545                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2432545                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2432545                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.006809                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006809                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000989                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005582                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005582                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005582                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005582                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 65276.507038                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65276.507038                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81545.364892                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81545.364892                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 65883.938434                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65883.938434                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 65883.938434                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65883.938434                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14593                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          106                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               224                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.147321                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    35.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          585                       # number of writebacks
system.cpu.dcache.writebacks::total               585                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        10705                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10705                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        10708                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10708                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        10708                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10708                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2367                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2367                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          504                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          504                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2871                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2871                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2871                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2871                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    180284000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    180284000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     40642500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     40642500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    220926500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    220926500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    220926500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    220926500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001233                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001233                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001180                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001180                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001180                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001180                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 76165.610477                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76165.610477                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80639.880952                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80639.880952                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76951.062348                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76951.062348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76951.062348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76951.062348                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3959385000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3959385000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3959385000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1013                       # number of replacements
system.cpu.icache.tags.tagsinuse           506.128348                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1095537                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1524                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            718.856299                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   506.128348                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.988532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          232                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2196848                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2196848                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3959385000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1095537                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1095537                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1095537                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1095537                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1095537                       # number of overall hits
system.cpu.icache.overall_hits::total         1095537                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2125                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2125                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2125                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2125                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2125                       # number of overall misses
system.cpu.icache.overall_misses::total          2125                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    154787495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    154787495                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    154787495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    154787495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    154787495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    154787495                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1097662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1097662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1097662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1097662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1097662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1097662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001936                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001936                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001936                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001936                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001936                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001936                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 72841.174118                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72841.174118                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 72841.174118                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72841.174118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 72841.174118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72841.174118                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2152                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.179487                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1013                       # number of writebacks
system.cpu.icache.writebacks::total              1013                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          600                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          600                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          600                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          600                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          600                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          600                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1525                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1525                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1525                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1525                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1525                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1525                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    117382996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    117382996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    117382996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    117382996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    117382996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    117382996                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001389                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001389                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001389                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001389                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001389                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001389                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76972.456393                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76972.456393                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76972.456393                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76972.456393                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76972.456393                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76972.456393                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3959385000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3959385000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3959385000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  3490.472462                       # Cycle average of tags in use
system.l2.tags.total_refs                        3349                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3893                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.860262                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1067.818437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2422.654024                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.032587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.073934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.106521                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3893                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3586                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.118805                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     61845                       # Number of tag accesses
system.l2.tags.data_accesses                    61845                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3959385000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          585                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              585                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1005                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1005                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    20                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             154                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                154                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            327                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               327                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   154                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   347                       # number of demand (read+write) hits
system.l2.demand_hits::total                      501                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  154                       # number of overall hits
system.l2.overall_hits::cpu.data                  347                       # number of overall hits
system.l2.overall_hits::total                     501                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              484                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 484                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1371                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1371                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         2040                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2040                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1371                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2524                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3895                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1371                       # number of overall misses
system.l2.overall_misses::cpu.data               2524                       # number of overall misses
system.l2.overall_misses::total                  3895                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     39666500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      39666500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    113431500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    113431500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    173237500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    173237500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     113431500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     212904000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        326335500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    113431500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    212904000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       326335500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          585                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          585                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1005                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1005                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            504                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               504                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         2367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1525                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              2871                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4396                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1525                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             2871                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4396                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.960317                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.960317                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.899016                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.899016                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.861850                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.861850                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.899016                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.879136                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.886033                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.899016                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.879136                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.886033                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 81955.578512                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81955.578512                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 82736.323851                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82736.323851                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 84920.343137                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84920.343137                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 82736.323851                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84351.822504                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83783.183569                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 82736.323851                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84351.822504                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83783.183569                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data          484                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            484                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1371                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1371                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         2039                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2039                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           2523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3894                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          2523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3894                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     34826500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     34826500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     99731500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     99731500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    152774000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    152774000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     99731500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    187600500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    287332000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     99731500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    187600500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    287332000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.960317                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.960317                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.899016                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.899016                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.861428                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.861428                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.899016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.878788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.885805                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.899016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.878788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.885805                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 71955.578512                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71955.578512                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72743.617797                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72743.617797                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74925.944090                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74925.944090                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72743.617797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74356.123662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73788.392399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72743.617797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74356.123662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73788.392399                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3893                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3959385000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3409                       # Transaction distribution
system.membus.trans_dist::ReadExReq               484                       # Transaction distribution
system.membus.trans_dist::ReadExResp              484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3409                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         7786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       249152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       249152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  249152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3893                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3893    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3893                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4746000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20592000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7256                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2865                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3959385000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3891                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          585                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1013                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1262                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              504                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             504                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1525                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2367                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       162368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       221184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 383552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4396                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003867                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062073                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4379     99.61%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     17      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4396                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5226000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2286000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4306999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
