// Seed: 4177522936
module module_0 (
    input uwire id_0,
    input wor id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    output uwire id_6
    , id_8
);
  wire id_9;
endmodule
module module_1 (
    input  tri   id_0,
    output tri   id_1,
    input  tri0  id_2,
    output uwire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_0,
      id_0,
      id_2,
      id_3
  );
  assign modCall_1.type_0 = 0;
  id_6(
      .id_0(id_0), .id_1(id_5), .id_2(), .id_3(id_2)
  ); id_7();
  wire id_8;
  assign id_8 = 1;
  wire id_9;
  wire id_10;
endmodule
