

================================================================
== Vivado HLS Report for 'pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_s'
================================================================
* Date:           Thu Oct 10 12:48:44 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.263|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |  115|  116|  114|  114| loop rewind(delay=0 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- PartitionLoop  |  115|  115|         4|          2|          1|    57|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_buf_V_0_0_06281_i1 = alloca i16"   --->   Operation 6 'alloca' 'data_buf_V_0_0_06281_i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i912* %data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.60ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_conv2d_resource.h:36->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %entry ], [ false, %PartitionLoop_begin ], [ true, %.exit ]"   --->   Operation 9 'phi' 'do_init' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%data_V_load_rewind = phi i912 [ undef, %entry ], [ %data_V_load_phi, %PartitionLoop_begin ], [ undef, %.exit ]" [firmware/nnet_utils/nnet_conv2d_resource.h:11->firmware/nnet_utils/nnet_conv2d.h:69]   --->   Operation 10 'phi' 'data_V_load_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%i_part_0_i_i2 = phi i6 [ 0, %entry ], [ %i_part, %PartitionLoop_begin ], [ 0, %.exit ]"   --->   Operation 11 'phi' 'i_part_0_i_i2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.60ns)   --->   "br i1 %do_init, label %rewind_init, label %PartitionLoop_begin"   --->   Operation 12 'br' <Predicate = true> <Delay = 0.60>
ST_3 : Operation 13 [1/1] (1.45ns)   --->   "%data_V_read = call i912 @_ssdm_op_Read.ap_fifo.i912P(i912* %data_V)" [firmware/nnet_utils/nnet_conv2d_resource.h:11->firmware/nnet_utils/nnet_conv2d.h:69]   --->   Operation 13 'read' 'data_V_read' <Predicate = (do_init)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 912> <Depth = 0> <FIFO>
ST_3 : Operation 14 [1/1] (0.60ns)   --->   "br label %PartitionLoop_begin" [firmware/nnet_utils/nnet_conv2d_resource.h:36->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 14 'br' <Predicate = (do_init)> <Delay = 0.60>
ST_3 : Operation 15 [1/1] (0.61ns)   --->   "%icmp_ln36 = icmp eq i6 %i_part_0_i_i2, -8" [firmware/nnet_utils/nnet_conv2d_resource.h:36->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 15 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %.exit, label %rewind_header" [firmware/nnet_utils/nnet_conv2d_resource.h:36->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "br label %rewind_header" [firmware/myproject.cpp:8]   --->   Operation 17 'br' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.26>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%data_V_load_phi = phi i912 [ %data_V_read, %rewind_init ], [ %data_V_load_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_conv2d_resource.h:11->firmware/nnet_utils/nnet_conv2d.h:69]   --->   Operation 18 'phi' 'data_V_load_phi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%data_buf_V_0_0_06281_i1_load = load i16* %data_buf_V_0_0_06281_i1"   --->   Operation 19 'load' 'data_buf_V_0_0_06281_i1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [2/2] (4.26ns)   --->   "%data_buf_V_0_0_i = call fastcc i16 @fill_buffer(i912 %data_V_load_phi, i16 %data_buf_V_0_0_06281_i1_load, i6 %i_part_0_i_i2)" [firmware/nnet_utils/nnet_conv2d_resource.h:11->firmware/nnet_utils/nnet_conv2d.h:69]   --->   Operation 20 'call' 'data_buf_V_0_0_i' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 21 [1/1] (0.43ns)   --->   "%i_part = add i6 %i_part_0_i_i2, 1" [firmware/nnet_utils/nnet_conv2d_resource.h:36->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 21 'add' 'i_part' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.02>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_conv2d_resource.h:36->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 22 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str10)" [firmware/nnet_utils/nnet_conv2d_resource.h:36->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 23 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/2] (4.02ns)   --->   "%data_buf_V_0_0_i = call fastcc i16 @fill_buffer(i912 %data_V_load_phi, i16 %data_buf_V_0_0_06281_i1_load, i6 %i_part_0_i_i2)" [firmware/nnet_utils/nnet_conv2d_resource.h:11->firmware/nnet_utils/nnet_conv2d.h:69]   --->   Operation 24 'call' 'data_buf_V_0_0_i' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_conv2d_resource.h:53->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 25 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str13)" [firmware/nnet_utils/nnet_conv2d_resource.h:53->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 26 'specregionbegin' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_conv2d_resource.h:54->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 27 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str13, i32 %tmp_1_i)" [firmware/nnet_utils/nnet_conv2d_resource.h:89->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 28 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str10, i32 %tmp_i)" [firmware/nnet_utils/nnet_conv2d_resource.h:101->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 29 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 57, i64 57, i64 57)"   --->   Operation 30 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "store i16 %data_buf_V_0_0_i, i16* %data_buf_V_0_0_06281_i1" [firmware/nnet_utils/nnet_conv2d_resource.h:36->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 31 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [firmware/myproject.cpp:8]   --->   Operation 32 'return' <Predicate = (icmp_ln36)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [6]  (0.603 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.46ns
The critical path consists of the following:
	fifo read on port 'data_V' (firmware/nnet_utils/nnet_conv2d_resource.h:11->firmware/nnet_utils/nnet_conv2d.h:69) [11]  (1.46 ns)

 <State 4>: 4.26ns
The critical path consists of the following:
	'phi' operation ('data_V_load_phi', firmware/nnet_utils/nnet_conv2d_resource.h:11->firmware/nnet_utils/nnet_conv2d.h:69) with incoming values : ('data_V_read', firmware/nnet_utils/nnet_conv2d_resource.h:11->firmware/nnet_utils/nnet_conv2d.h:69) [14]  (0 ns)
	'call' operation ('data_buf_V_0_0_i', firmware/nnet_utils/nnet_conv2d_resource.h:11->firmware/nnet_utils/nnet_conv2d.h:69) to 'fill_buffer' [18]  (4.26 ns)

 <State 5>: 4.02ns
The critical path consists of the following:
	'call' operation ('data_buf_V_0_0_i', firmware/nnet_utils/nnet_conv2d_resource.h:11->firmware/nnet_utils/nnet_conv2d.h:69) to 'fill_buffer' [18]  (4.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
