

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_0_1_x0'
================================================================
* Date:           Sun Sep 18 14:03:31 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    18001|    18001|  59.997 us|  59.997 us|  18001|  18001|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                      Loop Name                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_0_1_x0_loop_1_D_drain_IO_L1_out_wrapper_0_1_x0_loop_2   |    18000|    18000|       750|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_wrapper_0_1_x0_loop_3_D_drain_IO_L1_out_wrapper_0_1_x0_loop_4  |      641|      641|         7|          5|          1|   128|       yes|
        | + D_drain_IO_L1_out_wrapper_0_1_x0_loop_6                                          |      105|      105|        35|          -|          -|     3|        no|
        |  ++ D_drain_IO_L1_out_wrapper_0_1_x0_loop_7                                        |       32|       32|         3|          2|          2|    16|       yes|
        |  ++ D_drain_IO_L1_out_wrapper_0_1_x0_loop_9                                        |       32|       32|         3|          2|          2|    16|       yes|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      191|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        4|      -|       32|       33|     -|
|Multiplexer          |        -|      -|        -|      364|     -|
|Register             |        -|      -|      365|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|      0|      397|      588|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                        Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |data_split_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V  |        0|  32|  33|    0|     4|   32|     1|          128|
    |local_D_V_U     |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V     |        4|   0|   0|    0|    32|  128|     1|         4096|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                      |        4|  32|  33|    0|    36|  160|     2|         4224|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_1018_fu_421_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_1019_fu_467_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_1020_fu_449_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_1021_fu_461_p2           |         +|   0|  0|  10|           3|           1|
    |add_ln691_fu_328_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln890_55_fu_304_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln890_fu_316_p2                |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage3_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp2_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage3_iter0   |       and|   0|  0|   2|           1|           1|
    |icmp_ln870_fu_443_p2               |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln890_923_fu_322_p2           |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln890_924_fu_334_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_925_fu_437_p2           |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_926_fu_473_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_927_fu_455_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_310_p2               |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state13_pp1_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln9312_fu_492_p2                |        or|   0|  0|   6|           6|           1|
    |select_ln890_23_fu_348_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln890_fu_340_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 191|          89|          65|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  65|         15|    1|         15|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                         |   9|          2|    1|          2|
    |ap_phi_mux_c5_V_46_phi_fu_286_p4                |   9|          2|    5|         10|
    |ap_phi_mux_c5_V_phi_fu_297_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_c7_V_phi_fu_252_p4                   |   9|          2|    4|          8|
    |ap_phi_mux_c8_V_phi_fu_263_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_241_p4         |   9|          2|    8|         16|
    |c4_V_reg_270                                    |   9|          2|    3|          6|
    |c5_V_46_reg_282                                 |   9|          2|    5|         10|
    |c5_V_reg_293                                    |   9|          2|    5|         10|
    |c7_V_reg_248                                    |   9|          2|    4|          8|
    |c8_V_reg_259                                    |   9|          2|    5|         10|
    |data_split_V_address0                           |  26|          5|    2|         10|
    |data_split_V_address1                           |  20|          4|    2|          8|
    |data_split_V_d0                                 |  20|          4|   32|        128|
    |data_split_V_d1                                 |  14|          3|   32|         96|
    |fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_din    |  20|          4|  128|        512|
    |fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_PE_1_0_x0142_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten8_reg_226                         |   9|          2|    5|         10|
    |indvar_flatten_reg_237                          |   9|          2|    8|         16|
    |local_D_V_address0                              |  14|          3|    5|         15|
    |local_D_V_address1                              |  14|          3|    5|         15|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 364|         79|  276|        937|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln691_1018_reg_578                |    5|   0|    5|          0|
    |add_ln691_1019_reg_615                |    5|   0|    5|          0|
    |add_ln691_1020_reg_601                |    5|   0|    5|          0|
    |add_ln890_55_reg_529                  |    5|   0|    5|          0|
    |add_ln890_reg_538                     |    8|   0|    8|          0|
    |ap_CS_fsm                             |   14|   0|   14|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1               |    1|   0|    1|          0|
    |c4_V_reg_270                          |    3|   0|    3|          0|
    |c5_V_46_reg_282                       |    5|   0|    5|          0|
    |c5_V_reg_293                          |    5|   0|    5|          0|
    |c7_V_reg_248                          |    4|   0|    4|          0|
    |c8_V_reg_259                          |    5|   0|    5|          0|
    |icmp_ln890_923_reg_543                |    1|   0|    1|          0|
    |icmp_ln890_923_reg_543_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln890_926_reg_620                |    1|   0|    1|          0|
    |icmp_ln890_927_reg_606                |    1|   0|    1|          0|
    |indvar_flatten8_reg_226               |    5|   0|    5|          0|
    |indvar_flatten_reg_237                |    8|   0|    8|          0|
    |local_D_V_addr_reg_562                |    5|   0|    5|          0|
    |local_D_V_addr_reg_562_pp0_iter1_reg  |    5|   0|    5|          0|
    |local_D_V_load_1_reg_634              |  128|   0|  128|          0|
    |p_Result_2_reg_568                    |   32|   0|   32|          0|
    |p_Result_3_reg_573                    |   32|   0|   32|          0|
    |select_ln890_23_reg_552               |    4|   0|    4|          0|
    |select_ln890_reg_547                  |    5|   0|    5|          0|
    |trunc_ln890_reg_557                   |    2|   0|    2|          0|
    |v2_V_1791_reg_588                     |   32|   0|   32|          0|
    |v2_V_reg_583                          |   32|   0|   32|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  365|   0|  365|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_1_x0|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_1_x0|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_1_x0|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_1_x0|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_1_x0|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_1_x0|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_1_x0|  return value|
|fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_2_x0175|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_2_x0175|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_2_x0175|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_din      |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_1_x0174|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_full_n   |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_1_x0174|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_write    |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_1_x0174|       pointer|
|fifo_D_drain_PE_1_0_x0142_dout                    |   in|   32|     ap_fifo|                 fifo_D_drain_PE_1_0_x0142|       pointer|
|fifo_D_drain_PE_1_0_x0142_empty_n                 |   in|    1|     ap_fifo|                 fifo_D_drain_PE_1_0_x0142|       pointer|
|fifo_D_drain_PE_1_0_x0142_read                    |  out|    1|     ap_fifo|                 fifo_D_drain_PE_1_0_x0142|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 7
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 3
  Pipeline-0 : II = 5, D = 7, States = { 3 4 5 6 7 8 9 }
  Pipeline-1 : II = 2, D = 3, States = { 12 13 14 }
  Pipeline-2 : II = 2, D = 3, States = { 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 10 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 
10 --> 11 
11 --> 12 16 2 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 11 
16 --> 15 17 
17 --> 18 
18 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0175, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0174, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_1_0_x0142, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0175, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0174, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_1_0_x0142, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.20ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:9265]   --->   Operation 25 'alloca' 'local_D_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 26 [1/1] (0.69ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:9274]   --->   Operation 26 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln9265 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_D_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:9265]   --->   Operation 27 'specmemcore' 'specmemcore_ln9265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i32 %data_split_V, i64 0, i64 3"   --->   Operation 28 'getelementptr' 'data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_split_V_addr_204 = getelementptr i32 %data_split_V, i64 0, i64 2"   --->   Operation 29 'getelementptr' 'data_split_V_addr_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_split_V_addr_205 = getelementptr i32 %data_split_V, i64 0, i64 1"   --->   Operation 30 'getelementptr' 'data_split_V_addr_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_split_V_addr_206 = getelementptr i32 %data_split_V, i64 0, i64 0"   --->   Operation 31 'getelementptr' 'data_split_V_addr_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln9268 = br void" [./dut.cpp:9268]   --->   Operation 32 'br' 'br_ln9268' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i5 0, void, i5 %add_ln890_55, void %.loopexit421"   --->   Operation 33 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln890_55 = add i5 %indvar_flatten8, i5 1"   --->   Operation 34 'add' 'add_ln890_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten8, i5 24"   --->   Operation 35 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split24, void"   --->   Operation 36 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_0_1_x0_loop_1_D_drain_IO_L1_out_wrapper_0_1_x0_loop_2_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_790"   --->   Operation 39 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln890 = br void"   --->   Operation 40 'br' 'br_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln9335 = ret" [./dut.cpp:9335]   --->   Operation 41 'ret' 'ret_ln9335' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void %.split24, i8 %add_ln890, void %.preheader5"   --->   Operation 42 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void %.split24, i4 %select_ln890_23, void %.preheader5"   --->   Operation 43 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split24, i5 %add_ln691_1018, void %.preheader5"   --->   Operation 44 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln890 = add i8 %indvar_flatten, i8 1"   --->   Operation 45 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.58ns)   --->   "%icmp_ln890_923 = icmp_eq  i8 %indvar_flatten, i8 128"   --->   Operation 46 'icmp' 'icmp_ln890_923' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_923, void %.preheader5, void %.preheader4.preheader"   --->   Operation 47 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c7_V, i4 1"   --->   Operation 48 'add' 'add_ln691' <Predicate = (!icmp_ln890_923)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.63ns)   --->   "%icmp_ln890_924 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 49 'icmp' 'icmp_ln890_924' <Predicate = (!icmp_ln890_923)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_924, i5 0, i5 %c8_V"   --->   Operation 50 'select' 'select_ln890' <Predicate = (!icmp_ln890_923)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.35ns)   --->   "%select_ln890_23 = select i1 %icmp_ln890_924, i4 %add_ln691, i4 %c7_V"   --->   Operation 51 'select' 'select_ln890_23' <Predicate = (!icmp_ln890_923)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln890_23, i32 2"   --->   Operation 52 'bitselect' 'tmp_389' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i4 %select_ln890_23"   --->   Operation 53 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890, i1 %tmp_389" [./dut.cpp:9286]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln9286 = zext i6 %tmp_s" [./dut.cpp:9286]   --->   Operation 55 'zext' 'zext_ln9286' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln9286" [./dut.cpp:9286]   --->   Operation 56 'getelementptr' 'local_D_V_addr' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:9286]   --->   Operation 57 'load' 'out_data_V' <Predicate = (!icmp_ln890_923)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 58 [1/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:9286]   --->   Operation 58 'load' 'out_data_V' <Predicate = (!icmp_ln890_923)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %out_data_V"   --->   Operation 59 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.69ns)   --->   "%store_ln9288 = store i32 %trunc_ln674, i2 %data_split_V_addr_206" [./dut.cpp:9288]   --->   Operation 60 'store' 'store_ln9288' <Predicate = (!icmp_ln890_923)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63"   --->   Operation 61 'partselect' 'p_Result_1' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.69ns)   --->   "%store_ln9288 = store i32 %p_Result_1, i2 %data_split_V_addr_205" [./dut.cpp:9288]   --->   Operation 62 'store' 'store_ln9288' <Predicate = (!icmp_ln890_923)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95"   --->   Operation 63 'partselect' 'p_Result_2' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127"   --->   Operation 64 'partselect' 'p_Result_3' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 65 [1/1] (0.69ns)   --->   "%store_ln9288 = store i32 %p_Result_2, i2 %data_split_V_addr_204" [./dut.cpp:9288]   --->   Operation 65 'store' 'store_ln9288' <Predicate = (!icmp_ln890_923)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 66 [1/1] (0.69ns)   --->   "%store_ln9288 = store i32 %p_Result_3, i2 %data_split_V_addr" [./dut.cpp:9288]   --->   Operation 66 'store' 'store_ln9288' <Predicate = (!icmp_ln890_923)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i2 %trunc_ln890"   --->   Operation 67 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.21ns)   --->   "%tmp_391 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_1_0_x0142" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'read' 'tmp_391' <Predicate = (!icmp_ln890_923)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%data_split_V_addr_207 = getelementptr i32 %data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 69 'getelementptr' 'data_split_V_addr_207' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.69ns)   --->   "%store_ln9296 = store i32 %tmp_391, i2 %data_split_V_addr_207" [./dut.cpp:9296]   --->   Operation 70 'store' 'store_ln9296' <Predicate = (!icmp_ln890_923)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 0.70>
ST_7 : Operation 71 [2/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_206"   --->   Operation 71 'load' 'v2_V' <Predicate = (!icmp_ln890_923)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 72 [2/2] (0.69ns)   --->   "%v2_V_1791 = load i2 %data_split_V_addr_205"   --->   Operation 72 'load' 'v2_V_1791' <Predicate = (!icmp_ln890_923)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 73 [1/1] (0.70ns)   --->   "%add_ln691_1018 = add i5 %select_ln890, i5 1"   --->   Operation 73 'add' 'add_ln691_1018' <Predicate = (!icmp_ln890_923)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 74 [1/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_206"   --->   Operation 74 'load' 'v2_V' <Predicate = (!icmp_ln890_923)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 75 [1/2] (0.69ns)   --->   "%v2_V_1791 = load i2 %data_split_V_addr_205"   --->   Operation 75 'load' 'v2_V_1791' <Predicate = (!icmp_ln890_923)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 76 [2/2] (0.69ns)   --->   "%v2_V_1792 = load i2 %data_split_V_addr_204"   --->   Operation 76 'load' 'v2_V_1792' <Predicate = (!icmp_ln890_923)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 77 [2/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 77 'load' 'v1_V' <Predicate = (!icmp_ln890_923)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_0_1_x0_loop_3_D_drain_IO_L1_out_wrapper_0_1_x0_loop_4_str"   --->   Operation 78 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln9278 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:9278]   --->   Operation 80 'specpipeline' 'specpipeline_ln9278' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln9278 = specloopname void @_ssdm_op_SpecLoopName, void @empty_452" [./dut.cpp:9278]   --->   Operation 81 'specloopname' 'specloopname_ln9278' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_9 : Operation 82 [1/2] (0.69ns)   --->   "%v2_V_1792 = load i2 %data_split_V_addr_204"   --->   Operation 82 'load' 'v2_V_1792' <Predicate = (!icmp_ln890_923)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 83 [1/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 83 'load' 'v1_V' <Predicate = (!icmp_ln890_923)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1792, i32 %v2_V_1791, i32 %v2_V"   --->   Operation 84 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (1.20ns)   --->   "%store_ln9298 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:9298]   --->   Operation 85 'store' 'store_ln9298' <Predicate = (!icmp_ln890_923)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 86 'br' 'br_ln0' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.38>
ST_10 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader4"   --->   Operation 87 'br' 'br_ln890' <Predicate = true> <Delay = 0.38>

State 11 <SV = 4> <Delay = 0.61>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_1021, void %.loopexit, i3 1, void %.preheader4.preheader"   --->   Operation 88 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.49ns)   --->   "%icmp_ln890_925 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 89 'icmp' 'icmp_ln890_925' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 90 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln9302 = br i1 %icmp_ln890_925, void %.split20, void %.loopexit421" [./dut.cpp:9302]   --->   Operation 91 'br' 'br_ln9302' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1257"   --->   Operation 92 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_925)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c4_V, i3 1"   --->   Operation 93 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_925)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln9304 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader2.preheader" [./dut.cpp:9304]   --->   Operation 94 'br' 'br_ln9304' <Predicate = (!icmp_ln890_925)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 95 'br' 'br_ln890' <Predicate = (!icmp_ln890_925 & !icmp_ln870)> <Delay = 0.38>
ST_11 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader2"   --->   Operation 96 'br' 'br_ln890' <Predicate = (!icmp_ln890_925 & icmp_ln870)> <Delay = 0.38>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 97 'br' 'br_ln0' <Predicate = (icmp_ln890_925)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.70>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%c5_V_46 = phi i5 %add_ln691_1020, void %.split14, i5 0, void %.preheader.preheader"   --->   Operation 98 'phi' 'c5_V_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln691_1020 = add i5 %c5_V_46, i5 1"   --->   Operation 99 'add' 'add_ln691_1020' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.63ns)   --->   "%icmp_ln890_927 = icmp_eq  i5 %c5_V_46, i5 16"   --->   Operation 100 'icmp' 'icmp_ln890_927' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln9319 = br i1 %icmp_ln890_927, void %.split14, void %.loopexit.loopexit" [./dut.cpp:9319]   --->   Operation 102 'br' 'br_ln9319' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 2.43>
ST_13 : Operation 103 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0175" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'read' 'fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_read' <Predicate = (!icmp_ln890_927)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 104 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0174, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 104 'write' 'write_ln174' <Predicate = (!icmp_ln890_927)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 14 <SV = 7> <Delay = 2.43>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln9319 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:9319]   --->   Operation 105 'specpipeline' 'specpipeline_ln9319' <Predicate = (!icmp_ln890_927)> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln9319 = specloopname void @_ssdm_op_SpecLoopName, void @empty_415" [./dut.cpp:9319]   --->   Operation 106 'specloopname' 'specloopname_ln9319' <Predicate = (!icmp_ln890_927)> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0175" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 107 'read' 'fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_read_1' <Predicate = (!icmp_ln890_927)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 108 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0174, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_read_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'write' 'write_ln174' <Predicate = (!icmp_ln890_927)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 109 'br' 'br_ln0' <Predicate = (!icmp_ln890_927)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 0.57>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 110 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 111 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.57ns)   --->   "%add_ln691_1021 = add i3 %c4_V, i3 1"   --->   Operation 112 'add' 'add_ln691_1021' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 113 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 1.20>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1019, void %.split18, i5 0, void %.preheader2.preheader"   --->   Operation 114 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.70ns)   --->   "%add_ln691_1019 = add i5 %c5_V, i5 1"   --->   Operation 115 'add' 'add_ln691_1019' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [1/1] (0.63ns)   --->   "%icmp_ln890_926 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 116 'icmp' 'icmp_ln890_926' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln9305 = br i1 %icmp_ln890_926, void %.split18, void %.loopexit.loopexit63" [./dut.cpp:9305]   --->   Operation 118 'br' 'br_ln9305' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c5_V, i1 0" [./dut.cpp:9312]   --->   Operation 119 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln9312 = zext i6 %tmp" [./dut.cpp:9312]   --->   Operation 120 'zext' 'zext_ln9312' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%local_D_V_addr_46 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln9312" [./dut.cpp:9312]   --->   Operation 121 'getelementptr' 'local_D_V_addr_46' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln9312 = or i6 %tmp, i6 1" [./dut.cpp:9312]   --->   Operation 122 'or' 'or_ln9312' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_73 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln9312" [./dut.cpp:9312]   --->   Operation 123 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%local_D_V_addr_47 = getelementptr i128 %local_D_V, i64 0, i64 %tmp_73" [./dut.cpp:9312]   --->   Operation 124 'getelementptr' 'local_D_V_addr_47' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_16 : Operation 125 [2/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_46" [./dut.cpp:9312]   --->   Operation 125 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_926)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_16 : Operation 126 [2/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_47" [./dut.cpp:9312]   --->   Operation 126 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_926)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 17 <SV = 6> <Delay = 2.41>
ST_17 : Operation 127 [1/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_46" [./dut.cpp:9312]   --->   Operation 127 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_926)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_17 : Operation 128 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0174, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 128 'write' 'write_ln174' <Predicate = (!icmp_ln890_926)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_17 : Operation 129 [1/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_47" [./dut.cpp:9312]   --->   Operation 129 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_926)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 18 <SV = 7> <Delay = 1.21>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%specpipeline_ln9305 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:9305]   --->   Operation 130 'specpipeline' 'specpipeline_ln9305' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln9305 = specloopname void @_ssdm_op_SpecLoopName, void @empty_635" [./dut.cpp:9305]   --->   Operation 131 'specloopname' 'specloopname_ln9305' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0174, i128 %local_D_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 132 'write' 'write_ln174' <Predicate = (!icmp_ln890_926)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 133 'br' 'br_ln0' <Predicate = (!icmp_ln890_926)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_0_2_x0175]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_0_1_x0174]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_1_0_x0142]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0                                 (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0                                 (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0                                 (specmemcore      ) [ 0000000000000000000]
specinterface_ln0                               (specinterface    ) [ 0000000000000000000]
specinterface_ln0                               (specinterface    ) [ 0000000000000000000]
specinterface_ln0                               (specinterface    ) [ 0000000000000000000]
local_D_V                                       (alloca           ) [ 0011111111111111111]
data_split_V                                    (alloca           ) [ 0011111111111111111]
specmemcore_ln9265                              (specmemcore      ) [ 0000000000000000000]
data_split_V_addr                               (getelementptr    ) [ 0011111111111111111]
data_split_V_addr_204                           (getelementptr    ) [ 0011111111111111111]
data_split_V_addr_205                           (getelementptr    ) [ 0011111111111111111]
data_split_V_addr_206                           (getelementptr    ) [ 0011111111111111111]
br_ln9268                                       (br               ) [ 0111111111111111111]
indvar_flatten8                                 (phi              ) [ 0010000000000000000]
add_ln890_55                                    (add              ) [ 0111111111111111111]
icmp_ln890                                      (icmp             ) [ 0011111111111111111]
br_ln890                                        (br               ) [ 0000000000000000000]
specloopname_ln0                                (specloopname     ) [ 0000000000000000000]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
specloopname_ln1461                             (specloopname     ) [ 0000000000000000000]
br_ln890                                        (br               ) [ 0011111111111111111]
ret_ln9335                                      (ret              ) [ 0000000000000000000]
indvar_flatten                                  (phi              ) [ 0001000000000000000]
c7_V                                            (phi              ) [ 0001000000000000000]
c8_V                                            (phi              ) [ 0001000000000000000]
add_ln890                                       (add              ) [ 0011111111111111111]
icmp_ln890_923                                  (icmp             ) [ 0011111111111111111]
br_ln890                                        (br               ) [ 0000000000000000000]
add_ln691                                       (add              ) [ 0000000000000000000]
icmp_ln890_924                                  (icmp             ) [ 0000000000000000000]
select_ln890                                    (select           ) [ 0000111100000000000]
select_ln890_23                                 (select           ) [ 0011111111111111111]
tmp_389                                         (bitselect        ) [ 0000000000000000000]
trunc_ln890                                     (trunc            ) [ 0000111000000000000]
tmp_s                                           (bitconcatenate   ) [ 0000000000000000000]
zext_ln9286                                     (zext             ) [ 0000000000000000000]
local_D_V_addr                                  (getelementptr    ) [ 0001111111000000000]
out_data_V                                      (load             ) [ 0000000000000000000]
trunc_ln674                                     (trunc            ) [ 0000000000000000000]
store_ln9288                                    (store            ) [ 0000000000000000000]
p_Result_1                                      (partselect       ) [ 0000000000000000000]
store_ln9288                                    (store            ) [ 0000000000000000000]
p_Result_2                                      (partselect       ) [ 0000010000000000000]
p_Result_3                                      (partselect       ) [ 0000010000000000000]
store_ln9288                                    (store            ) [ 0000000000000000000]
store_ln9288                                    (store            ) [ 0000000000000000000]
zext_ln890                                      (zext             ) [ 0000000000000000000]
tmp_391                                         (read             ) [ 0000000000000000000]
data_split_V_addr_207                           (getelementptr    ) [ 0000000000000000000]
store_ln9296                                    (store            ) [ 0000000000000000000]
add_ln691_1018                                  (add              ) [ 0011100011111111111]
v2_V                                            (load             ) [ 0000100001000000000]
v2_V_1791                                       (load             ) [ 0000100001000000000]
specloopname_ln0                                (specloopname     ) [ 0000000000000000000]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
specpipeline_ln9278                             (specpipeline     ) [ 0000000000000000000]
specloopname_ln9278                             (specloopname     ) [ 0000000000000000000]
v2_V_1792                                       (load             ) [ 0000000000000000000]
v1_V                                            (load             ) [ 0000000000000000000]
p_Result_s                                      (bitconcatenate   ) [ 0000000000000000000]
store_ln9298                                    (store            ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0011111111111111111]
br_ln890                                        (br               ) [ 0011111111111111111]
c4_V                                            (phi              ) [ 0000000000011111111]
icmp_ln890_925                                  (icmp             ) [ 0011111111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
br_ln9302                                       (br               ) [ 0000000000000000000]
specloopname_ln1616                             (specloopname     ) [ 0000000000000000000]
icmp_ln870                                      (icmp             ) [ 0011111111111111111]
br_ln9304                                       (br               ) [ 0000000000000000000]
br_ln890                                        (br               ) [ 0011111111111111111]
br_ln890                                        (br               ) [ 0011111111111111111]
br_ln0                                          (br               ) [ 0111111111111111111]
c5_V_46                                         (phi              ) [ 0000000000001000000]
add_ln691_1020                                  (add              ) [ 0011111111111111111]
icmp_ln890_927                                  (icmp             ) [ 0011111111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
br_ln9319                                       (br               ) [ 0000000000000000000]
fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_read   (read             ) [ 0000000000000000000]
write_ln174                                     (write            ) [ 0000000000000000000]
specpipeline_ln9319                             (specpipeline     ) [ 0000000000000000000]
specloopname_ln9319                             (specloopname     ) [ 0000000000000000000]
fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_read_1 (read             ) [ 0000000000000000000]
write_ln174                                     (write            ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0011111111111111111]
br_ln0                                          (br               ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0000000000000000000]
add_ln691_1021                                  (add              ) [ 0011111111111111111]
br_ln0                                          (br               ) [ 0011111111111111111]
c5_V                                            (phi              ) [ 0000000000000000100]
add_ln691_1019                                  (add              ) [ 0011111111111111111]
icmp_ln890_926                                  (icmp             ) [ 0011111111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
br_ln9305                                       (br               ) [ 0000000000000000000]
tmp                                             (bitconcatenate   ) [ 0000000000000000000]
zext_ln9312                                     (zext             ) [ 0000000000000000000]
local_D_V_addr_46                               (getelementptr    ) [ 0000000000000000010]
or_ln9312                                       (or               ) [ 0000000000000000000]
tmp_73                                          (bitconcatenate   ) [ 0000000000000000000]
local_D_V_addr_47                               (getelementptr    ) [ 0000000000000000010]
local_D_V_load                                  (load             ) [ 0000000000000000000]
write_ln174                                     (write            ) [ 0000000000000000000]
local_D_V_load_1                                (load             ) [ 0000000000000000101]
specpipeline_ln9305                             (specpipeline     ) [ 0000000000000000000]
specloopname_ln9305                             (specloopname     ) [ 0000000000000000000]
write_ln174                                     (write            ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_0_2_x0175">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_0_2_x0175"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_0_1_x0174">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_0_1_x0174"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_PE_1_0_x0142">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_1_0_x0142"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1279"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1431"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_wrapper_0_1_x0_loop_1_D_drain_IO_L1_out_wrapper_0_1_x0_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_790"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_wrapper_0_1_x0_loop_3_D_drain_IO_L1_out_wrapper_0_1_x0_loop_4_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_452"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1257"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_415"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_635"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="local_D_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="data_split_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_split_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_391_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_391/6 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="128" slack="0"/>
<pin id="134" dir="0" index="1" bw="128" slack="0"/>
<pin id="135" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_read/13 fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_read_1/14 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="128" slack="0"/>
<pin id="141" dir="0" index="2" bw="128" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/13 write_ln174/14 write_ln174/17 write_ln174/18 "/>
</bind>
</comp>

<comp id="146" class="1004" name="data_split_V_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="3" slack="0"/>
<pin id="150" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="data_split_V_addr_204_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="3" slack="0"/>
<pin id="158" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_204/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="data_split_V_addr_205_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_205/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="data_split_V_addr_206_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_206/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="local_D_V_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="0"/>
<pin id="207" dir="0" index="4" bw="5" slack="0"/>
<pin id="208" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="209" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="128" slack="0"/>
<pin id="210" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/3 store_ln9298/9 local_D_V_load/16 local_D_V_load_1/16 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="0" slack="3"/>
<pin id="195" dir="0" index="4" bw="2" slack="0"/>
<pin id="196" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="0"/>
<pin id="198" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln9288/4 store_ln9288/4 store_ln9288/5 store_ln9288/5 store_ln9296/6 v2_V/7 v2_V_1791/7 v2_V_1792/8 v1_V/8 "/>
</bind>
</comp>

<comp id="199" class="1004" name="data_split_V_addr_207_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="2" slack="0"/>
<pin id="203" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_207/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="local_D_V_addr_46_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_46/16 "/>
</bind>
</comp>

<comp id="217" class="1004" name="local_D_V_addr_47_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="64" slack="0"/>
<pin id="221" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_47/16 "/>
</bind>
</comp>

<comp id="226" class="1005" name="indvar_flatten8_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="1"/>
<pin id="228" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten8 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="indvar_flatten8_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten8/2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="indvar_flatten_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="1"/>
<pin id="239" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="indvar_flatten_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="c7_V_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="1"/>
<pin id="250" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="c7_V_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/3 "/>
</bind>
</comp>

<comp id="259" class="1005" name="c8_V_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="1"/>
<pin id="261" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="c8_V_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="5" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/3 "/>
</bind>
</comp>

<comp id="270" class="1005" name="c4_V_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="1"/>
<pin id="272" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="c4_V_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/11 "/>
</bind>
</comp>

<comp id="282" class="1005" name="c5_V_46_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="1"/>
<pin id="284" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_46 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="c5_V_46_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="1" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_46/12 "/>
</bind>
</comp>

<comp id="293" class="1005" name="c5_V_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="1"/>
<pin id="295" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="c5_V_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="1" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/16 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln890_55_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_55/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln890_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="0" index="1" bw="5" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln890_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln890_923_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_923/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln691_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln890_924_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="5" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_924/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln890_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="5" slack="0"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln890_23_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="0" index="2" bw="4" slack="0"/>
<pin id="352" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_23/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_389_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="0" index="2" bw="3" slack="0"/>
<pin id="360" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_389/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln890_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln890/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_s_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="0" index="1" bw="5" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln9286_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9286/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="trunc_ln674_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="128" slack="0"/>
<pin id="383" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_Result_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="128" slack="0"/>
<pin id="389" dir="0" index="2" bw="7" slack="0"/>
<pin id="390" dir="0" index="3" bw="7" slack="0"/>
<pin id="391" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_Result_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="128" slack="0"/>
<pin id="400" dir="0" index="2" bw="8" slack="0"/>
<pin id="401" dir="0" index="3" bw="8" slack="0"/>
<pin id="402" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_Result_3_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="128" slack="0"/>
<pin id="410" dir="0" index="2" bw="8" slack="0"/>
<pin id="411" dir="0" index="3" bw="8" slack="0"/>
<pin id="412" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln890_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="3"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln691_1018_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="4"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1018/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_Result_s_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="128" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="0" index="2" bw="32" slack="0"/>
<pin id="430" dir="0" index="3" bw="32" slack="1"/>
<pin id="431" dir="0" index="4" bw="32" slack="1"/>
<pin id="432" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln890_925_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="3" slack="0"/>
<pin id="439" dir="0" index="1" bw="3" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_925/11 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln870_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="0"/>
<pin id="445" dir="0" index="1" bw="3" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/11 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln691_1020_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1020/12 "/>
</bind>
</comp>

<comp id="455" class="1004" name="icmp_ln890_927_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="0" index="1" bw="5" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_927/12 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln691_1021_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="3" slack="2"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1021/15 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln691_1019_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1019/16 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln890_926_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="5" slack="0"/>
<pin id="475" dir="0" index="1" bw="5" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_926/16 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln9312_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9312/16 "/>
</bind>
</comp>

<comp id="492" class="1004" name="or_ln9312_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="0" index="1" bw="6" slack="0"/>
<pin id="495" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9312/16 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_73_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="6" slack="0"/>
<pin id="502" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_73/16 "/>
</bind>
</comp>

<comp id="507" class="1005" name="data_split_V_addr_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="2" slack="4"/>
<pin id="509" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="data_split_V_addr "/>
</bind>
</comp>

<comp id="512" class="1005" name="data_split_V_addr_204_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="4"/>
<pin id="514" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="data_split_V_addr_204 "/>
</bind>
</comp>

<comp id="517" class="1005" name="data_split_V_addr_205_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="2" slack="3"/>
<pin id="519" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr_205 "/>
</bind>
</comp>

<comp id="523" class="1005" name="data_split_V_addr_206_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="2" slack="3"/>
<pin id="525" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr_206 "/>
</bind>
</comp>

<comp id="529" class="1005" name="add_ln890_55_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="0"/>
<pin id="531" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_55 "/>
</bind>
</comp>

<comp id="534" class="1005" name="icmp_ln890_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="1"/>
<pin id="536" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="538" class="1005" name="add_ln890_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="543" class="1005" name="icmp_ln890_923_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_923 "/>
</bind>
</comp>

<comp id="547" class="1005" name="select_ln890_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="4"/>
<pin id="549" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="552" class="1005" name="select_ln890_23_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="0"/>
<pin id="554" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_23 "/>
</bind>
</comp>

<comp id="557" class="1005" name="trunc_ln890_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="2" slack="3"/>
<pin id="559" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln890 "/>
</bind>
</comp>

<comp id="562" class="1005" name="local_D_V_addr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="5" slack="1"/>
<pin id="564" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="568" class="1005" name="p_Result_2_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="573" class="1005" name="p_Result_3_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="578" class="1005" name="add_ln691_1018_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="1"/>
<pin id="580" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_1018 "/>
</bind>
</comp>

<comp id="583" class="1005" name="v2_V_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="588" class="1005" name="v2_V_1791_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_1791 "/>
</bind>
</comp>

<comp id="593" class="1005" name="icmp_ln890_925_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_925 "/>
</bind>
</comp>

<comp id="597" class="1005" name="icmp_ln870_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="1"/>
<pin id="599" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="601" class="1005" name="add_ln691_1020_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="5" slack="0"/>
<pin id="603" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1020 "/>
</bind>
</comp>

<comp id="606" class="1005" name="icmp_ln890_927_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_927 "/>
</bind>
</comp>

<comp id="610" class="1005" name="add_ln691_1021_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="3" slack="1"/>
<pin id="612" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_1021 "/>
</bind>
</comp>

<comp id="615" class="1005" name="add_ln691_1019_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="0"/>
<pin id="617" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1019 "/>
</bind>
</comp>

<comp id="620" class="1005" name="icmp_ln890_926_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_926 "/>
</bind>
</comp>

<comp id="624" class="1005" name="local_D_V_addr_46_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="1"/>
<pin id="626" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_46 "/>
</bind>
</comp>

<comp id="629" class="1005" name="local_D_V_addr_47_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="5" slack="1"/>
<pin id="631" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_47 "/>
</bind>
</comp>

<comp id="634" class="1005" name="local_D_V_load_1_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="128" slack="1"/>
<pin id="636" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="80" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="102" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="104" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="132" pin="2"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="122" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="122" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="122" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="122" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="126" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="206"><net_src comp="199" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="184" pin="7"/><net_sink comp="138" pin=2"/></net>

<net id="224"><net_src comp="211" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="225"><net_src comp="217" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="94" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="281"><net_src comp="274" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="285"><net_src comp="32" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="230" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="230" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="36" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="241" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="52" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="241" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="252" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="56" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="263" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="58" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="32" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="263" pin="4"/><net_sink comp="340" pin=2"/></net>

<net id="353"><net_src comp="334" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="328" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="252" pin="4"/><net_sink comp="348" pin=2"/></net>

<net id="361"><net_src comp="60" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="348" pin="3"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="62" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="367"><net_src comp="348" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="64" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="340" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="356" pin="3"/><net_sink comp="368" pin=2"/></net>

<net id="379"><net_src comp="368" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="384"><net_src comp="184" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="392"><net_src comp="66" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="184" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="68" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="70" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="396"><net_src comp="386" pin="4"/><net_sink comp="190" pin=1"/></net>

<net id="403"><net_src comp="66" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="184" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="72" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="74" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="413"><net_src comp="66" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="184" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="76" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="78" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="420"><net_src comp="417" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="425"><net_src comp="34" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="433"><net_src comp="92" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="190" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="190" pin="7"/><net_sink comp="426" pin=2"/></net>

<net id="436"><net_src comp="426" pin="5"/><net_sink comp="184" pin=4"/></net>

<net id="441"><net_src comp="274" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="96" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="274" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="94" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="286" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="34" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="286" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="58" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="270" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="94" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="297" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="34" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="297" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="58" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="484"><net_src comp="64" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="297" pin="4"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="108" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="490"><net_src comp="479" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="496"><net_src comp="479" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="110" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="112" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="114" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="492" pin="2"/><net_sink comp="498" pin=2"/></net>

<net id="506"><net_src comp="498" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="510"><net_src comp="146" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="515"><net_src comp="154" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="520"><net_src comp="162" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="526"><net_src comp="170" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="532"><net_src comp="304" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="537"><net_src comp="310" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="316" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="546"><net_src comp="322" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="340" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="555"><net_src comp="348" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="560"><net_src comp="364" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="565"><net_src comp="178" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="571"><net_src comp="397" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="576"><net_src comp="407" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="581"><net_src comp="421" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="586"><net_src comp="190" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="426" pin=4"/></net>

<net id="591"><net_src comp="190" pin="7"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="426" pin=3"/></net>

<net id="596"><net_src comp="437" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="443" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="449" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="609"><net_src comp="455" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="461" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="618"><net_src comp="467" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="623"><net_src comp="473" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="211" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="632"><net_src comp="217" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="637"><net_src comp="184" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="138" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_0_1_x0174 | {13 14 17 18 }
 - Input state : 
	Port: D_drain_IO_L1_out_wrapper_0_1_x0 : fifo_D_drain_D_drain_IO_L1_out_0_2_x0175 | {13 14 }
	Port: D_drain_IO_L1_out_wrapper_0_1_x0 : fifo_D_drain_PE_1_0_x0142 | {6 }
  - Chain level:
	State 1
		specmemcore_ln9265 : 1
		data_split_V_addr : 1
		data_split_V_addr_204 : 1
		data_split_V_addr_205 : 1
		data_split_V_addr_206 : 1
	State 2
		add_ln890_55 : 1
		icmp_ln890 : 1
		br_ln890 : 2
	State 3
		add_ln890 : 1
		icmp_ln890_923 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln890_924 : 1
		select_ln890 : 2
		select_ln890_23 : 2
		tmp_389 : 3
		trunc_ln890 : 3
		tmp_s : 4
		zext_ln9286 : 5
		local_D_V_addr : 6
		out_data_V : 7
	State 4
		trunc_ln674 : 1
		store_ln9288 : 2
		p_Result_1 : 1
		store_ln9288 : 2
		p_Result_2 : 1
		p_Result_3 : 1
	State 5
	State 6
		data_split_V_addr_207 : 1
		store_ln9296 : 2
	State 7
	State 8
	State 9
		p_Result_s : 1
		store_ln9298 : 2
	State 10
	State 11
		icmp_ln890_925 : 1
		br_ln9302 : 2
		icmp_ln870 : 1
		br_ln9304 : 2
	State 12
		add_ln691_1020 : 1
		icmp_ln890_927 : 1
		br_ln9319 : 2
	State 13
	State 14
	State 15
	State 16
		add_ln691_1019 : 1
		icmp_ln890_926 : 1
		br_ln9305 : 2
		tmp : 1
		zext_ln9312 : 2
		local_D_V_addr_46 : 3
		or_ln9312 : 2
		tmp_73 : 2
		local_D_V_addr_47 : 3
		local_D_V_load : 4
		local_D_V_load_1 : 4
	State 17
		write_ln174 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |   add_ln890_55_fu_304  |    0    |    12   |
|          |    add_ln890_fu_316    |    0    |    15   |
|          |    add_ln691_fu_328    |    0    |    12   |
|    add   |  add_ln691_1018_fu_421 |    0    |    12   |
|          |  add_ln691_1020_fu_449 |    0    |    12   |
|          |  add_ln691_1021_fu_461 |    0    |    10   |
|          |  add_ln691_1019_fu_467 |    0    |    12   |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_310   |    0    |    9    |
|          |  icmp_ln890_923_fu_322 |    0    |    11   |
|          |  icmp_ln890_924_fu_334 |    0    |    9    |
|   icmp   |  icmp_ln890_925_fu_437 |    0    |    8    |
|          |    icmp_ln870_fu_443   |    0    |    8    |
|          |  icmp_ln890_927_fu_455 |    0    |    9    |
|          |  icmp_ln890_926_fu_473 |    0    |    9    |
|----------|------------------------|---------|---------|
|  select  |   select_ln890_fu_340  |    0    |    5    |
|          | select_ln890_23_fu_348 |    0    |    4    |
|----------|------------------------|---------|---------|
|   read   |   tmp_391_read_fu_126  |    0    |    0    |
|          |     grp_read_fu_132    |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |    grp_write_fu_138    |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|     tmp_389_fu_356     |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln890_fu_364   |    0    |    0    |
|          |   trunc_ln674_fu_381   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_s_fu_368      |    0    |    0    |
|bitconcatenate|    p_Result_s_fu_426   |    0    |    0    |
|          |       tmp_fu_479       |    0    |    0    |
|          |      tmp_73_fu_498     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   zext_ln9286_fu_376   |    0    |    0    |
|   zext   |    zext_ln890_fu_417   |    0    |    0    |
|          |   zext_ln9312_fu_487   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    p_Result_1_fu_386   |    0    |    0    |
|partselect|    p_Result_2_fu_397   |    0    |    0    |
|          |    p_Result_3_fu_407   |    0    |    0    |
|----------|------------------------|---------|---------|
|    or    |    or_ln9312_fu_492    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   157   |
|----------|------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|data_split_V|    0   |   32   |   33   |
|  local_D_V |    4   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    4   |   32   |   33   |
+------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln691_1018_reg_578   |    5   |
|    add_ln691_1019_reg_615   |    5   |
|    add_ln691_1020_reg_601   |    5   |
|    add_ln691_1021_reg_610   |    3   |
|     add_ln890_55_reg_529    |    5   |
|      add_ln890_reg_538      |    8   |
|         c4_V_reg_270        |    3   |
|       c5_V_46_reg_282       |    5   |
|         c5_V_reg_293        |    5   |
|         c7_V_reg_248        |    4   |
|         c8_V_reg_259        |    5   |
|data_split_V_addr_204_reg_512|    2   |
|data_split_V_addr_205_reg_517|    2   |
|data_split_V_addr_206_reg_523|    2   |
|  data_split_V_addr_reg_507  |    2   |
|      icmp_ln870_reg_597     |    1   |
|    icmp_ln890_923_reg_543   |    1   |
|    icmp_ln890_925_reg_593   |    1   |
|    icmp_ln890_926_reg_620   |    1   |
|    icmp_ln890_927_reg_606   |    1   |
|      icmp_ln890_reg_534     |    1   |
|   indvar_flatten8_reg_226   |    5   |
|    indvar_flatten_reg_237   |    8   |
|  local_D_V_addr_46_reg_624  |    5   |
|  local_D_V_addr_47_reg_629  |    5   |
|    local_D_V_addr_reg_562   |    5   |
|   local_D_V_load_1_reg_634  |   128  |
|      p_Result_2_reg_568     |   32   |
|      p_Result_3_reg_573     |   32   |
|   select_ln890_23_reg_552   |    4   |
|     select_ln890_reg_547    |    5   |
|     trunc_ln890_reg_557     |    2   |
|      v2_V_1791_reg_588      |   32   |
|         v2_V_reg_583        |   32   |
+-----------------------------+--------+
|            Total            |   362  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_138 |  p2  |   3  |  128 |   384  ||    14   |
| grp_access_fu_184 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_184 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_190 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_190 |  p1  |   3  |  32  |   96   ||    14   |
| grp_access_fu_190 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_190 |  p4  |   2  |   2  |    4   ||    9    |
|    c4_V_reg_270   |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   518  || 3.35886 ||   114   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   157  |
|   Memory  |    4   |    -   |   32   |   33   |
|Multiplexer|    -   |    3   |    -   |   114  |
|  Register |    -   |    -   |   362  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   394  |   304  |
+-----------+--------+--------+--------+--------+
