// Seed: 3334368980
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  parameter id_3 = -1;
endmodule
module module_1 ();
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  wire id_2, id_3, id_4;
  assign id_1 = 1'b0;
endmodule
module module_2;
  wire id_2, id_3;
  wire id_4;
  always_ff @(posedge -1) id_1 = new[1];
  module_0 modCall_1 (
      id_3,
      id_3
  );
  wire id_5;
  wire id_6, id_7, id_8, id_9;
  id_10(
      id_3
  );
endmodule
module module_3 (
    input logic id_0,
    input supply1 id_1,
    output logic id_2,
    output tri id_3
);
  assign id_3 = id_1;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  always id_2 <= id_0;
  assign id_3 = -1'b0;
endmodule
