<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>wib_top</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_ARESETN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARESETN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">S_AXI_ARESETN</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>eth_clk_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_clk_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>eth_clk_p</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_clk_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:displayName>S_AXI</spirit:displayName>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:displayName>reg0</spirit:displayName>
        <spirit:baseAddress spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:baseAddress>
        <spirit:range spirit:format="bitString" spirit:bitStringLength="13" spirit:minimum="4096" spirit:rangeType="long">0x1000</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL-2008</spirit:language>
        <spirit:modelName>wib_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_xxv_ethernet_4_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d51d4598</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL-2008</spirit:language>
        <spirit:modelName>wib_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_xxv_ethernet_4_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d51d4598</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:modelName>wib_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_xilinx_com_ip_xxv_ethernet_4_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d625a74a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>S_AXI_ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARESETN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_rx_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_rx_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_tx_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_tx_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_tx_dis</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_clk_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_clk_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d0_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d0_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d1_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d1_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d2_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d2_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d3</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d3_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d3_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d4</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d4_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d4_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d5</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d5_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d5_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d6</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d6_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d6_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d7</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d7_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d7_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>proj/hermes_int/hermes_int/hermes_int.srcs/sources_1/ip/xxv_ethernet_0/xxv_ethernet_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_mux/udp/phy_gen[0].phy_10gbe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_path/firmware/hdl/gtwizard_ultrascale_v1_7_gthe4_common.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_path/firmware/hdl/xxv_ethernet_0_common_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_path/firmware/hdl/xxv_ethernet_0_gt_gthe4_common_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_path/firmware/hdl/xxv_ethernet_0_reset_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_package.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ipbus-firmware/components/ipbus_bridges/firmware/hdl/ipbus_axi4lite_decl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ipbus-firmware/components/ipbus_bridges/firmware/hdl/ipbus_axi4lite2ipb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ipbus-firmware/components/ipbus_bridges/firmware/hdl/ipbus_axi4lite2ipb_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl_packages/udp_core_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/ipbus_decode_arp_mode_ctrl_mmap_ipb.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_types.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl_packages/udp_core_ipb_rst_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/ipbus_ctrlreg_nz_rst.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/ipbus_ctrlreg_nz_bank.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/arp_mode_ctrl_ipb_reg_bank.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/axi4_lib/src/vhdl_packages/axi4_conversion_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>axi4_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/axi4_lib/src/vhdl_packages/axi4lite_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>axi4_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/axi4_lib/src/vhdl_packages/axi4s_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>axi4_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/common_stfc_lib/src/vhdl_packages/common_stfc_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>common_stfc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/axi4_lib/src/vhdl/axi4s_xpm_fifo.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>axi4_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/crc_lib/src/vhdl/crc32_128_bytewise_lut_python.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>crc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/crc_lib/src/vhdl/crc32_256_bytewise_lut_python.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>crc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/crc_lib/src/vhdl/crc32_512_bytewise_lut_python.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>crc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/crc_lib/src/vhdl_packages/crc32_64_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>crc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/crc_lib/src/vhdl/crc32_64.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>crc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/crc_lib/src/vhdl/crc32_64_bytewise_lut_python.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>crc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/crc_lib/src/vhdl/crc32_8_bytewise_lut_python.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>crc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/crc_lib/src/vhdl/crc32_8_wrapper.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>crc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/crc_lib/src/vhdl/crc32_n_lut_based.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>crc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_mux/firmware/hdl/ipbus_decode_tx_mux.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/projects/hermes/firmware/hdl/ipbus_decode_tx_mux_wib.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_path/firmware/hdl/ipbus_decode_tx_path.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/ipbus_decode_udp_core_ctrl_mmap_ipb.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/ipbus_decode_udp_core_farm_mode_luts_mmap_ipb.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/ipbus_decode_udp_core_top_mmap_ipb.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/ipbus_statreg_bank.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/common_stfc_lib/src/vhdl/reset_sync.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>common_stfc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/rx_filter_stage_1.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/rx_filter_stage_2.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/rx_filter_stage_3.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/rx_frame_sync_align.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/rx_frame_sync_align_small.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_axi4s_pipe.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/rx_path_top.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_core_timer.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_arp_handler.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_byte_slip.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_ip_chksm_calc.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_header_constructor.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_mux/firmware/hdl/tx_mux_decl.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_mux/firmware/hdl/tx_syncreg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_mux/firmware/hdl/tx_mux_ibuf.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_mux/firmware/hdl/tx_src_sel.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_mux/firmware/hdl/tx_mux_out.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_mux/firmware/hdl/tx_mux.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_mux/firmware/hdl/tx_mux_axi4s_shim.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_path_farm_mode_poller.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_ip_pkt_len.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_udp_handler.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_ping_chksm.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_ping_chksm_1bytew.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_ping_handler.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_pass_in_handler.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_path_top.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_core_xml_mm_scalable_top.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_axi4s_crc_remove.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_path_crc_mii.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_path_8b10b_crc_mii.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_core_settings_ipb_reg_bank.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_ipbus_dpram.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_farm_mode_luts_ipb_reg_bank.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_core_ipb_reg_bank.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_core_interface_wrapper_ipbus.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_path/firmware/hdl/xxv_ethernet_0_clocking_wrapper.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_path/firmware/hdl/ultrascale_tx_path.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/projects/hermes/firmware/hdl/tx_mux_wib.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/projects/hermes/firmware/hdl/wib_top.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:userFileType>CHECKSUM_48b79a15</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_xxv_ethernet_4_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="xxv_ethernet" xilinx:version="4.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>proj/hermes_int/hermes_int/hermes_int.srcs/sources_1/ip/xxv_ethernet_0/xxv_ethernet_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_mux/udp/phy_gen[0].phy_10gbe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_path/firmware/hdl/gtwizard_ultrascale_v1_7_gthe4_common.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_path/firmware/hdl/xxv_ethernet_0_common_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_path/firmware/hdl/xxv_ethernet_0_gt_gthe4_common_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_path/firmware/hdl/xxv_ethernet_0_reset_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_package.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ipbus-firmware/components/ipbus_bridges/firmware/hdl/ipbus_axi4lite_decl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ipbus-firmware/components/ipbus_bridges/firmware/hdl/ipbus_axi4lite2ipb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ipbus-firmware/components/ipbus_bridges/firmware/hdl/ipbus_axi4lite2ipb_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl_packages/udp_core_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/ipbus_decode_arp_mode_ctrl_mmap_ipb.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_types.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl_packages/udp_core_ipb_rst_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>ipbus</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/ipbus_ctrlreg_nz_rst.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/ipbus_ctrlreg_nz_bank.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/arp_mode_ctrl_ipb_reg_bank.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/axi4_lib/src/vhdl_packages/axi4_conversion_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>axi4_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/axi4_lib/src/vhdl_packages/axi4lite_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>axi4_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/axi4_lib/src/vhdl_packages/axi4s_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>axi4_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/common_stfc_lib/src/vhdl_packages/common_stfc_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>common_stfc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/axi4_lib/src/vhdl/axi4s_xpm_fifo.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>axi4_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/crc_lib/src/vhdl/crc32_128_bytewise_lut_python.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>crc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/crc_lib/src/vhdl/crc32_256_bytewise_lut_python.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>crc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/crc_lib/src/vhdl/crc32_512_bytewise_lut_python.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>crc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/crc_lib/src/vhdl_packages/crc32_64_pkg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>crc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/crc_lib/src/vhdl/crc32_64.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>crc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/crc_lib/src/vhdl/crc32_64_bytewise_lut_python.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>crc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/crc_lib/src/vhdl/crc32_8_bytewise_lut_python.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>crc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/crc_lib/src/vhdl/crc32_8_wrapper.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>crc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/crc_lib/src/vhdl/crc32_n_lut_based.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>crc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_mux/firmware/hdl/ipbus_decode_tx_mux.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/projects/hermes/firmware/hdl/ipbus_decode_tx_mux_wib.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_path/firmware/hdl/ipbus_decode_tx_path.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/ipbus_decode_udp_core_ctrl_mmap_ipb.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/ipbus_decode_udp_core_farm_mode_luts_mmap_ipb.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/ipbus_decode_udp_core_top_mmap_ipb.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/ipbus_statreg_bank.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/common_stfc_lib/src/vhdl/reset_sync.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>common_stfc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/rx_filter_stage_1.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/rx_filter_stage_2.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/rx_filter_stage_3.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/rx_frame_sync_align.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/rx_frame_sync_align_small.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_axi4s_pipe.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/rx_path_top.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_core_timer.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_arp_handler.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_byte_slip.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_ip_chksm_calc.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_header_constructor.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_mux/firmware/hdl/tx_mux_decl.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_mux/firmware/hdl/tx_syncreg.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_mux/firmware/hdl/tx_mux_ibuf.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_mux/firmware/hdl/tx_src_sel.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_mux/firmware/hdl/tx_mux_out.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_mux/firmware/hdl/tx_mux.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_mux/firmware/hdl/tx_mux_axi4s_shim.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_path_farm_mode_poller.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_ip_pkt_len.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_udp_handler.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_ping_chksm.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_ping_chksm_1bytew.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_ping_handler.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_pass_in_handler.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_path_top.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_core_xml_mm_scalable_top.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_axi4s_crc_remove.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_path_crc_mii.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/tx_path_8b10b_crc_mii.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_core_settings_ipb_reg_bank.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_ipbus_dpram.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_farm_mode_luts_ipb_reg_bank.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_core_ipb_reg_bank.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/stfc_libs/firmware/libs/udp_core_lib/src/vhdl/udp_core_interface_wrapper_ipbus.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_path/firmware/hdl/xxv_ethernet_0_clocking_wrapper.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/components/tx_path/firmware/hdl/ultrascale_tx_path.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/projects/hermes/firmware/hdl/tx_mux_wib.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/projects/hermes/firmware/hdl/wib_top.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:logicalName>deimos</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_xxv_ethernet_4_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="xxv_ethernet" xilinx:version="4.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>proj/hermes_int/hermes_int/hermes_int.srcs/sources_1/ip/xxv_ethernet_0/xxv_ethernet_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_mux/udp/phy_gen[0].phy_10gbe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/deimos/projects/hermes/firmware/ucf/wib_top.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_xilinx_com_ip_xxv_ethernet_4_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="xxv_ethernet" xilinx:version="4.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/wib_top_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>wib_top_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">wib_top_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artixuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>wib_top_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-01-12T00:59:16Z</xilinx:coreCreationDateTime>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2022.2.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="4c7f869b"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="2844e263"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7f5f8f40"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="09673fb4"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4e2bacbb"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
