=S:Begin run-time elaboration and static initialization...
=N:[dumpVCD] preparing VCD dump to 'waves.vcd'.
=E:[WaveScopeSpec] /home2/asutton/repos/demo/corev-verif/cv32/tests/core/dsim-waves-spec:1: path not found: fpnew_pkg matched path segment: 
=E:[WaveScopeSpec] /home2/asutton/repos/demo/corev-verif/cv32/tests/core/dsim-waves-spec:3: path not found: std matched path segment: 
=N:[dump] Dump started at time 0
=N:Starting event scheduler...
=W:[$warning call] /home2/asutton/repos/demo/corev-verif/cv32/tests/core/../../../rtl/riscv_alu_basic.sv:313 from riscv_alu_basic @ 0
    instruction not supported in basic alu
[CORE] Core settings: PULP_SECURE =           1, N_PMP_ENTRIES =          16, N_PMP_CFG           4
ecall exception handler entered



	Hello World! This is the OpenHW Group CV32 RISC-V processor core!


EXIT SUCCESS
SVA Summary:  16 assertions, 83905 evaluations, 23589 nonvacuous passes, 5 disables
=N:[WriteMetrics] Writing coverage metrics...
=T:Simulation terminated by $finish at time 52450000 (/home2/asutton/repos/demo/corev-verif/cv32/tests/core/../../tb/core/tb_top.sv:137);
Run directory: /home2/asutton/repos/demo/corev-verif/cv32/tests/core/results/hello_world
  System timescale is 1ps / 1ps
  DSim version: 20191112.4.0.inprog (b:DEV #c:28 h:a3750fff2)
  Random seed: (defaulted to 1)
