{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750919365589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750919365589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 26 11:29:25 2025 " "Processing started: Thu Jun 26 11:29:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750919365589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750919365589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM-XGA-VGA -c FSM-XGA-VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM-XGA-VGA -c FSM-XGA-VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750919365589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750919365776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750919365776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fsm-hsync.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fsm-hsync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_hsync " "Found entity 1: fsm_hsync" {  } { { "src/fsm-hsync.sv" "" { Text "/home/muhammad-ahmed-qazi/Documents/GitHub/FSM-XGA-VGA-Controller/src/fsm-hsync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750919371119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750919371119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fsm-vsync.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fsm-vsync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_vsync " "Found entity 1: fsm_vsync" {  } { { "src/fsm-vsync.sv" "" { Text "/home/muhammad-ahmed-qazi/Documents/GitHub/FSM-XGA-VGA-Controller/src/fsm-vsync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750919371119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750919371119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga-controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/vga-controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "src/vga-controller.sv" "" { Text "/home/muhammad-ahmed-qazi/Documents/GitHub/FSM-XGA-VGA-Controller/src/vga-controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750919371120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750919371120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video-pattern.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/video-pattern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_pattern " "Found entity 1: video_pattern" {  } { { "src/video-pattern.sv" "" { Text "/home/muhammad-ahmed-qazi/Documents/GitHub/FSM-XGA-VGA-Controller/src/video-pattern.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750919371120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750919371120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim/vga-controller-tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sim/vga-controller-tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "sim/vga-controller-tb.sv" "" { Text "/home/muhammad-ahmed-qazi/Documents/GitHub/FSM-XGA-VGA-Controller/sim/vga-controller-tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750919371120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750919371120 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_controller " "Elaborating entity \"vga_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750919371145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_hsync fsm_hsync:hsync_inst " "Elaborating entity \"fsm_hsync\" for hierarchy \"fsm_hsync:hsync_inst\"" {  } { { "src/vga-controller.sv" "hsync_inst" { Text "/home/muhammad-ahmed-qazi/Documents/GitHub/FSM-XGA-VGA-Controller/src/vga-controller.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750919371147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fsm-hsync.sv(31) " "Verilog HDL assignment warning at fsm-hsync.sv(31): truncated value with size 32 to match size of target (11)" {  } { { "src/fsm-hsync.sv" "" { Text "/home/muhammad-ahmed-qazi/Documents/GitHub/FSM-XGA-VGA-Controller/src/fsm-hsync.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750919371147 "|fsm_hsync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_vsync fsm_vsync:vsync_inst " "Elaborating entity \"fsm_vsync\" for hierarchy \"fsm_vsync:vsync_inst\"" {  } { { "src/vga-controller.sv" "vsync_inst" { Text "/home/muhammad-ahmed-qazi/Documents/GitHub/FSM-XGA-VGA-Controller/src/vga-controller.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750919371147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fsm-vsync.sv(34) " "Verilog HDL assignment warning at fsm-vsync.sv(34): truncated value with size 32 to match size of target (10)" {  } { { "src/fsm-vsync.sv" "" { Text "/home/muhammad-ahmed-qazi/Documents/GitHub/FSM-XGA-VGA-Controller/src/fsm-vsync.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750919371148 "|vga_controller|fsm_vsync:vsync_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pattern video_pattern:pattern_inst " "Elaborating entity \"video_pattern\" for hierarchy \"video_pattern:pattern_inst\"" {  } { { "src/vga-controller.sv" "pattern_inst" { Text "/home/muhammad-ahmed-qazi/Documents/GitHub/FSM-XGA-VGA-Controller/src/vga-controller.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750919371148 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1750919371463 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750919371536 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750919371682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750919371737 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750919371737 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750919371760 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750919371760 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750919371760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750919371760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750919371764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 26 11:29:31 2025 " "Processing ended: Thu Jun 26 11:29:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750919371764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750919371764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750919371764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750919371764 ""}
