<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4153" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4153{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4153{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4153{left:678px;bottom:1141px;letter-spacing:-0.15px;}
#t4_4153{left:96px;bottom:674px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_4153{left:96px;bottom:657px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t6_4153{left:96px;bottom:640px;letter-spacing:-0.14px;word-spacing:-0.34px;}
#t7_4153{left:70px;bottom:614px;}
#t8_4153{left:96px;bottom:617px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t9_4153{left:414px;bottom:617px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#ta_4153{left:96px;bottom:600px;letter-spacing:-0.16px;word-spacing:-1.13px;}
#tb_4153{left:96px;bottom:584px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tc_4153{left:70px;bottom:533px;letter-spacing:-0.09px;}
#td_4153{left:156px;bottom:533px;letter-spacing:-0.12px;word-spacing:0.03px;}
#te_4153{left:70px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_4153{left:70px;bottom:485px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_4153{left:70px;bottom:468px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#th_4153{left:70px;bottom:451px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ti_4153{left:70px;bottom:435px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tj_4153{left:70px;bottom:385px;letter-spacing:-0.09px;}
#tk_4153{left:156px;bottom:385px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tl_4153{left:70px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#tm_4153{left:70px;bottom:344px;letter-spacing:-0.15px;word-spacing:-0.65px;}
#tn_4153{left:579px;bottom:350px;}
#to_4153{left:590px;bottom:344px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tp_4153{left:70px;bottom:327px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tq_4153{left:70px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tr_4153{left:70px;bottom:276px;}
#ts_4153{left:96px;bottom:279px;letter-spacing:-0.19px;word-spacing:-0.97px;}
#tt_4153{left:158px;bottom:279px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#tu_4153{left:96px;bottom:263px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tv_4153{left:96px;bottom:246px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tw_4153{left:70px;bottom:220px;}
#tx_4153{left:96px;bottom:223px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ty_4153{left:96px;bottom:206px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tz_4153{left:98px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.01px;}
#t10_4153{left:184px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t11_4153{left:81px;bottom:1054px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t12_4153{left:209px;bottom:1054px;letter-spacing:-0.15px;}
#t13_4153{left:81px;bottom:1025px;letter-spacing:-0.08px;}
#t14_4153{left:209px;bottom:1025px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_4153{left:221px;bottom:1004px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t16_4153{left:221px;bottom:987px;letter-spacing:-0.12px;word-spacing:0.38px;}
#t17_4153{left:221px;bottom:970px;letter-spacing:-0.12px;word-spacing:0.38px;}
#t18_4153{left:209px;bottom:932px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_4153{left:81px;bottom:903px;}
#t1a_4153{left:209px;bottom:903px;letter-spacing:-0.12px;}
#t1b_4153{left:426px;bottom:903px;letter-spacing:-0.12px;word-spacing:0.19px;}
#t1c_4153{left:81px;bottom:874px;}
#t1d_4153{left:209px;bottom:874px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1e_4153{left:81px;bottom:845px;}
#t1f_4153{left:209px;bottom:845px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_4153{left:81px;bottom:816px;}
#t1h_4153{left:209px;bottom:816px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_4153{left:81px;bottom:787px;letter-spacing:-0.13px;}
#t1j_4153{left:209px;bottom:787px;letter-spacing:-0.12px;}
#t1k_4153{left:81px;bottom:758px;letter-spacing:-0.14px;}
#t1l_4153{left:209px;bottom:758px;letter-spacing:-0.11px;}
#t1m_4153{left:81px;bottom:729px;letter-spacing:-0.13px;}
#t1n_4153{left:209px;bottom:729px;letter-spacing:-0.11px;}
#t1o_4153{left:209px;bottom:712px;letter-spacing:-0.11px;}
#t1p_4153{left:70px;bottom:149px;letter-spacing:-0.11px;}
#t1q_4153{left:92px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#t1r_4153{left:92px;bottom:133px;letter-spacing:-0.11px;}
#t1s_4153{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_4153{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4153{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4153{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4153{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4153{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_4153{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4153{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_4153{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_4153{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_4153{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4153" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4153Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4153" style="-webkit-user-select: none;"><object width="935" height="1210" data="4153/4153.svg" type="image/svg+xml" id="pdf4153" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4153" class="t s1_4153">Vol. 3C </span><span id="t2_4153" class="t s1_4153">32-21 </span>
<span id="t3_4153" class="t s2_4153">SYSTEM MANAGEMENT MODE </span>
<span id="t4_4153" class="t s3_4153">prefix) at the time the instruction started. If the relevant segment is not usable, the value is undefined. On </span>
<span id="t5_4153" class="t s3_4153">processors that support Intel 64 architecture, bits 63:32 are clear if the logical processor was not in 64-bit </span>
<span id="t6_4153" class="t s3_4153">mode before the VM exit. </span>
<span id="t7_4153" class="t s4_4153">• </span><span id="t8_4153" class="t s5_4153">I/O RCX, I/O RSI, I/O RDI, and I/O RIP. </span><span id="t9_4153" class="t s3_4153">For an SMM VM exit due an SMI that arrives immediately after </span>
<span id="ta_4153" class="t s3_4153">the retirement of an I/O instruction, these fields receive the values that were in RCX, RSI, RDI, and RIP, respec- </span>
<span id="tb_4153" class="t s3_4153">tively, before the I/O instruction executed. Thus, the value saved for I/O RIP addresses the I/O instruction. </span>
<span id="tc_4153" class="t s6_4153">32.15.2.4 </span><span id="td_4153" class="t s6_4153">Saving Guest State </span>
<span id="te_4153" class="t s3_4153">SMM VM exits save the contents of the SMBASE register into the corresponding field in the guest-state area. </span>
<span id="tf_4153" class="t s3_4153">The value of the VMX-preemption timer is saved into the corresponding field in the guest-state area if the “save </span>
<span id="tg_4153" class="t s3_4153">VMX-preemption timer value” VM-exit control is 1. That field becomes undefined if, in addition, either the SMM </span>
<span id="th_4153" class="t s3_4153">VM exit is from VMX root operation or the SMM VM exit is from VMX non-root operation and the “activate VMX- </span>
<span id="ti_4153" class="t s3_4153">preemption timer” VM-execution control is 0. </span>
<span id="tj_4153" class="t s6_4153">32.15.2.5 </span><span id="tk_4153" class="t s6_4153">Updating State </span>
<span id="tl_4153" class="t s3_4153">If an SMM VM exit is from VMX non-root operation and the “Intel PT uses guest physical addresses” VM-execution </span>
<span id="tm_4153" class="t s3_4153">control is 1, the IA32_RTIT_CTL MSR is cleared to 00000000_00000000H. </span>
<span id="tn_4153" class="t s7_4153">1 </span>
<span id="to_4153" class="t s3_4153">This is done even if the “clear IA32_R- </span>
<span id="tp_4153" class="t s3_4153">TIT_CTL” VM-exit control is 0. </span>
<span id="tq_4153" class="t s3_4153">SMM VM exits affect the non-register state of a logical processor as follows: </span>
<span id="tr_4153" class="t s4_4153">• </span><span id="ts_4153" class="t s3_4153">SMM VM </span><span id="tt_4153" class="t s3_4153">exits cause non-maskable interrupts (NMIs) to be blocked; they may be unblocked through execution </span>
<span id="tu_4153" class="t s3_4153">of IRET or through a VM entry (depending on the value loaded for the interruptibility state and the setting of </span>
<span id="tv_4153" class="t s3_4153">the “virtual NMIs” VM-execution control). </span>
<span id="tw_4153" class="t s4_4153">• </span><span id="tx_4153" class="t s3_4153">SMM VM exits cause SMIs to be blocked; they may be unblocked by a VM entry that returns from SMM (see </span>
<span id="ty_4153" class="t s3_4153">Section 32.15.4). </span>
<span id="tz_4153" class="t s8_4153">Table 32-9. </span><span id="t10_4153" class="t s8_4153">Exit Qualification for SMIs That Arrive Immediately After the Retirement of an I/O Instruction </span>
<span id="t11_4153" class="t s9_4153">Bit Position(s) </span><span id="t12_4153" class="t s9_4153">Contents </span>
<span id="t13_4153" class="t sa_4153">2:0 </span><span id="t14_4153" class="t sa_4153">Size of access: </span>
<span id="t15_4153" class="t sa_4153">0 = 1-byte </span>
<span id="t16_4153" class="t sa_4153">1 = 2-byte </span>
<span id="t17_4153" class="t sa_4153">3 = 4-byte </span>
<span id="t18_4153" class="t sa_4153">Other values not used. </span>
<span id="t19_4153" class="t sa_4153">3 </span><span id="t1a_4153" class="t sa_4153">Direction of the attempted access (0 </span><span id="t1b_4153" class="t sa_4153">= OUT, 1 = IN) </span>
<span id="t1c_4153" class="t sa_4153">4 </span><span id="t1d_4153" class="t sa_4153">String instruction (0 = not string; 1 = string) </span>
<span id="t1e_4153" class="t sa_4153">5 </span><span id="t1f_4153" class="t sa_4153">REP prefixed (0 = not REP; 1 = REP) </span>
<span id="t1g_4153" class="t sa_4153">6 </span><span id="t1h_4153" class="t sa_4153">Operand encoding (0 = DX, 1 = immediate) </span>
<span id="t1i_4153" class="t sa_4153">15:7 </span><span id="t1j_4153" class="t sa_4153">Reserved (cleared to 0) </span>
<span id="t1k_4153" class="t sa_4153">31:16 </span><span id="t1l_4153" class="t sa_4153">Port number (as specified in the I/O instruction) </span>
<span id="t1m_4153" class="t sa_4153">63:32 </span><span id="t1n_4153" class="t sa_4153">Reserved (cleared to 0). These bits exist only on processors </span>
<span id="t1o_4153" class="t sa_4153">that support Intel 64 architecture. </span>
<span id="t1p_4153" class="t sa_4153">1. </span><span id="t1q_4153" class="t sa_4153">In this situation, the value of this MSR was saved earlier into the guest-state area. All VM exits save this MSR if the 1-setting of the </span>
<span id="t1r_4153" class="t sa_4153">“load IA32_RTIT_CTL” VM-entry control is supported (see Section 28.3.1), which must be the case if the “Intel PT uses guest physi- </span>
<span id="t1s_4153" class="t sa_4153">cal addresses” VM-execution control is 1 (see Section 27.2.1.1). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
