Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 11 17:47:52 2019
| Host         : DESKTOP-WHUT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_wrapper_timing_summary_routed.rpt -pb TOP_wrapper_timing_summary_routed.pb -rpx TOP_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_wrapper
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 4107 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.045        0.000                      0                 4096        0.048        0.000                      0                 4096        3.000        0.000                       0                  4113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
clk_in                        {0.000 5.000}      10.000          100.000         
  clk_out1_TOP_clk_wiz_0_0    {0.000 6.250}      12.500          80.000          
  clkfbout_TOP_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
  clk_out1_TOP_clk_wiz_0_0_1  {0.000 6.250}      12.500          80.000          
  clkfbout_TOP_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_TOP_clk_wiz_0_0          1.045        0.000                      0                 4096        0.125        0.000                      0                 4096        5.750        0.000                       0                  4109  
  clkfbout_TOP_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_TOP_clk_wiz_0_0_1        1.046        0.000                      0                 4096        0.125        0.000                      0                 4096        5.750        0.000                       0                  4109  
  clkfbout_TOP_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_TOP_clk_wiz_0_0_1  clk_out1_TOP_clk_wiz_0_0          1.045        0.000                      0                 4096        0.048        0.000                      0                 4096  
clk_out1_TOP_clk_wiz_0_0    clk_out1_TOP_clk_wiz_0_0_1        1.045        0.000                      0                 4096        0.048        0.000                      0                 4096  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0
  To Clock:  clk_out1_TOP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[356]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.094ns  (logic 0.766ns (6.905%)  route 10.328ns (93.095%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 10.731 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.832    -0.971    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X162Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=4299, routed)        7.886     7.433    TOP_i/prm_LUTX1_Po_3_4_4_c_0/z[3]
    SLICE_X22Y132        LUT6 (Prop_lut6_I1_O)        0.124     7.557 r  TOP_i/prm_LUTX1_Po_3_4_4_c_0/edge_mask_512p0[356]_INST_0/O
                         net (fo=1, routed)           2.442     9.999    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p0[356]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.124    10.123 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[356]_i_1/O
                         net (fo=1, routed)           0.000    10.123    TOP_i/prm_chk_v1_0_0/inst/edgeResult[356]_i_1_n_0
    SLICE_X83Y131        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[356]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.509    10.731    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X83Y131        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[356]/C
                         clock pessimism              0.483    11.214    
                         clock uncertainty           -0.077    11.137    
    SLICE_X83Y131        FDRE (Setup_fdre_C_D)        0.031    11.168    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[356]
  -------------------------------------------------------------------
                         required time                         11.168    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3349]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.059ns  (logic 0.704ns (6.366%)  route 10.355ns (93.634%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 10.777 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        9.172     8.668    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X120Y100       LUT5 (Prop_lut5_I3_O)        0.124     8.792 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[277]_INST_0/O
                         net (fo=1, routed)           1.183     9.975    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[277]
    SLICE_X103Y107       LUT2 (Prop_lut2_I1_O)        0.124    10.099 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3349]_i_1/O
                         net (fo=1, routed)           0.000    10.099    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3349]_i_1_n_0
    SLICE_X103Y107       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3349]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.555    10.777    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y107       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3349]/C
                         clock pessimism              0.483    11.260    
                         clock uncertainty           -0.077    11.183    
    SLICE_X103Y107       FDRE (Setup_fdre_C_D)        0.031    11.214    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3349]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3200]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.985ns  (logic 0.704ns (6.409%)  route 10.281ns (93.591%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 10.777 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.893     8.389    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X118Y81        LUT5 (Prop_lut5_I1_O)        0.124     8.513 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[128]_INST_0/O
                         net (fo=1, routed)           1.388     9.902    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[128]
    SLICE_X100Y101       LUT2 (Prop_lut2_I1_O)        0.124    10.026 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3200]_i_1/O
                         net (fo=1, routed)           0.000    10.026    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3200]_i_1_n_0
    SLICE_X100Y101       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3200]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.555    10.777    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X100Y101       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3200]/C
                         clock pessimism              0.483    11.260    
                         clock uncertainty           -0.077    11.183    
    SLICE_X100Y101       FDRE (Setup_fdre_C_D)        0.077    11.260    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3200]
  -------------------------------------------------------------------
                         required time                         11.260    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.904ns  (logic 1.068ns (9.795%)  route 9.836ns (90.205%))
  Logic Levels:           2  (LUT2=1 MUXF7=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns = ( 10.765 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.416     7.912    TOP_i/prm_LUTX1_Po_3_4_4_c_4/y[3]
    SLICE_X116Y106       MUXF7 (Prop_muxf7_S_O)       0.314     8.226 r  TOP_i/prm_LUTX1_Po_3_4_4_c_4/edge_mask_512p4[52]_INST_0/O
                         net (fo=1, routed)           1.420     9.646    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p4[52]
    SLICE_X95Y112        LUT2 (Prop_lut2_I1_O)        0.298     9.944 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2100]_i_1/O
                         net (fo=1, routed)           0.000     9.944    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2100]_i_1_n_0
    SLICE_X95Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.543    10.765    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2100]/C
                         clock pessimism              0.483    11.248    
                         clock uncertainty           -0.077    11.171    
    SLICE_X95Y112        FDRE (Setup_fdre_C_D)        0.029    11.200    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2100]
  -------------------------------------------------------------------
                         required time                         11.200    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2498]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.937ns  (logic 0.704ns (6.437%)  route 10.233ns (93.563%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 10.769 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.730     8.226    TOP_i/prm_LUTX1_Po_3_4_4_c_4/y[3]
    SLICE_X120Y106       LUT6 (Prop_lut6_I2_O)        0.124     8.350 r  TOP_i/prm_LUTX1_Po_3_4_4_c_4/edge_mask_512p4[450]_INST_0/O
                         net (fo=1, routed)           1.504     9.854    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p4[450]
    SLICE_X100Y116       LUT2 (Prop_lut2_I1_O)        0.124     9.978 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2498]_i_1/O
                         net (fo=1, routed)           0.000     9.978    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2498]_i_1_n_0
    SLICE_X100Y116       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2498]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.547    10.769    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X100Y116       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2498]/C
                         clock pessimism              0.483    11.252    
                         clock uncertainty           -0.077    11.175    
    SLICE_X100Y116       FDRE (Setup_fdre_C_D)        0.077    11.252    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2498]
  -------------------------------------------------------------------
                         required time                         11.252    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3143]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.933ns  (logic 0.704ns (6.439%)  route 10.229ns (93.561%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 10.789 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.945     8.441    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X118Y80        LUT6 (Prop_lut6_I2_O)        0.124     8.565 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[71]_INST_0/O
                         net (fo=1, routed)           1.284     9.850    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[71]
    SLICE_X112Y101       LUT2 (Prop_lut2_I1_O)        0.124     9.974 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3143]_i_1/O
                         net (fo=1, routed)           0.000     9.974    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3143]_i_1_n_0
    SLICE_X112Y101       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.567    10.789    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X112Y101       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3143]/C
                         clock pessimism              0.483    11.272    
                         clock uncertainty           -0.077    11.195    
    SLICE_X112Y101       FDRE (Setup_fdre_C_D)        0.077    11.272    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3143]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3302]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.878ns  (logic 0.704ns (6.472%)  route 10.174ns (93.528%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 10.789 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.921     8.417    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X133Y82        LUT6 (Prop_lut6_I4_O)        0.124     8.541 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[230]_INST_0/O
                         net (fo=1, routed)           1.253     9.794    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[230]
    SLICE_X113Y102       LUT2 (Prop_lut2_I1_O)        0.124     9.918 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3302]_i_1/O
                         net (fo=1, routed)           0.000     9.918    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3302]_i_1_n_0
    SLICE_X113Y102       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3302]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.567    10.789    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X113Y102       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3302]/C
                         clock pessimism              0.483    11.272    
                         clock uncertainty           -0.077    11.195    
    SLICE_X113Y102       FDRE (Setup_fdre_C_D)        0.031    11.226    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3302]
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2760]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.894ns  (logic 0.766ns (7.032%)  route 10.128ns (92.968%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 10.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.832    -0.971    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X162Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=4299, routed)        8.022     7.569    TOP_i/prm_LUTX1_Po_3_4_4_c_5/z[3]
    SLICE_X43Y162        LUT6 (Prop_lut6_I3_O)        0.124     7.693 r  TOP_i/prm_LUTX1_Po_3_4_4_c_5/edge_mask_512p5[200]_INST_0/O
                         net (fo=1, routed)           2.106     9.799    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p5[200]
    SLICE_X80Y146        LUT2 (Prop_lut2_I1_O)        0.124     9.923 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2760]_i_1/O
                         net (fo=1, routed)           0.000     9.923    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2760]_i_1_n_0
    SLICE_X80Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2760]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.524    10.746    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X80Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2760]/C
                         clock pessimism              0.483    11.229    
                         clock uncertainty           -0.077    11.152    
    SLICE_X80Y146        FDRE (Setup_fdre_C_D)        0.081    11.233    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2760]
  -------------------------------------------------------------------
                         required time                         11.233    
                         arrival time                          -9.923    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3241]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.990ns  (logic 0.704ns (6.406%)  route 10.286ns (93.594%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 10.943 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.679     8.176    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X136Y82        LUT6 (Prop_lut6_I2_O)        0.124     8.300 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[169]_INST_0/O
                         net (fo=1, routed)           1.607     9.906    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[169]
    SLICE_X103Y95        LUT2 (Prop_lut2_I1_O)        0.124    10.030 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3241]_i_1/O
                         net (fo=1, routed)           0.000    10.030    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3241]_i_1_n_0
    SLICE_X103Y95        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3241]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.721    10.943    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y95        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3241]/C
                         clock pessimism              0.483    11.426    
                         clock uncertainty           -0.077    11.349    
    SLICE_X103Y95        FDRE (Setup_fdre_C_D)        0.031    11.380    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3241]
  -------------------------------------------------------------------
                         required time                         11.380    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3210]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.982ns  (logic 0.704ns (6.411%)  route 10.278ns (93.589%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 10.942 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.441     7.937    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X140Y82        LUT6 (Prop_lut6_I2_O)        0.124     8.061 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[138]_INST_0/O
                         net (fo=1, routed)           1.837     9.898    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[138]
    SLICE_X103Y91        LUT2 (Prop_lut2_I1_O)        0.124    10.022 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3210]_i_1/O
                         net (fo=1, routed)           0.000    10.022    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3210]_i_1_n_0
    SLICE_X103Y91        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3210]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.720    10.942    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y91        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3210]/C
                         clock pessimism              0.483    11.425    
                         clock uncertainty           -0.077    11.348    
    SLICE_X103Y91        FDRE (Setup_fdre_C_D)        0.031    11.379    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3210]
  -------------------------------------------------------------------
                         required time                         11.379    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  1.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.564    -0.709    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y138        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/Q
                         net (fo=2, routed)           0.056    -0.512    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1621]
    SLICE_X85Y138        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.834    -0.953    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y138        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/C
                         clock pessimism              0.244    -0.709    
    SLICE_X85Y138        FDRE (Hold_fdre_C_D)         0.072    -0.637    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.578    -0.695    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X93Y110        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.554 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/Q
                         net (fo=2, routed)           0.056    -0.498    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1955]
    SLICE_X93Y110        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.848    -0.939    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X93Y110        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/C
                         clock pessimism              0.244    -0.695    
    SLICE_X93Y110        FDRE (Hold_fdre_C_D)         0.072    -0.623    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.554    -0.719    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y126        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.578 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/Q
                         net (fo=2, routed)           0.056    -0.522    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2080]
    SLICE_X85Y126        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.821    -0.966    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y126        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/C
                         clock pessimism              0.247    -0.719    
    SLICE_X85Y126        FDRE (Hold_fdre_C_D)         0.072    -0.647    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.580    -0.693    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.552 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/Q
                         net (fo=2, routed)           0.056    -0.496    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3125]
    SLICE_X97Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.851    -0.936    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/C
                         clock pessimism              0.243    -0.693    
    SLICE_X97Y141        FDRE (Hold_fdre_C_D)         0.072    -0.621    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.553    -0.720    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X87Y125        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.579 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/Q
                         net (fo=2, routed)           0.056    -0.523    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3707]
    SLICE_X87Y125        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.820    -0.967    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X87Y125        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/C
                         clock pessimism              0.247    -0.720    
    SLICE_X87Y125        FDRE (Hold_fdre_C_D)         0.072    -0.648    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.556    -0.717    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.576 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/Q
                         net (fo=2, routed)           0.056    -0.520    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1213]
    SLICE_X81Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.824    -0.963    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/C
                         clock pessimism              0.246    -0.717    
    SLICE_X81Y127        FDRE (Hold_fdre_C_D)         0.072    -0.645    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.565    -0.708    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y109        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.567 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/Q
                         net (fo=2, routed)           0.058    -0.509    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2528]
    SLICE_X86Y109        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.835    -0.952    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y109        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/C
                         clock pessimism              0.244    -0.708    
    SLICE_X86Y109        FDRE (Hold_fdre_C_D)         0.066    -0.642    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.564    -0.709    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/Q
                         net (fo=2, routed)           0.058    -0.510    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3347]
    SLICE_X82Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.834    -0.953    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/C
                         clock pessimism              0.244    -0.709    
    SLICE_X82Y141        FDRE (Hold_fdre_C_D)         0.066    -0.643    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.954ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.563    -0.710    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.569 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/Q
                         net (fo=2, routed)           0.067    -0.502    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1199]
    SLICE_X81Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.833    -0.954    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
                         clock pessimism              0.244    -0.710    
    SLICE_X81Y112        FDRE (Hold_fdre_C_D)         0.072    -0.638    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.949ns
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.567    -0.706    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.565 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/Q
                         net (fo=2, routed)           0.067    -0.498    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1267]
    SLICE_X79Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.838    -0.949    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/C
                         clock pessimism              0.243    -0.706    
    SLICE_X79Y102        FDRE (Hold_fdre_C_D)         0.072    -0.634    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TOP_clk_wiz_0_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y0    TOP_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X98Y118    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2062]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X105Y119   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2063]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X93Y135    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2064]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X101Y116   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2065]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X100Y111   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2066]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X94Y118    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2067]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X102Y112   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2068]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X123Y127   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2069]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X105Y119   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2063]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X100Y111   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2066]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X102Y112   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2068]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X87Y128    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[206]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X111Y125   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2070]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X115Y127   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2072]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X104Y129   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2077]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X105Y154   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3963]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X97Y153    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3965]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X96Y154    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3968]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X98Y118    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2062]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X105Y119   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2063]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X105Y119   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2063]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X93Y135    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2064]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X123Y127   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2069]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X87Y128    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[206]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X111Y125   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2070]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X115Y127   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2072]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X115Y127   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2072]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X104Y123   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2074]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TOP_clk_wiz_0_0
  To Clock:  clkfbout_TOP_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TOP_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    TOP_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0_1
  To Clock:  clk_out1_TOP_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[356]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.094ns  (logic 0.766ns (6.905%)  route 10.328ns (93.095%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 10.731 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.832    -0.971    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X162Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=4299, routed)        7.886     7.433    TOP_i/prm_LUTX1_Po_3_4_4_c_0/z[3]
    SLICE_X22Y132        LUT6 (Prop_lut6_I1_O)        0.124     7.557 r  TOP_i/prm_LUTX1_Po_3_4_4_c_0/edge_mask_512p0[356]_INST_0/O
                         net (fo=1, routed)           2.442     9.999    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p0[356]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.124    10.123 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[356]_i_1/O
                         net (fo=1, routed)           0.000    10.123    TOP_i/prm_chk_v1_0_0/inst/edgeResult[356]_i_1_n_0
    SLICE_X83Y131        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[356]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.509    10.731    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X83Y131        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[356]/C
                         clock pessimism              0.483    11.214    
                         clock uncertainty           -0.076    11.138    
    SLICE_X83Y131        FDRE (Setup_fdre_C_D)        0.031    11.169    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[356]
  -------------------------------------------------------------------
                         required time                         11.169    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3349]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.059ns  (logic 0.704ns (6.366%)  route 10.355ns (93.634%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 10.777 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        9.172     8.668    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X120Y100       LUT5 (Prop_lut5_I3_O)        0.124     8.792 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[277]_INST_0/O
                         net (fo=1, routed)           1.183     9.975    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[277]
    SLICE_X103Y107       LUT2 (Prop_lut2_I1_O)        0.124    10.099 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3349]_i_1/O
                         net (fo=1, routed)           0.000    10.099    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3349]_i_1_n_0
    SLICE_X103Y107       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3349]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.555    10.777    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y107       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3349]/C
                         clock pessimism              0.483    11.260    
                         clock uncertainty           -0.076    11.184    
    SLICE_X103Y107       FDRE (Setup_fdre_C_D)        0.031    11.215    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3349]
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3200]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.985ns  (logic 0.704ns (6.409%)  route 10.281ns (93.591%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 10.777 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.893     8.389    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X118Y81        LUT5 (Prop_lut5_I1_O)        0.124     8.513 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[128]_INST_0/O
                         net (fo=1, routed)           1.388     9.902    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[128]
    SLICE_X100Y101       LUT2 (Prop_lut2_I1_O)        0.124    10.026 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3200]_i_1/O
                         net (fo=1, routed)           0.000    10.026    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3200]_i_1_n_0
    SLICE_X100Y101       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3200]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.555    10.777    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X100Y101       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3200]/C
                         clock pessimism              0.483    11.260    
                         clock uncertainty           -0.076    11.184    
    SLICE_X100Y101       FDRE (Setup_fdre_C_D)        0.077    11.261    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3200]
  -------------------------------------------------------------------
                         required time                         11.261    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.904ns  (logic 1.068ns (9.795%)  route 9.836ns (90.205%))
  Logic Levels:           2  (LUT2=1 MUXF7=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns = ( 10.765 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.416     7.912    TOP_i/prm_LUTX1_Po_3_4_4_c_4/y[3]
    SLICE_X116Y106       MUXF7 (Prop_muxf7_S_O)       0.314     8.226 r  TOP_i/prm_LUTX1_Po_3_4_4_c_4/edge_mask_512p4[52]_INST_0/O
                         net (fo=1, routed)           1.420     9.646    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p4[52]
    SLICE_X95Y112        LUT2 (Prop_lut2_I1_O)        0.298     9.944 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2100]_i_1/O
                         net (fo=1, routed)           0.000     9.944    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2100]_i_1_n_0
    SLICE_X95Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.543    10.765    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2100]/C
                         clock pessimism              0.483    11.248    
                         clock uncertainty           -0.076    11.172    
    SLICE_X95Y112        FDRE (Setup_fdre_C_D)        0.029    11.201    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2100]
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2498]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.937ns  (logic 0.704ns (6.437%)  route 10.233ns (93.563%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 10.769 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.730     8.226    TOP_i/prm_LUTX1_Po_3_4_4_c_4/y[3]
    SLICE_X120Y106       LUT6 (Prop_lut6_I2_O)        0.124     8.350 r  TOP_i/prm_LUTX1_Po_3_4_4_c_4/edge_mask_512p4[450]_INST_0/O
                         net (fo=1, routed)           1.504     9.854    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p4[450]
    SLICE_X100Y116       LUT2 (Prop_lut2_I1_O)        0.124     9.978 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2498]_i_1/O
                         net (fo=1, routed)           0.000     9.978    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2498]_i_1_n_0
    SLICE_X100Y116       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2498]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.547    10.769    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X100Y116       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2498]/C
                         clock pessimism              0.483    11.252    
                         clock uncertainty           -0.076    11.176    
    SLICE_X100Y116       FDRE (Setup_fdre_C_D)        0.077    11.253    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2498]
  -------------------------------------------------------------------
                         required time                         11.253    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3143]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.933ns  (logic 0.704ns (6.439%)  route 10.229ns (93.561%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 10.789 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.945     8.441    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X118Y80        LUT6 (Prop_lut6_I2_O)        0.124     8.565 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[71]_INST_0/O
                         net (fo=1, routed)           1.284     9.850    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[71]
    SLICE_X112Y101       LUT2 (Prop_lut2_I1_O)        0.124     9.974 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3143]_i_1/O
                         net (fo=1, routed)           0.000     9.974    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3143]_i_1_n_0
    SLICE_X112Y101       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.567    10.789    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X112Y101       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3143]/C
                         clock pessimism              0.483    11.272    
                         clock uncertainty           -0.076    11.196    
    SLICE_X112Y101       FDRE (Setup_fdre_C_D)        0.077    11.273    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3143]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3302]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.878ns  (logic 0.704ns (6.472%)  route 10.174ns (93.528%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 10.789 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.921     8.417    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X133Y82        LUT6 (Prop_lut6_I4_O)        0.124     8.541 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[230]_INST_0/O
                         net (fo=1, routed)           1.253     9.794    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[230]
    SLICE_X113Y102       LUT2 (Prop_lut2_I1_O)        0.124     9.918 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3302]_i_1/O
                         net (fo=1, routed)           0.000     9.918    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3302]_i_1_n_0
    SLICE_X113Y102       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3302]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.567    10.789    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X113Y102       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3302]/C
                         clock pessimism              0.483    11.272    
                         clock uncertainty           -0.076    11.196    
    SLICE_X113Y102       FDRE (Setup_fdre_C_D)        0.031    11.227    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3302]
  -------------------------------------------------------------------
                         required time                         11.227    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2760]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.894ns  (logic 0.766ns (7.032%)  route 10.128ns (92.968%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 10.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.832    -0.971    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X162Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=4299, routed)        8.022     7.569    TOP_i/prm_LUTX1_Po_3_4_4_c_5/z[3]
    SLICE_X43Y162        LUT6 (Prop_lut6_I3_O)        0.124     7.693 r  TOP_i/prm_LUTX1_Po_3_4_4_c_5/edge_mask_512p5[200]_INST_0/O
                         net (fo=1, routed)           2.106     9.799    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p5[200]
    SLICE_X80Y146        LUT2 (Prop_lut2_I1_O)        0.124     9.923 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2760]_i_1/O
                         net (fo=1, routed)           0.000     9.923    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2760]_i_1_n_0
    SLICE_X80Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2760]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.524    10.746    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X80Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2760]/C
                         clock pessimism              0.483    11.229    
                         clock uncertainty           -0.076    11.153    
    SLICE_X80Y146        FDRE (Setup_fdre_C_D)        0.081    11.234    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2760]
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -9.923    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3241]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.990ns  (logic 0.704ns (6.406%)  route 10.286ns (93.594%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 10.943 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.679     8.176    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X136Y82        LUT6 (Prop_lut6_I2_O)        0.124     8.300 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[169]_INST_0/O
                         net (fo=1, routed)           1.607     9.906    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[169]
    SLICE_X103Y95        LUT2 (Prop_lut2_I1_O)        0.124    10.030 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3241]_i_1/O
                         net (fo=1, routed)           0.000    10.030    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3241]_i_1_n_0
    SLICE_X103Y95        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3241]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.721    10.943    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y95        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3241]/C
                         clock pessimism              0.483    11.426    
                         clock uncertainty           -0.076    11.350    
    SLICE_X103Y95        FDRE (Setup_fdre_C_D)        0.031    11.381    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3241]
  -------------------------------------------------------------------
                         required time                         11.381    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3210]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.982ns  (logic 0.704ns (6.411%)  route 10.278ns (93.589%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 10.942 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.441     7.937    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X140Y82        LUT6 (Prop_lut6_I2_O)        0.124     8.061 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[138]_INST_0/O
                         net (fo=1, routed)           1.837     9.898    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[138]
    SLICE_X103Y91        LUT2 (Prop_lut2_I1_O)        0.124    10.022 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3210]_i_1/O
                         net (fo=1, routed)           0.000    10.022    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3210]_i_1_n_0
    SLICE_X103Y91        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3210]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.720    10.942    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y91        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3210]/C
                         clock pessimism              0.483    11.425    
                         clock uncertainty           -0.076    11.349    
    SLICE_X103Y91        FDRE (Setup_fdre_C_D)        0.031    11.380    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3210]
  -------------------------------------------------------------------
                         required time                         11.380    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  1.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.564    -0.709    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y138        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/Q
                         net (fo=2, routed)           0.056    -0.512    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1621]
    SLICE_X85Y138        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.834    -0.953    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y138        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/C
                         clock pessimism              0.244    -0.709    
    SLICE_X85Y138        FDRE (Hold_fdre_C_D)         0.072    -0.637    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.578    -0.695    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X93Y110        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.554 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/Q
                         net (fo=2, routed)           0.056    -0.498    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1955]
    SLICE_X93Y110        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.848    -0.939    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X93Y110        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/C
                         clock pessimism              0.244    -0.695    
    SLICE_X93Y110        FDRE (Hold_fdre_C_D)         0.072    -0.623    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.554    -0.719    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y126        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.578 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/Q
                         net (fo=2, routed)           0.056    -0.522    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2080]
    SLICE_X85Y126        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.821    -0.966    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y126        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/C
                         clock pessimism              0.247    -0.719    
    SLICE_X85Y126        FDRE (Hold_fdre_C_D)         0.072    -0.647    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.580    -0.693    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.552 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/Q
                         net (fo=2, routed)           0.056    -0.496    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3125]
    SLICE_X97Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.851    -0.936    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/C
                         clock pessimism              0.243    -0.693    
    SLICE_X97Y141        FDRE (Hold_fdre_C_D)         0.072    -0.621    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.553    -0.720    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X87Y125        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.579 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/Q
                         net (fo=2, routed)           0.056    -0.523    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3707]
    SLICE_X87Y125        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.820    -0.967    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X87Y125        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/C
                         clock pessimism              0.247    -0.720    
    SLICE_X87Y125        FDRE (Hold_fdre_C_D)         0.072    -0.648    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.556    -0.717    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.576 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/Q
                         net (fo=2, routed)           0.056    -0.520    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1213]
    SLICE_X81Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.824    -0.963    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/C
                         clock pessimism              0.246    -0.717    
    SLICE_X81Y127        FDRE (Hold_fdre_C_D)         0.072    -0.645    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.565    -0.708    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y109        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.567 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/Q
                         net (fo=2, routed)           0.058    -0.509    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2528]
    SLICE_X86Y109        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.835    -0.952    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y109        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/C
                         clock pessimism              0.244    -0.708    
    SLICE_X86Y109        FDRE (Hold_fdre_C_D)         0.066    -0.642    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.564    -0.709    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/Q
                         net (fo=2, routed)           0.058    -0.510    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3347]
    SLICE_X82Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.834    -0.953    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/C
                         clock pessimism              0.244    -0.709    
    SLICE_X82Y141        FDRE (Hold_fdre_C_D)         0.066    -0.643    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.954ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.563    -0.710    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.569 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/Q
                         net (fo=2, routed)           0.067    -0.502    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1199]
    SLICE_X81Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.833    -0.954    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
                         clock pessimism              0.244    -0.710    
    SLICE_X81Y112        FDRE (Hold_fdre_C_D)         0.072    -0.638    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.949ns
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.567    -0.706    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.565 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/Q
                         net (fo=2, routed)           0.067    -0.498    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1267]
    SLICE_X79Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.838    -0.949    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/C
                         clock pessimism              0.243    -0.706    
    SLICE_X79Y102        FDRE (Hold_fdre_C_D)         0.072    -0.634    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TOP_clk_wiz_0_0_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y0    TOP_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X98Y118    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2062]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X105Y119   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2063]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X93Y135    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2064]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X101Y116   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2065]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X100Y111   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2066]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X94Y118    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2067]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X102Y112   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2068]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X123Y127   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2069]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X105Y119   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2063]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X100Y111   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2066]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X102Y112   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2068]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X87Y128    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[206]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X111Y125   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2070]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X115Y127   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2072]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X104Y129   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2077]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X105Y154   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3963]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X97Y153    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3965]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X96Y154    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3968]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X98Y118    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2062]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X105Y119   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2063]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X105Y119   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2063]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X93Y135    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2064]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X123Y127   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2069]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X87Y128    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[206]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X111Y125   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2070]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X115Y127   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2072]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X115Y127   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2072]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X104Y123   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2074]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TOP_clk_wiz_0_0_1
  To Clock:  clkfbout_TOP_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TOP_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    TOP_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0_1
  To Clock:  clk_out1_TOP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[356]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.094ns  (logic 0.766ns (6.905%)  route 10.328ns (93.095%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 10.731 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.832    -0.971    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X162Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=4299, routed)        7.886     7.433    TOP_i/prm_LUTX1_Po_3_4_4_c_0/z[3]
    SLICE_X22Y132        LUT6 (Prop_lut6_I1_O)        0.124     7.557 r  TOP_i/prm_LUTX1_Po_3_4_4_c_0/edge_mask_512p0[356]_INST_0/O
                         net (fo=1, routed)           2.442     9.999    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p0[356]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.124    10.123 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[356]_i_1/O
                         net (fo=1, routed)           0.000    10.123    TOP_i/prm_chk_v1_0_0/inst/edgeResult[356]_i_1_n_0
    SLICE_X83Y131        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[356]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.509    10.731    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X83Y131        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[356]/C
                         clock pessimism              0.483    11.214    
                         clock uncertainty           -0.077    11.137    
    SLICE_X83Y131        FDRE (Setup_fdre_C_D)        0.031    11.168    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[356]
  -------------------------------------------------------------------
                         required time                         11.168    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3349]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.059ns  (logic 0.704ns (6.366%)  route 10.355ns (93.634%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 10.777 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        9.172     8.668    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X120Y100       LUT5 (Prop_lut5_I3_O)        0.124     8.792 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[277]_INST_0/O
                         net (fo=1, routed)           1.183     9.975    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[277]
    SLICE_X103Y107       LUT2 (Prop_lut2_I1_O)        0.124    10.099 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3349]_i_1/O
                         net (fo=1, routed)           0.000    10.099    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3349]_i_1_n_0
    SLICE_X103Y107       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3349]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.555    10.777    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y107       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3349]/C
                         clock pessimism              0.483    11.260    
                         clock uncertainty           -0.077    11.183    
    SLICE_X103Y107       FDRE (Setup_fdre_C_D)        0.031    11.214    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3349]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3200]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.985ns  (logic 0.704ns (6.409%)  route 10.281ns (93.591%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 10.777 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.893     8.389    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X118Y81        LUT5 (Prop_lut5_I1_O)        0.124     8.513 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[128]_INST_0/O
                         net (fo=1, routed)           1.388     9.902    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[128]
    SLICE_X100Y101       LUT2 (Prop_lut2_I1_O)        0.124    10.026 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3200]_i_1/O
                         net (fo=1, routed)           0.000    10.026    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3200]_i_1_n_0
    SLICE_X100Y101       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3200]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.555    10.777    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X100Y101       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3200]/C
                         clock pessimism              0.483    11.260    
                         clock uncertainty           -0.077    11.183    
    SLICE_X100Y101       FDRE (Setup_fdre_C_D)        0.077    11.260    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3200]
  -------------------------------------------------------------------
                         required time                         11.260    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.904ns  (logic 1.068ns (9.795%)  route 9.836ns (90.205%))
  Logic Levels:           2  (LUT2=1 MUXF7=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns = ( 10.765 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.416     7.912    TOP_i/prm_LUTX1_Po_3_4_4_c_4/y[3]
    SLICE_X116Y106       MUXF7 (Prop_muxf7_S_O)       0.314     8.226 r  TOP_i/prm_LUTX1_Po_3_4_4_c_4/edge_mask_512p4[52]_INST_0/O
                         net (fo=1, routed)           1.420     9.646    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p4[52]
    SLICE_X95Y112        LUT2 (Prop_lut2_I1_O)        0.298     9.944 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2100]_i_1/O
                         net (fo=1, routed)           0.000     9.944    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2100]_i_1_n_0
    SLICE_X95Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.543    10.765    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2100]/C
                         clock pessimism              0.483    11.248    
                         clock uncertainty           -0.077    11.171    
    SLICE_X95Y112        FDRE (Setup_fdre_C_D)        0.029    11.200    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2100]
  -------------------------------------------------------------------
                         required time                         11.200    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2498]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.937ns  (logic 0.704ns (6.437%)  route 10.233ns (93.563%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 10.769 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.730     8.226    TOP_i/prm_LUTX1_Po_3_4_4_c_4/y[3]
    SLICE_X120Y106       LUT6 (Prop_lut6_I2_O)        0.124     8.350 r  TOP_i/prm_LUTX1_Po_3_4_4_c_4/edge_mask_512p4[450]_INST_0/O
                         net (fo=1, routed)           1.504     9.854    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p4[450]
    SLICE_X100Y116       LUT2 (Prop_lut2_I1_O)        0.124     9.978 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2498]_i_1/O
                         net (fo=1, routed)           0.000     9.978    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2498]_i_1_n_0
    SLICE_X100Y116       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2498]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.547    10.769    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X100Y116       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2498]/C
                         clock pessimism              0.483    11.252    
                         clock uncertainty           -0.077    11.175    
    SLICE_X100Y116       FDRE (Setup_fdre_C_D)        0.077    11.252    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2498]
  -------------------------------------------------------------------
                         required time                         11.252    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3143]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.933ns  (logic 0.704ns (6.439%)  route 10.229ns (93.561%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 10.789 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.945     8.441    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X118Y80        LUT6 (Prop_lut6_I2_O)        0.124     8.565 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[71]_INST_0/O
                         net (fo=1, routed)           1.284     9.850    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[71]
    SLICE_X112Y101       LUT2 (Prop_lut2_I1_O)        0.124     9.974 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3143]_i_1/O
                         net (fo=1, routed)           0.000     9.974    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3143]_i_1_n_0
    SLICE_X112Y101       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.567    10.789    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X112Y101       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3143]/C
                         clock pessimism              0.483    11.272    
                         clock uncertainty           -0.077    11.195    
    SLICE_X112Y101       FDRE (Setup_fdre_C_D)        0.077    11.272    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3143]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3302]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.878ns  (logic 0.704ns (6.472%)  route 10.174ns (93.528%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 10.789 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.921     8.417    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X133Y82        LUT6 (Prop_lut6_I4_O)        0.124     8.541 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[230]_INST_0/O
                         net (fo=1, routed)           1.253     9.794    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[230]
    SLICE_X113Y102       LUT2 (Prop_lut2_I1_O)        0.124     9.918 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3302]_i_1/O
                         net (fo=1, routed)           0.000     9.918    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3302]_i_1_n_0
    SLICE_X113Y102       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3302]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.567    10.789    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X113Y102       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3302]/C
                         clock pessimism              0.483    11.272    
                         clock uncertainty           -0.077    11.195    
    SLICE_X113Y102       FDRE (Setup_fdre_C_D)        0.031    11.226    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3302]
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2760]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.894ns  (logic 0.766ns (7.032%)  route 10.128ns (92.968%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 10.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.832    -0.971    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X162Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=4299, routed)        8.022     7.569    TOP_i/prm_LUTX1_Po_3_4_4_c_5/z[3]
    SLICE_X43Y162        LUT6 (Prop_lut6_I3_O)        0.124     7.693 r  TOP_i/prm_LUTX1_Po_3_4_4_c_5/edge_mask_512p5[200]_INST_0/O
                         net (fo=1, routed)           2.106     9.799    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p5[200]
    SLICE_X80Y146        LUT2 (Prop_lut2_I1_O)        0.124     9.923 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2760]_i_1/O
                         net (fo=1, routed)           0.000     9.923    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2760]_i_1_n_0
    SLICE_X80Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2760]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.524    10.746    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X80Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2760]/C
                         clock pessimism              0.483    11.229    
                         clock uncertainty           -0.077    11.152    
    SLICE_X80Y146        FDRE (Setup_fdre_C_D)        0.081    11.233    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2760]
  -------------------------------------------------------------------
                         required time                         11.233    
                         arrival time                          -9.923    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3241]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.990ns  (logic 0.704ns (6.406%)  route 10.286ns (93.594%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 10.943 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.679     8.176    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X136Y82        LUT6 (Prop_lut6_I2_O)        0.124     8.300 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[169]_INST_0/O
                         net (fo=1, routed)           1.607     9.906    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[169]
    SLICE_X103Y95        LUT2 (Prop_lut2_I1_O)        0.124    10.030 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3241]_i_1/O
                         net (fo=1, routed)           0.000    10.030    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3241]_i_1_n_0
    SLICE_X103Y95        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3241]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.721    10.943    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y95        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3241]/C
                         clock pessimism              0.483    11.426    
                         clock uncertainty           -0.077    11.349    
    SLICE_X103Y95        FDRE (Setup_fdre_C_D)        0.031    11.380    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3241]
  -------------------------------------------------------------------
                         required time                         11.380    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3210]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.982ns  (logic 0.704ns (6.411%)  route 10.278ns (93.589%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 10.942 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.441     7.937    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X140Y82        LUT6 (Prop_lut6_I2_O)        0.124     8.061 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[138]_INST_0/O
                         net (fo=1, routed)           1.837     9.898    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[138]
    SLICE_X103Y91        LUT2 (Prop_lut2_I1_O)        0.124    10.022 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3210]_i_1/O
                         net (fo=1, routed)           0.000    10.022    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3210]_i_1_n_0
    SLICE_X103Y91        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3210]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.720    10.942    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y91        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3210]/C
                         clock pessimism              0.483    11.425    
                         clock uncertainty           -0.077    11.348    
    SLICE_X103Y91        FDRE (Setup_fdre_C_D)        0.031    11.379    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3210]
  -------------------------------------------------------------------
                         required time                         11.379    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  1.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.564    -0.709    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y138        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/Q
                         net (fo=2, routed)           0.056    -0.512    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1621]
    SLICE_X85Y138        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.834    -0.953    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y138        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/C
                         clock pessimism              0.244    -0.709    
                         clock uncertainty            0.077    -0.632    
    SLICE_X85Y138        FDRE (Hold_fdre_C_D)         0.072    -0.560    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.578    -0.695    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X93Y110        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.554 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/Q
                         net (fo=2, routed)           0.056    -0.498    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1955]
    SLICE_X93Y110        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.848    -0.939    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X93Y110        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/C
                         clock pessimism              0.244    -0.695    
                         clock uncertainty            0.077    -0.618    
    SLICE_X93Y110        FDRE (Hold_fdre_C_D)         0.072    -0.546    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.554    -0.719    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y126        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.578 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/Q
                         net (fo=2, routed)           0.056    -0.522    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2080]
    SLICE_X85Y126        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.821    -0.966    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y126        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/C
                         clock pessimism              0.247    -0.719    
                         clock uncertainty            0.077    -0.642    
    SLICE_X85Y126        FDRE (Hold_fdre_C_D)         0.072    -0.570    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.580    -0.693    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.552 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/Q
                         net (fo=2, routed)           0.056    -0.496    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3125]
    SLICE_X97Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.851    -0.936    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/C
                         clock pessimism              0.243    -0.693    
                         clock uncertainty            0.077    -0.616    
    SLICE_X97Y141        FDRE (Hold_fdre_C_D)         0.072    -0.544    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.553    -0.720    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X87Y125        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.579 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/Q
                         net (fo=2, routed)           0.056    -0.523    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3707]
    SLICE_X87Y125        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.820    -0.967    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X87Y125        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/C
                         clock pessimism              0.247    -0.720    
                         clock uncertainty            0.077    -0.643    
    SLICE_X87Y125        FDRE (Hold_fdre_C_D)         0.072    -0.571    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.556    -0.717    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.576 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/Q
                         net (fo=2, routed)           0.056    -0.520    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1213]
    SLICE_X81Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.824    -0.963    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/C
                         clock pessimism              0.246    -0.717    
                         clock uncertainty            0.077    -0.640    
    SLICE_X81Y127        FDRE (Hold_fdre_C_D)         0.072    -0.568    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.565    -0.708    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y109        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.567 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/Q
                         net (fo=2, routed)           0.058    -0.509    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2528]
    SLICE_X86Y109        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.835    -0.952    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y109        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/C
                         clock pessimism              0.244    -0.708    
                         clock uncertainty            0.077    -0.631    
    SLICE_X86Y109        FDRE (Hold_fdre_C_D)         0.066    -0.565    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.564    -0.709    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/Q
                         net (fo=2, routed)           0.058    -0.510    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3347]
    SLICE_X82Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.834    -0.953    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/C
                         clock pessimism              0.244    -0.709    
                         clock uncertainty            0.077    -0.632    
    SLICE_X82Y141        FDRE (Hold_fdre_C_D)         0.066    -0.566    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.954ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.563    -0.710    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.569 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/Q
                         net (fo=2, routed)           0.067    -0.502    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1199]
    SLICE_X81Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.833    -0.954    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
                         clock pessimism              0.244    -0.710    
                         clock uncertainty            0.077    -0.633    
    SLICE_X81Y112        FDRE (Hold_fdre_C_D)         0.072    -0.561    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.949ns
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.567    -0.706    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.565 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/Q
                         net (fo=2, routed)           0.067    -0.498    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1267]
    SLICE_X79Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.838    -0.949    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/C
                         clock pessimism              0.243    -0.706    
                         clock uncertainty            0.077    -0.629    
    SLICE_X79Y102        FDRE (Hold_fdre_C_D)         0.072    -0.557    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0
  To Clock:  clk_out1_TOP_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[356]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.094ns  (logic 0.766ns (6.905%)  route 10.328ns (93.095%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 10.731 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.832    -0.971    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X162Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=4299, routed)        7.886     7.433    TOP_i/prm_LUTX1_Po_3_4_4_c_0/z[3]
    SLICE_X22Y132        LUT6 (Prop_lut6_I1_O)        0.124     7.557 r  TOP_i/prm_LUTX1_Po_3_4_4_c_0/edge_mask_512p0[356]_INST_0/O
                         net (fo=1, routed)           2.442     9.999    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p0[356]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.124    10.123 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[356]_i_1/O
                         net (fo=1, routed)           0.000    10.123    TOP_i/prm_chk_v1_0_0/inst/edgeResult[356]_i_1_n_0
    SLICE_X83Y131        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[356]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.509    10.731    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X83Y131        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[356]/C
                         clock pessimism              0.483    11.214    
                         clock uncertainty           -0.077    11.137    
    SLICE_X83Y131        FDRE (Setup_fdre_C_D)        0.031    11.168    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[356]
  -------------------------------------------------------------------
                         required time                         11.168    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3349]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.059ns  (logic 0.704ns (6.366%)  route 10.355ns (93.634%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 10.777 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        9.172     8.668    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X120Y100       LUT5 (Prop_lut5_I3_O)        0.124     8.792 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[277]_INST_0/O
                         net (fo=1, routed)           1.183     9.975    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[277]
    SLICE_X103Y107       LUT2 (Prop_lut2_I1_O)        0.124    10.099 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3349]_i_1/O
                         net (fo=1, routed)           0.000    10.099    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3349]_i_1_n_0
    SLICE_X103Y107       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3349]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.555    10.777    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y107       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3349]/C
                         clock pessimism              0.483    11.260    
                         clock uncertainty           -0.077    11.183    
    SLICE_X103Y107       FDRE (Setup_fdre_C_D)        0.031    11.214    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3349]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3200]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.985ns  (logic 0.704ns (6.409%)  route 10.281ns (93.591%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 10.777 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.893     8.389    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X118Y81        LUT5 (Prop_lut5_I1_O)        0.124     8.513 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[128]_INST_0/O
                         net (fo=1, routed)           1.388     9.902    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[128]
    SLICE_X100Y101       LUT2 (Prop_lut2_I1_O)        0.124    10.026 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3200]_i_1/O
                         net (fo=1, routed)           0.000    10.026    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3200]_i_1_n_0
    SLICE_X100Y101       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3200]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.555    10.777    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X100Y101       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3200]/C
                         clock pessimism              0.483    11.260    
                         clock uncertainty           -0.077    11.183    
    SLICE_X100Y101       FDRE (Setup_fdre_C_D)        0.077    11.260    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3200]
  -------------------------------------------------------------------
                         required time                         11.260    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.904ns  (logic 1.068ns (9.795%)  route 9.836ns (90.205%))
  Logic Levels:           2  (LUT2=1 MUXF7=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns = ( 10.765 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.416     7.912    TOP_i/prm_LUTX1_Po_3_4_4_c_4/y[3]
    SLICE_X116Y106       MUXF7 (Prop_muxf7_S_O)       0.314     8.226 r  TOP_i/prm_LUTX1_Po_3_4_4_c_4/edge_mask_512p4[52]_INST_0/O
                         net (fo=1, routed)           1.420     9.646    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p4[52]
    SLICE_X95Y112        LUT2 (Prop_lut2_I1_O)        0.298     9.944 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2100]_i_1/O
                         net (fo=1, routed)           0.000     9.944    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2100]_i_1_n_0
    SLICE_X95Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.543    10.765    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2100]/C
                         clock pessimism              0.483    11.248    
                         clock uncertainty           -0.077    11.171    
    SLICE_X95Y112        FDRE (Setup_fdre_C_D)        0.029    11.200    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2100]
  -------------------------------------------------------------------
                         required time                         11.200    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2498]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.937ns  (logic 0.704ns (6.437%)  route 10.233ns (93.563%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 10.769 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.730     8.226    TOP_i/prm_LUTX1_Po_3_4_4_c_4/y[3]
    SLICE_X120Y106       LUT6 (Prop_lut6_I2_O)        0.124     8.350 r  TOP_i/prm_LUTX1_Po_3_4_4_c_4/edge_mask_512p4[450]_INST_0/O
                         net (fo=1, routed)           1.504     9.854    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p4[450]
    SLICE_X100Y116       LUT2 (Prop_lut2_I1_O)        0.124     9.978 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2498]_i_1/O
                         net (fo=1, routed)           0.000     9.978    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2498]_i_1_n_0
    SLICE_X100Y116       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2498]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.547    10.769    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X100Y116       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2498]/C
                         clock pessimism              0.483    11.252    
                         clock uncertainty           -0.077    11.175    
    SLICE_X100Y116       FDRE (Setup_fdre_C_D)        0.077    11.252    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2498]
  -------------------------------------------------------------------
                         required time                         11.252    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3143]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.933ns  (logic 0.704ns (6.439%)  route 10.229ns (93.561%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 10.789 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.945     8.441    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X118Y80        LUT6 (Prop_lut6_I2_O)        0.124     8.565 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[71]_INST_0/O
                         net (fo=1, routed)           1.284     9.850    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[71]
    SLICE_X112Y101       LUT2 (Prop_lut2_I1_O)        0.124     9.974 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3143]_i_1/O
                         net (fo=1, routed)           0.000     9.974    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3143]_i_1_n_0
    SLICE_X112Y101       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.567    10.789    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X112Y101       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3143]/C
                         clock pessimism              0.483    11.272    
                         clock uncertainty           -0.077    11.195    
    SLICE_X112Y101       FDRE (Setup_fdre_C_D)        0.077    11.272    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3143]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3302]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.878ns  (logic 0.704ns (6.472%)  route 10.174ns (93.528%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 10.789 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.921     8.417    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X133Y82        LUT6 (Prop_lut6_I4_O)        0.124     8.541 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[230]_INST_0/O
                         net (fo=1, routed)           1.253     9.794    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[230]
    SLICE_X113Y102       LUT2 (Prop_lut2_I1_O)        0.124     9.918 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3302]_i_1/O
                         net (fo=1, routed)           0.000     9.918    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3302]_i_1_n_0
    SLICE_X113Y102       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3302]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.567    10.789    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X113Y102       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3302]/C
                         clock pessimism              0.483    11.272    
                         clock uncertainty           -0.077    11.195    
    SLICE_X113Y102       FDRE (Setup_fdre_C_D)        0.031    11.226    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3302]
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2760]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.894ns  (logic 0.766ns (7.032%)  route 10.128ns (92.968%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 10.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.832    -0.971    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X162Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=4299, routed)        8.022     7.569    TOP_i/prm_LUTX1_Po_3_4_4_c_5/z[3]
    SLICE_X43Y162        LUT6 (Prop_lut6_I3_O)        0.124     7.693 r  TOP_i/prm_LUTX1_Po_3_4_4_c_5/edge_mask_512p5[200]_INST_0/O
                         net (fo=1, routed)           2.106     9.799    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p5[200]
    SLICE_X80Y146        LUT2 (Prop_lut2_I1_O)        0.124     9.923 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2760]_i_1/O
                         net (fo=1, routed)           0.000     9.923    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2760]_i_1_n_0
    SLICE_X80Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2760]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.524    10.746    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X80Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2760]/C
                         clock pessimism              0.483    11.229    
                         clock uncertainty           -0.077    11.152    
    SLICE_X80Y146        FDRE (Setup_fdre_C_D)        0.081    11.233    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2760]
  -------------------------------------------------------------------
                         required time                         11.233    
                         arrival time                          -9.923    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3241]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.990ns  (logic 0.704ns (6.406%)  route 10.286ns (93.594%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 10.943 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.679     8.176    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X136Y82        LUT6 (Prop_lut6_I2_O)        0.124     8.300 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[169]_INST_0/O
                         net (fo=1, routed)           1.607     9.906    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[169]
    SLICE_X103Y95        LUT2 (Prop_lut2_I1_O)        0.124    10.030 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3241]_i_1/O
                         net (fo=1, routed)           0.000    10.030    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3241]_i_1_n_0
    SLICE_X103Y95        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3241]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.721    10.943    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y95        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3241]/C
                         clock pessimism              0.483    11.426    
                         clock uncertainty           -0.077    11.349    
    SLICE_X103Y95        FDRE (Setup_fdre_C_D)        0.031    11.380    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3241]
  -------------------------------------------------------------------
                         required time                         11.380    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3210]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.982ns  (logic 0.704ns (6.411%)  route 10.278ns (93.589%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 10.942 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.843    -0.960    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X0Y133         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3364, routed)        8.441     7.937    TOP_i/prm_LUTX1_Po_3_4_4_c_6/y[3]
    SLICE_X140Y82        LUT6 (Prop_lut6_I2_O)        0.124     8.061 r  TOP_i/prm_LUTX1_Po_3_4_4_c_6/edge_mask_512p6[138]_INST_0/O
                         net (fo=1, routed)           1.837     9.898    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[138]
    SLICE_X103Y91        LUT2 (Prop_lut2_I1_O)        0.124    10.022 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3210]_i_1/O
                         net (fo=1, routed)           0.000    10.022    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3210]_i_1_n_0
    SLICE_X103Y91        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3210]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        1.720    10.942    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X103Y91        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3210]/C
                         clock pessimism              0.483    11.425    
                         clock uncertainty           -0.077    11.348    
    SLICE_X103Y91        FDRE (Setup_fdre_C_D)        0.031    11.379    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3210]
  -------------------------------------------------------------------
                         required time                         11.379    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  1.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.564    -0.709    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y138        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/Q
                         net (fo=2, routed)           0.056    -0.512    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1621]
    SLICE_X85Y138        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.834    -0.953    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y138        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]/C
                         clock pessimism              0.244    -0.709    
                         clock uncertainty            0.077    -0.632    
    SLICE_X85Y138        FDRE (Hold_fdre_C_D)         0.072    -0.560    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1621]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.578    -0.695    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X93Y110        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.554 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/Q
                         net (fo=2, routed)           0.056    -0.498    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1955]
    SLICE_X93Y110        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.848    -0.939    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X93Y110        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]/C
                         clock pessimism              0.244    -0.695    
                         clock uncertainty            0.077    -0.618    
    SLICE_X93Y110        FDRE (Hold_fdre_C_D)         0.072    -0.546    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1955]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.554    -0.719    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y126        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.578 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/Q
                         net (fo=2, routed)           0.056    -0.522    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2080]
    SLICE_X85Y126        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.821    -0.966    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y126        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]/C
                         clock pessimism              0.247    -0.719    
                         clock uncertainty            0.077    -0.642    
    SLICE_X85Y126        FDRE (Hold_fdre_C_D)         0.072    -0.570    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2080]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.580    -0.693    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.552 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/Q
                         net (fo=2, routed)           0.056    -0.496    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3125]
    SLICE_X97Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.851    -0.936    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]/C
                         clock pessimism              0.243    -0.693    
                         clock uncertainty            0.077    -0.616    
    SLICE_X97Y141        FDRE (Hold_fdre_C_D)         0.072    -0.544    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3125]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.553    -0.720    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X87Y125        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.579 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/Q
                         net (fo=2, routed)           0.056    -0.523    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3707]
    SLICE_X87Y125        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.820    -0.967    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X87Y125        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]/C
                         clock pessimism              0.247    -0.720    
                         clock uncertainty            0.077    -0.643    
    SLICE_X87Y125        FDRE (Hold_fdre_C_D)         0.072    -0.571    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3707]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.556    -0.717    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.576 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/Q
                         net (fo=2, routed)           0.056    -0.520    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1213]
    SLICE_X81Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.824    -0.963    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]/C
                         clock pessimism              0.246    -0.717    
                         clock uncertainty            0.077    -0.640    
    SLICE_X81Y127        FDRE (Hold_fdre_C_D)         0.072    -0.568    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1213]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.565    -0.708    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y109        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.567 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/Q
                         net (fo=2, routed)           0.058    -0.509    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2528]
    SLICE_X86Y109        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.835    -0.952    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y109        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]/C
                         clock pessimism              0.244    -0.708    
                         clock uncertainty            0.077    -0.631    
    SLICE_X86Y109        FDRE (Hold_fdre_C_D)         0.066    -0.565    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2528]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.564    -0.709    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/Q
                         net (fo=2, routed)           0.058    -0.510    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3347]
    SLICE_X82Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.834    -0.953    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X82Y141        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]/C
                         clock pessimism              0.244    -0.709    
                         clock uncertainty            0.077    -0.632    
    SLICE_X82Y141        FDRE (Hold_fdre_C_D)         0.066    -0.566    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3347]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.954ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.563    -0.710    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.569 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/Q
                         net (fo=2, routed)           0.067    -0.502    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1199]
    SLICE_X81Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.833    -0.954    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
                         clock pessimism              0.244    -0.710    
                         clock uncertainty            0.077    -0.633    
    SLICE_X81Y112        FDRE (Hold_fdre_C_D)         0.072    -0.561    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.949ns
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.567    -0.706    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.565 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/Q
                         net (fo=2, routed)           0.067    -0.498    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1267]
    SLICE_X79Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4107, routed)        0.838    -0.949    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]/C
                         clock pessimism              0.243    -0.706    
                         clock uncertainty            0.077    -0.629    
    SLICE_X79Y102        FDRE (Hold_fdre_C_D)         0.072    -0.557    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1267]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.059    





