
BenchmarkingAccelerators.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003798  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08003970  08003970  00013970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003980  08003980  00020210  2**0
                  CONTENTS
  4 .ARM          00000000  08003980  08003980  00020210  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003980  08003980  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003980  08003980  00013980  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003984  08003984  00013984  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  08003988  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  20000210  08003b98  00020210  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000032c  08003b98  0002032c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f776  00000000  00000000  00020283  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000236e  00000000  00000000  0002f9f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f30  00000000  00000000  00031d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000267d8  00000000  00000000  00032c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010e79  00000000  00000000  00059470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fa47e  00000000  00000000  0006a2e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00000b9e  00000000  00000000  00164767  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003f5c  00000000  00000000  00165308  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  00169264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000210 	.word	0x20000210
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003958 	.word	0x08003958

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000214 	.word	0x20000214
 8000214:	08003958 	.word	0x08003958

08000218 <fmac_config>:
		uint8_t ipBufferSize, uint32_t ipThreshold, uint8_t coeffBaseAddress,
		uint8_t CoeffBufferSize, uint8_t opBaseAddress, uint8_t opBufferSize,
		uint32_t opThreshold, int16_t *pCoeffA, uint8_t coeffASize,
		int16_t *pCoeffB, uint8_t coeffBSize, uint8_t ipAccess,
		uint8_t opAccess, uint32_t clip, uint32_t filter, uint8_t P, uint8_t Q,
		uint8_t R) {
 8000218:	b480      	push	{r7}
 800021a:	b085      	sub	sp, #20
 800021c:	af00      	add	r7, sp, #0
 800021e:	60f8      	str	r0, [r7, #12]
 8000220:	607b      	str	r3, [r7, #4]
 8000222:	460b      	mov	r3, r1
 8000224:	72fb      	strb	r3, [r7, #11]
 8000226:	4613      	mov	r3, r2
 8000228:	72bb      	strb	r3, [r7, #10]

	/* Set the coefficient buffer base address */
	sFmacConfig->CoeffBaseAddress = coeffBaseAddress;
 800022a:	68fb      	ldr	r3, [r7, #12]
 800022c:	7e3a      	ldrb	r2, [r7, #24]
 800022e:	721a      	strb	r2, [r3, #8]
	/* Set the coefficient buffer size to the number of coeffs */
	sFmacConfig->CoeffBufferSize = CoeffBufferSize;
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	7f3a      	ldrb	r2, [r7, #28]
 8000234:	725a      	strb	r2, [r3, #9]
	/* Set the Input buffer base address to the next free address */
	sFmacConfig->InputBaseAddress = ipBaseAddr;
 8000236:	68fb      	ldr	r3, [r7, #12]
 8000238:	7afa      	ldrb	r2, [r7, #11]
 800023a:	701a      	strb	r2, [r3, #0]
	/* Set the input buffer size greater than the number of coeffs */
	sFmacConfig->InputBufferSize = ipBufferSize;
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	7aba      	ldrb	r2, [r7, #10]
 8000240:	705a      	strb	r2, [r3, #1]
	/* Set the input watermark to zero since we are using DMA */
	sFmacConfig->InputThreshold = ipThreshold;
 8000242:	68fb      	ldr	r3, [r7, #12]
 8000244:	687a      	ldr	r2, [r7, #4]
 8000246:	605a      	str	r2, [r3, #4]
	/* Set the Output buffer base address to the next free address */
	sFmacConfig->OutputBaseAddress = opBaseAddress;
 8000248:	68fb      	ldr	r3, [r7, #12]
 800024a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800024e:	729a      	strb	r2, [r3, #10]
	/* Set the output buffer size */
	sFmacConfig->OutputBufferSize = opBufferSize;
 8000250:	68fb      	ldr	r3, [r7, #12]
 8000252:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000256:	72da      	strb	r2, [r3, #11]
	/* Set the output watermark to zero since we are using DMA */
	sFmacConfig->OutputThreshold = opThreshold;
 8000258:	68fb      	ldr	r3, [r7, #12]
 800025a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800025c:	60da      	str	r2, [r3, #12]
	/* No A coefficients since FIR. To be used in IIR filter */
	sFmacConfig->pCoeffA = pCoeffA;
 800025e:	68fb      	ldr	r3, [r7, #12]
 8000260:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000262:	611a      	str	r2, [r3, #16]
	sFmacConfig->CoeffASize = coeffASize;
 8000264:	68fb      	ldr	r3, [r7, #12]
 8000266:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800026a:	751a      	strb	r2, [r3, #20]
	/* Pointer to the coefficients in memory */
	sFmacConfig->pCoeffB = pCoeffB;
 800026c:	68fb      	ldr	r3, [r7, #12]
 800026e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000270:	619a      	str	r2, [r3, #24]
	/* Number of coefficients */
	sFmacConfig->CoeffBSize = coeffBSize;
 8000272:	68fb      	ldr	r3, [r7, #12]
 8000274:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8000278:	771a      	strb	r2, [r3, #28]
	/* Select FIR filter function */
	sFmacConfig->Filter = filter;
 800027a:	68fb      	ldr	r3, [r7, #12]
 800027c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800027e:	625a      	str	r2, [r3, #36]	; 0x24
	/* Enable DMA input transfer */
	sFmacConfig->InputAccess = ipAccess;
 8000280:	68fb      	ldr	r3, [r7, #12]
 8000282:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8000286:	775a      	strb	r2, [r3, #29]
	/* Enable DMA output transfer */
	sFmacConfig->OutputAccess = opAccess;
 8000288:	68fb      	ldr	r3, [r7, #12]
 800028a:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 800028e:	779a      	strb	r2, [r3, #30]
	/* Enable clipping of the output at 0x7FFF and 0x8000 */
	sFmacConfig->Clip = clip;
 8000290:	68fb      	ldr	r3, [r7, #12]
 8000292:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000294:	621a      	str	r2, [r3, #32]
	/* P parameter contains number of coefficients */
	sFmacConfig->P = P; //Number of taps[FIR]
 8000296:	68fb      	ldr	r3, [r7, #12]
 8000298:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 800029c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	/* Q parameter is not used */
	sFmacConfig->Q = Q; //Don't care [FIR]
 80002a0:	68fb      	ldr	r3, [r7, #12]
 80002a2:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80002a6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	/* R parameter contains the post-shift value (none. To be used in IIR filters */
	sFmacConfig->R = R; //Gain[FIR]
 80002aa:	68fb      	ldr	r3, [r7, #12]
 80002ac:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 80002b0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
}
 80002b4:	bf00      	nop
 80002b6:	3714      	adds	r7, #20
 80002b8:	46bd      	mov	sp, r7
 80002ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002be:	4770      	bx	lr

080002c0 <fmac_StartWithTimerIRQ>:

void fmac_StartWithTimerIRQ(FMAC_HandleTypeDef *hfmac,
		FMAC_FilterConfigTypeDef *sFmacConfig, TIM_HandleTypeDef *htim6,
		DAC_HandleTypeDef *hdac1) {
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b088      	sub	sp, #32
 80002c4:	af02      	add	r7, sp, #8
 80002c6:	60f8      	str	r0, [r7, #12]
 80002c8:	60b9      	str	r1, [r7, #8]
 80002ca:	607a      	str	r2, [r7, #4]
 80002cc:	603b      	str	r3, [r7, #0]
	//	/* Configure the FMAC */
	if (HAL_FMAC_FilterConfig(hfmac, sFmacConfig) != HAL_OK)
 80002ce:	68b9      	ldr	r1, [r7, #8]
 80002d0:	68f8      	ldr	r0, [r7, #12]
 80002d2:	f001 fa50 	bl	8001776 <HAL_FMAC_FilterConfig>
 80002d6:	4603      	mov	r3, r0
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d001      	beq.n	80002e0 <fmac_StartWithTimerIRQ+0x20>
		/* Configuration Error */
		Error_Handler();
 80002dc:	f000 f9fa 	bl	80006d4 <Error_Handler>
	HAL_FMAC_FilterPreload(hfmac, &lut[0], 1, NULL, 0);
 80002e0:	2300      	movs	r3, #0
 80002e2:	9300      	str	r3, [sp, #0]
 80002e4:	2300      	movs	r3, #0
 80002e6:	2201      	movs	r2, #1
 80002e8:	490c      	ldr	r1, [pc, #48]	; (800031c <fmac_StartWithTimerIRQ+0x5c>)
 80002ea:	68f8      	ldr	r0, [r7, #12]
 80002ec:	f001 fa52 	bl	8001794 <HAL_FMAC_FilterPreload>
	HAL_StatusTypeDef startStatus;
	startStatus = HAL_FMAC_FilterStart(hfmac, NULL, 100);
 80002f0:	2264      	movs	r2, #100	; 0x64
 80002f2:	2100      	movs	r1, #0
 80002f4:	68f8      	ldr	r0, [r7, #12]
 80002f6:	f001 fa64 	bl	80017c2 <HAL_FMAC_FilterStart>
 80002fa:	4603      	mov	r3, r0
 80002fc:	75fb      	strb	r3, [r7, #23]
	if (startStatus == HAL_OK) {
 80002fe:	7dfb      	ldrb	r3, [r7, #23]
 8000300:	2b00      	cmp	r3, #0
 8000302:	d106      	bne.n	8000312 <fmac_StartWithTimerIRQ+0x52>
		HAL_DAC_Start(hdac1, DAC_CHANNEL_1);
 8000304:	2100      	movs	r1, #0
 8000306:	6838      	ldr	r0, [r7, #0]
 8000308:	f000 fd30 	bl	8000d6c <HAL_DAC_Start>
		HAL_TIM_Base_Start_IT(htim6);
 800030c:	6878      	ldr	r0, [r7, #4]
 800030e:	f003 f935 	bl	800357c <HAL_TIM_Base_Start_IT>
	} else {

	}
}
 8000312:	bf00      	nop
 8000314:	3718      	adds	r7, #24
 8000316:	46bd      	mov	sp, r7
 8000318:	bd80      	pop	{r7, pc}
 800031a:	bf00      	nop
 800031c:	20000004 	.word	0x20000004

08000320 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000320:	b580      	push	{r7, lr}
 8000322:	b09c      	sub	sp, #112	; 0x70
 8000324:	af10      	add	r7, sp, #64	; 0x40
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000326:	f000 fb7e 	bl	8000a26 <HAL_Init>
	/* USER CODE BEGIN Init */
	//cmsis_q15_init(&A, NUMTAPS, fir_coeffs, firStateQ15, BLOCK_SIZE);
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800032a:	f000 f841 	bl	80003b0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800032e:	f000 f943 	bl	80005b8 <MX_GPIO_Init>
	MX_DMA_Init();
 8000332:	f000 f917 	bl	8000564 <MX_DMA_Init>
	MX_FMAC_Init();
 8000336:	f000 f8cb 	bl	80004d0 <MX_FMAC_Init>
	MX_DAC1_Init();
 800033a:	f000 f885 	bl	8000448 <MX_DAC1_Init>
	MX_TIM6_Init();
 800033e:	f000 f8db 	bl	80004f8 <MX_TIM6_Init>

	/* USER CODE BEGIN 2 */
	/* declare a filter configuration structure */
	FMAC_FilterConfigTypeDef sFmacConfig;
	fmac_config(&sFmacConfig, 51, 100, 1, 0, 1, 151, 100, 1, NULL, 0,
 8000342:	1d38      	adds	r0, r7, #4
 8000344:	2300      	movs	r3, #0
 8000346:	930f      	str	r3, [sp, #60]	; 0x3c
 8000348:	2300      	movs	r3, #0
 800034a:	930e      	str	r3, [sp, #56]	; 0x38
 800034c:	2301      	movs	r3, #1
 800034e:	930d      	str	r3, [sp, #52]	; 0x34
 8000350:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000354:	930c      	str	r3, [sp, #48]	; 0x30
 8000356:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800035a:	930b      	str	r3, [sp, #44]	; 0x2c
 800035c:	2302      	movs	r3, #2
 800035e:	930a      	str	r3, [sp, #40]	; 0x28
 8000360:	2302      	movs	r3, #2
 8000362:	9309      	str	r3, [sp, #36]	; 0x24
 8000364:	2301      	movs	r3, #1
 8000366:	9308      	str	r3, [sp, #32]
 8000368:	4b0d      	ldr	r3, [pc, #52]	; (80003a0 <main+0x80>)
 800036a:	9307      	str	r3, [sp, #28]
 800036c:	2300      	movs	r3, #0
 800036e:	9306      	str	r3, [sp, #24]
 8000370:	2300      	movs	r3, #0
 8000372:	9305      	str	r3, [sp, #20]
 8000374:	2301      	movs	r3, #1
 8000376:	9304      	str	r3, [sp, #16]
 8000378:	2364      	movs	r3, #100	; 0x64
 800037a:	9303      	str	r3, [sp, #12]
 800037c:	2397      	movs	r3, #151	; 0x97
 800037e:	9302      	str	r3, [sp, #8]
 8000380:	2301      	movs	r3, #1
 8000382:	9301      	str	r3, [sp, #4]
 8000384:	2300      	movs	r3, #0
 8000386:	9300      	str	r3, [sp, #0]
 8000388:	2301      	movs	r3, #1
 800038a:	2264      	movs	r2, #100	; 0x64
 800038c:	2133      	movs	r1, #51	; 0x33
 800038e:	f7ff ff43 	bl	8000218 <fmac_config>
			fir_coeffs, 1, FMAC_BUFFER_ACCESS_POLLING,
			FMAC_BUFFER_ACCESS_POLLING, FMAC_CLIP_ENABLED, FMAC_FUNC_CONVO_FIR,
			1, 0, 0);
	/* Configure the FMAC */
	fmac_StartWithTimerIRQ(&hfmac,&sFmacConfig,&htim6,&hdac1);
 8000392:	1d39      	adds	r1, r7, #4
 8000394:	4b03      	ldr	r3, [pc, #12]	; (80003a4 <main+0x84>)
 8000396:	4a04      	ldr	r2, [pc, #16]	; (80003a8 <main+0x88>)
 8000398:	4804      	ldr	r0, [pc, #16]	; (80003ac <main+0x8c>)
 800039a:	f7ff ff91 	bl	80002c0 <fmac_StartWithTimerIRQ>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 800039e:	e7fe      	b.n	800039e <main+0x7e>
 80003a0:	20000000 	.word	0x20000000
 80003a4:	2000022c 	.word	0x2000022c
 80003a8:	200002d8 	.word	0x200002d8
 80003ac:	20000240 	.word	0x20000240

080003b0 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b094      	sub	sp, #80	; 0x50
 80003b4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80003b6:	f107 0318 	add.w	r3, r7, #24
 80003ba:	2238      	movs	r2, #56	; 0x38
 80003bc:	2100      	movs	r1, #0
 80003be:	4618      	mov	r0, r3
 80003c0:	f003 fa9e 	bl	8003900 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80003c4:	1d3b      	adds	r3, r7, #4
 80003c6:	2200      	movs	r2, #0
 80003c8:	601a      	str	r2, [r3, #0]
 80003ca:	605a      	str	r2, [r3, #4]
 80003cc:	609a      	str	r2, [r3, #8]
 80003ce:	60da      	str	r2, [r3, #12]
 80003d0:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80003d2:	2000      	movs	r0, #0
 80003d4:	f002 fac4 	bl	8002960 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003d8:	2302      	movs	r3, #2
 80003da:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80003e0:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003e2:	2340      	movs	r3, #64	; 0x40
 80003e4:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003e6:	2302      	movs	r3, #2
 80003e8:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80003ea:	2302      	movs	r3, #2
 80003ec:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80003ee:	2304      	movs	r3, #4
 80003f0:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 80003f2:	2355      	movs	r3, #85	; 0x55
 80003f4:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80003f6:	2302      	movs	r3, #2
 80003f8:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80003fa:	2302      	movs	r3, #2
 80003fc:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80003fe:	2302      	movs	r3, #2
 8000400:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000402:	f107 0318 	add.w	r3, r7, #24
 8000406:	4618      	mov	r0, r3
 8000408:	f002 fb5e 	bl	8002ac8 <HAL_RCC_OscConfig>
 800040c:	4603      	mov	r3, r0
 800040e:	2b00      	cmp	r3, #0
 8000410:	d001      	beq.n	8000416 <SystemClock_Config+0x66>
		Error_Handler();
 8000412:	f000 f95f 	bl	80006d4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000416:	230f      	movs	r3, #15
 8000418:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800041a:	2303      	movs	r3, #3
 800041c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800041e:	2300      	movs	r3, #0
 8000420:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000422:	2300      	movs	r3, #0
 8000424:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000426:	2300      	movs	r3, #0
 8000428:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 800042a:	1d3b      	adds	r3, r7, #4
 800042c:	2104      	movs	r1, #4
 800042e:	4618      	mov	r0, r3
 8000430:	f002 fe5c 	bl	80030ec <HAL_RCC_ClockConfig>
 8000434:	4603      	mov	r3, r0
 8000436:	2b00      	cmp	r3, #0
 8000438:	d001      	beq.n	800043e <SystemClock_Config+0x8e>
		Error_Handler();
 800043a:	f000 f94b 	bl	80006d4 <Error_Handler>
	}
}
 800043e:	bf00      	nop
 8000440:	3750      	adds	r7, #80	; 0x50
 8000442:	46bd      	mov	sp, r7
 8000444:	bd80      	pop	{r7, pc}
	...

08000448 <MX_DAC1_Init>:
/**
 * @brief DAC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_DAC1_Init(void) {
 8000448:	b580      	push	{r7, lr}
 800044a:	b08c      	sub	sp, #48	; 0x30
 800044c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN DAC1_Init 0 */

	/* USER CODE END DAC1_Init 0 */

	DAC_ChannelConfTypeDef sConfig = { 0 };
 800044e:	463b      	mov	r3, r7
 8000450:	2230      	movs	r2, #48	; 0x30
 8000452:	2100      	movs	r1, #0
 8000454:	4618      	mov	r0, r3
 8000456:	f003 fa53 	bl	8003900 <memset>

	/* USER CODE END DAC1_Init 1 */

	/** DAC Initialization
	 */
	hdac1.Instance = DAC1;
 800045a:	4b1b      	ldr	r3, [pc, #108]	; (80004c8 <MX_DAC1_Init+0x80>)
 800045c:	4a1b      	ldr	r2, [pc, #108]	; (80004cc <MX_DAC1_Init+0x84>)
 800045e:	601a      	str	r2, [r3, #0]
	if (HAL_DAC_Init(&hdac1) != HAL_OK) {
 8000460:	4819      	ldr	r0, [pc, #100]	; (80004c8 <MX_DAC1_Init+0x80>)
 8000462:	f000 fc60 	bl	8000d26 <HAL_DAC_Init>
 8000466:	4603      	mov	r3, r0
 8000468:	2b00      	cmp	r3, #0
 800046a:	d001      	beq.n	8000470 <MX_DAC1_Init+0x28>
		Error_Handler();
 800046c:	f000 f932 	bl	80006d4 <Error_Handler>
	}

	/** DAC channel OUT1 config
	 */
	sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000470:	2302      	movs	r3, #2
 8000472:	603b      	str	r3, [r7, #0]
	sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000474:	2300      	movs	r3, #0
 8000476:	713b      	strb	r3, [r7, #4]
	sConfig.DAC_SignedFormat = DISABLE;
 8000478:	2300      	movs	r3, #0
 800047a:	717b      	strb	r3, [r7, #5]
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800047c:	2300      	movs	r3, #0
 800047e:	60bb      	str	r3, [r7, #8]
	sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000480:	2300      	movs	r3, #0
 8000482:	60fb      	str	r3, [r7, #12]
	sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000484:	2300      	movs	r3, #0
 8000486:	613b      	str	r3, [r7, #16]
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000488:	2300      	movs	r3, #0
 800048a:	617b      	str	r3, [r7, #20]
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 800048c:	2301      	movs	r3, #1
 800048e:	61bb      	str	r3, [r7, #24]
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000490:	2300      	movs	r3, #0
 8000492:	61fb      	str	r3, [r7, #28]
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK) {
 8000494:	463b      	mov	r3, r7
 8000496:	2200      	movs	r2, #0
 8000498:	4619      	mov	r1, r3
 800049a:	480b      	ldr	r0, [pc, #44]	; (80004c8 <MX_DAC1_Init+0x80>)
 800049c:	f000 fd00 	bl	8000ea0 <HAL_DAC_ConfigChannel>
 80004a0:	4603      	mov	r3, r0
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d001      	beq.n	80004aa <MX_DAC1_Init+0x62>
		Error_Handler();
 80004a6:	f000 f915 	bl	80006d4 <Error_Handler>
	}

	/** DAC channel OUT2 config
	 */
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK) {
 80004aa:	463b      	mov	r3, r7
 80004ac:	2210      	movs	r2, #16
 80004ae:	4619      	mov	r1, r3
 80004b0:	4805      	ldr	r0, [pc, #20]	; (80004c8 <MX_DAC1_Init+0x80>)
 80004b2:	f000 fcf5 	bl	8000ea0 <HAL_DAC_ConfigChannel>
 80004b6:	4603      	mov	r3, r0
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d001      	beq.n	80004c0 <MX_DAC1_Init+0x78>
		Error_Handler();
 80004bc:	f000 f90a 	bl	80006d4 <Error_Handler>
	}
	/* USER CODE BEGIN DAC1_Init 2 */

	/* USER CODE END DAC1_Init 2 */

}
 80004c0:	bf00      	nop
 80004c2:	3730      	adds	r7, #48	; 0x30
 80004c4:	46bd      	mov	sp, r7
 80004c6:	bd80      	pop	{r7, pc}
 80004c8:	2000022c 	.word	0x2000022c
 80004cc:	50000800 	.word	0x50000800

080004d0 <MX_FMAC_Init>:
/**
 * @brief FMAC Initialization Function
 * @param None
 * @retval None
 */
static void MX_FMAC_Init(void) {
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
	/* USER CODE END FMAC_Init 0 */

	/* USER CODE BEGIN FMAC_Init 1 */

	/* USER CODE END FMAC_Init 1 */
	hfmac.Instance = FMAC;
 80004d4:	4b06      	ldr	r3, [pc, #24]	; (80004f0 <MX_FMAC_Init+0x20>)
 80004d6:	4a07      	ldr	r2, [pc, #28]	; (80004f4 <MX_FMAC_Init+0x24>)
 80004d8:	601a      	str	r2, [r3, #0]
	if (HAL_FMAC_Init(&hfmac) != HAL_OK) {
 80004da:	4805      	ldr	r0, [pc, #20]	; (80004f0 <MX_FMAC_Init+0x20>)
 80004dc:	f001 f90a 	bl	80016f4 <HAL_FMAC_Init>
 80004e0:	4603      	mov	r3, r0
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d001      	beq.n	80004ea <MX_FMAC_Init+0x1a>
		Error_Handler();
 80004e6:	f000 f8f5 	bl	80006d4 <Error_Handler>
	}
	/* USER CODE BEGIN FMAC_Init 2 */

	/* USER CODE END FMAC_Init 2 */

}
 80004ea:	bf00      	nop
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop
 80004f0:	20000240 	.word	0x20000240
 80004f4:	40021400 	.word	0x40021400

080004f8 <MX_TIM6_Init>:
/**
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void) {
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b084      	sub	sp, #16
 80004fc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM6_Init 0 */

	/* USER CODE END TIM6_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80004fe:	1d3b      	adds	r3, r7, #4
 8000500:	2200      	movs	r2, #0
 8000502:	601a      	str	r2, [r3, #0]
 8000504:	605a      	str	r2, [r3, #4]
 8000506:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM6_Init 1 */

	/* USER CODE END TIM6_Init 1 */
	htim6.Instance = TIM6;
 8000508:	4b14      	ldr	r3, [pc, #80]	; (800055c <MX_TIM6_Init+0x64>)
 800050a:	4a15      	ldr	r2, [pc, #84]	; (8000560 <MX_TIM6_Init+0x68>)
 800050c:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler = 169;
 800050e:	4b13      	ldr	r3, [pc, #76]	; (800055c <MX_TIM6_Init+0x64>)
 8000510:	22a9      	movs	r2, #169	; 0xa9
 8000512:	605a      	str	r2, [r3, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000514:	4b11      	ldr	r3, [pc, #68]	; (800055c <MX_TIM6_Init+0x64>)
 8000516:	2200      	movs	r2, #0
 8000518:	609a      	str	r2, [r3, #8]
	htim6.Init.Period = 20;
 800051a:	4b10      	ldr	r3, [pc, #64]	; (800055c <MX_TIM6_Init+0x64>)
 800051c:	2214      	movs	r2, #20
 800051e:	60da      	str	r2, [r3, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000520:	4b0e      	ldr	r3, [pc, #56]	; (800055c <MX_TIM6_Init+0x64>)
 8000522:	2200      	movs	r2, #0
 8000524:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK) {
 8000526:	480d      	ldr	r0, [pc, #52]	; (800055c <MX_TIM6_Init+0x64>)
 8000528:	f002 ffd0 	bl	80034cc <HAL_TIM_Base_Init>
 800052c:	4603      	mov	r3, r0
 800052e:	2b00      	cmp	r3, #0
 8000530:	d001      	beq.n	8000536 <MX_TIM6_Init+0x3e>
		Error_Handler();
 8000532:	f000 f8cf 	bl	80006d4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000536:	2320      	movs	r3, #32
 8000538:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800053a:	2300      	movs	r3, #0
 800053c:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig)
 800053e:	1d3b      	adds	r3, r7, #4
 8000540:	4619      	mov	r1, r3
 8000542:	4806      	ldr	r0, [pc, #24]	; (800055c <MX_TIM6_Init+0x64>)
 8000544:	f003 f946 	bl	80037d4 <HAL_TIMEx_MasterConfigSynchronization>
 8000548:	4603      	mov	r3, r0
 800054a:	2b00      	cmp	r3, #0
 800054c:	d001      	beq.n	8000552 <MX_TIM6_Init+0x5a>
			!= HAL_OK) {
		Error_Handler();
 800054e:	f000 f8c1 	bl	80006d4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM6_Init 2 */

	/* USER CODE END TIM6_Init 2 */

}
 8000552:	bf00      	nop
 8000554:	3710      	adds	r7, #16
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	200002d8 	.word	0x200002d8
 8000560:	40001000 	.word	0x40001000

08000564 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8000564:	b580      	push	{r7, lr}
 8000566:	b082      	sub	sp, #8
 8000568:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMAMUX1_CLK_ENABLE();
 800056a:	4b12      	ldr	r3, [pc, #72]	; (80005b4 <MX_DMA_Init+0x50>)
 800056c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800056e:	4a11      	ldr	r2, [pc, #68]	; (80005b4 <MX_DMA_Init+0x50>)
 8000570:	f043 0304 	orr.w	r3, r3, #4
 8000574:	6493      	str	r3, [r2, #72]	; 0x48
 8000576:	4b0f      	ldr	r3, [pc, #60]	; (80005b4 <MX_DMA_Init+0x50>)
 8000578:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800057a:	f003 0304 	and.w	r3, r3, #4
 800057e:	607b      	str	r3, [r7, #4]
 8000580:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000582:	4b0c      	ldr	r3, [pc, #48]	; (80005b4 <MX_DMA_Init+0x50>)
 8000584:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000586:	4a0b      	ldr	r2, [pc, #44]	; (80005b4 <MX_DMA_Init+0x50>)
 8000588:	f043 0301 	orr.w	r3, r3, #1
 800058c:	6493      	str	r3, [r2, #72]	; 0x48
 800058e:	4b09      	ldr	r3, [pc, #36]	; (80005b4 <MX_DMA_Init+0x50>)
 8000590:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000592:	f003 0301 	and.w	r3, r3, #1
 8000596:	603b      	str	r3, [r7, #0]
 8000598:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800059a:	2200      	movs	r2, #0
 800059c:	2100      	movs	r1, #0
 800059e:	200b      	movs	r0, #11
 80005a0:	f000 fb8d 	bl	8000cbe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80005a4:	200b      	movs	r0, #11
 80005a6:	f000 fba4 	bl	8000cf2 <HAL_NVIC_EnableIRQ>

}
 80005aa:	bf00      	nop
 80005ac:	3708      	adds	r7, #8
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	40021000 	.word	0x40021000

080005b8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b08a      	sub	sp, #40	; 0x28
 80005bc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80005be:	f107 0314 	add.w	r3, r7, #20
 80005c2:	2200      	movs	r2, #0
 80005c4:	601a      	str	r2, [r3, #0]
 80005c6:	605a      	str	r2, [r3, #4]
 80005c8:	609a      	str	r2, [r3, #8]
 80005ca:	60da      	str	r2, [r3, #12]
 80005cc:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80005ce:	4b3e      	ldr	r3, [pc, #248]	; (80006c8 <MX_GPIO_Init+0x110>)
 80005d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005d2:	4a3d      	ldr	r2, [pc, #244]	; (80006c8 <MX_GPIO_Init+0x110>)
 80005d4:	f043 0304 	orr.w	r3, r3, #4
 80005d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005da:	4b3b      	ldr	r3, [pc, #236]	; (80006c8 <MX_GPIO_Init+0x110>)
 80005dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005de:	f003 0304 	and.w	r3, r3, #4
 80005e2:	613b      	str	r3, [r7, #16]
 80005e4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80005e6:	4b38      	ldr	r3, [pc, #224]	; (80006c8 <MX_GPIO_Init+0x110>)
 80005e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ea:	4a37      	ldr	r2, [pc, #220]	; (80006c8 <MX_GPIO_Init+0x110>)
 80005ec:	f043 0320 	orr.w	r3, r3, #32
 80005f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005f2:	4b35      	ldr	r3, [pc, #212]	; (80006c8 <MX_GPIO_Init+0x110>)
 80005f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005f6:	f003 0320 	and.w	r3, r3, #32
 80005fa:	60fb      	str	r3, [r7, #12]
 80005fc:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 80005fe:	4b32      	ldr	r3, [pc, #200]	; (80006c8 <MX_GPIO_Init+0x110>)
 8000600:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000602:	4a31      	ldr	r2, [pc, #196]	; (80006c8 <MX_GPIO_Init+0x110>)
 8000604:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000608:	64d3      	str	r3, [r2, #76]	; 0x4c
 800060a:	4b2f      	ldr	r3, [pc, #188]	; (80006c8 <MX_GPIO_Init+0x110>)
 800060c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800060e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000612:	60bb      	str	r3, [r7, #8]
 8000614:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000616:	4b2c      	ldr	r3, [pc, #176]	; (80006c8 <MX_GPIO_Init+0x110>)
 8000618:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800061a:	4a2b      	ldr	r2, [pc, #172]	; (80006c8 <MX_GPIO_Init+0x110>)
 800061c:	f043 0301 	orr.w	r3, r3, #1
 8000620:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000622:	4b29      	ldr	r3, [pc, #164]	; (80006c8 <MX_GPIO_Init+0x110>)
 8000624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000626:	f003 0301 	and.w	r3, r3, #1
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800062e:	4b26      	ldr	r3, [pc, #152]	; (80006c8 <MX_GPIO_Init+0x110>)
 8000630:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000632:	4a25      	ldr	r2, [pc, #148]	; (80006c8 <MX_GPIO_Init+0x110>)
 8000634:	f043 0302 	orr.w	r3, r3, #2
 8000638:	64d3      	str	r3, [r2, #76]	; 0x4c
 800063a:	4b23      	ldr	r3, [pc, #140]	; (80006c8 <MX_GPIO_Init+0x110>)
 800063c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800063e:	f003 0302 	and.w	r3, r3, #2
 8000642:	603b      	str	r3, [r7, #0]
 8000644:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000646:	2200      	movs	r2, #0
 8000648:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800064c:	481f      	ldr	r0, [pc, #124]	; (80006cc <MX_GPIO_Init+0x114>)
 800064e:	f002 f94b 	bl	80028e8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8000652:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000656:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000658:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800065c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065e:	2300      	movs	r3, #0
 8000660:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000662:	f107 0314 	add.w	r3, r7, #20
 8000666:	4619      	mov	r1, r3
 8000668:	4819      	ldr	r0, [pc, #100]	; (80006d0 <MX_GPIO_Init+0x118>)
 800066a:	f001 ffbb 	bl	80025e4 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 800066e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000672:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000674:	2301      	movs	r3, #1
 8000676:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000678:	2300      	movs	r3, #0
 800067a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800067c:	2300      	movs	r3, #0
 800067e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000680:	f107 0314 	add.w	r3, r7, #20
 8000684:	4619      	mov	r1, r3
 8000686:	4811      	ldr	r0, [pc, #68]	; (80006cc <MX_GPIO_Init+0x114>)
 8000688:	f001 ffac 	bl	80025e4 <HAL_GPIO_Init>

	/*Configure GPIO pins : LPUART1_TX_Pin LPUART1_RX_Pin */
	GPIO_InitStruct.Pin = LPUART1_TX_Pin | LPUART1_RX_Pin;
 800068c:	230c      	movs	r3, #12
 800068e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000690:	2302      	movs	r3, #2
 8000692:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000694:	2300      	movs	r3, #0
 8000696:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000698:	2300      	movs	r3, #0
 800069a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800069c:	230c      	movs	r3, #12
 800069e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a0:	f107 0314 	add.w	r3, r7, #20
 80006a4:	4619      	mov	r1, r3
 80006a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006aa:	f001 ff9b 	bl	80025e4 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80006ae:	2200      	movs	r2, #0
 80006b0:	2100      	movs	r1, #0
 80006b2:	2028      	movs	r0, #40	; 0x28
 80006b4:	f000 fb03 	bl	8000cbe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80006b8:	2028      	movs	r0, #40	; 0x28
 80006ba:	f000 fb1a 	bl	8000cf2 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80006be:	bf00      	nop
 80006c0:	3728      	adds	r7, #40	; 0x28
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	40021000 	.word	0x40021000
 80006cc:	48001800 	.word	0x48001800
 80006d0:	48000800 	.word	0x48000800

080006d4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006d8:	b672      	cpsid	i
}
 80006da:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80006dc:	e7fe      	b.n	80006dc <Error_Handler+0x8>
	...

080006e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006e6:	4b0f      	ldr	r3, [pc, #60]	; (8000724 <HAL_MspInit+0x44>)
 80006e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80006ea:	4a0e      	ldr	r2, [pc, #56]	; (8000724 <HAL_MspInit+0x44>)
 80006ec:	f043 0301 	orr.w	r3, r3, #1
 80006f0:	6613      	str	r3, [r2, #96]	; 0x60
 80006f2:	4b0c      	ldr	r3, [pc, #48]	; (8000724 <HAL_MspInit+0x44>)
 80006f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80006f6:	f003 0301 	and.w	r3, r3, #1
 80006fa:	607b      	str	r3, [r7, #4]
 80006fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006fe:	4b09      	ldr	r3, [pc, #36]	; (8000724 <HAL_MspInit+0x44>)
 8000700:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000702:	4a08      	ldr	r2, [pc, #32]	; (8000724 <HAL_MspInit+0x44>)
 8000704:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000708:	6593      	str	r3, [r2, #88]	; 0x58
 800070a:	4b06      	ldr	r3, [pc, #24]	; (8000724 <HAL_MspInit+0x44>)
 800070c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800070e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000712:	603b      	str	r3, [r7, #0]
 8000714:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000716:	f002 f9c7 	bl	8002aa8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800071a:	bf00      	nop
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40021000 	.word	0x40021000

08000728 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b08a      	sub	sp, #40	; 0x28
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000730:	f107 0314 	add.w	r3, r7, #20
 8000734:	2200      	movs	r2, #0
 8000736:	601a      	str	r2, [r3, #0]
 8000738:	605a      	str	r2, [r3, #4]
 800073a:	609a      	str	r2, [r3, #8]
 800073c:	60da      	str	r2, [r3, #12]
 800073e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a19      	ldr	r2, [pc, #100]	; (80007ac <HAL_DAC_MspInit+0x84>)
 8000746:	4293      	cmp	r3, r2
 8000748:	d12c      	bne.n	80007a4 <HAL_DAC_MspInit+0x7c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800074a:	4b19      	ldr	r3, [pc, #100]	; (80007b0 <HAL_DAC_MspInit+0x88>)
 800074c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800074e:	4a18      	ldr	r2, [pc, #96]	; (80007b0 <HAL_DAC_MspInit+0x88>)
 8000750:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000754:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000756:	4b16      	ldr	r3, [pc, #88]	; (80007b0 <HAL_DAC_MspInit+0x88>)
 8000758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800075a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800075e:	613b      	str	r3, [r7, #16]
 8000760:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000762:	4b13      	ldr	r3, [pc, #76]	; (80007b0 <HAL_DAC_MspInit+0x88>)
 8000764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000766:	4a12      	ldr	r2, [pc, #72]	; (80007b0 <HAL_DAC_MspInit+0x88>)
 8000768:	f043 0301 	orr.w	r3, r3, #1
 800076c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800076e:	4b10      	ldr	r3, [pc, #64]	; (80007b0 <HAL_DAC_MspInit+0x88>)
 8000770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000772:	f003 0301 	and.w	r3, r3, #1
 8000776:	60fb      	str	r3, [r7, #12]
 8000778:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800077a:	2330      	movs	r3, #48	; 0x30
 800077c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800077e:	2303      	movs	r3, #3
 8000780:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000782:	2300      	movs	r3, #0
 8000784:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000786:	f107 0314 	add.w	r3, r7, #20
 800078a:	4619      	mov	r1, r3
 800078c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000790:	f001 ff28 	bl	80025e4 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000794:	2200      	movs	r2, #0
 8000796:	2100      	movs	r1, #0
 8000798:	2036      	movs	r0, #54	; 0x36
 800079a:	f000 fa90 	bl	8000cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800079e:	2036      	movs	r0, #54	; 0x36
 80007a0:	f000 faa7 	bl	8000cf2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80007a4:	bf00      	nop
 80007a6:	3728      	adds	r7, #40	; 0x28
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	50000800 	.word	0x50000800
 80007b0:	40021000 	.word	0x40021000

080007b4 <HAL_FMAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hfmac: FMAC handle pointer
* @retval None
*/
void HAL_FMAC_MspInit(FMAC_HandleTypeDef* hfmac)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b084      	sub	sp, #16
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  if(hfmac->Instance==FMAC)
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a22      	ldr	r2, [pc, #136]	; (800084c <HAL_FMAC_MspInit+0x98>)
 80007c2:	4293      	cmp	r3, r2
 80007c4:	d13e      	bne.n	8000844 <HAL_FMAC_MspInit+0x90>
  {
  /* USER CODE BEGIN FMAC_MspInit 0 */

  /* USER CODE END FMAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FMAC_CLK_ENABLE();
 80007c6:	4b22      	ldr	r3, [pc, #136]	; (8000850 <HAL_FMAC_MspInit+0x9c>)
 80007c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007ca:	4a21      	ldr	r2, [pc, #132]	; (8000850 <HAL_FMAC_MspInit+0x9c>)
 80007cc:	f043 0310 	orr.w	r3, r3, #16
 80007d0:	6493      	str	r3, [r2, #72]	; 0x48
 80007d2:	4b1f      	ldr	r3, [pc, #124]	; (8000850 <HAL_FMAC_MspInit+0x9c>)
 80007d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007d6:	f003 0310 	and.w	r3, r3, #16
 80007da:	60fb      	str	r3, [r7, #12]
 80007dc:	68fb      	ldr	r3, [r7, #12]

    /* FMAC DMA Init */
    /* FMAC_WRITE Init */
    hdma_fmac_write.Instance = DMA1_Channel1;
 80007de:	4b1d      	ldr	r3, [pc, #116]	; (8000854 <HAL_FMAC_MspInit+0xa0>)
 80007e0:	4a1d      	ldr	r2, [pc, #116]	; (8000858 <HAL_FMAC_MspInit+0xa4>)
 80007e2:	601a      	str	r2, [r3, #0]
    hdma_fmac_write.Init.Request = DMA_REQUEST_FMAC_WRITE;
 80007e4:	4b1b      	ldr	r3, [pc, #108]	; (8000854 <HAL_FMAC_MspInit+0xa0>)
 80007e6:	226f      	movs	r2, #111	; 0x6f
 80007e8:	605a      	str	r2, [r3, #4]
    hdma_fmac_write.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80007ea:	4b1a      	ldr	r3, [pc, #104]	; (8000854 <HAL_FMAC_MspInit+0xa0>)
 80007ec:	2210      	movs	r2, #16
 80007ee:	609a      	str	r2, [r3, #8]
    hdma_fmac_write.Init.PeriphInc = DMA_PINC_DISABLE;
 80007f0:	4b18      	ldr	r3, [pc, #96]	; (8000854 <HAL_FMAC_MspInit+0xa0>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	60da      	str	r2, [r3, #12]
    hdma_fmac_write.Init.MemInc = DMA_MINC_ENABLE;
 80007f6:	4b17      	ldr	r3, [pc, #92]	; (8000854 <HAL_FMAC_MspInit+0xa0>)
 80007f8:	2280      	movs	r2, #128	; 0x80
 80007fa:	611a      	str	r2, [r3, #16]
    hdma_fmac_write.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80007fc:	4b15      	ldr	r3, [pc, #84]	; (8000854 <HAL_FMAC_MspInit+0xa0>)
 80007fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000802:	615a      	str	r2, [r3, #20]
    hdma_fmac_write.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000804:	4b13      	ldr	r3, [pc, #76]	; (8000854 <HAL_FMAC_MspInit+0xa0>)
 8000806:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800080a:	619a      	str	r2, [r3, #24]
    hdma_fmac_write.Init.Mode = DMA_NORMAL;
 800080c:	4b11      	ldr	r3, [pc, #68]	; (8000854 <HAL_FMAC_MspInit+0xa0>)
 800080e:	2200      	movs	r2, #0
 8000810:	61da      	str	r2, [r3, #28]
    hdma_fmac_write.Init.Priority = DMA_PRIORITY_LOW;
 8000812:	4b10      	ldr	r3, [pc, #64]	; (8000854 <HAL_FMAC_MspInit+0xa0>)
 8000814:	2200      	movs	r2, #0
 8000816:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_fmac_write) != HAL_OK)
 8000818:	480e      	ldr	r0, [pc, #56]	; (8000854 <HAL_FMAC_MspInit+0xa0>)
 800081a:	f000 fcf9 	bl	8001210 <HAL_DMA_Init>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <HAL_FMAC_MspInit+0x74>
    {
      Error_Handler();
 8000824:	f7ff ff56 	bl	80006d4 <Error_Handler>
    }

    __HAL_LINKDMA(hfmac,hdmaIn,hdma_fmac_write);
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	4a0a      	ldr	r2, [pc, #40]	; (8000854 <HAL_FMAC_MspInit+0xa0>)
 800082c:	625a      	str	r2, [r3, #36]	; 0x24
 800082e:	4a09      	ldr	r2, [pc, #36]	; (8000854 <HAL_FMAC_MspInit+0xa0>)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	6293      	str	r3, [r2, #40]	; 0x28

    /* FMAC interrupt Init */
    HAL_NVIC_SetPriority(FMAC_IRQn, 0, 0);
 8000834:	2200      	movs	r2, #0
 8000836:	2100      	movs	r1, #0
 8000838:	2065      	movs	r0, #101	; 0x65
 800083a:	f000 fa40 	bl	8000cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FMAC_IRQn);
 800083e:	2065      	movs	r0, #101	; 0x65
 8000840:	f000 fa57 	bl	8000cf2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FMAC_MspInit 1 */

  /* USER CODE END FMAC_MspInit 1 */
  }

}
 8000844:	bf00      	nop
 8000846:	3710      	adds	r7, #16
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	40021400 	.word	0x40021400
 8000850:	40021000 	.word	0x40021000
 8000854:	20000278 	.word	0x20000278
 8000858:	40020008 	.word	0x40020008

0800085c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a0d      	ldr	r2, [pc, #52]	; (80008a0 <HAL_TIM_Base_MspInit+0x44>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d113      	bne.n	8000896 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800086e:	4b0d      	ldr	r3, [pc, #52]	; (80008a4 <HAL_TIM_Base_MspInit+0x48>)
 8000870:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000872:	4a0c      	ldr	r2, [pc, #48]	; (80008a4 <HAL_TIM_Base_MspInit+0x48>)
 8000874:	f043 0310 	orr.w	r3, r3, #16
 8000878:	6593      	str	r3, [r2, #88]	; 0x58
 800087a:	4b0a      	ldr	r3, [pc, #40]	; (80008a4 <HAL_TIM_Base_MspInit+0x48>)
 800087c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800087e:	f003 0310 	and.w	r3, r3, #16
 8000882:	60fb      	str	r3, [r7, #12]
 8000884:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000886:	2200      	movs	r2, #0
 8000888:	2100      	movs	r1, #0
 800088a:	2036      	movs	r0, #54	; 0x36
 800088c:	f000 fa17 	bl	8000cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000890:	2036      	movs	r0, #54	; 0x36
 8000892:	f000 fa2e 	bl	8000cf2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000896:	bf00      	nop
 8000898:	3710      	adds	r7, #16
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	40001000 	.word	0x40001000
 80008a4:	40021000 	.word	0x40021000

080008a8 <NMI_Handler>:
/*           Cortex-M4 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 80008ac:	e7fe      	b.n	80008ac <NMI_Handler+0x4>

080008ae <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 80008ae:	b480      	push	{r7}
 80008b0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1) {
 80008b2:	e7fe      	b.n	80008b2 <HardFault_Handler+0x4>

080008b4 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1) {
 80008b8:	e7fe      	b.n	80008b8 <MemManage_Handler+0x4>

080008ba <BusFault_Handler>:
}

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 80008ba:	b480      	push	{r7}
 80008bc:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1) {
 80008be:	e7fe      	b.n	80008be <BusFault_Handler+0x4>

080008c0 <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1) {
 80008c4:	e7fe      	b.n	80008c4 <UsageFault_Handler+0x4>

080008c6 <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 80008c6:	b480      	push	{r7}
 80008c8:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 80008ca:	bf00      	nop
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr

080008d4 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 80008d8:	bf00      	nop
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr

080008e2 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 80008e2:	b480      	push	{r7}
 80008e4:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 80008e6:	bf00      	nop
 80008e8:	46bd      	mov	sp, r7
 80008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ee:	4770      	bx	lr

080008f0 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 80008f4:	f000 f8ea 	bl	8000acc <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 80008f8:	bf00      	nop
 80008fa:	bd80      	pop	{r7, pc}

080008fc <DMA1_Channel1_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles DMA1 channel1 global interrupt.
 */
void DMA1_Channel1_IRQHandler(void) {
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

	/* USER CODE END DMA1_Channel1_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_fmac_write);
 8000900:	4802      	ldr	r0, [pc, #8]	; (800090c <DMA1_Channel1_IRQHandler+0x10>)
 8000902:	f000 fda8 	bl	8001456 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

	/* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000906:	bf00      	nop
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	20000278 	.word	0x20000278

08000910 <EXTI15_10_IRQHandler>:

/**
 * @brief This function handles EXTI line[15:10] interrupts.
 */
void EXTI15_10_IRQHandler(void) {
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN EXTI15_10_IRQn 0 */

	/* USER CODE END EXTI15_10_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000914:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000918:	f001 fffe 	bl	8002918 <HAL_GPIO_EXTI_IRQHandler>
	/* USER CODE BEGIN EXTI15_10_IRQn 1 */

	/* USER CODE END EXTI15_10_IRQn 1 */
}
 800091c:	bf00      	nop
 800091e:	bd80      	pop	{r7, pc}

08000920 <TIM6_DAC_IRQHandler>:

/**
 * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
 */
void TIM6_DAC_IRQHandler(void) {
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	static uint8_t lutIndex = 0;
//	For FMAC implementation [polling]
	if (__HAL_FMAC_GET_FLAG(&hfmac, FMAC_FLAG_YEMPTY) != FMAC_FLAG_YEMPTY) {
 8000926:	4b19      	ldr	r3, [pc, #100]	; (800098c <TIM6_DAC_IRQHandler+0x6c>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	695b      	ldr	r3, [r3, #20]
 800092c:	f003 0301 	and.w	r3, r3, #1
 8000930:	2b01      	cmp	r3, #1
 8000932:	d00f      	beq.n	8000954 <TIM6_DAC_IRQHandler+0x34>
		int16_t result = hfmac.Instance->RDATA;
 8000934:	4b15      	ldr	r3, [pc, #84]	; (800098c <TIM6_DAC_IRQHandler+0x6c>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	69db      	ldr	r3, [r3, #28]
 800093a:	80fb      	strh	r3, [r7, #6]
		uint32_t dacVal = (uint32_t) (((int32_t) result + 32768) >> 4); // scale to 12-bit
 800093c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000940:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8000944:	111b      	asrs	r3, r3, #4
 8000946:	603b      	str	r3, [r7, #0]
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dacVal);
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	2200      	movs	r2, #0
 800094c:	2100      	movs	r1, #0
 800094e:	4810      	ldr	r0, [pc, #64]	; (8000990 <TIM6_DAC_IRQHandler+0x70>)
 8000950:	f000 fa78 	bl	8000e44 <HAL_DAC_SetValue>
	}
	HAL_StatusTypeDef status;
	if (__HAL_FMAC_GET_FLAG(&hfmac, FMAC_FLAG_X1FULL) != FMAC_FLAG_X1FULL) {
 8000954:	4b0d      	ldr	r3, [pc, #52]	; (800098c <TIM6_DAC_IRQHandler+0x6c>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	695b      	ldr	r3, [r3, #20]
		hfmac.Instance->WDATA = lut[lutIndex++];
 800095a:	4b0e      	ldr	r3, [pc, #56]	; (8000994 <TIM6_DAC_IRQHandler+0x74>)
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	1c5a      	adds	r2, r3, #1
 8000960:	b2d1      	uxtb	r1, r2
 8000962:	4a0c      	ldr	r2, [pc, #48]	; (8000994 <TIM6_DAC_IRQHandler+0x74>)
 8000964:	7011      	strb	r1, [r2, #0]
 8000966:	461a      	mov	r2, r3
 8000968:	4b0b      	ldr	r3, [pc, #44]	; (8000998 <TIM6_DAC_IRQHandler+0x78>)
 800096a:	f933 2012 	ldrsh.w	r2, [r3, r2, lsl #1]
 800096e:	4b07      	ldr	r3, [pc, #28]	; (800098c <TIM6_DAC_IRQHandler+0x6c>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	619a      	str	r2, [r3, #24]
//	arm_fir_q15(&A, &lut[lutIndex++], filteredSample, BLOCK_SIZE);
//	q15_t q15_val = filteredSample[0];
//	uint32_t dac_val = (uint32_t) (((int32_t) q15_val + 32768) >> 4); //Scale to 04095
//	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_val);
//
	if (lutIndex == 255) {
 8000974:	4b07      	ldr	r3, [pc, #28]	; (8000994 <TIM6_DAC_IRQHandler+0x74>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	2bff      	cmp	r3, #255	; 0xff
 800097a:	d102      	bne.n	8000982 <TIM6_DAC_IRQHandler+0x62>
		lutIndex = 0;
 800097c:	4b05      	ldr	r3, [pc, #20]	; (8000994 <TIM6_DAC_IRQHandler+0x74>)
 800097e:	2200      	movs	r2, #0
 8000980:	701a      	strb	r2, [r3, #0]
	/* USER CODE END TIM6_DAC_IRQn 0 */

	/* USER CODE BEGIN TIM6_DAC_IRQn 1 */

	/* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000982:	bf00      	nop
 8000984:	3708      	adds	r7, #8
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	20000240 	.word	0x20000240
 8000990:	2000022c 	.word	0x2000022c
 8000994:	20000324 	.word	0x20000324
 8000998:	20000004 	.word	0x20000004

0800099c <FMAC_IRQHandler>:

/**
 * @brief This function handles FMAC interrupt.
 */
void FMAC_IRQHandler(void) {
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN FMAC_IRQn 0 */

	/* USER CODE END FMAC_IRQn 0 */
	HAL_FMAC_IRQHandler(&hfmac);
 80009a0:	4802      	ldr	r0, [pc, #8]	; (80009ac <FMAC_IRQHandler+0x10>)
 80009a2:	f000 ffb2 	bl	800190a <HAL_FMAC_IRQHandler>
	/* USER CODE BEGIN FMAC_IRQn 1 */

	/* USER CODE END FMAC_IRQn 1 */
}
 80009a6:	bf00      	nop
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	20000240 	.word	0x20000240

080009b0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80009b4:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <SystemInit+0x20>)
 80009b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009ba:	4a05      	ldr	r2, [pc, #20]	; (80009d0 <SystemInit+0x20>)
 80009bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009c4:	bf00      	nop
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	e000ed00 	.word	0xe000ed00

080009d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009d4:	480d      	ldr	r0, [pc, #52]	; (8000a0c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009d6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009d8:	f7ff ffea 	bl	80009b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009dc:	480c      	ldr	r0, [pc, #48]	; (8000a10 <LoopForever+0x6>)
  ldr r1, =_edata
 80009de:	490d      	ldr	r1, [pc, #52]	; (8000a14 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009e0:	4a0d      	ldr	r2, [pc, #52]	; (8000a18 <LoopForever+0xe>)
  movs r3, #0
 80009e2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80009e4:	e002      	b.n	80009ec <LoopCopyDataInit>

080009e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009ea:	3304      	adds	r3, #4

080009ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009f0:	d3f9      	bcc.n	80009e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009f2:	4a0a      	ldr	r2, [pc, #40]	; (8000a1c <LoopForever+0x12>)
  ldr r4, =_ebss
 80009f4:	4c0a      	ldr	r4, [pc, #40]	; (8000a20 <LoopForever+0x16>)
  movs r3, #0
 80009f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009f8:	e001      	b.n	80009fe <LoopFillZerobss>

080009fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009fc:	3204      	adds	r2, #4

080009fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a00:	d3fb      	bcc.n	80009fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a02:	f002 ff85 	bl	8003910 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a06:	f7ff fc8b 	bl	8000320 <main>

08000a0a <LoopForever>:

LoopForever:
    b LoopForever
 8000a0a:	e7fe      	b.n	8000a0a <LoopForever>
  ldr   r0, =_estack
 8000a0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a14:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8000a18:	08003988 	.word	0x08003988
  ldr r2, =_sbss
 8000a1c:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8000a20:	2000032c 	.word	0x2000032c

08000a24 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a24:	e7fe      	b.n	8000a24 <ADC1_2_IRQHandler>

08000a26 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a26:	b580      	push	{r7, lr}
 8000a28:	b082      	sub	sp, #8
 8000a2a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a30:	2003      	movs	r0, #3
 8000a32:	f000 f939 	bl	8000ca8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a36:	2000      	movs	r0, #0
 8000a38:	f000 f80e 	bl	8000a58 <HAL_InitTick>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d002      	beq.n	8000a48 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a42:	2301      	movs	r3, #1
 8000a44:	71fb      	strb	r3, [r7, #7]
 8000a46:	e001      	b.n	8000a4c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a48:	f7ff fe4a 	bl	80006e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a4c:	79fb      	ldrb	r3, [r7, #7]

}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	3708      	adds	r7, #8
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
	...

08000a58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b084      	sub	sp, #16
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a60:	2300      	movs	r3, #0
 8000a62:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000a64:	4b16      	ldr	r3, [pc, #88]	; (8000ac0 <HAL_InitTick+0x68>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d022      	beq.n	8000ab2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000a6c:	4b15      	ldr	r3, [pc, #84]	; (8000ac4 <HAL_InitTick+0x6c>)
 8000a6e:	681a      	ldr	r2, [r3, #0]
 8000a70:	4b13      	ldr	r3, [pc, #76]	; (8000ac0 <HAL_InitTick+0x68>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000a78:	fbb1 f3f3 	udiv	r3, r1, r3
 8000a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a80:	4618      	mov	r0, r3
 8000a82:	f000 f944 	bl	8000d0e <HAL_SYSTICK_Config>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d10f      	bne.n	8000aac <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	2b0f      	cmp	r3, #15
 8000a90:	d809      	bhi.n	8000aa6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a92:	2200      	movs	r2, #0
 8000a94:	6879      	ldr	r1, [r7, #4]
 8000a96:	f04f 30ff 	mov.w	r0, #4294967295
 8000a9a:	f000 f910 	bl	8000cbe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a9e:	4a0a      	ldr	r2, [pc, #40]	; (8000ac8 <HAL_InitTick+0x70>)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	6013      	str	r3, [r2, #0]
 8000aa4:	e007      	b.n	8000ab6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	73fb      	strb	r3, [r7, #15]
 8000aaa:	e004      	b.n	8000ab6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000aac:	2301      	movs	r3, #1
 8000aae:	73fb      	strb	r3, [r7, #15]
 8000ab0:	e001      	b.n	8000ab6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ab6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	3710      	adds	r7, #16
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	2000020c 	.word	0x2000020c
 8000ac4:	20000204 	.word	0x20000204
 8000ac8:	20000208 	.word	0x20000208

08000acc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ad0:	4b05      	ldr	r3, [pc, #20]	; (8000ae8 <HAL_IncTick+0x1c>)
 8000ad2:	681a      	ldr	r2, [r3, #0]
 8000ad4:	4b05      	ldr	r3, [pc, #20]	; (8000aec <HAL_IncTick+0x20>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4413      	add	r3, r2
 8000ada:	4a03      	ldr	r2, [pc, #12]	; (8000ae8 <HAL_IncTick+0x1c>)
 8000adc:	6013      	str	r3, [r2, #0]
}
 8000ade:	bf00      	nop
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae6:	4770      	bx	lr
 8000ae8:	20000328 	.word	0x20000328
 8000aec:	2000020c 	.word	0x2000020c

08000af0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  return uwTick;
 8000af4:	4b03      	ldr	r3, [pc, #12]	; (8000b04 <HAL_GetTick+0x14>)
 8000af6:	681b      	ldr	r3, [r3, #0]
}
 8000af8:	4618      	mov	r0, r3
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop
 8000b04:	20000328 	.word	0x20000328

08000b08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b085      	sub	sp, #20
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	f003 0307 	and.w	r3, r3, #7
 8000b16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b18:	4b0c      	ldr	r3, [pc, #48]	; (8000b4c <__NVIC_SetPriorityGrouping+0x44>)
 8000b1a:	68db      	ldr	r3, [r3, #12]
 8000b1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b1e:	68ba      	ldr	r2, [r7, #8]
 8000b20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b24:	4013      	ands	r3, r2
 8000b26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b2c:	68bb      	ldr	r3, [r7, #8]
 8000b2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b3a:	4a04      	ldr	r2, [pc, #16]	; (8000b4c <__NVIC_SetPriorityGrouping+0x44>)
 8000b3c:	68bb      	ldr	r3, [r7, #8]
 8000b3e:	60d3      	str	r3, [r2, #12]
}
 8000b40:	bf00      	nop
 8000b42:	3714      	adds	r7, #20
 8000b44:	46bd      	mov	sp, r7
 8000b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4a:	4770      	bx	lr
 8000b4c:	e000ed00 	.word	0xe000ed00

08000b50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b54:	4b04      	ldr	r3, [pc, #16]	; (8000b68 <__NVIC_GetPriorityGrouping+0x18>)
 8000b56:	68db      	ldr	r3, [r3, #12]
 8000b58:	0a1b      	lsrs	r3, r3, #8
 8000b5a:	f003 0307 	and.w	r3, r3, #7
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	46bd      	mov	sp, r7
 8000b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b66:	4770      	bx	lr
 8000b68:	e000ed00 	.word	0xe000ed00

08000b6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b083      	sub	sp, #12
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	4603      	mov	r3, r0
 8000b74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	db0b      	blt.n	8000b96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b7e:	79fb      	ldrb	r3, [r7, #7]
 8000b80:	f003 021f 	and.w	r2, r3, #31
 8000b84:	4907      	ldr	r1, [pc, #28]	; (8000ba4 <__NVIC_EnableIRQ+0x38>)
 8000b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8a:	095b      	lsrs	r3, r3, #5
 8000b8c:	2001      	movs	r0, #1
 8000b8e:	fa00 f202 	lsl.w	r2, r0, r2
 8000b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b96:	bf00      	nop
 8000b98:	370c      	adds	r7, #12
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	e000e100 	.word	0xe000e100

08000ba8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	6039      	str	r1, [r7, #0]
 8000bb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	db0a      	blt.n	8000bd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	b2da      	uxtb	r2, r3
 8000bc0:	490c      	ldr	r1, [pc, #48]	; (8000bf4 <__NVIC_SetPriority+0x4c>)
 8000bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bc6:	0112      	lsls	r2, r2, #4
 8000bc8:	b2d2      	uxtb	r2, r2
 8000bca:	440b      	add	r3, r1
 8000bcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bd0:	e00a      	b.n	8000be8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	b2da      	uxtb	r2, r3
 8000bd6:	4908      	ldr	r1, [pc, #32]	; (8000bf8 <__NVIC_SetPriority+0x50>)
 8000bd8:	79fb      	ldrb	r3, [r7, #7]
 8000bda:	f003 030f 	and.w	r3, r3, #15
 8000bde:	3b04      	subs	r3, #4
 8000be0:	0112      	lsls	r2, r2, #4
 8000be2:	b2d2      	uxtb	r2, r2
 8000be4:	440b      	add	r3, r1
 8000be6:	761a      	strb	r2, [r3, #24]
}
 8000be8:	bf00      	nop
 8000bea:	370c      	adds	r7, #12
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	e000e100 	.word	0xe000e100
 8000bf8:	e000ed00 	.word	0xe000ed00

08000bfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b089      	sub	sp, #36	; 0x24
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	60f8      	str	r0, [r7, #12]
 8000c04:	60b9      	str	r1, [r7, #8]
 8000c06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	f003 0307 	and.w	r3, r3, #7
 8000c0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c10:	69fb      	ldr	r3, [r7, #28]
 8000c12:	f1c3 0307 	rsb	r3, r3, #7
 8000c16:	2b04      	cmp	r3, #4
 8000c18:	bf28      	it	cs
 8000c1a:	2304      	movcs	r3, #4
 8000c1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c1e:	69fb      	ldr	r3, [r7, #28]
 8000c20:	3304      	adds	r3, #4
 8000c22:	2b06      	cmp	r3, #6
 8000c24:	d902      	bls.n	8000c2c <NVIC_EncodePriority+0x30>
 8000c26:	69fb      	ldr	r3, [r7, #28]
 8000c28:	3b03      	subs	r3, #3
 8000c2a:	e000      	b.n	8000c2e <NVIC_EncodePriority+0x32>
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c30:	f04f 32ff 	mov.w	r2, #4294967295
 8000c34:	69bb      	ldr	r3, [r7, #24]
 8000c36:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3a:	43da      	mvns	r2, r3
 8000c3c:	68bb      	ldr	r3, [r7, #8]
 8000c3e:	401a      	ands	r2, r3
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c44:	f04f 31ff 	mov.w	r1, #4294967295
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c4e:	43d9      	mvns	r1, r3
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c54:	4313      	orrs	r3, r2
         );
}
 8000c56:	4618      	mov	r0, r3
 8000c58:	3724      	adds	r7, #36	; 0x24
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
	...

08000c64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	3b01      	subs	r3, #1
 8000c70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c74:	d301      	bcc.n	8000c7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c76:	2301      	movs	r3, #1
 8000c78:	e00f      	b.n	8000c9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c7a:	4a0a      	ldr	r2, [pc, #40]	; (8000ca4 <SysTick_Config+0x40>)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	3b01      	subs	r3, #1
 8000c80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c82:	210f      	movs	r1, #15
 8000c84:	f04f 30ff 	mov.w	r0, #4294967295
 8000c88:	f7ff ff8e 	bl	8000ba8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c8c:	4b05      	ldr	r3, [pc, #20]	; (8000ca4 <SysTick_Config+0x40>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c92:	4b04      	ldr	r3, [pc, #16]	; (8000ca4 <SysTick_Config+0x40>)
 8000c94:	2207      	movs	r2, #7
 8000c96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c98:	2300      	movs	r3, #0
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	e000e010 	.word	0xe000e010

08000ca8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f7ff ff29 	bl	8000b08 <__NVIC_SetPriorityGrouping>
}
 8000cb6:	bf00      	nop
 8000cb8:	3708      	adds	r7, #8
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}

08000cbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cbe:	b580      	push	{r7, lr}
 8000cc0:	b086      	sub	sp, #24
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	60b9      	str	r1, [r7, #8]
 8000cc8:	607a      	str	r2, [r7, #4]
 8000cca:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ccc:	f7ff ff40 	bl	8000b50 <__NVIC_GetPriorityGrouping>
 8000cd0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cd2:	687a      	ldr	r2, [r7, #4]
 8000cd4:	68b9      	ldr	r1, [r7, #8]
 8000cd6:	6978      	ldr	r0, [r7, #20]
 8000cd8:	f7ff ff90 	bl	8000bfc <NVIC_EncodePriority>
 8000cdc:	4602      	mov	r2, r0
 8000cde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ce2:	4611      	mov	r1, r2
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f7ff ff5f 	bl	8000ba8 <__NVIC_SetPriority>
}
 8000cea:	bf00      	nop
 8000cec:	3718      	adds	r7, #24
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}

08000cf2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	b082      	sub	sp, #8
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d00:	4618      	mov	r0, r3
 8000d02:	f7ff ff33 	bl	8000b6c <__NVIC_EnableIRQ>
}
 8000d06:	bf00      	nop
 8000d08:	3708      	adds	r7, #8
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}

08000d0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d0e:	b580      	push	{r7, lr}
 8000d10:	b082      	sub	sp, #8
 8000d12:	af00      	add	r7, sp, #0
 8000d14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d16:	6878      	ldr	r0, [r7, #4]
 8000d18:	f7ff ffa4 	bl	8000c64 <SysTick_Config>
 8000d1c:	4603      	mov	r3, r0
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}

08000d26 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8000d26:	b580      	push	{r7, lr}
 8000d28:	b082      	sub	sp, #8
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d101      	bne.n	8000d38 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8000d34:	2301      	movs	r3, #1
 8000d36:	e014      	b.n	8000d62 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	791b      	ldrb	r3, [r3, #4]
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d105      	bne.n	8000d4e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2200      	movs	r2, #0
 8000d46:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8000d48:	6878      	ldr	r0, [r7, #4]
 8000d4a:	f7ff fced 	bl	8000728 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2202      	movs	r2, #2
 8000d52:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	2200      	movs	r2, #0
 8000d58:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8000d60:	2300      	movs	r3, #0
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	3708      	adds	r7, #8
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
	...

08000d6c <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b085      	sub	sp, #20
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d101      	bne.n	8000d80 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	e056      	b.n	8000e2e <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	795b      	ldrb	r3, [r3, #5]
 8000d84:	2b01      	cmp	r3, #1
 8000d86:	d101      	bne.n	8000d8c <HAL_DAC_Start+0x20>
 8000d88:	2302      	movs	r3, #2
 8000d8a:	e050      	b.n	8000e2e <HAL_DAC_Start+0xc2>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	2201      	movs	r2, #1
 8000d90:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	2202      	movs	r2, #2
 8000d96:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	6819      	ldr	r1, [r3, #0]
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	f003 0310 	and.w	r3, r3, #16
 8000da4:	2201      	movs	r2, #1
 8000da6:	409a      	lsls	r2, r3
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	430a      	orrs	r2, r1
 8000dae:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000db0:	4b22      	ldr	r3, [pc, #136]	; (8000e3c <HAL_DAC_Start+0xd0>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	099b      	lsrs	r3, r3, #6
 8000db6:	4a22      	ldr	r2, [pc, #136]	; (8000e40 <HAL_DAC_Start+0xd4>)
 8000db8:	fba2 2303 	umull	r2, r3, r2, r3
 8000dbc:	099b      	lsrs	r3, r3, #6
 8000dbe:	3301      	adds	r3, #1
 8000dc0:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8000dc2:	e002      	b.n	8000dca <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	3b01      	subs	r3, #1
 8000dc8:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d1f9      	bne.n	8000dc4 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d10f      	bne.n	8000df6 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8000de0:	2b02      	cmp	r3, #2
 8000de2:	d11d      	bne.n	8000e20 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	685a      	ldr	r2, [r3, #4]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f042 0201 	orr.w	r2, r2, #1
 8000df2:	605a      	str	r2, [r3, #4]
 8000df4:	e014      	b.n	8000e20 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	f003 0310 	and.w	r3, r3, #16
 8000e06:	2102      	movs	r1, #2
 8000e08:	fa01 f303 	lsl.w	r3, r1, r3
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	d107      	bne.n	8000e20 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	685a      	ldr	r2, [r3, #4]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f042 0202 	orr.w	r2, r2, #2
 8000e1e:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2201      	movs	r2, #1
 8000e24:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	2200      	movs	r2, #0
 8000e2a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8000e2c:	2300      	movs	r3, #0
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3714      	adds	r7, #20
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	20000204 	.word	0x20000204
 8000e40:	053e2d63 	.word	0x053e2d63

08000e44 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b087      	sub	sp, #28
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	60f8      	str	r0, [r7, #12]
 8000e4c:	60b9      	str	r1, [r7, #8]
 8000e4e:	607a      	str	r2, [r7, #4]
 8000e50:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8000e52:	2300      	movs	r3, #0
 8000e54:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d101      	bne.n	8000e60 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	e018      	b.n	8000e92 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d105      	bne.n	8000e7e <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8000e72:	697a      	ldr	r2, [r7, #20]
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	4413      	add	r3, r2
 8000e78:	3308      	adds	r3, #8
 8000e7a:	617b      	str	r3, [r7, #20]
 8000e7c:	e004      	b.n	8000e88 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8000e7e:	697a      	ldr	r2, [r7, #20]
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	4413      	add	r3, r2
 8000e84:	3314      	adds	r3, #20
 8000e86:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	461a      	mov	r2, r3
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000e90:	2300      	movs	r3, #0
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	371c      	adds	r7, #28
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
	...

08000ea0 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08a      	sub	sp, #40	; 0x28
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000eac:	2300      	movs	r3, #0
 8000eae:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d002      	beq.n	8000ebc <HAL_DAC_ConfigChannel+0x1c>
 8000eb6:	68bb      	ldr	r3, [r7, #8]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d101      	bne.n	8000ec0 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	e19e      	b.n	80011fe <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	795b      	ldrb	r3, [r3, #5]
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d101      	bne.n	8000ecc <HAL_DAC_ConfigChannel+0x2c>
 8000ec8:	2302      	movs	r3, #2
 8000eca:	e198      	b.n	80011fe <HAL_DAC_ConfigChannel+0x35e>
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	2201      	movs	r2, #1
 8000ed0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	2202      	movs	r2, #2
 8000ed6:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	689b      	ldr	r3, [r3, #8]
 8000edc:	2b04      	cmp	r3, #4
 8000ede:	d17a      	bne.n	8000fd6 <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8000ee0:	f7ff fe06 	bl	8000af0 <HAL_GetTick>
 8000ee4:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d13d      	bne.n	8000f68 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8000eec:	e018      	b.n	8000f20 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8000eee:	f7ff fdff 	bl	8000af0 <HAL_GetTick>
 8000ef2:	4602      	mov	r2, r0
 8000ef4:	69bb      	ldr	r3, [r7, #24]
 8000ef6:	1ad3      	subs	r3, r2, r3
 8000ef8:	2b01      	cmp	r3, #1
 8000efa:	d911      	bls.n	8000f20 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f02:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d00a      	beq.n	8000f20 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	691b      	ldr	r3, [r3, #16]
 8000f0e:	f043 0208 	orr.w	r2, r3, #8
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	2203      	movs	r2, #3
 8000f1a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	e16e      	b.n	80011fe <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f26:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d1df      	bne.n	8000eee <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	68ba      	ldr	r2, [r7, #8]
 8000f34:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000f36:	641a      	str	r2, [r3, #64]	; 0x40
 8000f38:	e020      	b.n	8000f7c <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8000f3a:	f7ff fdd9 	bl	8000af0 <HAL_GetTick>
 8000f3e:	4602      	mov	r2, r0
 8000f40:	69bb      	ldr	r3, [r7, #24]
 8000f42:	1ad3      	subs	r3, r2, r3
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d90f      	bls.n	8000f68 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	da0a      	bge.n	8000f68 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	691b      	ldr	r3, [r3, #16]
 8000f56:	f043 0208 	orr.w	r2, r3, #8
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	2203      	movs	r2, #3
 8000f62:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8000f64:	2303      	movs	r3, #3
 8000f66:	e14a      	b.n	80011fe <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	dbe3      	blt.n	8000f3a <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	68ba      	ldr	r2, [r7, #8]
 8000f78:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000f7a:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	f003 0310 	and.w	r3, r3, #16
 8000f88:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8000f8c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f90:	43db      	mvns	r3, r3
 8000f92:	ea02 0103 	and.w	r1, r2, r3
 8000f96:	68bb      	ldr	r3, [r7, #8]
 8000f98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	f003 0310 	and.w	r3, r3, #16
 8000fa0:	409a      	lsls	r2, r3
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	430a      	orrs	r2, r1
 8000fa8:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	f003 0310 	and.w	r3, r3, #16
 8000fb6:	21ff      	movs	r1, #255	; 0xff
 8000fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8000fbc:	43db      	mvns	r3, r3
 8000fbe:	ea02 0103 	and.w	r1, r2, r3
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	f003 0310 	and.w	r3, r3, #16
 8000fcc:	409a      	lsls	r2, r3
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	430a      	orrs	r2, r1
 8000fd4:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	69db      	ldr	r3, [r3, #28]
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d11d      	bne.n	800101a <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fe4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	f003 0310 	and.w	r3, r3, #16
 8000fec:	221f      	movs	r2, #31
 8000fee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff2:	43db      	mvns	r3, r3
 8000ff4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	6a1b      	ldr	r3, [r3, #32]
 8000ffe:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	f003 0310 	and.w	r3, r3, #16
 8001006:	697a      	ldr	r2, [r7, #20]
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800100e:	4313      	orrs	r3, r2
 8001010:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001018:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001020:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	f003 0310 	and.w	r3, r3, #16
 8001028:	2207      	movs	r2, #7
 800102a:	fa02 f303 	lsl.w	r3, r2, r3
 800102e:	43db      	mvns	r3, r3
 8001030:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001032:	4013      	ands	r3, r2
 8001034:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8001036:	68bb      	ldr	r3, [r7, #8]
 8001038:	699b      	ldr	r3, [r3, #24]
 800103a:	2b01      	cmp	r3, #1
 800103c:	d102      	bne.n	8001044 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 800103e:	2300      	movs	r3, #0
 8001040:	623b      	str	r3, [r7, #32]
 8001042:	e00f      	b.n	8001064 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	2b02      	cmp	r3, #2
 800104a:	d102      	bne.n	8001052 <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800104c:	2301      	movs	r3, #1
 800104e:	623b      	str	r3, [r7, #32]
 8001050:	e008      	b.n	8001064 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8001052:	68bb      	ldr	r3, [r7, #8]
 8001054:	695b      	ldr	r3, [r3, #20]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d102      	bne.n	8001060 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800105a:	2301      	movs	r3, #1
 800105c:	623b      	str	r3, [r7, #32]
 800105e:	e001      	b.n	8001064 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8001060:	2300      	movs	r3, #0
 8001062:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	689a      	ldr	r2, [r3, #8]
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	695b      	ldr	r3, [r3, #20]
 800106c:	4313      	orrs	r3, r2
 800106e:	6a3a      	ldr	r2, [r7, #32]
 8001070:	4313      	orrs	r3, r2
 8001072:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f003 0310 	and.w	r3, r3, #16
 800107a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800107e:	fa02 f303 	lsl.w	r3, r2, r3
 8001082:	43db      	mvns	r3, r3
 8001084:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001086:	4013      	ands	r3, r2
 8001088:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	791b      	ldrb	r3, [r3, #4]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d102      	bne.n	8001098 <HAL_DAC_ConfigChannel+0x1f8>
 8001092:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001096:	e000      	b.n	800109a <HAL_DAC_ConfigChannel+0x1fa>
 8001098:	2300      	movs	r3, #0
 800109a:	697a      	ldr	r2, [r7, #20]
 800109c:	4313      	orrs	r3, r2
 800109e:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	f003 0310 	and.w	r3, r3, #16
 80010a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	43db      	mvns	r3, r3
 80010b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010b2:	4013      	ands	r3, r2
 80010b4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80010b6:	68bb      	ldr	r3, [r7, #8]
 80010b8:	795b      	ldrb	r3, [r3, #5]
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d102      	bne.n	80010c4 <HAL_DAC_ConfigChannel+0x224>
 80010be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010c2:	e000      	b.n	80010c6 <HAL_DAC_ConfigChannel+0x226>
 80010c4:	2300      	movs	r3, #0
 80010c6:	697a      	ldr	r2, [r7, #20]
 80010c8:	4313      	orrs	r3, r2
 80010ca:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80010cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ce:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80010d2:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	2b02      	cmp	r3, #2
 80010da:	d114      	bne.n	8001106 <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80010dc:	f002 f9a4 	bl	8003428 <HAL_RCC_GetHCLKFreq>
 80010e0:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80010e2:	693b      	ldr	r3, [r7, #16]
 80010e4:	4a48      	ldr	r2, [pc, #288]	; (8001208 <HAL_DAC_ConfigChannel+0x368>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d904      	bls.n	80010f4 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80010ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80010f0:	627b      	str	r3, [r7, #36]	; 0x24
 80010f2:	e00f      	b.n	8001114 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80010f4:	693b      	ldr	r3, [r7, #16]
 80010f6:	4a45      	ldr	r2, [pc, #276]	; (800120c <HAL_DAC_ConfigChannel+0x36c>)
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d90a      	bls.n	8001112 <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80010fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001102:	627b      	str	r3, [r7, #36]	; 0x24
 8001104:	e006      	b.n	8001114 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8001106:	68bb      	ldr	r3, [r7, #8]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800110c:	4313      	orrs	r3, r2
 800110e:	627b      	str	r3, [r7, #36]	; 0x24
 8001110:	e000      	b.n	8001114 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8001112:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	f003 0310 	and.w	r3, r3, #16
 800111a:	697a      	ldr	r2, [r7, #20]
 800111c:	fa02 f303 	lsl.w	r3, r2, r3
 8001120:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001122:	4313      	orrs	r3, r2
 8001124:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800112c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	6819      	ldr	r1, [r3, #0]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	f003 0310 	and.w	r3, r3, #16
 800113a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800113e:	fa02 f303 	lsl.w	r3, r2, r3
 8001142:	43da      	mvns	r2, r3
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	400a      	ands	r2, r1
 800114a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f003 0310 	and.w	r3, r3, #16
 800115a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800115e:	fa02 f303 	lsl.w	r3, r2, r3
 8001162:	43db      	mvns	r3, r3
 8001164:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001166:	4013      	ands	r3, r2
 8001168:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	68db      	ldr	r3, [r3, #12]
 800116e:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	f003 0310 	and.w	r3, r3, #16
 8001176:	697a      	ldr	r2, [r7, #20]
 8001178:	fa02 f303 	lsl.w	r3, r2, r3
 800117c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800117e:	4313      	orrs	r3, r2
 8001180:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001188:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	6819      	ldr	r1, [r3, #0]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f003 0310 	and.w	r3, r3, #16
 8001196:	22c0      	movs	r2, #192	; 0xc0
 8001198:	fa02 f303 	lsl.w	r3, r2, r3
 800119c:	43da      	mvns	r2, r3
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	400a      	ands	r2, r1
 80011a4:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	68db      	ldr	r3, [r3, #12]
 80011aa:	089b      	lsrs	r3, r3, #2
 80011ac:	f003 030f 	and.w	r3, r3, #15
 80011b0:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	691b      	ldr	r3, [r3, #16]
 80011b6:	089b      	lsrs	r3, r3, #2
 80011b8:	021b      	lsls	r3, r3, #8
 80011ba:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80011be:	697a      	ldr	r2, [r7, #20]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	f003 0310 	and.w	r3, r3, #16
 80011d0:	f640 710f 	movw	r1, #3855	; 0xf0f
 80011d4:	fa01 f303 	lsl.w	r3, r1, r3
 80011d8:	43db      	mvns	r3, r3
 80011da:	ea02 0103 	and.w	r1, r2, r3
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	f003 0310 	and.w	r3, r3, #16
 80011e4:	697a      	ldr	r2, [r7, #20]
 80011e6:	409a      	lsls	r2, r3
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	430a      	orrs	r2, r1
 80011ee:	661a      	str	r2, [r3, #96]	; 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	2201      	movs	r2, #1
 80011f4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	2200      	movs	r2, #0
 80011fa:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80011fc:	7ffb      	ldrb	r3, [r7, #31]
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3728      	adds	r7, #40	; 0x28
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	09896800 	.word	0x09896800
 800120c:	04c4b400 	.word	0x04c4b400

08001210 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d101      	bne.n	8001222 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	e08d      	b.n	800133e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	461a      	mov	r2, r3
 8001228:	4b47      	ldr	r3, [pc, #284]	; (8001348 <HAL_DMA_Init+0x138>)
 800122a:	429a      	cmp	r2, r3
 800122c:	d80f      	bhi.n	800124e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	461a      	mov	r2, r3
 8001234:	4b45      	ldr	r3, [pc, #276]	; (800134c <HAL_DMA_Init+0x13c>)
 8001236:	4413      	add	r3, r2
 8001238:	4a45      	ldr	r2, [pc, #276]	; (8001350 <HAL_DMA_Init+0x140>)
 800123a:	fba2 2303 	umull	r2, r3, r2, r3
 800123e:	091b      	lsrs	r3, r3, #4
 8001240:	009a      	lsls	r2, r3, #2
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a42      	ldr	r2, [pc, #264]	; (8001354 <HAL_DMA_Init+0x144>)
 800124a:	641a      	str	r2, [r3, #64]	; 0x40
 800124c:	e00e      	b.n	800126c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	461a      	mov	r2, r3
 8001254:	4b40      	ldr	r3, [pc, #256]	; (8001358 <HAL_DMA_Init+0x148>)
 8001256:	4413      	add	r3, r2
 8001258:	4a3d      	ldr	r2, [pc, #244]	; (8001350 <HAL_DMA_Init+0x140>)
 800125a:	fba2 2303 	umull	r2, r3, r2, r3
 800125e:	091b      	lsrs	r3, r3, #4
 8001260:	009a      	lsls	r2, r3, #2
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4a3c      	ldr	r2, [pc, #240]	; (800135c <HAL_DMA_Init+0x14c>)
 800126a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2202      	movs	r2, #2
 8001270:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001282:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001286:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001290:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	691b      	ldr	r3, [r3, #16]
 8001296:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800129c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	699b      	ldr	r3, [r3, #24]
 80012a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6a1b      	ldr	r3, [r3, #32]
 80012ae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80012b0:	68fa      	ldr	r2, [r7, #12]
 80012b2:	4313      	orrs	r3, r2
 80012b4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	68fa      	ldr	r2, [r7, #12]
 80012bc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80012be:	6878      	ldr	r0, [r7, #4]
 80012c0:	f000 f9b6 	bl	8001630 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80012cc:	d102      	bne.n	80012d4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2200      	movs	r2, #0
 80012d2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	685a      	ldr	r2, [r3, #4]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012dc:	b2d2      	uxtb	r2, r2
 80012de:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e4:	687a      	ldr	r2, [r7, #4]
 80012e6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80012e8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d010      	beq.n	8001314 <HAL_DMA_Init+0x104>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	2b04      	cmp	r3, #4
 80012f8:	d80c      	bhi.n	8001314 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f000 f9d6 	bl	80016ac <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800130c:	687a      	ldr	r2, [r7, #4]
 800130e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001310:	605a      	str	r2, [r3, #4]
 8001312:	e008      	b.n	8001326 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2200      	movs	r2, #0
 8001318:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2200      	movs	r2, #0
 800131e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2200      	movs	r2, #0
 8001324:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2200      	movs	r2, #0
 800132a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2201      	movs	r2, #1
 8001330:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2200      	movs	r2, #0
 8001338:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800133c:	2300      	movs	r3, #0
}
 800133e:	4618      	mov	r0, r3
 8001340:	3710      	adds	r7, #16
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	40020407 	.word	0x40020407
 800134c:	bffdfff8 	.word	0xbffdfff8
 8001350:	cccccccd 	.word	0xcccccccd
 8001354:	40020000 	.word	0x40020000
 8001358:	bffdfbf8 	.word	0xbffdfbf8
 800135c:	40020400 	.word	0x40020400

08001360 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0
 8001366:	60f8      	str	r0, [r7, #12]
 8001368:	60b9      	str	r1, [r7, #8]
 800136a:	607a      	str	r2, [r7, #4]
 800136c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800136e:	2300      	movs	r3, #0
 8001370:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001378:	2b01      	cmp	r3, #1
 800137a:	d101      	bne.n	8001380 <HAL_DMA_Start_IT+0x20>
 800137c:	2302      	movs	r3, #2
 800137e:	e066      	b.n	800144e <HAL_DMA_Start_IT+0xee>
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	2201      	movs	r2, #1
 8001384:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800138e:	b2db      	uxtb	r3, r3
 8001390:	2b01      	cmp	r3, #1
 8001392:	d155      	bne.n	8001440 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	2202      	movs	r2, #2
 8001398:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	2200      	movs	r2, #0
 80013a0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f022 0201 	bic.w	r2, r2, #1
 80013b0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	687a      	ldr	r2, [r7, #4]
 80013b6:	68b9      	ldr	r1, [r7, #8]
 80013b8:	68f8      	ldr	r0, [r7, #12]
 80013ba:	f000 f8fb 	bl	80015b4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d008      	beq.n	80013d8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f042 020e 	orr.w	r2, r2, #14
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	e00f      	b.n	80013f8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f022 0204 	bic.w	r2, r2, #4
 80013e6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f042 020a 	orr.w	r2, r2, #10
 80013f6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001402:	2b00      	cmp	r3, #0
 8001404:	d007      	beq.n	8001416 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001410:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001414:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800141a:	2b00      	cmp	r3, #0
 800141c:	d007      	beq.n	800142e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001428:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800142c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f042 0201 	orr.w	r2, r2, #1
 800143c:	601a      	str	r2, [r3, #0]
 800143e:	e005      	b.n	800144c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	2200      	movs	r2, #0
 8001444:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001448:	2302      	movs	r3, #2
 800144a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800144c:	7dfb      	ldrb	r3, [r7, #23]
}
 800144e:	4618      	mov	r0, r3
 8001450:	3718      	adds	r7, #24
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}

08001456 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001456:	b580      	push	{r7, lr}
 8001458:	b084      	sub	sp, #16
 800145a:	af00      	add	r7, sp, #0
 800145c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001472:	f003 031f 	and.w	r3, r3, #31
 8001476:	2204      	movs	r2, #4
 8001478:	409a      	lsls	r2, r3
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	4013      	ands	r3, r2
 800147e:	2b00      	cmp	r3, #0
 8001480:	d026      	beq.n	80014d0 <HAL_DMA_IRQHandler+0x7a>
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	f003 0304 	and.w	r3, r3, #4
 8001488:	2b00      	cmp	r3, #0
 800148a:	d021      	beq.n	80014d0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0320 	and.w	r3, r3, #32
 8001496:	2b00      	cmp	r3, #0
 8001498:	d107      	bne.n	80014aa <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f022 0204 	bic.w	r2, r2, #4
 80014a8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014ae:	f003 021f 	and.w	r2, r3, #31
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b6:	2104      	movs	r1, #4
 80014b8:	fa01 f202 	lsl.w	r2, r1, r2
 80014bc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d071      	beq.n	80015aa <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80014ce:	e06c      	b.n	80015aa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014d4:	f003 031f 	and.w	r3, r3, #31
 80014d8:	2202      	movs	r2, #2
 80014da:	409a      	lsls	r2, r3
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	4013      	ands	r3, r2
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d02e      	beq.n	8001542 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	f003 0302 	and.w	r3, r3, #2
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d029      	beq.n	8001542 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f003 0320 	and.w	r3, r3, #32
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d10b      	bne.n	8001514 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f022 020a 	bic.w	r2, r2, #10
 800150a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2201      	movs	r2, #1
 8001510:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001518:	f003 021f 	and.w	r2, r3, #31
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001520:	2102      	movs	r1, #2
 8001522:	fa01 f202 	lsl.w	r2, r1, r2
 8001526:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2200      	movs	r2, #0
 800152c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001534:	2b00      	cmp	r3, #0
 8001536:	d038      	beq.n	80015aa <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001540:	e033      	b.n	80015aa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001546:	f003 031f 	and.w	r3, r3, #31
 800154a:	2208      	movs	r2, #8
 800154c:	409a      	lsls	r2, r3
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	4013      	ands	r3, r2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d02a      	beq.n	80015ac <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	f003 0308 	and.w	r3, r3, #8
 800155c:	2b00      	cmp	r3, #0
 800155e:	d025      	beq.n	80015ac <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f022 020e 	bic.w	r2, r2, #14
 800156e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001574:	f003 021f 	and.w	r2, r3, #31
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157c:	2101      	movs	r1, #1
 800157e:	fa01 f202 	lsl.w	r2, r1, r2
 8001582:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2201      	movs	r2, #1
 8001588:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2201      	movs	r2, #1
 800158e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2200      	movs	r2, #0
 8001596:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d004      	beq.n	80015ac <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80015aa:	bf00      	nop
 80015ac:	bf00      	nop
}
 80015ae:	3710      	adds	r7, #16
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b085      	sub	sp, #20
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	60f8      	str	r0, [r7, #12]
 80015bc:	60b9      	str	r1, [r7, #8]
 80015be:	607a      	str	r2, [r7, #4]
 80015c0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015c6:	68fa      	ldr	r2, [r7, #12]
 80015c8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80015ca:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d004      	beq.n	80015de <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015d8:	68fa      	ldr	r2, [r7, #12]
 80015da:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80015dc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015e2:	f003 021f 	and.w	r2, r3, #31
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ea:	2101      	movs	r1, #1
 80015ec:	fa01 f202 	lsl.w	r2, r1, r2
 80015f0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	683a      	ldr	r2, [r7, #0]
 80015f8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	2b10      	cmp	r3, #16
 8001600:	d108      	bne.n	8001614 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	68ba      	ldr	r2, [r7, #8]
 8001610:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001612:	e007      	b.n	8001624 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	68ba      	ldr	r2, [r7, #8]
 800161a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	687a      	ldr	r2, [r7, #4]
 8001622:	60da      	str	r2, [r3, #12]
}
 8001624:	bf00      	nop
 8001626:	3714      	adds	r7, #20
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001630:	b480      	push	{r7}
 8001632:	b087      	sub	sp, #28
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	461a      	mov	r2, r3
 800163e:	4b16      	ldr	r3, [pc, #88]	; (8001698 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001640:	429a      	cmp	r2, r3
 8001642:	d802      	bhi.n	800164a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001644:	4b15      	ldr	r3, [pc, #84]	; (800169c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001646:	617b      	str	r3, [r7, #20]
 8001648:	e001      	b.n	800164e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800164a:	4b15      	ldr	r3, [pc, #84]	; (80016a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800164c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	b2db      	uxtb	r3, r3
 8001658:	3b08      	subs	r3, #8
 800165a:	4a12      	ldr	r2, [pc, #72]	; (80016a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800165c:	fba2 2303 	umull	r2, r3, r2, r3
 8001660:	091b      	lsrs	r3, r3, #4
 8001662:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001668:	089b      	lsrs	r3, r3, #2
 800166a:	009a      	lsls	r2, r3, #2
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	4413      	add	r3, r2
 8001670:	461a      	mov	r2, r3
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a0b      	ldr	r2, [pc, #44]	; (80016a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800167a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	f003 031f 	and.w	r3, r3, #31
 8001682:	2201      	movs	r2, #1
 8001684:	409a      	lsls	r2, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	651a      	str	r2, [r3, #80]	; 0x50
}
 800168a:	bf00      	nop
 800168c:	371c      	adds	r7, #28
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	40020407 	.word	0x40020407
 800169c:	40020800 	.word	0x40020800
 80016a0:	40020820 	.word	0x40020820
 80016a4:	cccccccd 	.word	0xcccccccd
 80016a8:	40020880 	.word	0x40020880

080016ac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80016bc:	68fa      	ldr	r2, [r7, #12]
 80016be:	4b0b      	ldr	r3, [pc, #44]	; (80016ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80016c0:	4413      	add	r3, r2
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	461a      	mov	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4a08      	ldr	r2, [pc, #32]	; (80016f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80016ce:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	3b01      	subs	r3, #1
 80016d4:	f003 031f 	and.w	r3, r3, #31
 80016d8:	2201      	movs	r2, #1
 80016da:	409a      	lsls	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80016e0:	bf00      	nop
 80016e2:	3714      	adds	r7, #20
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr
 80016ec:	1000823f 	.word	0x1000823f
 80016f0:	40020940 	.word	0x40020940

080016f4 <HAL_FMAC_Init>:
  * @brief  Initialize the FMAC peripheral and the associated handle.
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure.
  * @retval HAL_StatusTypeDef HAL status
  */
HAL_StatusTypeDef HAL_FMAC_Init(FMAC_HandleTypeDef *hfmac)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the FMAC handle allocation */
  if (hfmac == NULL)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d101      	bne.n	8001706 <HAL_FMAC_Init+0x12>
  {
    return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e033      	b.n	800176e <HAL_FMAC_Init+0x7a>
  }

  /* Check the instance */
  assert_param(IS_FMAC_ALL_INSTANCE(hfmac->Instance));

  if (hfmac->State == HAL_FMAC_STATE_RESET)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800170c:	b2db      	uxtb	r3, r3
 800170e:	2b00      	cmp	r3, #0
 8001710:	d106      	bne.n	8001720 <HAL_FMAC_Init+0x2c>
  {
    /* Initialize lock resource */
    hfmac->Lock = HAL_UNLOCKED;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2200      	movs	r2, #0
 8001716:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Init the low level hardware */
    hfmac->MspInitCallback(hfmac);
#else
    /* Init the low level hardware */
    HAL_FMAC_MspInit(hfmac);
 800171a:	6878      	ldr	r0, [r7, #4]
 800171c:	f7ff f84a 	bl	80007b4 <HAL_FMAC_MspInit>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
  }

  /* Reset pInput and pOutput */
  hfmac->FilterParam = 0U;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2200      	movs	r2, #0
 8001724:	605a      	str	r2, [r3, #4]
  FMAC_ResetDataPointers(hfmac);
 8001726:	6878      	ldr	r0, [r7, #4]
 8001728:	f000 f9e1 	bl	8001aee <FMAC_ResetDataPointers>

  /* Reset FMAC unit (internal pointers) */
  if (FMAC_Reset(hfmac) == HAL_ERROR)
 800172c:	6878      	ldr	r0, [r7, #4]
 800172e:	f000 f9af 	bl	8001a90 <FMAC_Reset>
 8001732:	4603      	mov	r3, r0
 8001734:	2b01      	cmp	r3, #1
 8001736:	d10c      	bne.n	8001752 <HAL_FMAC_Init+0x5e>
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode |= HAL_FMAC_ERROR_RESET;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800173c:	f043 0210 	orr.w	r2, r3, #16
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	635a      	str	r2, [r3, #52]	; 0x34
    hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	22a0      	movs	r2, #160	; 0xa0
 8001748:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    status = HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	73fb      	strb	r3, [r7, #15]
 8001750:	e008      	b.n	8001764 <HAL_FMAC_Init+0x70>
  }
  else
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2200      	movs	r2, #0
 8001756:	635a      	str	r2, [r3, #52]	; 0x34
    hfmac->State = HAL_FMAC_STATE_READY;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2220      	movs	r2, #32
 800175c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    status = HAL_OK;
 8001760:	2300      	movs	r3, #0
 8001762:	73fb      	strb	r3, [r7, #15]
  }

  __HAL_UNLOCK(hfmac);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2200      	movs	r2, #0
 8001768:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800176c:	7bfb      	ldrb	r3, [r7, #15]
}
 800176e:	4618      	mov	r0, r3
 8001770:	3710      	adds	r7, #16
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}

08001776 <HAL_FMAC_FilterConfig>:
  * @param  pConfig pointer to a FMAC_FilterConfigTypeDef structure that
  *         contains the FMAC configuration information.
  * @retval HAL_StatusTypeDef HAL status
  */
HAL_StatusTypeDef HAL_FMAC_FilterConfig(FMAC_HandleTypeDef *hfmac, FMAC_FilterConfigTypeDef *pConfig)
{
 8001776:	b580      	push	{r7, lr}
 8001778:	b082      	sub	sp, #8
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]
 800177e:	6039      	str	r1, [r7, #0]
  return (FMAC_FilterConfig(hfmac, pConfig, PRELOAD_ACCESS_POLLING));
 8001780:	2201      	movs	r2, #1
 8001782:	6839      	ldr	r1, [r7, #0]
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f000 f9ef 	bl	8001b68 <FMAC_FilterConfig>
 800178a:	4603      	mov	r3, r0
}
 800178c:	4618      	mov	r0, r3
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}

08001794 <HAL_FMAC_FilterPreload>:
  *         all these calls), an error will be returned.
  * @retval HAL_StatusTypeDef HAL status
  */
HAL_StatusTypeDef HAL_FMAC_FilterPreload(FMAC_HandleTypeDef *hfmac, int16_t *pInput, uint8_t InputSize,
                                         int16_t *pOutput, uint8_t OutputSize)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b086      	sub	sp, #24
 8001798:	af02      	add	r7, sp, #8
 800179a:	60f8      	str	r0, [r7, #12]
 800179c:	60b9      	str	r1, [r7, #8]
 800179e:	603b      	str	r3, [r7, #0]
 80017a0:	4613      	mov	r3, r2
 80017a2:	71fb      	strb	r3, [r7, #7]
  return (FMAC_FilterPreload(hfmac, pInput, InputSize, pOutput, OutputSize, PRELOAD_ACCESS_POLLING));
 80017a4:	79fa      	ldrb	r2, [r7, #7]
 80017a6:	2301      	movs	r3, #1
 80017a8:	9301      	str	r3, [sp, #4]
 80017aa:	7e3b      	ldrb	r3, [r7, #24]
 80017ac:	9300      	str	r3, [sp, #0]
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	68b9      	ldr	r1, [r7, #8]
 80017b2:	68f8      	ldr	r0, [r7, #12]
 80017b4:	f000 fb14 	bl	8001de0 <FMAC_FilterPreload>
 80017b8:	4603      	mov	r3, r0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3710      	adds	r7, #16
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}

080017c2 <HAL_FMAC_FilterStart>:
  *         an external IP to empty the output buffer.
  * @param  pOutputSize pointer to the size of the output buffer. The number of read data will be written here.
  * @retval HAL_StatusTypeDef HAL status
  */
HAL_StatusTypeDef HAL_FMAC_FilterStart(FMAC_HandleTypeDef *hfmac, int16_t *pOutput, uint16_t *pOutputSize)
{
 80017c2:	b580      	push	{r7, lr}
 80017c4:	b086      	sub	sp, #24
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	60f8      	str	r0, [r7, #12]
 80017ca:	60b9      	str	r1, [r7, #8]
 80017cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpcr = 0U;
 80017ce:	2300      	movs	r3, #0
 80017d0:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;

  /* Check the START bit state */
  if (FMAC_GET_START_BIT(hfmac) != 0U)
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	da01      	bge.n	80017e0 <HAL_FMAC_FilterStart+0x1e>
  {
    return HAL_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	e054      	b.n	800188a <HAL_FMAC_FilterStart+0xc8>
  }

  /* Check that a valid configuration was done previously */
  if (hfmac->FilterParam == 0U)
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d101      	bne.n	80017ec <HAL_FMAC_FilterStart+0x2a>
  {
    return HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e04e      	b.n	800188a <HAL_FMAC_FilterStart+0xc8>
  }

  /* Check handle state is ready */
  if (hfmac->State == HAL_FMAC_STATE_READY)
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	2b20      	cmp	r3, #32
 80017f6:	d145      	bne.n	8001884 <HAL_FMAC_FilterStart+0xc2>
  {
    /* Change the FMAC state */
    hfmac->State = HAL_FMAC_STATE_BUSY;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	2224      	movs	r2, #36	; 0x24
 80017fc:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    /* CR: Configure the input access (error interruptions enabled only for IT or DMA) */
    if (hfmac->InputAccess == FMAC_BUFFER_ACCESS_DMA)
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	7a1b      	ldrb	r3, [r3, #8]
 8001804:	2b01      	cmp	r3, #1
 8001806:	d104      	bne.n	8001812 <HAL_FMAC_FilterStart+0x50>
    {
      tmpcr |= FMAC_DMA_WEN;
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800180e:	617b      	str	r3, [r7, #20]
 8001810:	e007      	b.n	8001822 <HAL_FMAC_FilterStart+0x60>
    }
    else if (hfmac->InputAccess == FMAC_BUFFER_ACCESS_IT)
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	7a1b      	ldrb	r3, [r3, #8]
 8001816:	2b03      	cmp	r3, #3
 8001818:	d103      	bne.n	8001822 <HAL_FMAC_FilterStart+0x60>
    {
      tmpcr |= FMAC_IT_WIEN;
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	f043 0302 	orr.w	r3, r3, #2
 8001820:	617b      	str	r3, [r7, #20]
    {
      /* nothing to do */
    }

    /* CR: Configure the output access (error interruptions enabled only for IT or DMA) */
    if (hfmac->OutputAccess == FMAC_BUFFER_ACCESS_DMA)
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	7a5b      	ldrb	r3, [r3, #9]
 8001826:	2b01      	cmp	r3, #1
 8001828:	d104      	bne.n	8001834 <HAL_FMAC_FilterStart+0x72>
    {
      tmpcr |= FMAC_DMA_REN;
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001830:	617b      	str	r3, [r7, #20]
 8001832:	e007      	b.n	8001844 <HAL_FMAC_FilterStart+0x82>
    }
    else if (hfmac->OutputAccess == FMAC_BUFFER_ACCESS_IT)
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	7a5b      	ldrb	r3, [r3, #9]
 8001838:	2b03      	cmp	r3, #3
 800183a:	d103      	bne.n	8001844 <HAL_FMAC_FilterStart+0x82>
    {
      tmpcr |= FMAC_IT_RIEN;
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	f043 0301 	orr.w	r3, r3, #1
 8001842:	617b      	str	r3, [r7, #20]
    {
      /* nothing to do */
    }

    /* CR: Write the configuration */
    MODIFY_REG(hfmac->Instance->CR, \
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	691b      	ldr	r3, [r3, #16]
 800184a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800184e:	f023 0303 	bic.w	r3, r3, #3
 8001852:	68fa      	ldr	r2, [r7, #12]
 8001854:	6812      	ldr	r2, [r2, #0]
 8001856:	6979      	ldr	r1, [r7, #20]
 8001858:	430b      	orrs	r3, r1
 800185a:	6113      	str	r3, [r2, #16]
               FMAC_IT_RIEN | FMAC_IT_WIEN | FMAC_DMA_REN | FMAC_CR_DMAWEN, \
               tmpcr);

    /* Register the new output buffer */
    status = FMAC_ConfigFilterOutputBufferUpdateState(hfmac, pOutput, pOutputSize);
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	68b9      	ldr	r1, [r7, #8]
 8001860:	68f8      	ldr	r0, [r7, #12]
 8001862:	f000 fc1d 	bl	80020a0 <FMAC_ConfigFilterOutputBufferUpdateState>
 8001866:	4603      	mov	r3, r0
 8001868:	74fb      	strb	r3, [r7, #19]

    if (status == HAL_OK)
 800186a:	7cfb      	ldrb	r3, [r7, #19]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d104      	bne.n	800187a <HAL_FMAC_FilterStart+0xb8>
    {
      /* PARAM: Start the filter ( this can generate interrupts before the end of the HAL_FMAC_FilterStart ) */
      WRITE_REG(hfmac->Instance->PARAM, (uint32_t)(hfmac->FilterParam));
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	68fa      	ldr	r2, [r7, #12]
 8001876:	6852      	ldr	r2, [r2, #4]
 8001878:	60da      	str	r2, [r3, #12]
    }

    /* Reset the busy flag (do not overwrite the possible write and read flag) */
    hfmac->State = HAL_FMAC_STATE_READY;
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	2220      	movs	r2, #32
 800187e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8001882:	e001      	b.n	8001888 <HAL_FMAC_FilterStart+0xc6>
  }
  else
  {
    status = HAL_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	74fb      	strb	r3, [r7, #19]
  }

  return status;
 8001888:	7cfb      	ldrb	r3, [r7, #19]
}
 800188a:	4618      	mov	r0, r3
 800188c:	3718      	adds	r7, #24
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}

08001892 <HAL_FMAC_ErrorCallback>:
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure that contains
  *         the configuration information for FMAC module.
  * @retval None
  */
__weak void HAL_FMAC_ErrorCallback(FMAC_HandleTypeDef *hfmac)
{
 8001892:	b480      	push	{r7}
 8001894:	b083      	sub	sp, #12
 8001896:	af00      	add	r7, sp, #0
 8001898:	6078      	str	r0, [r7, #4]
  UNUSED(hfmac);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_FMAC_ErrorCallback can be implemented in the user file.
   */
}
 800189a:	bf00      	nop
 800189c:	370c      	adds	r7, #12
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr

080018a6 <HAL_FMAC_GetDataCallback>:
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure that contains
  *         the configuration information for FMAC module.
  * @retval None
  */
__weak void HAL_FMAC_GetDataCallback(FMAC_HandleTypeDef *hfmac)
{
 80018a6:	b480      	push	{r7}
 80018a8:	b083      	sub	sp, #12
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	6078      	str	r0, [r7, #4]
  UNUSED(hfmac);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_FMAC_GetDataCallback can be implemented in the user file.
   */
}
 80018ae:	bf00      	nop
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr

080018ba <HAL_FMAC_HalfOutputDataReadyCallback>:
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure that contains
  *         the configuration information for FMAC module.
  * @retval None
  */
__weak void HAL_FMAC_HalfOutputDataReadyCallback(FMAC_HandleTypeDef *hfmac)
{
 80018ba:	b480      	push	{r7}
 80018bc:	b083      	sub	sp, #12
 80018be:	af00      	add	r7, sp, #0
 80018c0:	6078      	str	r0, [r7, #4]
  UNUSED(hfmac);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_FMAC_HalfOutputDataReadyCallback can be implemented in the user file.
   */
}
 80018c2:	bf00      	nop
 80018c4:	370c      	adds	r7, #12
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr

080018ce <HAL_FMAC_OutputDataReadyCallback>:
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure that contains
  *         the configuration information for FMAC module.
  * @retval None
  */
__weak void HAL_FMAC_OutputDataReadyCallback(FMAC_HandleTypeDef *hfmac)
{
 80018ce:	b480      	push	{r7}
 80018d0:	b083      	sub	sp, #12
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
  UNUSED(hfmac);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_FMAC_OutputDataReadyCallback can be implemented in the user file.
   */
}
 80018d6:	bf00      	nop
 80018d8:	370c      	adds	r7, #12
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr

080018e2 <HAL_FMAC_FilterConfigCallback>:
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure that contains
  *         the configuration information for FMAC module.
  * @retval None
  */
__weak void HAL_FMAC_FilterConfigCallback(FMAC_HandleTypeDef *hfmac)
{
 80018e2:	b480      	push	{r7}
 80018e4:	b083      	sub	sp, #12
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	6078      	str	r0, [r7, #4]
  UNUSED(hfmac);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_FMAC_FilterConfigCallback can be implemented in the user file.
   */
}
 80018ea:	bf00      	nop
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr

080018f6 <HAL_FMAC_FilterPreloadCallback>:
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure that contains
  *         the configuration information for FMAC module.
  * @retval None
  */
__weak void HAL_FMAC_FilterPreloadCallback(FMAC_HandleTypeDef *hfmac)
{
 80018f6:	b480      	push	{r7}
 80018f8:	b083      	sub	sp, #12
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
  UNUSED(hfmac);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_FMAC_FilterPreloadCallback can be implemented in the user file.
   */
}
 80018fe:	bf00      	nop
 8001900:	370c      	adds	r7, #12
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr

0800190a <HAL_FMAC_IRQHandler>:
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure that contains
  *         the configuration information for FMAC module.
  * @retval None
  */
void HAL_FMAC_IRQHandler(FMAC_HandleTypeDef *hfmac)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	b084      	sub	sp, #16
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
  uint32_t itsource;

  /* Check if the read interrupt is enabled and if Y buffer empty flag isn't set */
  itsource = __HAL_FMAC_GET_IT_SOURCE(hfmac, FMAC_IT_RIEN);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	691b      	ldr	r3, [r3, #16]
 8001918:	f003 0301 	and.w	r3, r3, #1
 800191c:	60fb      	str	r3, [r7, #12]
  if ((__HAL_FMAC_GET_FLAG(hfmac, FMAC_FLAG_YEMPTY) == 0U) && (itsource != 0U))
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	695b      	ldr	r3, [r3, #20]
 8001924:	f003 0301 	and.w	r3, r3, #1
 8001928:	2b01      	cmp	r3, #1
 800192a:	d022      	beq.n	8001972 <HAL_FMAC_IRQHandler+0x68>
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d01f      	beq.n	8001972 <HAL_FMAC_IRQHandler+0x68>
  {
    /* Read some data if possible (Y size is used as a pseudo timeout in order
       to not get stuck too long under IT if FMAC keeps on processing input
       data reloaded via DMA for instance). */
    if (hfmac->pOutput != NULL)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	699b      	ldr	r3, [r3, #24]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d00a      	beq.n	8001950 <HAL_FMAC_IRQHandler+0x46>
    {
      FMAC_ReadDataIncrementPtr(hfmac, (uint16_t)FMAC_GET_Y_SIZE(hfmac));
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	0a1b      	lsrs	r3, r3, #8
 8001942:	b29b      	uxth	r3, r3
 8001944:	b2db      	uxtb	r3, r3
 8001946:	b29b      	uxth	r3, r3
 8001948:	4619      	mov	r1, r3
 800194a:	6878      	ldr	r0, [r7, #4]
 800194c:	f000 fc12 	bl	8002174 <FMAC_ReadDataIncrementPtr>
    }

    /* Indicate that data is ready to be read */
    if ((hfmac->pOutput == NULL) || (hfmac->OutputCurrentSize == *(hfmac->pOutputSize)))
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	699b      	ldr	r3, [r3, #24]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d006      	beq.n	8001966 <HAL_FMAC_IRQHandler+0x5c>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	8b9a      	ldrh	r2, [r3, #28]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6a1b      	ldr	r3, [r3, #32]
 8001960:	881b      	ldrh	r3, [r3, #0]
 8001962:	429a      	cmp	r2, r3
 8001964:	d105      	bne.n	8001972 <HAL_FMAC_IRQHandler+0x68>
    {
      /* Reset the pointers to indicate new data will be needed */
      FMAC_ResetOutputStateAndDataPointers(hfmac);
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f000 f8e6 	bl	8001b38 <FMAC_ResetOutputStateAndDataPointers>

      /* Call the output data ready callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
      hfmac->OutputDataReadyCallback(hfmac);
#else
      HAL_FMAC_OutputDataReadyCallback(hfmac);
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f7ff ffae 	bl	80018ce <HAL_FMAC_OutputDataReadyCallback>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
    }
  }

  /* Check if the write interrupt is enabled and if X1 buffer full flag isn't set */
  itsource = __HAL_FMAC_GET_IT_SOURCE(hfmac, FMAC_IT_WIEN);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	691b      	ldr	r3, [r3, #16]
 8001978:	f003 0302 	and.w	r3, r3, #2
 800197c:	60fb      	str	r3, [r7, #12]
  if ((__HAL_FMAC_GET_FLAG(hfmac, FMAC_FLAG_X1FULL) == 0U) && (itsource != 0U))
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	695b      	ldr	r3, [r3, #20]
 8001984:	f003 0302 	and.w	r3, r3, #2
 8001988:	2b02      	cmp	r3, #2
 800198a:	d022      	beq.n	80019d2 <HAL_FMAC_IRQHandler+0xc8>
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d01f      	beq.n	80019d2 <HAL_FMAC_IRQHandler+0xc8>
  {
    /* Write some data if possible (X1 size is used as a pseudo timeout in order
       to not get stuck too long under IT if FMAC keep on processing input
       data whereas its output emptied via DMA for instance). */
    if (hfmac->pInput != NULL)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d00a      	beq.n	80019b0 <HAL_FMAC_IRQHandler+0xa6>
    {
      FMAC_WriteDataIncrementPtr(hfmac, (uint16_t)FMAC_GET_X1_SIZE(hfmac));
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	0a1b      	lsrs	r3, r3, #8
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	b29b      	uxth	r3, r3
 80019a8:	4619      	mov	r1, r3
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f000 fc74 	bl	8002298 <FMAC_WriteDataIncrementPtr>
    }

    /* Indicate that new data will be needed */
    if ((hfmac->pInput == NULL) || (hfmac->InputCurrentSize == *(hfmac->pInputSize)))
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d006      	beq.n	80019c6 <HAL_FMAC_IRQHandler+0xbc>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	8a1a      	ldrh	r2, [r3, #16]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	695b      	ldr	r3, [r3, #20]
 80019c0:	881b      	ldrh	r3, [r3, #0]
 80019c2:	429a      	cmp	r2, r3
 80019c4:	d105      	bne.n	80019d2 <HAL_FMAC_IRQHandler+0xc8>
    {
      /* Reset the pointers to indicate new data will be needed */
      FMAC_ResetInputStateAndDataPointers(hfmac);
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f000 f89f 	bl	8001b0a <FMAC_ResetInputStateAndDataPointers>

      /* Call the get data callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
      hfmac->GetDataCallback(hfmac);
#else
      HAL_FMAC_GetDataCallback(hfmac);
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	f7ff ff6a 	bl	80018a6 <HAL_FMAC_GetDataCallback>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
    }
  }

  /* Check if the overflow error interrupt is enabled and if overflow error flag is raised */
  itsource = __HAL_FMAC_GET_IT_SOURCE(hfmac, FMAC_IT_OVFLIEN);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	691b      	ldr	r3, [r3, #16]
 80019d8:	f003 0304 	and.w	r3, r3, #4
 80019dc:	60fb      	str	r3, [r7, #12]
  if ((__HAL_FMAC_GET_FLAG(hfmac, FMAC_FLAG_OVFL) != 0U) && (itsource != 0U))
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	695b      	ldr	r3, [r3, #20]
 80019e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80019ec:	d101      	bne.n	80019f2 <HAL_FMAC_IRQHandler+0xe8>
 80019ee:	2301      	movs	r3, #1
 80019f0:	e000      	b.n	80019f4 <HAL_FMAC_IRQHandler+0xea>
 80019f2:	2300      	movs	r3, #0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d008      	beq.n	8001a0a <HAL_FMAC_IRQHandler+0x100>
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d005      	beq.n	8001a0a <HAL_FMAC_IRQHandler+0x100>
  {
    hfmac->ErrorCode |= HAL_FMAC_ERROR_OVFL;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a02:	f043 0204 	orr.w	r2, r3, #4
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Check if the underflow error interrupt is enabled and if underflow error flag is raised */
  itsource = __HAL_FMAC_GET_IT_SOURCE(hfmac, FMAC_IT_UNFLIEN);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	691b      	ldr	r3, [r3, #16]
 8001a10:	f003 0308 	and.w	r3, r3, #8
 8001a14:	60fb      	str	r3, [r7, #12]
  if ((__HAL_FMAC_GET_FLAG(hfmac, FMAC_FLAG_UNFL) != 0U) && (itsource != 0U))
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	695b      	ldr	r3, [r3, #20]
 8001a1c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a24:	d101      	bne.n	8001a2a <HAL_FMAC_IRQHandler+0x120>
 8001a26:	2301      	movs	r3, #1
 8001a28:	e000      	b.n	8001a2c <HAL_FMAC_IRQHandler+0x122>
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d008      	beq.n	8001a42 <HAL_FMAC_IRQHandler+0x138>
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d005      	beq.n	8001a42 <HAL_FMAC_IRQHandler+0x138>
  {
    hfmac->ErrorCode |= HAL_FMAC_ERROR_UNFL;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a3a:	f043 0202 	orr.w	r2, r3, #2
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Check if the saturation error interrupt is enabled and if saturation error flag is raised */
  itsource = __HAL_FMAC_GET_IT_SOURCE(hfmac, FMAC_IT_SATIEN);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	691b      	ldr	r3, [r3, #16]
 8001a48:	f003 0310 	and.w	r3, r3, #16
 8001a4c:	60fb      	str	r3, [r7, #12]
  if ((__HAL_FMAC_GET_FLAG(hfmac, FMAC_FLAG_SAT) != 0U) && (itsource != 0U))
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	695b      	ldr	r3, [r3, #20]
 8001a54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a5c:	d101      	bne.n	8001a62 <HAL_FMAC_IRQHandler+0x158>
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e000      	b.n	8001a64 <HAL_FMAC_IRQHandler+0x15a>
 8001a62:	2300      	movs	r3, #0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d008      	beq.n	8001a7a <HAL_FMAC_IRQHandler+0x170>
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d005      	beq.n	8001a7a <HAL_FMAC_IRQHandler+0x170>
  {
    hfmac->ErrorCode |= HAL_FMAC_ERROR_SAT;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a72:	f043 0201 	orr.w	r2, r3, #1
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Call the error callback if an error occurred */
  if (hfmac->ErrorCode != HAL_FMAC_ERROR_NONE)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d002      	beq.n	8001a88 <HAL_FMAC_IRQHandler+0x17e>
  {
    /* Call the error callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
    hfmac->ErrorCallback(hfmac);
#else
    HAL_FMAC_ErrorCallback(hfmac);
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f7ff ff05 	bl	8001892 <HAL_FMAC_ErrorCallback>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
  }
}
 8001a88:	bf00      	nop
 8001a8a:	3710      	adds	r7, #16
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <FMAC_Reset>:
  * @brief  Perform a reset of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_Reset(FMAC_HandleTypeDef *hfmac)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001a98:	f7ff f82a 	bl	8000af0 <HAL_GetTick>
 8001a9c:	60f8      	str	r0, [r7, #12]

  /* Perform the reset */
  SET_BIT(hfmac->Instance->CR, FMAC_CR_RESET);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	691a      	ldr	r2, [r3, #16]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001aac:	611a      	str	r2, [r3, #16]

  /* Wait until flag is reset */
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 8001aae:	e00f      	b.n	8001ad0 <FMAC_Reset+0x40>
  {
    if ((HAL_GetTick() - tickstart) > HAL_FMAC_RESET_TIMEOUT_VALUE)
 8001ab0:	f7ff f81e 	bl	8000af0 <HAL_GetTick>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001abe:	d907      	bls.n	8001ad0 <FMAC_Reset+0x40>
    {
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ac4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	e00a      	b.n	8001ae6 <FMAC_Reset+0x56>
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	691b      	ldr	r3, [r3, #16]
 8001ad6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d1e8      	bne.n	8001ab0 <FMAC_Reset+0x20>
    }
  }

  hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	635a      	str	r2, [r3, #52]	; 0x34
  return HAL_OK;
 8001ae4:	2300      	movs	r3, #0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3710      	adds	r7, #16
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}

08001aee <FMAC_ResetDataPointers>:
  * @brief  Reset the data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b082      	sub	sp, #8
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	6078      	str	r0, [r7, #4]
  FMAC_ResetInputStateAndDataPointers(hfmac);
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f000 f807 	bl	8001b0a <FMAC_ResetInputStateAndDataPointers>
  FMAC_ResetOutputStateAndDataPointers(hfmac);
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	f000 f81b 	bl	8001b38 <FMAC_ResetOutputStateAndDataPointers>
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <FMAC_ResetInputStateAndDataPointers>:
  * @brief  Reset the input data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetInputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	b083      	sub	sp, #12
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]
  hfmac->pInput = NULL;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2200      	movs	r2, #0
 8001b16:	60da      	str	r2, [r3, #12]
  hfmac->pInputSize = NULL;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	615a      	str	r2, [r3, #20]
  hfmac->InputCurrentSize = 0U;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2200      	movs	r2, #0
 8001b22:	821a      	strh	r2, [r3, #16]
  hfmac->WrState = HAL_FMAC_STATE_READY;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2220      	movs	r2, #32
 8001b28:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
}
 8001b2c:	bf00      	nop
 8001b2e:	370c      	adds	r7, #12
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <FMAC_ResetOutputStateAndDataPointers>:
  * @brief  Reset the output data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetOutputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  hfmac->pOutput = NULL;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2200      	movs	r2, #0
 8001b44:	619a      	str	r2, [r3, #24]
  hfmac->pOutputSize = NULL;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	621a      	str	r2, [r3, #32]
  hfmac->OutputCurrentSize = 0U;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	839a      	strh	r2, [r3, #28]
  hfmac->RdState = HAL_FMAC_STATE_READY;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2220      	movs	r2, #32
 8001b56:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
}
 8001b5a:	bf00      	nop
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
	...

08001b68 <FMAC_FilterConfig>:
  * @param  PreloadAccess access mode used for the preload (polling or DMA).
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_FilterConfig(FMAC_HandleTypeDef *hfmac, FMAC_FilterConfigTypeDef *pConfig,
                                           uint8_t PreloadAccess)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b086      	sub	sp, #24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	4613      	mov	r3, r2
 8001b74:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_FMAC_PARAM_P(pConfig->Filter, pConfig->P));
  assert_param(IS_FMAC_PARAM_Q(pConfig->Filter, pConfig->Q));
  assert_param(IS_FMAC_PARAM_R(pConfig->Filter, pConfig->R));

  /* Check the START bit state */
  if (FMAC_GET_START_BIT(hfmac) != 0U)
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	68db      	ldr	r3, [r3, #12]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	da01      	bge.n	8001b84 <FMAC_FilterConfig+0x1c>
  {
    return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	e124      	b.n	8001dce <FMAC_FilterConfig+0x266>
  }

  /* Check handle state is ready */
  if (hfmac->State != HAL_FMAC_STATE_READY)
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	2b20      	cmp	r3, #32
 8001b8e:	d001      	beq.n	8001b94 <FMAC_FilterConfig+0x2c>
  {
    return HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e11c      	b.n	8001dce <FMAC_FilterConfig+0x266>
  }

  /* Change the FMAC state */
  hfmac->State = HAL_FMAC_STATE_BUSY;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	2224      	movs	r2, #36	; 0x24
 8001b98:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b9c:	f7fe ffa8 	bl	8000af0 <HAL_GetTick>
 8001ba0:	6138      	str	r0, [r7, #16]

  /* Indicate that there is no valid configuration done */
  hfmac->FilterParam = 0U;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	605a      	str	r2, [r3, #4]

  /* FMAC_X1BUFCFG: Configure the input buffer within the internal memory if required */
  if (pConfig->InputBufferSize != 0U)
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	785b      	ldrb	r3, [r3, #1]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d010      	beq.n	8001bd2 <FMAC_FilterConfig+0x6a>
  {
    MODIFY_REG(hfmac->Instance->X1BUFCFG,                                                                   \
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	0c1b      	lsrs	r3, r3, #16
 8001bb8:	041b      	lsls	r3, r3, #16
 8001bba:	68ba      	ldr	r2, [r7, #8]
 8001bbc:	7812      	ldrb	r2, [r2, #0]
 8001bbe:	4611      	mov	r1, r2
 8001bc0:	68ba      	ldr	r2, [r7, #8]
 8001bc2:	7852      	ldrb	r2, [r2, #1]
 8001bc4:	0212      	lsls	r2, r2, #8
 8001bc6:	b292      	uxth	r2, r2
 8001bc8:	4311      	orrs	r1, r2
 8001bca:	68fa      	ldr	r2, [r7, #12]
 8001bcc:	6812      	ldr	r2, [r2, #0]
 8001bce:	430b      	orrs	r3, r1
 8001bd0:	6013      	str	r3, [r2, #0]
                ((((uint32_t)(pConfig->InputBufferSize))  << FMAC_X1BUFCFG_X1_BUF_SIZE_Pos) & \
                 FMAC_X1BUFCFG_X1_BUF_SIZE)));
  }

  /* FMAC_X1BUFCFG: Configure the input threshold if valid when compared to the configured X1 size */
  if (pConfig->InputThreshold != FMAC_THRESHOLD_NO_VALUE)
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bda:	d00c      	beq.n	8001bf6 <FMAC_FilterConfig+0x8e>
  {
    /* Check the parameter */
    assert_param(IS_FMAC_THRESHOLD_APPLICABLE(FMAC_GET_X1_SIZE(hfmac), pConfig->InputThreshold, pConfig->InputAccess));

    MODIFY_REG(hfmac->Instance->X1BUFCFG, \
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f023 7140 	bic.w	r1, r3, #50331648	; 0x3000000
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f003 7240 	and.w	r2, r3, #50331648	; 0x3000000
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	430a      	orrs	r2, r1
 8001bf4:	601a      	str	r2, [r3, #0]
               FMAC_X1BUFCFG_FULL_WM,     \
               ((pConfig->InputThreshold) & FMAC_X1BUFCFG_FULL_WM));
  }

  /* FMAC_X2BUFCFG: Configure the coefficient buffer within the internal memory */
  if (pConfig->CoeffBufferSize != 0U)
 8001bf6:	68bb      	ldr	r3, [r7, #8]
 8001bf8:	7a5b      	ldrb	r3, [r3, #9]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d010      	beq.n	8001c20 <FMAC_FilterConfig+0xb8>
  {
    MODIFY_REG(hfmac->Instance->X2BUFCFG,                                                                   \
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	0c1b      	lsrs	r3, r3, #16
 8001c06:	041b      	lsls	r3, r3, #16
 8001c08:	68ba      	ldr	r2, [r7, #8]
 8001c0a:	7a12      	ldrb	r2, [r2, #8]
 8001c0c:	4611      	mov	r1, r2
 8001c0e:	68ba      	ldr	r2, [r7, #8]
 8001c10:	7a52      	ldrb	r2, [r2, #9]
 8001c12:	0212      	lsls	r2, r2, #8
 8001c14:	b292      	uxth	r2, r2
 8001c16:	4311      	orrs	r1, r2
 8001c18:	68fa      	ldr	r2, [r7, #12]
 8001c1a:	6812      	ldr	r2, [r2, #0]
 8001c1c:	430b      	orrs	r3, r1
 8001c1e:	6053      	str	r3, [r2, #4]
                ((((uint32_t)(pConfig->CoeffBufferSize))  << FMAC_X2BUFCFG_X2_BUF_SIZE_Pos) &\
                 FMAC_X2BUFCFG_X2_BUF_SIZE)));
  }

  /* FMAC_YBUFCFG: Configure the output buffer within the internal memory if required */
  if (pConfig->OutputBufferSize != 0U)
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	7adb      	ldrb	r3, [r3, #11]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d010      	beq.n	8001c4a <FMAC_FilterConfig+0xe2>
  {
    MODIFY_REG(hfmac->Instance->YBUFCFG,                                                                    \
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	0c1b      	lsrs	r3, r3, #16
 8001c30:	041b      	lsls	r3, r3, #16
 8001c32:	68ba      	ldr	r2, [r7, #8]
 8001c34:	7a92      	ldrb	r2, [r2, #10]
 8001c36:	4611      	mov	r1, r2
 8001c38:	68ba      	ldr	r2, [r7, #8]
 8001c3a:	7ad2      	ldrb	r2, [r2, #11]
 8001c3c:	0212      	lsls	r2, r2, #8
 8001c3e:	b292      	uxth	r2, r2
 8001c40:	4311      	orrs	r1, r2
 8001c42:	68fa      	ldr	r2, [r7, #12]
 8001c44:	6812      	ldr	r2, [r2, #0]
 8001c46:	430b      	orrs	r3, r1
 8001c48:	6093      	str	r3, [r2, #8]
               (((((uint32_t)(pConfig->OutputBaseAddress)) << FMAC_YBUFCFG_Y_BASE_Pos)     & FMAC_YBUFCFG_Y_BASE) |    \
                ((((uint32_t)(pConfig->OutputBufferSize))  << FMAC_YBUFCFG_Y_BUF_SIZE_Pos) & FMAC_YBUFCFG_Y_BUF_SIZE)));
  }

  /* FMAC_YBUFCFG: Configure the output threshold if valid when compared to the configured Y size */
  if (pConfig->OutputThreshold != FMAC_THRESHOLD_NO_VALUE)
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	68db      	ldr	r3, [r3, #12]
 8001c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c52:	d00c      	beq.n	8001c6e <FMAC_FilterConfig+0x106>
  {
    /* Check the parameter */
    assert_param(IS_FMAC_THRESHOLD_APPLICABLE(FMAC_GET_Y_SIZE(hfmac), pConfig->OutputThreshold, pConfig->OutputAccess));

    MODIFY_REG(hfmac->Instance->YBUFCFG, \
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f023 7140 	bic.w	r1, r3, #50331648	; 0x3000000
 8001c5e:	68bb      	ldr	r3, [r7, #8]
 8001c60:	68db      	ldr	r3, [r3, #12]
 8001c62:	f003 7240 	and.w	r2, r3, #50331648	; 0x3000000
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	430a      	orrs	r2, r1
 8001c6c:	609a      	str	r2, [r3, #8]
               FMAC_YBUFCFG_EMPTY_WM,    \
               ((pConfig->OutputThreshold) & FMAC_YBUFCFG_EMPTY_WM));
  }

  /* FMAC_CR: Configure the clip feature */
  tmpcr = pConfig->Clip & FMAC_CR_CLIPEN;
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	6a1b      	ldr	r3, [r3, #32]
 8001c72:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c76:	617b      	str	r3, [r7, #20]

  /* FMAC_CR: If IT or DMA will be used, enable error interrupts.
    * Being more a debugging feature, FMAC_CR_SATIEN isn't enabled by default. */
  if ((pConfig->InputAccess  == FMAC_BUFFER_ACCESS_DMA) || (pConfig->InputAccess  == FMAC_BUFFER_ACCESS_IT) ||
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	7f5b      	ldrb	r3, [r3, #29]
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d00b      	beq.n	8001c98 <FMAC_FilterConfig+0x130>
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	7f5b      	ldrb	r3, [r3, #29]
 8001c84:	2b03      	cmp	r3, #3
 8001c86:	d007      	beq.n	8001c98 <FMAC_FilterConfig+0x130>
      (pConfig->OutputAccess == FMAC_BUFFER_ACCESS_DMA) || (pConfig->OutputAccess == FMAC_BUFFER_ACCESS_IT))
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	7f9b      	ldrb	r3, [r3, #30]
  if ((pConfig->InputAccess  == FMAC_BUFFER_ACCESS_DMA) || (pConfig->InputAccess  == FMAC_BUFFER_ACCESS_IT) ||
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d003      	beq.n	8001c98 <FMAC_FilterConfig+0x130>
      (pConfig->OutputAccess == FMAC_BUFFER_ACCESS_DMA) || (pConfig->OutputAccess == FMAC_BUFFER_ACCESS_IT))
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	7f9b      	ldrb	r3, [r3, #30]
 8001c94:	2b03      	cmp	r3, #3
 8001c96:	d103      	bne.n	8001ca0 <FMAC_FilterConfig+0x138>
  {
    tmpcr |= FMAC_IT_UNFLIEN | FMAC_IT_OVFLIEN;
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	f043 030c 	orr.w	r3, r3, #12
 8001c9e:	617b      	str	r3, [r7, #20]
  }

  /* FMAC_CR: write the value */
  WRITE_REG(hfmac->Instance->CR, tmpcr);
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	697a      	ldr	r2, [r7, #20]
 8001ca6:	611a      	str	r2, [r3, #16]

  /* Save the input/output accesses in order to configure RIEN, WIEN, DMAREN and DMAWEN during filter start */
  hfmac->InputAccess = pConfig->InputAccess;
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	7f5a      	ldrb	r2, [r3, #29]
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	721a      	strb	r2, [r3, #8]
  hfmac->OutputAccess = pConfig->OutputAccess;
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	7f9a      	ldrb	r2, [r3, #30]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	725a      	strb	r2, [r3, #9]
  assert_param(((pConfig->Filter == FMAC_FUNC_CONVO_FIR) && (x2size >= pConfig->P)) || \
               ((pConfig->Filter == FMAC_FUNC_IIR_DIRECT_FORM_1) && \
                (x2size >= ((uint32_t)pConfig->P + (uint32_t)pConfig->Q))));

  /* Build the PARAM value that will be used when starting the filter */
  hfmac->FilterParam = (FMAC_PARAM_START | pConfig->Filter |                   \
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((((uint32_t)(pConfig->P)) << FMAC_PARAM_P_Pos) & FMAC_PARAM_P) | \
 8001cbc:	68ba      	ldr	r2, [r7, #8]
 8001cbe:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
  hfmac->FilterParam = (FMAC_PARAM_START | pConfig->Filter |                   \
 8001cc2:	431a      	orrs	r2, r3
                        ((((uint32_t)(pConfig->Q)) << FMAC_PARAM_Q_Pos) & FMAC_PARAM_Q) | \
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001cca:	021b      	lsls	r3, r3, #8
 8001ccc:	b29b      	uxth	r3, r3
                        ((((uint32_t)(pConfig->P)) << FMAC_PARAM_P_Pos) & FMAC_PARAM_P) | \
 8001cce:	431a      	orrs	r2, r3
                        ((((uint32_t)(pConfig->R)) << FMAC_PARAM_R_Pos) & FMAC_PARAM_R));
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001cd6:	041b      	lsls	r3, r3, #16
 8001cd8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
                        ((((uint32_t)(pConfig->Q)) << FMAC_PARAM_Q_Pos) & FMAC_PARAM_Q) | \
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
  hfmac->FilterParam = (FMAC_PARAM_START | pConfig->Filter |                   \
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	605a      	str	r2, [r3, #4]

  /* Initialize the coefficient buffer if required (pCoeffA for FIR only) */
  if ((pConfig->pCoeffB != NULL) && (pConfig->CoeffBSize != 0U))
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	699b      	ldr	r3, [r3, #24]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d06a      	beq.n	8001dc4 <FMAC_FilterConfig+0x25c>
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	7f1b      	ldrb	r3, [r3, #28]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d066      	beq.n	8001dc4 <FMAC_FilterConfig+0x25c>
                 ((pConfig->Filter == FMAC_FUNC_IIR_DIRECT_FORM_1) &&
                  (pConfig->pCoeffA != NULL) && (pConfig->CoeffASize != 0U) &&
                  (pConfig->CoeffASize >= pConfig->Q)));

    /* Write number of values to be loaded, the data load function and start the operation */
    WRITE_REG(hfmac->Instance->PARAM,                      \
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	7f1b      	ldrb	r3, [r3, #28]
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	7d1b      	ldrb	r3, [r3, #20]
 8001d00:	021b      	lsls	r3, r3, #8
 8001d02:	431a      	orrs	r2, r3
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f042 4202 	orr.w	r2, r2, #2181038080	; 0x82000000
 8001d0c:	60da      	str	r2, [r3, #12]
              (((uint32_t)(pConfig->CoeffBSize) << FMAC_PARAM_P_Pos) | \
               ((uint32_t)(pConfig->CoeffASize) << FMAC_PARAM_Q_Pos) | \
               FMAC_FUNC_LOAD_X2 | FMAC_PARAM_START));

    if (PreloadAccess == PRELOAD_ACCESS_POLLING)
 8001d0e:	79fb      	ldrb	r3, [r7, #7]
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d133      	bne.n	8001d7c <FMAC_FilterConfig+0x214>
    {
      /* Load the buffer into the internal memory */
      FMAC_WritePreloadDataIncrementPtr(hfmac, &(pConfig->pCoeffB), pConfig->CoeffBSize);
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	f103 0118 	add.w	r1, r3, #24
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	7f1b      	ldrb	r3, [r3, #28]
 8001d1e:	461a      	mov	r2, r3
 8001d20:	68f8      	ldr	r0, [r7, #12]
 8001d22:	f000 f977 	bl	8002014 <FMAC_WritePreloadDataIncrementPtr>

      /* Load pCoeffA if needed */
      if ((pConfig->pCoeffA != NULL) && (pConfig->CoeffASize != 0U))
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	691b      	ldr	r3, [r3, #16]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d00c      	beq.n	8001d48 <FMAC_FilterConfig+0x1e0>
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	7d1b      	ldrb	r3, [r3, #20]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d008      	beq.n	8001d48 <FMAC_FilterConfig+0x1e0>
      {
        /* Load the buffer into the internal memory */
        FMAC_WritePreloadDataIncrementPtr(hfmac, &(pConfig->pCoeffA), pConfig->CoeffASize);
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	f103 0110 	add.w	r1, r3, #16
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	7d1b      	ldrb	r3, [r3, #20]
 8001d40:	461a      	mov	r2, r3
 8001d42:	68f8      	ldr	r0, [r7, #12]
 8001d44:	f000 f966 	bl	8002014 <FMAC_WritePreloadDataIncrementPtr>
      }

      /* Wait for the end of the writing */
      if (FMAC_WaitOnStartUntilTimeout(hfmac, tickstart, HAL_FMAC_TIMEOUT_VALUE) != HAL_OK)
 8001d48:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d4c:	6939      	ldr	r1, [r7, #16]
 8001d4e:	68f8      	ldr	r0, [r7, #12]
 8001d50:	f000 f985 	bl	800205e <FMAC_WaitOnStartUntilTimeout>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d00b      	beq.n	8001d72 <FMAC_FilterConfig+0x20a>
      {
        hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d5e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	635a      	str	r2, [r3, #52]	; 0x34
        hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	22a0      	movs	r2, #160	; 0xa0
 8001d6a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
        return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e02d      	b.n	8001dce <FMAC_FilterConfig+0x266>
      }

      /* Change the FMAC state */
      hfmac->State = HAL_FMAC_STATE_READY;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2220      	movs	r2, #32
 8001d76:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    if (PreloadAccess == PRELOAD_ACCESS_POLLING)
 8001d7a:	e027      	b.n	8001dcc <FMAC_FilterConfig+0x264>
    }
    else
    {
      hfmac->pInput = pConfig->pCoeffA;
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	691a      	ldr	r2, [r3, #16]
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	60da      	str	r2, [r3, #12]
      hfmac->InputCurrentSize = pConfig->CoeffASize;
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	7d1b      	ldrb	r3, [r3, #20]
 8001d88:	b29a      	uxth	r2, r3
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	821a      	strh	r2, [r3, #16]

      /* Set the FMAC DMA transfer complete callback */
      hfmac->hdmaPreload->XferHalfCpltCallback = NULL;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d92:	2200      	movs	r2, #0
 8001d94:	631a      	str	r2, [r3, #48]	; 0x30
      hfmac->hdmaPreload->XferCpltCallback = FMAC_DMAFilterConfig;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d9a:	4a0f      	ldr	r2, [pc, #60]	; (8001dd8 <FMAC_FilterConfig+0x270>)
 8001d9c:	62da      	str	r2, [r3, #44]	; 0x2c
      /* Set the DMA error callback */
      hfmac->hdmaPreload->XferErrorCallback = FMAC_DMAError;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001da2:	4a0e      	ldr	r2, [pc, #56]	; (8001ddc <FMAC_FilterConfig+0x274>)
 8001da4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA stream managing FMAC preload data write */
      return (HAL_DMA_Start_IT(hfmac->hdmaPreload, (uint32_t)pConfig->pCoeffB, (uint32_t)&hfmac->Instance->WDATA,
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	699b      	ldr	r3, [r3, #24]
 8001dae:	4619      	mov	r1, r3
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	3318      	adds	r3, #24
 8001db6:	461a      	mov	r2, r3
                               pConfig->CoeffBSize));
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	7f1b      	ldrb	r3, [r3, #28]
      return (HAL_DMA_Start_IT(hfmac->hdmaPreload, (uint32_t)pConfig->pCoeffB, (uint32_t)&hfmac->Instance->WDATA,
 8001dbc:	f7ff fad0 	bl	8001360 <HAL_DMA_Start_IT>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	e004      	b.n	8001dce <FMAC_FilterConfig+0x266>
    }
  }
  else
  {
    /* Change the FMAC state */
    hfmac->State = HAL_FMAC_STATE_READY;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2220      	movs	r2, #32
 8001dc8:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }

  return HAL_OK;
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3718      	adds	r7, #24
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	080023f9 	.word	0x080023f9
 8001ddc:	080025b5 	.word	0x080025b5

08001de0 <FMAC_FilterPreload>:
  *         all these calls), an error will be returned.
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_FilterPreload(FMAC_HandleTypeDef *hfmac, int16_t *pInput, uint8_t InputSize,
                                            int16_t *pOutput, uint8_t OutputSize, uint8_t PreloadAccess)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b086      	sub	sp, #24
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	60f8      	str	r0, [r7, #12]
 8001de8:	60b9      	str	r1, [r7, #8]
 8001dea:	603b      	str	r3, [r7, #0]
 8001dec:	4613      	mov	r3, r2
 8001dee:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the START bit state */
  if (FMAC_GET_START_BIT(hfmac) != 0U)
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	68db      	ldr	r3, [r3, #12]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	da01      	bge.n	8001dfe <FMAC_FilterPreload+0x1e>
  {
    return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e102      	b.n	8002004 <FMAC_FilterPreload+0x224>
  }

  /* Check that a valid configuration was done previously */
  if (hfmac->FilterParam == 0U)
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d101      	bne.n	8001e0a <FMAC_FilterPreload+0x2a>
  {
    return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e0fc      	b.n	8002004 <FMAC_FilterPreload+0x224>
  }

  /* Check the preload input buffers isn't too big */
  if ((InputSize > FMAC_GET_X1_SIZE(hfmac)) && (pInput != NULL))
 8001e0a:	79fa      	ldrb	r2, [r7, #7]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	0a1b      	lsrs	r3, r3, #8
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d904      	bls.n	8001e24 <FMAC_FilterPreload+0x44>
 8001e1a:	68bb      	ldr	r3, [r7, #8]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <FMAC_FilterPreload+0x44>
  {
    return HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e0ef      	b.n	8002004 <FMAC_FilterPreload+0x224>
  }

  /* Check the preload output buffer isn't too big */
  if ((OutputSize > FMAC_GET_Y_SIZE(hfmac)) && (pOutput != NULL))
 8001e24:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	0a1b      	lsrs	r3, r3, #8
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d904      	bls.n	8001e40 <FMAC_FilterPreload+0x60>
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <FMAC_FilterPreload+0x60>
  {
    return HAL_ERROR;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e0e1      	b.n	8002004 <FMAC_FilterPreload+0x224>
  }

  /* Check handle state is ready */
  if (hfmac->State != HAL_FMAC_STATE_READY)
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	2b20      	cmp	r3, #32
 8001e4a:	d001      	beq.n	8001e50 <FMAC_FilterPreload+0x70>
  {
    return HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e0d9      	b.n	8002004 <FMAC_FilterPreload+0x224>
  }

  /* Change the FMAC state */
  hfmac->State = HAL_FMAC_STATE_BUSY;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	2224      	movs	r2, #36	; 0x24
 8001e54:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e58:	f7fe fe4a 	bl	8000af0 <HAL_GetTick>
 8001e5c:	6138      	str	r0, [r7, #16]

  /* Preload the input buffer if required */
  if ((pInput != NULL) && (InputSize != 0U))
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d049      	beq.n	8001ef8 <FMAC_FilterPreload+0x118>
 8001e64:	79fb      	ldrb	r3, [r7, #7]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d046      	beq.n	8001ef8 <FMAC_FilterPreload+0x118>
  {
    /* Write number of values to be loaded, the data load function and start the operation */
    WRITE_REG(hfmac->Instance->PARAM, \
 8001e6a:	79fa      	ldrb	r2, [r7, #7]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f042 4201 	orr.w	r2, r2, #2164260864	; 0x81000000
 8001e74:	60da      	str	r2, [r3, #12]
              (((uint32_t)InputSize << FMAC_PARAM_P_Pos) | FMAC_FUNC_LOAD_X1 | FMAC_PARAM_START));

    if (PreloadAccess == PRELOAD_ACCESS_POLLING)
 8001e76:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	d11b      	bne.n	8001eb6 <FMAC_FilterPreload+0xd6>
    {
      /* Load the buffer into the internal memory */
      FMAC_WritePreloadDataIncrementPtr(hfmac, &pInput, InputSize);
 8001e7e:	79fa      	ldrb	r2, [r7, #7]
 8001e80:	f107 0308 	add.w	r3, r7, #8
 8001e84:	4619      	mov	r1, r3
 8001e86:	68f8      	ldr	r0, [r7, #12]
 8001e88:	f000 f8c4 	bl	8002014 <FMAC_WritePreloadDataIncrementPtr>

      /* Wait for the end of the writing */
      if (FMAC_WaitOnStartUntilTimeout(hfmac, tickstart, HAL_FMAC_TIMEOUT_VALUE) != HAL_OK)
 8001e8c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001e90:	6939      	ldr	r1, [r7, #16]
 8001e92:	68f8      	ldr	r0, [r7, #12]
 8001e94:	f000 f8e3 	bl	800205e <FMAC_WaitOnStartUntilTimeout>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d02c      	beq.n	8001ef8 <FMAC_FilterPreload+0x118>
      {
        hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ea2:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	635a      	str	r2, [r3, #52]	; 0x34
        hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	22a0      	movs	r2, #160	; 0xa0
 8001eae:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
        return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e0a6      	b.n	8002004 <FMAC_FilterPreload+0x224>
      }
    }
    else
    {
      hfmac->pInput = pOutput;
 8001eb6:	683a      	ldr	r2, [r7, #0]
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	60da      	str	r2, [r3, #12]
      hfmac->InputCurrentSize = OutputSize;
 8001ebc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001ec0:	b29a      	uxth	r2, r3
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	821a      	strh	r2, [r3, #16]

      /* Set the FMAC DMA transfer complete callback */
      hfmac->hdmaPreload->XferHalfCpltCallback = NULL;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eca:	2200      	movs	r2, #0
 8001ecc:	631a      	str	r2, [r3, #48]	; 0x30
      hfmac->hdmaPreload->XferCpltCallback = FMAC_DMAFilterPreload;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ed2:	4a4e      	ldr	r2, [pc, #312]	; (800200c <FMAC_FilterPreload+0x22c>)
 8001ed4:	62da      	str	r2, [r3, #44]	; 0x2c
      /* Set the DMA error callback */
      hfmac->hdmaPreload->XferErrorCallback = FMAC_DMAError;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eda:	4a4d      	ldr	r2, [pc, #308]	; (8002010 <FMAC_FilterPreload+0x230>)
 8001edc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA stream managing FMAC preload data write */
      return (HAL_DMA_Start_IT(hfmac->hdmaPreload, (uint32_t)pInput, (uint32_t)&hfmac->Instance->WDATA, InputSize));
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	3318      	adds	r3, #24
 8001eec:	461a      	mov	r2, r3
 8001eee:	79fb      	ldrb	r3, [r7, #7]
 8001ef0:	f7ff fa36 	bl	8001360 <HAL_DMA_Start_IT>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	e085      	b.n	8002004 <FMAC_FilterPreload+0x224>
    }
  }

  /* Preload the output buffer if required */
  if ((pOutput != NULL) && (OutputSize != 0U))
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d04a      	beq.n	8001f94 <FMAC_FilterPreload+0x1b4>
 8001efe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d046      	beq.n	8001f94 <FMAC_FilterPreload+0x1b4>
  {
    /* Write number of values to be loaded, the data load function and start the operation */
    WRITE_REG(hfmac->Instance->PARAM, \
 8001f06:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f042 4203 	orr.w	r2, r2, #2197815296	; 0x83000000
 8001f12:	60da      	str	r2, [r3, #12]
              (((uint32_t)OutputSize << FMAC_PARAM_P_Pos) | FMAC_FUNC_LOAD_Y | FMAC_PARAM_START));

    if (PreloadAccess == PRELOAD_ACCESS_POLLING)
 8001f14:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001f18:	2b01      	cmp	r3, #1
 8001f1a:	d11b      	bne.n	8001f54 <FMAC_FilterPreload+0x174>
    {
      /* Load the buffer into the internal memory */
      FMAC_WritePreloadDataIncrementPtr(hfmac, &pOutput, OutputSize);
 8001f1c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001f20:	463b      	mov	r3, r7
 8001f22:	4619      	mov	r1, r3
 8001f24:	68f8      	ldr	r0, [r7, #12]
 8001f26:	f000 f875 	bl	8002014 <FMAC_WritePreloadDataIncrementPtr>

      /* Wait for the end of the writing */
      if (FMAC_WaitOnStartUntilTimeout(hfmac, tickstart, HAL_FMAC_TIMEOUT_VALUE) != HAL_OK)
 8001f2a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f2e:	6939      	ldr	r1, [r7, #16]
 8001f30:	68f8      	ldr	r0, [r7, #12]
 8001f32:	f000 f894 	bl	800205e <FMAC_WaitOnStartUntilTimeout>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d02b      	beq.n	8001f94 <FMAC_FilterPreload+0x1b4>
      {
        hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f40:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	635a      	str	r2, [r3, #52]	; 0x34
        hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	22a0      	movs	r2, #160	; 0xa0
 8001f4c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
        return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e057      	b.n	8002004 <FMAC_FilterPreload+0x224>
      }
    }
    else
    {
      hfmac->pInput = NULL;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	2200      	movs	r2, #0
 8001f58:	60da      	str	r2, [r3, #12]
      hfmac->InputCurrentSize = 0U;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	821a      	strh	r2, [r3, #16]

      /* Set the FMAC DMA transfer complete callback */
      hfmac->hdmaPreload->XferHalfCpltCallback = NULL;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f64:	2200      	movs	r2, #0
 8001f66:	631a      	str	r2, [r3, #48]	; 0x30
      hfmac->hdmaPreload->XferCpltCallback = FMAC_DMAFilterPreload;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f6c:	4a27      	ldr	r2, [pc, #156]	; (800200c <FMAC_FilterPreload+0x22c>)
 8001f6e:	62da      	str	r2, [r3, #44]	; 0x2c
      /* Set the DMA error callback */
      hfmac->hdmaPreload->XferErrorCallback = FMAC_DMAError;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f74:	4a26      	ldr	r2, [pc, #152]	; (8002010 <FMAC_FilterPreload+0x230>)
 8001f76:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA stream managing FMAC preload data write */
      return (HAL_DMA_Start_IT(hfmac->hdmaPreload, (uint32_t)pOutput, (uint32_t)&hfmac->Instance->WDATA, OutputSize));
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	4619      	mov	r1, r3
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	3318      	adds	r3, #24
 8001f86:	461a      	mov	r2, r3
 8001f88:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f8c:	f7ff f9e8 	bl	8001360 <HAL_DMA_Start_IT>
 8001f90:	4603      	mov	r3, r0
 8001f92:	e037      	b.n	8002004 <FMAC_FilterPreload+0x224>
    }
  }

  /* Update the error codes */
  if (__HAL_FMAC_GET_FLAG(hfmac, FMAC_FLAG_OVFL))
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	695b      	ldr	r3, [r3, #20]
 8001f9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fa2:	d105      	bne.n	8001fb0 <FMAC_FilterPreload+0x1d0>
  {
    hfmac->ErrorCode |= HAL_FMAC_ERROR_OVFL;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fa8:	f043 0204 	orr.w	r2, r3, #4
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (__HAL_FMAC_GET_FLAG(hfmac, FMAC_FLAG_UNFL))
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	695b      	ldr	r3, [r3, #20]
 8001fb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fbe:	d105      	bne.n	8001fcc <FMAC_FilterPreload+0x1ec>
  {
    hfmac->ErrorCode |= HAL_FMAC_ERROR_UNFL;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fc4:	f043 0202 	orr.w	r2, r3, #2
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (__HAL_FMAC_GET_FLAG(hfmac, FMAC_FLAG_SAT))
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	695b      	ldr	r3, [r3, #20]
 8001fd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fda:	d105      	bne.n	8001fe8 <FMAC_FilterPreload+0x208>
  {
    hfmac->ErrorCode |= HAL_FMAC_ERROR_SAT;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fe0:	f043 0201 	orr.w	r2, r3, #1
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Change the FMAC state */
  hfmac->State = HAL_FMAC_STATE_READY;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2220      	movs	r2, #32
 8001fec:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  /* Return function status */
  if (hfmac->ErrorCode == HAL_FMAC_ERROR_NONE)
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d102      	bne.n	8001ffe <FMAC_FilterPreload+0x21e>
  {
    status = HAL_OK;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	75fb      	strb	r3, [r7, #23]
 8001ffc:	e001      	b.n	8002002 <FMAC_FilterPreload+0x222>
  }
  else
  {
    status = HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002002:	7dfb      	ldrb	r3, [r7, #23]
}
 8002004:	4618      	mov	r0, r3
 8002006:	3718      	adds	r7, #24
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	080024c5 	.word	0x080024c5
 8002010:	080025b5 	.word	0x080025b5

08002014 <FMAC_WritePreloadDataIncrementPtr>:
  * @param  ppData pointer to pointer to the data buffer.
  * @param  Size size of the data buffer.
  * @retval None
  */
static void FMAC_WritePreloadDataIncrementPtr(FMAC_HandleTypeDef *hfmac, int16_t **ppData, uint8_t Size)
{
 8002014:	b480      	push	{r7}
 8002016:	b087      	sub	sp, #28
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	4613      	mov	r3, r2
 8002020:	71fb      	strb	r3, [r7, #7]
  uint8_t index;

  /* Load the buffer into the internal memory */
  for (index = Size; index > 0U; index--)
 8002022:	79fb      	ldrb	r3, [r7, #7]
 8002024:	75fb      	strb	r3, [r7, #23]
 8002026:	e010      	b.n	800204a <FMAC_WritePreloadDataIncrementPtr+0x36>
  {
    WRITE_REG(hfmac->Instance->WDATA, (((uint32_t)(*(*ppData))) & FMAC_WDATA_WDATA));
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002030:	461a      	mov	r2, r3
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	b292      	uxth	r2, r2
 8002038:	619a      	str	r2, [r3, #24]
    (*ppData)++;
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	1c9a      	adds	r2, r3, #2
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	601a      	str	r2, [r3, #0]
  for (index = Size; index > 0U; index--)
 8002044:	7dfb      	ldrb	r3, [r7, #23]
 8002046:	3b01      	subs	r3, #1
 8002048:	75fb      	strb	r3, [r7, #23]
 800204a:	7dfb      	ldrb	r3, [r7, #23]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d1eb      	bne.n	8002028 <FMAC_WritePreloadDataIncrementPtr+0x14>
  }
}
 8002050:	bf00      	nop
 8002052:	bf00      	nop
 8002054:	371c      	adds	r7, #28
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr

0800205e <FMAC_WaitOnStartUntilTimeout>:
  * @param  Tickstart Tick start value.
  * @param  Timeout Timeout duration.
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_WaitOnStartUntilTimeout(FMAC_HandleTypeDef *hfmac, uint32_t Tickstart, uint32_t Timeout)
{
 800205e:	b580      	push	{r7, lr}
 8002060:	b084      	sub	sp, #16
 8002062:	af00      	add	r7, sp, #0
 8002064:	60f8      	str	r0, [r7, #12]
 8002066:	60b9      	str	r1, [r7, #8]
 8002068:	607a      	str	r2, [r7, #4]
  /* Wait until flag changes */
  while (READ_BIT(hfmac->Instance->PARAM, FMAC_PARAM_START) != 0U)
 800206a:	e00f      	b.n	800208c <FMAC_WaitOnStartUntilTimeout+0x2e>
  {
    if ((HAL_GetTick() - Tickstart) > Timeout)
 800206c:	f7fe fd40 	bl	8000af0 <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	429a      	cmp	r2, r3
 800207a:	d207      	bcs.n	800208c <FMAC_WaitOnStartUntilTimeout+0x2e>
    {
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002080:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	635a      	str	r2, [r3, #52]	; 0x34

      return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	e005      	b.n	8002098 <FMAC_WaitOnStartUntilTimeout+0x3a>
  while (READ_BIT(hfmac->Instance->PARAM, FMAC_PARAM_START) != 0U)
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	68db      	ldr	r3, [r3, #12]
 8002092:	2b00      	cmp	r3, #0
 8002094:	dbea      	blt.n	800206c <FMAC_WaitOnStartUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002096:	2300      	movs	r3, #0
}
 8002098:	4618      	mov	r0, r3
 800209a:	3710      	adds	r7, #16
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}

080020a0 <FMAC_ConfigFilterOutputBufferUpdateState>:
  *         of data read from FMAC).
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_ConfigFilterOutputBufferUpdateState(FMAC_HandleTypeDef *hfmac, int16_t *pOutput,
                                                                  uint16_t *pOutputSize)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	60f8      	str	r0, [r7, #12]
 80020a8:	60b9      	str	r1, [r7, #8]
 80020aa:	607a      	str	r2, [r7, #4]
  /* Reset the current size */
  hfmac->OutputCurrentSize = 0U;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	2200      	movs	r2, #0
 80020b0:	839a      	strh	r2, [r3, #28]

  /* Check whether a valid pointer was provided */
  if ((pOutput == NULL) || (pOutputSize == NULL) || (*pOutputSize == 0U))
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d006      	beq.n	80020c6 <FMAC_ConfigFilterOutputBufferUpdateState+0x26>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d003      	beq.n	80020c6 <FMAC_ConfigFilterOutputBufferUpdateState+0x26>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	881b      	ldrh	r3, [r3, #0]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d10a      	bne.n	80020dc <FMAC_ConfigFilterOutputBufferUpdateState+0x3c>
  {
    /* The user will have to provide a valid configuration later */
    hfmac->pOutput = NULL;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2200      	movs	r2, #0
 80020ca:	619a      	str	r2, [r3, #24]
    hfmac->pOutputSize = NULL;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	2200      	movs	r2, #0
 80020d0:	621a      	str	r2, [r3, #32]
    hfmac->RdState = HAL_FMAC_STATE_READY;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2220      	movs	r2, #32
 80020d6:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 80020da:	e03f      	b.n	800215c <FMAC_ConfigFilterOutputBufferUpdateState+0xbc>
  }
  /* Handle the pointer depending on the input access */
  else if (hfmac->OutputAccess == FMAC_BUFFER_ACCESS_DMA)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	7a5b      	ldrb	r3, [r3, #9]
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d122      	bne.n	800212a <FMAC_ConfigFilterOutputBufferUpdateState+0x8a>
  {
    hfmac->pOutput = NULL;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2200      	movs	r2, #0
 80020e8:	619a      	str	r2, [r3, #24]
    hfmac->pOutputSize = NULL;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	2200      	movs	r2, #0
 80020ee:	621a      	str	r2, [r3, #32]
    hfmac->RdState = HAL_FMAC_STATE_BUSY_RD;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2225      	movs	r2, #37	; 0x25
 80020f4:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

    /* Set the FMAC DMA transfer complete callback */
    hfmac->hdmaOut->XferHalfCpltCallback = FMAC_DMAHalfOutputDataReady;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020fc:	4a1a      	ldr	r2, [pc, #104]	; (8002168 <FMAC_ConfigFilterOutputBufferUpdateState+0xc8>)
 80020fe:	631a      	str	r2, [r3, #48]	; 0x30
    hfmac->hdmaOut->XferCpltCallback = FMAC_DMAOutputDataReady;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002104:	4a19      	ldr	r2, [pc, #100]	; (800216c <FMAC_ConfigFilterOutputBufferUpdateState+0xcc>)
 8002106:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Set the DMA error callback */
    hfmac->hdmaOut->XferErrorCallback = FMAC_DMAError;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800210c:	4a18      	ldr	r2, [pc, #96]	; (8002170 <FMAC_ConfigFilterOutputBufferUpdateState+0xd0>)
 800210e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA stream managing FMAC output data read */
    return (HAL_DMA_Start_IT(hfmac->hdmaOut, (uint32_t)&hfmac->Instance->RDATA, (uint32_t)pOutput, *pOutputSize));
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	331c      	adds	r3, #28
 800211a:	4619      	mov	r1, r3
 800211c:	68ba      	ldr	r2, [r7, #8]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	881b      	ldrh	r3, [r3, #0]
 8002122:	f7ff f91d 	bl	8001360 <HAL_DMA_Start_IT>
 8002126:	4603      	mov	r3, r0
 8002128:	e019      	b.n	800215e <FMAC_ConfigFilterOutputBufferUpdateState+0xbe>
  }
  else if (hfmac->OutputAccess == FMAC_BUFFER_ACCESS_NONE)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	7a5b      	ldrb	r3, [r3, #9]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d10a      	bne.n	8002148 <FMAC_ConfigFilterOutputBufferUpdateState+0xa8>
  {
    hfmac->pOutput = NULL;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	2200      	movs	r2, #0
 8002136:	619a      	str	r2, [r3, #24]
    hfmac->pOutputSize = NULL;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2200      	movs	r2, #0
 800213c:	621a      	str	r2, [r3, #32]
    hfmac->RdState = HAL_FMAC_STATE_READY;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2220      	movs	r2, #32
 8002142:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8002146:	e009      	b.n	800215c <FMAC_ConfigFilterOutputBufferUpdateState+0xbc>
  }
  else
  {
    /* Update the output data information (polling, IT) */
    hfmac->pOutput = pOutput;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	68ba      	ldr	r2, [r7, #8]
 800214c:	619a      	str	r2, [r3, #24]
    hfmac->pOutputSize = pOutputSize;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	621a      	str	r2, [r3, #32]
    hfmac->RdState = HAL_FMAC_STATE_BUSY_RD;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	2225      	movs	r2, #37	; 0x25
 8002158:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  }

  return HAL_OK;
 800215c:	2300      	movs	r3, #0
}
 800215e:	4618      	mov	r0, r3
 8002160:	3710      	adds	r7, #16
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	080023b9 	.word	0x080023b9
 800216c:	080023d5 	.word	0x080023d5
 8002170:	080025b5 	.word	0x080025b5

08002174 <FMAC_ReadDataIncrementPtr>:
  * @param  MaxSizeToRead Maximum number of data to read (this serves as a timeout
  *         if FMAC continuously writes into the output buffer).
  * @retval None
  */
static void FMAC_ReadDataIncrementPtr(FMAC_HandleTypeDef *hfmac, uint16_t MaxSizeToRead)
{
 8002174:	b480      	push	{r7}
 8002176:	b087      	sub	sp, #28
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	460b      	mov	r3, r1
 800217e:	807b      	strh	r3, [r7, #2]
  uint16_t maxsize;
  uint16_t threshold;
  uint32_t tmpvalue;

  /* Check if there is data to read */
  if (READ_BIT(hfmac->Instance->SR, FMAC_SR_YEMPTY) != 0U)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	695b      	ldr	r3, [r3, #20]
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	2b00      	cmp	r3, #0
 800218c:	d17c      	bne.n	8002288 <FMAC_ReadDataIncrementPtr+0x114>
  {
    return;
  }

  /* Get the maximum index (no wait allowed, no overstepping of the output buffer) */
  if ((hfmac->OutputCurrentSize + MaxSizeToRead) > *(hfmac->pOutputSize))
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	8b9b      	ldrh	r3, [r3, #28]
 8002192:	461a      	mov	r2, r3
 8002194:	887b      	ldrh	r3, [r7, #2]
 8002196:	4413      	add	r3, r2
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	6a12      	ldr	r2, [r2, #32]
 800219c:	8812      	ldrh	r2, [r2, #0]
 800219e:	4293      	cmp	r3, r2
 80021a0:	dd04      	ble.n	80021ac <FMAC_ReadDataIncrementPtr+0x38>
  {
    maxsize = *(hfmac->pOutputSize);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6a1b      	ldr	r3, [r3, #32]
 80021a6:	881b      	ldrh	r3, [r3, #0]
 80021a8:	82fb      	strh	r3, [r7, #22]
 80021aa:	e004      	b.n	80021b6 <FMAC_ReadDataIncrementPtr+0x42>
  }
  else
  {
    maxsize = hfmac->OutputCurrentSize + MaxSizeToRead;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	8b9a      	ldrh	r2, [r3, #28]
 80021b0:	887b      	ldrh	r3, [r7, #2]
 80021b2:	4413      	add	r3, r2
 80021b4:	82fb      	strh	r3, [r7, #22]

  /* Read until there is no more room or no more data */
  do
  {
    /* If there is no more room, return */
    if (!(hfmac->OutputCurrentSize < maxsize))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	8b9b      	ldrh	r3, [r3, #28]
 80021ba:	8afa      	ldrh	r2, [r7, #22]
 80021bc:	429a      	cmp	r2, r3
 80021be:	d965      	bls.n	800228c <FMAC_ReadDataIncrementPtr+0x118>
    {
      return;
    }

    /* Read the available data */
    tmpvalue = ((READ_REG(hfmac->Instance->RDATA))& FMAC_RDATA_RDATA);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	69db      	ldr	r3, [r3, #28]
 80021c6:	b29b      	uxth	r3, r3
 80021c8:	613b      	str	r3, [r7, #16]
    *(hfmac->pOutput) = (int16_t)tmpvalue;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	699b      	ldr	r3, [r3, #24]
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	b212      	sxth	r2, r2
 80021d2:	801a      	strh	r2, [r3, #0]
    hfmac->pOutput++;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	1c9a      	adds	r2, r3, #2
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	619a      	str	r2, [r3, #24]
    hfmac->OutputCurrentSize++;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	8b9b      	ldrh	r3, [r3, #28]
 80021e2:	3301      	adds	r3, #1
 80021e4:	b29a      	uxth	r2, r3
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	839a      	strh	r2, [r3, #28]
  } while (READ_BIT(hfmac->Instance->SR, FMAC_SR_YEMPTY) == 0U);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	695b      	ldr	r3, [r3, #20]
 80021f0:	f003 0301 	and.w	r3, r3, #1
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d0de      	beq.n	80021b6 <FMAC_ReadDataIncrementPtr+0x42>

  /* Y buffer empty flag has just be raised, read the threshold */
  threshold = (uint16_t)FMAC_GET_THRESHOLD_FROM_WM(FMAC_GET_Y_EMPTY_WM(hfmac)) - 1U;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d015      	beq.n	8002232 <FMAC_ReadDataIncrementPtr+0xbe>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8002210:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002214:	d00b      	beq.n	800222e <FMAC_ReadDataIncrementPtr+0xba>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8002220:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002224:	d101      	bne.n	800222a <FMAC_ReadDataIncrementPtr+0xb6>
 8002226:	2303      	movs	r3, #3
 8002228:	e004      	b.n	8002234 <FMAC_ReadDataIncrementPtr+0xc0>
 800222a:	2307      	movs	r3, #7
 800222c:	e002      	b.n	8002234 <FMAC_ReadDataIncrementPtr+0xc0>
 800222e:	2301      	movs	r3, #1
 8002230:	e000      	b.n	8002234 <FMAC_ReadDataIncrementPtr+0xc0>
 8002232:	2300      	movs	r3, #0
 8002234:	81fb      	strh	r3, [r7, #14]

  /* Update the maximum size if needed (limited data available) */
  if ((hfmac->OutputCurrentSize + threshold) < maxsize)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	8b9b      	ldrh	r3, [r3, #28]
 800223a:	461a      	mov	r2, r3
 800223c:	89fb      	ldrh	r3, [r7, #14]
 800223e:	441a      	add	r2, r3
 8002240:	8afb      	ldrh	r3, [r7, #22]
 8002242:	429a      	cmp	r2, r3
 8002244:	da1a      	bge.n	800227c <FMAC_ReadDataIncrementPtr+0x108>
  {
    maxsize = hfmac->OutputCurrentSize + threshold;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	8b9a      	ldrh	r2, [r3, #28]
 800224a:	89fb      	ldrh	r3, [r7, #14]
 800224c:	4413      	add	r3, r2
 800224e:	82fb      	strh	r3, [r7, #22]
  }

  /* Read the available data */
  while (hfmac->OutputCurrentSize < maxsize)
 8002250:	e014      	b.n	800227c <FMAC_ReadDataIncrementPtr+0x108>
  {
    tmpvalue = ((READ_REG(hfmac->Instance->RDATA))& FMAC_RDATA_RDATA);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	69db      	ldr	r3, [r3, #28]
 8002258:	b29b      	uxth	r3, r3
 800225a:	613b      	str	r3, [r7, #16]
    *(hfmac->pOutput) = (int16_t)tmpvalue;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	699b      	ldr	r3, [r3, #24]
 8002260:	693a      	ldr	r2, [r7, #16]
 8002262:	b212      	sxth	r2, r2
 8002264:	801a      	strh	r2, [r3, #0]
    hfmac->pOutput++;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	699b      	ldr	r3, [r3, #24]
 800226a:	1c9a      	adds	r2, r3, #2
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	619a      	str	r2, [r3, #24]
    hfmac->OutputCurrentSize++;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	8b9b      	ldrh	r3, [r3, #28]
 8002274:	3301      	adds	r3, #1
 8002276:	b29a      	uxth	r2, r3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	839a      	strh	r2, [r3, #28]
  while (hfmac->OutputCurrentSize < maxsize)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	8b9b      	ldrh	r3, [r3, #28]
 8002280:	8afa      	ldrh	r2, [r7, #22]
 8002282:	429a      	cmp	r2, r3
 8002284:	d8e5      	bhi.n	8002252 <FMAC_ReadDataIncrementPtr+0xde>
 8002286:	e002      	b.n	800228e <FMAC_ReadDataIncrementPtr+0x11a>
    return;
 8002288:	bf00      	nop
 800228a:	e000      	b.n	800228e <FMAC_ReadDataIncrementPtr+0x11a>
      return;
 800228c:	bf00      	nop
  }
}
 800228e:	371c      	adds	r7, #28
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <FMAC_WriteDataIncrementPtr>:
  * @param  MaxSizeToWrite Maximum number of data to write (this serves as a timeout
  *         if FMAC continuously empties the input buffer).
  * @retval None
  */
static void FMAC_WriteDataIncrementPtr(FMAC_HandleTypeDef *hfmac, uint16_t MaxSizeToWrite)
{
 8002298:	b480      	push	{r7}
 800229a:	b085      	sub	sp, #20
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	460b      	mov	r3, r1
 80022a2:	807b      	strh	r3, [r7, #2]
  uint16_t maxsize;
  uint16_t threshold;

  /* Check if there is room in FMAC */
  if (READ_BIT(hfmac->Instance->SR, FMAC_SR_X1FULL) != 0U)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	695b      	ldr	r3, [r3, #20]
 80022aa:	f003 0302 	and.w	r3, r3, #2
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d17a      	bne.n	80023a8 <FMAC_WriteDataIncrementPtr+0x110>
  {
    return;
  }

  /* Get the maximum index (no wait allowed, no overstepping of the output buffer) */
  if ((hfmac->InputCurrentSize + MaxSizeToWrite) > *(hfmac->pInputSize))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	8a1b      	ldrh	r3, [r3, #16]
 80022b6:	461a      	mov	r2, r3
 80022b8:	887b      	ldrh	r3, [r7, #2]
 80022ba:	4413      	add	r3, r2
 80022bc:	687a      	ldr	r2, [r7, #4]
 80022be:	6952      	ldr	r2, [r2, #20]
 80022c0:	8812      	ldrh	r2, [r2, #0]
 80022c2:	4293      	cmp	r3, r2
 80022c4:	dd04      	ble.n	80022d0 <FMAC_WriteDataIncrementPtr+0x38>
  {
    maxsize = *(hfmac->pInputSize);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	695b      	ldr	r3, [r3, #20]
 80022ca:	881b      	ldrh	r3, [r3, #0]
 80022cc:	81fb      	strh	r3, [r7, #14]
 80022ce:	e004      	b.n	80022da <FMAC_WriteDataIncrementPtr+0x42>
  }
  else
  {
    maxsize = hfmac->InputCurrentSize + MaxSizeToWrite;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	8a1a      	ldrh	r2, [r3, #16]
 80022d4:	887b      	ldrh	r3, [r7, #2]
 80022d6:	4413      	add	r3, r2
 80022d8:	81fb      	strh	r3, [r7, #14]

  /* Write until there is no more room or no more data */
  do
  {
    /* If there is no more room, return */
    if (!(hfmac->InputCurrentSize < maxsize))
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	8a1b      	ldrh	r3, [r3, #16]
 80022de:	89fa      	ldrh	r2, [r7, #14]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d963      	bls.n	80023ac <FMAC_WriteDataIncrementPtr+0x114>
    {
      return;
    }

    /* Write the available data */
    WRITE_REG(hfmac->Instance->WDATA, (((uint32_t)(*(hfmac->pInput))) & FMAC_WDATA_WDATA));
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022ec:	461a      	mov	r2, r3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	b292      	uxth	r2, r2
 80022f4:	619a      	str	r2, [r3, #24]
    hfmac->pInput++;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	1c9a      	adds	r2, r3, #2
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	60da      	str	r2, [r3, #12]
    hfmac->InputCurrentSize++;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	8a1b      	ldrh	r3, [r3, #16]
 8002304:	3301      	adds	r3, #1
 8002306:	b29a      	uxth	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	821a      	strh	r2, [r3, #16]
  } while (READ_BIT(hfmac->Instance->SR, FMAC_SR_X1FULL) == 0U);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	695b      	ldr	r3, [r3, #20]
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	2b00      	cmp	r3, #0
 8002318:	d0df      	beq.n	80022da <FMAC_WriteDataIncrementPtr+0x42>

  /* X1 buffer full flag has just be raised, read the threshold */
  threshold = (uint16_t)FMAC_GET_THRESHOLD_FROM_WM(FMAC_GET_X1_FULL_WM(hfmac)) - 1U;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d015      	beq.n	8002354 <FMAC_WriteDataIncrementPtr+0xbc>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8002332:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002336:	d00b      	beq.n	8002350 <FMAC_WriteDataIncrementPtr+0xb8>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8002342:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002346:	d101      	bne.n	800234c <FMAC_WriteDataIncrementPtr+0xb4>
 8002348:	2303      	movs	r3, #3
 800234a:	e004      	b.n	8002356 <FMAC_WriteDataIncrementPtr+0xbe>
 800234c:	2307      	movs	r3, #7
 800234e:	e002      	b.n	8002356 <FMAC_WriteDataIncrementPtr+0xbe>
 8002350:	2301      	movs	r3, #1
 8002352:	e000      	b.n	8002356 <FMAC_WriteDataIncrementPtr+0xbe>
 8002354:	2300      	movs	r3, #0
 8002356:	81bb      	strh	r3, [r7, #12]

  /* Update the maximum size if needed (limited data available) */
  if ((hfmac->InputCurrentSize + threshold) < maxsize)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	8a1b      	ldrh	r3, [r3, #16]
 800235c:	461a      	mov	r2, r3
 800235e:	89bb      	ldrh	r3, [r7, #12]
 8002360:	441a      	add	r2, r3
 8002362:	89fb      	ldrh	r3, [r7, #14]
 8002364:	429a      	cmp	r2, r3
 8002366:	da19      	bge.n	800239c <FMAC_WriteDataIncrementPtr+0x104>
  {
    maxsize = hfmac->InputCurrentSize + threshold;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	8a1a      	ldrh	r2, [r3, #16]
 800236c:	89bb      	ldrh	r3, [r7, #12]
 800236e:	4413      	add	r3, r2
 8002370:	81fb      	strh	r3, [r7, #14]
  }

  /* Write the available data */
  while (hfmac->InputCurrentSize < maxsize)
 8002372:	e013      	b.n	800239c <FMAC_WriteDataIncrementPtr+0x104>
  {
    WRITE_REG(hfmac->Instance->WDATA, (((uint32_t)(*(hfmac->pInput))) & FMAC_WDATA_WDATA));
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	f9b3 3000 	ldrsh.w	r3, [r3]
 800237c:	461a      	mov	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	b292      	uxth	r2, r2
 8002384:	619a      	str	r2, [r3, #24]
    hfmac->pInput++;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	1c9a      	adds	r2, r3, #2
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	60da      	str	r2, [r3, #12]
    hfmac->InputCurrentSize++;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	8a1b      	ldrh	r3, [r3, #16]
 8002394:	3301      	adds	r3, #1
 8002396:	b29a      	uxth	r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	821a      	strh	r2, [r3, #16]
  while (hfmac->InputCurrentSize < maxsize)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	8a1b      	ldrh	r3, [r3, #16]
 80023a0:	89fa      	ldrh	r2, [r7, #14]
 80023a2:	429a      	cmp	r2, r3
 80023a4:	d8e6      	bhi.n	8002374 <FMAC_WriteDataIncrementPtr+0xdc>
 80023a6:	e002      	b.n	80023ae <FMAC_WriteDataIncrementPtr+0x116>
    return;
 80023a8:	bf00      	nop
 80023aa:	e000      	b.n	80023ae <FMAC_WriteDataIncrementPtr+0x116>
      return;
 80023ac:	bf00      	nop
  }
}
 80023ae:	3714      	adds	r7, #20
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <FMAC_DMAHalfOutputDataReady>:
  * @brief  DMA FMAC Output Data process half complete callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void FMAC_DMAHalfOutputDataReady(DMA_HandleTypeDef *hdma)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  FMAC_HandleTypeDef *hfmac = (FMAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023c4:	60fb      	str	r3, [r7, #12]

  /* Call half output data ready callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
  hfmac->HalfOutputDataReadyCallback(hfmac);
#else
  HAL_FMAC_HalfOutputDataReadyCallback(hfmac);
 80023c6:	68f8      	ldr	r0, [r7, #12]
 80023c8:	f7ff fa77 	bl	80018ba <HAL_FMAC_HalfOutputDataReadyCallback>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
}
 80023cc:	bf00      	nop
 80023ce:	3710      	adds	r7, #16
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <FMAC_DMAOutputDataReady>:
  * @brief  DMA FMAC Output Data process complete callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void FMAC_DMAOutputDataReady(DMA_HandleTypeDef *hdma)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  FMAC_HandleTypeDef *hfmac = (FMAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023e0:	60fb      	str	r3, [r7, #12]

  /* Reset the pointers to indicate new data will be needed */
  FMAC_ResetOutputStateAndDataPointers(hfmac);
 80023e2:	68f8      	ldr	r0, [r7, #12]
 80023e4:	f7ff fba8 	bl	8001b38 <FMAC_ResetOutputStateAndDataPointers>

  /* Call output data ready callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
  hfmac->OutputDataReadyCallback(hfmac);
#else
  HAL_FMAC_OutputDataReadyCallback(hfmac);
 80023e8:	68f8      	ldr	r0, [r7, #12]
 80023ea:	f7ff fa70 	bl	80018ce <HAL_FMAC_OutputDataReadyCallback>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
}
 80023ee:	bf00      	nop
 80023f0:	3710      	adds	r7, #16
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
	...

080023f8 <FMAC_DMAFilterConfig>:
  * @brief  DMA FMAC Filter Configuration process complete callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void FMAC_DMAFilterConfig(DMA_HandleTypeDef *hdma)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  uint8_t index;

  FMAC_HandleTypeDef *hfmac = (FMAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002404:	60bb      	str	r3, [r7, #8]

  /* If needed, write CoeffA and exit */
  if (hfmac->pInput != NULL)
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d027      	beq.n	800245e <FMAC_DMAFilterConfig+0x66>
  {
    /* Set the FMAC DMA transfer complete callback */
    hfmac->hdmaPreload->XferHalfCpltCallback = NULL;
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002412:	2200      	movs	r2, #0
 8002414:	631a      	str	r2, [r3, #48]	; 0x30
    hfmac->hdmaPreload->XferCpltCallback = FMAC_DMAFilterConfig;
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800241a:	4a28      	ldr	r2, [pc, #160]	; (80024bc <FMAC_DMAFilterConfig+0xc4>)
 800241c:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Set the DMA error callback */
    hfmac->hdmaPreload->XferErrorCallback = FMAC_DMAError;
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002422:	4a27      	ldr	r2, [pc, #156]	; (80024c0 <FMAC_DMAFilterConfig+0xc8>)
 8002424:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA stream managing FMAC preload data write */
    if (HAL_DMA_Start_IT(hfmac->hdmaPreload, (uint32_t)hfmac->pInput, (uint32_t)&hfmac->Instance->WDATA,
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	4619      	mov	r1, r3
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	3318      	adds	r3, #24
 8002436:	461a      	mov	r2, r3
                         hfmac->InputCurrentSize) == HAL_OK)
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	8a1b      	ldrh	r3, [r3, #16]
    if (HAL_DMA_Start_IT(hfmac->hdmaPreload, (uint32_t)hfmac->pInput, (uint32_t)&hfmac->Instance->WDATA,
 800243c:	f7fe ff90 	bl	8001360 <HAL_DMA_Start_IT>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d106      	bne.n	8002454 <FMAC_DMAFilterConfig+0x5c>
    {
      hfmac->pInput = NULL;
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	2200      	movs	r2, #0
 800244a:	60da      	str	r2, [r3, #12]
      hfmac->InputCurrentSize = 0U;
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	2200      	movs	r2, #0
 8002450:	821a      	strh	r2, [r3, #16]
      return;
 8002452:	e02f      	b.n	80024b4 <FMAC_DMAFilterConfig+0xbc>
    }

    /* If not exited, there was an error: set FMAC handle state to error */
    hfmac->State = HAL_FMAC_STATE_ERROR;
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	22e0      	movs	r2, #224	; 0xe0
 8002458:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 800245c:	e021      	b.n	80024a2 <FMAC_DMAFilterConfig+0xaa>
  }
  else
  {
    /* Wait for the end of the writing */
    for (index = 0U; index < MAX_PRELOAD_INDEX; index++)
 800245e:	2300      	movs	r3, #0
 8002460:	73fb      	strb	r3, [r7, #15]
 8002462:	e007      	b.n	8002474 <FMAC_DMAFilterConfig+0x7c>
    {
      if (READ_BIT(hfmac->Instance->PARAM, FMAC_PARAM_START) == 0U)
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	68db      	ldr	r3, [r3, #12]
 800246a:	2b00      	cmp	r3, #0
 800246c:	da06      	bge.n	800247c <FMAC_DMAFilterConfig+0x84>
    for (index = 0U; index < MAX_PRELOAD_INDEX; index++)
 800246e:	7bfb      	ldrb	r3, [r7, #15]
 8002470:	3301      	adds	r3, #1
 8002472:	73fb      	strb	r3, [r7, #15]
 8002474:	7bfb      	ldrb	r3, [r7, #15]
 8002476:	2bff      	cmp	r3, #255	; 0xff
 8002478:	d1f4      	bne.n	8002464 <FMAC_DMAFilterConfig+0x6c>
 800247a:	e000      	b.n	800247e <FMAC_DMAFilterConfig+0x86>
      {
        break;
 800247c:	bf00      	nop
      }
    }

    /* If 'START' is still set, there was a timeout: set FMAC handle state to timeout */
    if (READ_BIT(hfmac->Instance->PARAM, FMAC_PARAM_START) != 0U)
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	2b00      	cmp	r3, #0
 8002486:	da04      	bge.n	8002492 <FMAC_DMAFilterConfig+0x9a>
    {
      hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	22a0      	movs	r2, #160	; 0xa0
 800248c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8002490:	e007      	b.n	80024a2 <FMAC_DMAFilterConfig+0xaa>
    }
    else
    {
      /* Change the FMAC state */
      hfmac->State = HAL_FMAC_STATE_READY;
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	2220      	movs	r2, #32
 8002496:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

      /* Call output data ready callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
      hfmac->FilterConfigCallback(hfmac);
#else
      HAL_FMAC_FilterConfigCallback(hfmac);
 800249a:	68b8      	ldr	r0, [r7, #8]
 800249c:	f7ff fa21 	bl	80018e2 <HAL_FMAC_FilterConfigCallback>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
      return;
 80024a0:	e008      	b.n	80024b4 <FMAC_DMAFilterConfig+0xbc>
    }
  }

  /* If not exited, there was an error: set FMAC handle error code to DMA error */
  hfmac->ErrorCode |= HAL_FMAC_ERROR_DMA;
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024a6:	f043 0208 	orr.w	r2, r3, #8
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Call user callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
  hfmac->ErrorCallback(hfmac);
#else
  HAL_FMAC_ErrorCallback(hfmac);
 80024ae:	68b8      	ldr	r0, [r7, #8]
 80024b0:	f7ff f9ef 	bl	8001892 <HAL_FMAC_ErrorCallback>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */

}
 80024b4:	3710      	adds	r7, #16
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	080023f9 	.word	0x080023f9
 80024c0:	080025b5 	.word	0x080025b5

080024c4 <FMAC_DMAFilterPreload>:
  * @brief  DMA FMAC Filter Configuration process complete callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void FMAC_DMAFilterPreload(DMA_HandleTypeDef *hdma)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  uint8_t index;

  FMAC_HandleTypeDef *hfmac = (FMAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024d0:	60bb      	str	r3, [r7, #8]

  /* Wait for the end of the X1 writing */
  for (index = 0U; index < MAX_PRELOAD_INDEX; index++)
 80024d2:	2300      	movs	r3, #0
 80024d4:	73fb      	strb	r3, [r7, #15]
 80024d6:	e007      	b.n	80024e8 <FMAC_DMAFilterPreload+0x24>
  {
    if (READ_BIT(hfmac->Instance->PARAM, FMAC_PARAM_START) == 0U)
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	da06      	bge.n	80024f0 <FMAC_DMAFilterPreload+0x2c>
  for (index = 0U; index < MAX_PRELOAD_INDEX; index++)
 80024e2:	7bfb      	ldrb	r3, [r7, #15]
 80024e4:	3301      	adds	r3, #1
 80024e6:	73fb      	strb	r3, [r7, #15]
 80024e8:	7bfb      	ldrb	r3, [r7, #15]
 80024ea:	2bff      	cmp	r3, #255	; 0xff
 80024ec:	d1f4      	bne.n	80024d8 <FMAC_DMAFilterPreload+0x14>
 80024ee:	e000      	b.n	80024f2 <FMAC_DMAFilterPreload+0x2e>
    {
      break;
 80024f0:	bf00      	nop
    }
  }

  /* If 'START' is still set, there was an error: set FMAC handle state to error */
  if (READ_BIT(hfmac->Instance->PARAM, FMAC_PARAM_START) != 0U)
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	da0a      	bge.n	8002512 <FMAC_DMAFilterPreload+0x4e>
  {
    hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	22a0      	movs	r2, #160	; 0xa0
 8002500:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002508:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	635a      	str	r2, [r3, #52]	; 0x34
 8002510:	e039      	b.n	8002586 <FMAC_DMAFilterPreload+0xc2>
  }
  /* If needed, preload Y buffer */
  else if ((hfmac->pInput != NULL) && (hfmac->InputCurrentSize != 0U))
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	68db      	ldr	r3, [r3, #12]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d035      	beq.n	8002586 <FMAC_DMAFilterPreload+0xc2>
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	8a1b      	ldrh	r3, [r3, #16]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d031      	beq.n	8002586 <FMAC_DMAFilterPreload+0xc2>
  {
    /* Write number of values to be loaded, the data load function and start the operation */
    WRITE_REG(hfmac->Instance->PARAM, \
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	8a1b      	ldrh	r3, [r3, #16]
 8002526:	461a      	mov	r2, r3
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f042 4203 	orr.w	r2, r2, #2197815296	; 0x83000000
 8002530:	60da      	str	r2, [r3, #12]
              (((uint32_t)(hfmac->InputCurrentSize) << FMAC_PARAM_P_Pos) | FMAC_FUNC_LOAD_Y | FMAC_PARAM_START));

    /* Set the FMAC DMA transfer complete callback */
    hfmac->hdmaPreload->XferHalfCpltCallback = NULL;
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002536:	2200      	movs	r2, #0
 8002538:	631a      	str	r2, [r3, #48]	; 0x30
    hfmac->hdmaPreload->XferCpltCallback = FMAC_DMAFilterPreload;
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800253e:	4a1b      	ldr	r2, [pc, #108]	; (80025ac <FMAC_DMAFilterPreload+0xe8>)
 8002540:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Set the DMA error callback */
    hfmac->hdmaPreload->XferErrorCallback = FMAC_DMAError;
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002546:	4a1a      	ldr	r2, [pc, #104]	; (80025b0 <FMAC_DMAFilterPreload+0xec>)
 8002548:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA stream managing FMAC preload data write */
    if (HAL_DMA_Start_IT(hfmac->hdmaPreload, (uint32_t)hfmac->pInput, (uint32_t)&hfmac->Instance->WDATA,
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	68db      	ldr	r3, [r3, #12]
 8002552:	4619      	mov	r1, r3
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	3318      	adds	r3, #24
 800255a:	461a      	mov	r2, r3
                         hfmac->InputCurrentSize) == HAL_OK)
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	8a1b      	ldrh	r3, [r3, #16]
    if (HAL_DMA_Start_IT(hfmac->hdmaPreload, (uint32_t)hfmac->pInput, (uint32_t)&hfmac->Instance->WDATA,
 8002560:	f7fe fefe 	bl	8001360 <HAL_DMA_Start_IT>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d106      	bne.n	8002578 <FMAC_DMAFilterPreload+0xb4>
    {
      hfmac->pInput = NULL;
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	2200      	movs	r2, #0
 800256e:	60da      	str	r2, [r3, #12]
      hfmac->InputCurrentSize = 0U;
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	2200      	movs	r2, #0
 8002574:	821a      	strh	r2, [r3, #16]
      return;
 8002576:	e015      	b.n	80025a4 <FMAC_DMAFilterPreload+0xe0>
    }

    /* If not exited, there was an error */
    hfmac->ErrorCode = HAL_FMAC_ERROR_DMA;
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	2208      	movs	r2, #8
 800257c:	635a      	str	r2, [r3, #52]	; 0x34
    hfmac->State = HAL_FMAC_STATE_ERROR;
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	22e0      	movs	r2, #224	; 0xe0
 8002582:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  else
  {
    /* nothing to do */
  }

  if (hfmac->ErrorCode == HAL_FMAC_ERROR_NONE)
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800258a:	2b00      	cmp	r3, #0
 800258c:	d107      	bne.n	800259e <FMAC_DMAFilterPreload+0xda>
  {
    /* Change the FMAC state */
    hfmac->State = HAL_FMAC_STATE_READY;
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	2220      	movs	r2, #32
 8002592:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    /* Call output data ready callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
    hfmac->FilterPreloadCallback(hfmac);
#else
    HAL_FMAC_FilterPreloadCallback(hfmac);
 8002596:	68b8      	ldr	r0, [r7, #8]
 8002598:	f7ff f9ad 	bl	80018f6 <HAL_FMAC_FilterPreloadCallback>
 800259c:	e002      	b.n	80025a4 <FMAC_DMAFilterPreload+0xe0>
  {
    /* Call user callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
    hfmac->ErrorCallback(hfmac);
#else
    HAL_FMAC_ErrorCallback(hfmac);
 800259e:	68b8      	ldr	r0, [r7, #8]
 80025a0:	f7ff f977 	bl	8001892 <HAL_FMAC_ErrorCallback>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
  }
}
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	080024c5 	.word	0x080024c5
 80025b0:	080025b5 	.word	0x080025b5

080025b4 <FMAC_DMAError>:
  * @brief  DMA FMAC communication error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void FMAC_DMAError(DMA_HandleTypeDef *hdma)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b084      	sub	sp, #16
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  FMAC_HandleTypeDef *hfmac = (FMAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025c0:	60fb      	str	r3, [r7, #12]

  /* Set FMAC handle state to error */
  hfmac->State = HAL_FMAC_STATE_ERROR;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	22e0      	movs	r2, #224	; 0xe0
 80025c6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  /* Set FMAC handle error code to DMA error */
  hfmac->ErrorCode |= HAL_FMAC_ERROR_DMA;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025ce:	f043 0208 	orr.w	r2, r3, #8
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Call user callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
  hfmac->ErrorCallback(hfmac);
#else
  HAL_FMAC_ErrorCallback(hfmac);
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f7ff f95b 	bl	8001892 <HAL_FMAC_ErrorCallback>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
}
 80025dc:	bf00      	nop
 80025de:	3710      	adds	r7, #16
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}

080025e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b087      	sub	sp, #28
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80025ee:	2300      	movs	r3, #0
 80025f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80025f2:	e15a      	b.n	80028aa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	2101      	movs	r1, #1
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002600:	4013      	ands	r3, r2
 8002602:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2b00      	cmp	r3, #0
 8002608:	f000 814c 	beq.w	80028a4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f003 0303 	and.w	r3, r3, #3
 8002614:	2b01      	cmp	r3, #1
 8002616:	d005      	beq.n	8002624 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002620:	2b02      	cmp	r3, #2
 8002622:	d130      	bne.n	8002686 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	2203      	movs	r2, #3
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	43db      	mvns	r3, r3
 8002636:	693a      	ldr	r2, [r7, #16]
 8002638:	4013      	ands	r3, r2
 800263a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	68da      	ldr	r2, [r3, #12]
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	005b      	lsls	r3, r3, #1
 8002644:	fa02 f303 	lsl.w	r3, r2, r3
 8002648:	693a      	ldr	r2, [r7, #16]
 800264a:	4313      	orrs	r3, r2
 800264c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	693a      	ldr	r2, [r7, #16]
 8002652:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800265a:	2201      	movs	r2, #1
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	fa02 f303 	lsl.w	r3, r2, r3
 8002662:	43db      	mvns	r3, r3
 8002664:	693a      	ldr	r2, [r7, #16]
 8002666:	4013      	ands	r3, r2
 8002668:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	091b      	lsrs	r3, r3, #4
 8002670:	f003 0201 	and.w	r2, r3, #1
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	fa02 f303 	lsl.w	r3, r2, r3
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	4313      	orrs	r3, r2
 800267e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	693a      	ldr	r2, [r7, #16]
 8002684:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f003 0303 	and.w	r3, r3, #3
 800268e:	2b03      	cmp	r3, #3
 8002690:	d017      	beq.n	80026c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	005b      	lsls	r3, r3, #1
 800269c:	2203      	movs	r2, #3
 800269e:	fa02 f303 	lsl.w	r3, r2, r3
 80026a2:	43db      	mvns	r3, r3
 80026a4:	693a      	ldr	r2, [r7, #16]
 80026a6:	4013      	ands	r3, r2
 80026a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	689a      	ldr	r2, [r3, #8]
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	fa02 f303 	lsl.w	r3, r2, r3
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	693a      	ldr	r2, [r7, #16]
 80026c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f003 0303 	and.w	r3, r3, #3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d123      	bne.n	8002716 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	08da      	lsrs	r2, r3, #3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	3208      	adds	r2, #8
 80026d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	f003 0307 	and.w	r3, r3, #7
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	220f      	movs	r2, #15
 80026e6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ea:	43db      	mvns	r3, r3
 80026ec:	693a      	ldr	r2, [r7, #16]
 80026ee:	4013      	ands	r3, r2
 80026f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	691a      	ldr	r2, [r3, #16]
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	f003 0307 	and.w	r3, r3, #7
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002702:	693a      	ldr	r2, [r7, #16]
 8002704:	4313      	orrs	r3, r2
 8002706:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	08da      	lsrs	r2, r3, #3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	3208      	adds	r2, #8
 8002710:	6939      	ldr	r1, [r7, #16]
 8002712:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	2203      	movs	r2, #3
 8002722:	fa02 f303 	lsl.w	r3, r2, r3
 8002726:	43db      	mvns	r3, r3
 8002728:	693a      	ldr	r2, [r7, #16]
 800272a:	4013      	ands	r3, r2
 800272c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f003 0203 	and.w	r2, r3, #3
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	005b      	lsls	r3, r3, #1
 800273a:	fa02 f303 	lsl.w	r3, r2, r3
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	4313      	orrs	r3, r2
 8002742:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	693a      	ldr	r2, [r7, #16]
 8002748:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002752:	2b00      	cmp	r3, #0
 8002754:	f000 80a6 	beq.w	80028a4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002758:	4b5b      	ldr	r3, [pc, #364]	; (80028c8 <HAL_GPIO_Init+0x2e4>)
 800275a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800275c:	4a5a      	ldr	r2, [pc, #360]	; (80028c8 <HAL_GPIO_Init+0x2e4>)
 800275e:	f043 0301 	orr.w	r3, r3, #1
 8002762:	6613      	str	r3, [r2, #96]	; 0x60
 8002764:	4b58      	ldr	r3, [pc, #352]	; (80028c8 <HAL_GPIO_Init+0x2e4>)
 8002766:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	60bb      	str	r3, [r7, #8]
 800276e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002770:	4a56      	ldr	r2, [pc, #344]	; (80028cc <HAL_GPIO_Init+0x2e8>)
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	089b      	lsrs	r3, r3, #2
 8002776:	3302      	adds	r3, #2
 8002778:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800277c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	f003 0303 	and.w	r3, r3, #3
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	220f      	movs	r2, #15
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	43db      	mvns	r3, r3
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	4013      	ands	r3, r2
 8002792:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800279a:	d01f      	beq.n	80027dc <HAL_GPIO_Init+0x1f8>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4a4c      	ldr	r2, [pc, #304]	; (80028d0 <HAL_GPIO_Init+0x2ec>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d019      	beq.n	80027d8 <HAL_GPIO_Init+0x1f4>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	4a4b      	ldr	r2, [pc, #300]	; (80028d4 <HAL_GPIO_Init+0x2f0>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d013      	beq.n	80027d4 <HAL_GPIO_Init+0x1f0>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	4a4a      	ldr	r2, [pc, #296]	; (80028d8 <HAL_GPIO_Init+0x2f4>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d00d      	beq.n	80027d0 <HAL_GPIO_Init+0x1ec>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	4a49      	ldr	r2, [pc, #292]	; (80028dc <HAL_GPIO_Init+0x2f8>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d007      	beq.n	80027cc <HAL_GPIO_Init+0x1e8>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	4a48      	ldr	r2, [pc, #288]	; (80028e0 <HAL_GPIO_Init+0x2fc>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d101      	bne.n	80027c8 <HAL_GPIO_Init+0x1e4>
 80027c4:	2305      	movs	r3, #5
 80027c6:	e00a      	b.n	80027de <HAL_GPIO_Init+0x1fa>
 80027c8:	2306      	movs	r3, #6
 80027ca:	e008      	b.n	80027de <HAL_GPIO_Init+0x1fa>
 80027cc:	2304      	movs	r3, #4
 80027ce:	e006      	b.n	80027de <HAL_GPIO_Init+0x1fa>
 80027d0:	2303      	movs	r3, #3
 80027d2:	e004      	b.n	80027de <HAL_GPIO_Init+0x1fa>
 80027d4:	2302      	movs	r3, #2
 80027d6:	e002      	b.n	80027de <HAL_GPIO_Init+0x1fa>
 80027d8:	2301      	movs	r3, #1
 80027da:	e000      	b.n	80027de <HAL_GPIO_Init+0x1fa>
 80027dc:	2300      	movs	r3, #0
 80027de:	697a      	ldr	r2, [r7, #20]
 80027e0:	f002 0203 	and.w	r2, r2, #3
 80027e4:	0092      	lsls	r2, r2, #2
 80027e6:	4093      	lsls	r3, r2
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027ee:	4937      	ldr	r1, [pc, #220]	; (80028cc <HAL_GPIO_Init+0x2e8>)
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	089b      	lsrs	r3, r3, #2
 80027f4:	3302      	adds	r3, #2
 80027f6:	693a      	ldr	r2, [r7, #16]
 80027f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80027fc:	4b39      	ldr	r3, [pc, #228]	; (80028e4 <HAL_GPIO_Init+0x300>)
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	43db      	mvns	r3, r3
 8002806:	693a      	ldr	r2, [r7, #16]
 8002808:	4013      	ands	r3, r2
 800280a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002814:	2b00      	cmp	r3, #0
 8002816:	d003      	beq.n	8002820 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002818:	693a      	ldr	r2, [r7, #16]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	4313      	orrs	r3, r2
 800281e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002820:	4a30      	ldr	r2, [pc, #192]	; (80028e4 <HAL_GPIO_Init+0x300>)
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002826:	4b2f      	ldr	r3, [pc, #188]	; (80028e4 <HAL_GPIO_Init+0x300>)
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	43db      	mvns	r3, r3
 8002830:	693a      	ldr	r2, [r7, #16]
 8002832:	4013      	ands	r3, r2
 8002834:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d003      	beq.n	800284a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002842:	693a      	ldr	r2, [r7, #16]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	4313      	orrs	r3, r2
 8002848:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800284a:	4a26      	ldr	r2, [pc, #152]	; (80028e4 <HAL_GPIO_Init+0x300>)
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002850:	4b24      	ldr	r3, [pc, #144]	; (80028e4 <HAL_GPIO_Init+0x300>)
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	43db      	mvns	r3, r3
 800285a:	693a      	ldr	r2, [r7, #16]
 800285c:	4013      	ands	r3, r2
 800285e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d003      	beq.n	8002874 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800286c:	693a      	ldr	r2, [r7, #16]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	4313      	orrs	r3, r2
 8002872:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002874:	4a1b      	ldr	r2, [pc, #108]	; (80028e4 <HAL_GPIO_Init+0x300>)
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800287a:	4b1a      	ldr	r3, [pc, #104]	; (80028e4 <HAL_GPIO_Init+0x300>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	43db      	mvns	r3, r3
 8002884:	693a      	ldr	r2, [r7, #16]
 8002886:	4013      	ands	r3, r2
 8002888:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d003      	beq.n	800289e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002896:	693a      	ldr	r2, [r7, #16]
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	4313      	orrs	r3, r2
 800289c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800289e:	4a11      	ldr	r2, [pc, #68]	; (80028e4 <HAL_GPIO_Init+0x300>)
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	3301      	adds	r3, #1
 80028a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	fa22 f303 	lsr.w	r3, r2, r3
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	f47f ae9d 	bne.w	80025f4 <HAL_GPIO_Init+0x10>
  }
}
 80028ba:	bf00      	nop
 80028bc:	bf00      	nop
 80028be:	371c      	adds	r7, #28
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr
 80028c8:	40021000 	.word	0x40021000
 80028cc:	40010000 	.word	0x40010000
 80028d0:	48000400 	.word	0x48000400
 80028d4:	48000800 	.word	0x48000800
 80028d8:	48000c00 	.word	0x48000c00
 80028dc:	48001000 	.word	0x48001000
 80028e0:	48001400 	.word	0x48001400
 80028e4:	40010400 	.word	0x40010400

080028e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
 80028f0:	460b      	mov	r3, r1
 80028f2:	807b      	strh	r3, [r7, #2]
 80028f4:	4613      	mov	r3, r2
 80028f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80028f8:	787b      	ldrb	r3, [r7, #1]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d003      	beq.n	8002906 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80028fe:	887a      	ldrh	r2, [r7, #2]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002904:	e002      	b.n	800290c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002906:	887a      	ldrh	r2, [r7, #2]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800290c:	bf00      	nop
 800290e:	370c      	adds	r7, #12
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr

08002918 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	4603      	mov	r3, r0
 8002920:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002922:	4b08      	ldr	r3, [pc, #32]	; (8002944 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002924:	695a      	ldr	r2, [r3, #20]
 8002926:	88fb      	ldrh	r3, [r7, #6]
 8002928:	4013      	ands	r3, r2
 800292a:	2b00      	cmp	r3, #0
 800292c:	d006      	beq.n	800293c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800292e:	4a05      	ldr	r2, [pc, #20]	; (8002944 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002930:	88fb      	ldrh	r3, [r7, #6]
 8002932:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002934:	88fb      	ldrh	r3, [r7, #6]
 8002936:	4618      	mov	r0, r3
 8002938:	f000 f806 	bl	8002948 <HAL_GPIO_EXTI_Callback>
  }
}
 800293c:	bf00      	nop
 800293e:	3708      	adds	r7, #8
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	40010400 	.word	0x40010400

08002948 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	4603      	mov	r3, r0
 8002950:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002952:	bf00      	nop
 8002954:	370c      	adds	r7, #12
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr
	...

08002960 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002960:	b480      	push	{r7}
 8002962:	b085      	sub	sp, #20
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d141      	bne.n	80029f2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800296e:	4b4b      	ldr	r3, [pc, #300]	; (8002a9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002976:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800297a:	d131      	bne.n	80029e0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800297c:	4b47      	ldr	r3, [pc, #284]	; (8002a9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800297e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002982:	4a46      	ldr	r2, [pc, #280]	; (8002a9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002984:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002988:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800298c:	4b43      	ldr	r3, [pc, #268]	; (8002a9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002994:	4a41      	ldr	r2, [pc, #260]	; (8002a9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002996:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800299a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800299c:	4b40      	ldr	r3, [pc, #256]	; (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2232      	movs	r2, #50	; 0x32
 80029a2:	fb02 f303 	mul.w	r3, r2, r3
 80029a6:	4a3f      	ldr	r2, [pc, #252]	; (8002aa4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80029a8:	fba2 2303 	umull	r2, r3, r2, r3
 80029ac:	0c9b      	lsrs	r3, r3, #18
 80029ae:	3301      	adds	r3, #1
 80029b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029b2:	e002      	b.n	80029ba <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	3b01      	subs	r3, #1
 80029b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029ba:	4b38      	ldr	r3, [pc, #224]	; (8002a9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029bc:	695b      	ldr	r3, [r3, #20]
 80029be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029c6:	d102      	bne.n	80029ce <HAL_PWREx_ControlVoltageScaling+0x6e>
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d1f2      	bne.n	80029b4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80029ce:	4b33      	ldr	r3, [pc, #204]	; (8002a9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029d0:	695b      	ldr	r3, [r3, #20]
 80029d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029da:	d158      	bne.n	8002a8e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80029dc:	2303      	movs	r3, #3
 80029de:	e057      	b.n	8002a90 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80029e0:	4b2e      	ldr	r3, [pc, #184]	; (8002a9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80029e6:	4a2d      	ldr	r2, [pc, #180]	; (8002a9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029ec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80029f0:	e04d      	b.n	8002a8e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029f8:	d141      	bne.n	8002a7e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80029fa:	4b28      	ldr	r3, [pc, #160]	; (8002a9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002a02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a06:	d131      	bne.n	8002a6c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002a08:	4b24      	ldr	r3, [pc, #144]	; (8002a9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002a0e:	4a23      	ldr	r2, [pc, #140]	; (8002a9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a14:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a18:	4b20      	ldr	r3, [pc, #128]	; (8002a9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002a20:	4a1e      	ldr	r2, [pc, #120]	; (8002a9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a26:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002a28:	4b1d      	ldr	r3, [pc, #116]	; (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2232      	movs	r2, #50	; 0x32
 8002a2e:	fb02 f303 	mul.w	r3, r2, r3
 8002a32:	4a1c      	ldr	r2, [pc, #112]	; (8002aa4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002a34:	fba2 2303 	umull	r2, r3, r2, r3
 8002a38:	0c9b      	lsrs	r3, r3, #18
 8002a3a:	3301      	adds	r3, #1
 8002a3c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a3e:	e002      	b.n	8002a46 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	3b01      	subs	r3, #1
 8002a44:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a46:	4b15      	ldr	r3, [pc, #84]	; (8002a9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a48:	695b      	ldr	r3, [r3, #20]
 8002a4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a52:	d102      	bne.n	8002a5a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d1f2      	bne.n	8002a40 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a5a:	4b10      	ldr	r3, [pc, #64]	; (8002a9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a5c:	695b      	ldr	r3, [r3, #20]
 8002a5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a66:	d112      	bne.n	8002a8e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	e011      	b.n	8002a90 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002a6c:	4b0b      	ldr	r3, [pc, #44]	; (8002a9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002a72:	4a0a      	ldr	r2, [pc, #40]	; (8002a9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a78:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002a7c:	e007      	b.n	8002a8e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a7e:	4b07      	ldr	r3, [pc, #28]	; (8002a9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002a86:	4a05      	ldr	r2, [pc, #20]	; (8002a9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a88:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a8c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002a8e:	2300      	movs	r3, #0
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3714      	adds	r7, #20
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr
 8002a9c:	40007000 	.word	0x40007000
 8002aa0:	20000204 	.word	0x20000204
 8002aa4:	431bde83 	.word	0x431bde83

08002aa8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002aac:	4b05      	ldr	r3, [pc, #20]	; (8002ac4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	4a04      	ldr	r2, [pc, #16]	; (8002ac4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002ab2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ab6:	6093      	str	r3, [r2, #8]
}
 8002ab8:	bf00      	nop
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	40007000 	.word	0x40007000

08002ac8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b088      	sub	sp, #32
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d101      	bne.n	8002ada <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e2fe      	b.n	80030d8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 0301 	and.w	r3, r3, #1
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d075      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ae6:	4b97      	ldr	r3, [pc, #604]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f003 030c 	and.w	r3, r3, #12
 8002aee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002af0:	4b94      	ldr	r3, [pc, #592]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	f003 0303 	and.w	r3, r3, #3
 8002af8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002afa:	69bb      	ldr	r3, [r7, #24]
 8002afc:	2b0c      	cmp	r3, #12
 8002afe:	d102      	bne.n	8002b06 <HAL_RCC_OscConfig+0x3e>
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	2b03      	cmp	r3, #3
 8002b04:	d002      	beq.n	8002b0c <HAL_RCC_OscConfig+0x44>
 8002b06:	69bb      	ldr	r3, [r7, #24]
 8002b08:	2b08      	cmp	r3, #8
 8002b0a:	d10b      	bne.n	8002b24 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b0c:	4b8d      	ldr	r3, [pc, #564]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d05b      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x108>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d157      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e2d9      	b.n	80030d8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b2c:	d106      	bne.n	8002b3c <HAL_RCC_OscConfig+0x74>
 8002b2e:	4b85      	ldr	r3, [pc, #532]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a84      	ldr	r2, [pc, #528]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002b34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b38:	6013      	str	r3, [r2, #0]
 8002b3a:	e01d      	b.n	8002b78 <HAL_RCC_OscConfig+0xb0>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b44:	d10c      	bne.n	8002b60 <HAL_RCC_OscConfig+0x98>
 8002b46:	4b7f      	ldr	r3, [pc, #508]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a7e      	ldr	r2, [pc, #504]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002b4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b50:	6013      	str	r3, [r2, #0]
 8002b52:	4b7c      	ldr	r3, [pc, #496]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a7b      	ldr	r2, [pc, #492]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002b58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b5c:	6013      	str	r3, [r2, #0]
 8002b5e:	e00b      	b.n	8002b78 <HAL_RCC_OscConfig+0xb0>
 8002b60:	4b78      	ldr	r3, [pc, #480]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a77      	ldr	r2, [pc, #476]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002b66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b6a:	6013      	str	r3, [r2, #0]
 8002b6c:	4b75      	ldr	r3, [pc, #468]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a74      	ldr	r2, [pc, #464]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002b72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d013      	beq.n	8002ba8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b80:	f7fd ffb6 	bl	8000af0 <HAL_GetTick>
 8002b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b86:	e008      	b.n	8002b9a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b88:	f7fd ffb2 	bl	8000af0 <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	2b64      	cmp	r3, #100	; 0x64
 8002b94:	d901      	bls.n	8002b9a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	e29e      	b.n	80030d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b9a:	4b6a      	ldr	r3, [pc, #424]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d0f0      	beq.n	8002b88 <HAL_RCC_OscConfig+0xc0>
 8002ba6:	e014      	b.n	8002bd2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba8:	f7fd ffa2 	bl	8000af0 <HAL_GetTick>
 8002bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002bae:	e008      	b.n	8002bc2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bb0:	f7fd ff9e 	bl	8000af0 <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	2b64      	cmp	r3, #100	; 0x64
 8002bbc:	d901      	bls.n	8002bc2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e28a      	b.n	80030d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002bc2:	4b60      	ldr	r3, [pc, #384]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d1f0      	bne.n	8002bb0 <HAL_RCC_OscConfig+0xe8>
 8002bce:	e000      	b.n	8002bd2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d075      	beq.n	8002cca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002bde:	4b59      	ldr	r3, [pc, #356]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f003 030c 	and.w	r3, r3, #12
 8002be6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002be8:	4b56      	ldr	r3, [pc, #344]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	f003 0303 	and.w	r3, r3, #3
 8002bf0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002bf2:	69bb      	ldr	r3, [r7, #24]
 8002bf4:	2b0c      	cmp	r3, #12
 8002bf6:	d102      	bne.n	8002bfe <HAL_RCC_OscConfig+0x136>
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d002      	beq.n	8002c04 <HAL_RCC_OscConfig+0x13c>
 8002bfe:	69bb      	ldr	r3, [r7, #24]
 8002c00:	2b04      	cmp	r3, #4
 8002c02:	d11f      	bne.n	8002c44 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c04:	4b4f      	ldr	r3, [pc, #316]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d005      	beq.n	8002c1c <HAL_RCC_OscConfig+0x154>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d101      	bne.n	8002c1c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e25d      	b.n	80030d8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c1c:	4b49      	ldr	r3, [pc, #292]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	691b      	ldr	r3, [r3, #16]
 8002c28:	061b      	lsls	r3, r3, #24
 8002c2a:	4946      	ldr	r1, [pc, #280]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002c30:	4b45      	ldr	r3, [pc, #276]	; (8002d48 <HAL_RCC_OscConfig+0x280>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4618      	mov	r0, r3
 8002c36:	f7fd ff0f 	bl	8000a58 <HAL_InitTick>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d043      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e249      	b.n	80030d8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d023      	beq.n	8002c94 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c4c:	4b3d      	ldr	r3, [pc, #244]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a3c      	ldr	r2, [pc, #240]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002c52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c58:	f7fd ff4a 	bl	8000af0 <HAL_GetTick>
 8002c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c5e:	e008      	b.n	8002c72 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c60:	f7fd ff46 	bl	8000af0 <HAL_GetTick>
 8002c64:	4602      	mov	r2, r0
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e232      	b.n	80030d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c72:	4b34      	ldr	r3, [pc, #208]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d0f0      	beq.n	8002c60 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c7e:	4b31      	ldr	r3, [pc, #196]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	061b      	lsls	r3, r3, #24
 8002c8c:	492d      	ldr	r1, [pc, #180]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	604b      	str	r3, [r1, #4]
 8002c92:	e01a      	b.n	8002cca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c94:	4b2b      	ldr	r3, [pc, #172]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a2a      	ldr	r2, [pc, #168]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002c9a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca0:	f7fd ff26 	bl	8000af0 <HAL_GetTick>
 8002ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ca6:	e008      	b.n	8002cba <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ca8:	f7fd ff22 	bl	8000af0 <HAL_GetTick>
 8002cac:	4602      	mov	r2, r0
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d901      	bls.n	8002cba <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	e20e      	b.n	80030d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002cba:	4b22      	ldr	r3, [pc, #136]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d1f0      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x1e0>
 8002cc6:	e000      	b.n	8002cca <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002cc8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0308 	and.w	r3, r3, #8
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d041      	beq.n	8002d5a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	695b      	ldr	r3, [r3, #20]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d01c      	beq.n	8002d18 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cde:	4b19      	ldr	r3, [pc, #100]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002ce0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ce4:	4a17      	ldr	r2, [pc, #92]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002ce6:	f043 0301 	orr.w	r3, r3, #1
 8002cea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cee:	f7fd feff 	bl	8000af0 <HAL_GetTick>
 8002cf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002cf4:	e008      	b.n	8002d08 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cf6:	f7fd fefb 	bl	8000af0 <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d901      	bls.n	8002d08 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e1e7      	b.n	80030d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d08:	4b0e      	ldr	r3, [pc, #56]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002d0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d0e:	f003 0302 	and.w	r3, r3, #2
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d0ef      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x22e>
 8002d16:	e020      	b.n	8002d5a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d18:	4b0a      	ldr	r3, [pc, #40]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002d1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d1e:	4a09      	ldr	r2, [pc, #36]	; (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002d20:	f023 0301 	bic.w	r3, r3, #1
 8002d24:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d28:	f7fd fee2 	bl	8000af0 <HAL_GetTick>
 8002d2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d2e:	e00d      	b.n	8002d4c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d30:	f7fd fede 	bl	8000af0 <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d906      	bls.n	8002d4c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e1ca      	b.n	80030d8 <HAL_RCC_OscConfig+0x610>
 8002d42:	bf00      	nop
 8002d44:	40021000 	.word	0x40021000
 8002d48:	20000208 	.word	0x20000208
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d4c:	4b8c      	ldr	r3, [pc, #560]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002d4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d52:	f003 0302 	and.w	r3, r3, #2
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d1ea      	bne.n	8002d30 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0304 	and.w	r3, r3, #4
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	f000 80a6 	beq.w	8002eb4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002d6c:	4b84      	ldr	r3, [pc, #528]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d101      	bne.n	8002d7c <HAL_RCC_OscConfig+0x2b4>
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e000      	b.n	8002d7e <HAL_RCC_OscConfig+0x2b6>
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d00d      	beq.n	8002d9e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d82:	4b7f      	ldr	r3, [pc, #508]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d86:	4a7e      	ldr	r2, [pc, #504]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002d88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d8c:	6593      	str	r3, [r2, #88]	; 0x58
 8002d8e:	4b7c      	ldr	r3, [pc, #496]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d96:	60fb      	str	r3, [r7, #12]
 8002d98:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d9e:	4b79      	ldr	r3, [pc, #484]	; (8002f84 <HAL_RCC_OscConfig+0x4bc>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d118      	bne.n	8002ddc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002daa:	4b76      	ldr	r3, [pc, #472]	; (8002f84 <HAL_RCC_OscConfig+0x4bc>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a75      	ldr	r2, [pc, #468]	; (8002f84 <HAL_RCC_OscConfig+0x4bc>)
 8002db0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002db4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002db6:	f7fd fe9b 	bl	8000af0 <HAL_GetTick>
 8002dba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dbc:	e008      	b.n	8002dd0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dbe:	f7fd fe97 	bl	8000af0 <HAL_GetTick>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	1ad3      	subs	r3, r2, r3
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	d901      	bls.n	8002dd0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	e183      	b.n	80030d8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dd0:	4b6c      	ldr	r3, [pc, #432]	; (8002f84 <HAL_RCC_OscConfig+0x4bc>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d0f0      	beq.n	8002dbe <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d108      	bne.n	8002df6 <HAL_RCC_OscConfig+0x32e>
 8002de4:	4b66      	ldr	r3, [pc, #408]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dea:	4a65      	ldr	r2, [pc, #404]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002dec:	f043 0301 	orr.w	r3, r3, #1
 8002df0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002df4:	e024      	b.n	8002e40 <HAL_RCC_OscConfig+0x378>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	2b05      	cmp	r3, #5
 8002dfc:	d110      	bne.n	8002e20 <HAL_RCC_OscConfig+0x358>
 8002dfe:	4b60      	ldr	r3, [pc, #384]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002e00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e04:	4a5e      	ldr	r2, [pc, #376]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002e06:	f043 0304 	orr.w	r3, r3, #4
 8002e0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e0e:	4b5c      	ldr	r3, [pc, #368]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002e10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e14:	4a5a      	ldr	r2, [pc, #360]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002e16:	f043 0301 	orr.w	r3, r3, #1
 8002e1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e1e:	e00f      	b.n	8002e40 <HAL_RCC_OscConfig+0x378>
 8002e20:	4b57      	ldr	r3, [pc, #348]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e26:	4a56      	ldr	r2, [pc, #344]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002e28:	f023 0301 	bic.w	r3, r3, #1
 8002e2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e30:	4b53      	ldr	r3, [pc, #332]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e36:	4a52      	ldr	r2, [pc, #328]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002e38:	f023 0304 	bic.w	r3, r3, #4
 8002e3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d016      	beq.n	8002e76 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e48:	f7fd fe52 	bl	8000af0 <HAL_GetTick>
 8002e4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e4e:	e00a      	b.n	8002e66 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e50:	f7fd fe4e 	bl	8000af0 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d901      	bls.n	8002e66 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	e138      	b.n	80030d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e66:	4b46      	ldr	r3, [pc, #280]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002e68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e6c:	f003 0302 	and.w	r3, r3, #2
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d0ed      	beq.n	8002e50 <HAL_RCC_OscConfig+0x388>
 8002e74:	e015      	b.n	8002ea2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e76:	f7fd fe3b 	bl	8000af0 <HAL_GetTick>
 8002e7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e7c:	e00a      	b.n	8002e94 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e7e:	f7fd fe37 	bl	8000af0 <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d901      	bls.n	8002e94 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002e90:	2303      	movs	r3, #3
 8002e92:	e121      	b.n	80030d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e94:	4b3a      	ldr	r3, [pc, #232]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e9a:	f003 0302 	and.w	r3, r3, #2
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d1ed      	bne.n	8002e7e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ea2:	7ffb      	ldrb	r3, [r7, #31]
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d105      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ea8:	4b35      	ldr	r3, [pc, #212]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002eaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eac:	4a34      	ldr	r2, [pc, #208]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002eae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002eb2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0320 	and.w	r3, r3, #32
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d03c      	beq.n	8002f3a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d01c      	beq.n	8002f02 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ec8:	4b2d      	ldr	r3, [pc, #180]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002eca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002ece:	4a2c      	ldr	r2, [pc, #176]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002ed0:	f043 0301 	orr.w	r3, r3, #1
 8002ed4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ed8:	f7fd fe0a 	bl	8000af0 <HAL_GetTick>
 8002edc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002ede:	e008      	b.n	8002ef2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ee0:	f7fd fe06 	bl	8000af0 <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	d901      	bls.n	8002ef2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e0f2      	b.n	80030d8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002ef2:	4b23      	ldr	r3, [pc, #140]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002ef4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002ef8:	f003 0302 	and.w	r3, r3, #2
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d0ef      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x418>
 8002f00:	e01b      	b.n	8002f3a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002f02:	4b1f      	ldr	r3, [pc, #124]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002f04:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002f08:	4a1d      	ldr	r2, [pc, #116]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002f0a:	f023 0301 	bic.w	r3, r3, #1
 8002f0e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f12:	f7fd fded 	bl	8000af0 <HAL_GetTick>
 8002f16:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002f18:	e008      	b.n	8002f2c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002f1a:	f7fd fde9 	bl	8000af0 <HAL_GetTick>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	2b02      	cmp	r3, #2
 8002f26:	d901      	bls.n	8002f2c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002f28:	2303      	movs	r3, #3
 8002f2a:	e0d5      	b.n	80030d8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002f2c:	4b14      	ldr	r3, [pc, #80]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002f2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002f32:	f003 0302 	and.w	r3, r3, #2
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1ef      	bne.n	8002f1a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	69db      	ldr	r3, [r3, #28]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	f000 80c9 	beq.w	80030d6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f44:	4b0e      	ldr	r3, [pc, #56]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	f003 030c 	and.w	r3, r3, #12
 8002f4c:	2b0c      	cmp	r3, #12
 8002f4e:	f000 8083 	beq.w	8003058 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	69db      	ldr	r3, [r3, #28]
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d15e      	bne.n	8003018 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f5a:	4b09      	ldr	r3, [pc, #36]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a08      	ldr	r2, [pc, #32]	; (8002f80 <HAL_RCC_OscConfig+0x4b8>)
 8002f60:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f66:	f7fd fdc3 	bl	8000af0 <HAL_GetTick>
 8002f6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f6c:	e00c      	b.n	8002f88 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f6e:	f7fd fdbf 	bl	8000af0 <HAL_GetTick>
 8002f72:	4602      	mov	r2, r0
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	1ad3      	subs	r3, r2, r3
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d905      	bls.n	8002f88 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	e0ab      	b.n	80030d8 <HAL_RCC_OscConfig+0x610>
 8002f80:	40021000 	.word	0x40021000
 8002f84:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f88:	4b55      	ldr	r3, [pc, #340]	; (80030e0 <HAL_RCC_OscConfig+0x618>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d1ec      	bne.n	8002f6e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f94:	4b52      	ldr	r3, [pc, #328]	; (80030e0 <HAL_RCC_OscConfig+0x618>)
 8002f96:	68da      	ldr	r2, [r3, #12]
 8002f98:	4b52      	ldr	r3, [pc, #328]	; (80030e4 <HAL_RCC_OscConfig+0x61c>)
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	6a11      	ldr	r1, [r2, #32]
 8002fa0:	687a      	ldr	r2, [r7, #4]
 8002fa2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002fa4:	3a01      	subs	r2, #1
 8002fa6:	0112      	lsls	r2, r2, #4
 8002fa8:	4311      	orrs	r1, r2
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002fae:	0212      	lsls	r2, r2, #8
 8002fb0:	4311      	orrs	r1, r2
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002fb6:	0852      	lsrs	r2, r2, #1
 8002fb8:	3a01      	subs	r2, #1
 8002fba:	0552      	lsls	r2, r2, #21
 8002fbc:	4311      	orrs	r1, r2
 8002fbe:	687a      	ldr	r2, [r7, #4]
 8002fc0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002fc2:	0852      	lsrs	r2, r2, #1
 8002fc4:	3a01      	subs	r2, #1
 8002fc6:	0652      	lsls	r2, r2, #25
 8002fc8:	4311      	orrs	r1, r2
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002fce:	06d2      	lsls	r2, r2, #27
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	4943      	ldr	r1, [pc, #268]	; (80030e0 <HAL_RCC_OscConfig+0x618>)
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fd8:	4b41      	ldr	r3, [pc, #260]	; (80030e0 <HAL_RCC_OscConfig+0x618>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a40      	ldr	r2, [pc, #256]	; (80030e0 <HAL_RCC_OscConfig+0x618>)
 8002fde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fe2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002fe4:	4b3e      	ldr	r3, [pc, #248]	; (80030e0 <HAL_RCC_OscConfig+0x618>)
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	4a3d      	ldr	r2, [pc, #244]	; (80030e0 <HAL_RCC_OscConfig+0x618>)
 8002fea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fee:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ff0:	f7fd fd7e 	bl	8000af0 <HAL_GetTick>
 8002ff4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ff6:	e008      	b.n	800300a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ff8:	f7fd fd7a 	bl	8000af0 <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	2b02      	cmp	r3, #2
 8003004:	d901      	bls.n	800300a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e066      	b.n	80030d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800300a:	4b35      	ldr	r3, [pc, #212]	; (80030e0 <HAL_RCC_OscConfig+0x618>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d0f0      	beq.n	8002ff8 <HAL_RCC_OscConfig+0x530>
 8003016:	e05e      	b.n	80030d6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003018:	4b31      	ldr	r3, [pc, #196]	; (80030e0 <HAL_RCC_OscConfig+0x618>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a30      	ldr	r2, [pc, #192]	; (80030e0 <HAL_RCC_OscConfig+0x618>)
 800301e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003022:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003024:	f7fd fd64 	bl	8000af0 <HAL_GetTick>
 8003028:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800302a:	e008      	b.n	800303e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800302c:	f7fd fd60 	bl	8000af0 <HAL_GetTick>
 8003030:	4602      	mov	r2, r0
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	1ad3      	subs	r3, r2, r3
 8003036:	2b02      	cmp	r3, #2
 8003038:	d901      	bls.n	800303e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e04c      	b.n	80030d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800303e:	4b28      	ldr	r3, [pc, #160]	; (80030e0 <HAL_RCC_OscConfig+0x618>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d1f0      	bne.n	800302c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800304a:	4b25      	ldr	r3, [pc, #148]	; (80030e0 <HAL_RCC_OscConfig+0x618>)
 800304c:	68da      	ldr	r2, [r3, #12]
 800304e:	4924      	ldr	r1, [pc, #144]	; (80030e0 <HAL_RCC_OscConfig+0x618>)
 8003050:	4b25      	ldr	r3, [pc, #148]	; (80030e8 <HAL_RCC_OscConfig+0x620>)
 8003052:	4013      	ands	r3, r2
 8003054:	60cb      	str	r3, [r1, #12]
 8003056:	e03e      	b.n	80030d6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	69db      	ldr	r3, [r3, #28]
 800305c:	2b01      	cmp	r3, #1
 800305e:	d101      	bne.n	8003064 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e039      	b.n	80030d8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003064:	4b1e      	ldr	r3, [pc, #120]	; (80030e0 <HAL_RCC_OscConfig+0x618>)
 8003066:	68db      	ldr	r3, [r3, #12]
 8003068:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	f003 0203 	and.w	r2, r3, #3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6a1b      	ldr	r3, [r3, #32]
 8003074:	429a      	cmp	r2, r3
 8003076:	d12c      	bne.n	80030d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003082:	3b01      	subs	r3, #1
 8003084:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003086:	429a      	cmp	r2, r3
 8003088:	d123      	bne.n	80030d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003094:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003096:	429a      	cmp	r2, r3
 8003098:	d11b      	bne.n	80030d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80030a6:	429a      	cmp	r2, r3
 80030a8:	d113      	bne.n	80030d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b4:	085b      	lsrs	r3, r3, #1
 80030b6:	3b01      	subs	r3, #1
 80030b8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d109      	bne.n	80030d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030c8:	085b      	lsrs	r3, r3, #1
 80030ca:	3b01      	subs	r3, #1
 80030cc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d001      	beq.n	80030d6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e000      	b.n	80030d8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80030d6:	2300      	movs	r3, #0
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3720      	adds	r7, #32
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	40021000 	.word	0x40021000
 80030e4:	019f800c 	.word	0x019f800c
 80030e8:	feeefffc 	.word	0xfeeefffc

080030ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b086      	sub	sp, #24
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80030f6:	2300      	movs	r3, #0
 80030f8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d101      	bne.n	8003104 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e11e      	b.n	8003342 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003104:	4b91      	ldr	r3, [pc, #580]	; (800334c <HAL_RCC_ClockConfig+0x260>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 030f 	and.w	r3, r3, #15
 800310c:	683a      	ldr	r2, [r7, #0]
 800310e:	429a      	cmp	r2, r3
 8003110:	d910      	bls.n	8003134 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003112:	4b8e      	ldr	r3, [pc, #568]	; (800334c <HAL_RCC_ClockConfig+0x260>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f023 020f 	bic.w	r2, r3, #15
 800311a:	498c      	ldr	r1, [pc, #560]	; (800334c <HAL_RCC_ClockConfig+0x260>)
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	4313      	orrs	r3, r2
 8003120:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003122:	4b8a      	ldr	r3, [pc, #552]	; (800334c <HAL_RCC_ClockConfig+0x260>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 030f 	and.w	r3, r3, #15
 800312a:	683a      	ldr	r2, [r7, #0]
 800312c:	429a      	cmp	r2, r3
 800312e:	d001      	beq.n	8003134 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e106      	b.n	8003342 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0301 	and.w	r3, r3, #1
 800313c:	2b00      	cmp	r3, #0
 800313e:	d073      	beq.n	8003228 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	2b03      	cmp	r3, #3
 8003146:	d129      	bne.n	800319c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003148:	4b81      	ldr	r3, [pc, #516]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d101      	bne.n	8003158 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e0f4      	b.n	8003342 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003158:	f000 f972 	bl	8003440 <RCC_GetSysClockFreqFromPLLSource>
 800315c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	4a7c      	ldr	r2, [pc, #496]	; (8003354 <HAL_RCC_ClockConfig+0x268>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d93f      	bls.n	80031e6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003166:	4b7a      	ldr	r3, [pc, #488]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d009      	beq.n	8003186 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800317a:	2b00      	cmp	r3, #0
 800317c:	d033      	beq.n	80031e6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003182:	2b00      	cmp	r3, #0
 8003184:	d12f      	bne.n	80031e6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003186:	4b72      	ldr	r3, [pc, #456]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800318e:	4a70      	ldr	r2, [pc, #448]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 8003190:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003194:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003196:	2380      	movs	r3, #128	; 0x80
 8003198:	617b      	str	r3, [r7, #20]
 800319a:	e024      	b.n	80031e6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d107      	bne.n	80031b4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031a4:	4b6a      	ldr	r3, [pc, #424]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d109      	bne.n	80031c4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e0c6      	b.n	8003342 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031b4:	4b66      	ldr	r3, [pc, #408]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d101      	bne.n	80031c4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e0be      	b.n	8003342 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80031c4:	f000 f8ce 	bl	8003364 <HAL_RCC_GetSysClockFreq>
 80031c8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	4a61      	ldr	r2, [pc, #388]	; (8003354 <HAL_RCC_ClockConfig+0x268>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d909      	bls.n	80031e6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80031d2:	4b5f      	ldr	r3, [pc, #380]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80031da:	4a5d      	ldr	r2, [pc, #372]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 80031dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031e0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80031e2:	2380      	movs	r3, #128	; 0x80
 80031e4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80031e6:	4b5a      	ldr	r3, [pc, #360]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	f023 0203 	bic.w	r2, r3, #3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	4957      	ldr	r1, [pc, #348]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 80031f4:	4313      	orrs	r3, r2
 80031f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031f8:	f7fd fc7a 	bl	8000af0 <HAL_GetTick>
 80031fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031fe:	e00a      	b.n	8003216 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003200:	f7fd fc76 	bl	8000af0 <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	f241 3288 	movw	r2, #5000	; 0x1388
 800320e:	4293      	cmp	r3, r2
 8003210:	d901      	bls.n	8003216 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003212:	2303      	movs	r3, #3
 8003214:	e095      	b.n	8003342 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003216:	4b4e      	ldr	r3, [pc, #312]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	f003 020c 	and.w	r2, r3, #12
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	429a      	cmp	r2, r3
 8003226:	d1eb      	bne.n	8003200 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f003 0302 	and.w	r3, r3, #2
 8003230:	2b00      	cmp	r3, #0
 8003232:	d023      	beq.n	800327c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 0304 	and.w	r3, r3, #4
 800323c:	2b00      	cmp	r3, #0
 800323e:	d005      	beq.n	800324c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003240:	4b43      	ldr	r3, [pc, #268]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	4a42      	ldr	r2, [pc, #264]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 8003246:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800324a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 0308 	and.w	r3, r3, #8
 8003254:	2b00      	cmp	r3, #0
 8003256:	d007      	beq.n	8003268 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003258:	4b3d      	ldr	r3, [pc, #244]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003260:	4a3b      	ldr	r2, [pc, #236]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 8003262:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003266:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003268:	4b39      	ldr	r3, [pc, #228]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	4936      	ldr	r1, [pc, #216]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 8003276:	4313      	orrs	r3, r2
 8003278:	608b      	str	r3, [r1, #8]
 800327a:	e008      	b.n	800328e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	2b80      	cmp	r3, #128	; 0x80
 8003280:	d105      	bne.n	800328e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003282:	4b33      	ldr	r3, [pc, #204]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	4a32      	ldr	r2, [pc, #200]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 8003288:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800328c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800328e:	4b2f      	ldr	r3, [pc, #188]	; (800334c <HAL_RCC_ClockConfig+0x260>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 030f 	and.w	r3, r3, #15
 8003296:	683a      	ldr	r2, [r7, #0]
 8003298:	429a      	cmp	r2, r3
 800329a:	d21d      	bcs.n	80032d8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800329c:	4b2b      	ldr	r3, [pc, #172]	; (800334c <HAL_RCC_ClockConfig+0x260>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f023 020f 	bic.w	r2, r3, #15
 80032a4:	4929      	ldr	r1, [pc, #164]	; (800334c <HAL_RCC_ClockConfig+0x260>)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	4313      	orrs	r3, r2
 80032aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80032ac:	f7fd fc20 	bl	8000af0 <HAL_GetTick>
 80032b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032b2:	e00a      	b.n	80032ca <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032b4:	f7fd fc1c 	bl	8000af0 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	f241 3288 	movw	r2, #5000	; 0x1388
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e03b      	b.n	8003342 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ca:	4b20      	ldr	r3, [pc, #128]	; (800334c <HAL_RCC_ClockConfig+0x260>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 030f 	and.w	r3, r3, #15
 80032d2:	683a      	ldr	r2, [r7, #0]
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d1ed      	bne.n	80032b4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0304 	and.w	r3, r3, #4
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d008      	beq.n	80032f6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032e4:	4b1a      	ldr	r3, [pc, #104]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	4917      	ldr	r1, [pc, #92]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 80032f2:	4313      	orrs	r3, r2
 80032f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0308 	and.w	r3, r3, #8
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d009      	beq.n	8003316 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003302:	4b13      	ldr	r3, [pc, #76]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	691b      	ldr	r3, [r3, #16]
 800330e:	00db      	lsls	r3, r3, #3
 8003310:	490f      	ldr	r1, [pc, #60]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 8003312:	4313      	orrs	r3, r2
 8003314:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003316:	f000 f825 	bl	8003364 <HAL_RCC_GetSysClockFreq>
 800331a:	4602      	mov	r2, r0
 800331c:	4b0c      	ldr	r3, [pc, #48]	; (8003350 <HAL_RCC_ClockConfig+0x264>)
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	091b      	lsrs	r3, r3, #4
 8003322:	f003 030f 	and.w	r3, r3, #15
 8003326:	490c      	ldr	r1, [pc, #48]	; (8003358 <HAL_RCC_ClockConfig+0x26c>)
 8003328:	5ccb      	ldrb	r3, [r1, r3]
 800332a:	f003 031f 	and.w	r3, r3, #31
 800332e:	fa22 f303 	lsr.w	r3, r2, r3
 8003332:	4a0a      	ldr	r2, [pc, #40]	; (800335c <HAL_RCC_ClockConfig+0x270>)
 8003334:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003336:	4b0a      	ldr	r3, [pc, #40]	; (8003360 <HAL_RCC_ClockConfig+0x274>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4618      	mov	r0, r3
 800333c:	f7fd fb8c 	bl	8000a58 <HAL_InitTick>
 8003340:	4603      	mov	r3, r0
}
 8003342:	4618      	mov	r0, r3
 8003344:	3718      	adds	r7, #24
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	40022000 	.word	0x40022000
 8003350:	40021000 	.word	0x40021000
 8003354:	04c4b400 	.word	0x04c4b400
 8003358:	08003970 	.word	0x08003970
 800335c:	20000204 	.word	0x20000204
 8003360:	20000208 	.word	0x20000208

08003364 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003364:	b480      	push	{r7}
 8003366:	b087      	sub	sp, #28
 8003368:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800336a:	4b2c      	ldr	r3, [pc, #176]	; (800341c <HAL_RCC_GetSysClockFreq+0xb8>)
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f003 030c 	and.w	r3, r3, #12
 8003372:	2b04      	cmp	r3, #4
 8003374:	d102      	bne.n	800337c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003376:	4b2a      	ldr	r3, [pc, #168]	; (8003420 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003378:	613b      	str	r3, [r7, #16]
 800337a:	e047      	b.n	800340c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800337c:	4b27      	ldr	r3, [pc, #156]	; (800341c <HAL_RCC_GetSysClockFreq+0xb8>)
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	f003 030c 	and.w	r3, r3, #12
 8003384:	2b08      	cmp	r3, #8
 8003386:	d102      	bne.n	800338e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003388:	4b26      	ldr	r3, [pc, #152]	; (8003424 <HAL_RCC_GetSysClockFreq+0xc0>)
 800338a:	613b      	str	r3, [r7, #16]
 800338c:	e03e      	b.n	800340c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800338e:	4b23      	ldr	r3, [pc, #140]	; (800341c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	f003 030c 	and.w	r3, r3, #12
 8003396:	2b0c      	cmp	r3, #12
 8003398:	d136      	bne.n	8003408 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800339a:	4b20      	ldr	r3, [pc, #128]	; (800341c <HAL_RCC_GetSysClockFreq+0xb8>)
 800339c:	68db      	ldr	r3, [r3, #12]
 800339e:	f003 0303 	and.w	r3, r3, #3
 80033a2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80033a4:	4b1d      	ldr	r3, [pc, #116]	; (800341c <HAL_RCC_GetSysClockFreq+0xb8>)
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	091b      	lsrs	r3, r3, #4
 80033aa:	f003 030f 	and.w	r3, r3, #15
 80033ae:	3301      	adds	r3, #1
 80033b0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2b03      	cmp	r3, #3
 80033b6:	d10c      	bne.n	80033d2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80033b8:	4a1a      	ldr	r2, [pc, #104]	; (8003424 <HAL_RCC_GetSysClockFreq+0xc0>)
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80033c0:	4a16      	ldr	r2, [pc, #88]	; (800341c <HAL_RCC_GetSysClockFreq+0xb8>)
 80033c2:	68d2      	ldr	r2, [r2, #12]
 80033c4:	0a12      	lsrs	r2, r2, #8
 80033c6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80033ca:	fb02 f303 	mul.w	r3, r2, r3
 80033ce:	617b      	str	r3, [r7, #20]
      break;
 80033d0:	e00c      	b.n	80033ec <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80033d2:	4a13      	ldr	r2, [pc, #76]	; (8003420 <HAL_RCC_GetSysClockFreq+0xbc>)
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80033da:	4a10      	ldr	r2, [pc, #64]	; (800341c <HAL_RCC_GetSysClockFreq+0xb8>)
 80033dc:	68d2      	ldr	r2, [r2, #12]
 80033de:	0a12      	lsrs	r2, r2, #8
 80033e0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80033e4:	fb02 f303 	mul.w	r3, r2, r3
 80033e8:	617b      	str	r3, [r7, #20]
      break;
 80033ea:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80033ec:	4b0b      	ldr	r3, [pc, #44]	; (800341c <HAL_RCC_GetSysClockFreq+0xb8>)
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	0e5b      	lsrs	r3, r3, #25
 80033f2:	f003 0303 	and.w	r3, r3, #3
 80033f6:	3301      	adds	r3, #1
 80033f8:	005b      	lsls	r3, r3, #1
 80033fa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80033fc:	697a      	ldr	r2, [r7, #20]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	fbb2 f3f3 	udiv	r3, r2, r3
 8003404:	613b      	str	r3, [r7, #16]
 8003406:	e001      	b.n	800340c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003408:	2300      	movs	r3, #0
 800340a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800340c:	693b      	ldr	r3, [r7, #16]
}
 800340e:	4618      	mov	r0, r3
 8003410:	371c      	adds	r7, #28
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	40021000 	.word	0x40021000
 8003420:	00f42400 	.word	0x00f42400
 8003424:	016e3600 	.word	0x016e3600

08003428 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003428:	b480      	push	{r7}
 800342a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800342c:	4b03      	ldr	r3, [pc, #12]	; (800343c <HAL_RCC_GetHCLKFreq+0x14>)
 800342e:	681b      	ldr	r3, [r3, #0]
}
 8003430:	4618      	mov	r0, r3
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop
 800343c:	20000204 	.word	0x20000204

08003440 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003440:	b480      	push	{r7}
 8003442:	b087      	sub	sp, #28
 8003444:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003446:	4b1e      	ldr	r3, [pc, #120]	; (80034c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	f003 0303 	and.w	r3, r3, #3
 800344e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003450:	4b1b      	ldr	r3, [pc, #108]	; (80034c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	091b      	lsrs	r3, r3, #4
 8003456:	f003 030f 	and.w	r3, r3, #15
 800345a:	3301      	adds	r3, #1
 800345c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	2b03      	cmp	r3, #3
 8003462:	d10c      	bne.n	800347e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003464:	4a17      	ldr	r2, [pc, #92]	; (80034c4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	fbb2 f3f3 	udiv	r3, r2, r3
 800346c:	4a14      	ldr	r2, [pc, #80]	; (80034c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800346e:	68d2      	ldr	r2, [r2, #12]
 8003470:	0a12      	lsrs	r2, r2, #8
 8003472:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003476:	fb02 f303 	mul.w	r3, r2, r3
 800347a:	617b      	str	r3, [r7, #20]
    break;
 800347c:	e00c      	b.n	8003498 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800347e:	4a12      	ldr	r2, [pc, #72]	; (80034c8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	fbb2 f3f3 	udiv	r3, r2, r3
 8003486:	4a0e      	ldr	r2, [pc, #56]	; (80034c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003488:	68d2      	ldr	r2, [r2, #12]
 800348a:	0a12      	lsrs	r2, r2, #8
 800348c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003490:	fb02 f303 	mul.w	r3, r2, r3
 8003494:	617b      	str	r3, [r7, #20]
    break;
 8003496:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003498:	4b09      	ldr	r3, [pc, #36]	; (80034c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	0e5b      	lsrs	r3, r3, #25
 800349e:	f003 0303 	and.w	r3, r3, #3
 80034a2:	3301      	adds	r3, #1
 80034a4:	005b      	lsls	r3, r3, #1
 80034a6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80034a8:	697a      	ldr	r2, [r7, #20]
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80034b0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80034b2:	687b      	ldr	r3, [r7, #4]
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	371c      	adds	r7, #28
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr
 80034c0:	40021000 	.word	0x40021000
 80034c4:	016e3600 	.word	0x016e3600
 80034c8:	00f42400 	.word	0x00f42400

080034cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b082      	sub	sp, #8
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d101      	bne.n	80034de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e049      	b.n	8003572 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d106      	bne.n	80034f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f7fd f9b2 	bl	800085c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2202      	movs	r2, #2
 80034fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	3304      	adds	r3, #4
 8003508:	4619      	mov	r1, r3
 800350a:	4610      	mov	r0, r2
 800350c:	f000 f8ae 	bl	800366c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2201      	movs	r2, #1
 800351c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2201      	movs	r2, #1
 800352c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003570:	2300      	movs	r3, #0
}
 8003572:	4618      	mov	r0, r3
 8003574:	3708      	adds	r7, #8
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
	...

0800357c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800357c:	b480      	push	{r7}
 800357e:	b085      	sub	sp, #20
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800358a:	b2db      	uxtb	r3, r3
 800358c:	2b01      	cmp	r3, #1
 800358e:	d001      	beq.n	8003594 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e054      	b.n	800363e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2202      	movs	r2, #2
 8003598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68da      	ldr	r2, [r3, #12]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f042 0201 	orr.w	r2, r2, #1
 80035aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a26      	ldr	r2, [pc, #152]	; (800364c <HAL_TIM_Base_Start_IT+0xd0>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d022      	beq.n	80035fc <HAL_TIM_Base_Start_IT+0x80>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035be:	d01d      	beq.n	80035fc <HAL_TIM_Base_Start_IT+0x80>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a22      	ldr	r2, [pc, #136]	; (8003650 <HAL_TIM_Base_Start_IT+0xd4>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d018      	beq.n	80035fc <HAL_TIM_Base_Start_IT+0x80>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a21      	ldr	r2, [pc, #132]	; (8003654 <HAL_TIM_Base_Start_IT+0xd8>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d013      	beq.n	80035fc <HAL_TIM_Base_Start_IT+0x80>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a1f      	ldr	r2, [pc, #124]	; (8003658 <HAL_TIM_Base_Start_IT+0xdc>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d00e      	beq.n	80035fc <HAL_TIM_Base_Start_IT+0x80>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a1e      	ldr	r2, [pc, #120]	; (800365c <HAL_TIM_Base_Start_IT+0xe0>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d009      	beq.n	80035fc <HAL_TIM_Base_Start_IT+0x80>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a1c      	ldr	r2, [pc, #112]	; (8003660 <HAL_TIM_Base_Start_IT+0xe4>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d004      	beq.n	80035fc <HAL_TIM_Base_Start_IT+0x80>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a1b      	ldr	r2, [pc, #108]	; (8003664 <HAL_TIM_Base_Start_IT+0xe8>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d115      	bne.n	8003628 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	689a      	ldr	r2, [r3, #8]
 8003602:	4b19      	ldr	r3, [pc, #100]	; (8003668 <HAL_TIM_Base_Start_IT+0xec>)
 8003604:	4013      	ands	r3, r2
 8003606:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2b06      	cmp	r3, #6
 800360c:	d015      	beq.n	800363a <HAL_TIM_Base_Start_IT+0xbe>
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003614:	d011      	beq.n	800363a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f042 0201 	orr.w	r2, r2, #1
 8003624:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003626:	e008      	b.n	800363a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f042 0201 	orr.w	r2, r2, #1
 8003636:	601a      	str	r2, [r3, #0]
 8003638:	e000      	b.n	800363c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800363a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800363c:	2300      	movs	r3, #0
}
 800363e:	4618      	mov	r0, r3
 8003640:	3714      	adds	r7, #20
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	40012c00 	.word	0x40012c00
 8003650:	40000400 	.word	0x40000400
 8003654:	40000800 	.word	0x40000800
 8003658:	40000c00 	.word	0x40000c00
 800365c:	40013400 	.word	0x40013400
 8003660:	40014000 	.word	0x40014000
 8003664:	40015000 	.word	0x40015000
 8003668:	00010007 	.word	0x00010007

0800366c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800366c:	b480      	push	{r7}
 800366e:	b085      	sub	sp, #20
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	4a4c      	ldr	r2, [pc, #304]	; (80037b0 <TIM_Base_SetConfig+0x144>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d017      	beq.n	80036b4 <TIM_Base_SetConfig+0x48>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800368a:	d013      	beq.n	80036b4 <TIM_Base_SetConfig+0x48>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	4a49      	ldr	r2, [pc, #292]	; (80037b4 <TIM_Base_SetConfig+0x148>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d00f      	beq.n	80036b4 <TIM_Base_SetConfig+0x48>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	4a48      	ldr	r2, [pc, #288]	; (80037b8 <TIM_Base_SetConfig+0x14c>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d00b      	beq.n	80036b4 <TIM_Base_SetConfig+0x48>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	4a47      	ldr	r2, [pc, #284]	; (80037bc <TIM_Base_SetConfig+0x150>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d007      	beq.n	80036b4 <TIM_Base_SetConfig+0x48>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	4a46      	ldr	r2, [pc, #280]	; (80037c0 <TIM_Base_SetConfig+0x154>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d003      	beq.n	80036b4 <TIM_Base_SetConfig+0x48>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	4a45      	ldr	r2, [pc, #276]	; (80037c4 <TIM_Base_SetConfig+0x158>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d108      	bne.n	80036c6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	68fa      	ldr	r2, [r7, #12]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a39      	ldr	r2, [pc, #228]	; (80037b0 <TIM_Base_SetConfig+0x144>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d023      	beq.n	8003716 <TIM_Base_SetConfig+0xaa>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036d4:	d01f      	beq.n	8003716 <TIM_Base_SetConfig+0xaa>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a36      	ldr	r2, [pc, #216]	; (80037b4 <TIM_Base_SetConfig+0x148>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d01b      	beq.n	8003716 <TIM_Base_SetConfig+0xaa>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a35      	ldr	r2, [pc, #212]	; (80037b8 <TIM_Base_SetConfig+0x14c>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d017      	beq.n	8003716 <TIM_Base_SetConfig+0xaa>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a34      	ldr	r2, [pc, #208]	; (80037bc <TIM_Base_SetConfig+0x150>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d013      	beq.n	8003716 <TIM_Base_SetConfig+0xaa>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a33      	ldr	r2, [pc, #204]	; (80037c0 <TIM_Base_SetConfig+0x154>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d00f      	beq.n	8003716 <TIM_Base_SetConfig+0xaa>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a33      	ldr	r2, [pc, #204]	; (80037c8 <TIM_Base_SetConfig+0x15c>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d00b      	beq.n	8003716 <TIM_Base_SetConfig+0xaa>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a32      	ldr	r2, [pc, #200]	; (80037cc <TIM_Base_SetConfig+0x160>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d007      	beq.n	8003716 <TIM_Base_SetConfig+0xaa>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a31      	ldr	r2, [pc, #196]	; (80037d0 <TIM_Base_SetConfig+0x164>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d003      	beq.n	8003716 <TIM_Base_SetConfig+0xaa>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4a2c      	ldr	r2, [pc, #176]	; (80037c4 <TIM_Base_SetConfig+0x158>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d108      	bne.n	8003728 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800371c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	68fa      	ldr	r2, [r7, #12]
 8003724:	4313      	orrs	r3, r2
 8003726:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	695b      	ldr	r3, [r3, #20]
 8003732:	4313      	orrs	r3, r2
 8003734:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	68fa      	ldr	r2, [r7, #12]
 800373a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	689a      	ldr	r2, [r3, #8]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	4a18      	ldr	r2, [pc, #96]	; (80037b0 <TIM_Base_SetConfig+0x144>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d013      	beq.n	800377c <TIM_Base_SetConfig+0x110>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	4a1a      	ldr	r2, [pc, #104]	; (80037c0 <TIM_Base_SetConfig+0x154>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d00f      	beq.n	800377c <TIM_Base_SetConfig+0x110>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	4a1a      	ldr	r2, [pc, #104]	; (80037c8 <TIM_Base_SetConfig+0x15c>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d00b      	beq.n	800377c <TIM_Base_SetConfig+0x110>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	4a19      	ldr	r2, [pc, #100]	; (80037cc <TIM_Base_SetConfig+0x160>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d007      	beq.n	800377c <TIM_Base_SetConfig+0x110>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	4a18      	ldr	r2, [pc, #96]	; (80037d0 <TIM_Base_SetConfig+0x164>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d003      	beq.n	800377c <TIM_Base_SetConfig+0x110>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	4a13      	ldr	r2, [pc, #76]	; (80037c4 <TIM_Base_SetConfig+0x158>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d103      	bne.n	8003784 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	691a      	ldr	r2, [r3, #16]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2201      	movs	r2, #1
 8003788:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	691b      	ldr	r3, [r3, #16]
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	2b01      	cmp	r3, #1
 8003794:	d105      	bne.n	80037a2 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	691b      	ldr	r3, [r3, #16]
 800379a:	f023 0201 	bic.w	r2, r3, #1
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	611a      	str	r2, [r3, #16]
  }
}
 80037a2:	bf00      	nop
 80037a4:	3714      	adds	r7, #20
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	40012c00 	.word	0x40012c00
 80037b4:	40000400 	.word	0x40000400
 80037b8:	40000800 	.word	0x40000800
 80037bc:	40000c00 	.word	0x40000c00
 80037c0:	40013400 	.word	0x40013400
 80037c4:	40015000 	.word	0x40015000
 80037c8:	40014000 	.word	0x40014000
 80037cc:	40014400 	.word	0x40014400
 80037d0:	40014800 	.word	0x40014800

080037d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b085      	sub	sp, #20
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d101      	bne.n	80037ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037e8:	2302      	movs	r3, #2
 80037ea:	e074      	b.n	80038d6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2201      	movs	r2, #1
 80037f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2202      	movs	r2, #2
 80037f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a34      	ldr	r2, [pc, #208]	; (80038e4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d009      	beq.n	800382a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a33      	ldr	r2, [pc, #204]	; (80038e8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d004      	beq.n	800382a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a31      	ldr	r2, [pc, #196]	; (80038ec <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d108      	bne.n	800383c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003830:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	68fa      	ldr	r2, [r7, #12]
 8003838:	4313      	orrs	r3, r2
 800383a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8003842:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003846:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	68fa      	ldr	r2, [r7, #12]
 800384e:	4313      	orrs	r3, r2
 8003850:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	68fa      	ldr	r2, [r7, #12]
 8003858:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a21      	ldr	r2, [pc, #132]	; (80038e4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d022      	beq.n	80038aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800386c:	d01d      	beq.n	80038aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a1f      	ldr	r2, [pc, #124]	; (80038f0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d018      	beq.n	80038aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a1d      	ldr	r2, [pc, #116]	; (80038f4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d013      	beq.n	80038aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a1c      	ldr	r2, [pc, #112]	; (80038f8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d00e      	beq.n	80038aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a15      	ldr	r2, [pc, #84]	; (80038e8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d009      	beq.n	80038aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a18      	ldr	r2, [pc, #96]	; (80038fc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d004      	beq.n	80038aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a11      	ldr	r2, [pc, #68]	; (80038ec <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d10c      	bne.n	80038c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	68ba      	ldr	r2, [r7, #8]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	68ba      	ldr	r2, [r7, #8]
 80038c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2201      	movs	r2, #1
 80038c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80038d4:	2300      	movs	r3, #0
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3714      	adds	r7, #20
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	40012c00 	.word	0x40012c00
 80038e8:	40013400 	.word	0x40013400
 80038ec:	40015000 	.word	0x40015000
 80038f0:	40000400 	.word	0x40000400
 80038f4:	40000800 	.word	0x40000800
 80038f8:	40000c00 	.word	0x40000c00
 80038fc:	40014000 	.word	0x40014000

08003900 <memset>:
 8003900:	4402      	add	r2, r0
 8003902:	4603      	mov	r3, r0
 8003904:	4293      	cmp	r3, r2
 8003906:	d100      	bne.n	800390a <memset+0xa>
 8003908:	4770      	bx	lr
 800390a:	f803 1b01 	strb.w	r1, [r3], #1
 800390e:	e7f9      	b.n	8003904 <memset+0x4>

08003910 <__libc_init_array>:
 8003910:	b570      	push	{r4, r5, r6, lr}
 8003912:	4d0d      	ldr	r5, [pc, #52]	; (8003948 <__libc_init_array+0x38>)
 8003914:	4c0d      	ldr	r4, [pc, #52]	; (800394c <__libc_init_array+0x3c>)
 8003916:	1b64      	subs	r4, r4, r5
 8003918:	10a4      	asrs	r4, r4, #2
 800391a:	2600      	movs	r6, #0
 800391c:	42a6      	cmp	r6, r4
 800391e:	d109      	bne.n	8003934 <__libc_init_array+0x24>
 8003920:	4d0b      	ldr	r5, [pc, #44]	; (8003950 <__libc_init_array+0x40>)
 8003922:	4c0c      	ldr	r4, [pc, #48]	; (8003954 <__libc_init_array+0x44>)
 8003924:	f000 f818 	bl	8003958 <_init>
 8003928:	1b64      	subs	r4, r4, r5
 800392a:	10a4      	asrs	r4, r4, #2
 800392c:	2600      	movs	r6, #0
 800392e:	42a6      	cmp	r6, r4
 8003930:	d105      	bne.n	800393e <__libc_init_array+0x2e>
 8003932:	bd70      	pop	{r4, r5, r6, pc}
 8003934:	f855 3b04 	ldr.w	r3, [r5], #4
 8003938:	4798      	blx	r3
 800393a:	3601      	adds	r6, #1
 800393c:	e7ee      	b.n	800391c <__libc_init_array+0xc>
 800393e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003942:	4798      	blx	r3
 8003944:	3601      	adds	r6, #1
 8003946:	e7f2      	b.n	800392e <__libc_init_array+0x1e>
 8003948:	08003980 	.word	0x08003980
 800394c:	08003980 	.word	0x08003980
 8003950:	08003980 	.word	0x08003980
 8003954:	08003984 	.word	0x08003984

08003958 <_init>:
 8003958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800395a:	bf00      	nop
 800395c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800395e:	bc08      	pop	{r3}
 8003960:	469e      	mov	lr, r3
 8003962:	4770      	bx	lr

08003964 <_fini>:
 8003964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003966:	bf00      	nop
 8003968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800396a:	bc08      	pop	{r3}
 800396c:	469e      	mov	lr, r3
 800396e:	4770      	bx	lr
