// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_bf16_to_float_Pipeline_bf16_to_float_loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        sext_ln49,
        out_0_address0,
        out_0_ce0,
        out_0_we0,
        out_0_d0,
        out_1_address0,
        out_1_ce0,
        out_1_we0,
        out_1_d0,
        out_2_address0,
        out_2_ce0,
        out_2_we0,
        out_2_d0,
        out_3_address0,
        out_3_ce0,
        out_3_we0,
        out_3_d0,
        out_4_address0,
        out_4_ce0,
        out_4_we0,
        out_4_d0,
        out_5_address0,
        out_5_ce0,
        out_5_we0,
        out_5_d0,
        out_6_address0,
        out_6_ce0,
        out_6_we0,
        out_6_d0,
        out_7_address0,
        out_7_ce0,
        out_7_we0,
        out_7_d0,
        out_8_address0,
        out_8_ce0,
        out_8_we0,
        out_8_d0,
        out_9_address0,
        out_9_ce0,
        out_9_we0,
        out_9_d0,
        out_10_address0,
        out_10_ce0,
        out_10_we0,
        out_10_d0,
        out_11_address0,
        out_11_ce0,
        out_11_we0,
        out_11_d0,
        out_12_address0,
        out_12_ce0,
        out_12_we0,
        out_12_d0,
        out_13_address0,
        out_13_ce0,
        out_13_we0,
        out_13_d0,
        out_14_address0,
        out_14_ce0,
        out_14_we0,
        out_14_d0,
        out_15_address0,
        out_15_ce0,
        out_15_we0,
        out_15_d0,
        out_16_address0,
        out_16_ce0,
        out_16_we0,
        out_16_d0,
        out_17_address0,
        out_17_ce0,
        out_17_we0,
        out_17_d0,
        out_18_address0,
        out_18_ce0,
        out_18_we0,
        out_18_d0,
        out_19_address0,
        out_19_ce0,
        out_19_we0,
        out_19_d0,
        out_20_address0,
        out_20_ce0,
        out_20_we0,
        out_20_d0,
        out_21_address0,
        out_21_ce0,
        out_21_we0,
        out_21_d0,
        out_22_address0,
        out_22_ce0,
        out_22_we0,
        out_22_d0,
        out_23_address0,
        out_23_ce0,
        out_23_we0,
        out_23_d0,
        out_24_address0,
        out_24_ce0,
        out_24_we0,
        out_24_d0,
        out_25_address0,
        out_25_ce0,
        out_25_we0,
        out_25_d0,
        out_26_address0,
        out_26_ce0,
        out_26_we0,
        out_26_d0,
        out_27_address0,
        out_27_ce0,
        out_27_we0,
        out_27_d0,
        out_28_address0,
        out_28_ce0,
        out_28_we0,
        out_28_d0,
        out_29_address0,
        out_29_ce0,
        out_29_we0,
        out_29_d0,
        out_30_address0,
        out_30_ce0,
        out_30_we0,
        out_30_d0,
        out_31_address0,
        out_31_ce0,
        out_31_we0,
        out_31_d0,
        out_32_address0,
        out_32_ce0,
        out_32_we0,
        out_32_d0,
        out_33_address0,
        out_33_ce0,
        out_33_we0,
        out_33_d0,
        out_34_address0,
        out_34_ce0,
        out_34_we0,
        out_34_d0,
        out_35_address0,
        out_35_ce0,
        out_35_we0,
        out_35_d0,
        out_36_address0,
        out_36_ce0,
        out_36_we0,
        out_36_d0,
        out_37_address0,
        out_37_ce0,
        out_37_we0,
        out_37_d0,
        out_38_address0,
        out_38_ce0,
        out_38_we0,
        out_38_d0,
        out_39_address0,
        out_39_ce0,
        out_39_we0,
        out_39_d0,
        out_40_address0,
        out_40_ce0,
        out_40_we0,
        out_40_d0,
        out_41_address0,
        out_41_ce0,
        out_41_we0,
        out_41_d0,
        out_42_address0,
        out_42_ce0,
        out_42_we0,
        out_42_d0,
        out_43_address0,
        out_43_ce0,
        out_43_we0,
        out_43_d0,
        out_44_address0,
        out_44_ce0,
        out_44_we0,
        out_44_d0,
        out_45_address0,
        out_45_ce0,
        out_45_we0,
        out_45_d0,
        out_46_address0,
        out_46_ce0,
        out_46_we0,
        out_46_d0,
        out_47_address0,
        out_47_ce0,
        out_47_we0,
        out_47_d0,
        out_48_address0,
        out_48_ce0,
        out_48_we0,
        out_48_d0,
        out_49_address0,
        out_49_ce0,
        out_49_we0,
        out_49_d0,
        out_50_address0,
        out_50_ce0,
        out_50_we0,
        out_50_d0,
        out_51_address0,
        out_51_ce0,
        out_51_we0,
        out_51_d0,
        out_52_address0,
        out_52_ce0,
        out_52_we0,
        out_52_d0,
        out_53_address0,
        out_53_ce0,
        out_53_we0,
        out_53_d0,
        out_54_address0,
        out_54_ce0,
        out_54_we0,
        out_54_d0,
        out_55_address0,
        out_55_ce0,
        out_55_we0,
        out_55_d0,
        out_56_address0,
        out_56_ce0,
        out_56_we0,
        out_56_d0,
        out_57_address0,
        out_57_ce0,
        out_57_we0,
        out_57_d0,
        out_58_address0,
        out_58_ce0,
        out_58_we0,
        out_58_d0,
        out_59_address0,
        out_59_ce0,
        out_59_we0,
        out_59_d0,
        out_60_address0,
        out_60_ce0,
        out_60_we0,
        out_60_d0,
        out_61_address0,
        out_61_ce0,
        out_61_we0,
        out_61_d0,
        out_62_address0,
        out_62_ce0,
        out_62_we0,
        out_62_d0,
        out_63_address0,
        out_63_ce0,
        out_63_we0,
        out_63_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [63:0] m_axi_gmem0_AWADDR;
output  [0:0] m_axi_gmem0_AWID;
output  [31:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [0:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [15:0] m_axi_gmem0_WDATA;
output  [1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [0:0] m_axi_gmem0_WID;
output  [0:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [63:0] m_axi_gmem0_ARADDR;
output  [0:0] m_axi_gmem0_ARID;
output  [31:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [0:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [15:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [0:0] m_axi_gmem0_RID;
input  [9:0] m_axi_gmem0_RFIFONUM;
input  [0:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [0:0] m_axi_gmem0_BID;
input  [0:0] m_axi_gmem0_BUSER;
input  [62:0] sext_ln49;
output  [9:0] out_0_address0;
output   out_0_ce0;
output   out_0_we0;
output  [31:0] out_0_d0;
output  [9:0] out_1_address0;
output   out_1_ce0;
output   out_1_we0;
output  [31:0] out_1_d0;
output  [9:0] out_2_address0;
output   out_2_ce0;
output   out_2_we0;
output  [31:0] out_2_d0;
output  [9:0] out_3_address0;
output   out_3_ce0;
output   out_3_we0;
output  [31:0] out_3_d0;
output  [9:0] out_4_address0;
output   out_4_ce0;
output   out_4_we0;
output  [31:0] out_4_d0;
output  [9:0] out_5_address0;
output   out_5_ce0;
output   out_5_we0;
output  [31:0] out_5_d0;
output  [9:0] out_6_address0;
output   out_6_ce0;
output   out_6_we0;
output  [31:0] out_6_d0;
output  [9:0] out_7_address0;
output   out_7_ce0;
output   out_7_we0;
output  [31:0] out_7_d0;
output  [9:0] out_8_address0;
output   out_8_ce0;
output   out_8_we0;
output  [31:0] out_8_d0;
output  [9:0] out_9_address0;
output   out_9_ce0;
output   out_9_we0;
output  [31:0] out_9_d0;
output  [9:0] out_10_address0;
output   out_10_ce0;
output   out_10_we0;
output  [31:0] out_10_d0;
output  [9:0] out_11_address0;
output   out_11_ce0;
output   out_11_we0;
output  [31:0] out_11_d0;
output  [9:0] out_12_address0;
output   out_12_ce0;
output   out_12_we0;
output  [31:0] out_12_d0;
output  [9:0] out_13_address0;
output   out_13_ce0;
output   out_13_we0;
output  [31:0] out_13_d0;
output  [9:0] out_14_address0;
output   out_14_ce0;
output   out_14_we0;
output  [31:0] out_14_d0;
output  [9:0] out_15_address0;
output   out_15_ce0;
output   out_15_we0;
output  [31:0] out_15_d0;
output  [9:0] out_16_address0;
output   out_16_ce0;
output   out_16_we0;
output  [31:0] out_16_d0;
output  [9:0] out_17_address0;
output   out_17_ce0;
output   out_17_we0;
output  [31:0] out_17_d0;
output  [9:0] out_18_address0;
output   out_18_ce0;
output   out_18_we0;
output  [31:0] out_18_d0;
output  [9:0] out_19_address0;
output   out_19_ce0;
output   out_19_we0;
output  [31:0] out_19_d0;
output  [9:0] out_20_address0;
output   out_20_ce0;
output   out_20_we0;
output  [31:0] out_20_d0;
output  [9:0] out_21_address0;
output   out_21_ce0;
output   out_21_we0;
output  [31:0] out_21_d0;
output  [9:0] out_22_address0;
output   out_22_ce0;
output   out_22_we0;
output  [31:0] out_22_d0;
output  [9:0] out_23_address0;
output   out_23_ce0;
output   out_23_we0;
output  [31:0] out_23_d0;
output  [9:0] out_24_address0;
output   out_24_ce0;
output   out_24_we0;
output  [31:0] out_24_d0;
output  [9:0] out_25_address0;
output   out_25_ce0;
output   out_25_we0;
output  [31:0] out_25_d0;
output  [9:0] out_26_address0;
output   out_26_ce0;
output   out_26_we0;
output  [31:0] out_26_d0;
output  [9:0] out_27_address0;
output   out_27_ce0;
output   out_27_we0;
output  [31:0] out_27_d0;
output  [9:0] out_28_address0;
output   out_28_ce0;
output   out_28_we0;
output  [31:0] out_28_d0;
output  [9:0] out_29_address0;
output   out_29_ce0;
output   out_29_we0;
output  [31:0] out_29_d0;
output  [9:0] out_30_address0;
output   out_30_ce0;
output   out_30_we0;
output  [31:0] out_30_d0;
output  [9:0] out_31_address0;
output   out_31_ce0;
output   out_31_we0;
output  [31:0] out_31_d0;
output  [9:0] out_32_address0;
output   out_32_ce0;
output   out_32_we0;
output  [31:0] out_32_d0;
output  [9:0] out_33_address0;
output   out_33_ce0;
output   out_33_we0;
output  [31:0] out_33_d0;
output  [9:0] out_34_address0;
output   out_34_ce0;
output   out_34_we0;
output  [31:0] out_34_d0;
output  [9:0] out_35_address0;
output   out_35_ce0;
output   out_35_we0;
output  [31:0] out_35_d0;
output  [9:0] out_36_address0;
output   out_36_ce0;
output   out_36_we0;
output  [31:0] out_36_d0;
output  [9:0] out_37_address0;
output   out_37_ce0;
output   out_37_we0;
output  [31:0] out_37_d0;
output  [9:0] out_38_address0;
output   out_38_ce0;
output   out_38_we0;
output  [31:0] out_38_d0;
output  [9:0] out_39_address0;
output   out_39_ce0;
output   out_39_we0;
output  [31:0] out_39_d0;
output  [9:0] out_40_address0;
output   out_40_ce0;
output   out_40_we0;
output  [31:0] out_40_d0;
output  [9:0] out_41_address0;
output   out_41_ce0;
output   out_41_we0;
output  [31:0] out_41_d0;
output  [9:0] out_42_address0;
output   out_42_ce0;
output   out_42_we0;
output  [31:0] out_42_d0;
output  [9:0] out_43_address0;
output   out_43_ce0;
output   out_43_we0;
output  [31:0] out_43_d0;
output  [9:0] out_44_address0;
output   out_44_ce0;
output   out_44_we0;
output  [31:0] out_44_d0;
output  [9:0] out_45_address0;
output   out_45_ce0;
output   out_45_we0;
output  [31:0] out_45_d0;
output  [9:0] out_46_address0;
output   out_46_ce0;
output   out_46_we0;
output  [31:0] out_46_d0;
output  [9:0] out_47_address0;
output   out_47_ce0;
output   out_47_we0;
output  [31:0] out_47_d0;
output  [9:0] out_48_address0;
output   out_48_ce0;
output   out_48_we0;
output  [31:0] out_48_d0;
output  [9:0] out_49_address0;
output   out_49_ce0;
output   out_49_we0;
output  [31:0] out_49_d0;
output  [9:0] out_50_address0;
output   out_50_ce0;
output   out_50_we0;
output  [31:0] out_50_d0;
output  [9:0] out_51_address0;
output   out_51_ce0;
output   out_51_we0;
output  [31:0] out_51_d0;
output  [9:0] out_52_address0;
output   out_52_ce0;
output   out_52_we0;
output  [31:0] out_52_d0;
output  [9:0] out_53_address0;
output   out_53_ce0;
output   out_53_we0;
output  [31:0] out_53_d0;
output  [9:0] out_54_address0;
output   out_54_ce0;
output   out_54_we0;
output  [31:0] out_54_d0;
output  [9:0] out_55_address0;
output   out_55_ce0;
output   out_55_we0;
output  [31:0] out_55_d0;
output  [9:0] out_56_address0;
output   out_56_ce0;
output   out_56_we0;
output  [31:0] out_56_d0;
output  [9:0] out_57_address0;
output   out_57_ce0;
output   out_57_we0;
output  [31:0] out_57_d0;
output  [9:0] out_58_address0;
output   out_58_ce0;
output   out_58_we0;
output  [31:0] out_58_d0;
output  [9:0] out_59_address0;
output   out_59_ce0;
output   out_59_we0;
output  [31:0] out_59_d0;
output  [9:0] out_60_address0;
output   out_60_ce0;
output   out_60_we0;
output  [31:0] out_60_d0;
output  [9:0] out_61_address0;
output   out_61_ce0;
output   out_61_we0;
output  [31:0] out_61_d0;
output  [9:0] out_62_address0;
output   out_62_ce0;
output   out_62_we0;
output  [31:0] out_62_d0;
output  [9:0] out_63_address0;
output   out_63_ce0;
output   out_63_we0;
output  [31:0] out_63_d0;

reg ap_idle;
reg m_axi_gmem0_RREADY;
reg out_0_ce0;
reg out_0_we0;
reg out_1_ce0;
reg out_1_we0;
reg out_2_ce0;
reg out_2_we0;
reg out_3_ce0;
reg out_3_we0;
reg out_4_ce0;
reg out_4_we0;
reg out_5_ce0;
reg out_5_we0;
reg out_6_ce0;
reg out_6_we0;
reg out_7_ce0;
reg out_7_we0;
reg out_8_ce0;
reg out_8_we0;
reg out_9_ce0;
reg out_9_we0;
reg out_10_ce0;
reg out_10_we0;
reg out_11_ce0;
reg out_11_we0;
reg out_12_ce0;
reg out_12_we0;
reg out_13_ce0;
reg out_13_we0;
reg out_14_ce0;
reg out_14_we0;
reg out_15_ce0;
reg out_15_we0;
reg out_16_ce0;
reg out_16_we0;
reg out_17_ce0;
reg out_17_we0;
reg out_18_ce0;
reg out_18_we0;
reg out_19_ce0;
reg out_19_we0;
reg out_20_ce0;
reg out_20_we0;
reg out_21_ce0;
reg out_21_we0;
reg out_22_ce0;
reg out_22_we0;
reg out_23_ce0;
reg out_23_we0;
reg out_24_ce0;
reg out_24_we0;
reg out_25_ce0;
reg out_25_we0;
reg out_26_ce0;
reg out_26_we0;
reg out_27_ce0;
reg out_27_we0;
reg out_28_ce0;
reg out_28_we0;
reg out_29_ce0;
reg out_29_we0;
reg out_30_ce0;
reg out_30_we0;
reg out_31_ce0;
reg out_31_we0;
reg out_32_ce0;
reg out_32_we0;
reg out_33_ce0;
reg out_33_we0;
reg out_34_ce0;
reg out_34_we0;
reg out_35_ce0;
reg out_35_we0;
reg out_36_ce0;
reg out_36_we0;
reg out_37_ce0;
reg out_37_we0;
reg out_38_ce0;
reg out_38_we0;
reg out_39_ce0;
reg out_39_we0;
reg out_40_ce0;
reg out_40_we0;
reg out_41_ce0;
reg out_41_we0;
reg out_42_ce0;
reg out_42_we0;
reg out_43_ce0;
reg out_43_we0;
reg out_44_ce0;
reg out_44_we0;
reg out_45_ce0;
reg out_45_we0;
reg out_46_ce0;
reg out_46_we0;
reg out_47_ce0;
reg out_47_we0;
reg out_48_ce0;
reg out_48_we0;
reg out_49_ce0;
reg out_49_we0;
reg out_50_ce0;
reg out_50_we0;
reg out_51_ce0;
reg out_51_we0;
reg out_52_ce0;
reg out_52_we0;
reg out_53_ce0;
reg out_53_we0;
reg out_54_ce0;
reg out_54_we0;
reg out_55_ce0;
reg out_55_we0;
reg out_56_ce0;
reg out_56_we0;
reg out_57_ce0;
reg out_57_we0;
reg out_58_ce0;
reg out_58_we0;
reg out_59_ce0;
reg out_59_we0;
reg out_60_ce0;
reg out_60_we0;
reg out_61_ce0;
reg out_61_we0;
reg out_62_ce0;
reg out_62_we0;
reg out_63_ce0;
reg out_63_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln49_fu_1199_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem0_blk_n_R;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] gmem0_addr_read_reg_1445;
reg   [5:0] trunc_ln1_reg_1450;
wire   [63:0] zext_ln51_fu_1318_p1;
reg   [15:0] phi_urem_fu_316;
wire   [15:0] select_ln49_fu_1401_p3;
wire    ap_loop_init;
reg   [32:0] phi_mul_fu_320;
wire   [32:0] add_ln51_fu_1219_p2;
reg   [15:0] i_fu_324;
wire   [15:0] add_ln49_fu_1205_p2;
reg   [15:0] ap_sig_allocacmp_i_1;
wire   [31:0] bitcast_ln51_fu_1250_p1;
wire   [31:0] x_f32_fu_1243_p3;
wire   [15:0] add_ln49_1_fu_1389_p2;
wire   [0:0] icmp_ln49_1_fu_1395_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln49_fu_1199_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_324 <= add_ln49_fu_1205_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_324 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            phi_mul_fu_320 <= 33'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            phi_mul_fu_320 <= add_ln51_fu_1219_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            phi_urem_fu_316 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            phi_urem_fu_316 <= select_ln49_fu_1401_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        gmem0_addr_read_reg_1445 <= m_axi_gmem0_RDATA;
        trunc_ln1_reg_1450 <= {{phi_mul_fu_320[31:26]}};
    end
end

always @ (*) begin
    if (((icmp_ln49_fu_1199_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 16'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_324;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gmem0_blk_n_R = m_axi_gmem0_RVALID;
    end else begin
        gmem0_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_gmem0_RREADY = 1'b1;
    end else begin
        m_axi_gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_0_ce0 = 1'b1;
    end else begin
        out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_0_we0 = 1'b1;
    end else begin
        out_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_10_ce0 = 1'b1;
    end else begin
        out_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd10) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_10_we0 = 1'b1;
    end else begin
        out_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_11_ce0 = 1'b1;
    end else begin
        out_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd11) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_11_we0 = 1'b1;
    end else begin
        out_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_12_ce0 = 1'b1;
    end else begin
        out_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd12) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_12_we0 = 1'b1;
    end else begin
        out_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_13_ce0 = 1'b1;
    end else begin
        out_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd13) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_13_we0 = 1'b1;
    end else begin
        out_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_14_ce0 = 1'b1;
    end else begin
        out_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd14) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_14_we0 = 1'b1;
    end else begin
        out_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_15_ce0 = 1'b1;
    end else begin
        out_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd15) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_15_we0 = 1'b1;
    end else begin
        out_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_16_ce0 = 1'b1;
    end else begin
        out_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd16) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_16_we0 = 1'b1;
    end else begin
        out_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_17_ce0 = 1'b1;
    end else begin
        out_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd17) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_17_we0 = 1'b1;
    end else begin
        out_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_18_ce0 = 1'b1;
    end else begin
        out_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd18) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_18_we0 = 1'b1;
    end else begin
        out_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_19_ce0 = 1'b1;
    end else begin
        out_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd19) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_19_we0 = 1'b1;
    end else begin
        out_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_1_ce0 = 1'b1;
    end else begin
        out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_1_we0 = 1'b1;
    end else begin
        out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_20_ce0 = 1'b1;
    end else begin
        out_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd20) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_20_we0 = 1'b1;
    end else begin
        out_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_21_ce0 = 1'b1;
    end else begin
        out_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd21) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_21_we0 = 1'b1;
    end else begin
        out_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_22_ce0 = 1'b1;
    end else begin
        out_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd22) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_22_we0 = 1'b1;
    end else begin
        out_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_23_ce0 = 1'b1;
    end else begin
        out_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd23) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_23_we0 = 1'b1;
    end else begin
        out_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_24_ce0 = 1'b1;
    end else begin
        out_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd24) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_24_we0 = 1'b1;
    end else begin
        out_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_25_ce0 = 1'b1;
    end else begin
        out_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd25) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_25_we0 = 1'b1;
    end else begin
        out_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_26_ce0 = 1'b1;
    end else begin
        out_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd26) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_26_we0 = 1'b1;
    end else begin
        out_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_27_ce0 = 1'b1;
    end else begin
        out_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd27) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_27_we0 = 1'b1;
    end else begin
        out_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_28_ce0 = 1'b1;
    end else begin
        out_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd28) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_28_we0 = 1'b1;
    end else begin
        out_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_29_ce0 = 1'b1;
    end else begin
        out_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd29) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_29_we0 = 1'b1;
    end else begin
        out_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_2_ce0 = 1'b1;
    end else begin
        out_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_2_we0 = 1'b1;
    end else begin
        out_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_30_ce0 = 1'b1;
    end else begin
        out_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd30) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_30_we0 = 1'b1;
    end else begin
        out_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_31_ce0 = 1'b1;
    end else begin
        out_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd31) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_31_we0 = 1'b1;
    end else begin
        out_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_32_ce0 = 1'b1;
    end else begin
        out_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd32) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_32_we0 = 1'b1;
    end else begin
        out_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_33_ce0 = 1'b1;
    end else begin
        out_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd33) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_33_we0 = 1'b1;
    end else begin
        out_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_34_ce0 = 1'b1;
    end else begin
        out_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd34) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_34_we0 = 1'b1;
    end else begin
        out_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_35_ce0 = 1'b1;
    end else begin
        out_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd35) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_35_we0 = 1'b1;
    end else begin
        out_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_36_ce0 = 1'b1;
    end else begin
        out_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd36) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_36_we0 = 1'b1;
    end else begin
        out_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_37_ce0 = 1'b1;
    end else begin
        out_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd37) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_37_we0 = 1'b1;
    end else begin
        out_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_38_ce0 = 1'b1;
    end else begin
        out_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd38) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_38_we0 = 1'b1;
    end else begin
        out_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_39_ce0 = 1'b1;
    end else begin
        out_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd39) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_39_we0 = 1'b1;
    end else begin
        out_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_3_ce0 = 1'b1;
    end else begin
        out_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_3_we0 = 1'b1;
    end else begin
        out_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_40_ce0 = 1'b1;
    end else begin
        out_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd40) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_40_we0 = 1'b1;
    end else begin
        out_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_41_ce0 = 1'b1;
    end else begin
        out_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd41) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_41_we0 = 1'b1;
    end else begin
        out_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_42_ce0 = 1'b1;
    end else begin
        out_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd42) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_42_we0 = 1'b1;
    end else begin
        out_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_43_ce0 = 1'b1;
    end else begin
        out_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd43) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_43_we0 = 1'b1;
    end else begin
        out_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_44_ce0 = 1'b1;
    end else begin
        out_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd44) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_44_we0 = 1'b1;
    end else begin
        out_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_45_ce0 = 1'b1;
    end else begin
        out_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd45) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_45_we0 = 1'b1;
    end else begin
        out_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_46_ce0 = 1'b1;
    end else begin
        out_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd46) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_46_we0 = 1'b1;
    end else begin
        out_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_47_ce0 = 1'b1;
    end else begin
        out_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd47) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_47_we0 = 1'b1;
    end else begin
        out_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_48_ce0 = 1'b1;
    end else begin
        out_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd48) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_48_we0 = 1'b1;
    end else begin
        out_48_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_49_ce0 = 1'b1;
    end else begin
        out_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd49) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_49_we0 = 1'b1;
    end else begin
        out_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_4_ce0 = 1'b1;
    end else begin
        out_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_4_we0 = 1'b1;
    end else begin
        out_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_50_ce0 = 1'b1;
    end else begin
        out_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd50) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_50_we0 = 1'b1;
    end else begin
        out_50_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_51_ce0 = 1'b1;
    end else begin
        out_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd51) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_51_we0 = 1'b1;
    end else begin
        out_51_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_52_ce0 = 1'b1;
    end else begin
        out_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd52) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_52_we0 = 1'b1;
    end else begin
        out_52_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_53_ce0 = 1'b1;
    end else begin
        out_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd53) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_53_we0 = 1'b1;
    end else begin
        out_53_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_54_ce0 = 1'b1;
    end else begin
        out_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd54) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_54_we0 = 1'b1;
    end else begin
        out_54_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_55_ce0 = 1'b1;
    end else begin
        out_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd55) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_55_we0 = 1'b1;
    end else begin
        out_55_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_56_ce0 = 1'b1;
    end else begin
        out_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd56) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_56_we0 = 1'b1;
    end else begin
        out_56_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_57_ce0 = 1'b1;
    end else begin
        out_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd57) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_57_we0 = 1'b1;
    end else begin
        out_57_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_58_ce0 = 1'b1;
    end else begin
        out_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd58) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_58_we0 = 1'b1;
    end else begin
        out_58_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_59_ce0 = 1'b1;
    end else begin
        out_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd59) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_59_we0 = 1'b1;
    end else begin
        out_59_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_5_ce0 = 1'b1;
    end else begin
        out_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_5_we0 = 1'b1;
    end else begin
        out_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_60_ce0 = 1'b1;
    end else begin
        out_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd60) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_60_we0 = 1'b1;
    end else begin
        out_60_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_61_ce0 = 1'b1;
    end else begin
        out_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd61) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_61_we0 = 1'b1;
    end else begin
        out_61_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_62_ce0 = 1'b1;
    end else begin
        out_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd62) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_62_we0 = 1'b1;
    end else begin
        out_62_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_63_ce0 = 1'b1;
    end else begin
        out_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd63) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_63_we0 = 1'b1;
    end else begin
        out_63_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_6_ce0 = 1'b1;
    end else begin
        out_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_6_we0 = 1'b1;
    end else begin
        out_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_7_ce0 = 1'b1;
    end else begin
        out_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_7_we0 = 1'b1;
    end else begin
        out_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_8_ce0 = 1'b1;
    end else begin
        out_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_8_we0 = 1'b1;
    end else begin
        out_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_9_ce0 = 1'b1;
    end else begin
        out_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_1450 == 6'd9) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_9_we0 = 1'b1;
    end else begin
        out_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln49_1_fu_1389_p2 = (phi_urem_fu_316 + 16'd1);

assign add_ln49_fu_1205_p2 = (ap_sig_allocacmp_i_1 + 16'd1);

assign add_ln51_fu_1219_p2 = (phi_mul_fu_320 + 33'd87382);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_gmem0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_gmem0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (m_axi_gmem0_RVALID == 1'b0);
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln51_fu_1250_p1 = x_f32_fu_1243_p3;

assign icmp_ln49_1_fu_1395_p2 = ((add_ln49_1_fu_1389_p2 < 16'd768) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_1199_p2 = ((ap_sig_allocacmp_i_1 == 16'd49152) ? 1'b1 : 1'b0);

assign m_axi_gmem0_ARADDR = 64'd0;

assign m_axi_gmem0_ARBURST = 2'd0;

assign m_axi_gmem0_ARCACHE = 4'd0;

assign m_axi_gmem0_ARID = 1'd0;

assign m_axi_gmem0_ARLEN = 32'd0;

assign m_axi_gmem0_ARLOCK = 2'd0;

assign m_axi_gmem0_ARPROT = 3'd0;

assign m_axi_gmem0_ARQOS = 4'd0;

assign m_axi_gmem0_ARREGION = 4'd0;

assign m_axi_gmem0_ARSIZE = 3'd0;

assign m_axi_gmem0_ARUSER = 1'd0;

assign m_axi_gmem0_ARVALID = 1'b0;

assign m_axi_gmem0_AWADDR = 64'd0;

assign m_axi_gmem0_AWBURST = 2'd0;

assign m_axi_gmem0_AWCACHE = 4'd0;

assign m_axi_gmem0_AWID = 1'd0;

assign m_axi_gmem0_AWLEN = 32'd0;

assign m_axi_gmem0_AWLOCK = 2'd0;

assign m_axi_gmem0_AWPROT = 3'd0;

assign m_axi_gmem0_AWQOS = 4'd0;

assign m_axi_gmem0_AWREGION = 4'd0;

assign m_axi_gmem0_AWSIZE = 3'd0;

assign m_axi_gmem0_AWUSER = 1'd0;

assign m_axi_gmem0_AWVALID = 1'b0;

assign m_axi_gmem0_BREADY = 1'b0;

assign m_axi_gmem0_WDATA = 16'd0;

assign m_axi_gmem0_WID = 1'd0;

assign m_axi_gmem0_WLAST = 1'b0;

assign m_axi_gmem0_WSTRB = 2'd0;

assign m_axi_gmem0_WUSER = 1'd0;

assign m_axi_gmem0_WVALID = 1'b0;

assign out_0_address0 = zext_ln51_fu_1318_p1;

assign out_0_d0 = bitcast_ln51_fu_1250_p1;

assign out_10_address0 = zext_ln51_fu_1318_p1;

assign out_10_d0 = bitcast_ln51_fu_1250_p1;

assign out_11_address0 = zext_ln51_fu_1318_p1;

assign out_11_d0 = bitcast_ln51_fu_1250_p1;

assign out_12_address0 = zext_ln51_fu_1318_p1;

assign out_12_d0 = bitcast_ln51_fu_1250_p1;

assign out_13_address0 = zext_ln51_fu_1318_p1;

assign out_13_d0 = bitcast_ln51_fu_1250_p1;

assign out_14_address0 = zext_ln51_fu_1318_p1;

assign out_14_d0 = bitcast_ln51_fu_1250_p1;

assign out_15_address0 = zext_ln51_fu_1318_p1;

assign out_15_d0 = bitcast_ln51_fu_1250_p1;

assign out_16_address0 = zext_ln51_fu_1318_p1;

assign out_16_d0 = bitcast_ln51_fu_1250_p1;

assign out_17_address0 = zext_ln51_fu_1318_p1;

assign out_17_d0 = bitcast_ln51_fu_1250_p1;

assign out_18_address0 = zext_ln51_fu_1318_p1;

assign out_18_d0 = bitcast_ln51_fu_1250_p1;

assign out_19_address0 = zext_ln51_fu_1318_p1;

assign out_19_d0 = bitcast_ln51_fu_1250_p1;

assign out_1_address0 = zext_ln51_fu_1318_p1;

assign out_1_d0 = bitcast_ln51_fu_1250_p1;

assign out_20_address0 = zext_ln51_fu_1318_p1;

assign out_20_d0 = bitcast_ln51_fu_1250_p1;

assign out_21_address0 = zext_ln51_fu_1318_p1;

assign out_21_d0 = bitcast_ln51_fu_1250_p1;

assign out_22_address0 = zext_ln51_fu_1318_p1;

assign out_22_d0 = bitcast_ln51_fu_1250_p1;

assign out_23_address0 = zext_ln51_fu_1318_p1;

assign out_23_d0 = bitcast_ln51_fu_1250_p1;

assign out_24_address0 = zext_ln51_fu_1318_p1;

assign out_24_d0 = bitcast_ln51_fu_1250_p1;

assign out_25_address0 = zext_ln51_fu_1318_p1;

assign out_25_d0 = bitcast_ln51_fu_1250_p1;

assign out_26_address0 = zext_ln51_fu_1318_p1;

assign out_26_d0 = bitcast_ln51_fu_1250_p1;

assign out_27_address0 = zext_ln51_fu_1318_p1;

assign out_27_d0 = bitcast_ln51_fu_1250_p1;

assign out_28_address0 = zext_ln51_fu_1318_p1;

assign out_28_d0 = bitcast_ln51_fu_1250_p1;

assign out_29_address0 = zext_ln51_fu_1318_p1;

assign out_29_d0 = bitcast_ln51_fu_1250_p1;

assign out_2_address0 = zext_ln51_fu_1318_p1;

assign out_2_d0 = bitcast_ln51_fu_1250_p1;

assign out_30_address0 = zext_ln51_fu_1318_p1;

assign out_30_d0 = bitcast_ln51_fu_1250_p1;

assign out_31_address0 = zext_ln51_fu_1318_p1;

assign out_31_d0 = bitcast_ln51_fu_1250_p1;

assign out_32_address0 = zext_ln51_fu_1318_p1;

assign out_32_d0 = bitcast_ln51_fu_1250_p1;

assign out_33_address0 = zext_ln51_fu_1318_p1;

assign out_33_d0 = bitcast_ln51_fu_1250_p1;

assign out_34_address0 = zext_ln51_fu_1318_p1;

assign out_34_d0 = bitcast_ln51_fu_1250_p1;

assign out_35_address0 = zext_ln51_fu_1318_p1;

assign out_35_d0 = bitcast_ln51_fu_1250_p1;

assign out_36_address0 = zext_ln51_fu_1318_p1;

assign out_36_d0 = bitcast_ln51_fu_1250_p1;

assign out_37_address0 = zext_ln51_fu_1318_p1;

assign out_37_d0 = bitcast_ln51_fu_1250_p1;

assign out_38_address0 = zext_ln51_fu_1318_p1;

assign out_38_d0 = bitcast_ln51_fu_1250_p1;

assign out_39_address0 = zext_ln51_fu_1318_p1;

assign out_39_d0 = bitcast_ln51_fu_1250_p1;

assign out_3_address0 = zext_ln51_fu_1318_p1;

assign out_3_d0 = bitcast_ln51_fu_1250_p1;

assign out_40_address0 = zext_ln51_fu_1318_p1;

assign out_40_d0 = bitcast_ln51_fu_1250_p1;

assign out_41_address0 = zext_ln51_fu_1318_p1;

assign out_41_d0 = bitcast_ln51_fu_1250_p1;

assign out_42_address0 = zext_ln51_fu_1318_p1;

assign out_42_d0 = bitcast_ln51_fu_1250_p1;

assign out_43_address0 = zext_ln51_fu_1318_p1;

assign out_43_d0 = bitcast_ln51_fu_1250_p1;

assign out_44_address0 = zext_ln51_fu_1318_p1;

assign out_44_d0 = bitcast_ln51_fu_1250_p1;

assign out_45_address0 = zext_ln51_fu_1318_p1;

assign out_45_d0 = bitcast_ln51_fu_1250_p1;

assign out_46_address0 = zext_ln51_fu_1318_p1;

assign out_46_d0 = bitcast_ln51_fu_1250_p1;

assign out_47_address0 = zext_ln51_fu_1318_p1;

assign out_47_d0 = bitcast_ln51_fu_1250_p1;

assign out_48_address0 = zext_ln51_fu_1318_p1;

assign out_48_d0 = bitcast_ln51_fu_1250_p1;

assign out_49_address0 = zext_ln51_fu_1318_p1;

assign out_49_d0 = bitcast_ln51_fu_1250_p1;

assign out_4_address0 = zext_ln51_fu_1318_p1;

assign out_4_d0 = bitcast_ln51_fu_1250_p1;

assign out_50_address0 = zext_ln51_fu_1318_p1;

assign out_50_d0 = bitcast_ln51_fu_1250_p1;

assign out_51_address0 = zext_ln51_fu_1318_p1;

assign out_51_d0 = bitcast_ln51_fu_1250_p1;

assign out_52_address0 = zext_ln51_fu_1318_p1;

assign out_52_d0 = bitcast_ln51_fu_1250_p1;

assign out_53_address0 = zext_ln51_fu_1318_p1;

assign out_53_d0 = bitcast_ln51_fu_1250_p1;

assign out_54_address0 = zext_ln51_fu_1318_p1;

assign out_54_d0 = bitcast_ln51_fu_1250_p1;

assign out_55_address0 = zext_ln51_fu_1318_p1;

assign out_55_d0 = bitcast_ln51_fu_1250_p1;

assign out_56_address0 = zext_ln51_fu_1318_p1;

assign out_56_d0 = bitcast_ln51_fu_1250_p1;

assign out_57_address0 = zext_ln51_fu_1318_p1;

assign out_57_d0 = bitcast_ln51_fu_1250_p1;

assign out_58_address0 = zext_ln51_fu_1318_p1;

assign out_58_d0 = bitcast_ln51_fu_1250_p1;

assign out_59_address0 = zext_ln51_fu_1318_p1;

assign out_59_d0 = bitcast_ln51_fu_1250_p1;

assign out_5_address0 = zext_ln51_fu_1318_p1;

assign out_5_d0 = bitcast_ln51_fu_1250_p1;

assign out_60_address0 = zext_ln51_fu_1318_p1;

assign out_60_d0 = bitcast_ln51_fu_1250_p1;

assign out_61_address0 = zext_ln51_fu_1318_p1;

assign out_61_d0 = bitcast_ln51_fu_1250_p1;

assign out_62_address0 = zext_ln51_fu_1318_p1;

assign out_62_d0 = bitcast_ln51_fu_1250_p1;

assign out_63_address0 = zext_ln51_fu_1318_p1;

assign out_63_d0 = bitcast_ln51_fu_1250_p1;

assign out_6_address0 = zext_ln51_fu_1318_p1;

assign out_6_d0 = bitcast_ln51_fu_1250_p1;

assign out_7_address0 = zext_ln51_fu_1318_p1;

assign out_7_d0 = bitcast_ln51_fu_1250_p1;

assign out_8_address0 = zext_ln51_fu_1318_p1;

assign out_8_d0 = bitcast_ln51_fu_1250_p1;

assign out_9_address0 = zext_ln51_fu_1318_p1;

assign out_9_d0 = bitcast_ln51_fu_1250_p1;

assign select_ln49_fu_1401_p3 = ((icmp_ln49_1_fu_1395_p2[0:0] == 1'b1) ? add_ln49_1_fu_1389_p2 : 16'd0);

assign x_f32_fu_1243_p3 = {{gmem0_addr_read_reg_1445}, {16'd0}};

assign zext_ln51_fu_1318_p1 = phi_urem_fu_316;

endmodule //activation_accelerator_bf16_to_float_Pipeline_bf16_to_float_loop
