+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|        clk_25m_clk_wiz_0 |                clk_pll_i |                                               u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D|
|        clk_25m_clk_wiz_0 |                clk_pll_i |u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[2]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[1]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[3]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[4]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]/D|
|        clk_25m_clk_wiz_0 |       clk_125m_clk_wiz_0 |                                           top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
