

================================================================
== Vitis HLS Report for 'colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc'
================================================================
* Date:           Wed Feb 23 11:16:25 2022

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        colordetect
* Solution:       colordetect (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.523 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_138_1  |        6|        6|         3|          2|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     23|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    101|    -|
|Register         |        -|    -|     167|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     167|    124|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln138_fu_201_p2   |         +|   0|  0|   3|           2|           1|
    |add_ln144_fu_223_p2   |         +|   0|  0|   4|           3|           1|
    |add_ln145_fu_244_p2   |         +|   0|  0|   6|           4|           2|
    |add_ln149_fu_235_p2   |         +|   0|  0|   6|           4|           2|
    |icmp_ln138_fu_207_p2  |      icmp|   0|  0|   1|           2|           2|
    |ap_block_state1       |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  23|          17|          11|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_182_p4  |   9|          2|    2|          4|
    |ap_phi_mux_j_phi_fu_194_p4  |   9|          2|    4|          8|
    |high_thresh_address0        |  13|          3|    4|         12|
    |i_reg_178                   |   9|          2|    2|          4|
    |j_reg_190                   |   9|          2|    4|          8|
    |low_thresh_address0         |  13|          3|    4|         12|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 101|         23|   23|         57|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln138_reg_616        |  2|   0|    2|          0|
    |add_ln149_reg_650        |  4|   0|    4|          0|
    |ap_CS_fsm                |  4|   0|    4|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |high_th_2_0_1_fu_84      |  8|   0|    8|          0|
    |high_th_2_0_2_fu_88      |  8|   0|    8|          0|
    |high_th_2_0_fu_52        |  8|   0|    8|          0|
    |high_th_2_1_1_fu_80      |  8|   0|    8|          0|
    |high_th_2_1_2_fu_96      |  8|   0|    8|          0|
    |high_th_2_1_fu_44        |  8|   0|    8|          0|
    |high_th_2_2_1_fu_76      |  8|   0|    8|          0|
    |high_th_2_2_2_fu_108     |  8|   0|    8|          0|
    |high_th_2_2_fu_40        |  8|   0|    8|          0|
    |i_reg_178                |  2|   0|    2|          0|
    |icmp_ln138_reg_621       |  1|   0|    1|          0|
    |j_reg_190                |  4|   0|    4|          0|
    |low_th_2_0_1_fu_68       |  8|   0|    8|          0|
    |low_th_2_0_2_fu_104      |  8|   0|    8|          0|
    |low_th_2_0_fu_48         |  8|   0|    8|          0|
    |low_th_2_1_1_fu_64       |  8|   0|    8|          0|
    |low_th_2_1_2_fu_100      |  8|   0|    8|          0|
    |low_th_2_1_fu_60         |  8|   0|    8|          0|
    |low_th_2_2_1_fu_72       |  8|   0|    8|          0|
    |low_th_2_2_2_fu_92       |  8|   0|    8|          0|
    |low_th_2_2_fu_56         |  8|   0|    8|          0|
    |trunc_ln144_reg_630      |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |167|   0|  167|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_0           |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_1           |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_2           |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_3           |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_4           |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_5           |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_6           |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_7           |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_8           |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_9           |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_10          |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_11          |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_12          |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_13          |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_14          |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_15          |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_16          |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|ap_return_17          |  out|    8|  ap_ctrl_hs|  colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc|  return value|
|low_thresh_address0   |  out|    4|   ap_memory|                                                            low_thresh|         array|
|low_thresh_ce0        |  out|    1|   ap_memory|                                                            low_thresh|         array|
|low_thresh_q0         |   in|    8|   ap_memory|                                                            low_thresh|         array|
|low_thresh_address1   |  out|    4|   ap_memory|                                                            low_thresh|         array|
|low_thresh_ce1        |  out|    1|   ap_memory|                                                            low_thresh|         array|
|low_thresh_q1         |   in|    8|   ap_memory|                                                            low_thresh|         array|
|high_thresh_address0  |  out|    4|   ap_memory|                                                           high_thresh|         array|
|high_thresh_ce0       |  out|    1|   ap_memory|                                                           high_thresh|         array|
|high_thresh_q0        |   in|    8|   ap_memory|                                                           high_thresh|         array|
|high_thresh_address1  |  out|    4|   ap_memory|                                                           high_thresh|         array|
|high_thresh_ce1       |  out|    1|   ap_memory|                                                           high_thresh|         array|
|high_thresh_q1        |   in|    8|   ap_memory|                                                           high_thresh|         array|
+----------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

