36
1|11th International Conference on High-Performance Computer Architecture (HPCA-11 2005), 12-16 February 2005, San Francisco, CA, USA.|n/a
2|Trends in High-Performance Processors.|Fred Weber|n/a
3|Multithreaded Value Prediction.|Nathan Tuck,Dean M. Tullsen|25|9|2|0
4|Checkpointed Early Load Retirement.|Nevin Kirman,Meyrem Kirman,Mainak Chaudhuri,José F. Martínez|89|36|0|1
5|Microarchitectural Wire Management for Performance and Power in Partitioned Architectures.|Rajeev Balasubramonian,Naveen Muralimanohar,Karthik Ramani,Venkatanand Venkatachalapathy|47|18|0|10
6|A Small, Fast and Low-Power Register File by Bit-Partitioning.|Masaaki Kondo,Hiroshi Nakamura|54|23|0|0
7|Accurate Energy Dissipation and Thermal Modeling for Nanometer-Scale Buses.|Krishnan Sundaresan,Nihar R. Mahapatra|22|15|1|2
8|Distributing the Frontend for Temperature Reduction.|Pedro Chaparro,Grigorios Magklis,José González,Antonio González|71|37|31|3
9|Performance, Energy, and Thermal Considerations for SMT and CMP Architectures.|Yingmin Li,David M. Brooks,Zhigang Hu,Kevin Skadron|167|58|0|8
10|Tapping ZettaRAMTM for Low-Power Memory Systems.|Ravi K. Venkatesan,Ahmed S. Al-Zawawi,Eric Rotenberg|12|5|1|2
11|An Efficient Programmable 10 Gigabit Ethernet Network Interface Card.|Paul Willmann,Hyong-youb Kim,Scott Rixner,Vijay S. Pai|48|23|2|1
12|A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks.|José Duato,Ian Johnson,Jose Flich,Finbar Naven,Pedro Javier García,Teresa Nachiondo Frinós|119|64|1|33
13|Exploring the Design Space of Power-Aware Opto-Electronic Networked Systems.|Xuning Chen,Li-Shiuan Peh,Gu-Yeon Wei,Yue-Kai Huang,Paul R. Prucnal|27|13|0|2
14|Scatter-Add in Data Parallel Architectures.|Jung Ho Ahn,Mattan Erez,William J. Dally|37|21|1|7
15|Software Directed Issue Queue Power Reduction.|Timothy M. Jones,Michael F. P. O'Boyle,Jaume Abella,Antonio González|24|8|0|4
16|On the Limits of Leakage Power Reduction in Caches.|Yan Meng,Timothy Sherwood,Ryan Kastner|59|28|0|3
17|Heat Stroke: Power-Density-Based Denial of Service in SMT.|Jahangir Hasan,Ankit Jalote,T. N. Vijaykumar,Carla E. Brodley|36|16|0|0
18|Voltage and Frequency Control With Adaptive Reaction Time in Multiple-Clock-Domain Processors.|Qiang Wu,Philo Juang,Margaret Martonosi,Douglas W. Clark|64|35|0|3
19|Using Virtual Load/Store Queues (VLSQs) to Reduce the Negative Effects of Reordered Memory Instructions.|Aamer Jaleel,Bruce L. Jacob|9|2|1|1
20|A Unified Compressed Memory Hierarchy.|Erik G. Hallnor,Steven K. Reinhardt|70|44|1|0
21|A Performance Comparison of DRAM Memory System Optimizations for SMT Processors.|Zhichun Zhu,Zhao Zhang|81|53|2|6
22|Effective Instruction Prefetching in Chip Multiprocessors for Modern Commercial Applications.|Lawrence Spracklen,Yuan Chou,Santosh G. Abraham|49|21|1|1
23|Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors.|Hans M. Jacobson,Pradip Bose,Zhigang Hu,Alper Buyuktosunoglu,Victor V. Zyuban,Richard J. Eickemeyer,Lee Eisen,John Griswell,Doug Logan,Balaram Sinharoy,Joel M. Tendler|53|29|5|2
24|The Soft Error Problem: An Architectural Perspective.|Shubhendu S. Mukherjee,Joel S. Emer,Steven K. Reinhardt|332|184|1|1
25|Chip Multithreading: Opportunities and Challenges.|Lawrence Spracklen,Santosh G. Abraham|183|70|2|5
26|Enterprise IT Trends and Implications for Architecture Research.|Parthasarathy Ranganathan,Norman P. Jouppi|48|22|1|6
27|Power Efficient Processor Architecture and The Cell Processor.|H. Peter Hofstee|465|212|3|3
28|The Future of Computer Architecture Research: An Industrial Perspective.|Wen-mei W. Hwu,Sanjay J. Patel|n/a
29|Characterizing and Comparing Prevailing Simulation Techniques.|Joshua J. Yi,Sreekumar V. Kodakara,Resit Sendag,David J. Lilja,Douglas M. Hawkins|104|37|0|8
30|Transition Phase Classification and Prediction.|Jeremy Lau,Stefan Schoenmackers,Brad Calder|103|39|1|6
31|SafeMem: Exploiting ECC-Memory for Detecting Memory Leaks and Memory Corruption During Production Runs.|Feng Qin,Shan Lu,Yuanyuan Zhou|163|88|13|12
32|Low-Overhead Interactive Debugging via Dynamic Instrumentation with DISE.|Marc L. Corliss,E. Christopher Lewis,Amir Roth|22|13|6|0
33|Unbounded Transactional Memory.|C. Scott Ananian,Krste Asanovic,Bradley C. Kuszmaul,Charles E. Leiserson,Sean Lie|574|272|29|2
34|Improving Multiple-CMP Systems Using Token Coherence.|Michael R. Marty,Jesse D. Bingham,Mark D. Hill,Alan J. Hu,Milo M. K. Martin,David A. Wood|100|44|0|7
35|Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture.|Dhruba Chandra,Fei Guo,Seongbeom Kim,Yan Solihin|506|335|3|12
36|SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors.|Youtao Zhang,Lan Gao,Jun Yang,Xiangyu Zhang,Rajiv Gupta|60|32|0|3
