// Seed: 3456686557
module module_0 (
    output wire id_0,
    input wire id_1,
    input wor id_2,
    output supply1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    output tri0 id_6,
    input tri0 id_7,
    output tri0 id_8,
    input wand id_9,
    output supply0 id_10,
    output wand id_11
    , id_16,
    output tri id_12,
    input tri1 id_13,
    input supply1 id_14
);
  wire id_17;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    input wand id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    output tri id_7,
    input wire id_8,
    input wand id_9,
    output tri id_10,
    output uwire id_11,
    input uwire id_12,
    output wor id_13,
    output wor id_14,
    output uwire id_15,
    input uwire id_16,
    input uwire id_17,
    input wor id_18,
    input tri1 id_19,
    input tri id_20,
    input wand id_21,
    input supply1 id_22,
    output wand id_23
);
  assign id_15 = 1;
  wire id_25 = id_17;
  module_0(
      id_14,
      id_9,
      id_3,
      id_15,
      id_10,
      id_11,
      id_23,
      id_17,
      id_23,
      id_9,
      id_7,
      id_5,
      id_23,
      id_4,
      id_22
  );
endmodule
