library ieee;
use ieee.std_logic_1164.all;

entity Mux2 is
port(	I3: 	in std_logic_vector(15 downto 0);
	I2: 	in std_logic_vector(15 downto 0);
	I1: 	in std_logic_vector(15 downto 0);
	I0: 	in std_logic_vector(15 downto 0);
	S:	in std_logic_vector(1 downto 0);
	O:	out std_logic_vector(2 downto 0)
);
end Mux;