<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Lattice_Synthesis">
        <Message>
            <ID>35002000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35001781</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35921504</ID>
            <Severity>Info</Severity>
            <Dynamic></Dynamic>
            <Dynamic>D:/RTL_FPGA/VERILOG/aula15_mux/impl1</Dynamic>
        </Message>
        <Message>
            <ID>35921012</ID>
            <Severity>Info</Severity>
            <Dynamic>d:/rtl_fpga/verilog/aula15_mux/half_adder_flux.vhd(4): </Dynamic>
            <Dynamic>half_adder</Dynamic>
            <Navigation>d:/rtl_fpga/verilog/aula15_mux/half_adder_flux.vhd</Navigation>
            <Navigation>4</Navigation>
        </Message>
        <Message>
            <ID>35921010</ID>
            <Severity>Info</Severity>
            <Dynamic>d:/rtl_fpga/verilog/aula15_mux/half_adder_flux.vhd(12): </Dynamic>
            <Dynamic>behavioral</Dynamic>
            <Navigation>d:/rtl_fpga/verilog/aula15_mux/half_adder_flux.vhd</Navigation>
            <Navigation>12</Navigation>
        </Message>
        <Message>
            <ID>35921012</ID>
            <Severity>Info</Severity>
            <Dynamic>d:/rtl_fpga/verilog/aula15_mux/half_adder_behavioral.vhd(5): </Dynamic>
            <Dynamic>half_adder</Dynamic>
            <Navigation>d:/rtl_fpga/verilog/aula15_mux/half_adder_behavioral.vhd</Navigation>
            <Navigation>5</Navigation>
        </Message>
        <Message>
            <ID>35921177</ID>
            <Severity>Warning</Severity>
            <Dynamic>d:/rtl_fpga/verilog/aula15_mux/half_adder_behavioral.vhd(5): </Dynamic>
            <Dynamic>half_adder</Dynamic>
            <Navigation>d:/rtl_fpga/verilog/aula15_mux/half_adder_behavioral.vhd</Navigation>
            <Navigation>5</Navigation>
        </Message>
        <Message>
            <ID>35921010</ID>
            <Severity>Info</Severity>
            <Dynamic>d:/rtl_fpga/verilog/aula15_mux/half_adder_behavioral.vhd(13): </Dynamic>
            <Dynamic>behavioral</Dynamic>
            <Navigation>d:/rtl_fpga/verilog/aula15_mux/half_adder_behavioral.vhd</Navigation>
            <Navigation>13</Navigation>
        </Message>
        <Message>
            <ID>35921205</ID>
            <Severity>Warning</Severity>
            <Dynamic>d:/rtl_fpga/verilog/aula15_mux/half_adder_behavioral.vhd(11): </Dynamic>
            <Dynamic>half_adder</Dynamic>
            <Dynamic>behavioral</Dynamic>
            <Navigation>d:/rtl_fpga/verilog/aula15_mux/half_adder_behavioral.vhd</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35001611</ID>
            <Severity>Warning</Severity>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>GND_net</Dynamic>
            <Navigation>GND_net</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
</BaliMessageLog>