// Seed: 2888591295
`define pp_2 0
`default_nettype id_0 `timescale 1ps / 1ps
module module_0 (
    output id_0,
    input  id_1
);
  logic id_2;
endmodule
