Executing instruction: BIPUSH 00110011
----------------------------------------
> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000000
mbr = 00000000
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000000

Cycle 1
ir = 00111001 100000000 00 0000
> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000000
mbr = 00000000
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000000

> Registers after instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000001
mbr = 00000000
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000000

b = PC
c = PC

Cycle 2
ir = 00000000 000000000 00 0000
> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000001
mbr = 00000000
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000000

> Registers after instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000001
mbr = 10111011
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010111011

b = byte
c = MBR, H

Cycle 3
ir = 00110101 000001001 00 0100
> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000001
mbr = 10111011
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010111011

Cycle 4
ir = 00001000 001000010 10 1000
> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000001
mbr = 10111011
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010111011

Cycle 5
No more lines, EOP.
=====================================================
> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000010
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
----------------------------------------

Executing instruction: DUP
----------------------------------------
> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000001
mbr = 10111011
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010111011

Cycle 1
ir = 00110100 000000010 10 0111
> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000001
mbr = 10111011
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010111011

> Registers after instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000001
mbr = 10111011
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010111011

b = TOS
c = MDR

Cycle 2
ir = 00110101 000001001 10 0100
> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000001
mbr = 10111011
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010111011

Cycle 3
ir = 00111001 100000000 00 0000
> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000001
mbr = 10111011
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010111011

> Registers after instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000010
mbr = 10111011
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010111011

b = PC
c = PC

Cycle 4
=====================================================
> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000010
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
----------------------------------------

Executing instruction: ILOAD 1
----------------------------------------
> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000010
mbr = 10111011
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010111011

Cycle 1
ir = 00110100 100000000 00 0101
> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000010
mbr = 10111011
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010111011

Cycle 2
ir = 00111000 000000001 01 0000
> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000010
mbr = 10111011
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010111011

Cycle 3
ir = 00111001 100000000 00 0000
> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000010
mbr = 10111011
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010111011

Cycle 4
ir = 00110101 000001001 10 0100
> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000010
mbr = 10111011
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010111011

Cycle 5
ir = 00110100 001000000 00 0000
> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000010
mbr = 10111011
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010111011

> Registers after instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000010
mbr = 10111011
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010111011

b = MDR
c = TOS

Cycle 6
No more lines, EOP.
=====================================================
> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000010
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
----------------------------------------

