// Seed: 640172931
module module_0 ();
  wire id_1 = id_1;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    output uwire id_4,
    input  tri   id_5
);
  wire id_7;
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input logic id_0,
    input logic id_1
);
  always @(posedge 1) begin : LABEL_0
    if ((id_0 > 1) >= 1) begin : LABEL_0
      #1;
      if (id_3++) id_3 <= 1;
      #(id_0);
      id_3 <= id_1;
    end else id_4 <= #1 1;
  end
  module_0 modCall_1 ();
endmodule
