<h1 align="center" style="color:#4B0082;">
RISCV-Reference_SOC_TapeOut_Program_IITGN-VSD
</h1>

<h3 align="center" style="color:#FF4500;">
From concepts to Silicon, <span style="color:#1E90FF;">Shaping INDIA's Semiconductor Program ğŸ¤</span>
</h3>
<p align="center">
  <img width="491" height="279" alt="image" src="https://github.com/user-attachments/assets/8c1416df-2490-43b8-906b-666b3d9aad75" />
</p>

## ğŸ“Œ Organiser:   
It is a program organised by *[Indian Institute of Technology, Gandhinagar (IITGN)](https://www.iitgn.ac.in/)* in collaboration with *[VSD (VLSI System Design)](https://vsdiat.vlsisystemdesign.com/)*, *[SCL](https://scl.gov.in/)*, *[Synopsys](https://www.synopsys.com/)*, *[Platforms](https://www.platforms.org/)*, *[RISC-V Core Team](https://riscv.org/)*, and *[Efabless](https://github.com/efabless)* using open-source EDA community tools.
.
---

## ğŸ“Œ Program Objectives
The program focuses on hands-on chip design using open-source tools like: Yosys (logic synthesis), OpenROAD/OpenLane (place & route), Magic/KLayout (layout & DRC/LVS checks), with SkyWater 130nm PDK (open-source process design kit)
The repository is created as Weekly assignment given under the umberella for RISCV-Reference SOC TapeOut program for 10 weeks.

## ğŸ§ Now, let's us see the individual term one by one to #ğŸ§ -ğŸ’­think how the Program is being formulated and floated
<p align="justify">

<table>
  <tr>
    <td>ğŸ–¥ï¸âš™ï¸</td>
    <td><b>RISC-V</b>: An open-source Instruction Set Architecture (ISA), widely used in academia and industry for research and processor development.</td>
  </tr>
  <tr>
    <td>ğŸ“¦ğŸ”—</td>
    <td><b>SoC (System-on-Chip)</b>: A complete system (CPU, memory, peripherals, interconnects) integrated onto a single silicon die.</td>
  </tr>
  <tr>
    <td>ğŸš€ğŸ“</td>
    <td><b>Reference SoC (Caravel)</b>: Caravel is a baseline RISC-V SoC design that participants use as a template for customization, learning, and final tapeout. It allows developers to integrate their custom IP (Intellectual Property) into the platform and test its functionality using an open-source toolchain. Caravel is used with Efabless's Open MPW (Multi-Project Wafer) and chipIgnite shuttles, and it's built on the Sky130 technology node from SkyWater Technologies.</td>
  </tr>
  <tr>
    <td>ğŸ”²ğŸ§©</td>
    <td><b>Tapeout</b>: The final step of the IC design flow, where the design is signed off and sent to fabrication.</td>
  </tr>
</table>

</p>
ğŸ‘‰ Essentially, itâ€™s a real-world tapeout training program for students to learn chip design and actually fabricate a working RISC-V chip. 
VLSI is not just a buzzword but a career that demands patience, depth, and constant learning. With India emerging as a global hub for chip design and the market booming, itâ€™s the right time for aspirants to focus on core skills like RTL, Verification, PD, DFT, AMS, and scripting

## ğŸ“Œ ğŸ“‹ Task Progress
## ğŸ“… Week 0 â€” Setup & Tools


| Task    | Description | Status   | Help Material | Submission Date |
|---------|-------------|----------|---------------|-----------------|
| Task 0  | ğŸ› ï¸ Tools Installation â€” Installed **Iverilog**, **Yosys**, and **GTKWave** | âœ… Done | [Link / Notes]() |20th september 2025|
| Task 1  | âœï¸ will be updated soon | â³ In Progress | [Link / Notes]() | TBD


## ğŸŒŸ Key Learnings from Week 0

Hereâ€™s what I achieved in the first week of the **RISC-V SoC Tapeout Program**:

- ğŸ› ï¸ **Tools Installed & Verified:** Successfully installed **Iverilog**, **Yosys**, and **GTKWave**, and verified their functionality.  
- ğŸ’» **Environment Setup:** Learned how to set up the **basic RTL design and synthesis environment** for future experiments.  
- ğŸ—ï¸ **System Prepared:** Configured the system and prepared it for the upcoming **RTL â†’ GDSII flow** experiments.  
## ğŸ™ Acknowledgment
I am thankful to ğŸ¤<a href="https://github.com/kunalg123" target="_blank"><span style="color:#00008B;"><b>Kunal Ghosh</b></span></a> and Team <a href="https://vsdiat.vlsisystemdesign.com/" target="_blank"><span style="color:#00008B;"><b>VLSI System Design (VSD)</b></span></a> for the opportunity to participate in the ongoing <span style="color:#00008B;"><b>RISC-V SoC Tapeout Program</b></span>.

I also acknowledge the support of <span style="color:#00008B;"><b>RISC-V International</b></span>, <span style="color:#00008B;"><b>India Semiconductor Mission (ISM)</b></span>, <span style="color:#00008B;"><b>VLSI Society of India (VSI)</b></span>, and <a href="https://github.com/efabless" target="_blank"><span style="color:#00008B;"><b>Efabless</b></span></a> for making this initiative possible.

