// Seed: 2305813847
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    output tri id_2,
    output wire id_3
);
  logic [-1 : 1  ==  1] id_5 = id_5;
  assign id_3 = id_5 ? (1) : -1;
  wire id_6;
  assign module_1.id_18 = 0;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    input tri id_2,
    input uwire id_3,
    input supply0 id_4,
    output wire id_5,
    input tri id_6,
    output wor id_7,
    input supply0 id_8,
    output wor id_9,
    input supply0 id_10,
    input supply0 id_11,
    input wand id_12,
    input tri1 id_13,
    output wire id_14
    , id_24,
    inout wire id_15,
    input wor id_16,
    input uwire id_17,
    input supply0 id_18,
    output wor id_19,
    input uwire id_20,
    input tri0 id_21,
    output uwire id_22
);
  logic id_25;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_15,
      id_19
  );
endmodule
