# Reading pref.tcl
# do ejem1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/mpaur/OneDrive/ITBA/Materias/DSP\ y\ FPGA/FPGA/EjemClase/EjemClase {C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClase/ejem1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:20 on Oct 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClase" C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClase/ejem1.v 
# -- Compiling module ejem1
# 
# Top level modules:
# 	ejem1
# End time: 22:41:21 on Oct 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/mpaur/OneDrive/ITBA/Materias/DSP\ y\ FPGA/FPGA/EjemClase/EjemClase {C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClase/subejem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:21 on Oct 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClase" C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClase/subejem.v 
# -- Compiling module subejem
# 
# Top level modules:
# 	subejem
# End time: 22:41:21 on Oct 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/mpaur/OneDrive/ITBA/Materias/DSP\ y\ FPGA/FPGA/EjemClase/EjemClase {C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClase/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:22 on Oct 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClase" C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClase/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:41:22 on Oct 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 22:41:23 on Oct 22,2023
# Loading work.tb
# Loading work.ejem1
# Loading work.subejem
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClase/tb.v(21)
#    Time: 2 us  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClase/tb.v line 21
# End time: 22:46:10 on Oct 22,2023, Elapsed time: 0:04:47
# Errors: 0, Warnings: 0
