<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ESCOMIPS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="escomips_main.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="escomips_main.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="escomips_main.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="escomips_main.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="escomips_main.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="escomips_main.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="escomips_main.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="escomips_main.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="escomips_main.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="escomips_main.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="escomips_main.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="escomips_main.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="escomips_main.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="escomips_main.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="escomips_main.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="escomips_main.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="escomips_main.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="escomips_main.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="escomips_main.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="escomips_main.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="escomips_main.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="escomips_main.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="escomips_main.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="escomips_main_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="escomips_main_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="escomips_main_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="escomips_main_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="escomips_main_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="escomips_main_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="escomips_main_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="escomips_main_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="escomips_main_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="escomips_main_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="escomips_main_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="escomips_main_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="escomips_main_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="escomips_main_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="escomips_main_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="escomips_package.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="escomips_package.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="escomips_package.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="smartpreview.twr"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_bench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_bench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_bench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1528348440" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1528348440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528426188" xil_pn:in_ck="3665518388783628091" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1528426188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../Components/Control Unit/Components/asm.vhd"/>
      <outfile xil_pn:name="../Components/Control Unit/Components/condition.vhd"/>
      <outfile xil_pn:name="../Components/Control Unit/Components/decoder.vhd"/>
      <outfile xil_pn:name="../Components/Control Unit/Components/function_memory.vhd"/>
      <outfile xil_pn:name="../Components/Control Unit/Components/level.vhd"/>
      <outfile xil_pn:name="../Components/Control Unit/Components/operation_memory.vhd"/>
      <outfile xil_pn:name="../Components/Control Unit/Components/state_register.vhd"/>
      <outfile xil_pn:name="../Components/Control Unit/control_unit.vhd"/>
      <outfile xil_pn:name="../Components/alu.vhd"/>
      <outfile xil_pn:name="../Components/digital_clear.vhd"/>
      <outfile xil_pn:name="../Components/digital_clock.vhd"/>
      <outfile xil_pn:name="../Components/ram.vhd"/>
      <outfile xil_pn:name="../Components/register_file.vhd"/>
      <outfile xil_pn:name="../Components/rom.vhd"/>
      <outfile xil_pn:name="../Components/stack.vhd"/>
      <outfile xil_pn:name="control_unit_package.vhd"/>
      <outfile xil_pn:name="escomips_main.vhd"/>
      <outfile xil_pn:name="escomips_package.vhd"/>
      <outfile xil_pn:name="test_bench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1528348440" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4057441380355219979" xil_pn:start_ts="1528348440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528348440" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="9026163337182806867" xil_pn:start_ts="1528348440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528348440" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2102537305551844504" xil_pn:start_ts="1528348440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528426188" xil_pn:in_ck="3665518388783628091" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1528426188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../Components/Control Unit/Components/asm.vhd"/>
      <outfile xil_pn:name="../Components/Control Unit/Components/condition.vhd"/>
      <outfile xil_pn:name="../Components/Control Unit/Components/decoder.vhd"/>
      <outfile xil_pn:name="../Components/Control Unit/Components/function_memory.vhd"/>
      <outfile xil_pn:name="../Components/Control Unit/Components/level.vhd"/>
      <outfile xil_pn:name="../Components/Control Unit/Components/operation_memory.vhd"/>
      <outfile xil_pn:name="../Components/Control Unit/Components/state_register.vhd"/>
      <outfile xil_pn:name="../Components/Control Unit/control_unit.vhd"/>
      <outfile xil_pn:name="../Components/alu.vhd"/>
      <outfile xil_pn:name="../Components/digital_clear.vhd"/>
      <outfile xil_pn:name="../Components/digital_clock.vhd"/>
      <outfile xil_pn:name="../Components/ram.vhd"/>
      <outfile xil_pn:name="../Components/register_file.vhd"/>
      <outfile xil_pn:name="../Components/rom.vhd"/>
      <outfile xil_pn:name="../Components/stack.vhd"/>
      <outfile xil_pn:name="control_unit_package.vhd"/>
      <outfile xil_pn:name="escomips_main.vhd"/>
      <outfile xil_pn:name="escomips_package.vhd"/>
      <outfile xil_pn:name="test_bench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1528426198" xil_pn:in_ck="3665518388783628091" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="315315568171658330" xil_pn:start_ts="1528426188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_bench_beh.prj"/>
      <outfile xil_pn:name="test_bench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1528426199" xil_pn:in_ck="-9135611145452301362" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2419681981108205127" xil_pn:start_ts="1528426198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_bench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1528100434" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1528100434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528100435" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1766735219871972640" xil_pn:start_ts="1528100435">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528100435" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2102537305551844504" xil_pn:start_ts="1528100435">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528100435" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1528100435">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528100435" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8159262432687067202" xil_pn:start_ts="1528100435">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528100435" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1528100435">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528100435" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2703976873342445298" xil_pn:start_ts="1528100435">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528426492" xil_pn:in_ck="9177722344061424684" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-220339335663704337" xil_pn:start_ts="1528426434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="escomips_main.lso"/>
      <outfile xil_pn:name="escomips_main.ngc"/>
      <outfile xil_pn:name="escomips_main.ngr"/>
      <outfile xil_pn:name="escomips_main.prj"/>
      <outfile xil_pn:name="escomips_main.stx"/>
      <outfile xil_pn:name="escomips_main.syr"/>
      <outfile xil_pn:name="escomips_main.xst"/>
      <outfile xil_pn:name="escomips_main_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1528170396" xil_pn:in_ck="162138854071659" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1670573198498142775" xil_pn:start_ts="1528170396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528426709" xil_pn:in_ck="5200411955678906552" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7554608616984963971" xil_pn:start_ts="1528426684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="escomips_main.bld"/>
      <outfile xil_pn:name="escomips_main.ngd"/>
      <outfile xil_pn:name="escomips_main_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1528426844" xil_pn:in_ck="5200458367163308505" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1528426709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="escomips_main.pcf"/>
      <outfile xil_pn:name="escomips_main_map.map"/>
      <outfile xil_pn:name="escomips_main_map.mrp"/>
      <outfile xil_pn:name="escomips_main_map.ncd"/>
      <outfile xil_pn:name="escomips_main_map.ngm"/>
      <outfile xil_pn:name="escomips_main_map.xrpt"/>
      <outfile xil_pn:name="escomips_main_summary.xml"/>
      <outfile xil_pn:name="escomips_main_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1528427199" xil_pn:in_ck="7219338599749418002" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1528426844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="escomips_main.ncd"/>
      <outfile xil_pn:name="escomips_main.pad"/>
      <outfile xil_pn:name="escomips_main.par"/>
      <outfile xil_pn:name="escomips_main.ptwx"/>
      <outfile xil_pn:name="escomips_main.unroutes"/>
      <outfile xil_pn:name="escomips_main.xpi"/>
      <outfile xil_pn:name="escomips_main_pad.csv"/>
      <outfile xil_pn:name="escomips_main_pad.txt"/>
      <outfile xil_pn:name="escomips_main_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1528427669" xil_pn:in_ck="7743198558282274858" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1528427562">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="escomips_main.bgn"/>
      <outfile xil_pn:name="escomips_main.bit"/>
      <outfile xil_pn:name="escomips_main.drc"/>
      <outfile xil_pn:name="escomips_main.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1528173394" xil_pn:in_ck="7743198558282262004" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6383737364629502382" xil_pn:start_ts="1528173391">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1528427199" xil_pn:in_ck="5194332051222250709" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1528427158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="escomips_main.twr"/>
      <outfile xil_pn:name="escomips_main.twx"/>
    </transform>
  </transforms>

</generated_project>
