Timing Analyzer report for Milestone4
Thu Jun 13 23:11:02 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 17. Slow 1200mV 85C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 26. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 27. Slow 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 28. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 29. Slow 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 30. Slow 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 38. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 39. Fast 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 40. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 41. Fast 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 42. Fast 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Milestone4                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------+
; Clock Name                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                      ;
+--------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------+
; CLOCK_50                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                 ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] } ;
+--------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                      ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                               ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; 45.52 MHz  ; 45.52 MHz       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ;                                                               ;
; 455.37 MHz ; 250.0 MHz       ; CLOCK_50                                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                ;
+--------------------------------------------------------------------------+---------+---------------+
; Clock                                                                    ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------+---------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -10.485 ; -2270.056     ;
; CLOCK_50                                                                 ; -1.366  ; -1.366        ;
+--------------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                               ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.402 ; 0.000         ;
; CLOCK_50                                                                 ; 0.407 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                            ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -3.131 ; -1204.656     ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                            ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 2.136 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                 ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                 ; -3.000 ; -5.570        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.285 ; -616.800      ;
+--------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                    ;
+---------+---------------------------------------------------------------------+---------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                           ; To Node                                     ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------+---------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -10.485 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.097     ; 10.886     ;
; -10.470 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.306     ;
; -10.459 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.330      ; 11.287     ;
; -10.436 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.831     ;
; -10.432 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.113     ; 10.817     ;
; -10.417 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.113     ; 10.802     ;
; -10.398 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.113     ; 10.783     ;
; -10.394 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.789     ;
; -10.394 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.230     ;
; -10.386 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.222     ;
; -10.382 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.777     ;
; -10.376 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.771     ;
; -10.375 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.211     ;
; -10.365 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.097     ; 10.766     ;
; -10.363 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.758     ;
; -10.362 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.330      ; 11.190     ;
; -10.360 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.755     ;
; -10.357 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.752     ;
; -10.354 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.190     ;
; -10.353 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.748     ;
; -10.353 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.097     ; 10.754     ;
; -10.351 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.330      ; 11.179     ;
; -10.350 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.186     ;
; -10.347 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.113     ; 10.732     ;
; -10.339 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.330      ; 11.167     ;
; -10.338 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.174     ;
; -10.335 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.113     ; 10.720     ;
; -10.334 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.113     ; 10.719     ;
; -10.327 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.722     ;
; -10.327 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.330      ; 11.155     ;
; -10.306 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.142     ;
; -10.304 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.699     ;
; -10.300 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.113     ; 10.685     ;
; -10.282 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.677     ;
; -10.276 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.112     ;
; -10.275 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.330      ; 11.103     ;
; -10.274 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.093     ; 10.679     ;
; -10.274 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.110     ;
; -10.272 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.113     ; 10.657     ;
; -10.266 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.102     ;
; -10.265 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.660     ;
; -10.264 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.093     ; 10.669     ;
; -10.262 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.113     ; 10.647     ;
; -10.262 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.098     ;
; -10.257 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.330      ; 11.085     ;
; -10.255 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.091     ;
; -10.254 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.090     ;
; -10.253 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.113     ; 10.638     ;
; -10.246 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.641     ;
; -10.246 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.093     ; 10.651     ;
; -10.245 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.116     ; 10.627     ;
; -10.244 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.116     ; 10.626     ;
; -10.243 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.079     ;
; -10.242 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.330      ; 11.070     ;
; -10.234 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.070     ;
; -10.231 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.330      ; 11.059     ;
; -10.230 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.093     ; 10.635     ;
; -10.230 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.330      ; 11.058     ;
; -10.228 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.623     ;
; -10.227 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.622     ;
; -10.222 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.058     ;
; -10.221 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.616     ;
; -10.221 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.616     ;
; -10.219 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.097     ; 10.620     ;
; -10.219 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.330      ; 11.047     ;
; -10.212 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.113     ; 10.597     ;
; -10.206 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.330      ; 11.034     ;
; -10.204 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.040     ;
; -10.203 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.097     ; 10.604     ;
; -10.203 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.113     ; 10.588     ;
; -10.193 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.330      ; 11.021     ;
; -10.189 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.584     ;
; -10.188 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.024     ;
; -10.186 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.022     ;
; -10.181 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.116     ; 10.563     ;
; -10.180 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.116     ; 10.562     ;
; -10.179 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.111     ; 10.566     ;
; -10.177 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.572     ;
; -10.177 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.330      ; 11.005     ;
; -10.174 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 11.010     ;
; -10.173 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.330      ; 11.001     ;
; -10.171 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.566     ;
; -10.170 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.565     ;
; -10.168 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.093     ; 10.573     ;
; -10.167 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.562     ;
; -10.160 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.111     ; 10.547     ;
; -10.158 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.106     ; 10.550     ;
; -10.156 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 10.992     ;
; -10.155 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.111     ; 10.542     ;
; -10.155 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.330      ; 10.983     ;
; -10.154 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.111     ; 10.541     ;
; -10.150 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 10.986     ;
; -10.149 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.111     ; 10.536     ;
; -10.148 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.543     ;
; -10.144 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.338      ; 10.980     ;
; -10.143 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.330      ; 10.971     ;
; -10.142 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.113     ; 10.527     ;
; -10.137 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.330      ; 10.965     ;
; -10.133 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 10.528     ;
; -10.130 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.111     ; 10.517     ;
+---------+---------------------------------------------------------------------+---------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.366 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.500        ; 2.939      ; 5.025      ;
; -1.196 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.081     ; 2.113      ;
; -0.917 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 1.000        ; 2.939      ; 5.076      ;
; 0.152  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.081     ; 0.765      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                             ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; i2c_master:i2c_master_1|data[0]                                               ; i2c_master:i2c_master_1|data[0]                                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|scl                                                   ; i2c_master:i2c_master_1|scl                                                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|sda                                                   ; i2c_master:i2c_master_1|sda                                                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|bit_count[2]                                          ; i2c_master:i2c_master_1|bit_count[2]                                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|byte_count[1]                                         ; i2c_master:i2c_master_1|byte_count[1]                                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|byte_count[0]                                         ; i2c_master:i2c_master_1|byte_count[0]                                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                        ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                             ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                                 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                      ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; codec_controller:codec_controller_1|fsm_reg.state_idle                        ; codec_controller:codec_controller_1|fsm_reg.state_idle                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; codec_controller:codec_controller_1|count[2]                                  ; codec_controller:codec_controller_1|count[2]                                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; codec_controller:codec_controller_1|count[1]                                  ; codec_controller:codec_controller_1|count[1]                                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|ack                                                   ; i2c_master:i2c_master_1|ack                                                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; midi_controller:midi_controller_1|reg_note_on[1]                              ; midi_controller:midi_controller_1|reg_note_on[1]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; midi_controller:midi_controller_1|reg_note_on[2]                              ; midi_controller:midi_controller_1|reg_note_on[2]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; midi_controller:midi_controller_1|reg_note_on[3]                              ; midi_controller:midi_controller_1|reg_note_on[3]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; midi_controller:midi_controller_1|reg_note_on[4]                              ; midi_controller:midi_controller_1|reg_note_on[4]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; midi_controller:midi_controller_1|reg_note_on[5]                              ; midi_controller:midi_controller_1|reg_note_on[5]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; midi_controller:midi_controller_1|reg_note_on[0]                              ; midi_controller:midi_controller_1|reg_note_on[0]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; midi_controller:midi_controller_1|reg_note_on[8]                              ; midi_controller:midi_controller_1|reg_note_on[8]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; midi_controller:midi_controller_1|midi_state.wait_data2                       ; midi_controller:midi_controller_1|midi_state.wait_data2                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; midi_controller:midi_controller_1|midi_state.wait_status                      ; midi_controller:midi_controller_1|midi_state.wait_status                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[0]    ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[0]          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[1]    ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[1]          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[2]    ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[2]          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[3]    ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[3]          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|uart_state.idle ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|uart_state.idle       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; i2c_master:i2c_master_1|bit_count[0]                                          ; i2c_master:i2c_master_1|bit_count[0]                                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; midi_controller:midi_controller_1|reg_note_on[7]                              ; midi_controller:midi_controller_1|reg_note_on[7]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; midi_controller:midi_controller_1|reg_note_on[6]                              ; midi_controller:midi_controller_1|reg_note_on[6]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk                              ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.428 ; i2c_master:i2c_master_1|data[11]                                              ; i2c_master:i2c_master_1|data[12]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; uart_top:uart_top_1|baud_tick:baud_tick_1|baud_count[9]                       ; uart_top:uart_top_1|baud_tick:baud_tick_1|baud_count[9]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; i2c_master:i2c_master_1|data[18]                                              ; i2c_master:i2c_master_1|data[19]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; i2c_master:i2c_master_1|data[15]                                              ; i2c_master:i2c_master_1|data[16]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; i2c_master:i2c_master_1|clk_mask[0]                                           ; i2c_master:i2c_master_1|clk_edge_mask[2]                                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; i2c_master:i2c_master_1|data[16]                                              ; i2c_master:i2c_master_1|data[17]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; i2c_master:i2c_master_1|data[13]                                              ; i2c_master:i2c_master_1|data[14]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; i2c_master:i2c_master_1|data[7]                                               ; i2c_master:i2c_master_1|data[8]                                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; i2c_master:i2c_master_1|data[6]                                               ; i2c_master:i2c_master_1|data[7]                                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; uart_top:uart_top_1|flanken_detect:flanken_detect_1|shiftreg[0]               ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|uart_state.prepare_rx ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; i2c_master:i2c_master_1|data[21]                                              ; i2c_master:i2c_master_1|data[22]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; i2c_master:i2c_master_1|data[12]                                              ; i2c_master:i2c_master_1|data[13]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[2]       ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[2]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[1]       ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[1]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.697      ;
; 0.434 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13]              ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.701      ;
; 0.435 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.701      ;
; 0.435 ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[9]         ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[8]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14]              ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]              ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; i2c_master:i2c_master_1|ack                                                   ; i2c_master:i2c_master_1|ack_error                                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; i2c_master:i2c_master_1|clk_mask[0]                                           ; i2c_master:i2c_master_1|clk_edge_mask[0]                                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]              ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[1]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; midi_controller:midi_controller_1|midi_state.wait_status                      ; midi_controller:midi_controller_1|midi_state.wait_data2                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12]              ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; i2c_master:i2c_master_1|clk_mask[1]                                           ; i2c_master:i2c_master_1|clk_edge_mask[1]                                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[15]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.705      ;
; 0.440 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.707      ;
; 0.440 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.706      ;
; 0.444 ; codec_controller:codec_controller_1|fsm_reg.state_idle                        ; codec_controller:codec_controller_1|fsm_reg.state_wait                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.710      ;
; 0.445 ; i2c_master:i2c_master_1|clk_divider[3]                                        ; i2c_master:i2c_master_1|clk_mask[0]                                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.711      ;
; 0.448 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[18]           ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[18]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.731      ;
; 0.449 ; i2c_master:i2c_master_1|bit_count[0]                                          ; i2c_master:i2c_master_1|bit_count[2]                                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.715      ;
; 0.449 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[18]           ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[18]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.731      ;
; 0.450 ; i2c_master:i2c_master_1|clk_divider[4]                                        ; i2c_master:i2c_master_1|clk_divider[4]                                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.716      ;
; 0.451 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[0]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[0]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[7]         ; midi_controller:midi_controller_1|data2_reg[6]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.718      ;
; 0.455 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[0]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.721      ;
; 0.459 ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[5]         ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[4]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.725      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.407 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 1.233 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.000        ; 3.052      ; 4.733      ;
; 1.557 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.081      ; 1.824      ;
; 1.712 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; -0.500       ; 3.052      ; 4.712      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -3.131 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.081     ; 3.548      ;
; -3.131 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.081     ; 3.548      ;
; -3.131 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.092     ; 3.537      ;
; -3.131 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.092     ; 3.537      ;
; -3.131 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[17] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.092     ; 3.537      ;
; -3.131 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[16] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.092     ; 3.537      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.099     ; 3.529      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.099     ; 3.529      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.098     ; 3.530      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.098     ; 3.530      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.098     ; 3.530      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.098     ; 3.530      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.098     ; 3.530      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.091     ; 3.537      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.091     ; 3.537      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.091     ; 3.537      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.091     ; 3.537      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.091     ; 3.537      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[17] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.106     ; 3.522      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 3.525      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 3.525      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 3.525      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 3.525      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 3.525      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.106     ; 3.522      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.106     ; 3.522      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.106     ; 3.522      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.106     ; 3.522      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.106     ; 3.522      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[16] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.106     ; 3.522      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.092     ; 3.536      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.089     ; 3.539      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.089     ; 3.539      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.089     ; 3.539      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.089     ; 3.539      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.089     ; 3.539      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.089     ; 3.539      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.089     ; 3.539      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.092     ; 3.536      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.092     ; 3.536      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.092     ; 3.536      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[17] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.092     ; 3.536      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.092     ; 3.536      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[16] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.092     ; 3.536      ;
; -3.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[18] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.092     ; 3.536      ;
; -3.128 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.102     ; 3.524      ;
; -3.128 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.102     ; 3.524      ;
; -3.128 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.102     ; 3.524      ;
; -3.127 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.095     ; 3.530      ;
; -3.127 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.095     ; 3.530      ;
; -3.104 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.080     ; 3.522      ;
; -3.104 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.080     ; 3.522      ;
; -3.104 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.080     ; 3.522      ;
; -3.103 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.077     ; 3.524      ;
; -3.103 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.087     ; 3.514      ;
; -3.103 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.087     ; 3.514      ;
; -3.103 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[16] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.077     ; 3.524      ;
; -3.103 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[17] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.077     ; 3.524      ;
; -3.103 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.077     ; 3.524      ;
; -3.103 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.077     ; 3.524      ;
; -3.103 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.077     ; 3.524      ;
; -3.103 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.077     ; 3.524      ;
; -3.103 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.077     ; 3.524      ;
; -3.103 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.077     ; 3.524      ;
; -2.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.329      ; 3.548      ;
; -2.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.329      ; 3.548      ;
; -2.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.329      ; 3.548      ;
; -2.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.329      ; 3.548      ;
; -2.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.329      ; 3.548      ;
; -2.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.329      ; 3.548      ;
; -2.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.329      ; 3.548      ;
; -2.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.311      ; 3.530      ;
; -2.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.311      ; 3.530      ;
; -2.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.311      ; 3.530      ;
; -2.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.311      ; 3.530      ;
; -2.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.318      ; 3.537      ;
; -2.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.318      ; 3.537      ;
; -2.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.318      ; 3.537      ;
; -2.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.318      ; 3.537      ;
; -2.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.318      ; 3.537      ;
; -2.721 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[18] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.318      ; 3.537      ;
; -2.720 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[16] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.329      ; 3.547      ;
; -2.720 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[17] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.329      ; 3.547      ;
; -2.720 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[18] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.329      ; 3.547      ;
; -2.720 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.329      ; 3.547      ;
; -2.720 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.329      ; 3.547      ;
; -2.720 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.329      ; 3.547      ;
; -2.720 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.329      ; 3.547      ;
; -2.720 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.329      ; 3.547      ;
; -2.720 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.329      ; 3.547      ;
; -2.720 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.329      ; 3.547      ;
; -2.720 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[17] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.311      ; 3.529      ;
; -2.720 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[18] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.311      ; 3.529      ;
; -2.720 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[16] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.311      ; 3.529      ;
; -2.720 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.311      ; 3.529      ;
; -2.720 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.311      ; 3.529      ;
; -2.720 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.311      ; 3.529      ;
; -2.720 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.311      ; 3.529      ;
; -2.720 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.311      ; 3.529      ;
; -2.720 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.319      ; 3.537      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 2.136 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_start_write         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 2.396      ;
; 2.136 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_idle                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 2.396      ;
; 2.136 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_wait                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 2.396      ;
; 2.136 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 2.396      ;
; 2.136 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 2.396      ;
; 2.136 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 2.396      ;
; 2.136 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 2.396      ;
; 2.504 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_start_write         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.082      ; 2.772      ;
; 2.504 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_idle                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.082      ; 2.772      ;
; 2.504 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_wait                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.082      ; 2.772      ;
; 2.504 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.082      ; 2.772      ;
; 2.504 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.082      ; 2.772      ;
; 2.504 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.082      ; 2.772      ;
; 2.504 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.082      ; 2.772      ;
; 2.608 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[12]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.554      ; 3.348      ;
; 2.608 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[13]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.554      ; 3.348      ;
; 2.608 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[14]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.554      ; 3.348      ;
; 2.608 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[15]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.554      ; 3.348      ;
; 2.608 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[11]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.554      ; 3.348      ;
; 2.608 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[10]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.554      ; 3.348      ;
; 2.608 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[9]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.554      ; 3.348      ;
; 2.608 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[8]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.554      ; 3.348      ;
; 2.608 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[7]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.554      ; 3.348      ;
; 2.608 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[6]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.554      ; 3.348      ;
; 2.608 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[5]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.554      ; 3.348      ;
; 2.608 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[4]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.554      ; 3.348      ;
; 2.608 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[3]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.554      ; 3.348      ;
; 2.608 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.554      ; 3.348      ;
; 2.608 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.554      ; 3.348      ;
; 2.608 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.554      ; 3.348      ;
; 3.036 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.114      ; 3.336      ;
; 3.036 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[8]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.114      ; 3.336      ;
; 3.036 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.114      ; 3.336      ;
; 3.036 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.114      ; 3.336      ;
; 3.036 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.114      ; 3.336      ;
; 3.036 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.114      ; 3.336      ;
; 3.036 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.114      ; 3.336      ;
; 3.036 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.114      ; 3.336      ;
; 3.036 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.114      ; 3.336      ;
; 3.036 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.114      ; 3.336      ;
; 3.036 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.114      ; 3.336      ;
; 3.036 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.114      ; 3.336      ;
; 3.036 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.114      ; 3.336      ;
; 3.036 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.114      ; 3.336      ;
; 3.036 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.114      ; 3.336      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][1]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 3.319      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][0]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 3.319      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][6]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 3.319      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][2]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 3.319      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][3]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 3.319      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][5]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 3.319      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][4]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 3.319      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][4]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.098      ; 3.321      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][5]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.098      ; 3.321      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][0]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.098      ; 3.321      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][1]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.100      ; 3.323      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][3]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.098      ; 3.321      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][2]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.098      ; 3.321      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][6]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.100      ; 3.323      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][1]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.107      ; 3.330      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][0]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.109      ; 3.332      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][6]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.109      ; 3.332      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][4]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.109      ; 3.332      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][5]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.109      ; 3.332      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][3]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.107      ; 3.330      ;
; 3.037 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][2]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.107      ; 3.330      ;
; 3.053 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[4]    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -0.500       ; 0.581      ; 3.340      ;
; 3.053 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[6]    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -0.500       ; 0.581      ; 3.340      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 3.320      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 3.322      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 3.322      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 3.322      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 3.322      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 3.322      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 3.322      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 3.321      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 3.321      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 3.321      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 3.320      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 3.320      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 3.320      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 3.320      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 3.320      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 3.320      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 3.320      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[7][3]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 3.321      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[7][2]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 3.321      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[7][4]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 3.321      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[7][5]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 3.321      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 3.312      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 3.312      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[2] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 3.312      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[3] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 3.312      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[4] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 3.312      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[5] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 3.312      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[7] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 3.312      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[8] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 3.312      ;
; 3.062 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[9] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 3.312      ;
; 3.063 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 3.320      ;
; 3.063 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 3.322      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                       ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                               ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; 50.52 MHz  ; 50.52 MHz       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ;                                                               ;
; 492.13 MHz ; 250.0 MHz       ; CLOCK_50                                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -9.397 ; -2043.615     ;
; CLOCK_50                                                                 ; -1.193 ; -1.193        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.354 ; 0.000         ;
; CLOCK_50                                                                 ; 0.365 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                             ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -2.797 ; -1057.062     ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                             ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.932 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                  ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                 ; -3.000 ; -5.570        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.285 ; -616.800      ;
+--------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------+---------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                     ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -9.397 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.043     ; 9.853      ;
; -9.392 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 10.231     ;
; -9.362 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 10.201     ;
; -9.341 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.334      ; 10.174     ;
; -9.329 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.780      ;
; -9.327 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.778      ;
; -9.325 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 10.164     ;
; -9.321 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.059     ; 9.761      ;
; -9.314 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.765      ;
; -9.311 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 10.150     ;
; -9.307 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.059     ; 9.747      ;
; -9.292 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.743      ;
; -9.292 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.059     ; 9.732      ;
; -9.281 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.043     ; 9.737      ;
; -9.277 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.728      ;
; -9.277 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 10.116     ;
; -9.276 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.059     ; 9.716      ;
; -9.276 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 10.115     ;
; -9.272 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.059     ; 9.712      ;
; -9.263 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.043     ; 9.719      ;
; -9.261 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.712      ;
; -9.258 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.709      ;
; -9.258 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 10.097     ;
; -9.246 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 10.085     ;
; -9.244 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.334      ; 10.077     ;
; -9.236 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 10.075     ;
; -9.232 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.059     ; 9.672      ;
; -9.228 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.679      ;
; -9.228 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 10.067     ;
; -9.227 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.678      ;
; -9.225 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.334      ; 10.058     ;
; -9.224 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 10.063     ;
; -9.219 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.334      ; 10.052     ;
; -9.217 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.059     ; 9.657      ;
; -9.213 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.664      ;
; -9.211 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.662      ;
; -9.209 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 10.048     ;
; -9.207 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.334      ; 10.040     ;
; -9.205 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.059     ; 9.645      ;
; -9.195 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 10.034     ;
; -9.193 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.038     ; 9.654      ;
; -9.192 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.059     ; 9.632      ;
; -9.192 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.055     ; 9.636      ;
; -9.191 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.059     ; 9.631      ;
; -9.191 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.059     ; 9.631      ;
; -9.191 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 10.030     ;
; -9.188 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.639      ;
; -9.182 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.633      ;
; -9.179 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.630      ;
; -9.178 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.629      ;
; -9.177 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 10.016     ;
; -9.176 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.627      ;
; -9.176 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.059     ; 9.616      ;
; -9.174 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.334      ; 10.007     ;
; -9.168 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.038     ; 9.629      ;
; -9.167 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.055     ; 9.611      ;
; -9.162 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.038     ; 9.623      ;
; -9.162 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.043     ; 9.618      ;
; -9.161 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 10.000     ;
; -9.160 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.334      ; 9.993      ;
; -9.157 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.059     ; 9.597      ;
; -9.157 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 9.996      ;
; -9.156 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.059     ; 9.596      ;
; -9.156 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.038     ; 9.617      ;
; -9.143 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 9.982      ;
; -9.142 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.593      ;
; -9.141 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 9.980      ;
; -9.133 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.043     ; 9.589      ;
; -9.131 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.582      ;
; -9.128 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.334      ; 9.961      ;
; -9.128 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 9.967      ;
; -9.127 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 9.966      ;
; -9.120 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 9.959      ;
; -9.116 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.059     ; 9.556      ;
; -9.114 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.055     ; 9.558      ;
; -9.114 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.334      ; 9.947      ;
; -9.112 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.055     ; 9.556      ;
; -9.112 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.563      ;
; -9.111 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.562      ;
; -9.110 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.334      ; 9.943      ;
; -9.109 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.059     ; 9.549      ;
; -9.108 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 9.947      ;
; -9.106 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.334      ; 9.939      ;
; -9.103 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.334      ; 9.936      ;
; -9.102 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 9.941      ;
; -9.099 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.055     ; 9.543      ;
; -9.099 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.550      ;
; -9.098 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 9.937      ;
; -9.096 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.334      ; 9.929      ;
; -9.094 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.545      ;
; -9.094 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.545      ;
; -9.093 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.059     ; 9.533      ;
; -9.092 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.543      ;
; -9.090 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 9.929      ;
; -9.090 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.340      ; 9.929      ;
; -9.087 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.055     ; 9.531      ;
; -9.085 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.334      ; 9.918      ;
; -9.083 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.048     ; 9.534      ;
; -9.081 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.047     ; 9.533      ;
; -9.080 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.052     ; 9.527      ;
+--------+---------------------------------------------------------------------+---------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.193 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.500        ; 2.666      ; 4.561      ;
; -1.032 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.072     ; 1.959      ;
; -0.884 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 1.000        ; 2.666      ; 4.752      ;
; 0.244  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.072     ; 0.683      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                             ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; i2c_master:i2c_master_1|scl                                                   ; i2c_master:i2c_master_1|scl                                                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master:i2c_master_1|sda                                                   ; i2c_master:i2c_master_1|sda                                                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master:i2c_master_1|data[0]                                               ; i2c_master:i2c_master_1|data[0]                                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master:i2c_master_1|bit_count[2]                                          ; i2c_master:i2c_master_1|bit_count[2]                                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master:i2c_master_1|byte_count[1]                                         ; i2c_master:i2c_master_1|byte_count[1]                                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master:i2c_master_1|byte_count[0]                                         ; i2c_master:i2c_master_1|byte_count[0]                                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                        ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                             ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                                 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                      ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; codec_controller:codec_controller_1|fsm_reg.state_idle                        ; codec_controller:codec_controller_1|fsm_reg.state_idle                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; codec_controller:codec_controller_1|count[2]                                  ; codec_controller:codec_controller_1|count[2]                                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; codec_controller:codec_controller_1|count[1]                                  ; codec_controller:codec_controller_1|count[1]                                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master:i2c_master_1|ack                                                   ; i2c_master:i2c_master_1|ack                                                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; midi_controller:midi_controller_1|reg_note_on[1]                              ; midi_controller:midi_controller_1|reg_note_on[1]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; midi_controller:midi_controller_1|reg_note_on[2]                              ; midi_controller:midi_controller_1|reg_note_on[2]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; midi_controller:midi_controller_1|reg_note_on[3]                              ; midi_controller:midi_controller_1|reg_note_on[3]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; midi_controller:midi_controller_1|reg_note_on[4]                              ; midi_controller:midi_controller_1|reg_note_on[4]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; midi_controller:midi_controller_1|reg_note_on[5]                              ; midi_controller:midi_controller_1|reg_note_on[5]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; midi_controller:midi_controller_1|reg_note_on[0]                              ; midi_controller:midi_controller_1|reg_note_on[0]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; midi_controller:midi_controller_1|reg_note_on[8]                              ; midi_controller:midi_controller_1|reg_note_on[8]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; midi_controller:midi_controller_1|midi_state.wait_data2                       ; midi_controller:midi_controller_1|midi_state.wait_data2                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; midi_controller:midi_controller_1|midi_state.wait_status                      ; midi_controller:midi_controller_1|midi_state.wait_status                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[0]    ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[0]          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[1]    ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[1]          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[2]    ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[2]          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[3]    ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[3]          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|uart_state.idle ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|uart_state.idle       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; i2c_master:i2c_master_1|bit_count[0]                                          ; i2c_master:i2c_master_1|bit_count[0]                                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; midi_controller:midi_controller_1|reg_note_on[7]                              ; midi_controller:midi_controller_1|reg_note_on[7]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; midi_controller:midi_controller_1|reg_note_on[6]                              ; midi_controller:midi_controller_1|reg_note_on[6]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk                              ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.608      ;
; 0.388 ; i2c_master:i2c_master_1|clk_mask[0]                                           ; i2c_master:i2c_master_1|clk_edge_mask[2]                                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; uart_top:uart_top_1|baud_tick:baud_tick_1|baud_count[9]                       ; uart_top:uart_top_1|baud_tick:baud_tick_1|baud_count[9]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.630      ;
; 0.395 ; i2c_master:i2c_master_1|data[11]                                              ; i2c_master:i2c_master_1|data[12]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; i2c_master:i2c_master_1|data[18]                                              ; i2c_master:i2c_master_1|data[19]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; i2c_master:i2c_master_1|data[16]                                              ; i2c_master:i2c_master_1|data[17]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; i2c_master:i2c_master_1|data[15]                                              ; i2c_master:i2c_master_1|data[16]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; i2c_master:i2c_master_1|data[13]                                              ; i2c_master:i2c_master_1|data[14]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; i2c_master:i2c_master_1|data[6]                                               ; i2c_master:i2c_master_1|data[7]                                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; uart_top:uart_top_1|flanken_detect:flanken_detect_1|shiftreg[0]               ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|uart_state.prepare_rx ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; i2c_master:i2c_master_1|data[12]                                              ; i2c_master:i2c_master_1|data[13]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; i2c_master:i2c_master_1|data[7]                                               ; i2c_master:i2c_master_1|data[8]                                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[2]       ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[2]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; i2c_master:i2c_master_1|data[21]                                              ; i2c_master:i2c_master_1|data[22]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[1]       ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[1]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.641      ;
; 0.400 ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[9]         ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[8]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.643      ;
; 0.401 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13]              ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.644      ;
; 0.401 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; i2c_master:i2c_master_1|ack                                                   ; i2c_master:i2c_master_1|ack_error                                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; midi_controller:midi_controller_1|midi_state.wait_status                      ; midi_controller:midi_controller_1|midi_state.wait_data2                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14]              ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]              ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]              ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; i2c_master:i2c_master_1|clk_mask[0]                                           ; i2c_master:i2c_master_1|clk_edge_mask[0]                                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[1]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; i2c_master:i2c_master_1|clk_mask[1]                                           ; i2c_master:i2c_master_1|clk_edge_mask[1]                                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[15]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[18]           ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[18]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.662      ;
; 0.405 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12]              ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[18]           ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[18]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.662      ;
; 0.406 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.649      ;
; 0.406 ; i2c_master:i2c_master_1|bit_count[0]                                          ; i2c_master:i2c_master_1|bit_count[2]                                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.649      ;
; 0.407 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.650      ;
; 0.408 ; i2c_master:i2c_master_1|clk_divider[4]                                        ; i2c_master:i2c_master_1|clk_divider[4]                                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.650      ;
; 0.409 ; codec_controller:codec_controller_1|fsm_reg.state_idle                        ; codec_controller:codec_controller_1|fsm_reg.state_wait                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.652      ;
; 0.413 ; i2c_master:i2c_master_1|clk_divider[3]                                        ; i2c_master:i2c_master_1|clk_mask[0]                                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.655      ;
; 0.416 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[0]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[0]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.658      ;
; 0.417 ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[7]         ; midi_controller:midi_controller_1|data2_reg[6]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[18]           ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[18]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 0.662      ;
; 0.419 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[0]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.662      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.365 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 1.184 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.000        ; 2.766      ; 4.364      ;
; 1.390 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.072      ; 1.633      ;
; 1.532 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; -0.500       ; 2.766      ; 4.212      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -2.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.096     ; 3.200      ;
; -2.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.096     ; 3.200      ;
; -2.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.112     ; 3.184      ;
; -2.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.112     ; 3.184      ;
; -2.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.112     ; 3.184      ;
; -2.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.112     ; 3.184      ;
; -2.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.112     ; 3.184      ;
; -2.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.104     ; 3.192      ;
; -2.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.104     ; 3.192      ;
; -2.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.104     ; 3.192      ;
; -2.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.104     ; 3.192      ;
; -2.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.104     ; 3.192      ;
; -2.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.107     ; 3.189      ;
; -2.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.107     ; 3.189      ;
; -2.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.107     ; 3.189      ;
; -2.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.107     ; 3.189      ;
; -2.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[17] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.107     ; 3.189      ;
; -2.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.107     ; 3.189      ;
; -2.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[16] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.107     ; 3.189      ;
; -2.797 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[18] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.107     ; 3.189      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.111     ; 3.184      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.111     ; 3.184      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.112     ; 3.183      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.112     ; 3.183      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.105     ; 3.190      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.105     ; 3.190      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[17] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.105     ; 3.190      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[16] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.105     ; 3.190      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[17] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.121     ; 3.174      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.117     ; 3.178      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.117     ; 3.178      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.117     ; 3.178      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.117     ; 3.178      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.117     ; 3.178      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.121     ; 3.174      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.121     ; 3.174      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.121     ; 3.174      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.121     ; 3.174      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.121     ; 3.174      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[16] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.121     ; 3.174      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 3.192      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 3.192      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 3.192      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 3.192      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 3.192      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 3.192      ;
; -2.796 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.103     ; 3.192      ;
; -2.795 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.115     ; 3.179      ;
; -2.795 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.115     ; 3.179      ;
; -2.795 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.115     ; 3.179      ;
; -2.774 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.095     ; 3.178      ;
; -2.774 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.096     ; 3.177      ;
; -2.774 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.096     ; 3.177      ;
; -2.774 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.096     ; 3.177      ;
; -2.773 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.105     ; 3.167      ;
; -2.773 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.105     ; 3.167      ;
; -2.773 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[16] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.095     ; 3.177      ;
; -2.773 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[17] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.095     ; 3.177      ;
; -2.773 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.095     ; 3.177      ;
; -2.773 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.095     ; 3.177      ;
; -2.773 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.095     ; 3.177      ;
; -2.773 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.095     ; 3.177      ;
; -2.773 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.095     ; 3.177      ;
; -2.773 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.095     ; 3.177      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.250      ; 3.184      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.250      ; 3.184      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.250      ; 3.184      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.250      ; 3.184      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.250      ; 3.184      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.250      ; 3.184      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.250      ; 3.184      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[16] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.266      ; 3.200      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[17] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.266      ; 3.200      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[18] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.266      ; 3.200      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.266      ; 3.200      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.266      ; 3.200      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.266      ; 3.200      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.266      ; 3.200      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.266      ; 3.200      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.266      ; 3.200      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.266      ; 3.200      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.266      ; 3.200      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.266      ; 3.200      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.266      ; 3.200      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.266      ; 3.200      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.266      ; 3.200      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.266      ; 3.200      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.266      ; 3.200      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.250      ; 3.184      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.250      ; 3.184      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.250      ; 3.184      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.250      ; 3.184      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.258      ; 3.192      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.258      ; 3.192      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.258      ; 3.192      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.258      ; 3.192      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.255      ; 3.189      ;
; -2.435 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.255      ; 3.189      ;
; -2.434 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[16] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.252      ; 3.185      ;
; -2.434 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[17] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.252      ; 3.185      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 1.932 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_start_write         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.067      ; 2.170      ;
; 1.932 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_idle                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.067      ; 2.170      ;
; 1.932 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_wait                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.067      ; 2.170      ;
; 1.932 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.067      ; 2.170      ;
; 1.932 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.067      ; 2.170      ;
; 1.932 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.067      ; 2.170      ;
; 1.932 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.067      ; 2.170      ;
; 2.242 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_start_write         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 2.487      ;
; 2.242 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_idle                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 2.487      ;
; 2.242 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_wait                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 2.487      ;
; 2.242 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 2.487      ;
; 2.242 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 2.487      ;
; 2.242 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 2.487      ;
; 2.242 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 2.487      ;
; 2.310 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[12]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.509      ; 2.990      ;
; 2.310 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[13]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.509      ; 2.990      ;
; 2.310 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[14]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.509      ; 2.990      ;
; 2.310 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[15]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.509      ; 2.990      ;
; 2.310 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[11]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.509      ; 2.990      ;
; 2.310 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[10]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.509      ; 2.990      ;
; 2.310 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[9]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.509      ; 2.990      ;
; 2.310 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[8]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.509      ; 2.990      ;
; 2.310 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[7]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.509      ; 2.990      ;
; 2.310 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[6]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.509      ; 2.990      ;
; 2.310 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[5]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.509      ; 2.990      ;
; 2.310 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[4]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.509      ; 2.990      ;
; 2.310 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[3]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.509      ; 2.990      ;
; 2.310 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.509      ; 2.990      ;
; 2.310 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.509      ; 2.990      ;
; 2.310 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.509      ; 2.990      ;
; 2.705 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.102      ; 2.978      ;
; 2.705 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[8]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.102      ; 2.978      ;
; 2.705 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.102      ; 2.978      ;
; 2.705 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.102      ; 2.978      ;
; 2.705 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.102      ; 2.978      ;
; 2.705 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.102      ; 2.978      ;
; 2.705 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.102      ; 2.978      ;
; 2.705 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.102      ; 2.978      ;
; 2.705 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.102      ; 2.978      ;
; 2.705 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.102      ; 2.978      ;
; 2.705 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.102      ; 2.978      ;
; 2.705 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.102      ; 2.978      ;
; 2.705 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.102      ; 2.978      ;
; 2.705 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.102      ; 2.978      ;
; 2.705 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.102      ; 2.978      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][1]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 2.961      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][0]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 2.961      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][6]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 2.961      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][2]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 2.961      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][3]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 2.961      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][5]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 2.961      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][4]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 2.961      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][4]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 2.963      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][5]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 2.963      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][0]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 2.963      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][1]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.088      ; 2.965      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][3]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 2.963      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][2]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 2.963      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][6]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.088      ; 2.965      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][1]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.095      ; 2.972      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][0]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 2.974      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][6]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 2.974      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][4]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 2.974      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][5]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 2.974      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][3]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.095      ; 2.972      ;
; 2.706 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][2]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.095      ; 2.972      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.066      ; 2.964      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.066      ; 2.964      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.066      ; 2.964      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[7][3]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.066      ; 2.964      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[7][2]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.066      ; 2.964      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[7][4]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.066      ; 2.964      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[7][5]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.066      ; 2.964      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[2][6]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.061      ; 2.959      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[2][3]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.061      ; 2.959      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[2][2]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.061      ; 2.959      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[2][1]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.061      ; 2.959      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[2][0]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.061      ; 2.959      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[2][4]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.061      ; 2.959      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[2][5]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.061      ; 2.959      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[8][0]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.062      ; 2.960      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[8][1]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.062      ; 2.960      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[8][2]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.062      ; 2.960      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[8][3]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.062      ; 2.960      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 2.955      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 2.955      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[2] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 2.955      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[3] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 2.955      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[4] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 2.955      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[5] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 2.955      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[7] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 2.955      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[8] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 2.955      ;
; 2.727 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[9] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 2.955      ;
; 2.728 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 2.963      ;
; 2.728 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 2.964      ;
; 2.728 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.066      ; 2.965      ;
; 2.728 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 2.964      ;
; 2.728 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 2.964      ;
; 2.728 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 2.964      ;
; 2.728 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.065      ; 2.964      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -5.040 ; -945.016      ;
; CLOCK_50                                                                 ; -0.586 ; -0.586        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.181 ; 0.000         ;
; CLOCK_50                                                                 ; 0.188 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                             ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.379 ; -464.880      ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                             ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.057 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                  ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                 ; -3.000 ; -5.704        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.000 ; -480.000      ;
+--------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------+---------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                     ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -5.040 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.401      ;
; -5.036 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.397      ;
; -4.984 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.345      ;
; -4.980 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.341      ;
; -4.972 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.333      ;
; -4.968 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.329      ;
; -4.919 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.280      ;
; -4.916 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.277      ;
; -4.915 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.276      ;
; -4.913 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.274      ;
; -4.912 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.273      ;
; -4.909 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.270      ;
; -4.902 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.263      ;
; -4.898 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.259      ;
; -4.893 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.134     ; 5.246      ;
; -4.892 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.134     ; 5.245      ;
; -4.889 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.134     ; 5.242      ;
; -4.888 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.134     ; 5.241      ;
; -4.885 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.105      ; 5.477      ;
; -4.881 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.105      ; 5.473      ;
; -4.872 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.132     ; 5.227      ;
; -4.870 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.120     ; 5.237      ;
; -4.868 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.132     ; 5.223      ;
; -4.868 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.127     ; 5.228      ;
; -4.866 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.120     ; 5.233      ;
; -4.864 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.127     ; 5.224      ;
; -4.862 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.223      ;
; -4.858 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.219      ;
; -4.857 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.127     ; 5.217      ;
; -4.854 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.109      ; 5.450      ;
; -4.854 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.215      ;
; -4.853 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.132     ; 5.208      ;
; -4.853 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.127     ; 5.213      ;
; -4.851 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.212      ;
; -4.850 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.119     ; 5.218      ;
; -4.850 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.131     ; 5.206      ;
; -4.850 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.109      ; 5.446      ;
; -4.850 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.211      ;
; -4.849 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.132     ; 5.204      ;
; -4.849 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.132     ; 5.204      ;
; -4.847 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.208      ;
; -4.846 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.119     ; 5.214      ;
; -4.846 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.119     ; 5.214      ;
; -4.845 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.132     ; 5.200      ;
; -4.845 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.206      ;
; -4.845 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.127     ; 5.205      ;
; -4.843 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.132     ; 5.198      ;
; -4.842 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.132     ; 5.197      ;
; -4.842 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.132     ; 5.197      ;
; -4.841 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.202      ;
; -4.841 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.127     ; 5.201      ;
; -4.840 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.134     ; 5.193      ;
; -4.840 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.105      ; 5.432      ;
; -4.839 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.132     ; 5.194      ;
; -4.839 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.132     ; 5.194      ;
; -4.838 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.132     ; 5.193      ;
; -4.838 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.132     ; 5.193      ;
; -4.838 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.105      ; 5.430      ;
; -4.838 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.199      ;
; -4.837 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.127     ; 5.197      ;
; -4.836 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.134     ; 5.189      ;
; -4.836 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.105      ; 5.428      ;
; -4.835 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.132     ; 5.190      ;
; -4.834 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.105      ; 5.426      ;
; -4.834 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.195      ;
; -4.834 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.195      ;
; -4.833 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.127     ; 5.193      ;
; -4.831 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.109      ; 5.427      ;
; -4.830 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.191      ;
; -4.827 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.109      ; 5.423      ;
; -4.826 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.127     ; 5.186      ;
; -4.822 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.127     ; 5.182      ;
; -4.822 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.134     ; 5.175      ;
; -4.821 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.134     ; 5.174      ;
; -4.818 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.119     ; 5.186      ;
; -4.817 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.105      ; 5.409      ;
; -4.815 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.132     ; 5.170      ;
; -4.814 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.109      ; 5.410      ;
; -4.812 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.109      ; 5.408      ;
; -4.811 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.132     ; 5.166      ;
; -4.810 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.109      ; 5.406      ;
; -4.809 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.109      ; 5.405      ;
; -4.808 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.109      ; 5.404      ;
; -4.808 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.109      ; 5.404      ;
; -4.805 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.109      ; 5.401      ;
; -4.804 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.132     ; 5.159      ;
; -4.804 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.109      ; 5.400      ;
; -4.802 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.120     ; 5.169      ;
; -4.801 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.119     ; 5.169      ;
; -4.801 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[16] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.105      ; 5.393      ;
; -4.800 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[17] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.132     ; 5.155      ;
; -4.799 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.160      ;
; -4.797 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.127     ; 5.157      ;
; -4.797 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[18] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.119     ; 5.165      ;
; -4.795 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[11] ; tone_generator:tone_generator_1|sum_reg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.156      ;
; -4.794 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.126     ; 5.155      ;
; -4.793 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[15] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.132     ; 5.148      ;
; -4.793 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[12] ; tone_generator:tone_generator_1|sum_reg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.105      ; 5.385      ;
; -4.793 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[14] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.134     ; 5.146      ;
; -4.792 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[13] ; tone_generator:tone_generator_1|sum_reg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.134     ; 5.145      ;
+--------+---------------------------------------------------------------------+---------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.586 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.500        ; 1.501      ; 2.669      ;
; -0.086 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.042     ; 1.031      ;
; 0.131  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 1.000        ; 1.501      ; 2.452      ;
; 0.586  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.042     ; 0.359      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                             ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.181 ; i2c_master:i2c_master_1|scl                                                   ; i2c_master:i2c_master_1|scl                                                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; i2c_master:i2c_master_1|data[0]                                               ; i2c_master:i2c_master_1|data[0]                                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; i2c_master:i2c_master_1|bit_count[2]                                          ; i2c_master:i2c_master_1|bit_count[2]                                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; i2c_master:i2c_master_1|byte_count[1]                                         ; i2c_master:i2c_master_1|byte_count[1]                                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; i2c_master:i2c_master_1|byte_count[0]                                         ; i2c_master:i2c_master_1|byte_count[0]                                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                        ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                      ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; midi_controller:midi_controller_1|reg_note_on[1]                              ; midi_controller:midi_controller_1|reg_note_on[1]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; midi_controller:midi_controller_1|reg_note_on[2]                              ; midi_controller:midi_controller_1|reg_note_on[2]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; midi_controller:midi_controller_1|reg_note_on[3]                              ; midi_controller:midi_controller_1|reg_note_on[3]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; midi_controller:midi_controller_1|reg_note_on[4]                              ; midi_controller:midi_controller_1|reg_note_on[4]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; midi_controller:midi_controller_1|reg_note_on[5]                              ; midi_controller:midi_controller_1|reg_note_on[5]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; midi_controller:midi_controller_1|reg_note_on[0]                              ; midi_controller:midi_controller_1|reg_note_on[0]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; midi_controller:midi_controller_1|reg_note_on[8]                              ; midi_controller:midi_controller_1|reg_note_on[8]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[0]    ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[0]          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[1]    ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[1]          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[2]    ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[2]          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[3]    ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|bit_count[3]          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|uart_state.idle ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|uart_state.idle       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|sda                                                   ; i2c_master:i2c_master_1|sda                                                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                             ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                                 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; codec_controller:codec_controller_1|fsm_reg.state_idle                        ; codec_controller:codec_controller_1|fsm_reg.state_idle                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; codec_controller:codec_controller_1|count[2]                                  ; codec_controller:codec_controller_1|count[2]                                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; codec_controller:codec_controller_1|count[1]                                  ; codec_controller:codec_controller_1|count[1]                                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|ack                                                   ; i2c_master:i2c_master_1|ack                                                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; midi_controller:midi_controller_1|midi_state.wait_data2                       ; midi_controller:midi_controller_1|midi_state.wait_data2                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; midi_controller:midi_controller_1|midi_state.wait_status                      ; midi_controller:midi_controller_1|midi_state.wait_status                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; i2c_master:i2c_master_1|data[11]                                              ; i2c_master:i2c_master_1|data[12]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; i2c_master:i2c_master_1|data[18]                                              ; i2c_master:i2c_master_1|data[19]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; i2c_master:i2c_master_1|data[16]                                              ; i2c_master:i2c_master_1|data[17]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; i2c_master:i2c_master_1|data[15]                                              ; i2c_master:i2c_master_1|data[16]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; i2c_master:i2c_master_1|data[13]                                              ; i2c_master:i2c_master_1|data[14]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; i2c_master:i2c_master_1|data[6]                                               ; i2c_master:i2c_master_1|data[7]                                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; i2c_master:i2c_master_1|bit_count[0]                                          ; i2c_master:i2c_master_1|bit_count[0]                                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; midi_controller:midi_controller_1|reg_note_on[7]                              ; midi_controller:midi_controller_1|reg_note_on[7]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; midi_controller:midi_controller_1|reg_note_on[6]                              ; midi_controller:midi_controller_1|reg_note_on[6]                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; uart_top:uart_top_1|flanken_detect:flanken_detect_1|shiftreg[0]               ; uart_top:uart_top_1|uart_controller_fsm:uart_controller_fsm_1|uart_state.prepare_rx ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk                              ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; i2c_master:i2c_master_1|data[7]                                               ; i2c_master:i2c_master_1|data[8]                                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[2]       ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[2]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[1]       ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[1]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13]              ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; i2c_master:i2c_master_1|data[21]                                              ; i2c_master:i2c_master_1|data[22]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; i2c_master:i2c_master_1|data[12]                                              ; i2c_master:i2c_master_1|data[13]                                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; i2c_master:i2c_master_1|clk_mask[0]                                           ; i2c_master:i2c_master_1|clk_edge_mask[0]                                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[9]         ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[8]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14]              ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]              ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]              ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; i2c_master:i2c_master_1|clk_mask[0]                                           ; i2c_master:i2c_master_1|clk_edge_mask[2]                                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[1]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; i2c_master:i2c_master_1|ack                                                   ; i2c_master:i2c_master_1|ack_error                                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; uart_top:uart_top_1|baud_tick:baud_tick_1|baud_count[9]                       ; uart_top:uart_top_1|baud_tick:baud_tick_1|baud_count[9]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; midi_controller:midi_controller_1|midi_state.wait_status                      ; midi_controller:midi_controller_1|midi_state.wait_data2                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12]              ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; i2c_master:i2c_master_1|clk_mask[1]                                           ; i2c_master:i2c_master_1|clk_edge_mask[1]                                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[15]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12]              ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[5]            ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[6]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.284      ; 0.564      ;
; 0.196 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[3]            ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[4]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.284      ; 0.564      ;
; 0.197 ; codec_controller:codec_controller_1|fsm_reg.state_idle                        ; codec_controller:codec_controller_1|fsm_reg.state_wait                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.322      ;
; 0.198 ; i2c_master:i2c_master_1|clk_divider[3]                                        ; i2c_master:i2c_master_1|clk_mask[0]                                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[0]               ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[0]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[18]           ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[18]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.054      ; 0.337      ;
; 0.200 ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[18]           ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[18]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.053      ; 0.337      ;
; 0.201 ; uart_top:uart_top_1|uart_shiftreg_s2p:uart_shiftreg_S2P_1|shiftreg[7]         ; midi_controller:midi_controller_1|data2_reg[6]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.326      ;
; 0.203 ; i2c_master:i2c_master_1|clk_divider[4]                                        ; i2c_master:i2c_master_1|clk_divider[4]                                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[0]               ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.328      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.188 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.467 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.000        ; 1.563      ; 2.249      ;
; 0.722 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.042      ; 0.848      ;
; 1.156 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; -0.500       ; 1.563      ; 2.438      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.003     ; 1.863      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.003     ; 1.863      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.010     ; 1.856      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.010     ; 1.856      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:8:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.010     ; 1.856      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.007      ; 1.873      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.007      ; 1.873      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.003     ; 1.863      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.003     ; 1.863      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.003     ; 1.863      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.003     ; 1.863      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.003     ; 1.863      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.003     ; 1.863      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.003     ; 1.863      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.000      ; 1.866      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.000      ; 1.866      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.000      ; 1.866      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.000      ; 1.866      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.000      ; 1.866      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[17] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.014     ; 1.852      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.011     ; 1.855      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.011     ; 1.855      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.011     ; 1.855      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.011     ; 1.855      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.011     ; 1.855      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.014     ; 1.852      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.014     ; 1.852      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.014     ; 1.852      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.014     ; 1.852      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.014     ; 1.852      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:1:DDS_1|count[16] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.014     ; 1.852      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.004     ; 1.862      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.001     ; 1.865      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.001     ; 1.865      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.001     ; 1.865      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.001     ; 1.865      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.001     ; 1.865      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.001     ; 1.865      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.001     ; 1.865      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.004     ; 1.862      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.004     ; 1.862      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.004     ; 1.862      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[17] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.004     ; 1.862      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.004     ; 1.862      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[16] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.004     ; 1.862      ;
; -1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:0:DDS_1|count[18] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; -0.004     ; 1.862      ;
; -1.378 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.000      ; 1.865      ;
; -1.378 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.000      ; 1.865      ;
; -1.378 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[17] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.000      ; 1.865      ;
; -1.378 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:3:DDS_1|count[16] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.000      ; 1.865      ;
; -1.364 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.007      ; 1.858      ;
; -1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.008      ; 1.858      ;
; -1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.008      ; 1.858      ;
; -1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:7:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.008      ; 1.858      ;
; -1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.001      ; 1.851      ;
; -1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:4:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.001      ; 1.851      ;
; -1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[16] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.008      ; 1.858      ;
; -1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[17] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.008      ; 1.858      ;
; -1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.008      ; 1.858      ;
; -1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.008      ; 1.858      ;
; -1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.008      ; 1.858      ;
; -1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.008      ; 1.858      ;
; -1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.008      ; 1.858      ;
; -1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:2:DDS_1|count[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.008      ; 1.858      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[16] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.222      ; 1.873      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[17] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.222      ; 1.873      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[18] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.222      ; 1.873      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.222      ; 1.873      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.222      ; 1.873      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.222      ; 1.873      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.222      ; 1.873      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.222      ; 1.873      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.222      ; 1.873      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:6:DDS_1|count[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.222      ; 1.873      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[17] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.212      ; 1.863      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[18] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.212      ; 1.863      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[16] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.212      ; 1.863      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.212      ; 1.863      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.212      ; 1.863      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.212      ; 1.863      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.212      ; 1.863      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.212      ; 1.863      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.212      ; 1.863      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.212      ; 1.863      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.212      ; 1.863      ;
; -1.164 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:5:DDS_1|count[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.212      ; 1.863      ;
; -1.163 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[16] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.213      ; 1.863      ;
; -1.163 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[17] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.213      ; 1.863      ;
; -1.163 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[18] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.213      ; 1.863      ;
; -1.163 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.213      ; 1.863      ;
; -1.163 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.213      ; 1.863      ;
; -1.163 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.213      ; 1.863      ;
; -1.163 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.213      ; 1.863      ;
; -1.163 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.213      ; 1.863      ;
; -1.163 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.213      ; 1.863      ;
; -1.163 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.213      ; 1.863      ;
; -1.163 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.213      ; 1.863      ;
; -1.163 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.213      ; 1.863      ;
; -1.163 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.213      ; 1.863      ;
; -1.163 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:\DDS_inst_gen:9:DDS_1|count[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.500        ; 0.213      ; 1.863      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                          ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 1.057 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_start_write    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.179      ;
; 1.057 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_idle           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.179      ;
; 1.057 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_wait           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.179      ;
; 1.057 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.179      ;
; 1.057 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.179      ;
; 1.057 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.179      ;
; 1.057 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.179      ;
; 1.182 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_start_write    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 1.309      ;
; 1.182 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_idle           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 1.309      ;
; 1.182 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_wait           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 1.309      ;
; 1.182 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 1.309      ;
; 1.182 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 1.309      ;
; 1.182 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 1.309      ;
; 1.182 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 1.309      ;
; 1.370 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[12]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.273      ; 1.727      ;
; 1.370 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[13]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.273      ; 1.727      ;
; 1.370 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[14]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.273      ; 1.727      ;
; 1.370 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[15]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.273      ; 1.727      ;
; 1.370 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[11]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.273      ; 1.727      ;
; 1.370 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[10]                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.273      ; 1.727      ;
; 1.370 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[9]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.273      ; 1.727      ;
; 1.370 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[8]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.273      ; 1.727      ;
; 1.370 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[7]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.273      ; 1.727      ;
; 1.370 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[6]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.273      ; 1.727      ;
; 1.370 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[5]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.273      ; 1.727      ;
; 1.370 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[4]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.273      ; 1.727      ;
; 1.370 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[3]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.273      ; 1.727      ;
; 1.370 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[2]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.273      ; 1.727      ;
; 1.370 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[1]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.273      ; 1.727      ;
; 1.370 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|sum_reg[0]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.273      ; 1.727      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 1.720      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 1.720      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][4]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.051      ; 1.707      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][5]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.051      ; 1.707      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][0]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.051      ; 1.707      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][1]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.053      ; 1.709      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][3]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.051      ; 1.707      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][2]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.051      ; 1.707      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[3][6]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.053      ; 1.709      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][1]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.056      ; 1.712      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][0]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 1.713      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][6]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 1.713      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][4]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 1.713      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][5]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 1.713      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][3]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.056      ; 1.712      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[0][2]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.056      ; 1.712      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 1.720      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 1.720      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 1.720      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 1.720      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 1.720      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 1.720      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 1.720      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 1.720      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 1.720      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 1.720      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 1.720      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 1.720      ;
; 1.572 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.064      ; 1.720      ;
; 1.573 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][1]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 1.706      ;
; 1.573 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][0]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 1.706      ;
; 1.573 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][6]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 1.706      ;
; 1.573 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][2]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 1.706      ;
; 1.573 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][3]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 1.706      ;
; 1.573 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][5]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 1.706      ;
; 1.573 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; midi_controller:midi_controller_1|reg_note[1][4]                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 1.706      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 1.709      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 1.708      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 1.708      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 1.708      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 1.707      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 1.707      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 1.707      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 1.707      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 1.707      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 1.707      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 1.707      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 1.707      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 1.707      ;
; 1.587 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 1.711      ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                       ;
+---------------------------------------------------------------------------+-----------+-------+-----------+---------+---------------------+
; Clock                                                                     ; Setup     ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------+-----------+-------+-----------+---------+---------------------+
; Worst-case Slack                                                          ; -10.485   ; 0.181 ; -3.131    ; 1.057   ; -3.000              ;
;  CLOCK_50                                                                 ; -1.366    ; 0.188 ; N/A       ; N/A     ; -3.000              ;
;  infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -10.485   ; 0.181 ; -3.131    ; 1.057   ; -1.285              ;
; Design-wide TNS                                                           ; -2271.422 ; 0.0   ; -1204.656 ; 0.0     ; -622.37             ;
;  CLOCK_50                                                                 ; -1.366    ; 0.000 ; N/A       ; N/A     ; -5.704              ;
;  infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -2270.056 ; 0.000 ; -1204.656 ; 0.000   ; -616.800            ;
+---------------------------------------------------------------------------+-----------+-------+-----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY_0                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY_1                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_26                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                 ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                 ; CLOCK_50                                                                 ; 2        ; 0        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; 1        ; 1        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 121507   ; 5667336  ; 58170    ; 1900     ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                  ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                 ; CLOCK_50                                                                 ; 2        ; 0        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; 1        ; 1        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 121507   ; 5667336  ; 58170    ; 1900     ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                              ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 265      ; 0        ; 190      ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                               ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 265      ; 0        ; 190      ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 13    ; 13   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                     ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------+-------------+
; Target                                                                   ; Clock                                                                    ; Type ; Status      ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------+-------------+
; CLOCK_50                                                                 ; CLOCK_50                                                                 ; Base ; Constrained ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; Base ; Constrained ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_26    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY_0      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY_1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_26    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY_0      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY_1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jun 13 23:10:54 2019
Info: Command: quartus_sta Milestone4 -c Milestone4
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Milestone4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.485           -2270.056 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):    -1.366              -1.366 CLOCK_50 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):     0.407               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -3.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.131           -1204.656 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case removal slack is 2.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.136               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 CLOCK_50 
    Info (332119):    -1.285            -616.800 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.397
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.397           -2043.615 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):    -1.193              -1.193 CLOCK_50 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):     0.365               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -2.797
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.797           -1057.062 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case removal slack is 1.932
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.932               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 CLOCK_50 
    Info (332119):    -1.285            -616.800 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.040
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.040            -945.016 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):    -0.586              -0.586 CLOCK_50 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):     0.188               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.379
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.379            -464.880 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case removal slack is 1.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.057               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.704 CLOCK_50 
    Info (332119):    -1.000            -480.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4898 megabytes
    Info: Processing ended: Thu Jun 13 23:11:02 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:05


