stat,raw_value,agg_value
POWER_LLC_LINEFILL_BUF_R,1541,1541
POWER_LLC_LINEFILL_BUF_W,1539,1539
POWER_LLC_LINEFILL_BUF_R_TAG,1541,1541
POWER_LLC_WB_BUF_R,0,0
POWER_LLC_WB_BUF_W,0,0
POWER_LLC_WB_BUF_R_TAG,0,0
POWER_LLC_R,30230,30230
POWER_LLC_W,1027,1027
POWER_LLC_R_TAG,31769,31769
POWER_MC_R,35179,35179
POWER_MC_W,1539,1539
POWER_BLOCK_STATES_R_CORE_0,22009,22009
POWER_BLOCK_STATES_W_CORE_0,22009,22009
POWER_FETCH_QUEUE_R_CORE_0,17864,17864
POWER_FETCH_QUEUE_W_CORE_0,17864,17864
POWER_INST_QUEUE_R_CORE_0,29225,29225
POWER_INST_QUEUE_W_CORE_0,17864,17864
POWER_BR_PRED_R_CORE_0,136,136
POWER_BR_PRED_W_CORE_0,136,136
POWER_RAS_R_CORE_0,512,512
POWER_RAS_W_CORE_0,0,0
POWER_ICACHE_R_CORE_0,17864,17864
POWER_ICACHE_W_CORE_0,3,3
POWER_ICACHE_R_TAG_CORE_0,17950,17950
POWER_ICACHE_MISS_BUF_R_CORE_0,3,3
POWER_ICACHE_MISS_BUF_W_CORE_0,172,172
POWER_ICACHE_MISS_BUF_R_TAG_CORE_0,86,86
POWER_ICACHE_MISS_BUF_W_TAG_CORE_0,0,0
POWER_ICACHE_TOT_ACC_CORE_0,0,0
POWER_ICACHE_CONF_CORE_0,0,0
POWER_INST_DECODER_R_CORE_0,17864,17864
POWER_INST_DECODER_W_CORE_0,0,0
POWER_MICRO_OP_SEQ_R_CORE_0,0,0
POWER_MICRO_OP_SEQ_W_CORE_0,0,0
POWER_OPERAND_DECODER_R_CORE_0,17864,17864
POWER_OPERAND_DECODER_W_CORE_0,0,0
POWER_UOP_QUEUE_R_CORE_0,29225,29225
POWER_UOP_QUEUE_W_CORE_0,17864,17864
POWER_REG_RENAMING_TABLE_R_CORE_0,0,0
POWER_REG_RENAMING_TABLE_W_CORE_0,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_0,17864,17864
POWER_FREELIST_R_CORE_0,0,0
POWER_FREELIST_W_CORE_0,0,0
POWER_RESERVATION_STATION_R_CORE_0,30894,30894
POWER_RESERVATION_STATION_W_CORE_0,17864,17864
POWER_RESERVATION_STATION_R_TAG_CORE_0,17864,17864
POWER_RESERVATION_STATION_W_TAG_CORE_0,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_0,17864,17864
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_0,17864,17864
POWER_PAYLOAD_RAM_R_CORE_0,17864,17864
POWER_PAYLOAD_RAM_W_CORE_0,17864,17864
POWER_EX_ALU_R_CORE_0,13832,13832
POWER_EX_FPU_R_CORE_0,0,0
POWER_EX_MUL_R_CORE_0,0,0
POWER_EX_SFU_R_CORE_0,0,0
POWER_REORDER_BUF_R_CORE_0,0,0
POWER_REORDER_BUF_W_CORE_0,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_0,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_0,17864,17864
POWER_FP_RENAME_R_CORE_0,0,0
POWER_FP_RENAME_W_CORE_0,0,0
POWER_LOAD_QUEUE_R_CORE_0,0,0
POWER_LOAD_QUEUE_W_CORE_0,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_0,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_0,0,0
POWER_STORE_QUEUE_R_CORE_0,0,0
POWER_STORE_QUEUE_W_CORE_0,0,0
POWER_STORE_QUEUE_R_TAG_CORE_0,0,0
POWER_STORE_QUEUE_W_TAG_CORE_0,0,0
POWER_DATA_TLB_R_CORE_0,0,0
POWER_DATA_TLB_W_CORE_0,0,0
POWER_DATA_TLB_R_TAG_CORE_0,0,0
POWER_DATA_TLB_W_TAG_CORE_0,0,0
POWER_INT_REGFILE_R_CORE_0,31696,31696
POWER_INT_REGFILE_W_CORE_0,17864,17864
POWER_FP_REGFILE_R_CORE_0,0,0
POWER_FP_REGFILE_W_CORE_0,0,0
POWER_GP_REGISTER_R_CORE_0,31696,31696
POWER_GP_REGISTER_W_CORE_0,17864,17864
POWER_FP_REGISTER_R_CORE_0,0,0
POWER_FP_REGISTER_W_CORE_0,0,0
POWER_SEGMENT_REGISTER_R_CORE_0,4032,4032
POWER_SEGMENT_REGISTER_W_CORE_0,4032,4032
POWER_CONTROL_REGISTER_R_CORE_0,0,0
POWER_CONTROL_REGISTER_W_CORE_0,0,0
POWER_FLAG_REGISTER_R_CORE_0,0,0
POWER_FLAG_REGISTER_W_CORE_0,0,0
POWER_EXEC_BYPASS_CORE_0,17864,17864
POWER_LOAD_BYPASS_CORE_0,5943,5943
POWER_PIPELINE_CORE_0,17864,17864
POWER_DCACHE_MISS_BUF_R_CORE_0,5940,5940
POWER_DCACHE_MISS_BUF_R_TAG_CORE_0,2032,2032
POWER_DCACHE_MISS_BUF_W_CORE_0,2032,2032
POWER_DCACHE_MISS_BUF_W_TAG_CORE_0,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_0,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_0,1981,1981
POWER_DCACHE_LINEFILL_BUF_W_CORE_0,1981,1981
POWER_L2CACHE_LINEFILL_BUF_W_CORE_0,1981,1981
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_0,1981,1981
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_0,1981,1981
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_0,1981,1981
POWER_DCACHE_WB_BUF_R_CORE_0,0,0
POWER_L2CACHE_WB_BUF_R_CORE_0,0,0
POWER_DCACHE_WB_BUF_W_CORE_0,0,0
POWER_L2CACHE_WB_BUF_W_CORE_0,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_0,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_0,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_0,0,0
POWER_DCACHE_R_CORE_0,912,912
POWER_L2CACHE_R_CORE_0,0,0
POWER_DCACHE_W_CORE_0,112,112
POWER_L2CACHE_W_CORE_0,0,0
POWER_DCACHE_R_TAG_CORE_0,2944,2944
POWER_L2CACHE_R_TAG_CORE_0,0,0
POWER_CONST_CACHE_R_CORE_0,0,0
POWER_CONST_CACHE_W_CORE_0,0,0
POWER_CONST_CACHE_R_TAG_CORE_0,0,0
POWER_CONST_CACHE_W_TAG_CORE_0,0,0
POWER_TEXTURE_CACHE_R_CORE_0,0,0
POWER_TEXTURE_CACHE_W_CORE_0,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_0,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_0,0,0
POWER_SHARED_MEM_R_CORE_0,3008,3008
POWER_SHARED_MEM_W_CORE_0,0,0
POWER_SHARED_MEM_R_TAG_CORE_0,3008,3008
POWER_SHARED_MEM_W_TAG_CORE_0,0,0
POWER_BLOCK_STATES_R_CORE_1,22095,22095
POWER_BLOCK_STATES_W_CORE_1,22095,22095
POWER_FETCH_QUEUE_R_CORE_1,17864,17864
POWER_FETCH_QUEUE_W_CORE_1,17864,17864
POWER_INST_QUEUE_R_CORE_1,29250,29250
POWER_INST_QUEUE_W_CORE_1,17864,17864
POWER_BR_PRED_R_CORE_1,136,136
POWER_BR_PRED_W_CORE_1,136,136
POWER_RAS_R_CORE_1,512,512
POWER_RAS_W_CORE_1,0,0
POWER_ICACHE_R_CORE_1,17864,17864
POWER_ICACHE_W_CORE_1,3,3
POWER_ICACHE_R_TAG_CORE_1,17950,17950
POWER_ICACHE_MISS_BUF_R_CORE_1,3,3
POWER_ICACHE_MISS_BUF_W_CORE_1,172,172
POWER_ICACHE_MISS_BUF_R_TAG_CORE_1,86,86
POWER_ICACHE_MISS_BUF_W_TAG_CORE_1,0,0
POWER_ICACHE_TOT_ACC_CORE_1,0,0
POWER_ICACHE_CONF_CORE_1,0,0
POWER_INST_DECODER_R_CORE_1,17864,17864
POWER_INST_DECODER_W_CORE_1,0,0
POWER_MICRO_OP_SEQ_R_CORE_1,0,0
POWER_MICRO_OP_SEQ_W_CORE_1,0,0
POWER_OPERAND_DECODER_R_CORE_1,17864,17864
POWER_OPERAND_DECODER_W_CORE_1,0,0
POWER_UOP_QUEUE_R_CORE_1,29250,29250
POWER_UOP_QUEUE_W_CORE_1,17864,17864
POWER_REG_RENAMING_TABLE_R_CORE_1,0,0
POWER_REG_RENAMING_TABLE_W_CORE_1,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_1,17864,17864
POWER_FREELIST_R_CORE_1,0,0
POWER_FREELIST_W_CORE_1,0,0
POWER_RESERVATION_STATION_R_CORE_1,30799,30799
POWER_RESERVATION_STATION_W_CORE_1,17864,17864
POWER_RESERVATION_STATION_R_TAG_CORE_1,17864,17864
POWER_RESERVATION_STATION_W_TAG_CORE_1,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_1,17864,17864
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_1,17864,17864
POWER_PAYLOAD_RAM_R_CORE_1,17864,17864
POWER_PAYLOAD_RAM_W_CORE_1,17864,17864
POWER_EX_ALU_R_CORE_1,13832,13832
POWER_EX_FPU_R_CORE_1,0,0
POWER_EX_MUL_R_CORE_1,0,0
POWER_EX_SFU_R_CORE_1,0,0
POWER_REORDER_BUF_R_CORE_1,0,0
POWER_REORDER_BUF_W_CORE_1,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_1,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_1,17864,17864
POWER_FP_RENAME_R_CORE_1,0,0
POWER_FP_RENAME_W_CORE_1,0,0
POWER_LOAD_QUEUE_R_CORE_1,0,0
POWER_LOAD_QUEUE_W_CORE_1,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_1,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_1,0,0
POWER_STORE_QUEUE_R_CORE_1,0,0
POWER_STORE_QUEUE_W_CORE_1,0,0
POWER_STORE_QUEUE_R_TAG_CORE_1,0,0
POWER_STORE_QUEUE_W_TAG_CORE_1,0,0
POWER_DATA_TLB_R_CORE_1,0,0
POWER_DATA_TLB_W_CORE_1,0,0
POWER_DATA_TLB_R_TAG_CORE_1,0,0
POWER_DATA_TLB_W_TAG_CORE_1,0,0
POWER_INT_REGFILE_R_CORE_1,31696,31696
POWER_INT_REGFILE_W_CORE_1,17864,17864
POWER_FP_REGFILE_R_CORE_1,0,0
POWER_FP_REGFILE_W_CORE_1,0,0
POWER_GP_REGISTER_R_CORE_1,31696,31696
POWER_GP_REGISTER_W_CORE_1,17864,17864
POWER_FP_REGISTER_R_CORE_1,0,0
POWER_FP_REGISTER_W_CORE_1,0,0
POWER_SEGMENT_REGISTER_R_CORE_1,4032,4032
POWER_SEGMENT_REGISTER_W_CORE_1,4032,4032
POWER_CONTROL_REGISTER_R_CORE_1,0,0
POWER_CONTROL_REGISTER_W_CORE_1,0,0
POWER_FLAG_REGISTER_R_CORE_1,0,0
POWER_FLAG_REGISTER_W_CORE_1,0,0
POWER_EXEC_BYPASS_CORE_1,17864,17864
POWER_LOAD_BYPASS_CORE_1,5853,5853
POWER_PIPELINE_CORE_1,17864,17864
POWER_DCACHE_MISS_BUF_R_CORE_1,5850,5850
POWER_DCACHE_MISS_BUF_R_TAG_CORE_1,2048,2048
POWER_DCACHE_MISS_BUF_W_CORE_1,2048,2048
POWER_DCACHE_MISS_BUF_W_TAG_CORE_1,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_1,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_1,1951,1951
POWER_DCACHE_LINEFILL_BUF_W_CORE_1,1951,1951
POWER_L2CACHE_LINEFILL_BUF_W_CORE_1,1951,1951
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_1,1951,1951
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_1,1951,1951
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_1,1951,1951
POWER_DCACHE_WB_BUF_R_CORE_1,0,0
POWER_L2CACHE_WB_BUF_R_CORE_1,0,0
POWER_DCACHE_WB_BUF_W_CORE_1,0,0
POWER_L2CACHE_WB_BUF_W_CORE_1,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_1,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_1,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_1,0,0
POWER_DCACHE_R_CORE_1,896,896
POWER_L2CACHE_R_CORE_1,0,0
POWER_DCACHE_W_CORE_1,128,128
POWER_L2CACHE_W_CORE_1,0,0
POWER_DCACHE_R_TAG_CORE_1,2944,2944
POWER_L2CACHE_R_TAG_CORE_1,0,0
POWER_CONST_CACHE_R_CORE_1,0,0
POWER_CONST_CACHE_W_CORE_1,0,0
POWER_CONST_CACHE_R_TAG_CORE_1,0,0
POWER_CONST_CACHE_W_TAG_CORE_1,0,0
POWER_TEXTURE_CACHE_R_CORE_1,0,0
POWER_TEXTURE_CACHE_W_CORE_1,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_1,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_1,0,0
POWER_SHARED_MEM_R_CORE_1,3008,3008
POWER_SHARED_MEM_W_CORE_1,0,0
POWER_SHARED_MEM_R_TAG_CORE_1,3008,3008
POWER_SHARED_MEM_W_TAG_CORE_1,0,0
POWER_BLOCK_STATES_R_CORE_2,22057,22057
POWER_BLOCK_STATES_W_CORE_2,22057,22057
POWER_FETCH_QUEUE_R_CORE_2,17864,17864
POWER_FETCH_QUEUE_W_CORE_2,17864,17864
POWER_INST_QUEUE_R_CORE_2,29392,29392
POWER_INST_QUEUE_W_CORE_2,17864,17864
POWER_BR_PRED_R_CORE_2,136,136
POWER_BR_PRED_W_CORE_2,136,136
POWER_RAS_R_CORE_2,512,512
POWER_RAS_W_CORE_2,0,0
POWER_ICACHE_R_CORE_2,17864,17864
POWER_ICACHE_W_CORE_2,3,3
POWER_ICACHE_R_TAG_CORE_2,17950,17950
POWER_ICACHE_MISS_BUF_R_CORE_2,0,0
POWER_ICACHE_MISS_BUF_W_CORE_2,172,172
POWER_ICACHE_MISS_BUF_R_TAG_CORE_2,86,86
POWER_ICACHE_MISS_BUF_W_TAG_CORE_2,0,0
POWER_ICACHE_TOT_ACC_CORE_2,0,0
POWER_ICACHE_CONF_CORE_2,0,0
POWER_INST_DECODER_R_CORE_2,17864,17864
POWER_INST_DECODER_W_CORE_2,0,0
POWER_MICRO_OP_SEQ_R_CORE_2,0,0
POWER_MICRO_OP_SEQ_W_CORE_2,0,0
POWER_OPERAND_DECODER_R_CORE_2,17864,17864
POWER_OPERAND_DECODER_W_CORE_2,0,0
POWER_UOP_QUEUE_R_CORE_2,29392,29392
POWER_UOP_QUEUE_W_CORE_2,17864,17864
POWER_REG_RENAMING_TABLE_R_CORE_2,0,0
POWER_REG_RENAMING_TABLE_W_CORE_2,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_2,17864,17864
POWER_FREELIST_R_CORE_2,0,0
POWER_FREELIST_W_CORE_2,0,0
POWER_RESERVATION_STATION_R_CORE_2,30707,30707
POWER_RESERVATION_STATION_W_CORE_2,17864,17864
POWER_RESERVATION_STATION_R_TAG_CORE_2,17864,17864
POWER_RESERVATION_STATION_W_TAG_CORE_2,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_2,17864,17864
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_2,17864,17864
POWER_PAYLOAD_RAM_R_CORE_2,17864,17864
POWER_PAYLOAD_RAM_W_CORE_2,17864,17864
POWER_EX_ALU_R_CORE_2,13832,13832
POWER_EX_FPU_R_CORE_2,0,0
POWER_EX_MUL_R_CORE_2,0,0
POWER_EX_SFU_R_CORE_2,0,0
POWER_REORDER_BUF_R_CORE_2,0,0
POWER_REORDER_BUF_W_CORE_2,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_2,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_2,17864,17864
POWER_FP_RENAME_R_CORE_2,0,0
POWER_FP_RENAME_W_CORE_2,0,0
POWER_LOAD_QUEUE_R_CORE_2,0,0
POWER_LOAD_QUEUE_W_CORE_2,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_2,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_2,0,0
POWER_STORE_QUEUE_R_CORE_2,0,0
POWER_STORE_QUEUE_W_CORE_2,0,0
POWER_STORE_QUEUE_R_TAG_CORE_2,0,0
POWER_STORE_QUEUE_W_TAG_CORE_2,0,0
POWER_DATA_TLB_R_CORE_2,0,0
POWER_DATA_TLB_W_CORE_2,0,0
POWER_DATA_TLB_R_TAG_CORE_2,0,0
POWER_DATA_TLB_W_TAG_CORE_2,0,0
POWER_INT_REGFILE_R_CORE_2,31696,31696
POWER_INT_REGFILE_W_CORE_2,17864,17864
POWER_FP_REGFILE_R_CORE_2,0,0
POWER_FP_REGFILE_W_CORE_2,0,0
POWER_GP_REGISTER_R_CORE_2,31696,31696
POWER_GP_REGISTER_W_CORE_2,17864,17864
POWER_FP_REGISTER_R_CORE_2,0,0
POWER_FP_REGISTER_W_CORE_2,0,0
POWER_SEGMENT_REGISTER_R_CORE_2,4032,4032
POWER_SEGMENT_REGISTER_W_CORE_2,4032,4032
POWER_CONTROL_REGISTER_R_CORE_2,0,0
POWER_CONTROL_REGISTER_W_CORE_2,0,0
POWER_FLAG_REGISTER_R_CORE_2,0,0
POWER_FLAG_REGISTER_W_CORE_2,0,0
POWER_EXEC_BYPASS_CORE_2,17864,17864
POWER_LOAD_BYPASS_CORE_2,5940,5940
POWER_PIPELINE_CORE_2,17864,17864
POWER_DCACHE_MISS_BUF_R_CORE_2,5940,5940
POWER_DCACHE_MISS_BUF_R_TAG_CORE_2,2032,2032
POWER_DCACHE_MISS_BUF_W_CORE_2,2032,2032
POWER_DCACHE_MISS_BUF_W_TAG_CORE_2,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_2,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_2,1980,1980
POWER_DCACHE_LINEFILL_BUF_W_CORE_2,1980,1980
POWER_L2CACHE_LINEFILL_BUF_W_CORE_2,1980,1980
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_2,1980,1980
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_2,1980,1980
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_2,1980,1980
POWER_DCACHE_WB_BUF_R_CORE_2,0,0
POWER_L2CACHE_WB_BUF_R_CORE_2,0,0
POWER_DCACHE_WB_BUF_W_CORE_2,0,0
POWER_L2CACHE_WB_BUF_W_CORE_2,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_2,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_2,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_2,0,0
POWER_DCACHE_R_CORE_2,912,912
POWER_L2CACHE_R_CORE_2,0,0
POWER_DCACHE_W_CORE_2,112,112
POWER_L2CACHE_W_CORE_2,0,0
POWER_DCACHE_R_TAG_CORE_2,2944,2944
POWER_L2CACHE_R_TAG_CORE_2,0,0
POWER_CONST_CACHE_R_CORE_2,0,0
POWER_CONST_CACHE_W_CORE_2,0,0
POWER_CONST_CACHE_R_TAG_CORE_2,0,0
POWER_CONST_CACHE_W_TAG_CORE_2,0,0
POWER_TEXTURE_CACHE_R_CORE_2,0,0
POWER_TEXTURE_CACHE_W_CORE_2,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_2,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_2,0,0
POWER_SHARED_MEM_R_CORE_2,3008,3008
POWER_SHARED_MEM_W_CORE_2,0,0
POWER_SHARED_MEM_R_TAG_CORE_2,3008,3008
POWER_SHARED_MEM_W_TAG_CORE_2,0,0
POWER_BLOCK_STATES_R_CORE_3,22009,22009
POWER_BLOCK_STATES_W_CORE_3,22009,22009
POWER_FETCH_QUEUE_R_CORE_3,17864,17864
POWER_FETCH_QUEUE_W_CORE_3,17864,17864
POWER_INST_QUEUE_R_CORE_3,29442,29442
POWER_INST_QUEUE_W_CORE_3,17864,17864
POWER_BR_PRED_R_CORE_3,136,136
POWER_BR_PRED_W_CORE_3,136,136
POWER_RAS_R_CORE_3,512,512
POWER_RAS_W_CORE_3,0,0
POWER_ICACHE_R_CORE_3,17864,17864
POWER_ICACHE_W_CORE_3,3,3
POWER_ICACHE_R_TAG_CORE_3,17950,17950
POWER_ICACHE_MISS_BUF_R_CORE_3,3,3
POWER_ICACHE_MISS_BUF_W_CORE_3,172,172
POWER_ICACHE_MISS_BUF_R_TAG_CORE_3,86,86
POWER_ICACHE_MISS_BUF_W_TAG_CORE_3,0,0
POWER_ICACHE_TOT_ACC_CORE_3,0,0
POWER_ICACHE_CONF_CORE_3,0,0
POWER_INST_DECODER_R_CORE_3,17864,17864
POWER_INST_DECODER_W_CORE_3,0,0
POWER_MICRO_OP_SEQ_R_CORE_3,0,0
POWER_MICRO_OP_SEQ_W_CORE_3,0,0
POWER_OPERAND_DECODER_R_CORE_3,17864,17864
POWER_OPERAND_DECODER_W_CORE_3,0,0
POWER_UOP_QUEUE_R_CORE_3,29442,29442
POWER_UOP_QUEUE_W_CORE_3,17864,17864
POWER_REG_RENAMING_TABLE_R_CORE_3,0,0
POWER_REG_RENAMING_TABLE_W_CORE_3,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_3,17864,17864
POWER_FREELIST_R_CORE_3,0,0
POWER_FREELIST_W_CORE_3,0,0
POWER_RESERVATION_STATION_R_CORE_3,30758,30758
POWER_RESERVATION_STATION_W_CORE_3,17864,17864
POWER_RESERVATION_STATION_R_TAG_CORE_3,17864,17864
POWER_RESERVATION_STATION_W_TAG_CORE_3,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_3,17864,17864
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_3,17864,17864
POWER_PAYLOAD_RAM_R_CORE_3,17864,17864
POWER_PAYLOAD_RAM_W_CORE_3,17864,17864
POWER_EX_ALU_R_CORE_3,13832,13832
POWER_EX_FPU_R_CORE_3,0,0
POWER_EX_MUL_R_CORE_3,0,0
POWER_EX_SFU_R_CORE_3,0,0
POWER_REORDER_BUF_R_CORE_3,0,0
POWER_REORDER_BUF_W_CORE_3,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_3,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_3,17864,17864
POWER_FP_RENAME_R_CORE_3,0,0
POWER_FP_RENAME_W_CORE_3,0,0
POWER_LOAD_QUEUE_R_CORE_3,0,0
POWER_LOAD_QUEUE_W_CORE_3,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_3,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_3,0,0
POWER_STORE_QUEUE_R_CORE_3,0,0
POWER_STORE_QUEUE_W_CORE_3,0,0
POWER_STORE_QUEUE_R_TAG_CORE_3,0,0
POWER_STORE_QUEUE_W_TAG_CORE_3,0,0
POWER_DATA_TLB_R_CORE_3,0,0
POWER_DATA_TLB_W_CORE_3,0,0
POWER_DATA_TLB_R_TAG_CORE_3,0,0
POWER_DATA_TLB_W_TAG_CORE_3,0,0
POWER_INT_REGFILE_R_CORE_3,31696,31696
POWER_INT_REGFILE_W_CORE_3,17864,17864
POWER_FP_REGFILE_R_CORE_3,0,0
POWER_FP_REGFILE_W_CORE_3,0,0
POWER_GP_REGISTER_R_CORE_3,31696,31696
POWER_GP_REGISTER_W_CORE_3,17864,17864
POWER_FP_REGISTER_R_CORE_3,0,0
POWER_FP_REGISTER_W_CORE_3,0,0
POWER_SEGMENT_REGISTER_R_CORE_3,4032,4032
POWER_SEGMENT_REGISTER_W_CORE_3,4032,4032
POWER_CONTROL_REGISTER_R_CORE_3,0,0
POWER_CONTROL_REGISTER_W_CORE_3,0,0
POWER_FLAG_REGISTER_R_CORE_3,0,0
POWER_FLAG_REGISTER_W_CORE_3,0,0
POWER_EXEC_BYPASS_CORE_3,17864,17864
POWER_LOAD_BYPASS_CORE_3,5805,5805
POWER_PIPELINE_CORE_3,17864,17864
POWER_DCACHE_MISS_BUF_R_CORE_3,5802,5802
POWER_DCACHE_MISS_BUF_R_TAG_CORE_3,2032,2032
POWER_DCACHE_MISS_BUF_W_CORE_3,2032,2032
POWER_DCACHE_MISS_BUF_W_TAG_CORE_3,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_3,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_3,1935,1935
POWER_DCACHE_LINEFILL_BUF_W_CORE_3,1935,1935
POWER_L2CACHE_LINEFILL_BUF_W_CORE_3,1935,1935
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_3,1935,1935
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_3,1935,1935
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_3,1935,1935
POWER_DCACHE_WB_BUF_R_CORE_3,0,0
POWER_L2CACHE_WB_BUF_R_CORE_3,0,0
POWER_DCACHE_WB_BUF_W_CORE_3,0,0
POWER_L2CACHE_WB_BUF_W_CORE_3,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_3,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_3,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_3,0,0
POWER_DCACHE_R_CORE_3,912,912
POWER_L2CACHE_R_CORE_3,0,0
POWER_DCACHE_W_CORE_3,112,112
POWER_L2CACHE_W_CORE_3,0,0
POWER_DCACHE_R_TAG_CORE_3,2944,2944
POWER_L2CACHE_R_TAG_CORE_3,0,0
POWER_CONST_CACHE_R_CORE_3,0,0
POWER_CONST_CACHE_W_CORE_3,0,0
POWER_CONST_CACHE_R_TAG_CORE_3,0,0
POWER_CONST_CACHE_W_TAG_CORE_3,0,0
POWER_TEXTURE_CACHE_R_CORE_3,0,0
POWER_TEXTURE_CACHE_W_CORE_3,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_3,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_3,0,0
POWER_SHARED_MEM_R_CORE_3,3008,3008
POWER_SHARED_MEM_W_CORE_3,0,0
POWER_SHARED_MEM_R_TAG_CORE_3,3008,3008
POWER_SHARED_MEM_W_TAG_CORE_3,0,0
POWER_BLOCK_STATES_R_CORE_4,16669,16669
POWER_BLOCK_STATES_W_CORE_4,16669,16669
POWER_FETCH_QUEUE_R_CORE_4,13398,13398
POWER_FETCH_QUEUE_W_CORE_4,13398,13398
POWER_INST_QUEUE_R_CORE_4,20657,20657
POWER_INST_QUEUE_W_CORE_4,13398,13398
POWER_BR_PRED_R_CORE_4,102,102
POWER_BR_PRED_W_CORE_4,102,102
POWER_RAS_R_CORE_4,384,384
POWER_RAS_W_CORE_4,0,0
POWER_ICACHE_R_CORE_4,13398,13398
POWER_ICACHE_W_CORE_4,3,3
POWER_ICACHE_R_TAG_CORE_4,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_4,0,0
POWER_ICACHE_MISS_BUF_W_CORE_4,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_4,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_4,0,0
POWER_ICACHE_TOT_ACC_CORE_4,0,0
POWER_ICACHE_CONF_CORE_4,0,0
POWER_INST_DECODER_R_CORE_4,13398,13398
POWER_INST_DECODER_W_CORE_4,0,0
POWER_MICRO_OP_SEQ_R_CORE_4,0,0
POWER_MICRO_OP_SEQ_W_CORE_4,0,0
POWER_OPERAND_DECODER_R_CORE_4,13398,13398
POWER_OPERAND_DECODER_W_CORE_4,0,0
POWER_UOP_QUEUE_R_CORE_4,20657,20657
POWER_UOP_QUEUE_W_CORE_4,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_4,0,0
POWER_REG_RENAMING_TABLE_W_CORE_4,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_4,13398,13398
POWER_FREELIST_R_CORE_4,0,0
POWER_FREELIST_W_CORE_4,0,0
POWER_RESERVATION_STATION_R_CORE_4,20826,20826
POWER_RESERVATION_STATION_W_CORE_4,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_4,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_4,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_4,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_4,13398,13398
POWER_PAYLOAD_RAM_R_CORE_4,13398,13398
POWER_PAYLOAD_RAM_W_CORE_4,13398,13398
POWER_EX_ALU_R_CORE_4,10374,10374
POWER_EX_FPU_R_CORE_4,0,0
POWER_EX_MUL_R_CORE_4,0,0
POWER_EX_SFU_R_CORE_4,0,0
POWER_REORDER_BUF_R_CORE_4,0,0
POWER_REORDER_BUF_W_CORE_4,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_4,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_4,13398,13398
POWER_FP_RENAME_R_CORE_4,0,0
POWER_FP_RENAME_W_CORE_4,0,0
POWER_LOAD_QUEUE_R_CORE_4,0,0
POWER_LOAD_QUEUE_W_CORE_4,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_4,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_4,0,0
POWER_STORE_QUEUE_R_CORE_4,0,0
POWER_STORE_QUEUE_W_CORE_4,0,0
POWER_STORE_QUEUE_R_TAG_CORE_4,0,0
POWER_STORE_QUEUE_W_TAG_CORE_4,0,0
POWER_DATA_TLB_R_CORE_4,0,0
POWER_DATA_TLB_W_CORE_4,0,0
POWER_DATA_TLB_R_TAG_CORE_4,0,0
POWER_DATA_TLB_W_TAG_CORE_4,0,0
POWER_INT_REGFILE_R_CORE_4,23772,23772
POWER_INT_REGFILE_W_CORE_4,13398,13398
POWER_FP_REGFILE_R_CORE_4,0,0
POWER_FP_REGFILE_W_CORE_4,0,0
POWER_GP_REGISTER_R_CORE_4,23772,23772
POWER_GP_REGISTER_W_CORE_4,13398,13398
POWER_FP_REGISTER_R_CORE_4,0,0
POWER_FP_REGISTER_W_CORE_4,0,0
POWER_SEGMENT_REGISTER_R_CORE_4,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_4,3024,3024
POWER_CONTROL_REGISTER_R_CORE_4,0,0
POWER_CONTROL_REGISTER_W_CORE_4,0,0
POWER_FLAG_REGISTER_R_CORE_4,0,0
POWER_FLAG_REGISTER_W_CORE_4,0,0
POWER_EXEC_BYPASS_CORE_4,13398,13398
POWER_LOAD_BYPASS_CORE_4,4524,4524
POWER_PIPELINE_CORE_4,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_4,4524,4524
POWER_DCACHE_MISS_BUF_R_TAG_CORE_4,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_4,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_4,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_4,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_4,1508,1508
POWER_DCACHE_LINEFILL_BUF_W_CORE_4,1508,1508
POWER_L2CACHE_LINEFILL_BUF_W_CORE_4,1508,1508
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_4,1508,1508
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_4,1508,1508
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_4,1508,1508
POWER_DCACHE_WB_BUF_R_CORE_4,0,0
POWER_L2CACHE_WB_BUF_R_CORE_4,0,0
POWER_DCACHE_WB_BUF_W_CORE_4,0,0
POWER_L2CACHE_WB_BUF_W_CORE_4,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_4,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_4,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_4,0,0
POWER_DCACHE_R_CORE_4,672,672
POWER_L2CACHE_R_CORE_4,0,0
POWER_DCACHE_W_CORE_4,96,96
POWER_L2CACHE_W_CORE_4,0,0
POWER_DCACHE_R_TAG_CORE_4,2208,2208
POWER_L2CACHE_R_TAG_CORE_4,0,0
POWER_CONST_CACHE_R_CORE_4,0,0
POWER_CONST_CACHE_W_CORE_4,0,0
POWER_CONST_CACHE_R_TAG_CORE_4,0,0
POWER_CONST_CACHE_W_TAG_CORE_4,0,0
POWER_TEXTURE_CACHE_R_CORE_4,0,0
POWER_TEXTURE_CACHE_W_CORE_4,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_4,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_4,0,0
POWER_SHARED_MEM_R_CORE_4,2256,2256
POWER_SHARED_MEM_W_CORE_4,0,0
POWER_SHARED_MEM_R_TAG_CORE_4,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_4,0,0
POWER_BLOCK_STATES_R_CORE_5,16487,16487
POWER_BLOCK_STATES_W_CORE_5,16487,16487
POWER_FETCH_QUEUE_R_CORE_5,13398,13398
POWER_FETCH_QUEUE_W_CORE_5,13398,13398
POWER_INST_QUEUE_R_CORE_5,20584,20584
POWER_INST_QUEUE_W_CORE_5,13398,13398
POWER_BR_PRED_R_CORE_5,102,102
POWER_BR_PRED_W_CORE_5,102,102
POWER_RAS_R_CORE_5,384,384
POWER_RAS_W_CORE_5,0,0
POWER_ICACHE_R_CORE_5,13398,13398
POWER_ICACHE_W_CORE_5,3,3
POWER_ICACHE_R_TAG_CORE_5,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_5,0,0
POWER_ICACHE_MISS_BUF_W_CORE_5,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_5,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_5,0,0
POWER_ICACHE_TOT_ACC_CORE_5,0,0
POWER_ICACHE_CONF_CORE_5,0,0
POWER_INST_DECODER_R_CORE_5,13398,13398
POWER_INST_DECODER_W_CORE_5,0,0
POWER_MICRO_OP_SEQ_R_CORE_5,0,0
POWER_MICRO_OP_SEQ_W_CORE_5,0,0
POWER_OPERAND_DECODER_R_CORE_5,13398,13398
POWER_OPERAND_DECODER_W_CORE_5,0,0
POWER_UOP_QUEUE_R_CORE_5,20584,20584
POWER_UOP_QUEUE_W_CORE_5,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_5,0,0
POWER_REG_RENAMING_TABLE_W_CORE_5,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_5,13398,13398
POWER_FREELIST_R_CORE_5,0,0
POWER_FREELIST_W_CORE_5,0,0
POWER_RESERVATION_STATION_R_CORE_5,20913,20913
POWER_RESERVATION_STATION_W_CORE_5,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_5,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_5,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_5,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_5,13398,13398
POWER_PAYLOAD_RAM_R_CORE_5,13398,13398
POWER_PAYLOAD_RAM_W_CORE_5,13398,13398
POWER_EX_ALU_R_CORE_5,10374,10374
POWER_EX_FPU_R_CORE_5,0,0
POWER_EX_MUL_R_CORE_5,0,0
POWER_EX_SFU_R_CORE_5,0,0
POWER_REORDER_BUF_R_CORE_5,0,0
POWER_REORDER_BUF_W_CORE_5,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_5,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_5,13398,13398
POWER_FP_RENAME_R_CORE_5,0,0
POWER_FP_RENAME_W_CORE_5,0,0
POWER_LOAD_QUEUE_R_CORE_5,0,0
POWER_LOAD_QUEUE_W_CORE_5,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_5,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_5,0,0
POWER_STORE_QUEUE_R_CORE_5,0,0
POWER_STORE_QUEUE_W_CORE_5,0,0
POWER_STORE_QUEUE_R_TAG_CORE_5,0,0
POWER_STORE_QUEUE_W_TAG_CORE_5,0,0
POWER_DATA_TLB_R_CORE_5,0,0
POWER_DATA_TLB_W_CORE_5,0,0
POWER_DATA_TLB_R_TAG_CORE_5,0,0
POWER_DATA_TLB_W_TAG_CORE_5,0,0
POWER_INT_REGFILE_R_CORE_5,23772,23772
POWER_INT_REGFILE_W_CORE_5,13398,13398
POWER_FP_REGFILE_R_CORE_5,0,0
POWER_FP_REGFILE_W_CORE_5,0,0
POWER_GP_REGISTER_R_CORE_5,23772,23772
POWER_GP_REGISTER_W_CORE_5,13398,13398
POWER_FP_REGISTER_R_CORE_5,0,0
POWER_FP_REGISTER_W_CORE_5,0,0
POWER_SEGMENT_REGISTER_R_CORE_5,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_5,3024,3024
POWER_CONTROL_REGISTER_R_CORE_5,0,0
POWER_CONTROL_REGISTER_W_CORE_5,0,0
POWER_FLAG_REGISTER_R_CORE_5,0,0
POWER_FLAG_REGISTER_W_CORE_5,0,0
POWER_EXEC_BYPASS_CORE_5,13398,13398
POWER_LOAD_BYPASS_CORE_5,4428,4428
POWER_PIPELINE_CORE_5,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_5,4428,4428
POWER_DCACHE_MISS_BUF_R_TAG_CORE_5,1520,1520
POWER_DCACHE_MISS_BUF_W_CORE_5,1520,1520
POWER_DCACHE_MISS_BUF_W_TAG_CORE_5,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_5,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_5,1476,1476
POWER_DCACHE_LINEFILL_BUF_W_CORE_5,1476,1476
POWER_L2CACHE_LINEFILL_BUF_W_CORE_5,1476,1476
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_5,1476,1476
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_5,1476,1476
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_5,1476,1476
POWER_DCACHE_WB_BUF_R_CORE_5,0,0
POWER_L2CACHE_WB_BUF_R_CORE_5,0,0
POWER_DCACHE_WB_BUF_W_CORE_5,0,0
POWER_L2CACHE_WB_BUF_W_CORE_5,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_5,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_5,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_5,0,0
POWER_DCACHE_R_CORE_5,688,688
POWER_L2CACHE_R_CORE_5,0,0
POWER_DCACHE_W_CORE_5,80,80
POWER_L2CACHE_W_CORE_5,0,0
POWER_DCACHE_R_TAG_CORE_5,2208,2208
POWER_L2CACHE_R_TAG_CORE_5,0,0
POWER_CONST_CACHE_R_CORE_5,0,0
POWER_CONST_CACHE_W_CORE_5,0,0
POWER_CONST_CACHE_R_TAG_CORE_5,0,0
POWER_CONST_CACHE_W_TAG_CORE_5,0,0
POWER_TEXTURE_CACHE_R_CORE_5,0,0
POWER_TEXTURE_CACHE_W_CORE_5,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_5,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_5,0,0
POWER_SHARED_MEM_R_CORE_5,2256,2256
POWER_SHARED_MEM_W_CORE_5,0,0
POWER_SHARED_MEM_R_TAG_CORE_5,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_5,0,0
POWER_BLOCK_STATES_R_CORE_6,16689,16689
POWER_BLOCK_STATES_W_CORE_6,16689,16689
POWER_FETCH_QUEUE_R_CORE_6,13398,13398
POWER_FETCH_QUEUE_W_CORE_6,13398,13398
POWER_INST_QUEUE_R_CORE_6,20921,20921
POWER_INST_QUEUE_W_CORE_6,13398,13398
POWER_BR_PRED_R_CORE_6,102,102
POWER_BR_PRED_W_CORE_6,102,102
POWER_RAS_R_CORE_6,384,384
POWER_RAS_W_CORE_6,0,0
POWER_ICACHE_R_CORE_6,13398,13398
POWER_ICACHE_W_CORE_6,3,3
POWER_ICACHE_R_TAG_CORE_6,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_6,3,3
POWER_ICACHE_MISS_BUF_W_CORE_6,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_6,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_6,0,0
POWER_ICACHE_TOT_ACC_CORE_6,0,0
POWER_ICACHE_CONF_CORE_6,0,0
POWER_INST_DECODER_R_CORE_6,13398,13398
POWER_INST_DECODER_W_CORE_6,0,0
POWER_MICRO_OP_SEQ_R_CORE_6,0,0
POWER_MICRO_OP_SEQ_W_CORE_6,0,0
POWER_OPERAND_DECODER_R_CORE_6,13398,13398
POWER_OPERAND_DECODER_W_CORE_6,0,0
POWER_UOP_QUEUE_R_CORE_6,20921,20921
POWER_UOP_QUEUE_W_CORE_6,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_6,0,0
POWER_REG_RENAMING_TABLE_W_CORE_6,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_6,13398,13398
POWER_FREELIST_R_CORE_6,0,0
POWER_FREELIST_W_CORE_6,0,0
POWER_RESERVATION_STATION_R_CORE_6,20844,20844
POWER_RESERVATION_STATION_W_CORE_6,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_6,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_6,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_6,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_6,13398,13398
POWER_PAYLOAD_RAM_R_CORE_6,13398,13398
POWER_PAYLOAD_RAM_W_CORE_6,13398,13398
POWER_EX_ALU_R_CORE_6,10374,10374
POWER_EX_FPU_R_CORE_6,0,0
POWER_EX_MUL_R_CORE_6,0,0
POWER_EX_SFU_R_CORE_6,0,0
POWER_REORDER_BUF_R_CORE_6,0,0
POWER_REORDER_BUF_W_CORE_6,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_6,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_6,13398,13398
POWER_FP_RENAME_R_CORE_6,0,0
POWER_FP_RENAME_W_CORE_6,0,0
POWER_LOAD_QUEUE_R_CORE_6,0,0
POWER_LOAD_QUEUE_W_CORE_6,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_6,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_6,0,0
POWER_STORE_QUEUE_R_CORE_6,0,0
POWER_STORE_QUEUE_W_CORE_6,0,0
POWER_STORE_QUEUE_R_TAG_CORE_6,0,0
POWER_STORE_QUEUE_W_TAG_CORE_6,0,0
POWER_DATA_TLB_R_CORE_6,0,0
POWER_DATA_TLB_W_CORE_6,0,0
POWER_DATA_TLB_R_TAG_CORE_6,0,0
POWER_DATA_TLB_W_TAG_CORE_6,0,0
POWER_INT_REGFILE_R_CORE_6,23772,23772
POWER_INT_REGFILE_W_CORE_6,13398,13398
POWER_FP_REGFILE_R_CORE_6,0,0
POWER_FP_REGFILE_W_CORE_6,0,0
POWER_GP_REGISTER_R_CORE_6,23772,23772
POWER_GP_REGISTER_W_CORE_6,13398,13398
POWER_FP_REGISTER_R_CORE_6,0,0
POWER_FP_REGISTER_W_CORE_6,0,0
POWER_SEGMENT_REGISTER_R_CORE_6,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_6,3024,3024
POWER_CONTROL_REGISTER_R_CORE_6,0,0
POWER_CONTROL_REGISTER_W_CORE_6,0,0
POWER_FLAG_REGISTER_R_CORE_6,0,0
POWER_FLAG_REGISTER_W_CORE_6,0,0
POWER_EXEC_BYPASS_CORE_6,13398,13398
POWER_LOAD_BYPASS_CORE_6,4539,4539
POWER_PIPELINE_CORE_6,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_6,4536,4536
POWER_DCACHE_MISS_BUF_R_TAG_CORE_6,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_6,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_6,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_6,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_6,1513,1513
POWER_DCACHE_LINEFILL_BUF_W_CORE_6,1513,1513
POWER_L2CACHE_LINEFILL_BUF_W_CORE_6,1513,1513
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_6,1513,1513
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_6,1513,1513
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_6,1513,1513
POWER_DCACHE_WB_BUF_R_CORE_6,0,0
POWER_L2CACHE_WB_BUF_R_CORE_6,0,0
POWER_DCACHE_WB_BUF_W_CORE_6,0,0
POWER_L2CACHE_WB_BUF_W_CORE_6,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_6,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_6,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_6,0,0
POWER_DCACHE_R_CORE_6,672,672
POWER_L2CACHE_R_CORE_6,0,0
POWER_DCACHE_W_CORE_6,96,96
POWER_L2CACHE_W_CORE_6,0,0
POWER_DCACHE_R_TAG_CORE_6,2208,2208
POWER_L2CACHE_R_TAG_CORE_6,0,0
POWER_CONST_CACHE_R_CORE_6,0,0
POWER_CONST_CACHE_W_CORE_6,0,0
POWER_CONST_CACHE_R_TAG_CORE_6,0,0
POWER_CONST_CACHE_W_TAG_CORE_6,0,0
POWER_TEXTURE_CACHE_R_CORE_6,0,0
POWER_TEXTURE_CACHE_W_CORE_6,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_6,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_6,0,0
POWER_SHARED_MEM_R_CORE_6,2256,2256
POWER_SHARED_MEM_W_CORE_6,0,0
POWER_SHARED_MEM_R_TAG_CORE_6,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_6,0,0
POWER_BLOCK_STATES_R_CORE_7,16621,16621
POWER_BLOCK_STATES_W_CORE_7,16621,16621
POWER_FETCH_QUEUE_R_CORE_7,13398,13398
POWER_FETCH_QUEUE_W_CORE_7,13398,13398
POWER_INST_QUEUE_R_CORE_7,20871,20871
POWER_INST_QUEUE_W_CORE_7,13398,13398
POWER_BR_PRED_R_CORE_7,102,102
POWER_BR_PRED_W_CORE_7,102,102
POWER_RAS_R_CORE_7,384,384
POWER_RAS_W_CORE_7,0,0
POWER_ICACHE_R_CORE_7,13398,13398
POWER_ICACHE_W_CORE_7,3,3
POWER_ICACHE_R_TAG_CORE_7,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_7,3,3
POWER_ICACHE_MISS_BUF_W_CORE_7,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_7,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_7,0,0
POWER_ICACHE_TOT_ACC_CORE_7,0,0
POWER_ICACHE_CONF_CORE_7,0,0
POWER_INST_DECODER_R_CORE_7,13398,13398
POWER_INST_DECODER_W_CORE_7,0,0
POWER_MICRO_OP_SEQ_R_CORE_7,0,0
POWER_MICRO_OP_SEQ_W_CORE_7,0,0
POWER_OPERAND_DECODER_R_CORE_7,13398,13398
POWER_OPERAND_DECODER_W_CORE_7,0,0
POWER_UOP_QUEUE_R_CORE_7,20871,20871
POWER_UOP_QUEUE_W_CORE_7,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_7,0,0
POWER_REG_RENAMING_TABLE_W_CORE_7,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_7,13398,13398
POWER_FREELIST_R_CORE_7,0,0
POWER_FREELIST_W_CORE_7,0,0
POWER_RESERVATION_STATION_R_CORE_7,20824,20824
POWER_RESERVATION_STATION_W_CORE_7,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_7,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_7,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_7,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_7,13398,13398
POWER_PAYLOAD_RAM_R_CORE_7,13398,13398
POWER_PAYLOAD_RAM_W_CORE_7,13398,13398
POWER_EX_ALU_R_CORE_7,10374,10374
POWER_EX_FPU_R_CORE_7,0,0
POWER_EX_MUL_R_CORE_7,0,0
POWER_EX_SFU_R_CORE_7,0,0
POWER_REORDER_BUF_R_CORE_7,0,0
POWER_REORDER_BUF_W_CORE_7,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_7,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_7,13398,13398
POWER_FP_RENAME_R_CORE_7,0,0
POWER_FP_RENAME_W_CORE_7,0,0
POWER_LOAD_QUEUE_R_CORE_7,0,0
POWER_LOAD_QUEUE_W_CORE_7,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_7,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_7,0,0
POWER_STORE_QUEUE_R_CORE_7,0,0
POWER_STORE_QUEUE_W_CORE_7,0,0
POWER_STORE_QUEUE_R_TAG_CORE_7,0,0
POWER_STORE_QUEUE_W_TAG_CORE_7,0,0
POWER_DATA_TLB_R_CORE_7,0,0
POWER_DATA_TLB_W_CORE_7,0,0
POWER_DATA_TLB_R_TAG_CORE_7,0,0
POWER_DATA_TLB_W_TAG_CORE_7,0,0
POWER_INT_REGFILE_R_CORE_7,23772,23772
POWER_INT_REGFILE_W_CORE_7,13398,13398
POWER_FP_REGFILE_R_CORE_7,0,0
POWER_FP_REGFILE_W_CORE_7,0,0
POWER_GP_REGISTER_R_CORE_7,23772,23772
POWER_GP_REGISTER_W_CORE_7,13398,13398
POWER_FP_REGISTER_R_CORE_7,0,0
POWER_FP_REGISTER_W_CORE_7,0,0
POWER_SEGMENT_REGISTER_R_CORE_7,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_7,3024,3024
POWER_CONTROL_REGISTER_R_CORE_7,0,0
POWER_CONTROL_REGISTER_W_CORE_7,0,0
POWER_FLAG_REGISTER_R_CORE_7,0,0
POWER_FLAG_REGISTER_W_CORE_7,0,0
POWER_EXEC_BYPASS_CORE_7,13398,13398
POWER_LOAD_BYPASS_CORE_7,4491,4491
POWER_PIPELINE_CORE_7,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_7,4488,4488
POWER_DCACHE_MISS_BUF_R_TAG_CORE_7,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_7,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_7,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_7,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_7,1497,1497
POWER_DCACHE_LINEFILL_BUF_W_CORE_7,1497,1497
POWER_L2CACHE_LINEFILL_BUF_W_CORE_7,1497,1497
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_7,1497,1497
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_7,1497,1497
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_7,1497,1497
POWER_DCACHE_WB_BUF_R_CORE_7,0,0
POWER_L2CACHE_WB_BUF_R_CORE_7,0,0
POWER_DCACHE_WB_BUF_W_CORE_7,0,0
POWER_L2CACHE_WB_BUF_W_CORE_7,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_7,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_7,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_7,0,0
POWER_DCACHE_R_CORE_7,672,672
POWER_L2CACHE_R_CORE_7,0,0
POWER_DCACHE_W_CORE_7,96,96
POWER_L2CACHE_W_CORE_7,0,0
POWER_DCACHE_R_TAG_CORE_7,2208,2208
POWER_L2CACHE_R_TAG_CORE_7,0,0
POWER_CONST_CACHE_R_CORE_7,0,0
POWER_CONST_CACHE_W_CORE_7,0,0
POWER_CONST_CACHE_R_TAG_CORE_7,0,0
POWER_CONST_CACHE_W_TAG_CORE_7,0,0
POWER_TEXTURE_CACHE_R_CORE_7,0,0
POWER_TEXTURE_CACHE_W_CORE_7,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_7,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_7,0,0
POWER_SHARED_MEM_R_CORE_7,2256,2256
POWER_SHARED_MEM_W_CORE_7,0,0
POWER_SHARED_MEM_R_TAG_CORE_7,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_7,0,0
POWER_BLOCK_STATES_R_CORE_8,16717,16717
POWER_BLOCK_STATES_W_CORE_8,16717,16717
POWER_FETCH_QUEUE_R_CORE_8,13398,13398
POWER_FETCH_QUEUE_W_CORE_8,13398,13398
POWER_INST_QUEUE_R_CORE_8,20865,20865
POWER_INST_QUEUE_W_CORE_8,13398,13398
POWER_BR_PRED_R_CORE_8,102,102
POWER_BR_PRED_W_CORE_8,102,102
POWER_RAS_R_CORE_8,384,384
POWER_RAS_W_CORE_8,0,0
POWER_ICACHE_R_CORE_8,13398,13398
POWER_ICACHE_W_CORE_8,3,3
POWER_ICACHE_R_TAG_CORE_8,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_8,0,0
POWER_ICACHE_MISS_BUF_W_CORE_8,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_8,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_8,0,0
POWER_ICACHE_TOT_ACC_CORE_8,0,0
POWER_ICACHE_CONF_CORE_8,0,0
POWER_INST_DECODER_R_CORE_8,13398,13398
POWER_INST_DECODER_W_CORE_8,0,0
POWER_MICRO_OP_SEQ_R_CORE_8,0,0
POWER_MICRO_OP_SEQ_W_CORE_8,0,0
POWER_OPERAND_DECODER_R_CORE_8,13398,13398
POWER_OPERAND_DECODER_W_CORE_8,0,0
POWER_UOP_QUEUE_R_CORE_8,20865,20865
POWER_UOP_QUEUE_W_CORE_8,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_8,0,0
POWER_REG_RENAMING_TABLE_W_CORE_8,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_8,13398,13398
POWER_FREELIST_R_CORE_8,0,0
POWER_FREELIST_W_CORE_8,0,0
POWER_RESERVATION_STATION_R_CORE_8,20971,20971
POWER_RESERVATION_STATION_W_CORE_8,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_8,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_8,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_8,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_8,13398,13398
POWER_PAYLOAD_RAM_R_CORE_8,13398,13398
POWER_PAYLOAD_RAM_W_CORE_8,13398,13398
POWER_EX_ALU_R_CORE_8,10374,10374
POWER_EX_FPU_R_CORE_8,0,0
POWER_EX_MUL_R_CORE_8,0,0
POWER_EX_SFU_R_CORE_8,0,0
POWER_REORDER_BUF_R_CORE_8,0,0
POWER_REORDER_BUF_W_CORE_8,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_8,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_8,13398,13398
POWER_FP_RENAME_R_CORE_8,0,0
POWER_FP_RENAME_W_CORE_8,0,0
POWER_LOAD_QUEUE_R_CORE_8,0,0
POWER_LOAD_QUEUE_W_CORE_8,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_8,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_8,0,0
POWER_STORE_QUEUE_R_CORE_8,0,0
POWER_STORE_QUEUE_W_CORE_8,0,0
POWER_STORE_QUEUE_R_TAG_CORE_8,0,0
POWER_STORE_QUEUE_W_TAG_CORE_8,0,0
POWER_DATA_TLB_R_CORE_8,0,0
POWER_DATA_TLB_W_CORE_8,0,0
POWER_DATA_TLB_R_TAG_CORE_8,0,0
POWER_DATA_TLB_W_TAG_CORE_8,0,0
POWER_INT_REGFILE_R_CORE_8,23772,23772
POWER_INT_REGFILE_W_CORE_8,13398,13398
POWER_FP_REGFILE_R_CORE_8,0,0
POWER_FP_REGFILE_W_CORE_8,0,0
POWER_GP_REGISTER_R_CORE_8,23772,23772
POWER_GP_REGISTER_W_CORE_8,13398,13398
POWER_FP_REGISTER_R_CORE_8,0,0
POWER_FP_REGISTER_W_CORE_8,0,0
POWER_SEGMENT_REGISTER_R_CORE_8,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_8,3024,3024
POWER_CONTROL_REGISTER_R_CORE_8,0,0
POWER_CONTROL_REGISTER_W_CORE_8,0,0
POWER_FLAG_REGISTER_R_CORE_8,0,0
POWER_FLAG_REGISTER_W_CORE_8,0,0
POWER_EXEC_BYPASS_CORE_8,13398,13398
POWER_LOAD_BYPASS_CORE_8,4584,4584
POWER_PIPELINE_CORE_8,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_8,4584,4584
POWER_DCACHE_MISS_BUF_R_TAG_CORE_8,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_8,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_8,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_8,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_8,1528,1528
POWER_DCACHE_LINEFILL_BUF_W_CORE_8,1528,1528
POWER_L2CACHE_LINEFILL_BUF_W_CORE_8,1528,1528
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_8,1528,1528
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_8,1528,1528
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_8,1528,1528
POWER_DCACHE_WB_BUF_R_CORE_8,0,0
POWER_L2CACHE_WB_BUF_R_CORE_8,0,0
POWER_DCACHE_WB_BUF_W_CORE_8,0,0
POWER_L2CACHE_WB_BUF_W_CORE_8,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_8,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_8,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_8,0,0
POWER_DCACHE_R_CORE_8,672,672
POWER_L2CACHE_R_CORE_8,0,0
POWER_DCACHE_W_CORE_8,96,96
POWER_L2CACHE_W_CORE_8,0,0
POWER_DCACHE_R_TAG_CORE_8,2208,2208
POWER_L2CACHE_R_TAG_CORE_8,0,0
POWER_CONST_CACHE_R_CORE_8,0,0
POWER_CONST_CACHE_W_CORE_8,0,0
POWER_CONST_CACHE_R_TAG_CORE_8,0,0
POWER_CONST_CACHE_W_TAG_CORE_8,0,0
POWER_TEXTURE_CACHE_R_CORE_8,0,0
POWER_TEXTURE_CACHE_W_CORE_8,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_8,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_8,0,0
POWER_SHARED_MEM_R_CORE_8,2256,2256
POWER_SHARED_MEM_W_CORE_8,0,0
POWER_SHARED_MEM_R_TAG_CORE_8,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_8,0,0
POWER_BLOCK_STATES_R_CORE_9,16665,16665
POWER_BLOCK_STATES_W_CORE_9,16665,16665
POWER_FETCH_QUEUE_R_CORE_9,13398,13398
POWER_FETCH_QUEUE_W_CORE_9,13398,13398
POWER_INST_QUEUE_R_CORE_9,20873,20873
POWER_INST_QUEUE_W_CORE_9,13398,13398
POWER_BR_PRED_R_CORE_9,102,102
POWER_BR_PRED_W_CORE_9,102,102
POWER_RAS_R_CORE_9,384,384
POWER_RAS_W_CORE_9,0,0
POWER_ICACHE_R_CORE_9,13398,13398
POWER_ICACHE_W_CORE_9,3,3
POWER_ICACHE_R_TAG_CORE_9,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_9,0,0
POWER_ICACHE_MISS_BUF_W_CORE_9,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_9,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_9,0,0
POWER_ICACHE_TOT_ACC_CORE_9,0,0
POWER_ICACHE_CONF_CORE_9,0,0
POWER_INST_DECODER_R_CORE_9,13398,13398
POWER_INST_DECODER_W_CORE_9,0,0
POWER_MICRO_OP_SEQ_R_CORE_9,0,0
POWER_MICRO_OP_SEQ_W_CORE_9,0,0
POWER_OPERAND_DECODER_R_CORE_9,13398,13398
POWER_OPERAND_DECODER_W_CORE_9,0,0
POWER_UOP_QUEUE_R_CORE_9,20873,20873
POWER_UOP_QUEUE_W_CORE_9,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_9,0,0
POWER_REG_RENAMING_TABLE_W_CORE_9,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_9,13398,13398
POWER_FREELIST_R_CORE_9,0,0
POWER_FREELIST_W_CORE_9,0,0
POWER_RESERVATION_STATION_R_CORE_9,20774,20774
POWER_RESERVATION_STATION_W_CORE_9,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_9,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_9,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_9,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_9,13398,13398
POWER_PAYLOAD_RAM_R_CORE_9,13398,13398
POWER_PAYLOAD_RAM_W_CORE_9,13398,13398
POWER_EX_ALU_R_CORE_9,10374,10374
POWER_EX_FPU_R_CORE_9,0,0
POWER_EX_MUL_R_CORE_9,0,0
POWER_EX_SFU_R_CORE_9,0,0
POWER_REORDER_BUF_R_CORE_9,0,0
POWER_REORDER_BUF_W_CORE_9,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_9,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_9,13398,13398
POWER_FP_RENAME_R_CORE_9,0,0
POWER_FP_RENAME_W_CORE_9,0,0
POWER_LOAD_QUEUE_R_CORE_9,0,0
POWER_LOAD_QUEUE_W_CORE_9,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_9,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_9,0,0
POWER_STORE_QUEUE_R_CORE_9,0,0
POWER_STORE_QUEUE_W_CORE_9,0,0
POWER_STORE_QUEUE_R_TAG_CORE_9,0,0
POWER_STORE_QUEUE_W_TAG_CORE_9,0,0
POWER_DATA_TLB_R_CORE_9,0,0
POWER_DATA_TLB_W_CORE_9,0,0
POWER_DATA_TLB_R_TAG_CORE_9,0,0
POWER_DATA_TLB_W_TAG_CORE_9,0,0
POWER_INT_REGFILE_R_CORE_9,23772,23772
POWER_INT_REGFILE_W_CORE_9,13398,13398
POWER_FP_REGFILE_R_CORE_9,0,0
POWER_FP_REGFILE_W_CORE_9,0,0
POWER_GP_REGISTER_R_CORE_9,23772,23772
POWER_GP_REGISTER_W_CORE_9,13398,13398
POWER_FP_REGISTER_R_CORE_9,0,0
POWER_FP_REGISTER_W_CORE_9,0,0
POWER_SEGMENT_REGISTER_R_CORE_9,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_9,3024,3024
POWER_CONTROL_REGISTER_R_CORE_9,0,0
POWER_CONTROL_REGISTER_W_CORE_9,0,0
POWER_FLAG_REGISTER_R_CORE_9,0,0
POWER_FLAG_REGISTER_W_CORE_9,0,0
POWER_EXEC_BYPASS_CORE_9,13398,13398
POWER_LOAD_BYPASS_CORE_9,4458,4458
POWER_PIPELINE_CORE_9,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_9,4458,4458
POWER_DCACHE_MISS_BUF_R_TAG_CORE_9,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_9,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_9,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_9,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_9,1486,1486
POWER_DCACHE_LINEFILL_BUF_W_CORE_9,1486,1486
POWER_L2CACHE_LINEFILL_BUF_W_CORE_9,1486,1486
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_9,1486,1486
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_9,1486,1486
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_9,1486,1486
POWER_DCACHE_WB_BUF_R_CORE_9,0,0
POWER_L2CACHE_WB_BUF_R_CORE_9,0,0
POWER_DCACHE_WB_BUF_W_CORE_9,0,0
POWER_L2CACHE_WB_BUF_W_CORE_9,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_9,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_9,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_9,0,0
POWER_DCACHE_R_CORE_9,672,672
POWER_L2CACHE_R_CORE_9,0,0
POWER_DCACHE_W_CORE_9,96,96
POWER_L2CACHE_W_CORE_9,0,0
POWER_DCACHE_R_TAG_CORE_9,2208,2208
POWER_L2CACHE_R_TAG_CORE_9,0,0
POWER_CONST_CACHE_R_CORE_9,0,0
POWER_CONST_CACHE_W_CORE_9,0,0
POWER_CONST_CACHE_R_TAG_CORE_9,0,0
POWER_CONST_CACHE_W_TAG_CORE_9,0,0
POWER_TEXTURE_CACHE_R_CORE_9,0,0
POWER_TEXTURE_CACHE_W_CORE_9,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_9,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_9,0,0
POWER_SHARED_MEM_R_CORE_9,2256,2256
POWER_SHARED_MEM_W_CORE_9,0,0
POWER_SHARED_MEM_R_TAG_CORE_9,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_9,0,0
POWER_BLOCK_STATES_R_CORE_10,16717,16717
POWER_BLOCK_STATES_W_CORE_10,16717,16717
POWER_FETCH_QUEUE_R_CORE_10,13398,13398
POWER_FETCH_QUEUE_W_CORE_10,13398,13398
POWER_INST_QUEUE_R_CORE_10,21165,21165
POWER_INST_QUEUE_W_CORE_10,13398,13398
POWER_BR_PRED_R_CORE_10,102,102
POWER_BR_PRED_W_CORE_10,102,102
POWER_RAS_R_CORE_10,384,384
POWER_RAS_W_CORE_10,0,0
POWER_ICACHE_R_CORE_10,13398,13398
POWER_ICACHE_W_CORE_10,3,3
POWER_ICACHE_R_TAG_CORE_10,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_10,0,0
POWER_ICACHE_MISS_BUF_W_CORE_10,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_10,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_10,0,0
POWER_ICACHE_TOT_ACC_CORE_10,0,0
POWER_ICACHE_CONF_CORE_10,0,0
POWER_INST_DECODER_R_CORE_10,13398,13398
POWER_INST_DECODER_W_CORE_10,0,0
POWER_MICRO_OP_SEQ_R_CORE_10,0,0
POWER_MICRO_OP_SEQ_W_CORE_10,0,0
POWER_OPERAND_DECODER_R_CORE_10,13398,13398
POWER_OPERAND_DECODER_W_CORE_10,0,0
POWER_UOP_QUEUE_R_CORE_10,21165,21165
POWER_UOP_QUEUE_W_CORE_10,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_10,0,0
POWER_REG_RENAMING_TABLE_W_CORE_10,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_10,13398,13398
POWER_FREELIST_R_CORE_10,0,0
POWER_FREELIST_W_CORE_10,0,0
POWER_RESERVATION_STATION_R_CORE_10,20987,20987
POWER_RESERVATION_STATION_W_CORE_10,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_10,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_10,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_10,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_10,13398,13398
POWER_PAYLOAD_RAM_R_CORE_10,13398,13398
POWER_PAYLOAD_RAM_W_CORE_10,13398,13398
POWER_EX_ALU_R_CORE_10,10374,10374
POWER_EX_FPU_R_CORE_10,0,0
POWER_EX_MUL_R_CORE_10,0,0
POWER_EX_SFU_R_CORE_10,0,0
POWER_REORDER_BUF_R_CORE_10,0,0
POWER_REORDER_BUF_W_CORE_10,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_10,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_10,13398,13398
POWER_FP_RENAME_R_CORE_10,0,0
POWER_FP_RENAME_W_CORE_10,0,0
POWER_LOAD_QUEUE_R_CORE_10,0,0
POWER_LOAD_QUEUE_W_CORE_10,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_10,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_10,0,0
POWER_STORE_QUEUE_R_CORE_10,0,0
POWER_STORE_QUEUE_W_CORE_10,0,0
POWER_STORE_QUEUE_R_TAG_CORE_10,0,0
POWER_STORE_QUEUE_W_TAG_CORE_10,0,0
POWER_DATA_TLB_R_CORE_10,0,0
POWER_DATA_TLB_W_CORE_10,0,0
POWER_DATA_TLB_R_TAG_CORE_10,0,0
POWER_DATA_TLB_W_TAG_CORE_10,0,0
POWER_INT_REGFILE_R_CORE_10,23772,23772
POWER_INT_REGFILE_W_CORE_10,13398,13398
POWER_FP_REGFILE_R_CORE_10,0,0
POWER_FP_REGFILE_W_CORE_10,0,0
POWER_GP_REGISTER_R_CORE_10,23772,23772
POWER_GP_REGISTER_W_CORE_10,13398,13398
POWER_FP_REGISTER_R_CORE_10,0,0
POWER_FP_REGISTER_W_CORE_10,0,0
POWER_SEGMENT_REGISTER_R_CORE_10,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_10,3024,3024
POWER_CONTROL_REGISTER_R_CORE_10,0,0
POWER_CONTROL_REGISTER_W_CORE_10,0,0
POWER_FLAG_REGISTER_R_CORE_10,0,0
POWER_FLAG_REGISTER_W_CORE_10,0,0
POWER_EXEC_BYPASS_CORE_10,13398,13398
POWER_LOAD_BYPASS_CORE_10,4596,4596
POWER_PIPELINE_CORE_10,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_10,4596,4596
POWER_DCACHE_MISS_BUF_R_TAG_CORE_10,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_10,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_10,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_10,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_10,1532,1532
POWER_DCACHE_LINEFILL_BUF_W_CORE_10,1532,1532
POWER_L2CACHE_LINEFILL_BUF_W_CORE_10,1532,1532
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_10,1532,1532
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_10,1532,1532
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_10,1532,1532
POWER_DCACHE_WB_BUF_R_CORE_10,0,0
POWER_L2CACHE_WB_BUF_R_CORE_10,0,0
POWER_DCACHE_WB_BUF_W_CORE_10,0,0
POWER_L2CACHE_WB_BUF_W_CORE_10,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_10,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_10,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_10,0,0
POWER_DCACHE_R_CORE_10,672,672
POWER_L2CACHE_R_CORE_10,0,0
POWER_DCACHE_W_CORE_10,96,96
POWER_L2CACHE_W_CORE_10,0,0
POWER_DCACHE_R_TAG_CORE_10,2208,2208
POWER_L2CACHE_R_TAG_CORE_10,0,0
POWER_CONST_CACHE_R_CORE_10,0,0
POWER_CONST_CACHE_W_CORE_10,0,0
POWER_CONST_CACHE_R_TAG_CORE_10,0,0
POWER_CONST_CACHE_W_TAG_CORE_10,0,0
POWER_TEXTURE_CACHE_R_CORE_10,0,0
POWER_TEXTURE_CACHE_W_CORE_10,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_10,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_10,0,0
POWER_SHARED_MEM_R_CORE_10,2256,2256
POWER_SHARED_MEM_W_CORE_10,0,0
POWER_SHARED_MEM_R_TAG_CORE_10,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_10,0,0
POWER_BLOCK_STATES_R_CORE_11,16759,16759
POWER_BLOCK_STATES_W_CORE_11,16759,16759
POWER_FETCH_QUEUE_R_CORE_11,13398,13398
POWER_FETCH_QUEUE_W_CORE_11,13398,13398
POWER_INST_QUEUE_R_CORE_11,21276,21276
POWER_INST_QUEUE_W_CORE_11,13398,13398
POWER_BR_PRED_R_CORE_11,102,102
POWER_BR_PRED_W_CORE_11,102,102
POWER_RAS_R_CORE_11,384,384
POWER_RAS_W_CORE_11,0,0
POWER_ICACHE_R_CORE_11,13398,13398
POWER_ICACHE_W_CORE_11,3,3
POWER_ICACHE_R_TAG_CORE_11,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_11,0,0
POWER_ICACHE_MISS_BUF_W_CORE_11,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_11,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_11,0,0
POWER_ICACHE_TOT_ACC_CORE_11,0,0
POWER_ICACHE_CONF_CORE_11,0,0
POWER_INST_DECODER_R_CORE_11,13398,13398
POWER_INST_DECODER_W_CORE_11,0,0
POWER_MICRO_OP_SEQ_R_CORE_11,0,0
POWER_MICRO_OP_SEQ_W_CORE_11,0,0
POWER_OPERAND_DECODER_R_CORE_11,13398,13398
POWER_OPERAND_DECODER_W_CORE_11,0,0
POWER_UOP_QUEUE_R_CORE_11,21276,21276
POWER_UOP_QUEUE_W_CORE_11,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_11,0,0
POWER_REG_RENAMING_TABLE_W_CORE_11,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_11,13398,13398
POWER_FREELIST_R_CORE_11,0,0
POWER_FREELIST_W_CORE_11,0,0
POWER_RESERVATION_STATION_R_CORE_11,21041,21041
POWER_RESERVATION_STATION_W_CORE_11,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_11,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_11,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_11,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_11,13398,13398
POWER_PAYLOAD_RAM_R_CORE_11,13398,13398
POWER_PAYLOAD_RAM_W_CORE_11,13398,13398
POWER_EX_ALU_R_CORE_11,10374,10374
POWER_EX_FPU_R_CORE_11,0,0
POWER_EX_MUL_R_CORE_11,0,0
POWER_EX_SFU_R_CORE_11,0,0
POWER_REORDER_BUF_R_CORE_11,0,0
POWER_REORDER_BUF_W_CORE_11,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_11,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_11,13398,13398
POWER_FP_RENAME_R_CORE_11,0,0
POWER_FP_RENAME_W_CORE_11,0,0
POWER_LOAD_QUEUE_R_CORE_11,0,0
POWER_LOAD_QUEUE_W_CORE_11,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_11,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_11,0,0
POWER_STORE_QUEUE_R_CORE_11,0,0
POWER_STORE_QUEUE_W_CORE_11,0,0
POWER_STORE_QUEUE_R_TAG_CORE_11,0,0
POWER_STORE_QUEUE_W_TAG_CORE_11,0,0
POWER_DATA_TLB_R_CORE_11,0,0
POWER_DATA_TLB_W_CORE_11,0,0
POWER_DATA_TLB_R_TAG_CORE_11,0,0
POWER_DATA_TLB_W_TAG_CORE_11,0,0
POWER_INT_REGFILE_R_CORE_11,23772,23772
POWER_INT_REGFILE_W_CORE_11,13398,13398
POWER_FP_REGFILE_R_CORE_11,0,0
POWER_FP_REGFILE_W_CORE_11,0,0
POWER_GP_REGISTER_R_CORE_11,23772,23772
POWER_GP_REGISTER_W_CORE_11,13398,13398
POWER_FP_REGISTER_R_CORE_11,0,0
POWER_FP_REGISTER_W_CORE_11,0,0
POWER_SEGMENT_REGISTER_R_CORE_11,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_11,3024,3024
POWER_CONTROL_REGISTER_R_CORE_11,0,0
POWER_CONTROL_REGISTER_W_CORE_11,0,0
POWER_FLAG_REGISTER_R_CORE_11,0,0
POWER_FLAG_REGISTER_W_CORE_11,0,0
POWER_EXEC_BYPASS_CORE_11,13398,13398
POWER_LOAD_BYPASS_CORE_11,4428,4428
POWER_PIPELINE_CORE_11,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_11,4428,4428
POWER_DCACHE_MISS_BUF_R_TAG_CORE_11,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_11,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_11,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_11,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_11,1476,1476
POWER_DCACHE_LINEFILL_BUF_W_CORE_11,1476,1476
POWER_L2CACHE_LINEFILL_BUF_W_CORE_11,1476,1476
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_11,1476,1476
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_11,1476,1476
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_11,1476,1476
POWER_DCACHE_WB_BUF_R_CORE_11,0,0
POWER_L2CACHE_WB_BUF_R_CORE_11,0,0
POWER_DCACHE_WB_BUF_W_CORE_11,0,0
POWER_L2CACHE_WB_BUF_W_CORE_11,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_11,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_11,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_11,0,0
POWER_DCACHE_R_CORE_11,672,672
POWER_L2CACHE_R_CORE_11,0,0
POWER_DCACHE_W_CORE_11,96,96
POWER_L2CACHE_W_CORE_11,0,0
POWER_DCACHE_R_TAG_CORE_11,2208,2208
POWER_L2CACHE_R_TAG_CORE_11,0,0
POWER_CONST_CACHE_R_CORE_11,0,0
POWER_CONST_CACHE_W_CORE_11,0,0
POWER_CONST_CACHE_R_TAG_CORE_11,0,0
POWER_CONST_CACHE_W_TAG_CORE_11,0,0
POWER_TEXTURE_CACHE_R_CORE_11,0,0
POWER_TEXTURE_CACHE_W_CORE_11,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_11,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_11,0,0
POWER_SHARED_MEM_R_CORE_11,2256,2256
POWER_SHARED_MEM_W_CORE_11,0,0
POWER_SHARED_MEM_R_TAG_CORE_11,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_11,0,0
POWER_BLOCK_STATES_R_CORE_12,16771,16771
POWER_BLOCK_STATES_W_CORE_12,16771,16771
POWER_FETCH_QUEUE_R_CORE_12,13398,13398
POWER_FETCH_QUEUE_W_CORE_12,13398,13398
POWER_INST_QUEUE_R_CORE_12,21362,21362
POWER_INST_QUEUE_W_CORE_12,13398,13398
POWER_BR_PRED_R_CORE_12,102,102
POWER_BR_PRED_W_CORE_12,102,102
POWER_RAS_R_CORE_12,384,384
POWER_RAS_W_CORE_12,0,0
POWER_ICACHE_R_CORE_12,13398,13398
POWER_ICACHE_W_CORE_12,3,3
POWER_ICACHE_R_TAG_CORE_12,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_12,0,0
POWER_ICACHE_MISS_BUF_W_CORE_12,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_12,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_12,0,0
POWER_ICACHE_TOT_ACC_CORE_12,0,0
POWER_ICACHE_CONF_CORE_12,0,0
POWER_INST_DECODER_R_CORE_12,13398,13398
POWER_INST_DECODER_W_CORE_12,0,0
POWER_MICRO_OP_SEQ_R_CORE_12,0,0
POWER_MICRO_OP_SEQ_W_CORE_12,0,0
POWER_OPERAND_DECODER_R_CORE_12,13398,13398
POWER_OPERAND_DECODER_W_CORE_12,0,0
POWER_UOP_QUEUE_R_CORE_12,21362,21362
POWER_UOP_QUEUE_W_CORE_12,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_12,0,0
POWER_REG_RENAMING_TABLE_W_CORE_12,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_12,13398,13398
POWER_FREELIST_R_CORE_12,0,0
POWER_FREELIST_W_CORE_12,0,0
POWER_RESERVATION_STATION_R_CORE_12,20986,20986
POWER_RESERVATION_STATION_W_CORE_12,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_12,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_12,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_12,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_12,13398,13398
POWER_PAYLOAD_RAM_R_CORE_12,13398,13398
POWER_PAYLOAD_RAM_W_CORE_12,13398,13398
POWER_EX_ALU_R_CORE_12,10374,10374
POWER_EX_FPU_R_CORE_12,0,0
POWER_EX_MUL_R_CORE_12,0,0
POWER_EX_SFU_R_CORE_12,0,0
POWER_REORDER_BUF_R_CORE_12,0,0
POWER_REORDER_BUF_W_CORE_12,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_12,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_12,13398,13398
POWER_FP_RENAME_R_CORE_12,0,0
POWER_FP_RENAME_W_CORE_12,0,0
POWER_LOAD_QUEUE_R_CORE_12,0,0
POWER_LOAD_QUEUE_W_CORE_12,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_12,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_12,0,0
POWER_STORE_QUEUE_R_CORE_12,0,0
POWER_STORE_QUEUE_W_CORE_12,0,0
POWER_STORE_QUEUE_R_TAG_CORE_12,0,0
POWER_STORE_QUEUE_W_TAG_CORE_12,0,0
POWER_DATA_TLB_R_CORE_12,0,0
POWER_DATA_TLB_W_CORE_12,0,0
POWER_DATA_TLB_R_TAG_CORE_12,0,0
POWER_DATA_TLB_W_TAG_CORE_12,0,0
POWER_INT_REGFILE_R_CORE_12,23772,23772
POWER_INT_REGFILE_W_CORE_12,13398,13398
POWER_FP_REGFILE_R_CORE_12,0,0
POWER_FP_REGFILE_W_CORE_12,0,0
POWER_GP_REGISTER_R_CORE_12,23772,23772
POWER_GP_REGISTER_W_CORE_12,13398,13398
POWER_FP_REGISTER_R_CORE_12,0,0
POWER_FP_REGISTER_W_CORE_12,0,0
POWER_SEGMENT_REGISTER_R_CORE_12,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_12,3024,3024
POWER_CONTROL_REGISTER_R_CORE_12,0,0
POWER_CONTROL_REGISTER_W_CORE_12,0,0
POWER_FLAG_REGISTER_R_CORE_12,0,0
POWER_FLAG_REGISTER_W_CORE_12,0,0
POWER_EXEC_BYPASS_CORE_12,13398,13398
POWER_LOAD_BYPASS_CORE_12,4560,4560
POWER_PIPELINE_CORE_12,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_12,4560,4560
POWER_DCACHE_MISS_BUF_R_TAG_CORE_12,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_12,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_12,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_12,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_12,1520,1520
POWER_DCACHE_LINEFILL_BUF_W_CORE_12,1520,1520
POWER_L2CACHE_LINEFILL_BUF_W_CORE_12,1520,1520
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_12,1520,1520
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_12,1520,1520
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_12,1520,1520
POWER_DCACHE_WB_BUF_R_CORE_12,0,0
POWER_L2CACHE_WB_BUF_R_CORE_12,0,0
POWER_DCACHE_WB_BUF_W_CORE_12,0,0
POWER_L2CACHE_WB_BUF_W_CORE_12,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_12,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_12,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_12,0,0
POWER_DCACHE_R_CORE_12,672,672
POWER_L2CACHE_R_CORE_12,0,0
POWER_DCACHE_W_CORE_12,96,96
POWER_L2CACHE_W_CORE_12,0,0
POWER_DCACHE_R_TAG_CORE_12,2208,2208
POWER_L2CACHE_R_TAG_CORE_12,0,0
POWER_CONST_CACHE_R_CORE_12,0,0
POWER_CONST_CACHE_W_CORE_12,0,0
POWER_CONST_CACHE_R_TAG_CORE_12,0,0
POWER_CONST_CACHE_W_TAG_CORE_12,0,0
POWER_TEXTURE_CACHE_R_CORE_12,0,0
POWER_TEXTURE_CACHE_W_CORE_12,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_12,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_12,0,0
POWER_SHARED_MEM_R_CORE_12,2256,2256
POWER_SHARED_MEM_W_CORE_12,0,0
POWER_SHARED_MEM_R_TAG_CORE_12,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_12,0,0
POWER_BLOCK_STATES_R_CORE_13,16661,16661
POWER_BLOCK_STATES_W_CORE_13,16661,16661
POWER_FETCH_QUEUE_R_CORE_13,13398,13398
POWER_FETCH_QUEUE_W_CORE_13,13398,13398
POWER_INST_QUEUE_R_CORE_13,21311,21311
POWER_INST_QUEUE_W_CORE_13,13398,13398
POWER_BR_PRED_R_CORE_13,102,102
POWER_BR_PRED_W_CORE_13,102,102
POWER_RAS_R_CORE_13,384,384
POWER_RAS_W_CORE_13,0,0
POWER_ICACHE_R_CORE_13,13398,13398
POWER_ICACHE_W_CORE_13,3,3
POWER_ICACHE_R_TAG_CORE_13,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_13,0,0
POWER_ICACHE_MISS_BUF_W_CORE_13,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_13,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_13,0,0
POWER_ICACHE_TOT_ACC_CORE_13,0,0
POWER_ICACHE_CONF_CORE_13,0,0
POWER_INST_DECODER_R_CORE_13,13398,13398
POWER_INST_DECODER_W_CORE_13,0,0
POWER_MICRO_OP_SEQ_R_CORE_13,0,0
POWER_MICRO_OP_SEQ_W_CORE_13,0,0
POWER_OPERAND_DECODER_R_CORE_13,13398,13398
POWER_OPERAND_DECODER_W_CORE_13,0,0
POWER_UOP_QUEUE_R_CORE_13,21311,21311
POWER_UOP_QUEUE_W_CORE_13,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_13,0,0
POWER_REG_RENAMING_TABLE_W_CORE_13,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_13,13398,13398
POWER_FREELIST_R_CORE_13,0,0
POWER_FREELIST_W_CORE_13,0,0
POWER_RESERVATION_STATION_R_CORE_13,20762,20762
POWER_RESERVATION_STATION_W_CORE_13,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_13,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_13,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_13,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_13,13398,13398
POWER_PAYLOAD_RAM_R_CORE_13,13398,13398
POWER_PAYLOAD_RAM_W_CORE_13,13398,13398
POWER_EX_ALU_R_CORE_13,10374,10374
POWER_EX_FPU_R_CORE_13,0,0
POWER_EX_MUL_R_CORE_13,0,0
POWER_EX_SFU_R_CORE_13,0,0
POWER_REORDER_BUF_R_CORE_13,0,0
POWER_REORDER_BUF_W_CORE_13,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_13,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_13,13398,13398
POWER_FP_RENAME_R_CORE_13,0,0
POWER_FP_RENAME_W_CORE_13,0,0
POWER_LOAD_QUEUE_R_CORE_13,0,0
POWER_LOAD_QUEUE_W_CORE_13,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_13,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_13,0,0
POWER_STORE_QUEUE_R_CORE_13,0,0
POWER_STORE_QUEUE_W_CORE_13,0,0
POWER_STORE_QUEUE_R_TAG_CORE_13,0,0
POWER_STORE_QUEUE_W_TAG_CORE_13,0,0
POWER_DATA_TLB_R_CORE_13,0,0
POWER_DATA_TLB_W_CORE_13,0,0
POWER_DATA_TLB_R_TAG_CORE_13,0,0
POWER_DATA_TLB_W_TAG_CORE_13,0,0
POWER_INT_REGFILE_R_CORE_13,23772,23772
POWER_INT_REGFILE_W_CORE_13,13398,13398
POWER_FP_REGFILE_R_CORE_13,0,0
POWER_FP_REGFILE_W_CORE_13,0,0
POWER_GP_REGISTER_R_CORE_13,23772,23772
POWER_GP_REGISTER_W_CORE_13,13398,13398
POWER_FP_REGISTER_R_CORE_13,0,0
POWER_FP_REGISTER_W_CORE_13,0,0
POWER_SEGMENT_REGISTER_R_CORE_13,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_13,3024,3024
POWER_CONTROL_REGISTER_R_CORE_13,0,0
POWER_CONTROL_REGISTER_W_CORE_13,0,0
POWER_FLAG_REGISTER_R_CORE_13,0,0
POWER_FLAG_REGISTER_W_CORE_13,0,0
POWER_EXEC_BYPASS_CORE_13,13398,13398
POWER_LOAD_BYPASS_CORE_13,4380,4380
POWER_PIPELINE_CORE_13,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_13,4380,4380
POWER_DCACHE_MISS_BUF_R_TAG_CORE_13,1520,1520
POWER_DCACHE_MISS_BUF_W_CORE_13,1520,1520
POWER_DCACHE_MISS_BUF_W_TAG_CORE_13,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_13,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_13,1460,1460
POWER_DCACHE_LINEFILL_BUF_W_CORE_13,1460,1460
POWER_L2CACHE_LINEFILL_BUF_W_CORE_13,1460,1460
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_13,1460,1460
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_13,1460,1460
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_13,1460,1460
POWER_DCACHE_WB_BUF_R_CORE_13,0,0
POWER_L2CACHE_WB_BUF_R_CORE_13,0,0
POWER_DCACHE_WB_BUF_W_CORE_13,0,0
POWER_L2CACHE_WB_BUF_W_CORE_13,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_13,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_13,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_13,0,0
POWER_DCACHE_R_CORE_13,688,688
POWER_L2CACHE_R_CORE_13,0,0
POWER_DCACHE_W_CORE_13,80,80
POWER_L2CACHE_W_CORE_13,0,0
POWER_DCACHE_R_TAG_CORE_13,2208,2208
POWER_L2CACHE_R_TAG_CORE_13,0,0
POWER_CONST_CACHE_R_CORE_13,0,0
POWER_CONST_CACHE_W_CORE_13,0,0
POWER_CONST_CACHE_R_TAG_CORE_13,0,0
POWER_CONST_CACHE_W_TAG_CORE_13,0,0
POWER_TEXTURE_CACHE_R_CORE_13,0,0
POWER_TEXTURE_CACHE_W_CORE_13,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_13,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_13,0,0
POWER_SHARED_MEM_R_CORE_13,2256,2256
POWER_SHARED_MEM_W_CORE_13,0,0
POWER_SHARED_MEM_R_TAG_CORE_13,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_13,0,0
POWER_BLOCK_STATES_R_CORE_14,16739,16739
POWER_BLOCK_STATES_W_CORE_14,16739,16739
POWER_FETCH_QUEUE_R_CORE_14,13398,13398
POWER_FETCH_QUEUE_W_CORE_14,13398,13398
POWER_INST_QUEUE_R_CORE_14,21634,21634
POWER_INST_QUEUE_W_CORE_14,13398,13398
POWER_BR_PRED_R_CORE_14,102,102
POWER_BR_PRED_W_CORE_14,102,102
POWER_RAS_R_CORE_14,384,384
POWER_RAS_W_CORE_14,0,0
POWER_ICACHE_R_CORE_14,13398,13398
POWER_ICACHE_W_CORE_14,3,3
POWER_ICACHE_R_TAG_CORE_14,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_14,0,0
POWER_ICACHE_MISS_BUF_W_CORE_14,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_14,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_14,0,0
POWER_ICACHE_TOT_ACC_CORE_14,0,0
POWER_ICACHE_CONF_CORE_14,0,0
POWER_INST_DECODER_R_CORE_14,13398,13398
POWER_INST_DECODER_W_CORE_14,0,0
POWER_MICRO_OP_SEQ_R_CORE_14,0,0
POWER_MICRO_OP_SEQ_W_CORE_14,0,0
POWER_OPERAND_DECODER_R_CORE_14,13398,13398
POWER_OPERAND_DECODER_W_CORE_14,0,0
POWER_UOP_QUEUE_R_CORE_14,21634,21634
POWER_UOP_QUEUE_W_CORE_14,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_14,0,0
POWER_REG_RENAMING_TABLE_W_CORE_14,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_14,13398,13398
POWER_FREELIST_R_CORE_14,0,0
POWER_FREELIST_W_CORE_14,0,0
POWER_RESERVATION_STATION_R_CORE_14,20865,20865
POWER_RESERVATION_STATION_W_CORE_14,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_14,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_14,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_14,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_14,13398,13398
POWER_PAYLOAD_RAM_R_CORE_14,13398,13398
POWER_PAYLOAD_RAM_W_CORE_14,13398,13398
POWER_EX_ALU_R_CORE_14,10374,10374
POWER_EX_FPU_R_CORE_14,0,0
POWER_EX_MUL_R_CORE_14,0,0
POWER_EX_SFU_R_CORE_14,0,0
POWER_REORDER_BUF_R_CORE_14,0,0
POWER_REORDER_BUF_W_CORE_14,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_14,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_14,13398,13398
POWER_FP_RENAME_R_CORE_14,0,0
POWER_FP_RENAME_W_CORE_14,0,0
POWER_LOAD_QUEUE_R_CORE_14,0,0
POWER_LOAD_QUEUE_W_CORE_14,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_14,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_14,0,0
POWER_STORE_QUEUE_R_CORE_14,0,0
POWER_STORE_QUEUE_W_CORE_14,0,0
POWER_STORE_QUEUE_R_TAG_CORE_14,0,0
POWER_STORE_QUEUE_W_TAG_CORE_14,0,0
POWER_DATA_TLB_R_CORE_14,0,0
POWER_DATA_TLB_W_CORE_14,0,0
POWER_DATA_TLB_R_TAG_CORE_14,0,0
POWER_DATA_TLB_W_TAG_CORE_14,0,0
POWER_INT_REGFILE_R_CORE_14,23772,23772
POWER_INT_REGFILE_W_CORE_14,13398,13398
POWER_FP_REGFILE_R_CORE_14,0,0
POWER_FP_REGFILE_W_CORE_14,0,0
POWER_GP_REGISTER_R_CORE_14,23772,23772
POWER_GP_REGISTER_W_CORE_14,13398,13398
POWER_FP_REGISTER_R_CORE_14,0,0
POWER_FP_REGISTER_W_CORE_14,0,0
POWER_SEGMENT_REGISTER_R_CORE_14,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_14,3024,3024
POWER_CONTROL_REGISTER_R_CORE_14,0,0
POWER_CONTROL_REGISTER_W_CORE_14,0,0
POWER_FLAG_REGISTER_R_CORE_14,0,0
POWER_FLAG_REGISTER_W_CORE_14,0,0
POWER_EXEC_BYPASS_CORE_14,13398,13398
POWER_LOAD_BYPASS_CORE_14,4548,4548
POWER_PIPELINE_CORE_14,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_14,4548,4548
POWER_DCACHE_MISS_BUF_R_TAG_CORE_14,1520,1520
POWER_DCACHE_MISS_BUF_W_CORE_14,1520,1520
POWER_DCACHE_MISS_BUF_W_TAG_CORE_14,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_14,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_14,1516,1516
POWER_DCACHE_LINEFILL_BUF_W_CORE_14,1516,1516
POWER_L2CACHE_LINEFILL_BUF_W_CORE_14,1516,1516
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_14,1516,1516
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_14,1516,1516
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_14,1516,1516
POWER_DCACHE_WB_BUF_R_CORE_14,0,0
POWER_L2CACHE_WB_BUF_R_CORE_14,0,0
POWER_DCACHE_WB_BUF_W_CORE_14,0,0
POWER_L2CACHE_WB_BUF_W_CORE_14,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_14,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_14,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_14,0,0
POWER_DCACHE_R_CORE_14,688,688
POWER_L2CACHE_R_CORE_14,0,0
POWER_DCACHE_W_CORE_14,80,80
POWER_L2CACHE_W_CORE_14,0,0
POWER_DCACHE_R_TAG_CORE_14,2208,2208
POWER_L2CACHE_R_TAG_CORE_14,0,0
POWER_CONST_CACHE_R_CORE_14,0,0
POWER_CONST_CACHE_W_CORE_14,0,0
POWER_CONST_CACHE_R_TAG_CORE_14,0,0
POWER_CONST_CACHE_W_TAG_CORE_14,0,0
POWER_TEXTURE_CACHE_R_CORE_14,0,0
POWER_TEXTURE_CACHE_W_CORE_14,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_14,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_14,0,0
POWER_SHARED_MEM_R_CORE_14,2256,2256
POWER_SHARED_MEM_W_CORE_14,0,0
POWER_SHARED_MEM_R_TAG_CORE_14,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_14,0,0
POWER_BLOCK_STATES_R_CORE_15,16617,16617
POWER_BLOCK_STATES_W_CORE_15,16617,16617
POWER_FETCH_QUEUE_R_CORE_15,13398,13398
POWER_FETCH_QUEUE_W_CORE_15,13398,13398
POWER_INST_QUEUE_R_CORE_15,21579,21579
POWER_INST_QUEUE_W_CORE_15,13398,13398
POWER_BR_PRED_R_CORE_15,102,102
POWER_BR_PRED_W_CORE_15,102,102
POWER_RAS_R_CORE_15,384,384
POWER_RAS_W_CORE_15,0,0
POWER_ICACHE_R_CORE_15,13398,13398
POWER_ICACHE_W_CORE_15,3,3
POWER_ICACHE_R_TAG_CORE_15,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_15,0,0
POWER_ICACHE_MISS_BUF_W_CORE_15,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_15,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_15,0,0
POWER_ICACHE_TOT_ACC_CORE_15,0,0
POWER_ICACHE_CONF_CORE_15,0,0
POWER_INST_DECODER_R_CORE_15,13398,13398
POWER_INST_DECODER_W_CORE_15,0,0
POWER_MICRO_OP_SEQ_R_CORE_15,0,0
POWER_MICRO_OP_SEQ_W_CORE_15,0,0
POWER_OPERAND_DECODER_R_CORE_15,13398,13398
POWER_OPERAND_DECODER_W_CORE_15,0,0
POWER_UOP_QUEUE_R_CORE_15,21579,21579
POWER_UOP_QUEUE_W_CORE_15,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_15,0,0
POWER_REG_RENAMING_TABLE_W_CORE_15,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_15,13398,13398
POWER_FREELIST_R_CORE_15,0,0
POWER_FREELIST_W_CORE_15,0,0
POWER_RESERVATION_STATION_R_CORE_15,20825,20825
POWER_RESERVATION_STATION_W_CORE_15,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_15,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_15,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_15,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_15,13398,13398
POWER_PAYLOAD_RAM_R_CORE_15,13398,13398
POWER_PAYLOAD_RAM_W_CORE_15,13398,13398
POWER_EX_ALU_R_CORE_15,10374,10374
POWER_EX_FPU_R_CORE_15,0,0
POWER_EX_MUL_R_CORE_15,0,0
POWER_EX_SFU_R_CORE_15,0,0
POWER_REORDER_BUF_R_CORE_15,0,0
POWER_REORDER_BUF_W_CORE_15,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_15,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_15,13398,13398
POWER_FP_RENAME_R_CORE_15,0,0
POWER_FP_RENAME_W_CORE_15,0,0
POWER_LOAD_QUEUE_R_CORE_15,0,0
POWER_LOAD_QUEUE_W_CORE_15,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_15,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_15,0,0
POWER_STORE_QUEUE_R_CORE_15,0,0
POWER_STORE_QUEUE_W_CORE_15,0,0
POWER_STORE_QUEUE_R_TAG_CORE_15,0,0
POWER_STORE_QUEUE_W_TAG_CORE_15,0,0
POWER_DATA_TLB_R_CORE_15,0,0
POWER_DATA_TLB_W_CORE_15,0,0
POWER_DATA_TLB_R_TAG_CORE_15,0,0
POWER_DATA_TLB_W_TAG_CORE_15,0,0
POWER_INT_REGFILE_R_CORE_15,23772,23772
POWER_INT_REGFILE_W_CORE_15,13398,13398
POWER_FP_REGFILE_R_CORE_15,0,0
POWER_FP_REGFILE_W_CORE_15,0,0
POWER_GP_REGISTER_R_CORE_15,23772,23772
POWER_GP_REGISTER_W_CORE_15,13398,13398
POWER_FP_REGISTER_R_CORE_15,0,0
POWER_FP_REGISTER_W_CORE_15,0,0
POWER_SEGMENT_REGISTER_R_CORE_15,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_15,3024,3024
POWER_CONTROL_REGISTER_R_CORE_15,0,0
POWER_CONTROL_REGISTER_W_CORE_15,0,0
POWER_FLAG_REGISTER_R_CORE_15,0,0
POWER_FLAG_REGISTER_W_CORE_15,0,0
POWER_EXEC_BYPASS_CORE_15,13398,13398
POWER_LOAD_BYPASS_CORE_15,4380,4380
POWER_PIPELINE_CORE_15,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_15,4380,4380
POWER_DCACHE_MISS_BUF_R_TAG_CORE_15,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_15,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_15,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_15,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_15,1460,1460
POWER_DCACHE_LINEFILL_BUF_W_CORE_15,1460,1460
POWER_L2CACHE_LINEFILL_BUF_W_CORE_15,1460,1460
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_15,1460,1460
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_15,1460,1460
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_15,1460,1460
POWER_DCACHE_WB_BUF_R_CORE_15,0,0
POWER_L2CACHE_WB_BUF_R_CORE_15,0,0
POWER_DCACHE_WB_BUF_W_CORE_15,0,0
POWER_L2CACHE_WB_BUF_W_CORE_15,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_15,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_15,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_15,0,0
POWER_DCACHE_R_CORE_15,672,672
POWER_L2CACHE_R_CORE_15,0,0
POWER_DCACHE_W_CORE_15,96,96
POWER_L2CACHE_W_CORE_15,0,0
POWER_DCACHE_R_TAG_CORE_15,2208,2208
POWER_L2CACHE_R_TAG_CORE_15,0,0
POWER_CONST_CACHE_R_CORE_15,0,0
POWER_CONST_CACHE_W_CORE_15,0,0
POWER_CONST_CACHE_R_TAG_CORE_15,0,0
POWER_CONST_CACHE_W_TAG_CORE_15,0,0
POWER_TEXTURE_CACHE_R_CORE_15,0,0
POWER_TEXTURE_CACHE_W_CORE_15,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_15,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_15,0,0
POWER_SHARED_MEM_R_CORE_15,2256,2256
POWER_SHARED_MEM_W_CORE_15,0,0
POWER_SHARED_MEM_R_TAG_CORE_15,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_15,0,0
POWER_BLOCK_STATES_R_CORE_16,16721,16721
POWER_BLOCK_STATES_W_CORE_16,16721,16721
POWER_FETCH_QUEUE_R_CORE_16,13398,13398
POWER_FETCH_QUEUE_W_CORE_16,13398,13398
POWER_INST_QUEUE_R_CORE_16,20985,20985
POWER_INST_QUEUE_W_CORE_16,13398,13398
POWER_BR_PRED_R_CORE_16,102,102
POWER_BR_PRED_W_CORE_16,102,102
POWER_RAS_R_CORE_16,384,384
POWER_RAS_W_CORE_16,0,0
POWER_ICACHE_R_CORE_16,13398,13398
POWER_ICACHE_W_CORE_16,3,3
POWER_ICACHE_R_TAG_CORE_16,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_16,0,0
POWER_ICACHE_MISS_BUF_W_CORE_16,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_16,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_16,0,0
POWER_ICACHE_TOT_ACC_CORE_16,0,0
POWER_ICACHE_CONF_CORE_16,0,0
POWER_INST_DECODER_R_CORE_16,13398,13398
POWER_INST_DECODER_W_CORE_16,0,0
POWER_MICRO_OP_SEQ_R_CORE_16,0,0
POWER_MICRO_OP_SEQ_W_CORE_16,0,0
POWER_OPERAND_DECODER_R_CORE_16,13398,13398
POWER_OPERAND_DECODER_W_CORE_16,0,0
POWER_UOP_QUEUE_R_CORE_16,20985,20985
POWER_UOP_QUEUE_W_CORE_16,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_16,0,0
POWER_REG_RENAMING_TABLE_W_CORE_16,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_16,13398,13398
POWER_FREELIST_R_CORE_16,0,0
POWER_FREELIST_W_CORE_16,0,0
POWER_RESERVATION_STATION_R_CORE_16,20849,20849
POWER_RESERVATION_STATION_W_CORE_16,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_16,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_16,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_16,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_16,13398,13398
POWER_PAYLOAD_RAM_R_CORE_16,13398,13398
POWER_PAYLOAD_RAM_W_CORE_16,13398,13398
POWER_EX_ALU_R_CORE_16,10374,10374
POWER_EX_FPU_R_CORE_16,0,0
POWER_EX_MUL_R_CORE_16,0,0
POWER_EX_SFU_R_CORE_16,0,0
POWER_REORDER_BUF_R_CORE_16,0,0
POWER_REORDER_BUF_W_CORE_16,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_16,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_16,13398,13398
POWER_FP_RENAME_R_CORE_16,0,0
POWER_FP_RENAME_W_CORE_16,0,0
POWER_LOAD_QUEUE_R_CORE_16,0,0
POWER_LOAD_QUEUE_W_CORE_16,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_16,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_16,0,0
POWER_STORE_QUEUE_R_CORE_16,0,0
POWER_STORE_QUEUE_W_CORE_16,0,0
POWER_STORE_QUEUE_R_TAG_CORE_16,0,0
POWER_STORE_QUEUE_W_TAG_CORE_16,0,0
POWER_DATA_TLB_R_CORE_16,0,0
POWER_DATA_TLB_W_CORE_16,0,0
POWER_DATA_TLB_R_TAG_CORE_16,0,0
POWER_DATA_TLB_W_TAG_CORE_16,0,0
POWER_INT_REGFILE_R_CORE_16,23772,23772
POWER_INT_REGFILE_W_CORE_16,13398,13398
POWER_FP_REGFILE_R_CORE_16,0,0
POWER_FP_REGFILE_W_CORE_16,0,0
POWER_GP_REGISTER_R_CORE_16,23772,23772
POWER_GP_REGISTER_W_CORE_16,13398,13398
POWER_FP_REGISTER_R_CORE_16,0,0
POWER_FP_REGISTER_W_CORE_16,0,0
POWER_SEGMENT_REGISTER_R_CORE_16,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_16,3024,3024
POWER_CONTROL_REGISTER_R_CORE_16,0,0
POWER_CONTROL_REGISTER_W_CORE_16,0,0
POWER_FLAG_REGISTER_R_CORE_16,0,0
POWER_FLAG_REGISTER_W_CORE_16,0,0
POWER_EXEC_BYPASS_CORE_16,13398,13398
POWER_LOAD_BYPASS_CORE_16,4512,4512
POWER_PIPELINE_CORE_16,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_16,4512,4512
POWER_DCACHE_MISS_BUF_R_TAG_CORE_16,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_16,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_16,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_16,1504,1504
POWER_DCACHE_LINEFILL_BUF_W_CORE_16,1504,1504
POWER_L2CACHE_LINEFILL_BUF_W_CORE_16,1504,1504
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_16,1504,1504
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_16,1504,1504
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_16,1504,1504
POWER_DCACHE_WB_BUF_R_CORE_16,0,0
POWER_L2CACHE_WB_BUF_R_CORE_16,0,0
POWER_DCACHE_WB_BUF_W_CORE_16,0,0
POWER_L2CACHE_WB_BUF_W_CORE_16,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_16,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_16,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_R_CORE_16,672,672
POWER_L2CACHE_R_CORE_16,0,0
POWER_DCACHE_W_CORE_16,96,96
POWER_L2CACHE_W_CORE_16,0,0
POWER_DCACHE_R_TAG_CORE_16,2208,2208
POWER_L2CACHE_R_TAG_CORE_16,0,0
POWER_CONST_CACHE_R_CORE_16,0,0
POWER_CONST_CACHE_W_CORE_16,0,0
POWER_CONST_CACHE_R_TAG_CORE_16,0,0
POWER_CONST_CACHE_W_TAG_CORE_16,0,0
POWER_TEXTURE_CACHE_R_CORE_16,0,0
POWER_TEXTURE_CACHE_W_CORE_16,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_16,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_16,0,0
POWER_SHARED_MEM_R_CORE_16,2256,2256
POWER_SHARED_MEM_W_CORE_16,0,0
POWER_SHARED_MEM_R_TAG_CORE_16,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_16,0,0
POWER_BLOCK_STATES_R_CORE_17,16691,16691
POWER_BLOCK_STATES_W_CORE_17,16691,16691
POWER_FETCH_QUEUE_R_CORE_17,13398,13398
POWER_FETCH_QUEUE_W_CORE_17,13398,13398
POWER_INST_QUEUE_R_CORE_17,21016,21016
POWER_INST_QUEUE_W_CORE_17,13398,13398
POWER_BR_PRED_R_CORE_17,102,102
POWER_BR_PRED_W_CORE_17,102,102
POWER_RAS_R_CORE_17,384,384
POWER_RAS_W_CORE_17,0,0
POWER_ICACHE_R_CORE_17,13398,13398
POWER_ICACHE_W_CORE_17,3,3
POWER_ICACHE_R_TAG_CORE_17,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_17,0,0
POWER_ICACHE_MISS_BUF_W_CORE_17,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_17,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_17,0,0
POWER_ICACHE_TOT_ACC_CORE_17,0,0
POWER_ICACHE_CONF_CORE_17,0,0
POWER_INST_DECODER_R_CORE_17,13398,13398
POWER_INST_DECODER_W_CORE_17,0,0
POWER_MICRO_OP_SEQ_R_CORE_17,0,0
POWER_MICRO_OP_SEQ_W_CORE_17,0,0
POWER_OPERAND_DECODER_R_CORE_17,13398,13398
POWER_OPERAND_DECODER_W_CORE_17,0,0
POWER_UOP_QUEUE_R_CORE_17,21016,21016
POWER_UOP_QUEUE_W_CORE_17,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_17,0,0
POWER_REG_RENAMING_TABLE_W_CORE_17,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_17,13398,13398
POWER_FREELIST_R_CORE_17,0,0
POWER_FREELIST_W_CORE_17,0,0
POWER_RESERVATION_STATION_R_CORE_17,20710,20710
POWER_RESERVATION_STATION_W_CORE_17,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_17,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_17,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_17,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_17,13398,13398
POWER_PAYLOAD_RAM_R_CORE_17,13398,13398
POWER_PAYLOAD_RAM_W_CORE_17,13398,13398
POWER_EX_ALU_R_CORE_17,10374,10374
POWER_EX_FPU_R_CORE_17,0,0
POWER_EX_MUL_R_CORE_17,0,0
POWER_EX_SFU_R_CORE_17,0,0
POWER_REORDER_BUF_R_CORE_17,0,0
POWER_REORDER_BUF_W_CORE_17,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_17,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_17,13398,13398
POWER_FP_RENAME_R_CORE_17,0,0
POWER_FP_RENAME_W_CORE_17,0,0
POWER_LOAD_QUEUE_R_CORE_17,0,0
POWER_LOAD_QUEUE_W_CORE_17,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_17,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_17,0,0
POWER_STORE_QUEUE_R_CORE_17,0,0
POWER_STORE_QUEUE_W_CORE_17,0,0
POWER_STORE_QUEUE_R_TAG_CORE_17,0,0
POWER_STORE_QUEUE_W_TAG_CORE_17,0,0
POWER_DATA_TLB_R_CORE_17,0,0
POWER_DATA_TLB_W_CORE_17,0,0
POWER_DATA_TLB_R_TAG_CORE_17,0,0
POWER_DATA_TLB_W_TAG_CORE_17,0,0
POWER_INT_REGFILE_R_CORE_17,23772,23772
POWER_INT_REGFILE_W_CORE_17,13398,13398
POWER_FP_REGFILE_R_CORE_17,0,0
POWER_FP_REGFILE_W_CORE_17,0,0
POWER_GP_REGISTER_R_CORE_17,23772,23772
POWER_GP_REGISTER_W_CORE_17,13398,13398
POWER_FP_REGISTER_R_CORE_17,0,0
POWER_FP_REGISTER_W_CORE_17,0,0
POWER_SEGMENT_REGISTER_R_CORE_17,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_17,3024,3024
POWER_CONTROL_REGISTER_R_CORE_17,0,0
POWER_CONTROL_REGISTER_W_CORE_17,0,0
POWER_FLAG_REGISTER_R_CORE_17,0,0
POWER_FLAG_REGISTER_W_CORE_17,0,0
POWER_EXEC_BYPASS_CORE_17,13398,13398
POWER_LOAD_BYPASS_CORE_17,4410,4410
POWER_PIPELINE_CORE_17,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_17,4410,4410
POWER_DCACHE_MISS_BUF_R_TAG_CORE_17,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_17,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_17,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_17,1470,1470
POWER_DCACHE_LINEFILL_BUF_W_CORE_17,1470,1470
POWER_L2CACHE_LINEFILL_BUF_W_CORE_17,1470,1470
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_17,1470,1470
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_17,1470,1470
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_17,1470,1470
POWER_DCACHE_WB_BUF_R_CORE_17,0,0
POWER_L2CACHE_WB_BUF_R_CORE_17,0,0
POWER_DCACHE_WB_BUF_W_CORE_17,0,0
POWER_L2CACHE_WB_BUF_W_CORE_17,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_17,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_17,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_R_CORE_17,672,672
POWER_L2CACHE_R_CORE_17,0,0
POWER_DCACHE_W_CORE_17,96,96
POWER_L2CACHE_W_CORE_17,0,0
POWER_DCACHE_R_TAG_CORE_17,2208,2208
POWER_L2CACHE_R_TAG_CORE_17,0,0
POWER_CONST_CACHE_R_CORE_17,0,0
POWER_CONST_CACHE_W_CORE_17,0,0
POWER_CONST_CACHE_R_TAG_CORE_17,0,0
POWER_CONST_CACHE_W_TAG_CORE_17,0,0
POWER_TEXTURE_CACHE_R_CORE_17,0,0
POWER_TEXTURE_CACHE_W_CORE_17,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_17,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_17,0,0
POWER_SHARED_MEM_R_CORE_17,2256,2256
POWER_SHARED_MEM_W_CORE_17,0,0
POWER_SHARED_MEM_R_TAG_CORE_17,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_17,0,0
POWER_BLOCK_STATES_R_CORE_18,16701,16701
POWER_BLOCK_STATES_W_CORE_18,16701,16701
POWER_FETCH_QUEUE_R_CORE_18,13398,13398
POWER_FETCH_QUEUE_W_CORE_18,13398,13398
POWER_INST_QUEUE_R_CORE_18,21211,21211
POWER_INST_QUEUE_W_CORE_18,13398,13398
POWER_BR_PRED_R_CORE_18,102,102
POWER_BR_PRED_W_CORE_18,102,102
POWER_RAS_R_CORE_18,384,384
POWER_RAS_W_CORE_18,0,0
POWER_ICACHE_R_CORE_18,13398,13398
POWER_ICACHE_W_CORE_18,3,3
POWER_ICACHE_R_TAG_CORE_18,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_18,0,0
POWER_ICACHE_MISS_BUF_W_CORE_18,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_18,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_18,0,0
POWER_ICACHE_TOT_ACC_CORE_18,0,0
POWER_ICACHE_CONF_CORE_18,0,0
POWER_INST_DECODER_R_CORE_18,13398,13398
POWER_INST_DECODER_W_CORE_18,0,0
POWER_MICRO_OP_SEQ_R_CORE_18,0,0
POWER_MICRO_OP_SEQ_W_CORE_18,0,0
POWER_OPERAND_DECODER_R_CORE_18,13398,13398
POWER_OPERAND_DECODER_W_CORE_18,0,0
POWER_UOP_QUEUE_R_CORE_18,21211,21211
POWER_UOP_QUEUE_W_CORE_18,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_18,0,0
POWER_REG_RENAMING_TABLE_W_CORE_18,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_18,13398,13398
POWER_FREELIST_R_CORE_18,0,0
POWER_FREELIST_W_CORE_18,0,0
POWER_RESERVATION_STATION_R_CORE_18,20807,20807
POWER_RESERVATION_STATION_W_CORE_18,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_18,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_18,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_18,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_18,13398,13398
POWER_PAYLOAD_RAM_R_CORE_18,13398,13398
POWER_PAYLOAD_RAM_W_CORE_18,13398,13398
POWER_EX_ALU_R_CORE_18,10374,10374
POWER_EX_FPU_R_CORE_18,0,0
POWER_EX_MUL_R_CORE_18,0,0
POWER_EX_SFU_R_CORE_18,0,0
POWER_REORDER_BUF_R_CORE_18,0,0
POWER_REORDER_BUF_W_CORE_18,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_18,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_18,13398,13398
POWER_FP_RENAME_R_CORE_18,0,0
POWER_FP_RENAME_W_CORE_18,0,0
POWER_LOAD_QUEUE_R_CORE_18,0,0
POWER_LOAD_QUEUE_W_CORE_18,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_18,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_18,0,0
POWER_STORE_QUEUE_R_CORE_18,0,0
POWER_STORE_QUEUE_W_CORE_18,0,0
POWER_STORE_QUEUE_R_TAG_CORE_18,0,0
POWER_STORE_QUEUE_W_TAG_CORE_18,0,0
POWER_DATA_TLB_R_CORE_18,0,0
POWER_DATA_TLB_W_CORE_18,0,0
POWER_DATA_TLB_R_TAG_CORE_18,0,0
POWER_DATA_TLB_W_TAG_CORE_18,0,0
POWER_INT_REGFILE_R_CORE_18,23772,23772
POWER_INT_REGFILE_W_CORE_18,13398,13398
POWER_FP_REGFILE_R_CORE_18,0,0
POWER_FP_REGFILE_W_CORE_18,0,0
POWER_GP_REGISTER_R_CORE_18,23772,23772
POWER_GP_REGISTER_W_CORE_18,13398,13398
POWER_FP_REGISTER_R_CORE_18,0,0
POWER_FP_REGISTER_W_CORE_18,0,0
POWER_SEGMENT_REGISTER_R_CORE_18,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_18,3024,3024
POWER_CONTROL_REGISTER_R_CORE_18,0,0
POWER_CONTROL_REGISTER_W_CORE_18,0,0
POWER_FLAG_REGISTER_R_CORE_18,0,0
POWER_FLAG_REGISTER_W_CORE_18,0,0
POWER_EXEC_BYPASS_CORE_18,13398,13398
POWER_LOAD_BYPASS_CORE_18,4500,4500
POWER_PIPELINE_CORE_18,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_18,4500,4500
POWER_DCACHE_MISS_BUF_R_TAG_CORE_18,1536,1536
POWER_DCACHE_MISS_BUF_W_CORE_18,1536,1536
POWER_DCACHE_MISS_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_18,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_18,1500,1500
POWER_DCACHE_LINEFILL_BUF_W_CORE_18,1500,1500
POWER_L2CACHE_LINEFILL_BUF_W_CORE_18,1500,1500
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_18,1500,1500
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_18,1500,1500
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_18,1500,1500
POWER_DCACHE_WB_BUF_R_CORE_18,0,0
POWER_L2CACHE_WB_BUF_R_CORE_18,0,0
POWER_DCACHE_WB_BUF_W_CORE_18,0,0
POWER_L2CACHE_WB_BUF_W_CORE_18,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_18,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_18,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_R_CORE_18,672,672
POWER_L2CACHE_R_CORE_18,0,0
POWER_DCACHE_W_CORE_18,96,96
POWER_L2CACHE_W_CORE_18,0,0
POWER_DCACHE_R_TAG_CORE_18,2208,2208
POWER_L2CACHE_R_TAG_CORE_18,0,0
POWER_CONST_CACHE_R_CORE_18,0,0
POWER_CONST_CACHE_W_CORE_18,0,0
POWER_CONST_CACHE_R_TAG_CORE_18,0,0
POWER_CONST_CACHE_W_TAG_CORE_18,0,0
POWER_TEXTURE_CACHE_R_CORE_18,0,0
POWER_TEXTURE_CACHE_W_CORE_18,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_18,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_18,0,0
POWER_SHARED_MEM_R_CORE_18,2256,2256
POWER_SHARED_MEM_W_CORE_18,0,0
POWER_SHARED_MEM_R_TAG_CORE_18,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_18,0,0
POWER_BLOCK_STATES_R_CORE_19,16757,16757
POWER_BLOCK_STATES_W_CORE_19,16757,16757
POWER_FETCH_QUEUE_R_CORE_19,13398,13398
POWER_FETCH_QUEUE_W_CORE_19,13398,13398
POWER_INST_QUEUE_R_CORE_19,21291,21291
POWER_INST_QUEUE_W_CORE_19,13398,13398
POWER_BR_PRED_R_CORE_19,102,102
POWER_BR_PRED_W_CORE_19,102,102
POWER_RAS_R_CORE_19,384,384
POWER_RAS_W_CORE_19,0,0
POWER_ICACHE_R_CORE_19,13398,13398
POWER_ICACHE_W_CORE_19,3,3
POWER_ICACHE_R_TAG_CORE_19,13470,13470
POWER_ICACHE_MISS_BUF_R_CORE_19,0,0
POWER_ICACHE_MISS_BUF_W_CORE_19,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_19,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_19,0,0
POWER_ICACHE_TOT_ACC_CORE_19,0,0
POWER_ICACHE_CONF_CORE_19,0,0
POWER_INST_DECODER_R_CORE_19,13398,13398
POWER_INST_DECODER_W_CORE_19,0,0
POWER_MICRO_OP_SEQ_R_CORE_19,0,0
POWER_MICRO_OP_SEQ_W_CORE_19,0,0
POWER_OPERAND_DECODER_R_CORE_19,13398,13398
POWER_OPERAND_DECODER_W_CORE_19,0,0
POWER_UOP_QUEUE_R_CORE_19,21291,21291
POWER_UOP_QUEUE_W_CORE_19,13398,13398
POWER_REG_RENAMING_TABLE_R_CORE_19,0,0
POWER_REG_RENAMING_TABLE_W_CORE_19,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_19,13398,13398
POWER_FREELIST_R_CORE_19,0,0
POWER_FREELIST_W_CORE_19,0,0
POWER_RESERVATION_STATION_R_CORE_19,20806,20806
POWER_RESERVATION_STATION_W_CORE_19,13398,13398
POWER_RESERVATION_STATION_R_TAG_CORE_19,13398,13398
POWER_RESERVATION_STATION_W_TAG_CORE_19,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_19,13398,13398
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_19,13398,13398
POWER_PAYLOAD_RAM_R_CORE_19,13398,13398
POWER_PAYLOAD_RAM_W_CORE_19,13398,13398
POWER_EX_ALU_R_CORE_19,10374,10374
POWER_EX_FPU_R_CORE_19,0,0
POWER_EX_MUL_R_CORE_19,0,0
POWER_EX_SFU_R_CORE_19,0,0
POWER_REORDER_BUF_R_CORE_19,0,0
POWER_REORDER_BUF_W_CORE_19,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_19,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_19,13398,13398
POWER_FP_RENAME_R_CORE_19,0,0
POWER_FP_RENAME_W_CORE_19,0,0
POWER_LOAD_QUEUE_R_CORE_19,0,0
POWER_LOAD_QUEUE_W_CORE_19,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_19,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_19,0,0
POWER_STORE_QUEUE_R_CORE_19,0,0
POWER_STORE_QUEUE_W_CORE_19,0,0
POWER_STORE_QUEUE_R_TAG_CORE_19,0,0
POWER_STORE_QUEUE_W_TAG_CORE_19,0,0
POWER_DATA_TLB_R_CORE_19,0,0
POWER_DATA_TLB_W_CORE_19,0,0
POWER_DATA_TLB_R_TAG_CORE_19,0,0
POWER_DATA_TLB_W_TAG_CORE_19,0,0
POWER_INT_REGFILE_R_CORE_19,23772,23772
POWER_INT_REGFILE_W_CORE_19,13398,13398
POWER_FP_REGFILE_R_CORE_19,0,0
POWER_FP_REGFILE_W_CORE_19,0,0
POWER_GP_REGISTER_R_CORE_19,23772,23772
POWER_GP_REGISTER_W_CORE_19,13398,13398
POWER_FP_REGISTER_R_CORE_19,0,0
POWER_FP_REGISTER_W_CORE_19,0,0
POWER_SEGMENT_REGISTER_R_CORE_19,3024,3024
POWER_SEGMENT_REGISTER_W_CORE_19,3024,3024
POWER_CONTROL_REGISTER_R_CORE_19,0,0
POWER_CONTROL_REGISTER_W_CORE_19,0,0
POWER_FLAG_REGISTER_R_CORE_19,0,0
POWER_FLAG_REGISTER_W_CORE_19,0,0
POWER_EXEC_BYPASS_CORE_19,13398,13398
POWER_LOAD_BYPASS_CORE_19,4428,4428
POWER_PIPELINE_CORE_19,13398,13398
POWER_DCACHE_MISS_BUF_R_CORE_19,4428,4428
POWER_DCACHE_MISS_BUF_R_TAG_CORE_19,1520,1520
POWER_DCACHE_MISS_BUF_W_CORE_19,1520,1520
POWER_DCACHE_MISS_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_19,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_19,1476,1476
POWER_DCACHE_LINEFILL_BUF_W_CORE_19,1476,1476
POWER_L2CACHE_LINEFILL_BUF_W_CORE_19,1476,1476
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_19,1476,1476
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_19,1476,1476
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_19,1476,1476
POWER_DCACHE_WB_BUF_R_CORE_19,0,0
POWER_L2CACHE_WB_BUF_R_CORE_19,0,0
POWER_DCACHE_WB_BUF_W_CORE_19,0,0
POWER_L2CACHE_WB_BUF_W_CORE_19,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_19,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_19,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_R_CORE_19,688,688
POWER_L2CACHE_R_CORE_19,0,0
POWER_DCACHE_W_CORE_19,80,80
POWER_L2CACHE_W_CORE_19,0,0
POWER_DCACHE_R_TAG_CORE_19,2208,2208
POWER_L2CACHE_R_TAG_CORE_19,0,0
POWER_CONST_CACHE_R_CORE_19,0,0
POWER_CONST_CACHE_W_CORE_19,0,0
POWER_CONST_CACHE_R_TAG_CORE_19,0,0
POWER_CONST_CACHE_W_TAG_CORE_19,0,0
POWER_TEXTURE_CACHE_R_CORE_19,0,0
POWER_TEXTURE_CACHE_W_CORE_19,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_19,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_19,0,0
POWER_SHARED_MEM_R_CORE_19,2256,2256
POWER_SHARED_MEM_W_CORE_19,0,0
POWER_SHARED_MEM_R_TAG_CORE_19,2256,2256
POWER_SHARED_MEM_W_TAG_CORE_19,0,0
