## libLLVM.dylib

> `/usr/lib/libLLVM.dylib`

```diff

-32023.621.0.0.0
-  __TEXT.__text: 0x200c3dc
-  __TEXT.__auth_stubs: 0x2ca0
-  __TEXT.__init_offsets: 0x670
-  __TEXT.__const: 0x22359f0
-  __TEXT.__cstring: 0x10c30f
+32023.821.0.0.0
+  __TEXT.__text: 0x20e4a18
+  __TEXT.__auth_stubs: 0x2cd0
+  __TEXT.__init_offsets: 0x67c
+  __TEXT.__const: 0x2684960
+  __TEXT.__cstring: 0x1109b4
   __TEXT.__oslogstring: 0x106
-  __TEXT.__unwind_info: 0x2b2a8
-  __TEXT.__eh_frame: 0x2f00
-  __DATA_CONST.__got: 0x6d8
-  __DATA_CONST.__const: 0x1deea8
-  __AUTH_CONST.__auth_got: 0x1650
-  __AUTH_CONST.__const: 0x642e8
+  __TEXT.__unwind_info: 0x2b6d0
+  __TEXT.__eh_frame: 0x32f8
+  __DATA_CONST.__got: 0x6e8
+  __DATA_CONST.__const: 0x268838
+  __AUTH_CONST.__auth_got: 0x1668
+  __AUTH_CONST.__const: 0x65000
   __AUTH_CONST.__cfstring: 0x20
   __AUTH.__data: 0x128
   __AUTH.__thread_vars: 0x48
-  __AUTH.__thread_bss: 0xb94
-  __DATA.__data: 0x24a0
-  __DATA.__bss: 0x9d08
-  __DATA.__common: 0xd30
-  __DATA_DIRTY.__data: 0x13f8
-  __DATA_DIRTY.__bss: 0x3f134
-  __DATA_DIRTY.__common: 0xc2a8
+  __AUTH.__thread_bss: 0xdff
+  __DATA.__data: 0x24b0
+  __DATA.__bss: 0x7390
+  __DATA.__common: 0xbf0
+  __DATA_DIRTY.__data: 0x1468
+  __DATA_DIRTY.__bss: 0x422ec
+  __DATA_DIRTY.__common: 0xc140
   - /System/Library/Frameworks/CoreFoundation.framework/CoreFoundation
   - /usr/lib/libSystem.B.dylib
+  - /usr/lib/libbz2.1.0.dylib
   - /usr/lib/libc++.1.dylib
   - /usr/lib/libllvm-flatbuffers.dylib
-  UUID: D37A73E1-99AB-39CB-9063-8F7F81C65FE2
-  Functions: 70656
-  Symbols:   21789
-  CStrings:  42668
+  UUID: DE1530BE-BDF2-3B3C-93E9-BA25CA8F8249
+  Functions: 71188
+  Symbols:   21851
+  CStrings:  42959
 
Symbols:
+ _BZ2_bzBuffToBuffCompress
+ _BZ2_bzBuffToBuffDecompress
+ _BZ2_bzDecompress
+ _BZ2_bzDecompressEnd
+ _BZ2_bzDecompressInit
+ __Z15isSmpFlagBitSetRKN4llvm10SampleInfoEPKNS_13IntrinsicInstEi
+ __ZN4llvm10AllocaInst25getDeferredStaticSizeCallEv
+ __ZN4llvm10MCStreamer16emitCFIValOffsetExxNS_5SMLocE
+ __ZN4llvm10MCStreamer24emitCFIAGX3SpecialOffsetExx
+ __ZN4llvm11LLVMContext28setDiagnosticHandlerCallBackEPFvPKNS_14DiagnosticInfoEPvES4_b
+ __ZN4llvm15AGCStatusRecordC1ENS0_17RecordContentKindENS_9StringRefENSt3__18optionalIxEES2_
+ __ZN4llvm15AGCStatusRecordC2ENS0_17RecordContentKindENS_9StringRefENSt3__18optionalIxEES2_
+ __ZN4llvm15callDefaultCtorINS_18LiveDebugVariablesEEEPNS_4PassEv
+ __ZN4llvm16checkPossibleUAFERNS_11InstructionE
+ __ZN4llvm18LiveDebugVariables13releaseMemoryEv
+ __ZN4llvm18LiveDebugVariables13splitRegisterENS_8RegisterENS_8ArrayRefIS1_EERNS_13LiveIntervalsE
+ __ZN4llvm18LiveDebugVariables15emitDebugValuesEPNS_10VirtRegMapE
+ __ZN4llvm18LiveDebugVariables20runOnMachineFunctionERNS_15MachineFunctionE
+ __ZN4llvm18LiveDebugVariables2IDE
+ __ZN4llvm18LiveDebugVariablesC1Ev
+ __ZN4llvm18LiveDebugVariablesC2Ev
+ __ZN4llvm18LiveDebugVariablesD0Ev
+ __ZN4llvm18LiveDebugVariablesD1Ev
+ __ZN4llvm18LiveDebugVariablesD2Ev
+ __ZN4llvm22checkedEraseFromParentERNS_11InstructionE
+ __ZN4llvm23MachineRegionInfoPassIDE
+ __ZN4llvm3AGX9AGCReplay15createFromAGCIRERNS_6ModuleEPNS0_18TelemetryCollectorE
+ __ZN4llvm6Triple23hasGPULegacy2024VariantENS_9StringRefE
+ __ZN4llvm6bz2lib10uncompressENS_9StringRefEPcRm
+ __ZN4llvm6bz2lib10uncompressENS_9StringRefERNS_15SmallVectorImplIcEE
+ __ZN4llvm6bz2lib10uncompressENS_9StringRefERNS_15SmallVectorImplIcEEm
+ __ZN4llvm6bz2lib11isAvailableEv
+ __ZN4llvm6bz2lib8compressENS_9StringRefERNS_15SmallVectorImplIcEEi
+ __ZN4llvm6object16AIRPipelineEntryC1EPKNS0_15MachOObjectFileEyjyy
+ __ZN4llvm6object16AIRPipelineEntryC2EPKNS0_15MachOObjectFileEyjyy
+ __ZN4llvm8Function22setAIRBitcodeValueTypeEPNS_12FunctionTypeE
+ __ZNK4llvm10AllocaInst25getDeferredStaticSizeCallEv
+ __ZNK4llvm18LiveDebugVariables16getAnalysisUsageERNS_13AnalysisUsageE
+ __ZNK4llvm18LiveDebugVariables4dumpEv
+ __ZNK4llvm6Triple16getMacOSXVariantEv
+ __ZNK4llvm6Triple21getAIRVersionedOSNameEv
+ __ZNK4llvm6Triple22getAIRVersionedVariantEv
+ __ZNK4llvm6Triple23getAIRLegacy2024VariantEv
+ __ZNK4llvm6Triple23getGPULegacy2024VariantEv
+ __ZNK4llvm6Triple23hasAIRLegacy2024VariantEv
+ __ZNK4llvm6Triple23hasGPULegacy2024VariantEv
+ __ZNK4llvm6Triple24getAIRUnversionedVariantEv
+ __ZNK4llvm6object18MetalLibObjectFile12hashOfModuleENS1_18iterator_referenceINSt3__111__wrap_iterIPKNS3_10unique_ptrINS_8metallib14MetalLibModuleENS3_14default_deleteIS7_EEEEEEEE
+ __ZNK4llvm6object18MetalLibObjectFile14offsetOfScriptENS1_18iterator_referenceINSt3__111__wrap_iterIPKNS3_10unique_ptrINS_8metallib14MetalLibScriptENS3_14default_deleteIS7_EEEEEEEE
+ __ZNK4llvm6object18MetalLibObjectFile16functionOfModuleENS1_18iterator_referenceINSt3__111__wrap_iterIPKNS3_10unique_ptrINS_8metallib14MetalLibModuleENS3_14default_deleteIS7_EEEEEEEE
+ __ZNK4llvm6object18MetalLibObjectFile16moduleWithOffsetEy
+ __ZNK4llvm6object18MetalLibObjectFile16variableOfModuleENS1_18iterator_referenceINSt3__111__wrap_iterIPKNS3_10unique_ptrINS_8metallib14MetalLibModuleENS3_14default_deleteIS7_EEEEEEEE
+ __ZNK4llvm6object18MetalLibObjectFile18getSymbolImplFlagsENS0_11DataRefImplE
+ __ZNK4llvm6object18MetalLibObjectFile20allModulesCompressedEv
+ __ZNK4llvm6object18MetalLibObjectFile20allScriptsCompressedEv
+ __ZNK4llvm6object18MetalLibObjectFile20allSourcesCompressedEv
+ __ZNK4llvm6object18MetalLibObjectFile22allModulesUncompressedEv
+ __ZNK4llvm6object18MetalLibObjectFile22allScriptsUncompressedEv
+ __ZNK4llvm6object18MetalLibObjectFile22allSourcesUncompressedEv
+ __ZNK4llvm6object18MetalLibObjectFile22getSymbolSourceAddressENS0_11DataRefImplE
+ __ZNK4llvm6object18MetalLibObjectFile23getSymbolReflectionSizeENS0_11DataRefImplE
+ __ZNK4llvm6object18MetalLibObjectFile24allReflectionsCompressedEv
+ __ZNK4llvm6object18MetalLibObjectFile24getSymbolReflectionFlagsENS0_11DataRefImplE
+ __ZNK4llvm6object18MetalLibObjectFile26allReflectionsUncompressedEv
+ __ZNK4llvm6object18MetalLibObjectFile26getSymbolReflectionAddressENS0_11DataRefImplE
+ __ZNK4llvm6object18MetalLibObjectFile27getSymbolSourceDependenciesENS0_11DataRefImplE
+ __ZNK4llvm6object18MetalLibObjectFile29getSymbolImplDecompressedSizeENS0_11DataRefImplE
+ __ZNK4llvm6object18MetalLibObjectFile30materializeReflectionAtAddressEy
+ __ZNK4llvm6object18MetalLibObjectFile34materializeReflectionForFunctionNoEj
+ __ZNK4llvm6object18MetalLibObjectFile34materializeReflectionForVariableNoEj
+ __ZNK4llvm6object18MetalLibObjectFile35getSymbolReflectionDecompressedSizeENS0_11DataRefImplE
+ __ZNK4llvm6object18MetalLibObjectFile8asSymbolENS1_18iterator_referenceINSt3__111__wrap_iterIPKNS3_10unique_ptrINS_8metallib16MetalLibFunctionENS3_14default_deleteIS7_EEEEEEEE
+ __ZNK4llvm6object18MetalLibObjectFile8asSymbolENS1_18iterator_referenceINSt3__111__wrap_iterIPKNS3_10unique_ptrINS_8metallib16MetalLibVariableENS3_14default_deleteIS7_EEEEEEEE
+ __ZNK4llvm8Function22getAIRBitcodeValueTypeEv
+ __ZNK4llvm8Function22hasAIRBitcodeValueTypeEv
+ __ZTVN4llvm18LiveDebugVariablesE
+ __ZTVNSt3__115basic_streambufIcNS_11char_traitsIcEEEE
- _MachineRegionInfoPassID
- __ZN4llvm11LLVMContext28setDiagnosticHandlerCallBackEPFvRKNS_14DiagnosticInfoEPvES4_b
- __ZN4llvm15AGCStatusRecordC1ENS0_17RecordContentKindENS_9StringRefExS2_
- __ZN4llvm15AGCStatusRecordC2ENS0_17RecordContentKindENS_9StringRefExS2_
- __ZN4llvm3AGX9AGCReplay15createFromAGCIRERNS_6ModuleE
- __ZNK4llvm6object18MetalLibObjectFile12hashOfModuleENSt3__111__wrap_iterIPKNS2_10unique_ptrINS_8metallib14MetalLibModuleENS2_14default_deleteIS6_EEEEEE
- __ZNK4llvm6object18MetalLibObjectFile16functionOfModuleENSt3__111__wrap_iterIPKNS2_10unique_ptrINS_8metallib14MetalLibModuleENS2_14default_deleteIS6_EEEEEE
- __ZNK4llvm6object18MetalLibObjectFile16variableOfModuleENSt3__111__wrap_iterIPKNS2_10unique_ptrINS_8metallib14MetalLibModuleENS2_14default_deleteIS6_EEEEEE
- __ZNK4llvm6object18MetalLibObjectFile27materializePublicMetadataNoEj
- __ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE7compareEmmPKc
- __ZNSt3__113basic_ostreamIcNS_11char_traitsIcEEElsEf
- __ZNSt3__115basic_streambufIcNS_11char_traitsIcEEEC2Ev
- __ZNSt3__115basic_streambufIcNS_11char_traitsIcEEED2Ev
- _getrusage
- _wmemchr
CStrings:
+ "\t\t\"CMWMisses\": "
+ "\t\t\"CMWReads\": "
+ "\t\t\"CMWWrites\": "
+ "\t\t\"DL0Reads\": "
+ "\t\t\"DL0Writes\": "
+ "\t\t\"ROCReads\": "
+ "\t\t\"ResBusForwards\": "
+ "\t\t\"SkidHits\": "
+ "\t\"StaticMetrics\": {\n"
+ "\t.cfi_agx3_special_offset "
+ "\t.cfi_val_offset "
+ "\tMayLoad: "
+ "\t}\n}\n"
+ "\nCMWMisses: "
+ "\nCMWReads: "
+ "\nCMWWrites: "
+ "\nDL0Reads: "
+ "\nDL0Writes: "
+ "\nIntegralDL0CachePressure: "
+ "\nROCReads: "
+ "\nSkidHits: "
+ " 2B Misses"
+ " 2B Transactions"
+ "%0.3f KCacheline * Cycles per Thread"
+ "), likely causing a later UAF.\n"
+ "------ Build Request Info "
+ ".cfi_agx3_special_offset"
+ ".cfi_val_offset"
+ ".temp"
+ "// MWRB Misses: { "
+ "17"
+ "18"
+ "19"
+ "32023.821"
+ "7.14.2"
+ "7.15.3"
+ "8xMSAA is not supported, but 8xMSAA intrinsic is present"
+ "AGX ReplacePointersWithGeneric"
+ "AGX3 CWM pre-processor pass"
+ "AGX3 Drop Initializations of Zero"
+ "AGX3 managed WRB Allocator pass"
+ "AGX3CMWAllocator"
+ "AGX3DropInitZero"
+ "BranchUniformBegin"
+ "BranchUniformControlled"
+ "BranchUniformElseBegin"
+ "Build Request Info"
+ "CMWMisses"
+ "CMWReads"
+ "CMWWrites"
+ "CSR_AGX2_FBWRITE"
+ "CSR_AGX3_FBWRITE"
+ "CSR_AGX3_FBWRITE_FOR_CMW"
+ "CSR_AGX3_PR_FOR_CMW"
+ "DL0Reads"
+ "DL0Writes"
+ "DW_CFA_AGX3_special_offset_extended"
+ "DW_CFA_AGX3_special_offset_extended_sf"
+ "DW_LANG_Metal"
+ "ElseBegin"
+ "Enable -time-passes inst count tracking (this may be slow)"
+ "Enable CMW optimizations"
+ "Expecting integer mode 0 for D2I_UNSIGNED or 1 for D2I_SIGNED"
+ "FP64 operations are not supported"
+ "Failed to find a valid fixup for bu"
+ "GPR16_aligned_shifted"
+ "GPR16_aligned_shifted_with_GPR32tup12_with_hsub0_hsub1_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_in_GPR32tup8_alignedrc_shifted"
+ "GPR16_aligned_shifted_with_GPR32tup12_with_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_in_GPR32tup8_alignedrc"
+ "GPR16_aligned_shifted_with_GPR32tup12_with_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_in_GPR32tup8_alignedrc_shifted"
+ "GPR16_aligned_shifted_with_GPR32tup12_with_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_in_GPR32tup8_alignedrc"
+ "GPR16_aligned_shifted_with_GPR32tup12_with_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_in_GPR32tup8_alignedrc_shifted"
+ "GPR16_aligned_shifted_with_GPR32tup12_with_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_in_GPR32tup8_alignedrc"
+ "GPR16_aligned_shifted_with_GPR32tup12_with_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_in_GPR32tup8_alignedrc_shifted"
+ "GPR16_aligned_shifted_with_GPR32tup16_with_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_hsub24_hsub25_in_GPR32tup12_with_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_in_GPR32tup8_alignedrc"
+ "GPR16_aligned_shifted_with_GPR32tup16_with_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_hsub24_hsub25_in_GPR32tup12_with_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_in_GPR32tup8_alignedrc_shifted"
+ "GPR16_aligned_shifted_with_GPR32tup16_with_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_hsub24_hsub25_hsub26_hsub27_in_GPR32tup12_with_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_in_GPR32tup8_alignedrc_shifted"
+ "GPR16_aligned_shifted_with_GPR32tup8_alignedrc_shifted"
+ "GPR16_aligned_shifted_with_GPR32tup9_with_hsub0_hsub1_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_in_GPR16tup16_128balignedrc_shifted_and_GPR32tup8_alignedrc"
+ "GPR16_aligned_shifted_with_GPR32tup9_with_hsub0_hsub1_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_in_GPR32tup8_alignedrc_shifted"
+ "GPR16_aligned_with_GPR32tup12_with_hsub0_hsub1_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_in_GPR32tup8_alignedrc_shifted"
+ "GPR16_aligned_with_GPR32tup12_with_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_in_GPR32tup8_alignedrc_shifted"
+ "GPR16_aligned_with_GPR32tup12_with_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_in_GPR32tup8_alignedrc_shifted"
+ "GPR16_aligned_with_GPR32tup12_with_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_in_GPR32tup8_alignedrc_shifted"
+ "GPR16_aligned_with_GPR32tup16_with_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_hsub24_hsub25_in_GPR32tup12_with_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_in_GPR32tup8_alignedrc"
+ "GPR16_aligned_with_GPR32tup16_with_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_hsub24_hsub25_in_GPR32tup12_with_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_in_GPR32tup8_alignedrc_shifted"
+ "GPR16_aligned_with_GPR32tup16_with_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_hsub24_hsub25_hsub26_hsub27_in_GPR32tup12_with_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_in_GPR32tup8_alignedrc"
+ "GPR16_aligned_with_GPR32tup16_with_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_hsub24_hsub25_hsub26_hsub27_in_GPR32tup12_with_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_in_GPR32tup8_alignedrc_shifted"
+ "GPR16_aligned_with_GPR32tup8_alignedrc_shifted"
+ "GPR16_aligned_with_GPR32tup9_with_hsub0_hsub1_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_in_GPR16tup16_128balignedrc_shifted_and_GPR32tup8_alignedrc"
+ "GPR16_aligned_with_GPR32tup9_with_hsub0_hsub1_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_in_GPR32tup8_alignedrc_shifted"
+ "GPR32tup12_with_hsub0_hsub1_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_in_GPR32tup8_alignedrc_shifted"
+ "GPR32tup16_with_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_hsub24_hsub25_in_GPR32tup12_with_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_in_GPR32tup8_alignedrc"
+ "GPR32tup16_with_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_hsub24_hsub25_in_GPR32tup12_with_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_in_GPR32tup8_alignedrc_shifted"
+ "GPR32tup8_alignedrc_shifted"
+ "GPR32tup8_alignedrc_shifted_with_GPR32tup12_with_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_in_GPR32tup8_alignedrc"
+ "GPR32tup8_alignedrc_shifted_with_GPR32tup16_with_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_hsub24_hsub25_in_GPR32tup12_with_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_in_GPR32tup8_alignedrc"
+ "GPR32tup8_alignedrc_shifted_with_GPR32tup16_with_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_hsub24_hsub25_in_GPR32tup12_with_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_in_GPR32tup8_alignedrc_shifted"
+ "GPR32tup9_with_hsub0_hsub1_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_in_GPR32tup8_alignedrc_shifted"
+ "GPR32tup9_with_hsub0_hsub1_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_in_GPR32tup8_alignedrc_with_GPR32tup12_with_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_in_GPR32tup8_alignedrc"
+ "IfBegin"
+ "IfElseBegin"
+ "InstCombine attempted to erase used instruction ("
+ "IntegralDL0CachePressure"
+ "InvertPredicate"
+ "LLVM version 32023.821"
+ "LoopBackedge"
+ "LoopBegin"
+ "LoopBreak"
+ "LoopEndEpilog"
+ "NonConstFlagRegCount"
+ "Occupants"
+ "OptimizedLoopEpilog"
+ "OptimizedUnstructuredLoopExit"
+ "PercentAGX3Reg"
+ "Print default values for named operands"
+ "ROCReads"
+ "Replace all pointers with generic"
+ "Replace device pointers with generic"
+ "Replace pointers with generic"
+ "Replace thread group pointers with generic"
+ "Replace thread private pointers with generic"
+ "SkidHits"
+ "SkipUnstructuredSuccessorEmit"
+ "Special register not implemented yet for AGX3"
+ "SpillSlotFIs"
+ "Unexpected native address space in: "
+ "Unhandled mspace"
+ "UnmodeledSideEffects: "
+ "UnstructuredCndEnd"
+ "UnstructuredProlog"
+ "UnwindableHollowFrames"
+ "UnwindableHollowFramesFISlot"
+ "WriteBIT_ReadNORM_IC_ReadNORM_IC_ReadNORM_IC"
+ "WriteConvert_ReadNORM_IC"
+ "WriteConvert_ReadNORM_IC_ReadNORM_IC"
+ "WriteF16FMASHFF_ReadPERM_ReadPERM"
+ "WriteF16FMASHFF_ReadPERM_ReadPERM_ReadNORM"
+ "WriteF16FMASHFF_ReadPERM_ReadPERM_ReadNORM_ReadNORM"
+ "WriteF32FMASHFF_ReadPERM_ReadPERM"
+ "WriteF32FMASHFF_ReadPERM_ReadPERM_ReadCONV"
+ "WriteF32FMASHFF_ReadPERM_ReadPERM_ReadCONV_ReadCONV"
+ "WriteF32FMASHFF_ReadPERM_ReadPERM_ReadCONV_ReadNORM"
+ "WriteF32FMASHFF_ReadPERM_ReadPERM_ReadNORM"
+ "WriteF32FMASHFF_ReadPERM_ReadPERM_ReadNORM_ReadCONV"
+ "WriteF32FMASHFF_ReadPERM_ReadPERM_ReadNORM_ReadNORM"
+ "WriteF32GradSat_ReadPERM"
+ "WriteF32Grad_ReadPERM"
+ "WriteF32MathPowr_ReadCONV_ReadCONV_ReadNORM_IC"
+ "WriteF32MathPowr_ReadCONV_ReadNORM_IC"
+ "WriteF32MathPowr_ReadCONV_ReadNORM_IC_ReadNORM_IC"
+ "WriteF32MathPowr_ReadNORM_IC"
+ "WriteF32MathPowr_ReadNORM_IC_ReadCONV"
+ "WriteF32MathPowr_ReadNORM_IC_ReadCONV_ReadNORM_IC"
+ "WriteF32MathPowr_ReadNORM_IC_ReadNORM_IC"
+ "WriteF32MathPowr_ReadNORM_IC_ReadNORM_IC_ReadNORM_IC"
+ "WriteF32Math_ReadCONV_ReadCONV"
+ "WriteF32Math_ReadCONV_ReadNORM_IC"
+ "WriteF32Math_ReadCONV_ReadNORM_IC_ReadCONV"
+ "WriteF32Math_ReadCONV_ReadNORM_IC_ReadNORM_IC"
+ "WriteF32Math_ReadNORM_IC"
+ "WriteF32Math_ReadNORM_IC_ReadCONV"
+ "WriteF32Math_ReadNORM_IC_ReadCONV_ReadCONV"
+ "WriteF32Math_ReadNORM_IC_ReadCONV_ReadNORM_IC"
+ "WriteF32Math_ReadNORM_IC_ReadNORM_IC"
+ "WriteF32Math_ReadNORM_IC_ReadNORM_IC_ReadCONV"
+ "WriteF32Math_ReadNORM_IC_ReadNORM_IC_ReadNORM_IC"
+ "WriteFLTNORM_US16_ReadCONV_ReadNORM_IC"
+ "WriteFLTNORM_US16_ReadNORM_IC"
+ "WriteFLTNORM_US16_ReadNORM_IC_ReadCONV"
+ "WriteFLTNORM_US16_ReadNORM_IC_ReadNORM_IC"
+ "WriteFMAT4x4_16_ReadPERM"
+ "WriteFMAT4x4_16_ReadPERM_ReadNORM"
+ "WriteFMAT4x4_16_ReadPERM_ReadPERM"
+ "WriteFMAT4x4_16_ReadPERM_ReadPERM_ReadNORM"
+ "WriteFMAT8x8_16_ReadPERM"
+ "WriteFMAT8x8_16_ReadPERM_ReadNORM"
+ "WriteFMAT8x8_16_ReadPERM_ReadPERM"
+ "WriteFMAT8x8_16_ReadPERM_ReadPERM_ReadNORM"
+ "WriteGEMM_16_4_ReadTEC_2_ReadTEC_2"
+ "WriteGEMM_16_4_ReadTEC_2_ReadTEC_2_ReadAcc_3"
+ "WriteGEMM_17_4_ReadTEC_2_ReadTEC_2"
+ "WriteGEMM_17_4_ReadTEC_2_ReadTEC_2_ReadAcc_4"
+ "WriteGEMM_18_4_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_18_4_ReadTEC_1_ReadTEC_1_ReadAcc_5"
+ "WriteGEMM_18_4_ReadTEC_1_ReadTEC_1_ReadAcc_5_ReadTEC_1"
+ "WriteGEMM_18_4_ReadTEC_1_ReadTEC_1_ReadAcc_5_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_18_4_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_18_4_ReadTEC_1_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_19_4_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_19_4_ReadTEC_1_ReadTEC_1_ReadAcc_6"
+ "WriteGEMM_19_4_ReadTEC_1_ReadTEC_1_ReadAcc_6_ReadTEC_1"
+ "WriteGEMM_19_4_ReadTEC_1_ReadTEC_1_ReadAcc_6_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_19_4_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_19_4_ReadTEC_1_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_20_8_OR_16_4_ReadTEC_2_ReadTEC_2"
+ "WriteGEMM_20_8_OR_16_4_ReadTEC_2_ReadTEC_2_ReadAcc_18"
+ "WriteGEMM_20_8_ReadTEC_2_ReadTEC_2"
+ "WriteGEMM_20_8_ReadTEC_2_ReadTEC_2_ReadAcc_7"
+ "WriteGEMM_21_8_OR_17_4_ReadTEC_2_ReadTEC_2"
+ "WriteGEMM_21_8_OR_17_4_ReadTEC_2_ReadTEC_2_ReadAcc_19"
+ "WriteGEMM_21_8_ReadTEC_2_ReadTEC_2"
+ "WriteGEMM_21_8_ReadTEC_2_ReadTEC_2_ReadAcc_8"
+ "WriteGEMM_22_8_OR_18_4_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_22_8_OR_18_4_ReadTEC_1_ReadTEC_1_ReadAcc_20"
+ "WriteGEMM_22_8_OR_18_4_ReadTEC_1_ReadTEC_1_ReadAcc_20_ReadTEC_1"
+ "WriteGEMM_22_8_OR_18_4_ReadTEC_1_ReadTEC_1_ReadAcc_20_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_22_8_OR_18_4_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_22_8_OR_18_4_ReadTEC_1_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_22_8_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_22_8_ReadTEC_1_ReadTEC_1_ReadAcc_9"
+ "WriteGEMM_22_8_ReadTEC_1_ReadTEC_1_ReadAcc_9_ReadTEC_1"
+ "WriteGEMM_22_8_ReadTEC_1_ReadTEC_1_ReadAcc_9_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_22_8_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_22_8_ReadTEC_1_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_23_8_OR_19_4_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_23_8_OR_19_4_ReadTEC_1_ReadTEC_1_ReadAcc_21"
+ "WriteGEMM_23_8_OR_19_4_ReadTEC_1_ReadTEC_1_ReadAcc_21_ReadTEC_1"
+ "WriteGEMM_23_8_OR_19_4_ReadTEC_1_ReadTEC_1_ReadAcc_21_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_23_8_OR_19_4_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_23_8_OR_19_4_ReadTEC_1_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_23_8_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_23_8_ReadTEC_1_ReadTEC_1_ReadAcc_10"
+ "WriteGEMM_23_8_ReadTEC_1_ReadTEC_1_ReadAcc_10_ReadTEC_1"
+ "WriteGEMM_23_8_ReadTEC_1_ReadTEC_1_ReadAcc_10_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_23_8_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_23_8_ReadTEC_1_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_23_8_ReadTEC_2_ReadTEC_2"
+ "WriteGEMM_23_8_ReadTEC_2_ReadTEC_2_ReadAcc_10"
+ "WriteGEMM_25_8_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_25_8_ReadTEC_1_ReadTEC_1_ReadAcc_11"
+ "WriteGEMM_25_8_ReadTEC_1_ReadTEC_1_ReadAcc_11_ReadTEC_1"
+ "WriteGEMM_25_8_ReadTEC_1_ReadTEC_1_ReadAcc_11_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_25_8_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_25_8_ReadTEC_1_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_29_16_OR_21_8_ReadTEC_2_ReadTEC_2"
+ "WriteGEMM_29_16_OR_21_8_ReadTEC_2_ReadTEC_2_ReadAcc_22"
+ "WriteGEMM_29_16_ReadTEC_2_ReadTEC_2"
+ "WriteGEMM_29_16_ReadTEC_2_ReadTEC_2_ReadAcc_12"
+ "WriteGEMM_30_16_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_30_16_ReadTEC_1_ReadTEC_1_ReadAcc_13"
+ "WriteGEMM_30_16_ReadTEC_1_ReadTEC_1_ReadAcc_13_ReadTEC_1"
+ "WriteGEMM_30_16_ReadTEC_1_ReadTEC_1_ReadAcc_13_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_30_16_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_30_16_ReadTEC_1_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_31_16_OR_23_8_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_31_16_OR_23_8_ReadTEC_1_ReadTEC_1_ReadAcc_23"
+ "WriteGEMM_31_16_OR_23_8_ReadTEC_1_ReadTEC_1_ReadAcc_23_ReadTEC_1"
+ "WriteGEMM_31_16_OR_23_8_ReadTEC_1_ReadTEC_1_ReadAcc_23_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_31_16_OR_23_8_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_31_16_OR_23_8_ReadTEC_1_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_31_16_OR_23_8_ReadTEC_2_ReadTEC_2"
+ "WriteGEMM_31_16_OR_23_8_ReadTEC_2_ReadTEC_2_ReadAcc_23"
+ "WriteGEMM_31_16_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_31_16_ReadTEC_1_ReadTEC_1_ReadAcc_14"
+ "WriteGEMM_31_16_ReadTEC_1_ReadTEC_1_ReadAcc_14_ReadTEC_1"
+ "WriteGEMM_31_16_ReadTEC_1_ReadTEC_1_ReadAcc_14_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_31_16_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_31_16_ReadTEC_1_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_31_16_ReadTEC_2_ReadTEC_2"
+ "WriteGEMM_31_16_ReadTEC_2_ReadTEC_2_ReadAcc_14"
+ "WriteGEMM_33_16_OR_25_8_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_33_16_OR_25_8_ReadTEC_1_ReadTEC_1_ReadAcc_24"
+ "WriteGEMM_33_16_OR_25_8_ReadTEC_1_ReadTEC_1_ReadAcc_24_ReadTEC_1"
+ "WriteGEMM_33_16_OR_25_8_ReadTEC_1_ReadTEC_1_ReadAcc_24_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_33_16_OR_25_8_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_33_16_OR_25_8_ReadTEC_1_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_33_16_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_33_16_ReadTEC_1_ReadTEC_1_ReadAcc_15"
+ "WriteGEMM_33_16_ReadTEC_1_ReadTEC_1_ReadAcc_15_ReadTEC_1"
+ "WriteGEMM_33_16_ReadTEC_1_ReadTEC_1_ReadAcc_15_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_33_16_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_33_16_ReadTEC_1_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_47_32_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_47_32_ReadTEC_1_ReadTEC_1_ReadAcc_16"
+ "WriteGEMM_47_32_ReadTEC_1_ReadTEC_1_ReadAcc_16_ReadTEC_1"
+ "WriteGEMM_47_32_ReadTEC_1_ReadTEC_1_ReadAcc_16_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_47_32_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_47_32_ReadTEC_1_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_49_32_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_49_32_ReadTEC_1_ReadTEC_1_ReadAcc_17"
+ "WriteGEMM_49_32_ReadTEC_1_ReadTEC_1_ReadAcc_17_ReadTEC_1"
+ "WriteGEMM_49_32_ReadTEC_1_ReadTEC_1_ReadAcc_17_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_49_32_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteGEMM_49_32_ReadTEC_1_ReadTEC_1_ReadTEC_1_ReadTEC_1"
+ "WriteINT64_ReadNORM_IC_ReadNORM_IC"
+ "WriteINT64_ReadNORM_IC_ReadNORM_IC_ReadNORM_IC"
+ "WriteINT_ReadCONV_ReadCONV"
+ "WriteIssue"
+ "WriteLMEM_ReadTECAGEN_ReadIPR_ReadTECAGEN"
+ "WriteLMEM_ReadTECAGEN_ReadTECAGEN_ReadIPR_ReadTECAGEN"
+ "WriteLMEM_ReadTECAGEN_ReadTECAGEN_ReadTECAGEN_ReadTECAGEN_ReadTECAGEN"
+ "WriteMADINT_ReadNORM_IC_ReadNORM_IC_ReadNORM_IC"
+ "WriteNORMFLT_ReadNORM_IC"
+ "WritePACK3_ReadCONV"
+ "WritePACK3_ReadCONV_ReadCONV"
+ "WritePACK3_ReadCONV_ReadCONV_ReadCONV"
+ "WritePACK3_ReadCONV_ReadCONV_ReadNORM_IC"
+ "WritePACK3_ReadCONV_ReadNORM_IC"
+ "WritePACK3_ReadCONV_ReadNORM_IC_ReadCONV"
+ "WritePACK3_ReadCONV_ReadNORM_IC_ReadNORM_IC"
+ "WritePACK3_ReadNORM_IC"
+ "WritePACK3_ReadNORM_IC_ReadCONV"
+ "WritePACK3_ReadNORM_IC_ReadCONV_ReadCONV"
+ "WritePACK3_ReadNORM_IC_ReadCONV_ReadNORM_IC"
+ "WritePACK3_ReadNORM_IC_ReadNORM_IC"
+ "WritePACK3_ReadNORM_IC_ReadNORM_IC_ReadCONV"
+ "WritePACK3_ReadNORM_IC_ReadNORM_IC_ReadNORM_IC"
+ "WritePACK4_ReadCONV"
+ "WritePACK4_ReadCONV_ReadCONV"
+ "WritePACK4_ReadCONV_ReadCONV_ReadNORM_IC"
+ "WritePACK4_ReadCONV_ReadCONV_ReadNORM_ICPlus1"
+ "WritePACK4_ReadCONV_ReadCONV_ReadNORM_ICPlus1_ReadNORM_IC"
+ "WritePACK4_ReadCONV_ReadCONV_ReadNORM_ICPlus1_ReadNORM_ICPlus1"
+ "WritePACK4_ReadCONV_ReadCONV_ReadNORM_IC_ReadNORM_IC"
+ "WritePACK4_ReadCONV_ReadCONV_ReadNORM_IC_ReadNORM_ICPlus1"
+ "WritePACK4_ReadCONV_ReadNORM_IC"
+ "WritePACK4_ReadCONV_ReadNORM_ICPlus1"
+ "WritePACK4_ReadCONV_ReadNORM_ICPlus1_ReadNORM_IC"
+ "WritePACK4_ReadCONV_ReadNORM_ICPlus1_ReadNORM_ICPlus1"
+ "WritePACK4_ReadCONV_ReadNORM_IC_ReadNORM_IC"
+ "WritePACK4_ReadCONV_ReadNORM_IC_ReadNORM_ICPlus1"
+ "WritePACK4_ReadCONV_ReadNORM_IC_ReadNORM_ICPlus1_ReadNORM_IC"
+ "WritePACK4_ReadCONV_ReadNORM_IC_ReadNORM_ICPlus1_ReadNORM_ICPlus1"
+ "WritePACK4_ReadCONV_ReadNORM_IC_ReadNORM_IC_ReadNORM_IC"
+ "WritePACK4_ReadCONV_ReadNORM_IC_ReadNORM_IC_ReadNORM_ICPlus1"
+ "WritePACK4_ReadNORM_IC"
+ "WritePACK4_ReadNORM_ICPlus1"
+ "WritePACK4_ReadNORM_ICPlus1_ReadNORM_IC"
+ "WritePACK4_ReadNORM_ICPlus1_ReadNORM_ICPlus1"
+ "WritePACK4_ReadNORM_IC_ReadCONV"
+ "WritePACK4_ReadNORM_IC_ReadCONV_ReadNORM_IC"
+ "WritePACK4_ReadNORM_IC_ReadCONV_ReadNORM_ICPlus1"
+ "WritePACK4_ReadNORM_IC_ReadCONV_ReadNORM_ICPlus1_ReadNORM_IC"
+ "WritePACK4_ReadNORM_IC_ReadCONV_ReadNORM_ICPlus1_ReadNORM_ICPlus1"
+ "WritePACK4_ReadNORM_IC_ReadCONV_ReadNORM_IC_ReadNORM_IC"
+ "WritePACK4_ReadNORM_IC_ReadCONV_ReadNORM_IC_ReadNORM_ICPlus1"
+ "WritePACK4_ReadNORM_IC_ReadNORM_IC"
+ "WritePACK4_ReadNORM_IC_ReadNORM_ICPlus1"
+ "WritePACK4_ReadNORM_IC_ReadNORM_ICPlus1_ReadNORM_IC"
+ "WritePACK4_ReadNORM_IC_ReadNORM_ICPlus1_ReadNORM_ICPlus1"
+ "WritePACK4_ReadNORM_IC_ReadNORM_IC_ReadNORM_IC"
+ "WritePACK4_ReadNORM_IC_ReadNORM_IC_ReadNORM_ICPlus1"
+ "WritePACK4_ReadNORM_IC_ReadNORM_IC_ReadNORM_ICPlus1_ReadNORM_IC"
+ "WritePACK4_ReadNORM_IC_ReadNORM_IC_ReadNORM_ICPlus1_ReadNORM_ICPlus1"
+ "WritePACK4_ReadNORM_IC_ReadNORM_IC_ReadNORM_IC_ReadNORM_IC"
+ "WritePACK4_ReadNORM_IC_ReadNORM_IC_ReadNORM_IC_ReadNORM_ICPlus1"
+ "WritePACKUNPACKFlt1_ReadNORM"
+ "WritePACKUNPACKFlt2_ReadNORM"
+ "WritePACKUNPACKFlt3_ReadNORM"
+ "WritePACKUNPACKInt1_ReadNORM"
+ "WritePACKUNPACKInt2_ReadNORM"
+ "WritePACKUNPACKInt3_ReadNORM"
+ "WritePERMSCIB_ReadPERM_ReadPERM"
+ "WriteRINTSat_ReadNORM_IC"
+ "WriteRINT_ReadNORM_IC"
+ "WriteSCIBLatency4_ReadNORM"
+ "WriteSCIBLatency4_WriteSELFlag"
+ "WriteSCIBLatency4_WriteSELFlag_ReadTECAGEN"
+ "WriteSCIBLatency4_WriteSELFlag_ReadTECAGEN_ReadTECAGEN"
+ "WriteSELFlag_ReadCONV"
+ "WriteSELFlag_ReadCONV_ReadCONV_ReadCONV"
+ "WriteSELFlag_ReadCONV_ReadCONV_ReadNORM"
+ "WriteSELFlag_ReadCONV_ReadNORM"
+ "WriteSELFlag_ReadCONV_ReadNORM_ReadCONV"
+ "WriteSELFlag_ReadCONV_ReadNORM_ReadNORM"
+ "WriteSELFlag_ReadNORM_ReadCONV"
+ "WriteSELFlag_ReadNORM_ReadCONV_ReadCONV"
+ "WriteSELFlag_ReadNORM_ReadCONV_ReadNORM"
+ "WriteSELFlag_ReadNORM_ReadNORM_ReadCONV"
+ "[compressed] reflection flatbuffer required"
+ "agx.known_clr_copy"
+ "agx.logical_raster_order_group"
+ "agx.multiple_slabs"
+ "agx.skip_prid_allocation"
+ "agx.use_render_target_virtualisation_prids"
+ "agx3-cmw-allocator"
+ "agx3-cmw-preprocessor"
+ "agx3-constant-merger"
+ "agx3-drop-init-zero"
+ "agx3-mem-op-verifier"
+ "agx3-nopifier"
+ "agx3-uni128"
+ "agx3-uni256"
+ "agx3-uni48"
+ "agx3-uni512"
+ "agx_fbwrite"
+ "air.bitcode.types."
+ "air32_v28"
+ "air32_v28-apple-darwin"
+ "air64_v28"
+ "air64_v28-apple-darwin"
+ "anonymous_"
+ "asm-verbose-operands"
+ "bit_flags_set"
+ "build_request_info"
+ "bz2lib error: BZ_CONFIG_ERROR"
+ "bz2lib error: BZ_DATA_ERROR"
+ "bz2lib error: BZ_DATA_ERROR_MAGIC"
+ "bz2lib error: BZ_IO_ERROR"
+ "bz2lib error: BZ_MEM_ERROR"
+ "bz2lib error: BZ_OUTBUFF_FULL"
+ "bz2lib error: BZ_PARAM_ERROR"
+ "bz2lib error: BZ_SEQUENCE_ERROR"
+ "bz2lib error: BZ_UNEXPECTED_EOF"
+ "corrupted compressed bitcode"
+ "deferred-static-alloca-size"
+ "drop-gpr-clear-init"
+ "enable-cmw-allocator"
+ "fixup_agx3_b_offset_0_l1m15o17_l16m16o31_l17m17o31_l18m18o31_l19m19o31_l20m20o31_l21m21o31_l22m22o31_l23m23o31_l24m24o31_l25m25o31_l26m26o31_l27m27o31_l28m28o31_l29m29o31_l30m30o31_l31m31o31_l32m32o31_l33m33o31_l34m34o31_l35m35o31_l36m36o31_l37m37o31_l38m38o31_l39m39o31_l40m40o31_l41m41o31_l42m42o31_l43m43o31_l44m44o31_l45m45o31_l46m46o31_l47m47o31"
+ "fixup_agx3_b_offset_1_l1m31o17_l32m32o47_l33m33o47_l34m34o47_l35m35o47_l36m36o47_l37m37o47_l38m38o47_l39m39o47_l40m40o47_l41m41o47_l42m42o47_l43m43o47_l44m44o47_l45m45o47_l46m46o47_l47m47o47"
+ "fixup_agx3_b_offset_2_l1m47o17"
+ "fixup_agx3_b_offset_3_l1m15o17_l16m16o31_l17m17o31_l18m18o31_l19m19o31_l20m20o31_l21m21o31_l22m22o31_l23m23o31_l24m24o31_l25m25o31_l26m26o31_l27m27o31_l28m28o31_l29m29o31_l30m30o31_l31m31o31_l32m32o31_l33m33o31_l34m34o31_l35m35o31_l36m36o31_l37m37o31_l38m38o31_l39m39o31_l40m40o31_l41m41o31_l42m42o31_l43m43o31_l44m44o31_l45m45o31_l46m46o31_l47m47o31"
+ "fixup_agx3_b_offset_4_l1m31o17_l32m32o47_l33m33o47_l34m34o47_l35m35o47_l36m36o47_l37m37o47_l38m38o47_l39m39o47_l40m40o47_l41m41o47_l42m42o47_l43m43o47_l44m44o47_l45m45o47_l46m46o47_l47m47o47"
+ "fixup_agx3_b_offset_5_l1m47o17"
+ "fixup_agx3_bl_offset_0_l1m15o17_l16m16o31_l17m17o31_l18m18o31_l19m19o31_l20m20o31_l21m21o31_l22m22o31_l23m23o31_l24m24o31_l25m25o31_l26m26o31_l27m27o31_l28m28o31_l29m29o31_l30m30o31_l31m31o31_l32m32o31_l33m33o31_l34m34o31_l35m35o31_l36m36o31_l37m37o31_l38m38o31_l39m39o31_l40m40o31_l41m41o31_l42m42o31_l43m43o31_l44m44o31_l45m45o31_l46m46o31_l47m47o31"
+ "fixup_agx3_bl_offset_1_l1m31o17_l32m32o47_l33m33o47_l34m34o47_l35m35o47_l36m36o47_l37m37o47_l38m38o47_l39m39o47_l40m40o47_l41m41o47_l42m42o47_l43m43o47_l44m44o47_l45m45o47_l46m46o47_l47m47o47"
+ "fixup_agx3_bl_offset_2_l1m47o17"
+ "fixup_agx3_bl_offset_3_l1m15o17_l16m16o31_l17m17o31_l18m18o31_l19m19o31_l20m20o31_l21m21o31_l22m22o31_l23m23o31_l24m24o31_l25m25o31_l26m26o31_l27m27o31_l28m28o31_l29m29o31_l30m30o31_l31m31o31_l32m32o31_l33m33o31_l34m34o31_l35m35o31_l36m36o31_l37m37o31_l38m38o31_l39m39o31_l40m40o31_l41m41o31_l42m42o31_l43m43o31_l44m44o31_l45m45o31_l46m46o31_l47m47o31"
+ "fixup_agx3_bl_offset_4_l1m31o17_l32m32o47_l33m33o47_l34m34o47_l35m35o47_l36m36o47_l37m37o47_l38m38o47_l39m39o47_l40m40o47_l41m41o47_l42m42o47_l43m43o47_l44m44o47_l45m45o47_l46m46o47_l47m47o47"
+ "fixup_agx3_bl_offset_5_l1m47o17"
+ "fixup_agx3_bn_offset_0_l1m15o17_l16m16o31_l17m17o31_l18m18o31_l19m19o31_l20m20o31_l21m21o31_l22m22o31_l23m23o31_l24m24o31_l25m25o31_l26m26o31_l27m27o31_l28m28o31_l29m29o31_l30m30o31_l31m31o31_l32m32o31_l33m33o31_l34m34o31_l35m35o31_l36m36o31_l37m37o31_l38m38o31_l39m39o31_l40m40o31_l41m41o31_l42m42o31_l43m43o31_l44m44o31_l45m45o31_l46m46o31_l47m47o31"
+ "fixup_agx3_bn_offset_1_l1m31o17_l32m32o47_l33m33o47_l34m34o47_l35m35o47_l36m36o47_l37m37o47_l38m38o47_l39m39o47_l40m40o47_l41m41o47_l42m42o47_l43m43o47_l44m44o47_l45m45o47_l46m46o47_l47m47o47"
+ "fixup_agx3_bn_offset_2_l1m47o17"
+ "fixup_agx3_bn_offset_3_l1m15o17_l16m16o31_l17m17o31_l18m18o31_l19m19o31_l20m20o31_l21m21o31_l22m22o31_l23m23o31_l24m24o31_l25m25o31_l26m26o31_l27m27o31_l28m28o31_l29m29o31_l30m30o31_l31m31o31_l32m32o31_l33m33o31_l34m34o31_l35m35o31_l36m36o31_l37m37o31_l38m38o31_l39m39o31_l40m40o31_l41m41o31_l42m42o31_l43m43o31_l44m44o31_l45m45o31_l46m46o31_l47m47o31"
+ "fixup_agx3_bn_offset_4_l1m31o17_l32m32o47_l33m33o47_l34m34o47_l35m35o47_l36m36o47_l37m37o47_l38m38o47_l39m39o47_l40m40o47_l41m41o47_l42m42o47_l43m43o47_l44m44o47_l45m45o47_l46m46o47_l47m47o47"
+ "fixup_agx3_bn_offset_5_l1m47o17"
+ "fixup_agx3_bu_offset_0_l1m15o33_l16m16o47_l17m17o47_l18m18o47_l19m19o47_l20m20o47_l21m21o47_l22m22o47_l23m23o47_l24m24o47_l25m25o47_l26m26o47_l27m27o47_l28m28o47_l29m29o47_l30m30o47_l31m31o47_l32m32o47_l33m33o47_l34m34o47_l35m35o47_l36m36o47_l37m37o47_l38m38o47_l39m39o47_l40m40o47_l41m41o47_l42m42o47_l43m43o47_l44m44o47_l45m45o47_l46m46o47_l47m47o47"
+ "fixup_agx3_bu_offset_1_l1m31o33_l32m32o63_l33m33o63_l34m34o63_l35m35o63_l36m36o63_l37m37o63_l38m38o63_l39m39o63_l40m40o63_l41m41o63_l42m42o63_l43m43o63_l44m44o63_l45m45o63_l46m46o63_l47m47o63"
+ "fixup_agx3_bu_offset_2_l1m47o33"
+ "fixup_agx3_bu_offset_3_l1m15o33_l16m16o47_l17m17o47_l18m18o47_l19m19o47_l20m20o47_l21m21o47_l22m22o47_l23m23o47_l24m24o47_l25m25o47_l26m26o47_l27m27o47_l28m28o47_l29m29o47_l30m30o47_l31m31o47_l32m32o47_l33m33o47_l34m34o47_l35m35o47_l36m36o47_l37m37o47_l38m38o47_l39m39o47_l40m40o47_l41m41o47_l42m42o47_l43m43o47_l44m44o47_l45m45o47_l46m46o47_l47m47o47"
+ "fixup_agx3_bu_offset_4_l1m31o33_l32m32o63_l33m33o63_l34m34o63_l35m35o63_l36m36o63_l37m37o63_l38m38o63_l39m39o63_l40m40o63_l41m41o63_l42m42o63_l43m43o63_l44m44o63_l45m45o63_l46m46o63_l47m47o63"
+ "fixup_agx3_bu_offset_5_l1m47o33"
+ "fixup_agx3_ldimm_imm_2_l0m31o16"
+ "fixup_agx3_ldimm_imm_3_l0m31o16"
+ "fixup_agx3_ldshdr_init_pc_0_l6m47o22"
+ "fixup_agx3_ldshdr_pfetch_0_l0m1o16"
+ "fixup_agx3_setProfileCtl_pCtl_clqTrcLvl_0_l0m1o16"
+ "fixup_agx3_setProfileCtl_pCtl_emitPos_0_l0m0o18"
+ "fixup_agx3_setProfileCtl_pCtl_emitThCtlFlow_0_l0m0o19"
+ "fixup_agx3_specLM_LIB_desc_colors_0_l0m1o44"
+ "fixup_agx3_specLM_LIB_desc_xDim_0_l0m6o48"
+ "fixup_agx3_specLM_LIB_desc_yDim_0_l0m6o48"
+ "fixup_agx3_specLM_LIB_en_0_l0m0o9"
+ "fixup_agx3_specLM_LM_en_0_l0m0o8"
+ "fixup_agx3_specLM_tgMem_alloc_0_l0m15o16"
+ "fixup_agx3_specTPR_CFM_control_cfmCtl_cost_0_l0m6o24"
+ "fixup_agx3_specTPR_CFM_control_cfmCtl_enable_0_l0m0o31"
+ "fixup_agx3_specTPR_InR_footprint_0_l1m11o37"
+ "gm"
+ "gsd"
+ "istp"
+ "istp_else"
+ "istp_end"
+ "istp_then"
+ "json"
+ "llvm-mc (based on LLVM 32023.821)"
+ "llvm.agx.generic.load.cachectl"
+ "llvm.agx.generic.store.cachectl"
+ "llvm.agx.get.device.pointer"
+ "llvm.agx.get.thread.pointer"
+ "llvm.agx.get.threadgroup.pointer"
+ "llvm.agx.is.device.pointer"
+ "llvm.agx.is.thread.pointer"
+ "llvm.agx.is.threadgroup.pointer"
+ "llvm.agx3.8xmsaa.colcvgmsk.coords.with.offset.slabidx"
+ "llvm.agx3.8xmsaa.colcvgmsk.coords.with.slabidx"
+ "llvm.agx3.8xmsaa.colcvgmsk.with.offset.slabidx"
+ "llvm.agx3.8xmsaa.colcvgmsk.with.prid.slabidx"
+ "llvm.agx3.8xmsaa.colcvgmsk.with.slabidx"
+ "llvm.agx3.batched.atomics"
+ "llvm.agx3.color.coverage.mask.with.slabidx"
+ "llvm.agx3.f32ilogb"
+ "llvm.agx3.f32setexp"
+ "llvm.agx3.fgemm"
+ "llvm.agx3.format.slab"
+ "llvm.agx3.igemm"
+ "llvm.agx3.load.with.emask.const"
+ "llvm.agx3.load.with.emask.generic"
+ "llvm.agx3.pack.smallflts"
+ "llvm.agx3.pack.smallints"
+ "llvm.agx3.ray.thread.scope.driver.memory.lu"
+ "llvm.agx3.store.with.emask.generic"
+ "llvm.agx3.unpack.smallflts"
+ "llvm.agx3.unpack.smallints"
+ "llvm.agx3.wide.edgecheck"
+ "llvm.agx3.wide.load.with.emask.global"
+ "llvm.agx3.wide.load.with.emask.local"
+ "llvm.agx3.wide.vsel"
+ "load.with.emask.const"
+ "load.with.emask.global"
+ "load.with.emask.local"
+ "missing bitcode magic"
+ "missing compressed bitcode size"
+ "missing compressed reflection flatbuffer"
+ "missing compressed reflection token data size"
+ "missing compressed script flatbuffer"
+ "missing compressed script token data size"
+ "missing uncompressed bitcode size"
+ "missing uncompressed reflection flatbuffer size"
+ "missing uncompressed reflection flatbuffer size token data size"
+ "missing uncompressed script flatbuffer size"
+ "missing uncompressed script flatbuffer size token data size"
+ "missing unspecialized module hash"
+ "no_lu"
+ "ptr2generic"
+ "replall"
+ "repldev"
+ "repltg"
+ "repltp"
+ "skid"
+ "store.with.emask.global"
+ "store.with.emask.local"
+ "track-inst-count"
+ "unknown magic '"
+ "unsupported-encodings"
+ "variable public metadata offset required"
+ "wide.load.with.emask.global"
+ "wide.load.with.emask.local"
- "/anonymous_"
- "32023.621"
- "7.13.4"
- "7.5.16"
- "7.6.9"
- "AGX3 Drop Stack Initializations of Zero"
- "AGX3DropStackInitZero"
- "ElseBegin\n"
- "F32ADD not supported."
- "FLAGwritableHi"
- "FLAGwritableLo"
- "FallbackReportsGenerated"
- "FallbackReportsSuppressed"
- "FlagRegCount"
- "GPR16_aligned_with_GPR32tup9_with_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_in_GPR32tup8_alignedrc"
- "GPR16tup3_with_hsub1_hsub2_in_GPR32_alt"
- "GPR16tup3_with_hsub1_hsub2_in_GPR32_alt_with_GPR32tup12_with_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_in_GPR32tup8_alignedrc"
- "GPR16tup3_with_hsub1_hsub2_in_GPR32_alt_with_GPR32tup12_with_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_in_GPR32tup8_alignedrc"
- "GPR16tup3_with_hsub1_hsub2_in_GPR32_alt_with_GPR32tup9_with_hsub0_hsub1_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_in_GPR32tup8_alignedrc"
- "GPR16tup3_with_hsub1_hsub2_in_GPR32_alt_with_GPR32tup9_with_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_in_GPR32tup8_alignedrc"
- "GPR16tup3_with_sub0_in_GPR32_alt"
- "GPR16tup3_with_sub0_in_GPR32_alt_with_GPR32tup12_with_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_in_GPR32tup8_alignedrc"
- "GPR16tup3_with_sub0_in_GPR32_alt_with_GPR32tup9_with_hsub0_hsub1_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_in_GPR32tup8_alignedrc"
- "GPR16tup3_with_sub0_in_GPR32_alt_with_GPR32tup9_with_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_in_GPR32tup8_alignedrc"
- "GPR32tup9_with_hsub0_hsub1_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_in_GPR32tup8_alignedrc"
- "GPR32tup9_with_hsub2_hsub3_hsub4_hsub5_hsub6_hsub7_hsub8_hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_in_GPR32tup8_alignedrc"
- "GPRUnusableOccupancy"
- "IfBegin\n"
- "IfElseBegin\n"
- "Intrinsic not supported by subtarget"
- "InvertPredicate\n"
- "LLVM version 32023.621"
- "LoopBackedge\n"
- "LoopBegin\n"
- "LoopBreak\n"
- "LoopEndEpilog\n"
- "OptimizedLoopEpilog\n"
- "OptimizedUnstructuredLoopExit\n"
- "SkipUnstructuredSuccessorEmit\n"
- "SpillSlotFIs "
- "UnstructuredCndEnd\n"
- "UnstructuredProlog\n"
- "WriteConvert_ReadAdv1"
- "WriteConvert_ReadAdv1_ReadAdv1"
- "WriteConvert_ReadNORM"
- "WriteF16FMASHFF_ReadCONV_ReadCONV"
- "WriteF16FMASHFF_ReadCONV_ReadCONV_ReadNORM"
- "WriteF16FMASHFF_ReadCONV_ReadCONV_ReadNORM_ReadNORM"
- "WriteF32FMASHFF_ReadCONV_ReadCONV"
- "WriteF32FMASHFF_ReadCONV_ReadCONV_ReadCONV"
- "WriteF32FMASHFF_ReadCONV_ReadCONV_ReadCONV_ReadCONV"
- "WriteF32FMASHFF_ReadCONV_ReadCONV_ReadCONV_ReadNORM"
- "WriteF32FMASHFF_ReadCONV_ReadCONV_ReadNORM"
- "WriteF32FMASHFF_ReadCONV_ReadCONV_ReadNORM_ReadCONV"
- "WriteF32FMASHFF_ReadCONV_ReadCONV_ReadNORM_ReadNORM"
- "WriteF32GradSat_ReadCONV"
- "WriteF32Grad_ReadCONV"
- "WriteF32MathPowr_ReadCONV_ReadCONV_ReadNORM"
- "WriteF32MathPowr_ReadCONV_ReadNORM"
- "WriteF32MathPowr_ReadCONV_ReadNORM_ReadNORM"
- "WriteF32MathPowr_ReadNORM"
- "WriteF32MathPowr_ReadNORM_ReadCONV"
- "WriteF32MathPowr_ReadNORM_ReadCONV_ReadNORM"
- "WriteF32MathPowr_ReadNORM_ReadNORM"
- "WriteF32MathPowr_ReadNORM_ReadNORM_ReadNORM"
- "WriteF32Math_ReadNORM"
- "WriteFLTNORM_US16_ReadCONV_ReadNORM"
- "WriteFLTNORM_US16_ReadNORM"
- "WriteFLTNORM_US16_ReadNORM_ReadCONV"
- "WriteFLTNORM_US16_ReadNORM_ReadNORM"
- "WriteFMAT4x4_16_ReadCONV"
- "WriteFMAT4x4_16_ReadCONV_ReadCONV"
- "WriteFMAT4x4_16_ReadCONV_ReadCONV_ReadNORM"
- "WriteFMAT4x4_16_ReadCONV_ReadNORM"
- "WriteFMAT8x8_16_ReadCONV"
- "WriteFMAT8x8_16_ReadCONV_ReadCONV"
- "WriteFMAT8x8_16_ReadCONV_ReadCONV_ReadNORM"
- "WriteFMAT8x8_16_ReadCONV_ReadNORM"
- "WriteINT64_ReadNORM_ReadNORM"
- "WriteINT64_ReadNORM_ReadNORM_ReadNORM"
- "WriteMADINT_ReadNORM_ReadNORM_ReadNORM"
- "WritePACK3_ReadAdv0"
- "WritePACK3_ReadAdv0_ReadAdv0"
- "WritePACK3_ReadAdv0_ReadAdv0_ReadAdv0"
- "WritePACK3_ReadAdv0_ReadAdv0_ReadAdv1"
- "WritePACK3_ReadAdv0_ReadAdv1"
- "WritePACK3_ReadAdv0_ReadAdv1_ReadAdv0"
- "WritePACK3_ReadAdv0_ReadAdv1_ReadAdv1"
- "WritePACK3_ReadAdv1"
- "WritePACK3_ReadAdv1_ReadAdv0"
- "WritePACK3_ReadAdv1_ReadAdv0_ReadAdv0"
- "WritePACK3_ReadAdv1_ReadAdv0_ReadAdv1"
- "WritePACK3_ReadAdv1_ReadAdv1"
- "WritePACK3_ReadAdv1_ReadAdv1_ReadAdv0"
- "WritePACK3_ReadAdv1_ReadAdv1_ReadAdv1"
- "WritePACK4_ReadAdv0"
- "WritePACK4_ReadAdv0_ReadAdv0"
- "WritePACK4_ReadAdv0_ReadAdv0_ReadAdv1"
- "WritePACK4_ReadAdv0_ReadAdv0_ReadAdv1_ReadAdv1"
- "WritePACK4_ReadAdv0_ReadAdv0_ReadAdv1_ReadAdv2"
- "WritePACK4_ReadAdv0_ReadAdv0_ReadAdv2"
- "WritePACK4_ReadAdv0_ReadAdv0_ReadAdv2_ReadAdv1"
- "WritePACK4_ReadAdv0_ReadAdv0_ReadAdv2_ReadAdv2"
- "WritePACK4_ReadAdv0_ReadAdv1"
- "WritePACK4_ReadAdv0_ReadAdv1_ReadAdv1"
- "WritePACK4_ReadAdv0_ReadAdv1_ReadAdv1_ReadAdv1"
- "WritePACK4_ReadAdv0_ReadAdv1_ReadAdv1_ReadAdv2"
- "WritePACK4_ReadAdv0_ReadAdv1_ReadAdv2"
- "WritePACK4_ReadAdv0_ReadAdv1_ReadAdv2_ReadAdv1"
- "WritePACK4_ReadAdv0_ReadAdv1_ReadAdv2_ReadAdv2"
- "WritePACK4_ReadAdv0_ReadAdv2"
- "WritePACK4_ReadAdv0_ReadAdv2_ReadAdv1"
- "WritePACK4_ReadAdv0_ReadAdv2_ReadAdv2"
- "WritePACK4_ReadAdv1"
- "WritePACK4_ReadAdv1_ReadAdv0"
- "WritePACK4_ReadAdv1_ReadAdv0_ReadAdv1"
- "WritePACK4_ReadAdv1_ReadAdv0_ReadAdv1_ReadAdv1"
- "WritePACK4_ReadAdv1_ReadAdv0_ReadAdv1_ReadAdv2"
- "WritePACK4_ReadAdv1_ReadAdv0_ReadAdv2"
- "WritePACK4_ReadAdv1_ReadAdv0_ReadAdv2_ReadAdv1"
- "WritePACK4_ReadAdv1_ReadAdv0_ReadAdv2_ReadAdv2"
- "WritePACK4_ReadAdv1_ReadAdv1"
- "WritePACK4_ReadAdv1_ReadAdv1_ReadAdv1"
- "WritePACK4_ReadAdv1_ReadAdv1_ReadAdv1_ReadAdv1"
- "WritePACK4_ReadAdv1_ReadAdv1_ReadAdv1_ReadAdv2"
- "WritePACK4_ReadAdv1_ReadAdv1_ReadAdv2"
- "WritePACK4_ReadAdv1_ReadAdv1_ReadAdv2_ReadAdv1"
- "WritePACK4_ReadAdv1_ReadAdv1_ReadAdv2_ReadAdv2"
- "WritePACK4_ReadAdv1_ReadAdv2"
- "WritePACK4_ReadAdv1_ReadAdv2_ReadAdv1"
- "WritePACK4_ReadAdv1_ReadAdv2_ReadAdv2"
- "WritePACK4_ReadAdv2"
- "WritePACK4_ReadAdv2_ReadAdv1"
- "WritePACK4_ReadAdv2_ReadAdv2"
- "WritePERMSCIB_ReadCONV_ReadCONV"
- "WriteRINTSat_ReadNORM"
- "WriteRINT_ReadNORM"
- "WriteSMP_ReadTECAGEN_ReadIPR_ReadTECAGEN_ReadTECAGEN"
- "WriteSMP_ReadTECAGEN_ReadIPR_ReadTECAGEN_ReadTECAGEN_ReadIPR_ReadIPR"
- "WriteSMP_ReadTECAGEN_ReadIPR_ReadTECAGEN_ReadTECAGEN_ReadTECAGEN"
- "WriteSMP_ReadTECAGEN_ReadIPR_ReadTECAGEN_ReadTECAGEN_ReadTECAGEN_ReadIPR_ReadIPR"
- "WriteSMP_ReadTECAGEN_ReadTECAGEN_ReadIPR_ReadTECAGEN_ReadTECAGEN"
- "WriteSMP_ReadTECAGEN_ReadTECAGEN_ReadIPR_ReadTECAGEN_ReadTECAGEN_ReadIPR_ReadIPR"
- "WriteSMP_ReadTECAGEN_ReadTECAGEN_ReadIPR_ReadTECAGEN_ReadTECAGEN_ReadTECAGEN"
- "WriteSMP_ReadTECAGEN_ReadTECAGEN_ReadIPR_ReadTECAGEN_ReadTECAGEN_ReadTECAGEN_ReadIPR_ReadIPR"
- "WriteSTK_ReadNORM"
- "_v21"
- "_v22"
- "_v23"
- "_v24"
- "_v25"
- "_v26"
- "_v27"
- "agc.ria.driver_parameters"
- "agc.ria.ray_extended_data"
- "agx3-drop-stack-init-zero"
- "bit_flags_all"
- "bit_flags_none"
- "e-i64:64-v16:16-v32:32-n16:32:64"
- "fixup_agx3_b_offset_0_l0m47o22"
- "fixup_agx3_bl_offset_0_l0m47o22"
- "fixup_agx3_bn_offset_0_l0m47o22"
- "fixup_agx3_ldimm_imm_0_l0m31o50"
- "fixup_agx3_ldshdr_init_pc_0_l0m47o22"
- "fixup_agx3_ldshdr_init_pc_0_l0m47o23"
- "fixup_agx3_ldshdr_pfetch_0_l0m1o70"
- "fixup_agx3_ldshdr_pfetch_0_l0m1o71"
- "fixup_agx3_setProfileCtl_pCtl_clqTrcLvl_0_l0m1o22"
- "fixup_agx3_setProfileCtl_pCtl_emitPos_0_l0m0o24"
- "fixup_agx3_setProfileCtl_pCtl_emitThCtlFlow_0_l0m0o25"
- "fixup_agx3_specLM_LIB_desc_colors_0_l0m1o30"
- "fixup_agx3_specLM_LIB_desc_depth_0_l0m7o25"
- "fixup_agx3_specLM_LIB_desc_xDim_0_l0m3o22"
- "fixup_agx3_specLM_LIB_desc_xDim_0_l0m3o33"
- "fixup_agx3_specLM_LIB_desc_yDim_0_l0m3o26"
- "fixup_agx3_specLM_LIB_desc_yDim_0_l0m3o37"
- "fixup_agx3_specLM_LIB_en_0_l0m0o40"
- "fixup_agx3_specLM_LIB_en_0_l0m0o41"
- "fixup_agx3_specLM_LM_en_0_l0m0o41"
- "fixup_agx3_specLM_LM_en_0_l0m0o42"
- "fixup_agx3_specLM_tgMem_alloc_0_l0m15o42"
- "fixup_agx3_specLM_tgMem_alloc_0_l4m15o43"
- "fixup_agx3_specTPR_CFM_control_cfmCtl_cost_0_l0m6o22"
- "fixup_agx3_specTPR_CFM_control_cfmCtl_enable_0_l0m0o29"
- "fixup_agx3_specTPR_InR_footprint_0_l0m11o30"
- "fixup_agx3_specTPR_InR_footprint_0_l0m11o31"
- "fixup_agx3_specTPR_StR_footprint_0_l0m15o43"
- "fixup_agx3_specTPR_StR_footprint_0_l0m17o42"
- "fixup_agx3_specTPR_p1_StR_footprint_0_l0m15o59"
- "fixup_agx3_specTPR_p1_StR_footprint_0_l0m17o60"
- "g15g-a0-encodings"
- "g15p-a0-encodings"
- "g15p-encodings"
- "hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_sub12_then_hsub0_sub12_then_hsub1_sub13_then_hsub0"
- "hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_sub12_then_hsub0_sub12_then_hsub1_sub13_then_hsub0_sub13_then_hsub1_sub14_then_hsub0"
- "hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_sub12_then_hsub0_sub12_then_hsub1_sub13_then_hsub0_sub13_then_hsub1_sub14_then_hsub0_sub14_then_hsub1_sub15_then_hsub0"
- "hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_sub12_then_hsub0_sub12_then_hsub1_sub13_then_hsub0_sub13_then_hsub1_sub14_then_hsub0_sub14_then_hsub1_sub15_then_hsub0_sub15_then_hsub1"
- "hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_sub12_then_hsub0"
- "hsub19_hsub20_hsub21_hsub22_hsub23_sub12_then_hsub0_sub12_then_hsub1_sub13_then_hsub0"
- "hsub21_hsub22_hsub23_sub12_then_hsub0"
- "hsub21_hsub22_hsub23_sub12_then_hsub0_sub12_then_hsub1_sub13_then_hsub0_sub13_then_hsub1_sub14_then_hsub0"
- "hsub23_sub12_then_hsub0"
- "hsub23_sub12_then_hsub0_sub12_then_hsub1_sub13_then_hsub0"
- "hsub23_sub12_then_hsub0_sub12_then_hsub1_sub13_then_hsub0_sub13_then_hsub1_sub14_then_hsub0_sub14_then_hsub1_sub15_then_hsub0"
- "hsub9_hsub10_hsub11_hsub12_hsub13_hsub14_hsub15_hsub16_hsub17_hsub18_hsub19_hsub20_hsub21_hsub22_hsub23_sub12_then_hsub0"
- "llvm-mc (based on LLVM 32023.621)"
- "llvm."
- "llvm.agx3.pack.2xi8.v2bf16"
- "llvm.agx3.pack.4xi4.v4bf16"
- "missing bitcode wrapper magic"
- "reflection flatbuffer required"
- "sub12_then_hsub0"
- "sub12_then_hsub0_sub12_then_hsub1_sub13_then_hsub0_sub13_then_hsub1"
- "sub12_then_hsub0_sub12_then_hsub1_sub13_then_hsub0_sub13_then_hsub1_sub14_then_hsub0_sub14_then_hsub1_sub15_then_hsub0_sub15_then_hsub1"
- "sub12_then_hsub1"
- "sub12_then_hsub1_sub13_then_hsub0"
- "sub12_then_hsub1_sub13_then_hsub0_sub13_then_hsub1_sub14_then_hsub0"
- "sub13_then_hsub0"
- "sub13_then_hsub1"
- "sub13_then_hsub1_sub14_then_hsub0"
- "sub13_then_hsub1_sub14_then_hsub0_sub14_then_hsub1_sub15_then_hsub0"
- "sub14_then_hsub0"
- "sub14_then_hsub0_sub14_then_hsub1_sub15_then_hsub0_sub15_then_hsub1"
- "sub14_then_hsub1"
- "sub14_then_hsub1_sub15_then_hsub0"
- "sub15_then_hsub0"
- "sub15_then_hsub1"

```
