0.7
2020.2
Oct 14 2022
05:07:14
/home/lsriw/Documents/RN/RN_proj/Embedded/Embedded.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,axi_vip_v1_1_13;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_13,,,,,,
/home/lsriw/Documents/RN/RN_proj/Embedded/Embedded.srcs/sim_1/new/tb_write_numbers_bram.v,1744202696,verilog,,,,tb_write_numbers_bram,,axi_vip_v1_1_13;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_13,../../../../Embedded.gen/sources_1/bd/mainBlockDesign/ipshared/abef/hdl;../../../../Embedded.gen/sources_1/bd/mainBlockDesign/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
/home/lsriw/Documents/RN/RN_proj/Embedded/Embedded.srcs/sources_1/new/write_numbers_bram.v,1744202899,verilog,,/home/lsriw/Documents/RN/RN_proj/Embedded/Embedded.srcs/sim_1/new/tb_write_numbers_bram.v,,write_numbers_bram,,axi_vip_v1_1_13;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_13,../../../../Embedded.gen/sources_1/bd/mainBlockDesign/ipshared/abef/hdl;../../../../Embedded.gen/sources_1/bd/mainBlockDesign/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
