// Seed: 3032752357
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    output wire  id_2
    , id_4
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4
  );
endmodule
module module_2 (
    output supply0 id_0,
    output logic   id_1
);
  wire id_4;
  reg  id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  reg id_6;
  reg id_7;
  assign id_7 = id_5;
  always @(posedge id_3) begin : LABEL_0
    id_6 <= id_5;
    id_1 <= 1;
  end
endmodule
