// Seed: 181046536
module module_0;
  logic id_0, id_1 = id_0 - id_0;
  assign id_0 = 1 & 1;
  tri0 id_2 = id_2[1];
  timeprecision 1ps;
endmodule
