## King graph SA OpenCL on FPGA

### Run and Test

```
make
make test
```

### Comment

- High pipeline parallelism
- Using more hardware resources to scale up
- Limited by clock rate, its performance is a little worse than the optimized code on CPU 
