set_property SRC_FILE_INFO {cfile:c:/Users/kibii/OneDrive/Studienkolleg/Vivado/SPWM/SPWM.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc rfile:../../SPWM/SPWM.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc id:1 order:EARLY scoped_inst:System_i/processing_system7_0/inst} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Users/kibii/OneDrive/Studienkolleg/Vivado/SPWM/SPWM.srcs/constrs_1/new/Red_Pitaya.xdc rfile:../../SPWM/SPWM.srcs/constrs_1/new/Red_Pitaya.xdc id:2} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_0 0.6
set_property src_info {type:XDC file:2 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_property IOB TRUE            [get_ports {dac_pwm_o[*]}]
