
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Sat Mar 18 21:57:48 2023
Host:		ieng6-ece-14.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/fullchip.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sat Mar 18 21:59:16 2023
viaInitial ends at Sat Mar 18 21:59:16 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=28.0M, fe_cpu=0.53min, fe_real=1.52min, fe_mem=742.3M) ***
#% Begin Load netlist data ... (date=03/18 21:59:19, mem=514.2M)
*** Begin netlist parsing (mem=742.3M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/fullchip.out.v'
**WARN: (IMPVL-346):	Module 'sfp_row' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.

*** Memory Usage v#1 (Current mem = 744.340M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=744.3M) ***
#% End Load netlist data ... (date=03/18 21:59:19, total cpu=0:00:00.2, real=0:00:00.0, peak res=533.8M, current mem=533.8M)
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
**WARN: (IMPDB-2504):	Cell 'sfp_row' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
1 empty module found.
Starting recursive module instantiation check.
No recursion found.
Term dir updated for 0 vinsts of 1 cells.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1659 modules.
** info: there are 14080 stdCell insts.

*** Memory Usage v#1 (Current mem = 813.766M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:32.9, real=0:01:32, peak res=759.2M, current mem=759.2M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 13).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=777.1M, current mem=777.1M)
Current (total cpu=0:00:33.0, real=0:01:32, peak res=777.1M, current mem=777.1M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPDB-2504           1  Cell '%s' is instantiated in the Verilog...
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 1636 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1107.73 CPU=0:00:00.3 REAL=0:00:01.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1107.73)
Total number of fetched objects 15924
End delay calculation. (MEM=1254.64 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1227.56 CPU=0:00:02.8 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:00:38.7 mem=1227.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.006  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8625   |  5461   |  6193   |
+--------------------+---------+---------+---------+

Density: 49.975%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 5.51 sec
Total Real time: 6.0 sec
Total Memory Usage: 1163.035156 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
14080 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
14080 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}
#% Begin addRing (date=03/18 21:59:29, mem=866.9M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/18 21:59:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=868.6M, current mem=868.6M)
<CMD> setAddStripeMode -break_At block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 32 -start_from left -start 20 -stop 660
#% Begin addStripe (date=03/18 21:59:29, mem=868.7M)

Initialize fgc environment(mem: 1163.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
Stripe generation is complete.
vias are now being generated.
addStripe created 37 wires.
ViaGen created 222 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       74       |        0       |
|  VIA2  |       74       |        0       |
|  VIA3  |       74       |        0       |
|   M4   |       37       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/18 21:59:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=869.4M, current mem=869.4M)
<CMD> sroute
#% Begin sroute (date=03/18 21:59:29, mem=869.4M)
*** Begin SPECIAL ROUTE on Sat Mar 18 21:59:29 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-14.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2203.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 89 used
Read in 89 components
  89 core components: 89 unplaced, 0 placed, 0 fixed
Read in 205 logical pins
Read in 205 nets
Read in 2 special nets, 2 routed
Read in 178 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 422
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 211
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2226.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 633 wires.
ViaGen created 12134 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       633      |       NA       |
|  VIA1  |      4326      |        0       |
|  VIA2  |      3904      |        0       |
|  VIA3  |      3904      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/18 21:59:30, total cpu=0:00:01.1, real=0:00:01.0, peak res=882.5M, current mem=882.5M)
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/18 21:59:34, mem=883.0M)
% Begin Save ccopt configuration ... (date=03/18 21:59:34, mem=886.0M)
% End Save ccopt configuration ... (date=03/18 21:59:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.9M, current mem=886.9M)
% Begin Save netlist data ... (date=03/18 21:59:34, mem=886.9M)
Writing Binary DB to floorplan.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/18 21:59:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=886.9M, current mem=885.9M)
Saving congestion map file floorplan.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/18 21:59:34, mem=886.7M)
Saving AAE Data ...
% End Save AAE data ... (date=03/18 21:59:35, total cpu=0:00:00.0, real=0:00:01.0, peak res=886.7M, current mem=886.7M)
% Begin Save clock tree data ... (date=03/18 21:59:35, mem=887.1M)
% End Save clock tree data ... (date=03/18 21:59:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=887.2M, current mem=887.2M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/18 21:59:35, mem=887.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/18 21:59:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=887.8M, current mem=887.8M)
Saving PG file floorplan.enc.dat.tmp/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1184.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/18 21:59:35, mem=888.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/18 21:59:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=888.1M, current mem=888.1M)
% Begin Save routing data ... (date=03/18 21:59:35, mem=888.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1184.6M) ***
% End Save routing data ... (date=03/18 21:59:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=888.4M, current mem=888.4M)
Saving property file floorplan.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1187.6M) ***
% Begin Save power constraints data ... (date=03/18 21:59:36, mem=888.9M)
% End Save power constraints data ... (date=03/18 21:59:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=889.0M, current mem=889.0M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/18 21:59:37, total cpu=0:00:01.9, real=0:00:03.0, peak res=891.0M, current mem=891.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 59 instances (buffers/inverters) removed
*       :      1 instance  of type 'INVD2' removed
*       :      2 instances of type 'INVD1' removed
*       :      1 instance  of type 'INVD0' removed
*       :      1 instance  of type 'CKND4' removed
*       :      1 instance  of type 'CKBD4' removed
*       :     40 instances of type 'CKBD1' removed
*       :      1 instance  of type 'BUFFD4' removed
*       :      3 instances of type 'BUFFD3' removed
*       :      8 instances of type 'BUFFD2' removed
*       :      1 instance  of type 'BUFFD1' removed
*** Finish deleteBufferTree (0:00:01.0) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk(833.333MHz) 
Starting Levelizing
2023-Mar-18 21:59:41 (2023-Mar-19 04:59:41 GMT)
2023-Mar-18 21:59:41 (2023-Mar-19 04:59:41 GMT): 10%
2023-Mar-18 21:59:41 (2023-Mar-19 04:59:41 GMT): 20%
2023-Mar-18 21:59:41 (2023-Mar-19 04:59:41 GMT): 30%
2023-Mar-18 21:59:41 (2023-Mar-19 04:59:41 GMT): 40%
2023-Mar-18 21:59:41 (2023-Mar-19 04:59:41 GMT): 50%
2023-Mar-18 21:59:41 (2023-Mar-19 04:59:41 GMT): 60%
2023-Mar-18 21:59:41 (2023-Mar-19 04:59:41 GMT): 70%
2023-Mar-18 21:59:41 (2023-Mar-19 04:59:41 GMT): 80%
2023-Mar-18 21:59:41 (2023-Mar-19 04:59:41 GMT): 90%

Finished Levelizing
2023-Mar-18 21:59:41 (2023-Mar-19 04:59:41 GMT)

Starting Activity Propagation
2023-Mar-18 21:59:41 (2023-Mar-19 04:59:41 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-18 21:59:42 (2023-Mar-19 04:59:42 GMT): 10%
2023-Mar-18 21:59:42 (2023-Mar-19 04:59:42 GMT): 20%

Finished Activity Propagation
2023-Mar-18 21:59:42 (2023-Mar-19 04:59:42 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 12723 (80.8%) nets
3		: 904 (5.7%) nets
4     -	14	: 1979 (12.6%) nets
15    -	39	: 80 (0.5%) nets
40    -	79	: 40 (0.3%) nets
80    -	159	: 26 (0.2%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 1 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=14022 (0 fixed + 14022 movable) #buf cell=0 #inv cell=1439 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=15754 #term=52340 #term/net=3.32, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=196
stdCell: 14022 single + 0 double + 0 multi
Total standard cell length = 39.7428 (mm), area = 0.0715 (mm^2)
Average module density = 0.499.
Density for the design = 0.499.
       = stdcell_area 198714 sites (71537 um^2) / alloc_area 398160 sites (143338 um^2).
Pin Density = 0.1315.
            = total # of pins 52340 / total area 398160.
=== lastAutoLevel = 9 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.822e-08 (3.98e-08 1.85e-08)
              Est.  stn bbox = 6.070e-08 (4.15e-08 1.92e-08)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1319.9M
Iteration  2: Total net bbox = 5.822e-08 (3.98e-08 1.85e-08)
              Est.  stn bbox = 6.070e-08 (4.15e-08 1.92e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1319.9M
*** Finished SKP initialization (cpu=0:00:06.9, real=0:00:07.0)***
Iteration  3: Total net bbox = 3.402e+03 (1.75e+03 1.65e+03)
              Est.  stn bbox = 4.360e+03 (2.24e+03 2.12e+03)
              cpu = 0:00:07.6 real = 0:00:07.0 mem = 1467.5M
Iteration  4: Total net bbox = 1.193e+05 (6.11e+04 5.83e+04)
              Est.  stn bbox = 1.414e+05 (7.04e+04 7.10e+04)
              cpu = 0:00:04.4 real = 0:00:05.0 mem = 1500.9M
Iteration  5: Total net bbox = 1.193e+05 (6.11e+04 5.83e+04)
              Est.  stn bbox = 1.414e+05 (7.04e+04 7.10e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1500.9M
Iteration  6: Total net bbox = 1.365e+05 (6.37e+04 7.27e+04)
              Est.  stn bbox = 1.717e+05 (7.83e+04 9.34e+04)
              cpu = 0:00:05.4 real = 0:00:05.0 mem = 1468.9M
Iteration  7: Total net bbox = 2.509e+05 (1.22e+05 1.29e+05)
              Est.  stn bbox = 3.185e+05 (1.53e+05 1.66e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1445.9M
Iteration  8: Total net bbox = 2.509e+05 (1.22e+05 1.29e+05)
              Est.  stn bbox = 3.185e+05 (1.53e+05 1.66e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1445.9M
Iteration  9: Total net bbox = 2.692e+05 (1.29e+05 1.40e+05)
              Est.  stn bbox = 3.426e+05 (1.62e+05 1.80e+05)
              cpu = 0:00:06.2 real = 0:00:06.0 mem = 1452.0M
Iteration 10: Total net bbox = 2.692e+05 (1.29e+05 1.40e+05)
              Est.  stn bbox = 3.426e+05 (1.62e+05 1.80e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1452.0M
Iteration 11: Total net bbox = 1.699e+05 (7.95e+04 9.05e+04)
              Est.  stn bbox = 2.099e+05 (9.62e+04 1.14e+05)
              cpu = 0:00:03.5 real = 0:00:03.0 mem = 1458.0M
Iteration 12: Total net bbox = 2.807e+05 (1.35e+05 1.46e+05)
              Est.  stn bbox = 3.526e+05 (1.68e+05 1.85e+05)
              cpu = 0:00:20.0 real = 0:00:20.0 mem = 1458.0M
Iteration 13: Total net bbox = 2.807e+05 (1.35e+05 1.46e+05)
              Est.  stn bbox = 3.526e+05 (1.68e+05 1.85e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1458.0M
Iteration 14: Total net bbox = 2.807e+05 (1.35e+05 1.46e+05)
              Est.  stn bbox = 3.526e+05 (1.68e+05 1.85e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1458.0M
Finished Global Placement (cpu=0:00:44.8, real=0:00:46.0, mem=1458.0M)
0 delay mode for cte disabled.
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
net ignore based on current view = 0
*** Starting refinePlace (0:01:33 mem=1458.0M) ***
Total net bbox length = 2.807e+05 (1.351e+05 1.457e+05) (ext = 9.173e+04)
Move report: Detail placement moves 14022 insts, mean move: 1.42 um, max move: 34.76 um
	Max move on inst (U12299): (71.41, 206.05) --> (36.80, 206.20)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1458.0MB
Summary Report:
Instances move: 14022 (out of 14022 movable)
Instances flipped: 0
Mean displacement: 1.42 um
Max displacement: 34.76 um (Instance: U12299) (71.408, 206.049) -> (36.8, 206.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2D0
Total net bbox length = 2.598e+05 (1.135e+05 1.463e+05) (ext = 9.132e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1458.0MB
*** Finished refinePlace (0:01:36 mem=1458.0M) ***
*** Finished Initial Placement (cpu=0:00:47.9, real=0:00:49.0, mem=1456.4M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1456.39 MB )
[NR-eGR] Read 20361 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 20361
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=15734  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15734 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15734 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.229048e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        19( 0.04%)         1( 0.00%)   ( 0.04%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               20( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.44 seconds, mem = 1456.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 52124
[NR-eGR]     M2  (2V) length: 1.078460e+05um, number of vias: 80065
[NR-eGR]     M3  (3H) length: 1.066543e+05um, number of vias: 1623
[NR-eGR]     M4  (4V) length: 1.322019e+04um, number of vias: 310
[NR-eGR]     M5  (5H) length: 2.793200e+03um, number of vias: 143
[NR-eGR]     M6  (6V) length: 2.292400e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.328061e+05um, number of vias: 134265
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.522740e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.35 seconds, mem = 1398.4M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.6, real=0:00:01.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 0:53, real = 0: 0:54, mem = 1392.4M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1014.7M, totSessionCpu=0:01:37 **
**WARN: (IMPOPT-576):	196 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[63] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[62] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[61] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[60] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[59] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[58] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[57] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[56] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[55] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[54] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[53] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[52] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[51] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[50] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[49] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[48] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[47] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[46] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[45] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Initializing cpe interface
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 1108.8M, totSessionCpu=0:01:44 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1453.05 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1457.17 MB )
[NR-eGR] Read 20361 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1457.17 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 20361
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=15734  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15734 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15734 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.265120e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        23( 0.05%)         1( 0.00%)   ( 0.05%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               24( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 52124
[NR-eGR]     M2  (2V) length: 1.084219e+05um, number of vias: 79876
[NR-eGR]     M3  (3H) length: 1.076617e+05um, number of vias: 1888
[NR-eGR]     M4  (4V) length: 1.478169e+04um, number of vias: 356
[NR-eGR]     M5  (5H) length: 3.252600e+03um, number of vias: 152
[NR-eGR]     M6  (6V) length: 2.316800e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.364347e+05um, number of vias: 134396
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.607860e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.68 sec, Real: 0.84 sec, Curr Mem: 1460.79 MB )
Extraction called for design 'fullchip' of instances=14022 and nets=16029 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1453.789M)
** Profile ** Start :  cpu=0:00:00.0, mem=1453.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1455.4M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1472.41)
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[35]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 15866
End delay calculation. (MEM=1539.61 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1539.61 CPU=0:00:03.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:01:50 mem=1539.6M)
** Profile ** Overall slacks :  cpu=0:00:04.4, mem=1539.6M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1539.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.321  |
|           TNS (ns):| -5672.4 |
|    Violating Paths:|  5448   |
|          All Paths:|  8625   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    242 (242)     |   -0.571   |    242 (242)     |
|   max_tran     |    703 (8519)    |   -7.976   |    703 (8533)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.908%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1539.6M
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1163.0M, totSessionCpu=0:01:50 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1497.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1497.6M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1168.89MB/2642.50MB/1168.90MB)

Begin Processing Timing Window Data for Power Calculation

clk(833.333MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1168.91MB/2642.50MB/1168.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1168.91MB/2642.50MB/1168.91MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 22:00:47 (2023-Mar-19 05:00:47 GMT)
2023-Mar-18 22:00:47 (2023-Mar-19 05:00:47 GMT): 10%
2023-Mar-18 22:00:47 (2023-Mar-19 05:00:47 GMT): 20%
2023-Mar-18 22:00:47 (2023-Mar-19 05:00:47 GMT): 30%
2023-Mar-18 22:00:47 (2023-Mar-19 05:00:47 GMT): 40%
2023-Mar-18 22:00:47 (2023-Mar-19 05:00:47 GMT): 50%
2023-Mar-18 22:00:47 (2023-Mar-19 05:00:47 GMT): 60%
2023-Mar-18 22:00:47 (2023-Mar-19 05:00:47 GMT): 70%
2023-Mar-18 22:00:47 (2023-Mar-19 05:00:47 GMT): 80%
2023-Mar-18 22:00:47 (2023-Mar-19 05:00:47 GMT): 90%

Finished Levelizing
2023-Mar-18 22:00:47 (2023-Mar-19 05:00:47 GMT)

Starting Activity Propagation
2023-Mar-18 22:00:47 (2023-Mar-19 05:00:47 GMT)
2023-Mar-18 22:00:47 (2023-Mar-19 05:00:47 GMT): 10%
2023-Mar-18 22:00:47 (2023-Mar-19 05:00:47 GMT): 20%

Finished Activity Propagation
2023-Mar-18 22:00:48 (2023-Mar-19 05:00:48 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1169.05MB/2642.50MB/1169.05MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 22:00:48 (2023-Mar-19 05:00:48 GMT)
 ... Calculating switching power
2023-Mar-18 22:00:48 (2023-Mar-19 05:00:48 GMT): 10%
2023-Mar-18 22:00:48 (2023-Mar-19 05:00:48 GMT): 20%
2023-Mar-18 22:00:48 (2023-Mar-19 05:00:48 GMT): 30%
2023-Mar-18 22:00:48 (2023-Mar-19 05:00:48 GMT): 40%
2023-Mar-18 22:00:48 (2023-Mar-19 05:00:48 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 22:00:48 (2023-Mar-19 05:00:48 GMT): 60%
2023-Mar-18 22:00:49 (2023-Mar-19 05:00:49 GMT): 70%
2023-Mar-18 22:00:49 (2023-Mar-19 05:00:49 GMT): 80%
2023-Mar-18 22:00:49 (2023-Mar-19 05:00:49 GMT): 90%

Finished Calculating power
2023-Mar-18 22:00:49 (2023-Mar-19 05:00:49 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1169.39MB/2642.50MB/1169.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1169.41MB/2642.50MB/1169.46MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1169.46MB/2642.50MB/1169.47MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1169.47MB/2642.50MB/1169.48MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 22:00:49 (2023-Mar-19 05:00:49 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       36.56419777 	   86.3934%
Total Switching Power:       5.25257394 	   12.4107%
Total Leakage Power:         0.50612420 	    1.1959%
Total Power:                42.32289594
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         31.35      0.9876      0.2584       32.59       77.01
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   3.443e-06
Combinational                      5.217       4.265      0.2477        9.73       22.99
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              36.56       5.253      0.5061       42.32         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      36.56       5.253      0.5061       42.32         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U3218 (INVD4):          0.06167
*              Highest Leakage Power: DP_OP_968J1_122_2271_U158 (CMPE42D1):        0.0002414
*                Total Cap:      7.05955e-11 F
*                Total instances in design: 14022
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1172.82MB/2646.25MB/1172.86MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...

 0 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0          0          0

 0 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:05.0 real=0:00:05.0 mem=1503.4M) ***

The useful skew maximum allowed delay is: 0.24
#InfoCS: Num dontuse cells 92, Num usable cells 756
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 756
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:56.1/0:03:02.3 (0.6), mem = 1503.4M
(I,S,L,T): WC_VIEW: 36.5085, 5.25257, 0.507892, 42.269

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1644.5M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1644.5M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1644.5M)

Removed instances... 
    -Remove inst U12006 (CKAN2D0) 
    -Remove inst U12005 (CKXOR2D1) 
    -Remove inst U12004 (CKXOR2D0) 
    -Remove inst U12002 (CKAN2D0) 
    -Remove inst U12001 (CKXOR2D1) 
    -Remove inst U12000 (CKXOR2D0) 
    -Remove inst U11803 (CKAN2D0) 
    -Remove inst U11802 (XNR2D0) 
    -Remove inst U11801 (XNR2D0) 
    -Remove inst U11800 (CKAN2D0) 
    -Remove inst U11733 (CKAN2D0) 
    -Remove inst U9875 (XNR2D0) 
    -Remove inst U9874 (XNR2D0) 
    -Remove inst U9873 (CKAN2D0) 
    -Remove inst U9643 (CKAN2D0) 
    -Remove inst U9642 (CKAN2D0) 
    -Remove inst U9641 (CKAN2D0) 
    -Remove inst U9640 (FA1D0) 
    -Remove inst U9639 (CKAN2D0) 
    -Remove inst U9638 (CKAN2D0) 
    -Remove inst U9637 (CKAN2D0) 
    -Remove inst U9636 (CKAN2D0) 
    -Remove inst U9635 (FA1D0) 
    -Remove inst U9634 (CKAN2D0) 
    -Remove inst U9633 (CKAN2D0) 
    -Remove inst U9632 (CKAN2D0) 
    -Remove inst U9631 (FA1D0) 
    -Remove inst U9630 (CKAN2D0) 
    -Remove inst U9629 (FA1D0) 
    -Remove inst U9628 (CKAN2D0) 
    -Remove inst U9586 (CKAN2D0) 
    -Remove inst U9585 (CKAN2D0) 
    -Remove inst U9584 (CKAN2D0) 
    -Remove inst U9583 (CKAN2D0) 
    -Remove inst U9582 (CKAN2D0) 
    -Remove inst U9581 (CKAN2D0) 
    -Remove inst U9580 (CKAN2D0) 
    -Remove inst U9579 (CKAN2D0) 
    -Remove inst U9578 (CKAN2D0) 
    -Remove inst U9577 (CKAN2D0) 
    -Remove inst U9576 (CKAN2D0) 
    -Remove inst U9575 (CKAN2D0) 
    -Remove inst U9574 (CKAN2D0) 
    -Remove inst U9573 (CKAN2D0) 
    -Remove inst U9572 (CKAN2D0) 
    -Remove inst U9571 (CKAN2D0) 
    -Remove inst U9570 (CKAN2D0) 
    -Remove inst U9569 (CKAN2D0) 
    -Remove inst U9568 (CKAN2D0) 
    -Remove inst U9567 (CKAN2D0) 
    -Remove inst U9566 (FA1D0) 
    -Remove inst U9565 (CKAN2D0) 
    -Remove inst U9564 (CKAN2D0) 
    -Remove inst U9563 (FA1D0) 
    -Remove inst U9562 (CKAN2D0) 
    -Remove inst U9561 (FA1D0) 
    -Remove inst U9560 (CKAN2D0) 
    -Remove inst U9559 (CKAN2D0) 
    -Remove inst U9199 (CKAN2D0) 
    -Remove inst U9198 (CKAN2D0) 
    -Remove inst U9197 (CKAN2D0) 
    -Remove inst U9196 (CKAN2D0) 
    -Remove inst U9195 (FA1D0) 
    -Remove inst U9194 (CKAN2D0) 
    -Remove inst U9193 (FA1D0) 
    -Remove inst U9192 (CKAN2D0) 
    -Remove inst U9191 (CKAN2D0) 
    -Remove inst U5225 (NR2XD0) 
    -Remove inst U5224 (INVD0) 
    -Remove inst U5223 (CKXOR2D0) 
    -Remove inst U5222 (NR2XD0) 
    -Remove inst U5221 (XNR2D1) 
    -Remove inst U5220 (CKXOR2D0) 
    -Remove inst U5219 (AOI22D1) 
    -Remove inst U5216 (CKAN2D0) 
    -Remove inst U5215 (CKAN2D0) 
    -Remove inst U5214 (CKAN2D0) 
    -Remove inst U5213 (CKAN2D0) 
    -Remove inst U4674 (OR2D0) 
    -Remove inst U4673 (AO22D0) 
    -Remove inst U4672 (OR2D0) 
    -Remove inst U4651 (IOA21D2) 
    -Remove inst U4646 (CKAN2D0) 
    -Remove inst U4645 (CKAN2D0) 
    -Remove inst U4644 (CKAN2D0) 
    -Remove inst U3937 (CKND2D0) 
    -Remove inst U3936 (HA1D0) 
    -Remove inst U3935 (HA1D0) 
    -Remove inst U3288 (INVD2) 
    -Remove inst U3264 (FA1D1) 
    -Remove inst U3259 (FA1D1) 
    -Remove inst U3258 (FA1D1) 
    -Remove inst U3257 (FA1D1) 
    -Remove inst U3256 (FA1D1) 
    -Remove inst U3254 (FA1D1) 
    -Remove inst U3253 (FA1D1) 
    -Remove inst U3252 (FA1D1) 
    -Remove inst U3251 (FA1D1) 
    -Remove inst U3249 (FA1D1) 
    -Remove inst U3247 (FA1D1) 
    -Remove inst U3245 (FA1D1) 
    -Remove inst U3244 (FA1D1) 
    -Remove inst U3243 (FA1D1) 
    -Remove inst U3242 (FA1D1) 
    -Remove inst U3241 (FA1D1) 
    -Remove inst U3240 (FA1D1) 
    -Remove inst U3239 (FA1D1) 
    -Remove inst U3238 (FA1D1) 
    -Remove inst U3237 (FA1D1) 
    -Remove inst U3236 (FA1D1) 
    -Remove inst U3235 (FA1D1) 
    -Remove inst U3234 (FA1D1) 
    -Remove inst U3233 (FA1D1) 
    -Remove inst U3230 (AN2D0) 
    -Remove inst U3229 (FA1D1) 
    -Remove inst U3227 (FA1D1) 
    -Remove inst U3221 (AN2D0) 
    -Remove inst U3220 (XNR2D0) 
    -Remove inst U3219 (AN2D0) 
    -Remove inst U3212 (NR2D1) 
    -Remove inst U3199 (FA1D0) 
    -Remove inst U3192 (CKAN2D0) 
    -Remove inst U3190 (CKAN2D0) 
    -Remove inst U3153 (INVD0) 
    -Remove inst U3084 (HA1D0) 
    -Remove inst U3083 (HA1D0) 
    -Remove inst U3082 (FA1D1) 
    -Remove inst U3081 (FA1D1) 
    -Remove inst core_instance_pmem_combined_reg_reg_63_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_62_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_61_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_60_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_59_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_58_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_57_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_56_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_55_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_54_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_53_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_52_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_51_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_50_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_49_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_48_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_47_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_46_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_45_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_44_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_43_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_42_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_41_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_40_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_39_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_38_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_37_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_36_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_35_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_34_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_33_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_32_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_31_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_30_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_29_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_28_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_27_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_26_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_25_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_24_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_23_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_22_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_21_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_20_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_19_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_18_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_17_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_16_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_15_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_14_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_13_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_12_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_11_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_10_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_9_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_8_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_7_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_6_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_5_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_4_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_3_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_2_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_1_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_0_ (EDFQD1) 
    -Remove inst core_instance_col_c_reg_reg (EDFQD1) 
    -Remove inst U3068 (AO22D0) 
    -Remove inst U3067 (AO22D0) 
    -Remove inst U3066 (AO22D0) 
    -Remove inst U3065 (AO22D0) 
    -Remove inst U3064 (AO22D0) 
    -Remove inst U3063 (AO22D0) 
    -Remove inst U3062 (AO22D0) 
    -Remove inst U3061 (AO22D0) 
    -Remove inst U3060 (AO22D0) 
    -Remove inst U3059 (AO22D0) 
    -Remove inst U3058 (AO22D0) 
    -Remove inst U4675 (CKND2D0) 
    -Remove inst U3057 (IOA21D0) 
    -Remove inst U3056 (IOA21D0) 
    -Remove inst U3055 (IOA21D0) 
    -Remove inst U3054 (IOA21D0) 
    -Remove inst U3053 (IOA21D0) 
    -Remove inst U3052 (AO22D0) 
    -Remove inst U3051 (AO22D0) 
    -Remove inst U3050 (AO22D0) 
    -Remove inst U3049 (AO22D0) 
    -Remove inst U3048 (AO22D0) 
    -Remove inst U3047 (AO22D0) 
    -Remove inst U3046 (AO22D0) 
    -Remove inst U3045 (AO22D0) 
    -Remove inst U3044 (AO22D0) 
    -Remove inst U3043 (AO22D0) 
    -Remove inst U3042 (AO22D0) 
    -Remove inst U9158 (CKND2D0) 
    -Remove inst U3041 (IOA21D0) 
    -Remove inst U3040 (IOA21D0) 
    -Remove inst U3039 (IOA21D0) 
    -Remove inst U3038 (IOA21D0) 
    -Remove inst U3037 (IOA21D0) 
    -Remove inst U3036 (AO22D0) 
    -Remove inst U3035 (AO22D0) 
    -Remove inst U3034 (AO22D0) 
    -Remove inst U3033 (AO22D0) 
    -Remove inst U3032 (AO22D0) 
    -Remove inst U3031 (AO22D0) 
    -Remove inst U3030 (AO22D0) 
    -Remove inst U3029 (AO22D0) 
    -Remove inst U3028 (AO22D0) 
    -Remove inst U3027 (AO22D0) 
    -Remove inst U3026 (AO22D0) 
    -Remove inst U4676 (CKND2D0) 
    -Remove inst U3025 (IOA21D0) 
    -Remove inst U3024 (IOA21D0) 
    -Remove inst U3023 (IOA21D0) 
    -Remove inst U3022 (IOA21D0) 
    -Remove inst U3021 (IOA21D0) 
    -Remove inst U3020 (AO22D0) 
    -Remove inst U3019 (AO22D0) 
    -Remove inst U3018 (AO22D0) 
    -Remove inst U3017 (AO22D0) 
    -Remove inst U3016 (AO22D0) 
    -Remove inst U3015 (AO22D0) 
    -Remove inst U3014 (AO22D0) 
    -Remove inst U3013 (AO22D0) 
    -Remove inst U3012 (AO22D0) 
    -Remove inst U3011 (AO22D0) 
    -Remove inst U3010 (AO22D0) 
    -Remove inst U9159 (CKND2D0) 
    -Remove inst U3009 (IOA21D0) 
    -Remove inst U3008 (IOA21D0) 
    -Remove inst U3007 (IOA21D0) 
    -Remove inst U3006 (IOA21D0) 
    -Remove inst U3005 (IOA21D0) 
    -Remove inst U5217 (TIEH) 
    -Remove inst U3004 (IOA21D0) 
    -Remove inst U3003 (IOA21D0) 
    -Remove inst U3002 (IOA21D0) 
    -Remove inst U3001 (IOA21D0) 
    -Remove inst U3000 (IOA21D0) 
    -Remove inst U2999 (IOA21D0) 
    -Remove inst U2998 (IOA21D0) 
    -Remove inst U2997 (IOA21D0) 
    -Remove inst U2996 (IOA21D0) 
    -Remove inst U2995 (IOA21D0) 
    -Remove inst U2994 (IOA21D0) 
    -Remove inst U2993 (IOA21D0) 
    -Remove inst U2992 (IOA21D0) 
    -Remove inst U2991 (IOA21D0) 
    -Remove inst U2990 (IOA21D0) 
    -Remove inst U2989 (IOA21D0) 
    -Remove inst U2988 (IOA21D0) 
    -Remove inst U2987 (IOA21D0) 
    -Remove inst U2986 (IOA21D0) 
    -Remove inst U2985 (IOA21D0) 
    -Remove inst U2984 (IOA21D0) 
    -Remove inst U2983 (IOA21D0) 
    -Remove inst U2982 (IOA21D0) 
    -Remove inst U2981 (IOA21D0) 
    -Remove inst U2980 (IOA21D0) 
    -Remove inst U2979 (IOA21D0) 
    -Remove inst U2978 (IOA21D0) 
    -Remove inst U2977 (IOA21D0) 
    -Remove inst U2976 (IOA21D0) 
    -Remove inst U2975 (IOA21D0) 
    -Remove inst U2974 (IOA21D0) 
    -Remove inst U2973 (IOA21D0) 
    -Remove inst U2972 (IOA21D0) 
    -Remove inst U2971 (IOA21D0) 
    -Remove inst U2970 (IOA21D0) 
    -Remove inst U2969 (IOA21D0) 
    -Remove inst U2968 (IOA21D0) 
    -Remove inst U2967 (IOA21D0) 
    -Remove inst U2966 (IOA21D0) 
    -Remove inst U2965 (IOA21D0) 
    -Remove inst U2964 (IOA21D0) 
    -Remove inst U2963 (IOA21D0) 
    -Remove inst U2962 (IOA21D0) 
    -Remove inst U2961 (IOA21D0) 
    -Remove inst U2960 (IOA21D0) 
    -Remove inst U2959 (IOA21D0) 
    -Remove inst U2958 (IOA21D0) 
    -Remove inst U2957 (IOA21D0) 

Replaced instances... 

Removed 310 instances
	CPU for removing db instances : 0:00:00.1 (mem :1644.5M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1644.5M)
CPU of: netlist preparation :0:00:00.1 (mem :1644.5M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1644.5M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 35.8816, 5.16311, 0.496169, 41.5409
*** AreaOpt [finish] : cpu/real = 0:00:03.8/0:00:04.0 (0.9), totSession cpu/real = 0:01:59.8/0:03:06.4 (0.6), mem = 1625.4M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 756
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 756
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:00.4/0:03:06.9 (0.6), mem = 1563.4M
(I,S,L,T): WC_VIEW: 35.8816, 5.16311, 0.496169, 41.5409
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    48.86%|        -|  -5.321|-5435.452|   0:00:00.0| 1582.5M|
|    48.88%|       17|  -5.321|-4824.254|   0:00:00.0| 1626.7M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1626.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 35.8382, 5.17159, 0.496804, 41.5066
*** DrvOpt [finish] : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:02:05.0/0:03:11.6 (0.7), mem = 1607.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:05.1/0:03:11.7 (0.7), mem = 1607.6M
(I,S,L,T): WC_VIEW: 35.8382, 5.17159, 0.496804, 41.5066
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   838|  8594|    -8.12|   279|   279|    -0.29|     0|     0|     0|     0|    -5.32| -4824.25|       0|       0|       0|  48.88|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.68|  -459.73|     101|       0|     239|  49.12| 0:00:03.0|  1653.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.68|  -459.73|       0|       0|       0|  49.12| 0:00:00.0|  1653.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=1653.7M) ***

(I,S,L,T): WC_VIEW: 35.6122, 5.20202, 0.501135, 41.3154
*** DrvOpt [finish] : cpu/real = 0:00:06.1/0:00:06.1 (1.0), totSession cpu/real = 0:02:11.2/0:03:17.8 (0.7), mem = 1634.7M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 1249.7M, totSessionCpu=0:02:11 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 756
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 756
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:11.4/0:03:18.0 (0.7), mem = 1584.7M
(I,S,L,T): WC_VIEW: 35.6122, 5.20202, 0.501135, 41.3154
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 506 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.676  TNS Slack -459.733 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.676|-459.733|    49.12%|   0:00:00.0| 1622.7M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory2_reg_36_/E  |
|  -0.376|-156.955|    49.48%|   0:00:07.0| 1695.2M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.376|-119.036|    49.50%|   0:00:01.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.376|-119.036|    49.50%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.200| -41.119|    49.59%|   0:00:04.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.152| -38.781|    49.60%|   0:00:01.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.152| -38.176|    49.61%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.152| -38.176|    49.61%|   0:00:01.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.105| -23.234|    49.70%|   0:00:01.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.105| -22.203|    49.71%|   0:00:01.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.105| -22.203|    49.71%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.105| -22.203|    49.71%|   0:00:01.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.098| -16.046|    49.76%|   0:00:01.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.098| -15.125|    49.76%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.098| -15.125|    49.76%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.098| -15.125|    49.76%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.093| -13.585|    49.78%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.093| -13.570|    49.79%|   0:00:01.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.093| -13.570|    49.79%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.093| -13.570|    49.79%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.096| -13.398|    49.80%|   0:00:01.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.096| -13.398|    49.80%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.096| -13.398|    49.80%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.096| -13.398|    49.80%|   0:00:01.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.096| -13.104|    49.81%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.096| -13.104|    49.81%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |        |          |            |        |          |         | q6_reg_9_/D                                        |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:22.7 real=0:00:24.0 mem=1714.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:22.7 real=0:00:24.0 mem=1714.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -0.096  TNS Slack -13.104 
(I,S,L,T): WC_VIEW: 36.0386, 5.37299, 0.526397, 41.938
*** SetupOpt [finish] : cpu/real = 0:00:32.1/0:00:33.3 (1.0), totSession cpu/real = 0:02:43.5/0:03:51.3 (0.7), mem = 1679.2M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -0.096
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 756
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 756
Info: 1 clock net  excluded from IPO operation.

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1616.55 MB )
[NR-eGR] Read 20361 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1616.55 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 20361
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=15867  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15866 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15866 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.206674e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        23( 0.05%)         1( 0.00%)   ( 0.05%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               24( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.50 seconds, mem = 1622.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:02.0, real=0:00:02.0)***
Iteration  7: Total net bbox = 1.418e+05 (6.54e+04 7.64e+04)
              Est.  stn bbox = 1.802e+05 (8.11e+04 9.91e+04)
              cpu = 0:00:03.5 real = 0:00:04.0 mem = 1712.1M
Iteration  8: Total net bbox = 1.596e+05 (7.49e+04 8.47e+04)
              Est.  stn bbox = 2.009e+05 (9.20e+04 1.09e+05)
              cpu = 0:00:06.5 real = 0:00:07.0 mem = 1696.3M
Iteration  9: Total net bbox = 1.644e+05 (7.72e+04 8.71e+04)
              Est.  stn bbox = 2.057e+05 (9.44e+04 1.11e+05)
              cpu = 0:00:13.5 real = 0:00:13.0 mem = 1697.5M
Iteration 10: Total net bbox = 1.732e+05 (8.06e+04 9.26e+04)
              Est.  stn bbox = 2.140e+05 (9.73e+04 1.17e+05)
              cpu = 0:00:04.0 real = 0:00:04.0 mem = 1698.7M
Iteration 11: Total net bbox = 1.757e+05 (8.21e+04 9.36e+04)
              Est.  stn bbox = 2.164e+05 (9.88e+04 1.18e+05)
              cpu = 0:00:03.6 real = 0:00:03.0 mem = 1700.9M
Move report: Timing Driven Placement moves 14087 insts, mean move: 9.46 um, max move: 91.33 um
	Max move on inst (FE_OFC1_n11595): (157.80, 211.60) --> (211.12, 173.58)

Finished Incremental Placement (cpu=0:00:36.9, real=0:00:37.0, mem=1699.2M)
*** Starting refinePlace (0:03:22 mem=1700.9M) ***
Total net bbox length = 2.846e+05 (1.363e+05 1.483e+05) (ext = 9.198e+04)
Move report: Detail placement moves 14087 insts, mean move: 1.04 um, max move: 39.72 um
	Max move on inst (FE_OFC4_n11595): (85.67, 278.79) --> (124.80, 278.20)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1700.9MB
Summary Report:
Instances move: 14087 (out of 14087 movable)
Instances flipped: 0
Mean displacement: 1.04 um
Max displacement: 39.72 um (Instance: FE_OFC4_n11595) (85.668, 278.791) -> (124.8, 278.2)
	Length: 9 sites, height: 1 rows, site name: core, cell type: CKBD4
Total net bbox length = 2.634e+05 (1.140e+05 1.494e+05) (ext = 9.180e+04)
Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 1700.9MB
*** Finished refinePlace (0:03:24 mem=1700.9M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1700.86 MB )
[NR-eGR] Read 20361 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1700.86 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 20361
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=15867  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15867 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15867 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.190690e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        34( 0.07%)         2( 0.00%)   ( 0.08%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               34( 0.01%)         2( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.47 seconds, mem = 1700.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 51756
[NR-eGR]     M2  (2V) length: 1.088415e+05um, number of vias: 79480
[NR-eGR]     M3  (3H) length: 1.028667e+05um, number of vias: 1608
[NR-eGR]     M4  (4V) length: 1.305099e+04um, number of vias: 264
[NR-eGR]     M5  (5H) length: 2.355600e+03um, number of vias: 144
[NR-eGR]     M6  (6V) length: 1.644600e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.287594e+05um, number of vias: 133252
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.497140e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.41 seconds, mem = 1679.9M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:40.7, real=0:00:42.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1678.2M)
Extraction called for design 'fullchip' of instances=14087 and nets=16404 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1678.223M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:49, real = 0:01:51, mem = 1215.2M, totSessionCpu=0:03:26 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1632.41)
Total number of fetched objects 15888
End delay calculation. (MEM=1691.62 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1691.62 CPU=0:00:03.3 REAL=0:00:03.0)
*** Timing NOT met, worst failing slack is -0.091
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 756
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 756
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:32.3/0:04:40.7 (0.8), mem = 1691.6M
(I,S,L,T): WC_VIEW: 36.0385, 5.33851, 0.526397, 41.9034
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 506 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.091 TNS Slack -18.958 Density 49.81
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.076| -0.185|
|reg2reg   |-0.091|-18.774|
|HEPG      |-0.091|-18.774|
|All Paths |-0.091|-18.958|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.091|   -0.091| -18.774|  -18.958|    49.81%|   0:00:00.0| 1728.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.074|   -0.076| -15.844|  -16.028|    49.83%|   0:00:01.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.066|   -0.076| -12.632|  -12.817|    49.83%|   0:00:01.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.066|   -0.076| -11.078|  -11.263|    49.83%|   0:00:00.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.052|   -0.076| -10.334|  -10.519|    49.84%|   0:00:00.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.052|   -0.076|  -8.284|   -8.468|    49.84%|   0:00:01.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.052|   -0.076|  -8.183|   -8.367|    49.84%|   0:00:00.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.042|   -0.076|  -7.240|   -7.424|    49.85%|   0:00:01.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.042|   -0.076|  -6.569|   -6.754|    49.85%|   0:00:02.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.041|   -0.076|  -6.201|   -6.386|    49.86%|   0:00:01.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.041|   -0.076|  -5.814|   -5.999|    49.87%|   0:00:00.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.041|   -0.076|  -5.757|   -5.942|    49.87%|   0:00:00.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.041|   -0.076|  -5.724|   -5.909|    49.87%|   0:00:01.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.041|   -0.076|  -4.736|   -4.921|    49.88%|   0:00:01.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.041|   -0.076|  -4.693|   -4.878|    49.88%|   0:00:00.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.041|   -0.076|  -4.278|   -4.463|    49.89%|   0:00:01.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.041|   -0.076|  -4.266|   -4.451|    49.89%|   0:00:00.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.041|   -0.076|  -4.265|   -4.450|    49.89%|   0:00:00.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.041|   -0.076|  -4.223|   -4.408|    49.89%|   0:00:00.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.041|   -0.076|  -4.223|   -4.408|    49.89%|   0:00:00.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_7_/D                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.9 real=0:00:10.0 mem=1736.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.9 real=0:00:10.0 mem=1736.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.076|-0.185|
|reg2reg   |-0.041|-4.223|
|HEPG      |-0.041|-4.223|
|All Paths |-0.076|-4.408|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.076 TNS Slack -4.408 Density 49.89
** GigaOpt Optimizer WNS Slack -0.076 TNS Slack -4.408 Density 49.89
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.076|-0.185|
|reg2reg   |-0.041|-4.223|
|HEPG      |-0.041|-4.223|
|All Paths |-0.076|-4.408|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:09.3 real=0:00:11.0 mem=1736.3M) ***

(I,S,L,T): WC_VIEW: 36.1053, 5.36849, 0.529246, 42.003
*** SetupOpt [finish] : cpu/real = 0:00:19.0/0:00:20.5 (0.9), totSession cpu/real = 0:03:51.3/0:05:01.2 (0.8), mem = 1701.3M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1660.39 MB )
[NR-eGR] Read 20361 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1660.39 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 20361
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=15882  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15879 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15879 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.191860e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        34( 0.07%)         2( 0.00%)   ( 0.08%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               35( 0.01%)         2( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.53 seconds, mem = 1665.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:02.3, real=0:00:03.0)***
Iteration  7: Total net bbox = 1.409e+05 (6.44e+04 7.64e+04)
              Est.  stn bbox = 1.791e+05 (7.99e+04 9.93e+04)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 1724.7M
Iteration  8: Total net bbox = 1.592e+05 (7.44e+04 8.48e+04)
              Est.  stn bbox = 2.005e+05 (9.16e+04 1.09e+05)
              cpu = 0:00:06.7 real = 0:00:07.0 mem = 1714.7M
Iteration  9: Total net bbox = 1.642e+05 (7.67e+04 8.74e+04)
              Est.  stn bbox = 2.056e+05 (9.39e+04 1.12e+05)
              cpu = 0:00:12.9 real = 0:00:13.0 mem = 1714.7M
Iteration 10: Total net bbox = 1.750e+05 (8.17e+04 9.32e+04)
              Est.  stn bbox = 2.161e+05 (9.87e+04 1.17e+05)
              cpu = 0:00:04.6 real = 0:00:05.0 mem = 1710.7M
Iteration 11: Total net bbox = 1.755e+05 (8.19e+04 9.36e+04)
              Est.  stn bbox = 2.163e+05 (9.87e+04 1.18e+05)
              cpu = 0:00:03.7 real = 0:00:04.0 mem = 1713.9M
Move report: Timing Driven Placement moves 14102 insts, mean move: 5.18 um, max move: 69.24 um
	Max move on inst (FE_OCPC939_core_instance_array_out_95): (15.40, 161.20) --> (17.49, 228.35)

Finished Incremental Placement (cpu=0:00:36.3, real=0:00:36.0, mem=1712.3M)
*** Starting refinePlace (0:04:29 mem=1713.9M) ***
Total net bbox length = 2.845e+05 (1.363e+05 1.481e+05) (ext = 9.235e+04)
Move report: Detail placement moves 14102 insts, mean move: 1.00 um, max move: 23.99 um
	Max move on inst (FE_OFC664_core_instance_mac_array_instance_q_temp_330): (180.76, 139.38) --> (157.00, 139.60)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1713.9MB
Summary Report:
Instances move: 14102 (out of 14102 movable)
Instances flipped: 0
Mean displacement: 1.00 um
Max displacement: 23.99 um (Instance: FE_OFC664_core_instance_mac_array_instance_q_temp_330) (180.761, 139.375) -> (157, 139.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 2.626e+05 (1.137e+05 1.489e+05) (ext = 9.218e+04)
Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 1713.9MB
*** Finished refinePlace (0:04:31 mem=1713.9M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1713.93 MB )
[NR-eGR] Read 20361 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1713.93 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 20361
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=15882  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15882 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15882 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.180682e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        30( 0.06%)   ( 0.06%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               32( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.44 seconds, mem = 1713.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 51793
[NR-eGR]     M2  (2V) length: 1.094156e+05um, number of vias: 79073
[NR-eGR]     M3  (3H) length: 1.020417e+05um, number of vias: 1466
[NR-eGR]     M4  (4V) length: 1.258370e+04um, number of vias: 237
[NR-eGR]     M5  (5H) length: 1.926400e+03um, number of vias: 126
[NR-eGR]     M6  (6V) length: 1.412400e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.273798e+05um, number of vias: 132695
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.494580e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.38 seconds, mem = 1702.9M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:39.9, real=0:00:40.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1701.3M)
Extraction called for design 'fullchip' of instances=14102 and nets=16419 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1701.293M)
**optDesign ... cpu = 0:02:55, real = 0:02:59, mem = 1240.8M, totSessionCpu=0:04:32 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1660.48)
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[40]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 15903
End delay calculation. (MEM=1719.69 CPU=0:00:02.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1719.69 CPU=0:00:03.3 REAL=0:00:03.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -0.158
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 756
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 756
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:37.6/0:05:47.8 (0.8), mem = 1719.7M
(I,S,L,T): WC_VIEW: 36.1041, 5.35056, 0.529246, 41.9839
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 506 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.158 TNS Slack -7.732 Density 49.89
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.158|-0.202|
|reg2reg   |-0.054|-7.530|
|HEPG      |-0.054|-7.530|
|All Paths |-0.158|-7.732|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.054|   -0.158|  -7.530|   -7.732|    49.89%|   0:00:01.0| 1756.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.042|   -0.158|  -6.083|   -6.286|    49.90%|   0:00:06.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.035|   -0.158|  -5.522|   -5.724|    49.90%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.029|   -0.158|  -4.357|   -4.559|    49.90%|   0:00:09.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.023|   -0.158|  -3.357|   -3.559|    49.91%|   0:00:04.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.019|   -0.158|  -2.540|   -2.742|    49.92%|   0:00:12.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.015|   -0.158|  -2.027|   -2.229|    49.92%|   0:00:20.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.011|   -0.158|  -0.961|   -1.163|    49.92%|   0:00:14.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.010|   -0.158|  -0.519|   -0.721|    49.92%|   0:00:17.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.010|   -0.158|  -0.420|   -0.622|    49.93%|   0:00:03.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.008|   -0.158|  -0.269|   -0.471|    49.94%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.008|   -0.158|  -0.169|   -0.371|    49.94%|   0:00:02.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.008|   -0.158|  -0.152|   -0.354|    49.94%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.004|   -0.158|  -0.075|   -0.277|    49.95%|   0:00:01.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.004|   -0.158|  -0.064|   -0.266|    49.95%|   0:00:01.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.004|   -0.158|  -0.059|   -0.261|    49.95%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.002|   -0.158|  -0.031|   -0.233|    49.95%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.002|   -0.158|  -0.027|   -0.229|    49.96%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.001|   -0.158|  -0.007|   -0.209|    49.96%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|   0.003|   -0.158|   0.000|   -0.202|    49.97%|   0:00:04.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|   0.004|   -0.158|   0.000|   -0.202|    49.99%|   0:00:02.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|   0.007|   -0.158|   0.000|   -0.202|    50.00%|   0:00:01.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|   0.009|   -0.158|   0.000|   -0.202|    50.00%|   0:00:02.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|   0.010|   -0.158|   0.000|   -0.202|    50.00%|   0:00:01.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
|   0.012|   -0.158|   0.000|   -0.202|    50.01%|   0:00:02.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|   0.013|   -0.158|   0.000|   -0.202|    50.01%|   0:00:02.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|   0.015|   -0.158|   0.000|   -0.202|    50.01%|   0:00:01.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|   0.015|   -0.158|   0.000|   -0.202|    50.01%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:46 real=0:01:48 mem=1764.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.158|   -0.158|  -0.202|   -0.202|    50.01%|   0:00:00.0| 1764.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_75_/D        |
|   0.009|    0.009|   0.000|    0.000|    50.01%|   0:00:00.0| 1764.4M|   WC_VIEW|  default| core_instance_vmem_instance_Q_reg_55_/D            |
|   0.019|    0.015|   0.000|    0.000|    50.01%|   0:00:00.0| 1802.6M|   WC_VIEW|  default| core_instance_nmem_instance_Q_reg_39_/D            |
|   0.019|    0.015|   0.000|    0.000|    50.01%|   0:00:00.0| 1802.6M|   WC_VIEW|  default| core_instance_nmem_instance_Q_reg_39_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1802.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:46 real=0:01:48 mem=1802.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.019|0.000|
|reg2reg   |0.015|0.000|
|HEPG      |0.015|0.000|
|All Paths |0.015|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 50.01
*** Starting refinePlace (0:06:34 mem=1802.6M) ***
Total net bbox length = 2.635e+05 (1.143e+05 1.493e+05) (ext = 9.218e+04)
Move report: Timing Driven Placement moves 309 insts, mean move: 3.14 um, max move: 14.40 um
	Max move on inst (core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_): (19.60, 146.80) --> (12.40, 139.60)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1802.6MB
Move report: Detail placement moves 1215 insts, mean move: 1.92 um, max move: 9.00 um
	Max move on inst (U4782): (241.80, 119.80) --> (250.80, 119.80)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1802.6MB
Summary Report:
Instances move: 1399 (out of 14116 movable)
Instances flipped: 182
Mean displacement: 2.27 um
Max displacement: 15.40 um (Instance: U3347) (15.4, 141.4) -> (12.6, 128.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 2.630e+05 (1.136e+05 1.494e+05) (ext = 9.220e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1802.6MB
*** Finished refinePlace (0:06:37 mem=1802.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1802.6M)


Density : 0.5001
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.8 real=0:00:04.0 mem=1802.6M) ***
** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 50.01
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.019|0.000|
|reg2reg   |0.015|0.000|
|HEPG      |0.015|0.000|
|All Paths |0.015|0.000|
+----------+-----+-----+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 7 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:50 real=0:01:52 mem=1802.6M) ***

(I,S,L,T): WC_VIEW: 36.1768, 5.42161, 0.532494, 42.1309
*** SetupOpt [finish] : cpu/real = 0:02:00.3/0:02:02.1 (1.0), totSession cpu/real = 0:06:37.9/0:07:49.9 (0.8), mem = 1767.5M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:38.3/0:07:50.3 (0.8), mem = 1701.6M
(I,S,L,T): WC_VIEW: 36.1768, 5.42161, 0.532494, 42.1309
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 50.01
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    50.01%|        -|   0.000|   0.000|   0:00:00.0| 1701.6M|
|    50.01%|        5|   0.000|   0.000|   0:00:00.0| 1739.7M|
|    50.00%|       12|   0.000|   0.000|   0:00:01.0| 1739.7M|
|    49.63%|      464|   0.000|   0.000|   0:00:04.0| 1739.7M|
|    49.59%|      102|   0.000|   0.000|   0:00:01.0| 1739.7M|
|    49.59%|        2|   0.000|   0.000|   0:00:00.0| 1739.7M|
|    49.59%|        0|   0.000|   0.000|   0:00:00.0| 1739.7M|
|    49.59%|        1|   0.000|   0.000|   0:00:00.0| 1739.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 49.59
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:07.3) (real = 0:00:07.0) **
*** Starting refinePlace (0:06:46 mem=1755.7M) ***
Total net bbox length = 2.631e+05 (1.137e+05 1.494e+05) (ext = 9.219e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1755.7MB
Summary Report:
Instances move: 0 (out of 14104 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.631e+05 (1.137e+05 1.494e+05) (ext = 9.219e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1755.7MB
*** Finished refinePlace (0:06:46 mem=1755.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1755.7M)


Density : 0.4959
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1755.7M) ***
(I,S,L,T): WC_VIEW: 35.9494, 5.36539, 0.519621, 41.8344
*** AreaOpt [finish] : cpu/real = 0:00:08.3/0:00:08.4 (1.0), totSession cpu/real = 0:06:46.6/0:07:58.7 (0.8), mem = 1755.7M
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1682.64M, totSessionCpu=0:06:47).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:47.0/0:07:59.1 (0.8), mem = 1682.6M
(I,S,L,T): WC_VIEW: 35.9494, 5.36539, 0.519621, 41.8344
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  49.59|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  49.59| 0:00:00.0|  1701.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1701.7M) ***

(I,S,L,T): WC_VIEW: 35.9494, 5.36539, 0.519621, 41.8344
*** DrvOpt [finish] : cpu/real = 0:00:03.3/0:00:03.4 (1.0), totSession cpu/real = 0:06:50.3/0:08:02.5 (0.9), mem = 1682.6M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 0:05:14, real = 0:05:20, mem = 1308.3M, totSessionCpu=0:06:51 **
**optDesign ... cpu = 0:05:14, real = 0:05:20, mem = 1308.3M, totSessionCpu=0:06:51 **
** Profile ** Start :  cpu=0:00:00.0, mem=1682.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1682.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1692.7M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1692.7M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.007  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.593%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1692.7M
Info: 1 clock net  excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1308.57MB/2836.93MB/1357.03MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1308.57MB/2836.93MB/1357.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1308.57MB/2836.93MB/1357.03MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 22:05:54 (2023-Mar-19 05:05:54 GMT)
2023-Mar-18 22:05:54 (2023-Mar-19 05:05:54 GMT): 10%
2023-Mar-18 22:05:54 (2023-Mar-19 05:05:54 GMT): 20%
2023-Mar-18 22:05:54 (2023-Mar-19 05:05:54 GMT): 30%
2023-Mar-18 22:05:54 (2023-Mar-19 05:05:54 GMT): 40%
2023-Mar-18 22:05:54 (2023-Mar-19 05:05:54 GMT): 50%
2023-Mar-18 22:05:54 (2023-Mar-19 05:05:54 GMT): 60%
2023-Mar-18 22:05:54 (2023-Mar-19 05:05:54 GMT): 70%
2023-Mar-18 22:05:54 (2023-Mar-19 05:05:54 GMT): 80%
2023-Mar-18 22:05:54 (2023-Mar-19 05:05:54 GMT): 90%

Finished Levelizing
2023-Mar-18 22:05:54 (2023-Mar-19 05:05:54 GMT)

Starting Activity Propagation
2023-Mar-18 22:05:54 (2023-Mar-19 05:05:54 GMT)
2023-Mar-18 22:05:54 (2023-Mar-19 05:05:54 GMT): 10%
2023-Mar-18 22:05:54 (2023-Mar-19 05:05:54 GMT): 20%

Finished Activity Propagation
2023-Mar-18 22:05:55 (2023-Mar-19 05:05:55 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1308.57MB/2836.93MB/1357.03MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 22:05:55 (2023-Mar-19 05:05:55 GMT)
 ... Calculating switching power
2023-Mar-18 22:05:55 (2023-Mar-19 05:05:55 GMT): 10%
2023-Mar-18 22:05:55 (2023-Mar-19 05:05:55 GMT): 20%
2023-Mar-18 22:05:55 (2023-Mar-19 05:05:55 GMT): 30%
2023-Mar-18 22:05:55 (2023-Mar-19 05:05:55 GMT): 40%
2023-Mar-18 22:05:55 (2023-Mar-19 05:05:55 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 22:05:55 (2023-Mar-19 05:05:55 GMT): 60%
2023-Mar-18 22:05:55 (2023-Mar-19 05:05:55 GMT): 70%
2023-Mar-18 22:05:56 (2023-Mar-19 05:05:56 GMT): 80%
2023-Mar-18 22:05:56 (2023-Mar-19 05:05:56 GMT): 90%

Finished Calculating power
2023-Mar-18 22:05:56 (2023-Mar-19 05:05:56 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1308.57MB/2836.93MB/1357.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1308.57MB/2836.93MB/1357.03MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=1308.57MB/2836.93MB/1357.03MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1308.57MB/2836.93MB/1357.03MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 22:05:56 (2023-Mar-19 05:05:56 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       35.82251114 	   85.8861%
Total Switching Power:       5.36630038 	   12.8659%
Total Leakage Power:         0.52051486 	    1.2480%
Total Power:                41.70932641
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         30.51      0.7713       0.257       31.54       75.62
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   1.822e-06
Combinational                      5.311       4.595      0.2635       10.17       24.38
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              35.82       5.366      0.5205       41.71         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      35.82       5.366      0.5205       41.71         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U4450 (CKXOR2D4):           0.0196
*              Highest Leakage Power:  DP_OP_974J1_128_4583_U91 (CMPE42D2):        0.0002607
*                Total Cap:      7.0472e-11 F
*                Total instances in design: 14104
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1312.18MB/2836.93MB/1357.03MB)


Phase 1 finished in (cpu = 0:00:04.6) (real = 0:00:04.0) **
Finished Timing Update in (cpu = 0:00:06.4) (real = 0:00:06.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (0:07:27 mem=1781.2M) ***
Total net bbox length = 2.631e+05 (1.138e+05 1.494e+05) (ext = 9.220e+04)
Move report: Detail placement moves 12 insts, mean move: 0.87 um, max move: 2.20 um
	Max move on inst (U5402): (27.80, 155.80) --> (25.60, 155.80)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1781.2MB
Summary Report:
Instances move: 12 (out of 14104 movable)
Instances flipped: 0
Mean displacement: 0.87 um
Max displacement: 2.20 um (Instance: U5402) (27.8, 155.8) -> (25.6, 155.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 2.631e+05 (1.138e+05 1.494e+05) (ext = 9.220e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1781.2MB
*** Finished refinePlace (0:07:27 mem=1781.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1781.2M)


Density : 0.4959
Max route overflow : 0.0000

Checking setup slack degradation ...
Checking setup slack degradation ...
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:27.7/0:08:40.1 (0.9), mem = 1781.2M
(I,S,L,T): WC_VIEW: 35.9443, 5.34075, 0.520092, 41.8051
Reclaim Optimization WNS Slack -0.003  TNS Slack -0.023 Density 49.59
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    49.59%|        -|  -0.003|  -0.023|   0:00:00.0| 1781.2M|
|    49.59%|        0|  -0.003|  -0.023|   0:00:00.0| 1781.2M|
|    49.59%|      281|  -0.003|  -0.023|   0:00:09.0| 1819.3M|
|    49.58%|       11|  -0.003|  -0.023|   0:00:03.0| 1819.3M|
|    49.58%|       56|  -0.003|  -0.023|   0:00:04.0| 1819.3M|
|    49.58%|       72|  -0.003|  -0.023|   0:00:03.0| 1819.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.003  TNS Slack -0.023 Density 49.58
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:20.5) (real = 0:00:20.0) **
(I,S,L,T): WC_VIEW: 35.9348, 5.32318, 0.519415, 41.7774
*** PowerOpt [finish] : cpu/real = 0:00:20.6/0:00:20.7 (1.0), totSession cpu/real = 0:07:48.4/0:09:00.8 (0.9), mem = 1819.3M
*** Starting refinePlace (0:07:49 mem=1819.3M) ***
Total net bbox length = 2.631e+05 (1.139e+05 1.493e+05) (ext = 9.218e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1819.3MB
Summary Report:
Instances move: 0 (out of 14093 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.631e+05 (1.139e+05 1.493e+05) (ext = 9.218e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1819.3MB
*** Finished refinePlace (0:07:49 mem=1819.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1819.3M)


Density : 0.4958
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1819.3M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:49.9/0:09:02.4 (0.9), mem = 1819.3M
(I,S,L,T): WC_VIEW: 35.9348, 5.32318, 0.519415, 41.7774
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.003|   -0.003|  -0.023|   -0.023|    49.58%|   0:00:00.0| 1828.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1847.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1847.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 35.9348, 5.32318, 0.519415, 41.7774
*** SetupOpt [finish] : cpu/real = 0:00:08.3/0:00:08.7 (1.0), totSession cpu/real = 0:07:58.2/0:09:11.0 (0.9), mem = 1838.4M
Executing incremental physical updates
*** Starting refinePlace (0:07:58 mem=1838.4M) ***
Total net bbox length = 2.631e+05 (1.139e+05 1.493e+05) (ext = 9.218e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1838.4MB
Summary Report:
Instances move: 0 (out of 14093 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.631e+05 (1.139e+05 1.493e+05) (ext = 9.218e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1838.4MB
*** Finished refinePlace (0:07:59 mem=1838.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1838.4M)


Density : 0.4958
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=1838.4M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1337.75MB/2982.82MB/1357.03MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1337.75MB/2982.82MB/1357.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1337.75MB/2982.82MB/1357.03MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 22:07:02 (2023-Mar-19 05:07:02 GMT)
2023-Mar-18 22:07:02 (2023-Mar-19 05:07:02 GMT): 10%
2023-Mar-18 22:07:02 (2023-Mar-19 05:07:02 GMT): 20%
2023-Mar-18 22:07:02 (2023-Mar-19 05:07:02 GMT): 30%
2023-Mar-18 22:07:02 (2023-Mar-19 05:07:02 GMT): 40%
2023-Mar-18 22:07:02 (2023-Mar-19 05:07:02 GMT): 50%
2023-Mar-18 22:07:02 (2023-Mar-19 05:07:02 GMT): 60%
2023-Mar-18 22:07:02 (2023-Mar-19 05:07:02 GMT): 70%
2023-Mar-18 22:07:02 (2023-Mar-19 05:07:02 GMT): 80%
2023-Mar-18 22:07:02 (2023-Mar-19 05:07:02 GMT): 90%

Finished Levelizing
2023-Mar-18 22:07:02 (2023-Mar-19 05:07:02 GMT)

Starting Activity Propagation
2023-Mar-18 22:07:02 (2023-Mar-19 05:07:02 GMT)
2023-Mar-18 22:07:02 (2023-Mar-19 05:07:02 GMT): 10%
2023-Mar-18 22:07:02 (2023-Mar-19 05:07:02 GMT): 20%

Finished Activity Propagation
2023-Mar-18 22:07:02 (2023-Mar-19 05:07:02 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1337.89MB/2982.82MB/1357.03MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 22:07:02 (2023-Mar-19 05:07:02 GMT)
 ... Calculating switching power
2023-Mar-18 22:07:03 (2023-Mar-19 05:07:03 GMT): 10%
2023-Mar-18 22:07:03 (2023-Mar-19 05:07:03 GMT): 20%
2023-Mar-18 22:07:03 (2023-Mar-19 05:07:03 GMT): 30%
2023-Mar-18 22:07:03 (2023-Mar-19 05:07:03 GMT): 40%
2023-Mar-18 22:07:03 (2023-Mar-19 05:07:03 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 22:07:03 (2023-Mar-19 05:07:03 GMT): 60%
2023-Mar-18 22:07:03 (2023-Mar-19 05:07:03 GMT): 70%
2023-Mar-18 22:07:04 (2023-Mar-19 05:07:04 GMT): 80%
2023-Mar-18 22:07:04 (2023-Mar-19 05:07:04 GMT): 90%

Finished Calculating power
2023-Mar-18 22:07:04 (2023-Mar-19 05:07:04 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1337.89MB/2982.82MB/1357.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1337.89MB/2982.82MB/1357.03MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1337.89MB/2982.82MB/1357.03MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1337.89MB/2982.82MB/1357.03MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 22:07:04 (2023-Mar-19 05:07:04 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       35.80490123 	   85.9693%
Total Switching Power:       5.32318247 	   12.7812%
Total Leakage Power:         0.52036770 	    1.2494%
Total Power:                41.64845142
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         30.55      0.7738      0.2584       31.58       75.83
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   1.825e-06
Combinational                      5.255       4.549       0.262       10.07       24.17
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                               35.8       5.323      0.5204       41.65         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9       35.8       5.323      0.5204       41.65         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U4450 (CKXOR2D4):           0.0196
*              Highest Leakage Power:  DP_OP_969J1_123_4583_U94 (CMPE42D2):        0.0002607
*                Total Cap:      7.01547e-11 F
*                Total instances in design: 14093
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1338.14MB/2982.82MB/1357.03MB)

** Power Reclaim End WNS Slack -0.003  TNS Slack -0.023 
End: Power Optimization (cpu=0:01:07, real=0:01:08, mem=1683.04M, totSessionCpu=0:08:02).
**optDesign ... cpu = 0:06:25, real = 0:06:32, mem = 1306.6M, totSessionCpu=0:08:02 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=14093 and nets=16410 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1667.527M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1677.68 MB )
[NR-eGR] Read 20361 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.68 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 20361
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=15873  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15873 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15873 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.183922e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        38( 0.08%)         1( 0.00%)   ( 0.08%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               39( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.31 sec, Real: 0.47 sec, Curr Mem: 1683.16 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1673.16)
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[40]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 15894
End delay calculation. (MEM=1722.83 CPU=0:00:02.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1722.83 CPU=0:00:03.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:05.0 totSessionCpu=0:08:08 mem=1722.8M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1329.34MB/2867.26MB/1357.03MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1329.34MB/2867.26MB/1357.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1329.34MB/2867.26MB/1357.03MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 22:07:11 (2023-Mar-19 05:07:11 GMT)
2023-Mar-18 22:07:11 (2023-Mar-19 05:07:11 GMT): 10%
2023-Mar-18 22:07:11 (2023-Mar-19 05:07:11 GMT): 20%
2023-Mar-18 22:07:11 (2023-Mar-19 05:07:11 GMT): 30%
2023-Mar-18 22:07:11 (2023-Mar-19 05:07:11 GMT): 40%
2023-Mar-18 22:07:11 (2023-Mar-19 05:07:11 GMT): 50%
2023-Mar-18 22:07:11 (2023-Mar-19 05:07:11 GMT): 60%
2023-Mar-18 22:07:11 (2023-Mar-19 05:07:11 GMT): 70%
2023-Mar-18 22:07:11 (2023-Mar-19 05:07:11 GMT): 80%
2023-Mar-18 22:07:11 (2023-Mar-19 05:07:11 GMT): 90%

Finished Levelizing
2023-Mar-18 22:07:11 (2023-Mar-19 05:07:11 GMT)

Starting Activity Propagation
2023-Mar-18 22:07:11 (2023-Mar-19 05:07:11 GMT)
2023-Mar-18 22:07:11 (2023-Mar-19 05:07:11 GMT): 10%
2023-Mar-18 22:07:11 (2023-Mar-19 05:07:11 GMT): 20%

Finished Activity Propagation
2023-Mar-18 22:07:12 (2023-Mar-19 05:07:12 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1329.55MB/2867.26MB/1357.03MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 22:07:12 (2023-Mar-19 05:07:12 GMT)
 ... Calculating switching power
2023-Mar-18 22:07:12 (2023-Mar-19 05:07:12 GMT): 10%
2023-Mar-18 22:07:12 (2023-Mar-19 05:07:12 GMT): 20%
2023-Mar-18 22:07:12 (2023-Mar-19 05:07:12 GMT): 30%
2023-Mar-18 22:07:12 (2023-Mar-19 05:07:12 GMT): 40%
2023-Mar-18 22:07:12 (2023-Mar-19 05:07:12 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 22:07:12 (2023-Mar-19 05:07:12 GMT): 60%
2023-Mar-18 22:07:12 (2023-Mar-19 05:07:12 GMT): 70%
2023-Mar-18 22:07:13 (2023-Mar-19 05:07:13 GMT): 80%
2023-Mar-18 22:07:13 (2023-Mar-19 05:07:13 GMT): 90%

Finished Calculating power
2023-Mar-18 22:07:13 (2023-Mar-19 05:07:13 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1329.55MB/2867.26MB/1357.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1329.55MB/2867.26MB/1357.03MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1329.55MB/2867.26MB/1357.03MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1329.55MB/2867.26MB/1357.03MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 22:07:13 (2023-Mar-19 05:07:13 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       35.80490126 	   85.9693%
Total Switching Power:       5.32318247 	   12.7812%
Total Leakage Power:         0.52036770 	    1.2494%
Total Power:                41.64845145
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         30.55      0.7738      0.2584       31.58       75.83
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   1.825e-06
Combinational                      5.255       4.549       0.262       10.07       24.17
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                               35.8       5.323      0.5204       41.65         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9       35.8       5.323      0.5204       41.65         100
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1333.03MB/2867.26MB/1357.03MB)


Output file is ./timingReports/fullchip_preCTS.power.
**optDesign ... cpu = 0:06:34, real = 0:06:41, mem = 1302.4M, totSessionCpu=0:08:11 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:34, real = 0:06:41, mem = 1298.9M, totSessionCpu=0:08:11 **
** Profile ** Start :  cpu=0:00:00.0, mem=1674.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1674.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1684.8M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1676.8M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1674.8M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  | -0.003  |  0.006  |
|           TNS (ns):| -0.021  | -0.021  |  0.000  |
|    Violating Paths:|    8    |    8    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.576%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1674.8M
**optDesign ... cpu = 0:06:35, real = 0:06:44, mem = 1290.6M, totSessionCpu=0:08:12 **
*** Finished optDesign ***
cleaningup cpe interface
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 0:07:29, real = 0:07:40, mem = 1612.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPESI-3014          5  The RC network is incomplete for net %s....
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         196  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 207 warning(s), 0 error(s)

<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/18 22:07:17, mem=1221.9M)
% Begin Save ccopt configuration ... (date=03/18 22:07:17, mem=1221.9M)
% End Save ccopt configuration ... (date=03/18 22:07:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.2M, current mem=1222.2M)
% Begin Save netlist data ... (date=03/18 22:07:17, mem=1222.2M)
Writing Binary DB to placement.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/18 22:07:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1222.2M, current mem=1222.2M)
Saving congestion map file placement.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/18 22:07:17, mem=1222.6M)
Saving AAE Data ...
% End Save AAE data ... (date=03/18 22:07:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.6M, current mem=1222.6M)
% Begin Save clock tree data ... (date=03/18 22:07:18, mem=1222.9M)
% End Save clock tree data ... (date=03/18 22:07:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.9M, current mem=1222.9M)
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/18 22:07:18, mem=1223.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/18 22:07:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1223.0M, current mem=1223.0M)
Saving PG file placement.enc.dat.tmp/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1612.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/18 22:07:18, mem=1223.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/18 22:07:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1223.2M, current mem=1223.2M)
% Begin Save routing data ... (date=03/18 22:07:18, mem=1223.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1612.2M) ***
% End Save routing data ... (date=03/18 22:07:19, total cpu=0:00:00.1, real=0:00:01.0, peak res=1223.5M, current mem=1223.5M)
Saving property file placement.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1615.2M) ***
Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/18 22:07:19, mem=1223.6M)
% End Save power constraints data ... (date=03/18 22:07:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1223.6M, current mem=1223.6M)
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp
#% End save design ... (date=03/18 22:07:21, total cpu=0:00:02.3, real=0:00:04.0, peak res=1225.2M, current mem=1225.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/pnr/constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/pnr/constraints/fullchip.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/18 22:07:49, mem=1194.4M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 4472 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/CON was created. It contains 4472 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1623.1M, init mem=1624.8M)
*info: Placed = 14093         
*info: Unplaced = 0           
Placement Density:49.58%(71061/143338)
Placement Density (including fixed std cells):49.58%(71061/143338)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1623.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
**ERROR: (IMPCCOPT-1349):	Clock tree clk connects to 1 module(s) without definitions in the netlist.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
Found 1 module instances of undefined cell sfp_row
CTS will not run on this clock tree.
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 143337.600um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       4472
  Delay constrained sinks:     4472
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.000ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 4472 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.4)

CCOpt configuration status: cannot run ccopt_design.
Check the log for details of problem(s) found:

---------------------------------------------------
Design configuration problems
---------------------------------------------------
One or more clock trees have configuration problems
---------------------------------------------------

Clock tree configuration problems:

------------------------------------------------------------------------
Clock tree    Problem
------------------------------------------------------------------------
clk           Contains instances which have no definition in the netlist
------------------------------------------------------------------------


Check Prerequisites done. (took cpu=0:00:01.5 real=0:00:01.5)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.5 real=0:00:01.5)
**ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPCCOPT-1349        1  Clock tree %s connects to %d module(s) w...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
*** Message Summary: 3 warning(s), 2 error(s)

#% End ccopt_design (date=03/18 22:07:52, total cpu=0:00:02.8, real=0:00:03.0, peak res=1197.3M, current mem=1197.3M)

<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Successfully spread [93] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1614.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
Successfully spread [112] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1614.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
Successfully spread [112] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1614.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -layer 3 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Updated attributes of 93 pin(s) of partition fullchip
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1616.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -layer 3 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
Updated attributes of 112 pin(s) of partition fullchip
editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1616.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -layer 3 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
Updated attributes of 112 pin(s) of partition fullchip
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1616.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/18 22:08:13, mem=1205.7M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.68 (MB), peak = 1398.39 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1616.1M, init mem=1617.7M)
*info: Placed = 14093         
*info: Unplaced = 0           
Placement Density:49.58%(71061/143338)
Placement Density (including fixed std cells):49.58%(71061/143338)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1616.1M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1616.1M) ***
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/18 22:08:13, mem=1205.8M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar 18 22:08:13 2023
#
#Generating timing data, please wait...
#15894 total nets, 0 already routed, 0 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 15894
End delay calculation. (MEM=1685.24 CPU=0:00:02.3 REAL=0:00:03.0)
#Generating timing data took: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1240.36 (MB), peak = 1398.39 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=16410)
#Start reading timing information from file .timing_file_14569.tif.gz ...
#Read in timing information for 205 ports, 14093 instances from timing file .timing_file_14569.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Start routing data preparation on Sat Mar 18 22:08:21 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 16408 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1234.46 (MB), peak = 1398.39 (MB)
#Merging special wires: starts on Sat Mar 18 22:08:31 2023 with memory = 1235.05 (MB), peak = 1398.39 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
#
#Finished routing data preparation on Sat Mar 18 22:08:31 2023
#
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 23.84 (MB)
#Total memory = 1235.46 (MB)
#Peak memory = 1398.39 (MB)
#
#
#Start global routing on Sat Mar 18 22:08:31 2023
#
#
#Start global routing initialization on Sat Mar 18 22:08:31 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Mar 18 22:08:31 2023
#
#Start routing resource analysis on Sat Mar 18 22:08:31 2023
#
#Routing resource analysis is done on Sat Mar 18 22:08:31 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        1909          80       17689    58.25%
#  M2             V        1912          84       17689     1.56%
#  M3             H        1989           0       17689     0.21%
#  M4             V        1424         572       17689     2.97%
#  M5             H        1989           0       17689     0.00%
#  M6             V        1996           0       17689     0.00%
#  M7             H         497           0       17689     0.00%
#  M8             V         499           0       17689     0.00%
#  --------------------------------------------------------------
#  Total                  12216       4.60%      141512     7.87%
#
#
#
#
#Global routing data preparation is done on Sat Mar 18 22:08:31 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.50 (MB), peak = 1398.39 (MB)
#
#
#Global routing initialization is done on Sat Mar 18 22:08:31 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.87 (MB), peak = 1398.39 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1276.71 (MB), peak = 1398.39 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1300.02 (MB), peak = 1398.39 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1304.27 (MB), peak = 1398.39 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 516 (skipped).
#Total number of routable nets = 15894.
#Total number of nets in the design = 16410.
#
#15894 routable nets have only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1           15893  
#------------------------------------------
#        Total            1           15893  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1           15893  
#------------------------------------------
#        Total            1           15893  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          213(1.22%)     30(0.17%)      1(0.01%)   (1.40%)
#  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    213(0.16%)     30(0.02%)      1(0.00%)   (0.18%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.00% H + 0.18% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.44 |          0.89 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M2)     0.44 | (M2)     0.89 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 283597 um.
#Total half perimeter of net bounding box = 259675 um.
#Total wire length on LAYER M1 = 78 um.
#Total wire length on LAYER M2 = 88079 um.
#Total wire length on LAYER M3 = 103641 um.
#Total wire length on LAYER M4 = 63745 um.
#Total wire length on LAYER M5 = 27933 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 15 um.
#Total wire length on LAYER M8 = 105 um.
#Total number of vias = 84410
#Up-Via Summary (total 84410):
#           
#-----------------------
# M1              49812
# M2              30978
# M3               3279
# M4                322
# M5                  7
# M6                  7
# M7                  5
#-----------------------
#                 84410 
#
#Max overcon = 5 tracks.
#Total overcon = 0.18%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:11
#Increased memory = 72.37 (MB)
#Total memory = 1307.91 (MB)
#Peak memory = 1398.39 (MB)
#
#Finished global routing on Sat Mar 18 22:08:42 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1275.80 (MB), peak = 1398.39 (MB)
#Start Track Assignment.
#Done with 21152 horizontal wires in 2 hboxes and 23979 vertical wires in 2 hboxes.
#Done with 4332 horizontal wires in 2 hboxes and 4436 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1            76.56 	  0.00%  	  0.00% 	  0.00%
# M2         87898.76 	  0.04%  	  0.00% 	  0.00%
# M3        102136.90 	  0.04%  	  0.00% 	  0.00%
# M4         63690.35 	  0.00%  	  0.00% 	  0.00%
# M5         27961.50 	  0.00%  	  0.00% 	  0.00%
# M6             0.00 	  0.00%  	  0.00% 	  0.00%
# M7            16.80 	  0.00%  	  0.00% 	  0.00%
# M8           106.20 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      281887.07  	  0.03% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 296179 um.
#Total half perimeter of net bounding box = 259675 um.
#Total wire length on LAYER M1 = 9778 um.
#Total wire length on LAYER M2 = 87334 um.
#Total wire length on LAYER M3 = 107049 um.
#Total wire length on LAYER M4 = 63888 um.
#Total wire length on LAYER M5 = 28009 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 16 um.
#Total wire length on LAYER M8 = 105 um.
#Total number of vias = 84410
#Up-Via Summary (total 84410):
#           
#-----------------------
# M1              49812
# M2              30978
# M3               3279
# M4                322
# M5                  7
# M6                  7
# M7                  5
#-----------------------
#                 84410 
#
#cpu time = 00:00:04, elapsed time = 00:00:05, memory = 1290.52 (MB), peak = 1398.39 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	3         2         5         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:25
#Elapsed time = 00:00:26
#Increased memory = 79.54 (MB)
#Total memory = 1291.02 (MB)
#Peak memory = 1398.39 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   EOLSpc   Totals
#	M1            1        1        2
#	Totals        1        1        2
#cpu time = 00:01:31, elapsed time = 00:01:31, memory = 1323.21 (MB), peak = 1398.39 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1323.76 (MB), peak = 1398.39 (MB)
#Complete Detail Routing.
#Total wire length = 302989 um.
#Total half perimeter of net bounding box = 259675 um.
#Total wire length on LAYER M1 = 5690 um.
#Total wire length on LAYER M2 = 94143 um.
#Total wire length on LAYER M3 = 100623 um.
#Total wire length on LAYER M4 = 73862 um.
#Total wire length on LAYER M5 = 28533 um.
#Total wire length on LAYER M6 = 31 um.
#Total wire length on LAYER M7 = 9 um.
#Total wire length on LAYER M8 = 98 um.
#Total number of vias = 93726
#Total number of multi-cut vias = 41 (  0.0%)
#Total number of single cut vias = 93685 (100.0%)
#Up-Via Summary (total 93726):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             51111 ( 99.9%)        38 (  0.1%)      51149
# M2             36187 (100.0%)         0 (  0.0%)      36187
# M3              5964 (100.0%)         0 (  0.0%)       5964
# M4               416 (100.0%)         0 (  0.0%)        416
# M5                 2 ( 40.0%)         3 ( 60.0%)          5
# M6                 3 (100.0%)         0 (  0.0%)          3
# M7                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                93685 (100.0%)        41 (  0.0%)      93726 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:33
#Elapsed time = 00:01:33
#Increased memory = -10.12 (MB)
#Total memory = 1281.03 (MB)
#Peak memory = 1398.39 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1283.35 (MB), peak = 1398.39 (MB)
#
#Total wire length = 302989 um.
#Total half perimeter of net bounding box = 259675 um.
#Total wire length on LAYER M1 = 5690 um.
#Total wire length on LAYER M2 = 94143 um.
#Total wire length on LAYER M3 = 100623 um.
#Total wire length on LAYER M4 = 73862 um.
#Total wire length on LAYER M5 = 28533 um.
#Total wire length on LAYER M6 = 31 um.
#Total wire length on LAYER M7 = 9 um.
#Total wire length on LAYER M8 = 98 um.
#Total number of vias = 93726
#Total number of multi-cut vias = 41 (  0.0%)
#Total number of single cut vias = 93685 (100.0%)
#Up-Via Summary (total 93726):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             51111 ( 99.9%)        38 (  0.1%)      51149
# M2             36187 (100.0%)         0 (  0.0%)      36187
# M3              5964 (100.0%)         0 (  0.0%)       5964
# M4               416 (100.0%)         0 (  0.0%)        416
# M5                 2 ( 40.0%)         3 ( 60.0%)          5
# M6                 3 (100.0%)         0 (  0.0%)          3
# M7                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                93685 (100.0%)        41 (  0.0%)      93726 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 302989 um.
#Total half perimeter of net bounding box = 259675 um.
#Total wire length on LAYER M1 = 5690 um.
#Total wire length on LAYER M2 = 94143 um.
#Total wire length on LAYER M3 = 100623 um.
#Total wire length on LAYER M4 = 73862 um.
#Total wire length on LAYER M5 = 28533 um.
#Total wire length on LAYER M6 = 31 um.
#Total wire length on LAYER M7 = 9 um.
#Total wire length on LAYER M8 = 98 um.
#Total number of vias = 93726
#Total number of multi-cut vias = 41 (  0.0%)
#Total number of single cut vias = 93685 (100.0%)
#Up-Via Summary (total 93726):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             51111 ( 99.9%)        38 (  0.1%)      51149
# M2             36187 (100.0%)         0 (  0.0%)      36187
# M3              5964 (100.0%)         0 (  0.0%)       5964
# M4               416 (100.0%)         0 (  0.0%)        416
# M5                 2 ( 40.0%)         3 ( 60.0%)          5
# M6                 3 (100.0%)         0 (  0.0%)          3
# M7                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                93685 (100.0%)        41 (  0.0%)      93726 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#78.57% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1283.82 (MB), peak = 1398.39 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total wire length = 302989 um.
#Total half perimeter of net bounding box = 259675 um.
#Total wire length on LAYER M1 = 5690 um.
#Total wire length on LAYER M2 = 94143 um.
#Total wire length on LAYER M3 = 100623 um.
#Total wire length on LAYER M4 = 73862 um.
#Total wire length on LAYER M5 = 28533 um.
#Total wire length on LAYER M6 = 31 um.
#Total wire length on LAYER M7 = 9 um.
#Total wire length on LAYER M8 = 98 um.
#Total number of vias = 93726
#Total number of multi-cut vias = 61807 ( 65.9%)
#Total number of single cut vias = 31919 ( 34.1%)
#Up-Via Summary (total 93726):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             31787 ( 62.1%)     19362 ( 37.9%)      51149
# M2               129 (  0.4%)     36058 ( 99.6%)      36187
# M3                 3 (  0.1%)      5961 ( 99.9%)       5964
# M4                 0 (  0.0%)       416 (100.0%)        416
# M5                 0 (  0.0%)         5 (100.0%)          5
# M6                 0 (  0.0%)         3 (100.0%)          3
# M7                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                31919 ( 34.1%)     61807 ( 65.9%)      93726 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1304.10 (MB), peak = 1398.39 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar 18 22:10:45 2023
#
#
#Start Post Route Wire Spread.
#Done with 3243 horizontal wires in 3 hboxes and 2746 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 305445 um.
#Total half perimeter of net bounding box = 259675 um.
#Total wire length on LAYER M1 = 5692 um.
#Total wire length on LAYER M2 = 94727 um.
#Total wire length on LAYER M3 = 101935 um.
#Total wire length on LAYER M4 = 74406 um.
#Total wire length on LAYER M5 = 28547 um.
#Total wire length on LAYER M6 = 31 um.
#Total wire length on LAYER M7 = 9 um.
#Total wire length on LAYER M8 = 98 um.
#Total number of vias = 93726
#Total number of multi-cut vias = 61807 ( 65.9%)
#Total number of single cut vias = 31919 ( 34.1%)
#Up-Via Summary (total 93726):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             31787 ( 62.1%)     19362 ( 37.9%)      51149
# M2               129 (  0.4%)     36058 ( 99.6%)      36187
# M3                 3 (  0.1%)      5961 ( 99.9%)       5964
# M4                 0 (  0.0%)       416 (100.0%)        416
# M5                 0 (  0.0%)         5 (100.0%)          5
# M6                 0 (  0.0%)         3 (100.0%)          3
# M7                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                31919 ( 34.1%)     61807 ( 65.9%)      93726 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1330.79 (MB), peak = 1398.39 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1287.47 (MB), peak = 1398.39 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 305445 um.
#Total half perimeter of net bounding box = 259675 um.
#Total wire length on LAYER M1 = 5692 um.
#Total wire length on LAYER M2 = 94727 um.
#Total wire length on LAYER M3 = 101935 um.
#Total wire length on LAYER M4 = 74406 um.
#Total wire length on LAYER M5 = 28547 um.
#Total wire length on LAYER M6 = 31 um.
#Total wire length on LAYER M7 = 9 um.
#Total wire length on LAYER M8 = 98 um.
#Total number of vias = 93726
#Total number of multi-cut vias = 61807 ( 65.9%)
#Total number of single cut vias = 31919 ( 34.1%)
#Up-Via Summary (total 93726):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             31787 ( 62.1%)     19362 ( 37.9%)      51149
# M2               129 (  0.4%)     36058 ( 99.6%)      36187
# M3                 3 (  0.1%)      5961 ( 99.9%)       5964
# M4                 0 (  0.0%)       416 (100.0%)        416
# M5                 0 (  0.0%)         5 (100.0%)          5
# M6                 0 (  0.0%)         3 (100.0%)          3
# M7                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                31919 ( 34.1%)     61807 ( 65.9%)      93726 
#
#detailRoute Statistics:
#Cpu time = 00:02:10
#Elapsed time = 00:02:11
#Increased memory = -5.93 (MB)
#Total memory = 1285.22 (MB)
#Peak memory = 1398.39 (MB)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:02:43
#Elapsed time = 00:02:44
#Increased memory = 61.57 (MB)
#Total memory = 1267.35 (MB)
#Peak memory = 1398.39 (MB)
#Number of warnings = 1
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 18 22:10:57 2023
#
% End globalDetailRoute (date=03/18 22:10:57, total cpu=0:02:43, real=0:02:44, peak res=1342.3M, current mem=1266.3M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:02:43, elapsed time = 00:02:45, memory = 1246.95 (MB), peak = 1398.39 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/18 22:10:58, total cpu=0:02:44, real=0:02:45, peak res=1342.3M, current mem=1246.9M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=14093 and nets=16410 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1634.6M)
Extracted 10.0013% (CPU Time= 0:00:00.5  MEM= 1706.1M)
Extracted 20.0012% (CPU Time= 0:00:00.6  MEM= 1706.1M)
Extracted 30.0012% (CPU Time= 0:00:00.7  MEM= 1706.1M)
Extracted 40.0011% (CPU Time= 0:00:00.8  MEM= 1706.1M)
Extracted 50.001% (CPU Time= 0:00:00.9  MEM= 1706.1M)
Extracted 60.001% (CPU Time= 0:00:01.0  MEM= 1706.1M)
Extracted 70.0009% (CPU Time= 0:00:01.1  MEM= 1706.1M)
Extracted 80.0008% (CPU Time= 0:00:01.4  MEM= 1706.1M)
Extracted 90.0008% (CPU Time= 0:00:01.6  MEM= 1710.1M)
Extracted 100% (CPU Time= 0:00:02.2  MEM= 1710.1M)
Number of Extracted Resistors     : 249255
Number of Extracted Ground Cap.   : 252697
Number of Extracted Coupling Cap. : 380976
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1670.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:03.0  MEM: 1674.129M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1227.2M, totSessionCpu=0:11:16 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
AAE DB initialization (MEM=1674.4 CPU=0:00:00.3 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1677.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1677.4M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-18 22:11:07 (2023-Mar-19 05:11:07 GMT)
2023-Mar-18 22:11:07 (2023-Mar-19 05:11:07 GMT): 10%
2023-Mar-18 22:11:07 (2023-Mar-19 05:11:07 GMT): 20%

Finished Activity Propagation
2023-Mar-18 22:11:07 (2023-Mar-19 05:11:07 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1286.1M, totSessionCpu=0:11:27 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1700.2M, init mem=1700.2M)
*info: Placed = 14093         
*info: Unplaced = 0           
Placement Density:49.58%(71061/143338)
Placement Density (including fixed std cells):49.58%(71061/143338)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1698.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 14093

Instance distribution across the VT partitions:

 LVT : inst = 746 (5.3%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 746 (5.3%)

 HVT : inst = 13347 (94.7%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 13347 (94.7%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=14093 and nets=16410 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1692.2M)
Extracted 10.0013% (CPU Time= 0:00:00.5  MEM= 1763.7M)
Extracted 20.0012% (CPU Time= 0:00:00.7  MEM= 1763.7M)
Extracted 30.0012% (CPU Time= 0:00:00.7  MEM= 1763.7M)
Extracted 40.0011% (CPU Time= 0:00:00.8  MEM= 1763.7M)
Extracted 50.001% (CPU Time= 0:00:00.9  MEM= 1763.7M)
Extracted 60.001% (CPU Time= 0:00:01.1  MEM= 1763.7M)
Extracted 70.0009% (CPU Time= 0:00:01.1  MEM= 1763.7M)
Extracted 80.0008% (CPU Time= 0:00:01.4  MEM= 1763.7M)
Extracted 90.0008% (CPU Time= 0:00:01.6  MEM= 1767.7M)
Extracted 100% (CPU Time= 0:00:02.2  MEM= 1767.7M)
Number of Extracted Resistors     : 249255
Number of Extracted Ground Cap.   : 252697
Number of Extracted Coupling Cap. : 380976
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1727.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:03.0  MEM: 1731.723M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.800781)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 15894. 
Total number of fetched objects 15894
End delay calculation. (MEM=0 CPU=0:00:02.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:03.4 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:00:05.1 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:00:05.1 mem=0.0M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
*** QThread HoldInit [finish] : cpu/real = 0:00:05.7/0:00:05.7 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1750.8)
Total number of fetched objects 15894
AAE_INFO-618: Total number of nets in the design is 16410,  96.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1818.09 CPU=0:00:06.4 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1791.02 CPU=0:00:07.1 REAL=0:00:07.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1791.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1791.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1738.13)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 15894. 
Total number of fetched objects 15894
AAE_INFO-618: Total number of nets in the design is 16410,  6.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1744.29 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1744.29 CPU=0:00:01.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.4 real=0:00:11.0 totSessionCpu=0:11:49 mem=1744.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=1744.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1744.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1744.3M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1759.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.480  | -0.480  |  0.027  |
|           TNS (ns):| -4.703  | -4.703  |  0.000  |
|    Violating Paths:|   23    |   23    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.576%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:35, mem = 1366.6M, totSessionCpu=0:11:50 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 756
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 756
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 16409 (unrouted=516, trialRouted=0, noStatus=0, routed=15893, fixed=0, [crossesIlmBoundary=0, tooFewTerms=516, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    route_type is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
**ERROR: (IMPCCOPT-1349):	Clock tree clk connects to 1 module(s) without definitions in the netlist.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    Found 1 module instances of undefined cell sfp_row
    CTS will not run on this clock tree.
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 143337.600um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       4472
      Delay constrained sinks:     4472
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.000ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 4472 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:00.8 real=0:00:00.8)
    
    CCOpt configuration status: cannot run ccopt_design.
    Check the log for details of problem(s) found:
    
    ---------------------------------------------------
    Design configuration problems
    ---------------------------------------------------
    One or more clock trees have configuration problems
    ---------------------------------------------------
    
    Clock tree configuration problems:
    
    ------------------------------------------------------------------------
    Clock tree    Problem
    ------------------------------------------------------------------------
    clk           Contains instances which have no definition in the netlist
    ------------------------------------------------------------------------
    
    
    Failed to PreBalance
**ERROR: (IMPCCOPT-2191):	CCOpt-PRO cannot initialize.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
**ERROR: (IMPCCOPT-2191):	CCOpt-PRO cannot initialize.
Restoring CTS place status for unmodified clock tree cells and sinks.
DoPostRouteOptimization failed
PRO done. (took cpu=0:00:01.0 real=0:00:01.0)
ERROR: 'ccopt_pro failed, refer to earlier error messages.' while running ccopt_pro
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 756
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 756
**INFO: Start fixing DRV (Mem = 1731.75M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:52.4/0:13:48.7 (0.9), mem = 1731.7M
(I,S,L,T): WC_VIEW: 35.9159, 5.35312, 0.519403, 41.7885
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.48|    -4.70|       0|       0|       0|  49.58|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.48|    -4.70|       0|       0|       0|  49.58| 0:00:00.0|  1888.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1888.7M) ***

(I,S,L,T): WC_VIEW: 35.9159, 5.35312, 0.519403, 41.7885
*** DrvOpt [finish] : cpu/real = 0:00:05.9/0:00:05.9 (1.0), totSession cpu/real = 0:11:58.3/0:13:54.6 (0.9), mem = 1869.6M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:42, real = 0:00:43, mem = 1480.7M, totSessionCpu=0:11:58 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1816.62M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1816.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1816.6M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1826.6M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1826.6M

------------------------------------------------------------
     SI Timing Summary (cpu=0.10min real=0.10min mem=1816.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.480  | -0.480  |  0.027  |
|           TNS (ns):| -4.703  | -4.703  |  0.000  |
|    Violating Paths:|   23    |   23    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.576%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1826.6M
**optDesign ... cpu = 0:00:43, real = 0:00:44, mem = 1481.2M, totSessionCpu=0:11:59 **
*** Timing NOT met, worst failing slack is -0.480
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 756
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 756
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:59.4/0:13:55.9 (0.9), mem = 1807.1M
(I,S,L,T): WC_VIEW: 35.9159, 5.35312, 0.519403, 41.7885
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 506 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.480 TNS Slack -4.703 Density 49.58
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.027| 0.000|
|reg2reg   |-0.480|-4.703|
|HEPG      |-0.480|-4.703|
|All Paths |-0.480|-4.703|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.480ns TNS -4.703ns; HEPG WNS -0.480ns TNS -4.703ns; all paths WNS -0.480ns TNS -4.703ns; Real time 0:04:06
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.480|   -0.480|  -4.703|   -4.703|    49.58%|   0:00:00.0| 1845.2M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_13_/D                    |
|  -0.342|   -0.342|  -3.970|   -3.970|    49.59%|   0:00:05.0| 2025.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_14_/D                    |
|  -0.328|   -0.328|  -3.880|   -3.880|    49.59%|   0:00:01.0| 2025.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.308|   -0.308|  -3.406|   -3.406|    49.59%|   0:00:01.0| 2025.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_13_/D                    |
|  -0.298|   -0.298|  -3.360|   -3.360|    49.59%|   0:00:01.0| 2025.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.285|   -0.285|  -3.267|   -3.267|    49.59%|   0:00:02.0| 2025.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_14_/D                    |
|  -0.284|   -0.284|  -3.177|   -3.177|    49.59%|   0:00:03.0| 2025.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.271|   -0.271|  -2.883|   -2.883|    49.59%|   0:00:01.0| 2025.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_14_/D                    |
|  -0.263|   -0.263|  -2.858|   -2.858|    49.59%|   0:00:01.0| 2025.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.252|   -0.252|  -2.750|   -2.750|    49.59%|   0:00:01.0| 2022.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_13_/D                    |
|  -0.244|   -0.244|  -2.702|   -2.702|    49.59%|   0:00:01.0| 2022.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.237|   -0.237|  -2.509|   -2.509|    49.59%|   0:00:01.0| 2022.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_13_/D                    |
|  -0.227|   -0.227|  -2.467|   -2.467|    49.59%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.217|   -0.217|  -2.390|   -2.390|    49.60%|   0:00:02.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.216|   -0.216|  -2.359|   -2.359|    49.60%|   0:00:02.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.206|   -0.206|  -2.223|   -2.223|    49.60%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.196|   -0.196|  -2.114|   -2.114|    49.60%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.193|   -0.193|  -2.058|   -2.058|    49.60%|   0:00:02.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.189|   -0.189|  -2.011|   -2.011|    49.60%|   0:00:00.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.181|   -0.181|  -1.918|   -1.918|    49.60%|   0:00:01.0| 2009.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.176|   -0.176|  -1.903|   -1.903|    49.60%|   0:00:00.0| 2009.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.168|   -0.168|  -1.729|   -1.729|    49.60%|   0:00:00.0| 2009.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.168|   -0.168|  -1.681|   -1.681|    49.61%|   0:00:02.0| 2009.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.165|   -0.165|  -1.671|   -1.671|    49.61%|   0:00:01.0| 2009.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.157|   -0.157|  -1.608|   -1.608|    49.61%|   0:00:02.0| 2009.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.149|   -0.149|  -1.532|   -1.532|    49.61%|   0:00:01.0| 2007.9M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.141|   -0.141|  -1.428|   -1.428|    49.61%|   0:00:02.0| 2007.9M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.132|   -0.132|  -1.327|   -1.327|    49.61%|   0:00:02.0| 2007.9M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_13_/D                    |
|  -0.125|   -0.125|  -1.220|   -1.220|    49.62%|   0:00:02.0| 2027.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_13_/D                    |
|  -0.114|   -0.114|  -1.082|   -1.082|    49.62%|   0:00:02.0| 2027.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.109|   -0.109|  -1.056|   -1.056|    49.62%|   0:00:02.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.095|   -0.095|  -0.933|   -0.933|    49.62%|   0:00:02.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_13_/D                    |
|  -0.092|   -0.092|  -0.901|   -0.901|    49.63%|   0:00:02.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.083|   -0.083|  -0.774|   -0.774|    49.63%|   0:00:00.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_13_/D                    |
|  -0.074|   -0.074|  -0.683|   -0.683|    49.63%|   0:00:00.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.065|   -0.065|  -0.603|   -0.603|    49.63%|   0:00:02.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.061|   -0.061|  -0.543|   -0.543|    49.64%|   0:00:03.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.057|   -0.057|  -0.514|   -0.514|    49.64%|   0:00:02.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.052|   -0.052|  -0.456|   -0.456|    49.65%|   0:00:01.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.052|   -0.052|  -0.399|   -0.399|    49.65%|   0:00:03.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.051|   -0.051|  -0.387|   -0.387|    49.65%|   0:00:00.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.041|   -0.041|  -0.334|   -0.334|    49.66%|   0:00:01.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.034|   -0.034|  -0.247|   -0.247|    49.66%|   0:00:02.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.029|   -0.029|  -0.225|   -0.225|    49.67%|   0:00:01.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.024|   -0.024|  -0.191|   -0.191|    49.67%|   0:00:01.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.017|   -0.017|  -0.137|   -0.137|    49.68%|   0:00:01.0| 2012.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.014|   -0.014|  -0.109|   -0.109|    49.68%|   0:00:00.0| 2012.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.008|   -0.008|  -0.074|   -0.074|    49.69%|   0:00:01.0| 2012.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.008|   -0.008|  -0.062|   -0.062|    49.69%|   0:00:01.0| 2012.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.004|   -0.004|  -0.032|   -0.032|    49.70%|   0:00:00.0| 2012.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|   0.000|    0.000|   0.000|    0.000|    49.70%|   0:00:01.0| 2012.6M|        NA|       NA| NA                                                 |
|   0.000|    0.000|   0.000|    0.000|    49.70%|   0:00:00.0| 2012.6M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:08 real=0:01:09 mem=2012.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:08 real=0:01:09 mem=2012.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.027|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS 0.000ns TNS 0.000ns; all paths WNS 0.000ns TNS 0.000ns; Real time 0:05:15
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 49.70
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 40 Nets
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.021|   -0.021|  -0.121|   -0.121|    49.70%|   0:00:00.0| 2012.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|   0.000|    0.000|   0.000|    0.000|    49.70%|   0:00:03.0| 2012.6M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:03.0 mem=2012.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:03.0 mem=2012.6M) ***
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.027|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:11 real=0:01:12 mem=2012.6M) ***
(I,S,L,T): WC_VIEW: 35.958, 5.35077, 0.524264, 41.833
*** SetupOpt [finish] : cpu/real = 0:01:20.7/0:01:21.7 (1.0), totSession cpu/real = 0:13:20.2/0:15:17.6 (0.9), mem = 1993.5M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:13:20 mem=1993.5M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1993.5MB
Summary Report:
Instances move: 0 (out of 14141 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1993.5MB
*** Finished refinePlace (0:13:21 mem=1993.5M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 756
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 756
GigaOpt: target slack met, skip TNS optimization
**optDesign ... cpu = 0:02:06, real = 0:02:08, mem = 1498.7M, totSessionCpu=0:13:22 **
** Profile ** Start :  cpu=0:00:00.0, mem=1891.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1891.6M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1901.6M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1901.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.027  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.699%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1901.6M
Info: 1 clock net  excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1499.00MB/3065.05MB/1627.69MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1499.00MB/3065.05MB/1627.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1499.00MB/3065.05MB/1627.69MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 22:13:10 (2023-Mar-19 05:13:10 GMT)
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT): 10%
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT): 20%
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT): 30%
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT): 40%
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT): 50%
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT): 60%
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT): 70%
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT): 80%
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT): 90%

Finished Levelizing
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT)

Starting Activity Propagation
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT)
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT): 10%
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT): 20%

Finished Activity Propagation
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1499.14MB/3065.05MB/1627.69MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT)
 ... Calculating switching power
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT): 10%
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT): 20%
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT): 30%
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT): 40%
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 22:13:11 (2023-Mar-19 05:13:11 GMT): 60%
2023-Mar-18 22:13:12 (2023-Mar-19 05:13:12 GMT): 70%
2023-Mar-18 22:13:12 (2023-Mar-19 05:13:12 GMT): 80%
2023-Mar-18 22:13:12 (2023-Mar-19 05:13:12 GMT): 90%

Finished Calculating power
2023-Mar-18 22:13:13 (2023-Mar-19 05:13:13 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1499.43MB/3065.05MB/1627.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1499.43MB/3065.05MB/1627.69MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1499.43MB/3065.05MB/1627.69MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1499.43MB/3065.05MB/1627.69MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 22:13:13 (2023-Mar-19 05:13:13 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       35.88308124 	   85.8803%
Total Switching Power:       5.37431254 	   12.8625%
Total Leakage Power:         0.52526435 	    1.2571%
Total Power:                41.78265817
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         30.61      0.9453      0.2619       31.81       76.14
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   1.819e-06
Combinational                      5.278       4.429      0.2634        9.97       23.86
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              35.88       5.374      0.5253       41.78         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      35.88       5.374      0.5253       41.78         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U4338 (CKXOR2D4):          0.01846
*              Highest Leakage Power:  DP_OP_969J1_123_4583_U94 (CMPE42D2):        0.0002607
*                Total Cap:      7.15324e-11 F
*                Total instances in design: 14141
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1502.75MB/3065.05MB/1627.69MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:25.8/0:15:23.5 (0.9), mem = 1920.6M
(I,S,L,T): WC_VIEW: 36.0113, 5.37431, 0.524264, 41.9099
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.70
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    49.70%|        -|   0.000|   0.000|   0:00:00.0| 1920.6M|
|    49.66%|      301|   0.000|   0.000|   0:00:23.0| 2008.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 49.66
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:25.7) (real = 0:00:26.0) **
(I,S,L,T): WC_VIEW: 35.9789, 5.36165, 0.522026, 41.8626
*** PowerOpt [finish] : cpu/real = 0:00:25.8/0:00:25.8 (1.0), totSession cpu/real = 0:13:51.7/0:15:49.4 (0.9), mem = 2008.1M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:13:52 mem=2008.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2008.1MB
Summary Report:
Instances move: 0 (out of 14141 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2008.1MB
*** Finished refinePlace (0:13:52 mem=2008.1M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:02:36, real = 0:02:38, mem = 1565.7M, totSessionCpu=0:13:52 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:00, real=0:00:00, mem=1987.11M, totSessionCpu=0:13:53).
**optDesign ... cpu = 0:02:36, real = 0:02:39, mem = 1566.0M, totSessionCpu=0:13:53 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1565.99MB/3150.60MB/1627.69MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1565.99MB/3150.60MB/1627.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1565.99MB/3150.60MB/1627.69MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 22:13:40 (2023-Mar-19 05:13:40 GMT)
2023-Mar-18 22:13:40 (2023-Mar-19 05:13:40 GMT): 10%
2023-Mar-18 22:13:40 (2023-Mar-19 05:13:40 GMT): 20%
2023-Mar-18 22:13:40 (2023-Mar-19 05:13:40 GMT): 30%
2023-Mar-18 22:13:40 (2023-Mar-19 05:13:40 GMT): 40%
2023-Mar-18 22:13:40 (2023-Mar-19 05:13:40 GMT): 50%
2023-Mar-18 22:13:40 (2023-Mar-19 05:13:40 GMT): 60%
2023-Mar-18 22:13:40 (2023-Mar-19 05:13:40 GMT): 70%
2023-Mar-18 22:13:40 (2023-Mar-19 05:13:40 GMT): 80%
2023-Mar-18 22:13:40 (2023-Mar-19 05:13:40 GMT): 90%

Finished Levelizing
2023-Mar-18 22:13:40 (2023-Mar-19 05:13:40 GMT)

Starting Activity Propagation
2023-Mar-18 22:13:40 (2023-Mar-19 05:13:40 GMT)
2023-Mar-18 22:13:40 (2023-Mar-19 05:13:40 GMT): 10%
2023-Mar-18 22:13:41 (2023-Mar-19 05:13:41 GMT): 20%

Finished Activity Propagation
2023-Mar-18 22:13:41 (2023-Mar-19 05:13:41 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1566.20MB/3150.60MB/1627.69MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 22:13:41 (2023-Mar-19 05:13:41 GMT)
 ... Calculating switching power
2023-Mar-18 22:13:41 (2023-Mar-19 05:13:41 GMT): 10%
2023-Mar-18 22:13:41 (2023-Mar-19 05:13:41 GMT): 20%
2023-Mar-18 22:13:41 (2023-Mar-19 05:13:41 GMT): 30%
2023-Mar-18 22:13:41 (2023-Mar-19 05:13:41 GMT): 40%
2023-Mar-18 22:13:41 (2023-Mar-19 05:13:41 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 22:13:41 (2023-Mar-19 05:13:41 GMT): 60%
2023-Mar-18 22:13:41 (2023-Mar-19 05:13:41 GMT): 70%
2023-Mar-18 22:13:42 (2023-Mar-19 05:13:42 GMT): 80%
2023-Mar-18 22:13:42 (2023-Mar-19 05:13:42 GMT): 90%

Finished Calculating power
2023-Mar-18 22:13:42 (2023-Mar-19 05:13:42 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1566.20MB/3150.60MB/1627.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1566.20MB/3150.60MB/1627.69MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1566.20MB/3150.60MB/1627.69MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1566.20MB/3150.60MB/1627.69MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 22:13:42 (2023-Mar-19 05:13:42 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       35.85072610 	   85.9001%
Total Switching Power:       5.36165116 	   12.8468%
Total Leakage Power:         0.52300662 	    1.2531%
Total Power:                41.73538391
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         30.59      0.9432      0.2609       31.79       76.17
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   1.821e-06
Combinational                      5.265       4.418      0.2621       9.946       23.83
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              35.85       5.362       0.523       41.74         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      35.85       5.362       0.523       41.74         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U4338 (CKXOR2D4):          0.01846
*              Highest Leakage Power:  DP_OP_969J1_123_4583_U94 (CMPE42D2):        0.0002607
*                Total Cap:      7.13934e-11 F
*                Total instances in design: 14141
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1569.54MB/3152.35MB/1627.69MB)

** Power Reclaim End WNS Slack 0.000  TNS Slack 0.000 
End: Power Optimization (cpu=0:00:30, real=0:00:30, mem=1891.78M, totSessionCpu=0:13:55).
**optDesign ... cpu = 0:02:39, real = 0:02:42, mem = 1505.6M, totSessionCpu=0:13:55 **
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 457
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 457
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:13:57 mem=1891.8M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 15942
AAE_INFO-618: Total number of nets in the design is 16458,  96.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:05.6 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:06.3 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 15942. 
Total number of fetched objects 15942
AAE_INFO-618: Total number of nets in the design is 16458,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:09.2 real=0:00:09.0 totSessionCpu=0:00:15.0 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:10.0 real=0:00:10.0 totSessionCpu=0:00:15.0 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/coe_eosdata_4OMfHh/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:11.1 real=0:00:11.0 totSessionCpu=0:00:16.1 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:11.1/0:00:11.1 (1.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:10.2 real=0:00:11.0 totSessionCpu=0:14:07 mem=1891.8M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1891.8M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1901.8M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/coe_eosdata_4OMfHh/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1901.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1901.8M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1901.8M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.027  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.066  |  0.066  |  0.203  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.664%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:51, real = 0:02:56, mem = 1495.1M, totSessionCpu=0:14:08 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:08.0/0:16:07.1 (0.9), mem = 1883.8M
(I,S,L,T): WC_VIEW: 35.9789, 5.36165, 0.522026, 41.8626
*info: Run optDesign holdfix with 1 thread.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

(I,S,L,T): WC_VIEW: 35.9789, 5.36165, 0.522026, 41.8626
*** HoldOpt [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:14:09.4/0:16:08.6 (0.9), mem = 1891.8M
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:02:53, real = 0:02:57, mem = 1494.5M, totSessionCpu=0:14:09 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:02, mem=1891.84M, totSessionCpu=0:14:11).
**optDesign ... cpu = 0:02:54, real = 0:02:59, mem = 1500.9M, totSessionCpu=0:14:11 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns

Start Layer Assignment ...
WNS(0.000ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 1 cadidates out of 16458.
Total Assign Layers on 0 Nets (cpu 0:00:00.1).
GigaOpt: setting up router preferences
        design wns: 0.0000
        slack threshold: 1.4500
GigaOpt: 23 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 357 (2.2%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns

Start Layer Assignment ...
WNS(0.000ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 1 cadidates out of 16458.
Total Assign Layers on 0 Nets (cpu 0:00:00.2).
GigaOpt: setting up router preferences
        design wns: 0.0000
        slack threshold: 1.4500
GigaOpt: 20 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 466 (2.8%)
** Profile ** Start :  cpu=0:00:00.0, mem=1986.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1986.2M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1986.2M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1986.2M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.027  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.664%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1986.2M
**optDesign ... cpu = 0:02:56, real = 0:03:01, mem = 1440.9M, totSessionCpu=0:14:13 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 98
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 98

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sat Mar 18 22:14:02 2023
#
#num needed restored net=0
#need_extraction net=0 (total=16458)
#Processed 369 dirty instances, 250 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(354 insts marked dirty, reset pre-exisiting dirty flag on 414 insts, 815 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Mar 18 22:14:03 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 16456 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1388.72 (MB), peak = 1628.19 (MB)
#Merging special wires: starts on Sat Mar 18 22:14:05 2023 with memory = 1388.86 (MB), peak = 1628.19 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 100.19500 338.60000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 128.80000 329.40000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 127.60000 327.80000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 121.40000 327.80000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 98.60000 325.80000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 137.07500 324.29000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 90.67500 314.91000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 107.80000 311.40000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 107.80000 309.80000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 107.20000 307.80000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 149.40000 306.20000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 147.20000 304.20000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 98.07500 304.11000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 117.60000 302.60000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 144.00000 300.60000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 128.80000 300.60000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 142.20000 291.80000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 87.47500 291.89000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 88.79500 288.20000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 147.92000 286.11000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#813 routed nets are extracted.
#    394 (2.39%) extracted nets are partially routed.
#15129 routed net(s) are imported.
#516 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 16458.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat Mar 18 22:14:05 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 6.75 (MB)
#Total memory = 1389.62 (MB)
#Peak memory = 1628.19 (MB)
#
#
#Start global routing on Sat Mar 18 22:14:05 2023
#
#
#Start global routing initialization on Sat Mar 18 22:14:05 2023
#
#Number of eco nets is 394
#
#Start global routing data preparation on Sat Mar 18 22:14:05 2023
#
#Start routing resource analysis on Sat Mar 18 22:14:05 2023
#
#Routing resource analysis is done on Sat Mar 18 22:14:06 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        1909          80       17689    58.31%
#  M2             V        1912          84       17689     1.56%
#  M3             H        1989           0       17689     0.21%
#  M4             V        1424         572       17689     2.97%
#  M5             H        1989           0       17689     0.00%
#  M6             V        1996           0       17689     0.00%
#  M7             H         497           0       17689     0.00%
#  M8             V         499           0       17689     0.00%
#  --------------------------------------------------------------
#  Total                  12216       4.60%      141512     7.88%
#
#  43 nets (0.26%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Mar 18 22:14:06 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1391.44 (MB), peak = 1628.19 (MB)
#
#
#Global routing initialization is done on Sat Mar 18 22:14:06 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1392.92 (MB), peak = 1628.19 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1436.75 (MB), peak = 1628.19 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.75 (MB), peak = 1628.19 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.77 (MB), peak = 1628.19 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 516 (skipped).
#Total number of routable nets = 15942.
#Total number of nets in the design = 16458.
#
#394 routable nets have only global wires.
#15548 routable nets have only detail routed wires.
#15 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#29 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 15             379  
#------------------------------------------------
#        Total                 15             379  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 43            1           15898  
#-------------------------------------------------------------
#        Total                 43            1           15898  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2            3(0.02%)      1(0.01%)      1(0.01%)   (0.03%)
#  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      3(0.00%)      1(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 305562 um.
#Total half perimeter of net bounding box = 259851 um.
#Total wire length on LAYER M1 = 5675 um.
#Total wire length on LAYER M2 = 94782 um.
#Total wire length on LAYER M3 = 102030 um.
#Total wire length on LAYER M4 = 74395 um.
#Total wire length on LAYER M5 = 28542 um.
#Total wire length on LAYER M6 = 31 um.
#Total wire length on LAYER M7 = 9 um.
#Total wire length on LAYER M8 = 98 um.
#Total number of vias = 93834
#Total number of multi-cut vias = 61713 ( 65.8%)
#Total number of single cut vias = 32121 ( 34.2%)
#Up-Via Summary (total 93834):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             31862 ( 62.2%)     19323 ( 37.8%)      51185
# M2               241 (  0.7%)     36008 ( 99.3%)      36249
# M3                17 (  0.3%)      5957 ( 99.7%)       5974
# M4                 1 (  0.2%)       415 ( 99.8%)        416
# M5                 0 (  0.0%)         5 (100.0%)          5
# M6                 0 (  0.0%)         3 (100.0%)          3
# M7                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                32121 ( 34.2%)     61713 ( 65.8%)      93834 
#
#Max overcon = 3 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 47.55 (MB)
#Total memory = 1437.21 (MB)
#Peak memory = 1628.19 (MB)
#
#Finished global routing on Sat Mar 18 22:14:09 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1403.35 (MB), peak = 1628.19 (MB)
#Start Track Assignment.
#Done with 47 horizontal wires in 2 hboxes and 45 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 305846 um.
#Total half perimeter of net bounding box = 259851 um.
#Total wire length on LAYER M1 = 5698 um.
#Total wire length on LAYER M2 = 94871 um.
#Total wire length on LAYER M3 = 102179 um.
#Total wire length on LAYER M4 = 74415 um.
#Total wire length on LAYER M5 = 28545 um.
#Total wire length on LAYER M6 = 31 um.
#Total wire length on LAYER M7 = 9 um.
#Total wire length on LAYER M8 = 98 um.
#Total number of vias = 93834
#Total number of multi-cut vias = 61713 ( 65.8%)
#Total number of single cut vias = 32121 ( 34.2%)
#Up-Via Summary (total 93834):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             31862 ( 62.2%)     19323 ( 37.8%)      51185
# M2               241 (  0.7%)     36008 ( 99.3%)      36249
# M3                17 (  0.3%)      5957 ( 99.7%)       5974
# M4                 1 (  0.2%)       415 ( 99.8%)        416
# M5                 0 (  0.0%)         5 (100.0%)          5
# M6                 0 (  0.0%)         3 (100.0%)          3
# M7                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                32121 ( 34.2%)     61713 ( 65.8%)      93834 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1446.85 (MB), peak = 1628.19 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:08
#Increased memory = 64.61 (MB)
#Total memory = 1447.40 (MB)
#Peak memory = 1628.19 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 16.7% of the total area was rechecked for DRC, and 17.8% required routing.
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            2        0        0        1        0        3
#	M2            3        2        4        0        1       10
#	M3            0        0        1        0        0        1
#	Totals        5        2        5        1        1       14
#354 out of 14141 instances (2.5%) need to be verified(marked ipoed), dirty area = 0.9%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            2        0        0        1        0        3
#	M2            3        2        4        0        1       10
#	M3            0        0        1        0        0        1
#	Totals        5        2        5        1        1       14
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1471.94 (MB), peak = 1628.19 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1490.95 (MB), peak = 1628.19 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 305617 um.
#Total half perimeter of net bounding box = 259851 um.
#Total wire length on LAYER M1 = 5652 um.
#Total wire length on LAYER M2 = 94717 um.
#Total wire length on LAYER M3 = 102128 um.
#Total wire length on LAYER M4 = 74437 um.
#Total wire length on LAYER M5 = 28545 um.
#Total wire length on LAYER M6 = 31 um.
#Total wire length on LAYER M7 = 9 um.
#Total wire length on LAYER M8 = 98 um.
#Total number of vias = 94185
#Total number of multi-cut vias = 61113 ( 64.9%)
#Total number of single cut vias = 33072 ( 35.1%)
#Up-Via Summary (total 94185):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             32158 ( 62.8%)     19084 ( 37.2%)      51242
# M2               800 (  2.2%)     35710 ( 97.8%)      36510
# M3               105 (  1.7%)      5901 ( 98.3%)       6006
# M4                 9 (  2.2%)       408 ( 97.8%)        417
# M5                 0 (  0.0%)         5 (100.0%)          5
# M6                 0 (  0.0%)         3 (100.0%)          3
# M7                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                33072 ( 35.1%)     61113 ( 64.9%)      94185 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = -39.25 (MB)
#Total memory = 1408.15 (MB)
#Peak memory = 1628.19 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1410.73 (MB), peak = 1628.19 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 305617 um.
#Total half perimeter of net bounding box = 259851 um.
#Total wire length on LAYER M1 = 5652 um.
#Total wire length on LAYER M2 = 94717 um.
#Total wire length on LAYER M3 = 102128 um.
#Total wire length on LAYER M4 = 74437 um.
#Total wire length on LAYER M5 = 28545 um.
#Total wire length on LAYER M6 = 31 um.
#Total wire length on LAYER M7 = 9 um.
#Total wire length on LAYER M8 = 98 um.
#Total number of vias = 94185
#Total number of multi-cut vias = 61113 ( 64.9%)
#Total number of single cut vias = 33072 ( 35.1%)
#Up-Via Summary (total 94185):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             32158 ( 62.8%)     19084 ( 37.2%)      51242
# M2               800 (  2.2%)     35710 ( 97.8%)      36510
# M3               105 (  1.7%)      5901 ( 98.3%)       6006
# M4                 9 (  2.2%)       408 ( 97.8%)        417
# M5                 0 (  0.0%)         5 (100.0%)          5
# M6                 0 (  0.0%)         3 (100.0%)          3
# M7                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                33072 ( 35.1%)     61113 ( 64.9%)      94185 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 305617 um.
#Total half perimeter of net bounding box = 259851 um.
#Total wire length on LAYER M1 = 5652 um.
#Total wire length on LAYER M2 = 94717 um.
#Total wire length on LAYER M3 = 102128 um.
#Total wire length on LAYER M4 = 74437 um.
#Total wire length on LAYER M5 = 28545 um.
#Total wire length on LAYER M6 = 31 um.
#Total wire length on LAYER M7 = 9 um.
#Total wire length on LAYER M8 = 98 um.
#Total number of vias = 94185
#Total number of multi-cut vias = 61113 ( 64.9%)
#Total number of single cut vias = 33072 ( 35.1%)
#Up-Via Summary (total 94185):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             32158 ( 62.8%)     19084 ( 37.2%)      51242
# M2               800 (  2.2%)     35710 ( 97.8%)      36510
# M3               105 (  1.7%)      5901 ( 98.3%)       6006
# M4                 9 (  2.2%)       408 ( 97.8%)        417
# M5                 0 (  0.0%)         5 (100.0%)          5
# M6                 0 (  0.0%)         3 (100.0%)          3
# M7                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                33072 ( 35.1%)     61113 ( 64.9%)      94185 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar 18 22:14:30 2023
#
#
#Start Post Route Wire Spread.
#Done with 266 horizontal wires in 3 hboxes and 216 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 305694 um.
#Total half perimeter of net bounding box = 259851 um.
#Total wire length on LAYER M1 = 5652 um.
#Total wire length on LAYER M2 = 94745 um.
#Total wire length on LAYER M3 = 102162 um.
#Total wire length on LAYER M4 = 74452 um.
#Total wire length on LAYER M5 = 28545 um.
#Total wire length on LAYER M6 = 31 um.
#Total wire length on LAYER M7 = 9 um.
#Total wire length on LAYER M8 = 98 um.
#Total number of vias = 94185
#Total number of multi-cut vias = 61113 ( 64.9%)
#Total number of single cut vias = 33072 ( 35.1%)
#Up-Via Summary (total 94185):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             32158 ( 62.8%)     19084 ( 37.2%)      51242
# M2               800 (  2.2%)     35710 ( 97.8%)      36510
# M3               105 (  1.7%)      5901 ( 98.3%)       6006
# M4                 9 (  2.2%)       408 ( 97.8%)        417
# M5                 0 (  0.0%)         5 (100.0%)          5
# M6                 0 (  0.0%)         3 (100.0%)          3
# M7                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                33072 ( 35.1%)     61113 ( 64.9%)      94185 
#
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1445.96 (MB), peak = 1628.19 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 305694 um.
#Total half perimeter of net bounding box = 259851 um.
#Total wire length on LAYER M1 = 5652 um.
#Total wire length on LAYER M2 = 94745 um.
#Total wire length on LAYER M3 = 102162 um.
#Total wire length on LAYER M4 = 74452 um.
#Total wire length on LAYER M5 = 28545 um.
#Total wire length on LAYER M6 = 31 um.
#Total wire length on LAYER M7 = 9 um.
#Total wire length on LAYER M8 = 98 um.
#Total number of vias = 94185
#Total number of multi-cut vias = 61113 ( 64.9%)
#Total number of single cut vias = 33072 ( 35.1%)
#Up-Via Summary (total 94185):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             32158 ( 62.8%)     19084 ( 37.2%)      51242
# M2               800 (  2.2%)     35710 ( 97.8%)      36510
# M3               105 (  1.7%)      5901 ( 98.3%)       6006
# M4                 9 (  2.2%)       408 ( 97.8%)        417
# M5                 0 (  0.0%)         5 (100.0%)          5
# M6                 0 (  0.0%)         3 (100.0%)          3
# M7                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                33072 ( 35.1%)     61113 ( 64.9%)      94185 
#
#detailRoute Statistics:
#Cpu time = 00:00:22
#Elapsed time = 00:00:23
#Increased memory = -40.56 (MB)
#Total memory = 1406.84 (MB)
#Peak memory = 1628.19 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:32
#Increased memory = -67.24 (MB)
#Total memory = 1373.68 (MB)
#Peak memory = 1628.19 (MB)
#Number of warnings = 21
#Total number of warnings = 24
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 18 22:14:34 2023
#
**optDesign ... cpu = 0:03:27, real = 0:03:33, mem = 1342.5M, totSessionCpu=0:14:44 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=14141 and nets=16458 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1804.8M)
Extracted 10.001% (CPU Time= 0:00:00.5  MEM= 1868.4M)
Extracted 20.0012% (CPU Time= 0:00:00.6  MEM= 1868.4M)
Extracted 30.0008% (CPU Time= 0:00:00.7  MEM= 1868.4M)
Extracted 40.0011% (CPU Time= 0:00:00.8  MEM= 1868.4M)
Extracted 50.0014% (CPU Time= 0:00:00.9  MEM= 1868.4M)
Extracted 60.001% (CPU Time= 0:00:01.0  MEM= 1868.4M)
Extracted 70.0012% (CPU Time= 0:00:01.1  MEM= 1868.4M)
Extracted 80.0008% (CPU Time= 0:00:01.4  MEM= 1868.4M)
Extracted 90.0011% (CPU Time= 0:00:01.6  MEM= 1872.4M)
Extracted 100% (CPU Time= 0:00:02.2  MEM= 1872.4M)
Number of Extracted Resistors     : 251380
Number of Extracted Ground Cap.   : 254707
Number of Extracted Coupling Cap. : 384756
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1841.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.6  Real Time: 0:00:04.0  MEM: 1845.105M)
**optDesign ... cpu = 0:03:31, real = 0:03:37, mem = 1339.8M, totSessionCpu=0:14:47 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1804.81)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 15942
AAE_INFO-618: Total number of nets in the design is 16458,  96.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1859.1 CPU=0:00:06.1 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1859.1 CPU=0:00:07.0 REAL=0:00:07.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1859.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1859.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1827.22)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 15942. 
Total number of fetched objects 15942
AAE_INFO-618: Total number of nets in the design is 16458,  6.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1833.37 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1833.37 CPU=0:00:01.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.9 real=0:00:12.0 totSessionCpu=0:14:59 mem=1833.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=1833.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1833.4M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1833.4M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1848.6M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  0.018  |
|           TNS (ns):| -0.014  | -0.014  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.664%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1848.6M
**optDesign ... cpu = 0:03:44, real = 0:03:50, mem = 1409.9M, totSessionCpu=0:15:00 **
**optDesign ... cpu = 0:03:44, real = 0:03:50, mem = 1409.9M, totSessionCpu=0:15:00 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -0.010
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:00.3/0:17:01.5 (0.9), mem = 1810.6M
(I,S,L,T): WC_VIEW: 35.9789, 5.3554, 0.522026, 41.8564
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 506 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.014 Density 49.66
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.018| 0.000|
|reg2reg   |-0.010|-0.014|
|HEPG      |-0.010|-0.014|
|All Paths |-0.010|-0.014|
+----------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.010ns TNS -0.014ns; HEPG WNS -0.010ns TNS -0.014ns; all paths WNS -0.010ns TNS -0.014ns; Real time 0:07:11
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.010|   -0.010|  -0.014|   -0.014|    49.66%|   0:00:00.0| 1970.7M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.010|   -0.010|  -0.014|   -0.014|    49.66%|   0:00:00.0| 1970.7M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1970.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1970.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.018| 0.000|
|reg2reg   |-0.010|-0.014|
|HEPG      |-0.010|-0.014|
|All Paths |-0.010|-0.014|
+----------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.010ns TNS -0.014ns; HEPG WNS -0.010ns TNS -0.014ns; all paths WNS -0.010ns TNS -0.014ns; Real time 0:07:11
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.018| 0.000|
|reg2reg   |-0.010|-0.014|
|HEPG      |-0.010|-0.014|
|All Paths |-0.010|-0.014|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1970.7M) ***
(I,S,L,T): WC_VIEW: 35.9789, 5.3554, 0.522026, 41.8564
*** SetupOpt [finish] : cpu/real = 0:00:09.2/0:00:09.5 (1.0), totSession cpu/real = 0:15:09.5/0:17:10.9 (0.9), mem = 1951.6M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:03:53, real = 0:03:59, mem = 1506.5M, totSessionCpu=0:15:10 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=1879.64M, totSessionCpu=0:15:10).
**optDesign ... cpu = 0:03:54, real = 0:04:00, mem = 1506.5M, totSessionCpu=0:15:10 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1506.80MB/3043.21MB/1627.69MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1506.80MB/3043.21MB/1627.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1506.80MB/3043.21MB/1627.69MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 22:15:02 (2023-Mar-19 05:15:02 GMT)
2023-Mar-18 22:15:02 (2023-Mar-19 05:15:02 GMT): 10%
2023-Mar-18 22:15:02 (2023-Mar-19 05:15:02 GMT): 20%
2023-Mar-18 22:15:02 (2023-Mar-19 05:15:02 GMT): 30%
2023-Mar-18 22:15:02 (2023-Mar-19 05:15:02 GMT): 40%
2023-Mar-18 22:15:02 (2023-Mar-19 05:15:02 GMT): 50%
2023-Mar-18 22:15:02 (2023-Mar-19 05:15:02 GMT): 60%
2023-Mar-18 22:15:02 (2023-Mar-19 05:15:02 GMT): 70%
2023-Mar-18 22:15:02 (2023-Mar-19 05:15:02 GMT): 80%
2023-Mar-18 22:15:02 (2023-Mar-19 05:15:02 GMT): 90%

Finished Levelizing
2023-Mar-18 22:15:02 (2023-Mar-19 05:15:02 GMT)

Starting Activity Propagation
2023-Mar-18 22:15:02 (2023-Mar-19 05:15:02 GMT)
2023-Mar-18 22:15:02 (2023-Mar-19 05:15:02 GMT): 10%
2023-Mar-18 22:15:03 (2023-Mar-19 05:15:03 GMT): 20%

Finished Activity Propagation
2023-Mar-18 22:15:03 (2023-Mar-19 05:15:03 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1507.07MB/3043.21MB/1627.69MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 22:15:03 (2023-Mar-19 05:15:03 GMT)
 ... Calculating switching power
2023-Mar-18 22:15:03 (2023-Mar-19 05:15:03 GMT): 10%
2023-Mar-18 22:15:03 (2023-Mar-19 05:15:03 GMT): 20%
2023-Mar-18 22:15:03 (2023-Mar-19 05:15:03 GMT): 30%
2023-Mar-18 22:15:03 (2023-Mar-19 05:15:03 GMT): 40%
2023-Mar-18 22:15:03 (2023-Mar-19 05:15:03 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 22:15:03 (2023-Mar-19 05:15:03 GMT): 60%
2023-Mar-18 22:15:03 (2023-Mar-19 05:15:03 GMT): 70%
2023-Mar-18 22:15:04 (2023-Mar-19 05:15:04 GMT): 80%
2023-Mar-18 22:15:04 (2023-Mar-19 05:15:04 GMT): 90%

Finished Calculating power
2023-Mar-18 22:15:04 (2023-Mar-19 05:15:04 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1507.36MB/3043.21MB/1627.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1507.36MB/3043.21MB/1627.69MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1507.36MB/3043.21MB/1627.69MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1507.36MB/3043.21MB/1627.69MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 22:15:04 (2023-Mar-19 05:15:04 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       35.85066855 	   85.9129%
Total Switching Power:       5.35540074 	   12.8337%
Total Leakage Power:         0.52300662 	    1.2533%
Total Power:                41.72907595
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         30.59      0.9419      0.2609       31.79       76.18
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   1.821e-06
Combinational                      5.265       4.414      0.2621       9.941       23.82
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              35.85       5.355       0.523       41.73         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      35.85       5.355       0.523       41.73         100
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1510.99MB/3044.96MB/1627.69MB)


Output file is ./timingReports/fullchip_postRoute.power.
**optDesign ... cpu = 0:03:57, real = 0:04:04, mem = 1508.2M, totSessionCpu=0:15:14 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:57, real = 0:04:04, mem = 1493.3M, totSessionCpu=0:15:14 **
** Profile ** Start :  cpu=0:00:00.0, mem=1881.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1881.4M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 15942
AAE_INFO-618: Total number of nets in the design is 16458,  96.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:05.6 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:06.3 REAL=0:00:07.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 15942. 
Total number of fetched objects 15942
AAE_INFO-618: Total number of nets in the design is 16458,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:09.3 real=0:00:09.0 totSessionCpu=0:00:25.1 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:09.6, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:10.6/0:00:10.5 (1.0), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:10.5, mem=1891.4M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1883.4M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1881.4M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  0.018  |
|           TNS (ns):| -0.014  | -0.014  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.066  |  0.066  |  0.203  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.664%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1881.4M
**optDesign ... cpu = 0:04:09, real = 0:04:17, mem = 1486.7M, totSessionCpu=0:15:25 **
 ReSet Options after AAE Based Opt flow 
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/18 22:15:18, mem=1414.9M)
% Begin Save ccopt configuration ... (date=03/18 22:15:18, mem=1414.9M)
% End Save ccopt configuration ... (date=03/18 22:15:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1416.0M, current mem=1416.0M)
% Begin Save netlist data ... (date=03/18 22:15:18, mem=1416.0M)
Writing Binary DB to route.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/18 22:15:19, total cpu=0:00:00.1, real=0:00:01.0, peak res=1416.0M, current mem=1416.0M)
Saving congestion map file route.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/18 22:15:19, mem=1416.4M)
Saving AAE Data ...
% End Save AAE data ... (date=03/18 22:15:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1416.4M, current mem=1416.4M)
% Begin Save clock tree data ... (date=03/18 22:15:19, mem=1420.7M)
% End Save clock tree data ... (date=03/18 22:15:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1420.7M, current mem=1420.7M)
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/18 22:15:19, mem=1420.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/18 22:15:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1420.8M, current mem=1420.8M)
Saving PG file route.enc.dat/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1824.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/18 22:15:20, mem=1421.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/18 22:15:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1421.1M, current mem=1421.1M)
% Begin Save routing data ... (date=03/18 22:15:20, mem=1421.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1824.8M) ***
% End Save routing data ... (date=03/18 22:15:20, total cpu=0:00:00.2, real=0:00:00.0, peak res=1421.4M, current mem=1421.4M)
Saving property file route.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1827.8M) ***
#Saving pin access data to file route.enc.dat/fullchip.apa ...
#
% Begin Save power constraints data ... (date=03/18 22:15:21, mem=1421.4M)
% End Save power constraints data ... (date=03/18 22:15:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1421.4M, current mem=1421.4M)
Cmin Cmax
Generated self-contained design route.enc.dat
#% End save design ... (date=03/18 22:15:23, total cpu=0:00:03.0, real=0:00:05.0, peak res=1421.4M, current mem=1420.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> checkPinAssignment
#% Begin checkPinAssignment (date=03/18 22:15:36, mem=1420.7M)
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    205 |     93 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    205 |     93 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
#% End checkPinAssignment (date=03/18 22:15:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1422.2M, current mem=1422.2M)
invalid command name "Q"

--------------------------------------------------------------------------------
Exiting Innovus on Sat Mar 18 22:16:04 2023
  Total CPU time:     0:15:51
  Total real time:    0:18:18
  Peak memory (main): 1627.69MB


*** Memory Usage v#1 (Current mem = 1822.008M, initial mem = 283.785M) ***
*** Message Summary: 1870 warning(s), 5 error(s)

--- Ending "Innovus" (totcpu=0:15:36, real=0:18:16, mem=1822.0M) ---
