//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-25773113
// Unknown Toolkit Version
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_75, texmode_independent
.address_size 64

	// .globl	DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop

.entry DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop(
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_0,
	.param .f64 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_1,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_2,
	.param .f64 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_3,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_4,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_5,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_6,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_7,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_8
)
{
	.reg .pred 	%p<53>;
	.reg .b32 	%r<11>;
	.reg .f64 	%fd<148>;
	.reg .b64 	%rd<19>;


	ld.param.u64 	%rd6, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_0];
	ld.param.f64 	%fd55, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_1];
	ld.param.u64 	%rd7, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_2];
	ld.param.f64 	%fd56, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_3];
	ld.param.u64 	%rd8, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_4];
	ld.param.u64 	%rd9, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_5];
	ld.param.u64 	%rd10, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_6];
	ld.param.u64 	%rd12, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_7];
	ld.param.u64 	%rd11, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_8];
	mov.b32	%r6, %envreg3;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %ntid.x;
	mad.lo.s32 	%r9, %r7, %r8, %r6;
	mov.u32 	%r10, %tid.x;
	add.s32 	%r1, %r9, %r10;
	cvt.s64.s32	%rd1, %r1;
	setp.gt.s32	%p1, %r1, 5;
	mul.wide.s32 	%rd13, %r1, 8;
	add.s64 	%rd2, %rd12, %rd13;
	mov.f64 	%fd137, 0d0000000000000000;
	mov.f64 	%fd128, %fd137;
	@%p1 bra 	BB0_5;

	mov.f64 	%fd127, 0d7FFFFFFFE0000000;
	@%p1 bra 	BB0_3;

	ld.global.f64 	%fd127, [%rd2];

BB0_3:
	abs.f64 	%fd59, %fd127;
	setp.gtu.f64	%p3, %fd59, 0d7FF0000000000000;
	or.pred  	%p5, %p3, %p1;
	selp.f64	%fd128, 0d0000000000000000, 0d7FFFFFFFE0000000, %p3;
	@%p5 bra 	BB0_5;

	ld.global.f64 	%fd128, [%rd2];

BB0_5:
	add.s64 	%rd3, %rd11, %rd13;
	setp.gt.s32	%p6, %r1, 4;
	mov.f64 	%fd130, %fd137;
	@%p6 bra 	BB0_10;

	mov.f64 	%fd129, 0d7FFFFFFFE0000000;
	@%p6 bra 	BB0_8;

	ld.global.f64 	%fd129, [%rd3];

BB0_8:
	abs.f64 	%fd62, %fd129;
	setp.gtu.f64	%p8, %fd62, 0d7FF0000000000000;
	or.pred  	%p10, %p8, %p6;
	selp.f64	%fd130, 0d0000000000000000, 0d7FFFFFFFE0000000, %p8;
	@%p10 bra 	BB0_10;

	ld.global.f64 	%fd130, [%rd3];

BB0_10:
	mul.f64 	%fd64, %fd128, %fd130;
	abs.f64 	%fd65, %fd64;
	setp.gtu.f64	%p11, %fd65, 0d7FF0000000000000;
	add.f64 	%fd66, %fd64, 0d0000000000000000;
	selp.f64	%fd11, 0d0000000000000000, %fd66, %p11;
	add.s32 	%r2, %r1, 2;
	setp.gt.s32	%p12, %r2, 6;
	mov.f64 	%fd132, %fd137;
	@%p12 bra 	BB0_15;

	add.s32 	%r3, %r1, 1;
	mov.f64 	%fd131, 0d7FFFFFFFE0000000;
	setp.gt.s32	%p13, %r3, 5;
	@%p13 bra 	BB0_13;

	ld.global.f64 	%fd131, [%rd2+8];

BB0_13:
	abs.f64 	%fd68, %fd131;
	setp.gtu.f64	%p14, %fd68, 0d7FF0000000000000;
	or.pred  	%p16, %p14, %p13;
	selp.f64	%fd132, 0d0000000000000000, 0d7FFFFFFFE0000000, %p14;
	@%p16 bra 	BB0_15;

	ld.global.f64 	%fd132, [%rd2+8];

BB0_15:
	setp.gt.s32	%p17, %r2, 5;
	mov.f64 	%fd134, %fd137;
	@%p17 bra 	BB0_20;

	add.s32 	%r4, %r1, 1;
	mov.f64 	%fd133, 0d7FFFFFFFE0000000;
	setp.gt.s32	%p18, %r4, 4;
	@%p18 bra 	BB0_18;

	ld.global.f64 	%fd133, [%rd3+8];

BB0_18:
	abs.f64 	%fd71, %fd133;
	setp.gtu.f64	%p19, %fd71, 0d7FF0000000000000;
	or.pred  	%p21, %p19, %p18;
	selp.f64	%fd134, 0d0000000000000000, 0d7FFFFFFFE0000000, %p19;
	@%p21 bra 	BB0_20;

	ld.global.f64 	%fd134, [%rd3+8];

BB0_20:
	mul.f64 	%fd73, %fd132, %fd134;
	abs.f64 	%fd74, %fd73;
	setp.gtu.f64	%p22, %fd74, 0d7FF0000000000000;
	add.f64 	%fd75, %fd11, %fd73;
	selp.f64	%fd22, %fd11, %fd75, %p22;
	add.s64 	%rd4, %rd10, %rd13;
	ld.global.f64 	%fd76, [%rd9];
	abs.f64 	%fd77, %fd76;
	setp.gtu.f64	%p23, %fd77, 0d7FF0000000000000;
	selp.f64	%fd23, 0d0000000000000000, %fd76, %p23;
	mov.f64 	%fd135, %fd137;
	@%p6 bra 	BB0_23;

	ld.global.f64 	%fd24, [%rd4];
	abs.f64 	%fd79, %fd24;
	setp.gtu.f64	%p25, %fd79, 0d7FF0000000000000;
	mov.f64 	%fd135, %fd137;
	@%p25 bra 	BB0_23;

	mov.f64 	%fd135, %fd24;

BB0_23:
	setp.neu.f64	%p26, %fd23, %fd135;
	mov.f64 	%fd138, %fd137;
	@%p26 bra 	BB0_25;

	ld.global.f64 	%fd81, [%rd8];
	abs.f64 	%fd82, %fd81;
	setp.gtu.f64	%p27, %fd82, 0d7FF0000000000000;
	add.f64 	%fd83, %fd81, 0d0000000000000000;
	selp.f64	%fd138, 0d0000000000000000, %fd83, %p27;

BB0_25:
	ld.global.f64 	%fd85, [%rd9+8];
	abs.f64 	%fd86, %fd85;
	setp.gtu.f64	%p28, %fd86, 0d7FF0000000000000;
	selp.f64	%fd28, 0d0000000000000000, %fd85, %p28;
	@%p6 bra 	BB0_28;

	ld.global.f64 	%fd29, [%rd4];
	abs.f64 	%fd88, %fd29;
	setp.gtu.f64	%p30, %fd88, 0d7FF0000000000000;
	@%p30 bra 	BB0_28;

	mov.f64 	%fd137, %fd29;

BB0_28:
	setp.neu.f64	%p31, %fd28, %fd137;
	@%p31 bra 	BB0_30;

	ld.global.f64 	%fd89, [%rd8+8];
	abs.f64 	%fd90, %fd89;
	setp.gtu.f64	%p32, %fd90, 0d7FF0000000000000;
	selp.f64	%fd91, 0d0000000000000000, %fd89, %p32;
	add.f64 	%fd138, %fd138, %fd91;

BB0_30:
	ld.global.f64 	%fd93, [%rd9+16];
	abs.f64 	%fd94, %fd93;
	setp.gtu.f64	%p33, %fd94, 0d7FF0000000000000;
	selp.f64	%fd33, 0d0000000000000000, %fd93, %p33;
	mov.f64 	%fd139, 0d0000000000000000;
	@%p6 bra 	BB0_33;

	ld.global.f64 	%fd34, [%rd4];
	abs.f64 	%fd96, %fd34;
	setp.gtu.f64	%p35, %fd96, 0d7FF0000000000000;
	@%p35 bra 	BB0_33;

	mov.f64 	%fd139, %fd34;

BB0_33:
	setp.neu.f64	%p36, %fd33, %fd139;
	@%p36 bra 	BB0_35;

	ld.global.f64 	%fd97, [%rd8+16];
	abs.f64 	%fd98, %fd97;
	setp.gtu.f64	%p37, %fd98, 0d7FF0000000000000;
	selp.f64	%fd99, 0d0000000000000000, %fd97, %p37;
	add.f64 	%fd138, %fd138, %fd99;

BB0_35:
	ld.global.f64 	%fd101, [%rd9+24];
	abs.f64 	%fd102, %fd101;
	setp.gtu.f64	%p38, %fd102, 0d7FF0000000000000;
	selp.f64	%fd38, 0d0000000000000000, %fd101, %p38;
	mov.f64 	%fd141, 0d0000000000000000;
	@%p6 bra 	BB0_38;

	ld.global.f64 	%fd39, [%rd4];
	abs.f64 	%fd104, %fd39;
	setp.gtu.f64	%p40, %fd104, 0d7FF0000000000000;
	@%p40 bra 	BB0_38;

	mov.f64 	%fd141, %fd39;

BB0_38:
	setp.neu.f64	%p41, %fd38, %fd141;
	@%p41 bra 	BB0_40;

	ld.global.f64 	%fd105, [%rd8+24];
	abs.f64 	%fd106, %fd105;
	setp.gtu.f64	%p42, %fd106, 0d7FF0000000000000;
	selp.f64	%fd107, 0d0000000000000000, %fd105, %p42;
	add.f64 	%fd138, %fd138, %fd107;

BB0_40:
	ld.global.f64 	%fd109, [%rd9+32];
	abs.f64 	%fd110, %fd109;
	setp.gtu.f64	%p43, %fd110, 0d7FF0000000000000;
	selp.f64	%fd43, 0d0000000000000000, %fd109, %p43;
	mov.f64 	%fd143, 0d0000000000000000;
	@%p6 bra 	BB0_43;

	ld.global.f64 	%fd44, [%rd4];
	abs.f64 	%fd112, %fd44;
	setp.gtu.f64	%p45, %fd112, 0d7FF0000000000000;
	@%p45 bra 	BB0_43;

	mov.f64 	%fd143, %fd44;

BB0_43:
	setp.neu.f64	%p46, %fd43, %fd143;
	@%p46 bra 	BB0_45;

	ld.global.f64 	%fd113, [%rd8+32];
	abs.f64 	%fd114, %fd113;
	setp.gtu.f64	%p47, %fd114, 0d7FF0000000000000;
	selp.f64	%fd115, 0d0000000000000000, %fd113, %p47;
	add.f64 	%fd138, %fd138, %fd115;

BB0_45:
	abs.f64 	%fd117, %fd55;
	setp.gtu.f64	%p48, %fd117, 0d7FF0000000000000;
	selp.f64	%fd147, 0d3FF0000000000000, %fd55, %p48;
	cvt.u32.u64	%r5, %rd1;
	add.s64 	%rd5, %rd7, %rd13;
	mov.f64 	%fd145, 0d7FFFFFFFE0000000;
	setp.gt.s32	%p49, %r5, 3;
	@%p49 bra 	BB0_47;

	ld.global.f64 	%fd145, [%rd5];

BB0_47:
	abs.f64 	%fd118, %fd145;
	setp.gtu.f64	%p50, %fd118, 0d7FF0000000000000;
	@%p50 bra 	BB0_51;

	mov.f64 	%fd146, 0d7FFFFFFFE0000000;
	@%p49 bra 	BB0_50;

	ld.global.f64 	%fd146, [%rd5];

BB0_50:
	mul.f64 	%fd147, %fd147, %fd146;

BB0_51:
	abs.f64 	%fd120, %fd56;
	setp.gtu.f64	%p52, %fd120, 0d7FF0000000000000;
	mul.f64 	%fd121, %fd147, %fd56;
	selp.f64	%fd122, %fd147, %fd121, %p52;
	add.f64 	%fd123, %fd138, 0d0000000000000000;
	add.f64 	%fd124, %fd123, %fd122;
	add.f64 	%fd125, %fd22, 0d0000000000000000;
	add.f64 	%fd126, %fd125, %fd124;
	add.s64 	%rd18, %rd6, %rd13;
	st.global.f64 	[%rd18], %fd126;
	ret;
}


  