|ensamblado_procesador
reloj => ensambladoUC:UC.reloj
reloj => ensambladoUP:UP.reloj
Pcero => ensambladoUC:UC.Pcero
Pcero => ensambladoUP:UP.Pcero
parar << ensambladoUC:UC.parar
address_B[0] << ensambladoUP:UP.address_B[0]
address_B[1] << ensambladoUP:UP.address_B[1]
address_B[2] << ensambladoUP:UP.address_B[2]
address_B[3] << ensambladoUP:UP.address_B[3]
address_B[4] << ensambladoUP:UP.address_B[4]
address_B[5] << ensambladoUP:UP.address_B[5]
address_B[6] << ensambladoUP:UP.address_B[6]
address_B[7] << ensambladoUP:UP.address_B[7]
address_B[8] << ensambladoUP:UP.address_B[8]
address_B[9] << ensambladoUP:UP.address_B[9]
address_B[10] << ensambladoUP:UP.address_B[10]
address_B[11] << ensambladoUP:UP.address_B[11]
address_B[12] << ensambladoUP:UP.address_B[12]
address_B[13] << ensambladoUP:UP.address_B[13]
address_B[14] << ensambladoUP:UP.address_B[14]
address_B[15] << ensambladoUP:UP.address_B[15]
address_B[16] << ensambladoUP:UP.address_B[16]
address_B[17] << ensambladoUP:UP.address_B[17]
address_B[18] << ensambladoUP:UP.address_B[18]
address_B[19] << ensambladoUP:UP.address_B[19]
address_B[20] << ensambladoUP:UP.address_B[20]
address_B[21] << ensambladoUP:UP.address_B[21]
address_B[22] << ensambladoUP:UP.address_B[22]
address_B[23] << ensambladoUP:UP.address_B[23]
address_B[24] << ensambladoUP:UP.address_B[24]
address_B[25] << ensambladoUP:UP.address_B[25]
address_B[26] << ensambladoUP:UP.address_B[26]
address_B[27] << ensambladoUP:UP.address_B[27]
address_B[28] << ensambladoUP:UP.address_B[28]
address_B[29] << ensambladoUP:UP.address_B[29]
address_B[30] << ensambladoUP:UP.address_B[30]
address_B[31] << ensambladoUP:UP.address_B[31]
address_M[0] << ensambladoUP:UP.address_M[0]
address_M[1] << ensambladoUP:UP.address_M[1]
address_M[2] << ensambladoUP:UP.address_M[2]
address_M[3] << ensambladoUP:UP.address_M[3]
address_M[4] << ensambladoUP:UP.address_M[4]
address_M[5] << ensambladoUP:UP.address_M[5]
address_M[6] << ensambladoUP:UP.address_M[6]
address_M[7] << ensambladoUP:UP.address_M[7]
address_M[8] << ensambladoUP:UP.address_M[8]
address_M[9] << ensambladoUP:UP.address_M[9]
address_M[10] << ensambladoUP:UP.address_M[10]
address_M[11] << ensambladoUP:UP.address_M[11]
address_M[12] << ensambladoUP:UP.address_M[12]
address_M[13] << ensambladoUP:UP.address_M[13]
address_M[14] << ensambladoUP:UP.address_M[14]
address_M[15] << ensambladoUP:UP.address_M[15]
address_M[16] << ensambladoUP:UP.address_M[16]
address_M[17] << ensambladoUP:UP.address_M[17]
address_M[18] << ensambladoUP:UP.address_M[18]
address_M[19] << ensambladoUP:UP.address_M[19]
address_M[20] << ensambladoUP:UP.address_M[20]
address_M[21] << ensambladoUP:UP.address_M[21]
address_M[22] << ensambladoUP:UP.address_M[22]
address_M[23] << ensambladoUP:UP.address_M[23]
address_M[24] << ensambladoUP:UP.address_M[24]
address_M[25] << ensambladoUP:UP.address_M[25]
address_M[26] << ensambladoUP:UP.address_M[26]
address_M[27] << ensambladoUP:UP.address_M[27]
address_M[28] << ensambladoUP:UP.address_M[28]
address_M[29] << ensambladoUP:UP.address_M[29]
address_M[30] << ensambladoUP:UP.address_M[30]
address_M[31] << ensambladoUP:UP.address_M[31]
writedata_M[0] << ensambladoUP:UP.writedata_M[0]
writedata_M[1] << ensambladoUP:UP.writedata_M[1]
writedata_M[2] << ensambladoUP:UP.writedata_M[2]
writedata_M[3] << ensambladoUP:UP.writedata_M[3]
writedata_M[4] << ensambladoUP:UP.writedata_M[4]
writedata_M[5] << ensambladoUP:UP.writedata_M[5]
writedata_M[6] << ensambladoUP:UP.writedata_M[6]
writedata_M[7] << ensambladoUP:UP.writedata_M[7]
writedata_M[8] << ensambladoUP:UP.writedata_M[8]
writedata_M[9] << ensambladoUP:UP.writedata_M[9]
writedata_M[10] << ensambladoUP:UP.writedata_M[10]
writedata_M[11] << ensambladoUP:UP.writedata_M[11]
writedata_M[12] << ensambladoUP:UP.writedata_M[12]
writedata_M[13] << ensambladoUP:UP.writedata_M[13]
writedata_M[14] << ensambladoUP:UP.writedata_M[14]
writedata_M[15] << ensambladoUP:UP.writedata_M[15]
writedata_M[16] << ensambladoUP:UP.writedata_M[16]
writedata_M[17] << ensambladoUP:UP.writedata_M[17]
writedata_M[18] << ensambladoUP:UP.writedata_M[18]
writedata_M[19] << ensambladoUP:UP.writedata_M[19]
writedata_M[20] << ensambladoUP:UP.writedata_M[20]
writedata_M[21] << ensambladoUP:UP.writedata_M[21]
writedata_M[22] << ensambladoUP:UP.writedata_M[22]
writedata_M[23] << ensambladoUP:UP.writedata_M[23]
writedata_M[24] << ensambladoUP:UP.writedata_M[24]
writedata_M[25] << ensambladoUP:UP.writedata_M[25]
writedata_M[26] << ensambladoUP:UP.writedata_M[26]
writedata_M[27] << ensambladoUP:UP.writedata_M[27]
writedata_M[28] << ensambladoUP:UP.writedata_M[28]
writedata_M[29] << ensambladoUP:UP.writedata_M[29]
writedata_M[30] << ensambladoUP:UP.writedata_M[30]
writedata_M[31] << ensambladoUP:UP.writedata_M[31]
readdata_B[0] => ensambladoUP:UP.readdata_B[0]
readdata_B[1] => ensambladoUP:UP.readdata_B[1]
readdata_B[2] => ensambladoUP:UP.readdata_B[2]
readdata_B[3] => ensambladoUP:UP.readdata_B[3]
readdata_B[4] => ensambladoUP:UP.readdata_B[4]
readdata_B[5] => ensambladoUP:UP.readdata_B[5]
readdata_B[6] => ensambladoUP:UP.readdata_B[6]
readdata_B[7] => ensambladoUP:UP.readdata_B[7]
readdata_B[8] => ensambladoUP:UP.readdata_B[8]
readdata_B[9] => ensambladoUP:UP.readdata_B[9]
readdata_B[10] => ensambladoUP:UP.readdata_B[10]
readdata_B[11] => ensambladoUP:UP.readdata_B[11]
readdata_B[12] => ensambladoUP:UP.readdata_B[12]
readdata_B[13] => ensambladoUP:UP.readdata_B[13]
readdata_B[14] => ensambladoUP:UP.readdata_B[14]
readdata_B[15] => ensambladoUP:UP.readdata_B[15]
readdata_B[16] => ensambladoUP:UP.readdata_B[16]
readdata_B[17] => ensambladoUP:UP.readdata_B[17]
readdata_B[18] => ensambladoUP:UP.readdata_B[18]
readdata_B[19] => ensambladoUP:UP.readdata_B[19]
readdata_B[20] => ensambladoUP:UP.readdata_B[20]
readdata_B[21] => ensambladoUP:UP.readdata_B[21]
readdata_B[22] => ensambladoUP:UP.readdata_B[22]
readdata_B[23] => ensambladoUP:UP.readdata_B[23]
readdata_B[24] => ensambladoUP:UP.readdata_B[24]
readdata_B[25] => ensambladoUP:UP.readdata_B[25]
readdata_B[26] => ensambladoUP:UP.readdata_B[26]
readdata_B[27] => ensambladoUP:UP.readdata_B[27]
readdata_B[28] => ensambladoUP:UP.readdata_B[28]
readdata_B[29] => ensambladoUP:UP.readdata_B[29]
readdata_B[30] => ensambladoUP:UP.readdata_B[30]
readdata_B[31] => ensambladoUP:UP.readdata_B[31]
readdata_M[0] => ensambladoUP:UP.readdata_M[0]
readdata_M[1] => ensambladoUP:UP.readdata_M[1]
readdata_M[2] => ensambladoUP:UP.readdata_M[2]
readdata_M[3] => ensambladoUP:UP.readdata_M[3]
readdata_M[4] => ensambladoUP:UP.readdata_M[4]
readdata_M[5] => ensambladoUP:UP.readdata_M[5]
readdata_M[6] => ensambladoUP:UP.readdata_M[6]
readdata_M[7] => ensambladoUP:UP.readdata_M[7]
readdata_M[8] => ensambladoUP:UP.readdata_M[8]
readdata_M[9] => ensambladoUP:UP.readdata_M[9]
readdata_M[10] => ensambladoUP:UP.readdata_M[10]
readdata_M[11] => ensambladoUP:UP.readdata_M[11]
readdata_M[12] => ensambladoUP:UP.readdata_M[12]
readdata_M[13] => ensambladoUP:UP.readdata_M[13]
readdata_M[14] => ensambladoUP:UP.readdata_M[14]
readdata_M[15] => ensambladoUP:UP.readdata_M[15]
readdata_M[16] => ensambladoUP:UP.readdata_M[16]
readdata_M[17] => ensambladoUP:UP.readdata_M[17]
readdata_M[18] => ensambladoUP:UP.readdata_M[18]
readdata_M[19] => ensambladoUP:UP.readdata_M[19]
readdata_M[20] => ensambladoUP:UP.readdata_M[20]
readdata_M[21] => ensambladoUP:UP.readdata_M[21]
readdata_M[22] => ensambladoUP:UP.readdata_M[22]
readdata_M[23] => ensambladoUP:UP.readdata_M[23]
readdata_M[24] => ensambladoUP:UP.readdata_M[24]
readdata_M[25] => ensambladoUP:UP.readdata_M[25]
readdata_M[26] => ensambladoUP:UP.readdata_M[26]
readdata_M[27] => ensambladoUP:UP.readdata_M[27]
readdata_M[28] => ensambladoUP:UP.readdata_M[28]
readdata_M[29] => ensambladoUP:UP.readdata_M[29]
readdata_M[30] => ensambladoUP:UP.readdata_M[30]
readdata_M[31] => ensambladoUP:UP.readdata_M[31]
read_B << ensambladoUC:UC.read_B
read_M << ensambladoUC:UC.read_M
write_M << ensambladoUC:UC.write_M
byteenable_B[0] << <VCC>
byteenable_B[1] << <VCC>
byteenable_B[2] << <VCC>
byteenable_B[3] << <VCC>
byteenable_M[0] << ensambladoUC:UC.byteenable_M[0]
byteenable_M[1] << ensambladoUC:UC.byteenable_M[1]
byteenable_M[2] << ensambladoUC:UC.byteenable_M[2]
byteenable_M[3] << ensambladoUC:UC.byteenable_M[3]
waitrequest_B => ensambladoUC:UC.waitrequest_B
waitrequest_B => ensambladoUP:UP.waitrequest_B
waitrequest_M => ensambladoUC:UC.waitrequest_M
readdatavalid_B => ensambladoUC:UC.readvalid_B
readdatavalid_B => ensambladoUP:UP.readvalid_B
readdatavalid_M => ensambladoUC:UC.readvalid_M


|ensamblado_procesador|ensambladoUC:UC
reloj => camino_control:camcont.reloj
Pcero => camino_control:camcont.Pcero
Pcero => read_B.IN0
Pcero => bloqueo_CP:bloqCP.valido
instr_DL[0] => camino_control:camcont.instr_e[0]
instr_DL[0] => decoder_DL:dec_DL.instr_DL[0]
instr_DL[1] => camino_control:camcont.instr_e[1]
instr_DL[1] => decoder_DL:dec_DL.instr_DL[1]
instr_DL[2] => camino_control:camcont.instr_e[2]
instr_DL[2] => decoder_DL:dec_DL.instr_DL[2]
instr_DL[3] => camino_control:camcont.instr_e[3]
instr_DL[3] => decoder_DL:dec_DL.instr_DL[3]
instr_DL[4] => camino_control:camcont.instr_e[4]
instr_DL[4] => decoder_DL:dec_DL.instr_DL[4]
instr_DL[5] => camino_control:camcont.instr_e[5]
instr_DL[5] => decoder_DL:dec_DL.instr_DL[5]
instr_DL[6] => camino_control:camcont.instr_e[6]
instr_DL[6] => decoder_DL:dec_DL.instr_DL[6]
instr_DL[7] => camino_control:camcont.instr_e[7]
instr_DL[7] => decoder_DL:dec_DL.instr_DL[7]
instr_DL[8] => camino_control:camcont.instr_e[8]
instr_DL[8] => decoder_DL:dec_DL.instr_DL[8]
instr_DL[9] => camino_control:camcont.instr_e[9]
instr_DL[9] => decoder_DL:dec_DL.instr_DL[9]
instr_DL[10] => camino_control:camcont.instr_e[10]
instr_DL[10] => decoder_DL:dec_DL.instr_DL[10]
instr_DL[11] => camino_control:camcont.instr_e[11]
instr_DL[11] => decoder_DL:dec_DL.instr_DL[11]
instr_DL[12] => camino_control:camcont.instr_e[12]
instr_DL[12] => decoder_DL:dec_DL.instr_DL[12]
instr_DL[13] => camino_control:camcont.instr_e[13]
instr_DL[13] => decoder_DL:dec_DL.instr_DL[13]
instr_DL[14] => camino_control:camcont.instr_e[14]
instr_DL[14] => decoder_DL:dec_DL.instr_DL[14]
instr_DL[15] => camino_control:camcont.instr_e[15]
instr_DL[15] => decoder_DL:dec_DL.instr_DL[15]
instr_DL[16] => camino_control:camcont.instr_e[16]
instr_DL[16] => decoder_DL:dec_DL.instr_DL[16]
instr_DL[17] => camino_control:camcont.instr_e[17]
instr_DL[17] => decoder_DL:dec_DL.instr_DL[17]
instr_DL[18] => camino_control:camcont.instr_e[18]
instr_DL[18] => decoder_DL:dec_DL.instr_DL[18]
instr_DL[19] => camino_control:camcont.instr_e[19]
instr_DL[19] => decoder_DL:dec_DL.instr_DL[19]
instr_DL[20] => camino_control:camcont.instr_e[20]
instr_DL[20] => decoder_DL:dec_DL.instr_DL[20]
instr_DL[21] => camino_control:camcont.instr_e[21]
instr_DL[21] => decoder_DL:dec_DL.instr_DL[21]
instr_DL[22] => camino_control:camcont.instr_e[22]
instr_DL[22] => decoder_DL:dec_DL.instr_DL[22]
instr_DL[23] => camino_control:camcont.instr_e[23]
instr_DL[23] => decoder_DL:dec_DL.instr_DL[23]
instr_DL[24] => camino_control:camcont.instr_e[24]
instr_DL[24] => decoder_DL:dec_DL.instr_DL[24]
instr_DL[25] => camino_control:camcont.instr_e[25]
instr_DL[25] => decoder_DL:dec_DL.instr_DL[25]
instr_DL[26] => camino_control:camcont.instr_e[26]
instr_DL[26] => decoder_DL:dec_DL.instr_DL[26]
instr_DL[27] => camino_control:camcont.instr_e[27]
instr_DL[27] => decoder_DL:dec_DL.instr_DL[27]
instr_DL[28] => camino_control:camcont.instr_e[28]
instr_DL[28] => decoder_DL:dec_DL.instr_DL[28]
instr_DL[29] => camino_control:camcont.instr_e[29]
instr_DL[29] => decoder_DL:dec_DL.instr_DL[29]
instr_DL[30] => camino_control:camcont.instr_e[30]
instr_DL[30] => decoder_DL:dec_DL.instr_DL[30]
instr_DL[31] => camino_control:camcont.instr_e[31]
instr_DL[31] => decoder_DL:dec_DL.instr_DL[31]
ig => decoder_A:dec_A.ig
me => decoder_A:dec_A.me
meu => decoder_A:dec_A.meu
IDL1_DL[0] => riesgo_datos:riesgDatos.IDL1_DL[0]
IDL1_DL[1] => riesgo_datos:riesgDatos.IDL1_DL[1]
IDL1_DL[2] => riesgo_datos:riesgDatos.IDL1_DL[2]
IDL1_DL[3] => riesgo_datos:riesgDatos.IDL1_DL[3]
IDL1_DL[4] => riesgo_datos:riesgDatos.IDL1_DL[4]
IDL2_DL[0] => riesgo_datos:riesgDatos.IDL2_DL[0]
IDL2_DL[1] => riesgo_datos:riesgDatos.IDL2_DL[1]
IDL2_DL[2] => riesgo_datos:riesgDatos.IDL2_DL[2]
IDL2_DL[3] => riesgo_datos:riesgDatos.IDL2_DL[3]
IDL2_DL[4] => riesgo_datos:riesgDatos.IDL2_DL[4]
IDE_DL[0] => camino_control:camcont.IDE_e[0]
IDE_DL[1] => camino_control:camcont.IDE_e[1]
IDE_DL[2] => camino_control:camcont.IDE_e[2]
IDE_DL[3] => camino_control:camcont.IDE_e[3]
IDE_DL[4] => camino_control:camcont.IDE_e[4]
IDE_F[0] <= camino_control:camcont.IDE_F[0]
IDE_F[1] <= camino_control:camcont.IDE_F[1]
IDE_F[2] <= camino_control:camcont.IDE_F[2]
IDE_F[3] <= camino_control:camcont.IDE_F[3]
IDE_F[4] <= camino_control:camcont.IDE_F[4]
bit_0 <= camino_control:camcont.bit_0_s
opALU[0] <= camino_control:camcont.opALU_s[0]
opALU[1] <= camino_control:camcont.opALU_s[1]
opALU[2] <= camino_control:camcont.opALU_s[2]
opALU[3] <= camino_control:camcont.opALU_s[3]
opALU[4] <= camino_control:camcont.opALU_s[4]
msec_sel <= decoder_A:dec_A.msec_sel
mLa_sel <= camino_control:camcont.mLa_sel_s
mLb_sel <= camino_control:camcont.mLb_sel_s
mEBR_sel[0] <= camino_control:camcont.mEBR_sel_s[0]
mEBR_sel[1] <= camino_control:camcont.mEBR_sel_s[1]
PBR <= camino_control:camcont.PBR_F
fmte_tipo[0] <= decoder_A:dec_A.fmte_tipo[0]
fmte_tipo[1] <= decoder_A:dec_A.fmte_tipo[1]
fmtl_tipo[0] <= camino_control:camcont.fmtl_tipo_s[0]
fmtl_tipo[1] <= camino_control:camcont.fmtl_tipo_s[1]
fmtl_ext_sig[0] <= camino_control:camcont.fmtl_ext_sig_s[0]
fmtl_ext_sig[1] <= camino_control:camcont.fmtl_ext_sig_s[1]
fmtl_ext_sig[2] <= camino_control:camcont.fmtl_ext_sig_s[2]
fmti_tipo[0] <= decoder_DL:dec_DL.fmti_tipo[0]
fmti_tipo[1] <= decoder_DL:dec_DL.fmti_tipo[1]
fmti_tipo[2] <= decoder_DL:dec_DL.fmti_tipo[2]
alu_s[0] => decoder_A:dec_A.address_A[0]
alu_s[1] => decoder_A:dec_A.address_A[1]
alu_s[2] => decoder_A:dec_A.address_A[2]
alu_s[3] => decoder_A:dec_A.address_A[3]
alu_s[4] => decoder_A:dec_A.address_A[4]
alu_s[5] => decoder_A:dec_A.address_A[5]
alu_s[6] => decoder_A:dec_A.address_A[6]
alu_s[7] => decoder_A:dec_A.address_A[7]
alu_s[8] => decoder_A:dec_A.address_A[8]
alu_s[9] => decoder_A:dec_A.address_A[9]
alu_s[10] => decoder_A:dec_A.address_A[10]
alu_s[11] => decoder_A:dec_A.address_A[11]
alu_s[12] => decoder_A:dec_A.address_A[12]
alu_s[13] => decoder_A:dec_A.address_A[13]
alu_s[14] => decoder_A:dec_A.address_A[14]
alu_s[15] => decoder_A:dec_A.address_A[15]
alu_s[16] => decoder_A:dec_A.address_A[16]
alu_s[17] => decoder_A:dec_A.address_A[17]
alu_s[18] => decoder_A:dec_A.address_A[18]
alu_s[19] => decoder_A:dec_A.address_A[19]
alu_s[20] => decoder_A:dec_A.address_A[20]
alu_s[21] => decoder_A:dec_A.address_A[21]
alu_s[22] => decoder_A:dec_A.address_A[22]
alu_s[23] => decoder_A:dec_A.address_A[23]
alu_s[24] => decoder_A:dec_A.address_A[24]
alu_s[25] => decoder_A:dec_A.address_A[25]
alu_s[26] => decoder_A:dec_A.address_A[26]
alu_s[27] => decoder_A:dec_A.address_A[27]
alu_s[28] => decoder_A:dec_A.address_A[28]
alu_s[29] => decoder_A:dec_A.address_A[29]
alu_s[30] => decoder_A:dec_A.address_A[30]
alu_s[31] => decoder_A:dec_A.address_A[31]
byteenable_M[0] <= decoder_A:dec_A.byteenable[0]
byteenable_M[1] <= decoder_A:dec_A.byteenable[1]
byteenable_M[2] <= decoder_A:dec_A.byteenable[2]
byteenable_M[3] <= decoder_A:dec_A.byteenable[3]
read_B <= read_B.DB_MAX_OUTPUT_PORT_TYPE
read_M <= read_M.DB_MAX_OUTPUT_PORT_TYPE
write_M <= write_M.DB_MAX_OUTPUT_PORT_TYPE
waitrequest_B => bloqueo_CP:bloqCP.waitrequest
waitrequest_M => bloqueo_A:bloqA.waitrequest
readvalid_B => ~NO_FANOUT~
readvalid_M => bloqueo_M:bloqM.readvalid
bloq_CP <= LIB:LIBloq.bloq_CP
bloq_DL <= LIB:LIBloq.bloq_DL
bloq_A <= LIB:LIBloq.bloq_A
bloq_M <= LIB:LIBloq.bloq_M
inyec_DL <= decoder_A:dec_A.secuenciamiento
inyec_A <= s_inyec_A.DB_MAX_OUTPUT_PORT_TYPE
val_buff => camino_control:camcont.val_buff
fifo_llena => read_B.IN1
secuenciamiento <= decoder_A:dec_A.secuenciamiento
parar <= decoder_DL:dec_DL.parar


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont
reloj => reg1pe:RDL_val.reloj
reloj => reg32pe:RA_instr.reloj
reloj => reg1pe:RA_val.reloj
reloj => regNpe:RA_opALU.reloj
reloj => reg1pe:RA_mLa_sel.reloj
reloj => reg1pe:RA_mLb_sel.reloj
reloj => reg1pe:RA_bit_0.reloj
reloj => regNpe:RA_mEBR_sel.reloj
reloj => reg5pe:RA_IDE.reloj
reloj => reg1pe:RA_PBR.reloj
reloj => reg1pe:RA_read.reloj
reloj => reg1pe:RA_write.reloj
reloj => reg1pe:RM_val.reloj
reloj => reg1pe:RM_read.reloj
reloj => reg1pe:RM_write.reloj
reloj => regNpe:RM_fmtl_tipo.reloj
reloj => regNpe:RM_fmtl_ext_sig.reloj
reloj => regNpe:RM_mEBR_sel.reloj
reloj => reg5pe:RM_IDE.reloj
reloj => reg1pe:RM_PBR.reloj
reloj => reg1:RF_val.reloj
reloj => regN:RF_fmtl_tipo.reloj
reloj => regN:RF_fmtl_ext_sig.reloj
reloj => regN:RF_mEBR_sel.reloj
reloj => reg5:RF_IDE.reloj
reloj => reg1:RF_PBR.reloj
reloj => reg5:RES_IDE.reloj
reloj => reg1:RES_PBR.reloj
Pcero => reg1pe:RDL_val.Pcero
Pcero => reg32pe:RA_instr.Pcero
Pcero => reg1pe:RA_val.Pcero
Pcero => regNpe:RA_opALU.Pcero
Pcero => reg1pe:RA_mLa_sel.Pcero
Pcero => reg1pe:RA_mLb_sel.Pcero
Pcero => reg1pe:RA_bit_0.Pcero
Pcero => regNpe:RA_mEBR_sel.Pcero
Pcero => reg5pe:RA_IDE.Pcero
Pcero => reg1pe:RA_PBR.Pcero
Pcero => reg1pe:RA_read.Pcero
Pcero => reg1pe:RA_write.Pcero
Pcero => reg1pe:RM_val.Pcero
Pcero => reg1pe:RM_read.Pcero
Pcero => reg1pe:RM_write.Pcero
Pcero => regNpe:RM_fmtl_tipo.Pcero
Pcero => regNpe:RM_fmtl_ext_sig.Pcero
Pcero => regNpe:RM_mEBR_sel.Pcero
Pcero => reg5pe:RM_IDE.Pcero
Pcero => reg1pe:RM_PBR.Pcero
Pcero => reg1:RF_val.Pcero
Pcero => regN:RF_fmtl_tipo.Pcero
Pcero => regN:RF_fmtl_ext_sig.Pcero
Pcero => regN:RF_mEBR_sel.Pcero
Pcero => reg5:RF_IDE.Pcero
Pcero => reg1:RF_PBR.Pcero
Pcero => reg5:RES_IDE.Pcero
Pcero => reg1:RES_PBR.Pcero
instr_e[0] => mux2_32:minyec_instr_A.d0[0]
instr_e[1] => mux2_32:minyec_instr_A.d0[1]
instr_e[2] => mux2_32:minyec_instr_A.d0[2]
instr_e[3] => mux2_32:minyec_instr_A.d0[3]
instr_e[4] => mux2_32:minyec_instr_A.d0[4]
instr_e[5] => mux2_32:minyec_instr_A.d0[5]
instr_e[6] => mux2_32:minyec_instr_A.d0[6]
instr_e[7] => mux2_32:minyec_instr_A.d0[7]
instr_e[8] => mux2_32:minyec_instr_A.d0[8]
instr_e[9] => mux2_32:minyec_instr_A.d0[9]
instr_e[10] => mux2_32:minyec_instr_A.d0[10]
instr_e[11] => mux2_32:minyec_instr_A.d0[11]
instr_e[12] => mux2_32:minyec_instr_A.d0[12]
instr_e[13] => mux2_32:minyec_instr_A.d0[13]
instr_e[14] => mux2_32:minyec_instr_A.d0[14]
instr_e[15] => mux2_32:minyec_instr_A.d0[15]
instr_e[16] => mux2_32:minyec_instr_A.d0[16]
instr_e[17] => mux2_32:minyec_instr_A.d0[17]
instr_e[18] => mux2_32:minyec_instr_A.d0[18]
instr_e[19] => mux2_32:minyec_instr_A.d0[19]
instr_e[20] => mux2_32:minyec_instr_A.d0[20]
instr_e[21] => mux2_32:minyec_instr_A.d0[21]
instr_e[22] => mux2_32:minyec_instr_A.d0[22]
instr_e[23] => mux2_32:minyec_instr_A.d0[23]
instr_e[24] => mux2_32:minyec_instr_A.d0[24]
instr_e[25] => mux2_32:minyec_instr_A.d0[25]
instr_e[26] => mux2_32:minyec_instr_A.d0[26]
instr_e[27] => mux2_32:minyec_instr_A.d0[27]
instr_e[28] => mux2_32:minyec_instr_A.d0[28]
instr_e[29] => mux2_32:minyec_instr_A.d0[29]
instr_e[30] => mux2_32:minyec_instr_A.d0[30]
instr_e[31] => mux2_32:minyec_instr_A.d0[31]
bit_0_e => reg1pe:RA_bit_0.e
PBR_e => mux2_1:minyec_PBR_A.d0
read_e => mux2_1:minyec_read_A.d0
write_e => mux2_1:minyec_write_A.d0
opALU_e[0] => regNpe:RA_opALU.e[0]
opALU_e[1] => regNpe:RA_opALU.e[1]
opALU_e[2] => regNpe:RA_opALU.e[2]
opALU_e[3] => regNpe:RA_opALU.e[3]
opALU_e[4] => regNpe:RA_opALU.e[4]
mLa_sel_e => reg1pe:RA_mLa_sel.e
mLb_sel_e => reg1pe:RA_mLb_sel.e
mEBR_sel_e[0] => regNpe:RA_mEBR_sel.e[0]
mEBR_sel_e[1] => regNpe:RA_mEBR_sel.e[1]
fmtl_tipo_e[0] => regNpe:RM_fmtl_tipo.e[0]
fmtl_tipo_e[1] => regNpe:RM_fmtl_tipo.e[1]
fmtl_ext_sig_e[0] => regNpe:RM_fmtl_ext_sig.e[0]
fmtl_ext_sig_e[1] => regNpe:RM_fmtl_ext_sig.e[1]
fmtl_ext_sig_e[2] => regNpe:RM_fmtl_ext_sig.e[2]
IDE_e[0] => reg5pe:RA_IDE.e[0]
IDE_e[1] => reg5pe:RA_IDE.e[1]
IDE_e[2] => reg5pe:RA_IDE.e[2]
IDE_e[3] => reg5pe:RA_IDE.e[3]
IDE_e[4] => reg5pe:RA_IDE.e[4]
instr_s[0] <= reg32pe:RA_instr.s[0]
instr_s[1] <= reg32pe:RA_instr.s[1]
instr_s[2] <= reg32pe:RA_instr.s[2]
instr_s[3] <= reg32pe:RA_instr.s[3]
instr_s[4] <= reg32pe:RA_instr.s[4]
instr_s[5] <= reg32pe:RA_instr.s[5]
instr_s[6] <= reg32pe:RA_instr.s[6]
instr_s[7] <= reg32pe:RA_instr.s[7]
instr_s[8] <= reg32pe:RA_instr.s[8]
instr_s[9] <= reg32pe:RA_instr.s[9]
instr_s[10] <= reg32pe:RA_instr.s[10]
instr_s[11] <= reg32pe:RA_instr.s[11]
instr_s[12] <= reg32pe:RA_instr.s[12]
instr_s[13] <= reg32pe:RA_instr.s[13]
instr_s[14] <= reg32pe:RA_instr.s[14]
instr_s[15] <= reg32pe:RA_instr.s[15]
instr_s[16] <= reg32pe:RA_instr.s[16]
instr_s[17] <= reg32pe:RA_instr.s[17]
instr_s[18] <= reg32pe:RA_instr.s[18]
instr_s[19] <= reg32pe:RA_instr.s[19]
instr_s[20] <= reg32pe:RA_instr.s[20]
instr_s[21] <= reg32pe:RA_instr.s[21]
instr_s[22] <= reg32pe:RA_instr.s[22]
instr_s[23] <= reg32pe:RA_instr.s[23]
instr_s[24] <= reg32pe:RA_instr.s[24]
instr_s[25] <= reg32pe:RA_instr.s[25]
instr_s[26] <= reg32pe:RA_instr.s[26]
instr_s[27] <= reg32pe:RA_instr.s[27]
instr_s[28] <= reg32pe:RA_instr.s[28]
instr_s[29] <= reg32pe:RA_instr.s[29]
instr_s[30] <= reg32pe:RA_instr.s[30]
instr_s[31] <= reg32pe:RA_instr.s[31]
bit_0_s <= reg1pe:RA_bit_0.s
opALU_s[0] <= regNpe:RA_opALU.s[0]
opALU_s[1] <= regNpe:RA_opALU.s[1]
opALU_s[2] <= regNpe:RA_opALU.s[2]
opALU_s[3] <= regNpe:RA_opALU.s[3]
opALU_s[4] <= regNpe:RA_opALU.s[4]
mLa_sel_s <= reg1pe:RA_mLa_sel.s
mLb_sel_s <= reg1pe:RA_mLb_sel.s
mEBR_sel_s[0] <= regN:RF_mEBR_sel.s[0]
mEBR_sel_s[1] <= regN:RF_mEBR_sel.s[1]
fmtl_tipo_s[0] <= regN:RF_fmtl_tipo.s[0]
fmtl_tipo_s[1] <= regN:RF_fmtl_tipo.s[1]
fmtl_ext_sig_s[0] <= regN:RF_fmtl_ext_sig.s[0]
fmtl_ext_sig_s[1] <= regN:RF_fmtl_ext_sig.s[1]
fmtl_ext_sig_s[2] <= regN:RF_fmtl_ext_sig.s[2]
IDE_A[0] <= reg5pe:RA_IDE.s[0]
IDE_A[1] <= reg5pe:RA_IDE.s[1]
IDE_A[2] <= reg5pe:RA_IDE.s[2]
IDE_A[3] <= reg5pe:RA_IDE.s[3]
IDE_A[4] <= reg5pe:RA_IDE.s[4]
IDE_M[0] <= reg5pe:RM_IDE.s[0]
IDE_M[1] <= reg5pe:RM_IDE.s[1]
IDE_M[2] <= reg5pe:RM_IDE.s[2]
IDE_M[3] <= reg5pe:RM_IDE.s[3]
IDE_M[4] <= reg5pe:RM_IDE.s[4]
IDE_F[0] <= reg5:RF_IDE.s[0]
IDE_F[1] <= reg5:RF_IDE.s[1]
IDE_F[2] <= reg5:RF_IDE.s[2]
IDE_F[3] <= reg5:RF_IDE.s[3]
IDE_F[4] <= reg5:RF_IDE.s[4]
IDE_ES[0] <= reg5:RES_IDE.s[0]
IDE_ES[1] <= reg5:RES_IDE.s[1]
IDE_ES[2] <= reg5:RES_IDE.s[2]
IDE_ES[3] <= reg5:RES_IDE.s[3]
IDE_ES[4] <= reg5:RES_IDE.s[4]
PBR_A <= reg1pe:RA_PBR.s
PBR_M <= reg1pe:RM_PBR.s
PBR_F <= reg1:RF_PBR.s
PBR_ES <= reg1:RES_PBR.s
read_A <= reg1pe:RA_read.s
write_A <= reg1pe:RA_write.s
read_M <= reg1pe:RM_read.s
write_M <= reg1pe:RM_write.s
val_buff => mux2_1:minyec_DL.d0
bloq_DL => peRDL_val.IN0
bloq_A => reg32pe:RA_instr.pe
bloq_A => reg1pe:RA_val.pe
bloq_A => regNpe:RA_opALU.pe
bloq_A => reg1pe:RA_mLa_sel.pe
bloq_A => reg1pe:RA_mLb_sel.pe
bloq_A => reg1pe:RA_bit_0.pe
bloq_A => regNpe:RA_mEBR_sel.pe
bloq_A => reg5pe:RA_IDE.pe
bloq_A => reg1pe:RA_PBR.pe
bloq_A => reg1pe:RA_read.pe
bloq_A => reg1pe:RA_write.pe
bloq_M => reg1pe:RM_val.pe
bloq_M => reg1pe:RM_read.pe
bloq_M => reg1pe:RM_write.pe
bloq_M => regNpe:RM_fmtl_tipo.pe
bloq_M => regNpe:RM_fmtl_ext_sig.pe
bloq_M => regNpe:RM_mEBR_sel.pe
bloq_M => reg5pe:RM_IDE.pe
bloq_M => reg1pe:RM_PBR.pe
inyec_B => ~NO_FANOUT~
inyec_DL => peRDL_val.IN1
inyec_DL => mux2_1:minyec_DL.SEL
inyec_A => mux2_32:minyec_instr_A.SEL
inyec_A => mux2_1:minyec_PBR_A.SEL
inyec_A => mux2_1:minyec_val_A.SEL
inyec_A => mux2_1:minyec_read_A.SEL
inyec_A => mux2_1:minyec_write_A.SEL
inyec_M => mux2_1:minyec_PBR_M.SEL
inyec_M => mux2_1:minyec_val_M.SEL
inyec_M => mux2_1:minyec_read_M.SEL
inyec_M => mux2_1:minyec_write_M.SEL
inyec_F => mux2_1:minyec_PBR_F.SEL
inyec_F => mux2_1:minyec_val_F.SEL
val_DL <= reg1pe:RDL_val.s
val_A <= reg1pe:RA_val.s
val_M <= reg1pe:RM_val.s
val_F <= reg1:RF_val.s


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_DL
d0 => Selector0.IN3
d1 => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector0.IN1
s <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|reg1pe:RDL_val
reloj => s~reg0.CLK
Pcero => s~reg0.ACLR
pe => s~reg0.ENA
e => s~reg0.DATAIN
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|mux2_32:minyec_instr_A
d0[0] => Selector31.IN3
d0[1] => Selector30.IN3
d0[2] => Selector29.IN3
d0[3] => Selector28.IN3
d0[4] => Selector27.IN3
d0[5] => Selector26.IN3
d0[6] => Selector25.IN3
d0[7] => Selector24.IN3
d0[8] => Selector23.IN3
d0[9] => Selector22.IN3
d0[10] => Selector21.IN3
d0[11] => Selector20.IN3
d0[12] => Selector19.IN3
d0[13] => Selector18.IN3
d0[14] => Selector17.IN3
d0[15] => Selector16.IN3
d0[16] => Selector15.IN3
d0[17] => Selector14.IN3
d0[18] => Selector13.IN3
d0[19] => Selector12.IN3
d0[20] => Selector11.IN3
d0[21] => Selector10.IN3
d0[22] => Selector9.IN3
d0[23] => Selector8.IN3
d0[24] => Selector7.IN3
d0[25] => Selector6.IN3
d0[26] => Selector5.IN3
d0[27] => Selector4.IN3
d0[28] => Selector3.IN3
d0[29] => Selector2.IN3
d0[30] => Selector1.IN3
d0[31] => Selector0.IN3
d1[0] => Selector31.IN4
d1[1] => Selector30.IN4
d1[2] => Selector29.IN4
d1[3] => Selector28.IN4
d1[4] => Selector27.IN4
d1[5] => Selector26.IN4
d1[6] => Selector25.IN4
d1[7] => Selector24.IN4
d1[8] => Selector23.IN4
d1[9] => Selector22.IN4
d1[10] => Selector21.IN4
d1[11] => Selector20.IN4
d1[12] => Selector19.IN4
d1[13] => Selector18.IN4
d1[14] => Selector17.IN4
d1[15] => Selector16.IN4
d1[16] => Selector15.IN4
d1[17] => Selector14.IN4
d1[18] => Selector13.IN4
d1[19] => Selector12.IN4
d1[20] => Selector11.IN4
d1[21] => Selector10.IN4
d1[22] => Selector9.IN4
d1[23] => Selector8.IN4
d1[24] => Selector7.IN4
d1[25] => Selector6.IN4
d1[26] => Selector5.IN4
d1[27] => Selector4.IN4
d1[28] => Selector3.IN4
d1[29] => Selector2.IN4
d1[30] => Selector1.IN4
d1[31] => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector1.IN5
SEL => Selector2.IN5
SEL => Selector3.IN5
SEL => Selector4.IN5
SEL => Selector5.IN5
SEL => Selector6.IN5
SEL => Selector7.IN5
SEL => Selector8.IN5
SEL => Selector9.IN5
SEL => Selector10.IN5
SEL => Selector11.IN5
SEL => Selector12.IN5
SEL => Selector13.IN5
SEL => Selector14.IN5
SEL => Selector15.IN5
SEL => Selector16.IN5
SEL => Selector17.IN5
SEL => Selector18.IN5
SEL => Selector19.IN5
SEL => Selector20.IN5
SEL => Selector21.IN5
SEL => Selector22.IN5
SEL => Selector23.IN5
SEL => Selector24.IN5
SEL => Selector25.IN5
SEL => Selector26.IN5
SEL => Selector27.IN5
SEL => Selector28.IN5
SEL => Selector29.IN5
SEL => Selector30.IN5
SEL => Selector31.IN5
SEL => Selector0.IN1
SEL => Selector1.IN1
SEL => Selector2.IN1
SEL => Selector3.IN1
SEL => Selector4.IN1
SEL => Selector5.IN1
SEL => Selector6.IN1
SEL => Selector7.IN1
SEL => Selector8.IN1
SEL => Selector9.IN1
SEL => Selector10.IN1
SEL => Selector11.IN1
SEL => Selector12.IN1
SEL => Selector13.IN1
SEL => Selector14.IN1
SEL => Selector15.IN1
SEL => Selector16.IN1
SEL => Selector17.IN1
SEL => Selector18.IN1
SEL => Selector19.IN1
SEL => Selector20.IN1
SEL => Selector21.IN1
SEL => Selector22.IN1
SEL => Selector23.IN1
SEL => Selector24.IN1
SEL => Selector25.IN1
SEL => Selector26.IN1
SEL => Selector27.IN1
SEL => Selector28.IN1
SEL => Selector29.IN1
SEL => Selector30.IN1
SEL => Selector31.IN1
s[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_PBR_A
d0 => Selector0.IN3
d1 => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector0.IN1
s <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_val_A
d0 => Selector0.IN3
d1 => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector0.IN1
s <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_read_A
d0 => Selector0.IN3
d1 => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector0.IN1
s <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_write_A
d0 => Selector0.IN3
d1 => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector0.IN1
s <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|reg32pe:RA_instr
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
reloj => s[5]~reg0.CLK
reloj => s[6]~reg0.CLK
reloj => s[7]~reg0.CLK
reloj => s[8]~reg0.CLK
reloj => s[9]~reg0.CLK
reloj => s[10]~reg0.CLK
reloj => s[11]~reg0.CLK
reloj => s[12]~reg0.CLK
reloj => s[13]~reg0.CLK
reloj => s[14]~reg0.CLK
reloj => s[15]~reg0.CLK
reloj => s[16]~reg0.CLK
reloj => s[17]~reg0.CLK
reloj => s[18]~reg0.CLK
reloj => s[19]~reg0.CLK
reloj => s[20]~reg0.CLK
reloj => s[21]~reg0.CLK
reloj => s[22]~reg0.CLK
reloj => s[23]~reg0.CLK
reloj => s[24]~reg0.CLK
reloj => s[25]~reg0.CLK
reloj => s[26]~reg0.CLK
reloj => s[27]~reg0.CLK
reloj => s[28]~reg0.CLK
reloj => s[29]~reg0.CLK
reloj => s[30]~reg0.CLK
reloj => s[31]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
Pcero => s[5]~reg0.ACLR
Pcero => s[6]~reg0.ACLR
Pcero => s[7]~reg0.ACLR
Pcero => s[8]~reg0.ACLR
Pcero => s[9]~reg0.ACLR
Pcero => s[10]~reg0.ACLR
Pcero => s[11]~reg0.ACLR
Pcero => s[12]~reg0.ACLR
Pcero => s[13]~reg0.ACLR
Pcero => s[14]~reg0.ACLR
Pcero => s[15]~reg0.ACLR
Pcero => s[16]~reg0.ACLR
Pcero => s[17]~reg0.ACLR
Pcero => s[18]~reg0.ACLR
Pcero => s[19]~reg0.ACLR
Pcero => s[20]~reg0.ACLR
Pcero => s[21]~reg0.ACLR
Pcero => s[22]~reg0.ACLR
Pcero => s[23]~reg0.ACLR
Pcero => s[24]~reg0.ACLR
Pcero => s[25]~reg0.ACLR
Pcero => s[26]~reg0.ACLR
Pcero => s[27]~reg0.ACLR
Pcero => s[28]~reg0.ACLR
Pcero => s[29]~reg0.ACLR
Pcero => s[30]~reg0.ACLR
Pcero => s[31]~reg0.ACLR
pe => s[0]~reg0.ENA
pe => s[1]~reg0.ENA
pe => s[2]~reg0.ENA
pe => s[3]~reg0.ENA
pe => s[4]~reg0.ENA
pe => s[5]~reg0.ENA
pe => s[6]~reg0.ENA
pe => s[7]~reg0.ENA
pe => s[8]~reg0.ENA
pe => s[9]~reg0.ENA
pe => s[10]~reg0.ENA
pe => s[11]~reg0.ENA
pe => s[12]~reg0.ENA
pe => s[13]~reg0.ENA
pe => s[14]~reg0.ENA
pe => s[15]~reg0.ENA
pe => s[16]~reg0.ENA
pe => s[17]~reg0.ENA
pe => s[18]~reg0.ENA
pe => s[19]~reg0.ENA
pe => s[20]~reg0.ENA
pe => s[21]~reg0.ENA
pe => s[22]~reg0.ENA
pe => s[23]~reg0.ENA
pe => s[24]~reg0.ENA
pe => s[25]~reg0.ENA
pe => s[26]~reg0.ENA
pe => s[27]~reg0.ENA
pe => s[28]~reg0.ENA
pe => s[29]~reg0.ENA
pe => s[30]~reg0.ENA
pe => s[31]~reg0.ENA
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
e[5] => s[5]~reg0.DATAIN
e[6] => s[6]~reg0.DATAIN
e[7] => s[7]~reg0.DATAIN
e[8] => s[8]~reg0.DATAIN
e[9] => s[9]~reg0.DATAIN
e[10] => s[10]~reg0.DATAIN
e[11] => s[11]~reg0.DATAIN
e[12] => s[12]~reg0.DATAIN
e[13] => s[13]~reg0.DATAIN
e[14] => s[14]~reg0.DATAIN
e[15] => s[15]~reg0.DATAIN
e[16] => s[16]~reg0.DATAIN
e[17] => s[17]~reg0.DATAIN
e[18] => s[18]~reg0.DATAIN
e[19] => s[19]~reg0.DATAIN
e[20] => s[20]~reg0.DATAIN
e[21] => s[21]~reg0.DATAIN
e[22] => s[22]~reg0.DATAIN
e[23] => s[23]~reg0.DATAIN
e[24] => s[24]~reg0.DATAIN
e[25] => s[25]~reg0.DATAIN
e[26] => s[26]~reg0.DATAIN
e[27] => s[27]~reg0.DATAIN
e[28] => s[28]~reg0.DATAIN
e[29] => s[29]~reg0.DATAIN
e[30] => s[30]~reg0.DATAIN
e[31] => s[31]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|reg1pe:RA_val
reloj => s~reg0.CLK
Pcero => s~reg0.ACLR
pe => s~reg0.ENA
e => s~reg0.DATAIN
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|regNpe:RA_opALU
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
pe => s[0]~reg0.ENA
pe => s[1]~reg0.ENA
pe => s[2]~reg0.ENA
pe => s[3]~reg0.ENA
pe => s[4]~reg0.ENA
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|reg1pe:RA_mLa_sel
reloj => s~reg0.CLK
Pcero => s~reg0.ACLR
pe => s~reg0.ENA
e => s~reg0.DATAIN
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|reg1pe:RA_mLb_sel
reloj => s~reg0.CLK
Pcero => s~reg0.ACLR
pe => s~reg0.ENA
e => s~reg0.DATAIN
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|reg1pe:RA_bit_0
reloj => s~reg0.CLK
Pcero => s~reg0.ACLR
pe => s~reg0.ENA
e => s~reg0.DATAIN
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|regNpe:RA_mEBR_sel
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
pe => s[0]~reg0.ENA
pe => s[1]~reg0.ENA
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|reg5pe:RA_IDE
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
pe => s[0]~reg0.ENA
pe => s[1]~reg0.ENA
pe => s[2]~reg0.ENA
pe => s[3]~reg0.ENA
pe => s[4]~reg0.ENA
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|reg1pe:RA_PBR
reloj => s~reg0.CLK
Pcero => s~reg0.ACLR
pe => s~reg0.ENA
e => s~reg0.DATAIN
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|reg1pe:RA_read
reloj => s~reg0.CLK
Pcero => s~reg0.ACLR
pe => s~reg0.ENA
e => s~reg0.DATAIN
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|reg1pe:RA_write
reloj => s~reg0.CLK
Pcero => s~reg0.ACLR
pe => s~reg0.ENA
e => s~reg0.DATAIN
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_PBR_M
d0 => Selector0.IN3
d1 => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector0.IN1
s <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_val_M
d0 => Selector0.IN3
d1 => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector0.IN1
s <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_read_M
d0 => Selector0.IN3
d1 => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector0.IN1
s <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_write_M
d0 => Selector0.IN3
d1 => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector0.IN1
s <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|reg1pe:RM_val
reloj => s~reg0.CLK
Pcero => s~reg0.ACLR
pe => s~reg0.ENA
e => s~reg0.DATAIN
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|reg1pe:RM_read
reloj => s~reg0.CLK
Pcero => s~reg0.ACLR
pe => s~reg0.ENA
e => s~reg0.DATAIN
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|reg1pe:RM_write
reloj => s~reg0.CLK
Pcero => s~reg0.ACLR
pe => s~reg0.ENA
e => s~reg0.DATAIN
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|regNpe:RM_fmtl_tipo
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
pe => s[0]~reg0.ENA
pe => s[1]~reg0.ENA
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|regNpe:RM_fmtl_ext_sig
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
pe => s[0]~reg0.ENA
pe => s[1]~reg0.ENA
pe => s[2]~reg0.ENA
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|regNpe:RM_mEBR_sel
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
pe => s[0]~reg0.ENA
pe => s[1]~reg0.ENA
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|reg5pe:RM_IDE
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
pe => s[0]~reg0.ENA
pe => s[1]~reg0.ENA
pe => s[2]~reg0.ENA
pe => s[3]~reg0.ENA
pe => s[4]~reg0.ENA
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|reg1pe:RM_PBR
reloj => s~reg0.CLK
Pcero => s~reg0.ACLR
pe => s~reg0.ENA
e => s~reg0.DATAIN
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_PBR_F
d0 => Selector0.IN3
d1 => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector0.IN1
s <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|mux2_1:minyec_val_F
d0 => Selector0.IN3
d1 => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector0.IN1
s <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|reg1:RF_val
reloj => s~reg0.CLK
Pcero => s~reg0.ACLR
e => s~reg0.DATAIN
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|regN:RF_fmtl_tipo
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|regN:RF_fmtl_ext_sig
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|regN:RF_mEBR_sel
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|reg5:RF_IDE
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|reg1:RF_PBR
reloj => s~reg0.CLK
Pcero => s~reg0.ACLR
e => s~reg0.DATAIN
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|reg5:RES_IDE
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|camino_control:camcont|reg1:RES_PBR
reloj => s~reg0.CLK
Pcero => s~reg0.ACLR
e => s~reg0.DATAIN
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|decoder_DL:dec_DL
instr_DL[0] => decocamino:camino.instr[0]
instr_DL[0] => decoopALU:ALU.instr[0]
instr_DL[0] => decoMem_DL:MEMORIA_DL.instr[0]
instr_DL[0] => decoFMT_DL:FMT_DL.instr_DL[0]
instr_DL[1] => decocamino:camino.instr[1]
instr_DL[1] => decoopALU:ALU.instr[1]
instr_DL[1] => decoMem_DL:MEMORIA_DL.instr[1]
instr_DL[1] => decoFMT_DL:FMT_DL.instr_DL[1]
instr_DL[2] => decocamino:camino.instr[2]
instr_DL[2] => decoopALU:ALU.instr[2]
instr_DL[2] => decoMem_DL:MEMORIA_DL.instr[2]
instr_DL[2] => decoFMT_DL:FMT_DL.instr_DL[2]
instr_DL[3] => decocamino:camino.instr[3]
instr_DL[3] => decoopALU:ALU.instr[3]
instr_DL[3] => decoMem_DL:MEMORIA_DL.instr[3]
instr_DL[3] => decoFMT_DL:FMT_DL.instr_DL[3]
instr_DL[4] => decocamino:camino.instr[4]
instr_DL[4] => decoopALU:ALU.instr[4]
instr_DL[4] => decoMem_DL:MEMORIA_DL.instr[4]
instr_DL[4] => decoFMT_DL:FMT_DL.instr_DL[4]
instr_DL[5] => decocamino:camino.instr[5]
instr_DL[5] => decoopALU:ALU.instr[5]
instr_DL[5] => decoMem_DL:MEMORIA_DL.instr[5]
instr_DL[5] => decoFMT_DL:FMT_DL.instr_DL[5]
instr_DL[6] => decocamino:camino.instr[6]
instr_DL[6] => decoopALU:ALU.instr[6]
instr_DL[6] => decoMem_DL:MEMORIA_DL.instr[6]
instr_DL[6] => decoFMT_DL:FMT_DL.instr_DL[6]
instr_DL[7] => decocamino:camino.instr[7]
instr_DL[7] => decoopALU:ALU.instr[7]
instr_DL[7] => decoMem_DL:MEMORIA_DL.instr[7]
instr_DL[7] => decoFMT_DL:FMT_DL.instr_DL[7]
instr_DL[8] => decocamino:camino.instr[8]
instr_DL[8] => decoopALU:ALU.instr[8]
instr_DL[8] => decoMem_DL:MEMORIA_DL.instr[8]
instr_DL[8] => decoFMT_DL:FMT_DL.instr_DL[8]
instr_DL[9] => decocamino:camino.instr[9]
instr_DL[9] => decoopALU:ALU.instr[9]
instr_DL[9] => decoMem_DL:MEMORIA_DL.instr[9]
instr_DL[9] => decoFMT_DL:FMT_DL.instr_DL[9]
instr_DL[10] => decocamino:camino.instr[10]
instr_DL[10] => decoopALU:ALU.instr[10]
instr_DL[10] => decoMem_DL:MEMORIA_DL.instr[10]
instr_DL[10] => decoFMT_DL:FMT_DL.instr_DL[10]
instr_DL[11] => decocamino:camino.instr[11]
instr_DL[11] => decoopALU:ALU.instr[11]
instr_DL[11] => decoMem_DL:MEMORIA_DL.instr[11]
instr_DL[11] => decoFMT_DL:FMT_DL.instr_DL[11]
instr_DL[12] => decocamino:camino.instr[12]
instr_DL[12] => decoopALU:ALU.instr[12]
instr_DL[12] => decoMem_DL:MEMORIA_DL.instr[12]
instr_DL[12] => decoFMT_DL:FMT_DL.instr_DL[12]
instr_DL[13] => decocamino:camino.instr[13]
instr_DL[13] => decoopALU:ALU.instr[13]
instr_DL[13] => decoMem_DL:MEMORIA_DL.instr[13]
instr_DL[13] => decoFMT_DL:FMT_DL.instr_DL[13]
instr_DL[14] => decocamino:camino.instr[14]
instr_DL[14] => decoopALU:ALU.instr[14]
instr_DL[14] => decoMem_DL:MEMORIA_DL.instr[14]
instr_DL[14] => decoFMT_DL:FMT_DL.instr_DL[14]
instr_DL[15] => decocamino:camino.instr[15]
instr_DL[15] => decoopALU:ALU.instr[15]
instr_DL[15] => decoMem_DL:MEMORIA_DL.instr[15]
instr_DL[15] => decoFMT_DL:FMT_DL.instr_DL[15]
instr_DL[16] => decocamino:camino.instr[16]
instr_DL[16] => decoopALU:ALU.instr[16]
instr_DL[16] => decoMem_DL:MEMORIA_DL.instr[16]
instr_DL[16] => decoFMT_DL:FMT_DL.instr_DL[16]
instr_DL[17] => decocamino:camino.instr[17]
instr_DL[17] => decoopALU:ALU.instr[17]
instr_DL[17] => decoMem_DL:MEMORIA_DL.instr[17]
instr_DL[17] => decoFMT_DL:FMT_DL.instr_DL[17]
instr_DL[18] => decocamino:camino.instr[18]
instr_DL[18] => decoopALU:ALU.instr[18]
instr_DL[18] => decoMem_DL:MEMORIA_DL.instr[18]
instr_DL[18] => decoFMT_DL:FMT_DL.instr_DL[18]
instr_DL[19] => decocamino:camino.instr[19]
instr_DL[19] => decoopALU:ALU.instr[19]
instr_DL[19] => decoMem_DL:MEMORIA_DL.instr[19]
instr_DL[19] => decoFMT_DL:FMT_DL.instr_DL[19]
instr_DL[20] => decocamino:camino.instr[20]
instr_DL[20] => decoopALU:ALU.instr[20]
instr_DL[20] => decoMem_DL:MEMORIA_DL.instr[20]
instr_DL[20] => decoFMT_DL:FMT_DL.instr_DL[20]
instr_DL[21] => decocamino:camino.instr[21]
instr_DL[21] => decoopALU:ALU.instr[21]
instr_DL[21] => decoMem_DL:MEMORIA_DL.instr[21]
instr_DL[21] => decoFMT_DL:FMT_DL.instr_DL[21]
instr_DL[22] => decocamino:camino.instr[22]
instr_DL[22] => decoopALU:ALU.instr[22]
instr_DL[22] => decoMem_DL:MEMORIA_DL.instr[22]
instr_DL[22] => decoFMT_DL:FMT_DL.instr_DL[22]
instr_DL[23] => decocamino:camino.instr[23]
instr_DL[23] => decoopALU:ALU.instr[23]
instr_DL[23] => decoMem_DL:MEMORIA_DL.instr[23]
instr_DL[23] => decoFMT_DL:FMT_DL.instr_DL[23]
instr_DL[24] => decocamino:camino.instr[24]
instr_DL[24] => decoopALU:ALU.instr[24]
instr_DL[24] => decoMem_DL:MEMORIA_DL.instr[24]
instr_DL[24] => decoFMT_DL:FMT_DL.instr_DL[24]
instr_DL[25] => decocamino:camino.instr[25]
instr_DL[25] => decoopALU:ALU.instr[25]
instr_DL[25] => decoMem_DL:MEMORIA_DL.instr[25]
instr_DL[25] => decoFMT_DL:FMT_DL.instr_DL[25]
instr_DL[26] => decocamino:camino.instr[26]
instr_DL[26] => decoopALU:ALU.instr[26]
instr_DL[26] => decoMem_DL:MEMORIA_DL.instr[26]
instr_DL[26] => decoFMT_DL:FMT_DL.instr_DL[26]
instr_DL[27] => decocamino:camino.instr[27]
instr_DL[27] => decoopALU:ALU.instr[27]
instr_DL[27] => decoMem_DL:MEMORIA_DL.instr[27]
instr_DL[27] => decoFMT_DL:FMT_DL.instr_DL[27]
instr_DL[28] => decocamino:camino.instr[28]
instr_DL[28] => decoopALU:ALU.instr[28]
instr_DL[28] => decoMem_DL:MEMORIA_DL.instr[28]
instr_DL[28] => decoFMT_DL:FMT_DL.instr_DL[28]
instr_DL[29] => decocamino:camino.instr[29]
instr_DL[29] => decoopALU:ALU.instr[29]
instr_DL[29] => decoMem_DL:MEMORIA_DL.instr[29]
instr_DL[29] => decoFMT_DL:FMT_DL.instr_DL[29]
instr_DL[30] => decocamino:camino.instr[30]
instr_DL[30] => decoopALU:ALU.instr[30]
instr_DL[30] => decoMem_DL:MEMORIA_DL.instr[30]
instr_DL[30] => decoFMT_DL:FMT_DL.instr_DL[30]
instr_DL[31] => decocamino:camino.instr[31]
instr_DL[31] => decoopALU:ALU.instr[31]
instr_DL[31] => decoMem_DL:MEMORIA_DL.instr[31]
instr_DL[31] => decoFMT_DL:FMT_DL.instr_DL[31]
opALU[0] <= decoopALU:ALU.opALU[0]
opALU[1] <= decoopALU:ALU.opALU[1]
opALU[2] <= decoopALU:ALU.opALU[2]
opALU[3] <= decoopALU:ALU.opALU[3]
opALU[4] <= decoopALU:ALU.opALU[4]
bit_0 <= decocamino:camino.bit_0
PBR <= decocamino:camino.PBR
mLa_sel <= decocamino:camino.mLa_sel
mLb_sel <= decocamino:camino.mLb_sel
mEBR_sel[0] <= decocamino:camino.mEBR_sel[0]
mEBR_sel[1] <= decocamino:camino.mEBR_sel[1]
fmti_tipo[0] <= decoFMT_DL:FMT_DL.fmti_tipo[0]
fmti_tipo[1] <= decoFMT_DL:FMT_DL.fmti_tipo[1]
fmti_tipo[2] <= decoFMT_DL:FMT_DL.fmti_tipo[2]
read <= decoMem_DL:MEMORIA_DL.read
write <= decoMem_DL:MEMORIA_DL.write
val_DL => decocamino:camino.val_DL
val_DL => decoopALU:ALU.val_DL
val_DL => decoMem_DL:MEMORIA_DL.val_DL
val_DL => decoFMT_DL:FMT_DL.val_DL
val_IDL1 <= decocamino:camino.val_IDL1
val_IDL2 <= decocamino:camino.val_IDL2
parar <= decocamino:camino.parar


|ensamblado_procesador|ensambladoUC:UC|decoder_DL:dec_DL|decocamino:camino
instr[0] => Mux0.IN134
instr[0] => Mux1.IN134
instr[0] => Mux2.IN134
instr[0] => Mux3.IN134
instr[0] => Mux4.IN134
instr[0] => Mux5.IN134
instr[0] => Mux6.IN134
instr[0] => Mux7.IN134
instr[0] => Mux8.IN134
instr[1] => Mux0.IN133
instr[1] => Mux1.IN133
instr[1] => Mux2.IN133
instr[1] => Mux3.IN133
instr[1] => Mux4.IN133
instr[1] => Mux5.IN133
instr[1] => Mux6.IN133
instr[1] => Mux7.IN133
instr[1] => Mux8.IN133
instr[2] => Mux0.IN132
instr[2] => Mux1.IN132
instr[2] => Mux2.IN132
instr[2] => Mux3.IN132
instr[2] => Mux4.IN132
instr[2] => Mux5.IN132
instr[2] => Mux6.IN132
instr[2] => Mux7.IN132
instr[2] => Mux8.IN132
instr[3] => Mux0.IN131
instr[3] => Mux1.IN131
instr[3] => Mux2.IN131
instr[3] => Mux3.IN131
instr[3] => Mux4.IN131
instr[3] => Mux5.IN131
instr[3] => Mux6.IN131
instr[3] => Mux7.IN131
instr[3] => Mux8.IN131
instr[4] => Mux0.IN130
instr[4] => Mux1.IN130
instr[4] => Mux2.IN130
instr[4] => Mux3.IN130
instr[4] => Mux4.IN130
instr[4] => Mux5.IN130
instr[4] => Mux6.IN130
instr[4] => Mux7.IN130
instr[4] => Mux8.IN130
instr[5] => Mux0.IN129
instr[5] => Mux1.IN129
instr[5] => Mux2.IN129
instr[5] => Mux3.IN129
instr[5] => Mux4.IN129
instr[5] => Mux5.IN129
instr[5] => Mux6.IN129
instr[5] => Mux7.IN129
instr[5] => Mux8.IN129
instr[6] => Mux0.IN128
instr[6] => Mux1.IN128
instr[6] => Mux2.IN128
instr[6] => Mux3.IN128
instr[6] => Mux4.IN128
instr[6] => Mux5.IN128
instr[6] => Mux6.IN128
instr[6] => Mux7.IN128
instr[6] => Mux8.IN128
instr[7] => ~NO_FANOUT~
instr[8] => ~NO_FANOUT~
instr[9] => ~NO_FANOUT~
instr[10] => ~NO_FANOUT~
instr[11] => ~NO_FANOUT~
instr[12] => ~NO_FANOUT~
instr[13] => ~NO_FANOUT~
instr[14] => ~NO_FANOUT~
instr[15] => ~NO_FANOUT~
instr[16] => ~NO_FANOUT~
instr[17] => ~NO_FANOUT~
instr[18] => ~NO_FANOUT~
instr[19] => ~NO_FANOUT~
instr[20] => ~NO_FANOUT~
instr[21] => ~NO_FANOUT~
instr[22] => ~NO_FANOUT~
instr[23] => ~NO_FANOUT~
instr[24] => ~NO_FANOUT~
instr[25] => ~NO_FANOUT~
instr[26] => ~NO_FANOUT~
instr[27] => ~NO_FANOUT~
instr[28] => ~NO_FANOUT~
instr[29] => ~NO_FANOUT~
instr[30] => ~NO_FANOUT~
instr[31] => ~NO_FANOUT~
val_DL => v_mEBR_sel.OUTPUTSELECT
val_DL => v_mEBR_sel.OUTPUTSELECT
val_DL => v_mLb_sel.OUTPUTSELECT
val_DL => v_PBR.OUTPUTSELECT
val_DL => v_val_IDL1.OUTPUTSELECT
val_DL => v_val_IDL2.OUTPUTSELECT
val_DL => v_mLa_sel.OUTPUTSELECT
val_DL => v_bit_0.OUTPUTSELECT
val_DL => v_parar.OUTPUTSELECT
PBR <= v_PBR.DB_MAX_OUTPUT_PORT_TYPE
bit_0 <= v_bit_0.DB_MAX_OUTPUT_PORT_TYPE
mEBR_sel[0] <= v_mEBR_sel.DB_MAX_OUTPUT_PORT_TYPE
mEBR_sel[1] <= v_mEBR_sel.DB_MAX_OUTPUT_PORT_TYPE
mLa_sel <= v_mLa_sel.DB_MAX_OUTPUT_PORT_TYPE
mLb_sel <= v_mLb_sel.DB_MAX_OUTPUT_PORT_TYPE
val_IDL1 <= v_val_IDL1.DB_MAX_OUTPUT_PORT_TYPE
val_IDL2 <= v_val_IDL2.DB_MAX_OUTPUT_PORT_TYPE
parar <= v_parar.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|decoder_DL:dec_DL|decoopALU:ALU
instr[0] => Mux20.IN134
instr[0] => Mux21.IN134
instr[0] => Mux22.IN134
instr[0] => Mux23.IN134
instr[0] => Mux24.IN134
instr[1] => Mux20.IN133
instr[1] => Mux21.IN133
instr[1] => Mux22.IN133
instr[1] => Mux23.IN133
instr[1] => Mux24.IN133
instr[2] => Mux20.IN132
instr[2] => Mux21.IN132
instr[2] => Mux22.IN132
instr[2] => Mux23.IN132
instr[2] => Mux24.IN132
instr[3] => Mux20.IN131
instr[3] => Mux21.IN131
instr[3] => Mux22.IN131
instr[3] => Mux23.IN131
instr[3] => Mux24.IN131
instr[4] => Mux20.IN130
instr[4] => Mux21.IN130
instr[4] => Mux22.IN130
instr[4] => Mux23.IN130
instr[4] => Mux24.IN130
instr[5] => Mux20.IN129
instr[5] => Mux21.IN129
instr[5] => Mux22.IN129
instr[5] => Mux23.IN129
instr[5] => Mux24.IN129
instr[6] => Mux20.IN128
instr[6] => Mux21.IN128
instr[6] => Mux22.IN128
instr[6] => Mux23.IN128
instr[6] => Mux24.IN128
instr[7] => ~NO_FANOUT~
instr[8] => ~NO_FANOUT~
instr[9] => ~NO_FANOUT~
instr[10] => ~NO_FANOUT~
instr[11] => ~NO_FANOUT~
instr[12] => Mux0.IN10
instr[12] => Mux1.IN10
instr[12] => Mux2.IN10
instr[12] => Mux3.IN10
instr[12] => Mux4.IN3
instr[12] => Mux4.IN4
instr[12] => Mux4.IN5
instr[12] => Mux4.IN6
instr[12] => Mux4.IN7
instr[12] => Mux4.IN8
instr[12] => Mux4.IN9
instr[12] => Mux4.IN10
instr[12] => Mux9.IN69
instr[12] => Mux14.IN134
instr[12] => Mux15.IN10
instr[12] => Mux16.IN10
instr[12] => Mux17.IN10
instr[12] => Mux18.IN10
instr[12] => Mux19.IN10
instr[13] => Mux0.IN9
instr[13] => Mux1.IN9
instr[13] => Mux2.IN9
instr[13] => Mux3.IN2
instr[13] => Mux3.IN3
instr[13] => Mux3.IN4
instr[13] => Mux3.IN5
instr[13] => Mux3.IN6
instr[13] => Mux3.IN7
instr[13] => Mux3.IN8
instr[13] => Mux3.IN9
instr[13] => Mux4.IN2
instr[13] => Mux8.IN69
instr[13] => Mux13.IN134
instr[13] => Mux15.IN9
instr[13] => Mux16.IN9
instr[13] => Mux17.IN9
instr[13] => Mux18.IN9
instr[13] => Mux19.IN9
instr[14] => Mux0.IN8
instr[14] => Mux1.IN8
instr[14] => Mux2.IN1
instr[14] => Mux2.IN2
instr[14] => Mux2.IN3
instr[14] => Mux2.IN4
instr[14] => Mux2.IN5
instr[14] => Mux2.IN6
instr[14] => Mux2.IN7
instr[14] => Mux2.IN8
instr[14] => Mux3.IN1
instr[14] => Mux4.IN1
instr[14] => Mux7.IN69
instr[14] => Mux12.IN134
instr[14] => Mux15.IN8
instr[14] => Mux16.IN8
instr[14] => Mux17.IN8
instr[14] => Mux18.IN8
instr[14] => Mux19.IN8
instr[15] => ~NO_FANOUT~
instr[16] => ~NO_FANOUT~
instr[17] => ~NO_FANOUT~
instr[18] => ~NO_FANOUT~
instr[19] => ~NO_FANOUT~
instr[20] => ~NO_FANOUT~
instr[21] => ~NO_FANOUT~
instr[22] => ~NO_FANOUT~
instr[23] => ~NO_FANOUT~
instr[24] => ~NO_FANOUT~
instr[25] => Mux5.IN69
instr[25] => Mux6.IN69
instr[25] => Mux7.IN68
instr[25] => Mux8.IN68
instr[25] => Mux9.IN68
instr[25] => Mux10.IN134
instr[25] => Mux11.IN134
instr[25] => Mux12.IN133
instr[25] => Mux13.IN133
instr[25] => Mux14.IN133
instr[26] => Mux5.IN68
instr[26] => Mux6.IN68
instr[26] => Mux7.IN67
instr[26] => Mux8.IN67
instr[26] => Mux9.IN67
instr[26] => Mux10.IN133
instr[26] => Mux11.IN133
instr[26] => Mux12.IN132
instr[26] => Mux13.IN132
instr[26] => Mux14.IN132
instr[27] => Mux5.IN67
instr[27] => Mux6.IN67
instr[27] => Mux7.IN66
instr[27] => Mux8.IN66
instr[27] => Mux9.IN66
instr[27] => Mux10.IN132
instr[27] => Mux11.IN132
instr[27] => Mux12.IN131
instr[27] => Mux13.IN131
instr[27] => Mux14.IN131
instr[28] => Mux5.IN66
instr[28] => Mux6.IN66
instr[28] => Mux7.IN65
instr[28] => Mux8.IN65
instr[28] => Mux9.IN65
instr[28] => Mux10.IN131
instr[28] => Mux11.IN131
instr[28] => Mux12.IN130
instr[28] => Mux13.IN130
instr[28] => Mux14.IN130
instr[29] => Mux5.IN65
instr[29] => Mux6.IN65
instr[29] => Mux7.IN64
instr[29] => Mux8.IN64
instr[29] => Mux9.IN64
instr[29] => Mux10.IN130
instr[29] => Mux11.IN130
instr[29] => Mux12.IN129
instr[29] => Mux13.IN129
instr[29] => Mux14.IN129
instr[30] => Mux6.IN64
instr[30] => Mux10.IN129
instr[30] => Mux11.IN128
instr[30] => Mux11.IN129
instr[30] => Mux12.IN128
instr[30] => Mux13.IN128
instr[30] => Mux14.IN128
instr[31] => Mux5.IN64
instr[31] => Mux6.IN63
instr[31] => Mux7.IN63
instr[31] => Mux8.IN63
instr[31] => Mux9.IN63
instr[31] => Mux10.IN128
instr[31] => Mux11.IN127
instr[31] => Mux12.IN127
instr[31] => Mux13.IN127
instr[31] => Mux14.IN127
val_DL => opALU[4]$latch.LATCH_ENABLE
val_DL => opALU[3]$latch.LATCH_ENABLE
val_DL => opALU[2]$latch.LATCH_ENABLE
val_DL => opALU[1]$latch.LATCH_ENABLE
val_DL => opALU[0]$latch.LATCH_ENABLE
opALU[0] <= opALU[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
opALU[1] <= opALU[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
opALU[2] <= opALU[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
opALU[3] <= opALU[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
opALU[4] <= opALU[4]$latch.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|decoder_DL:dec_DL|decoMem_DL:MEMORIA_DL
instr[0] => Mux0.IN134
instr[0] => Mux1.IN134
instr[1] => Mux0.IN133
instr[1] => Mux1.IN133
instr[2] => Mux0.IN132
instr[2] => Mux1.IN132
instr[3] => Mux0.IN131
instr[3] => Mux1.IN131
instr[4] => Mux0.IN130
instr[4] => Mux1.IN130
instr[5] => Mux0.IN129
instr[5] => Mux1.IN129
instr[6] => Mux0.IN128
instr[6] => Mux1.IN128
instr[7] => ~NO_FANOUT~
instr[8] => ~NO_FANOUT~
instr[9] => ~NO_FANOUT~
instr[10] => ~NO_FANOUT~
instr[11] => ~NO_FANOUT~
instr[12] => ~NO_FANOUT~
instr[13] => ~NO_FANOUT~
instr[14] => ~NO_FANOUT~
instr[15] => ~NO_FANOUT~
instr[16] => ~NO_FANOUT~
instr[17] => ~NO_FANOUT~
instr[18] => ~NO_FANOUT~
instr[19] => ~NO_FANOUT~
instr[20] => ~NO_FANOUT~
instr[21] => ~NO_FANOUT~
instr[22] => ~NO_FANOUT~
instr[23] => ~NO_FANOUT~
instr[24] => ~NO_FANOUT~
instr[25] => ~NO_FANOUT~
instr[26] => ~NO_FANOUT~
instr[27] => ~NO_FANOUT~
instr[28] => ~NO_FANOUT~
instr[29] => ~NO_FANOUT~
instr[30] => ~NO_FANOUT~
instr[31] => ~NO_FANOUT~
val_DL => v_read.OUTPUTSELECT
val_DL => v_write.OUTPUTSELECT
read <= v_read.DB_MAX_OUTPUT_PORT_TYPE
write <= v_write.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|decoder_DL:dec_DL|decoFMT_DL:FMT_DL
instr_DL[0] => Mux0.IN134
instr_DL[0] => Mux1.IN134
instr_DL[0] => Mux2.IN134
instr_DL[1] => Mux0.IN133
instr_DL[1] => Mux1.IN133
instr_DL[1] => Mux2.IN133
instr_DL[2] => Mux0.IN132
instr_DL[2] => Mux1.IN132
instr_DL[2] => Mux2.IN132
instr_DL[3] => Mux0.IN131
instr_DL[3] => Mux1.IN131
instr_DL[3] => Mux2.IN131
instr_DL[4] => Mux0.IN130
instr_DL[4] => Mux1.IN130
instr_DL[4] => Mux2.IN130
instr_DL[5] => Mux0.IN129
instr_DL[5] => Mux1.IN129
instr_DL[5] => Mux2.IN129
instr_DL[6] => Mux0.IN128
instr_DL[6] => Mux1.IN128
instr_DL[6] => Mux2.IN128
instr_DL[7] => ~NO_FANOUT~
instr_DL[8] => ~NO_FANOUT~
instr_DL[9] => ~NO_FANOUT~
instr_DL[10] => ~NO_FANOUT~
instr_DL[11] => ~NO_FANOUT~
instr_DL[12] => ~NO_FANOUT~
instr_DL[13] => ~NO_FANOUT~
instr_DL[14] => ~NO_FANOUT~
instr_DL[15] => ~NO_FANOUT~
instr_DL[16] => ~NO_FANOUT~
instr_DL[17] => ~NO_FANOUT~
instr_DL[18] => ~NO_FANOUT~
instr_DL[19] => ~NO_FANOUT~
instr_DL[20] => ~NO_FANOUT~
instr_DL[21] => ~NO_FANOUT~
instr_DL[22] => ~NO_FANOUT~
instr_DL[23] => ~NO_FANOUT~
instr_DL[24] => ~NO_FANOUT~
instr_DL[25] => ~NO_FANOUT~
instr_DL[26] => ~NO_FANOUT~
instr_DL[27] => ~NO_FANOUT~
instr_DL[28] => ~NO_FANOUT~
instr_DL[29] => ~NO_FANOUT~
instr_DL[30] => ~NO_FANOUT~
instr_DL[31] => ~NO_FANOUT~
val_DL => v_fmti_tipo.OUTPUTSELECT
val_DL => v_fmti_tipo.OUTPUTSELECT
val_DL => v_fmti_tipo.OUTPUTSELECT
fmti_tipo[0] <= v_fmti_tipo.DB_MAX_OUTPUT_PORT_TYPE
fmti_tipo[1] <= v_fmti_tipo.DB_MAX_OUTPUT_PORT_TYPE
fmti_tipo[2] <= v_fmti_tipo.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|decoder_A:dec_A
instr_A[0] => decoMem_A:MEMORIA_A.instr_A[0]
instr_A[0] => decoFMT_A:FMT_A.instr_A[0]
instr_A[0] => decoSec:SEC.instr_A[0]
instr_A[1] => decoMem_A:MEMORIA_A.instr_A[1]
instr_A[1] => decoFMT_A:FMT_A.instr_A[1]
instr_A[1] => decoSec:SEC.instr_A[1]
instr_A[2] => decoMem_A:MEMORIA_A.instr_A[2]
instr_A[2] => decoFMT_A:FMT_A.instr_A[2]
instr_A[2] => decoSec:SEC.instr_A[2]
instr_A[3] => decoMem_A:MEMORIA_A.instr_A[3]
instr_A[3] => decoFMT_A:FMT_A.instr_A[3]
instr_A[3] => decoSec:SEC.instr_A[3]
instr_A[4] => decoMem_A:MEMORIA_A.instr_A[4]
instr_A[4] => decoFMT_A:FMT_A.instr_A[4]
instr_A[4] => decoSec:SEC.instr_A[4]
instr_A[5] => decoMem_A:MEMORIA_A.instr_A[5]
instr_A[5] => decoFMT_A:FMT_A.instr_A[5]
instr_A[5] => decoSec:SEC.instr_A[5]
instr_A[6] => decoMem_A:MEMORIA_A.instr_A[6]
instr_A[6] => decoFMT_A:FMT_A.instr_A[6]
instr_A[6] => decoSec:SEC.instr_A[6]
instr_A[7] => decoMem_A:MEMORIA_A.instr_A[7]
instr_A[7] => decoFMT_A:FMT_A.instr_A[7]
instr_A[7] => decoSec:SEC.instr_A[7]
instr_A[8] => decoMem_A:MEMORIA_A.instr_A[8]
instr_A[8] => decoFMT_A:FMT_A.instr_A[8]
instr_A[8] => decoSec:SEC.instr_A[8]
instr_A[9] => decoMem_A:MEMORIA_A.instr_A[9]
instr_A[9] => decoFMT_A:FMT_A.instr_A[9]
instr_A[9] => decoSec:SEC.instr_A[9]
instr_A[10] => decoMem_A:MEMORIA_A.instr_A[10]
instr_A[10] => decoFMT_A:FMT_A.instr_A[10]
instr_A[10] => decoSec:SEC.instr_A[10]
instr_A[11] => decoMem_A:MEMORIA_A.instr_A[11]
instr_A[11] => decoFMT_A:FMT_A.instr_A[11]
instr_A[11] => decoSec:SEC.instr_A[11]
instr_A[12] => decoMem_A:MEMORIA_A.instr_A[12]
instr_A[12] => decoFMT_A:FMT_A.instr_A[12]
instr_A[12] => decoSec:SEC.instr_A[12]
instr_A[13] => decoMem_A:MEMORIA_A.instr_A[13]
instr_A[13] => decoFMT_A:FMT_A.instr_A[13]
instr_A[13] => decoSec:SEC.instr_A[13]
instr_A[14] => decoMem_A:MEMORIA_A.instr_A[14]
instr_A[14] => decoFMT_A:FMT_A.instr_A[14]
instr_A[14] => decoSec:SEC.instr_A[14]
instr_A[15] => decoMem_A:MEMORIA_A.instr_A[15]
instr_A[15] => decoFMT_A:FMT_A.instr_A[15]
instr_A[15] => decoSec:SEC.instr_A[15]
instr_A[16] => decoMem_A:MEMORIA_A.instr_A[16]
instr_A[16] => decoFMT_A:FMT_A.instr_A[16]
instr_A[16] => decoSec:SEC.instr_A[16]
instr_A[17] => decoMem_A:MEMORIA_A.instr_A[17]
instr_A[17] => decoFMT_A:FMT_A.instr_A[17]
instr_A[17] => decoSec:SEC.instr_A[17]
instr_A[18] => decoMem_A:MEMORIA_A.instr_A[18]
instr_A[18] => decoFMT_A:FMT_A.instr_A[18]
instr_A[18] => decoSec:SEC.instr_A[18]
instr_A[19] => decoMem_A:MEMORIA_A.instr_A[19]
instr_A[19] => decoFMT_A:FMT_A.instr_A[19]
instr_A[19] => decoSec:SEC.instr_A[19]
instr_A[20] => decoMem_A:MEMORIA_A.instr_A[20]
instr_A[20] => decoFMT_A:FMT_A.instr_A[20]
instr_A[20] => decoSec:SEC.instr_A[20]
instr_A[21] => decoMem_A:MEMORIA_A.instr_A[21]
instr_A[21] => decoFMT_A:FMT_A.instr_A[21]
instr_A[21] => decoSec:SEC.instr_A[21]
instr_A[22] => decoMem_A:MEMORIA_A.instr_A[22]
instr_A[22] => decoFMT_A:FMT_A.instr_A[22]
instr_A[22] => decoSec:SEC.instr_A[22]
instr_A[23] => decoMem_A:MEMORIA_A.instr_A[23]
instr_A[23] => decoFMT_A:FMT_A.instr_A[23]
instr_A[23] => decoSec:SEC.instr_A[23]
instr_A[24] => decoMem_A:MEMORIA_A.instr_A[24]
instr_A[24] => decoFMT_A:FMT_A.instr_A[24]
instr_A[24] => decoSec:SEC.instr_A[24]
instr_A[25] => decoMem_A:MEMORIA_A.instr_A[25]
instr_A[25] => decoFMT_A:FMT_A.instr_A[25]
instr_A[25] => decoSec:SEC.instr_A[25]
instr_A[26] => decoMem_A:MEMORIA_A.instr_A[26]
instr_A[26] => decoFMT_A:FMT_A.instr_A[26]
instr_A[26] => decoSec:SEC.instr_A[26]
instr_A[27] => decoMem_A:MEMORIA_A.instr_A[27]
instr_A[27] => decoFMT_A:FMT_A.instr_A[27]
instr_A[27] => decoSec:SEC.instr_A[27]
instr_A[28] => decoMem_A:MEMORIA_A.instr_A[28]
instr_A[28] => decoFMT_A:FMT_A.instr_A[28]
instr_A[28] => decoSec:SEC.instr_A[28]
instr_A[29] => decoMem_A:MEMORIA_A.instr_A[29]
instr_A[29] => decoFMT_A:FMT_A.instr_A[29]
instr_A[29] => decoSec:SEC.instr_A[29]
instr_A[30] => decoMem_A:MEMORIA_A.instr_A[30]
instr_A[30] => decoFMT_A:FMT_A.instr_A[30]
instr_A[30] => decoSec:SEC.instr_A[30]
instr_A[31] => decoMem_A:MEMORIA_A.instr_A[31]
instr_A[31] => decoFMT_A:FMT_A.instr_A[31]
instr_A[31] => decoSec:SEC.instr_A[31]
address_A[0] => decoMem_A:MEMORIA_A.address_A[0]
address_A[0] => decoFMT_A:FMT_A.address_A[0]
address_A[1] => decoMem_A:MEMORIA_A.address_A[1]
address_A[1] => decoFMT_A:FMT_A.address_A[1]
address_A[2] => decoMem_A:MEMORIA_A.address_A[2]
address_A[2] => decoFMT_A:FMT_A.address_A[2]
address_A[3] => decoMem_A:MEMORIA_A.address_A[3]
address_A[3] => decoFMT_A:FMT_A.address_A[3]
address_A[4] => decoMem_A:MEMORIA_A.address_A[4]
address_A[4] => decoFMT_A:FMT_A.address_A[4]
address_A[5] => decoMem_A:MEMORIA_A.address_A[5]
address_A[5] => decoFMT_A:FMT_A.address_A[5]
address_A[6] => decoMem_A:MEMORIA_A.address_A[6]
address_A[6] => decoFMT_A:FMT_A.address_A[6]
address_A[7] => decoMem_A:MEMORIA_A.address_A[7]
address_A[7] => decoFMT_A:FMT_A.address_A[7]
address_A[8] => decoMem_A:MEMORIA_A.address_A[8]
address_A[8] => decoFMT_A:FMT_A.address_A[8]
address_A[9] => decoMem_A:MEMORIA_A.address_A[9]
address_A[9] => decoFMT_A:FMT_A.address_A[9]
address_A[10] => decoMem_A:MEMORIA_A.address_A[10]
address_A[10] => decoFMT_A:FMT_A.address_A[10]
address_A[11] => decoMem_A:MEMORIA_A.address_A[11]
address_A[11] => decoFMT_A:FMT_A.address_A[11]
address_A[12] => decoMem_A:MEMORIA_A.address_A[12]
address_A[12] => decoFMT_A:FMT_A.address_A[12]
address_A[13] => decoMem_A:MEMORIA_A.address_A[13]
address_A[13] => decoFMT_A:FMT_A.address_A[13]
address_A[14] => decoMem_A:MEMORIA_A.address_A[14]
address_A[14] => decoFMT_A:FMT_A.address_A[14]
address_A[15] => decoMem_A:MEMORIA_A.address_A[15]
address_A[15] => decoFMT_A:FMT_A.address_A[15]
address_A[16] => decoMem_A:MEMORIA_A.address_A[16]
address_A[16] => decoFMT_A:FMT_A.address_A[16]
address_A[17] => decoMem_A:MEMORIA_A.address_A[17]
address_A[17] => decoFMT_A:FMT_A.address_A[17]
address_A[18] => decoMem_A:MEMORIA_A.address_A[18]
address_A[18] => decoFMT_A:FMT_A.address_A[18]
address_A[19] => decoMem_A:MEMORIA_A.address_A[19]
address_A[19] => decoFMT_A:FMT_A.address_A[19]
address_A[20] => decoMem_A:MEMORIA_A.address_A[20]
address_A[20] => decoFMT_A:FMT_A.address_A[20]
address_A[21] => decoMem_A:MEMORIA_A.address_A[21]
address_A[21] => decoFMT_A:FMT_A.address_A[21]
address_A[22] => decoMem_A:MEMORIA_A.address_A[22]
address_A[22] => decoFMT_A:FMT_A.address_A[22]
address_A[23] => decoMem_A:MEMORIA_A.address_A[23]
address_A[23] => decoFMT_A:FMT_A.address_A[23]
address_A[24] => decoMem_A:MEMORIA_A.address_A[24]
address_A[24] => decoFMT_A:FMT_A.address_A[24]
address_A[25] => decoMem_A:MEMORIA_A.address_A[25]
address_A[25] => decoFMT_A:FMT_A.address_A[25]
address_A[26] => decoMem_A:MEMORIA_A.address_A[26]
address_A[26] => decoFMT_A:FMT_A.address_A[26]
address_A[27] => decoMem_A:MEMORIA_A.address_A[27]
address_A[27] => decoFMT_A:FMT_A.address_A[27]
address_A[28] => decoMem_A:MEMORIA_A.address_A[28]
address_A[28] => decoFMT_A:FMT_A.address_A[28]
address_A[29] => decoMem_A:MEMORIA_A.address_A[29]
address_A[29] => decoFMT_A:FMT_A.address_A[29]
address_A[30] => decoMem_A:MEMORIA_A.address_A[30]
address_A[30] => decoFMT_A:FMT_A.address_A[30]
address_A[31] => decoMem_A:MEMORIA_A.address_A[31]
address_A[31] => decoFMT_A:FMT_A.address_A[31]
ig => decoSec:SEC.ig
me => decoSec:SEC.me
meu => decoSec:SEC.meu
msec_sel <= decoSec:SEC.msec_sel
fmte_tipo[0] <= decoFMT_A:FMT_A.fmte_tipo[0]
fmte_tipo[1] <= decoFMT_A:FMT_A.fmte_tipo[1]
fmtl_tipo[0] <= decoFMT_A:FMT_A.fmtl_tipo[0]
fmtl_tipo[1] <= decoFMT_A:FMT_A.fmtl_tipo[1]
fmtl_ext_sig[0] <= decoFMT_A:FMT_A.fmtl_ext_sig[0]
fmtl_ext_sig[1] <= decoFMT_A:FMT_A.fmtl_ext_sig[1]
fmtl_ext_sig[2] <= decoFMT_A:FMT_A.fmtl_ext_sig[2]
byteenable[0] <= decoMem_A:MEMORIA_A.byteenable[0]
byteenable[1] <= decoMem_A:MEMORIA_A.byteenable[1]
byteenable[2] <= decoMem_A:MEMORIA_A.byteenable[2]
byteenable[3] <= decoMem_A:MEMORIA_A.byteenable[3]
val_A => decoMem_A:MEMORIA_A.val_A
val_A => decoFMT_A:FMT_A.val_A
val_A => decoSec:SEC.val_A
secuenciamiento <= decoSec:SEC.secuenciamiento


|ensamblado_procesador|ensambladoUC:UC|decoder_A:dec_A|decoMem_A:MEMORIA_A
instr_A[0] => Mux8.IN134
instr_A[0] => Mux9.IN134
instr_A[0] => Mux10.IN134
instr_A[0] => Mux11.IN134
instr_A[1] => Mux8.IN133
instr_A[1] => Mux9.IN133
instr_A[1] => Mux10.IN133
instr_A[1] => Mux11.IN133
instr_A[2] => Mux8.IN132
instr_A[2] => Mux9.IN132
instr_A[2] => Mux10.IN132
instr_A[2] => Mux11.IN132
instr_A[3] => Mux8.IN131
instr_A[3] => Mux9.IN131
instr_A[3] => Mux10.IN131
instr_A[3] => Mux11.IN131
instr_A[4] => Mux8.IN130
instr_A[4] => Mux9.IN130
instr_A[4] => Mux10.IN130
instr_A[4] => Mux11.IN130
instr_A[5] => Mux8.IN129
instr_A[5] => Mux9.IN129
instr_A[5] => Mux10.IN129
instr_A[5] => Mux11.IN129
instr_A[6] => Mux8.IN128
instr_A[6] => Mux9.IN128
instr_A[6] => Mux10.IN128
instr_A[6] => Mux11.IN128
instr_A[7] => ~NO_FANOUT~
instr_A[8] => ~NO_FANOUT~
instr_A[9] => ~NO_FANOUT~
instr_A[10] => ~NO_FANOUT~
instr_A[11] => ~NO_FANOUT~
instr_A[12] => Mux4.IN9
instr_A[12] => Mux5.IN9
instr_A[12] => Mux6.IN10
instr_A[12] => Mux7.IN10
instr_A[13] => Mux4.IN8
instr_A[13] => Mux5.IN8
instr_A[13] => Mux6.IN9
instr_A[13] => Mux7.IN9
instr_A[14] => Mux4.IN7
instr_A[14] => Mux5.IN7
instr_A[14] => Mux6.IN8
instr_A[14] => Mux7.IN8
instr_A[15] => ~NO_FANOUT~
instr_A[16] => ~NO_FANOUT~
instr_A[17] => ~NO_FANOUT~
instr_A[18] => ~NO_FANOUT~
instr_A[19] => ~NO_FANOUT~
instr_A[20] => ~NO_FANOUT~
instr_A[21] => ~NO_FANOUT~
instr_A[22] => ~NO_FANOUT~
instr_A[23] => ~NO_FANOUT~
instr_A[24] => ~NO_FANOUT~
instr_A[25] => ~NO_FANOUT~
instr_A[26] => ~NO_FANOUT~
instr_A[27] => ~NO_FANOUT~
instr_A[28] => ~NO_FANOUT~
instr_A[29] => ~NO_FANOUT~
instr_A[30] => ~NO_FANOUT~
instr_A[31] => ~NO_FANOUT~
val_A => v_byteenable.OUTPUTSELECT
val_A => v_byteenable.OUTPUTSELECT
val_A => v_byteenable.OUTPUTSELECT
val_A => v_byteenable.OUTPUTSELECT
byteenable[0] <= v_byteenable.DB_MAX_OUTPUT_PORT_TYPE
byteenable[1] <= v_byteenable.DB_MAX_OUTPUT_PORT_TYPE
byteenable[2] <= v_byteenable.DB_MAX_OUTPUT_PORT_TYPE
byteenable[3] <= v_byteenable.DB_MAX_OUTPUT_PORT_TYPE
address_A[0] => Mux0.IN5
address_A[0] => Mux1.IN5
address_A[0] => Mux2.IN5
address_A[0] => Mux3.IN5
address_A[1] => Mux0.IN4
address_A[1] => Mux1.IN4
address_A[1] => Mux2.IN4
address_A[1] => Mux3.IN4
address_A[1] => Mux4.IN10
address_A[1] => Mux5.IN10
address_A[1] => Mux6.IN7
address_A[1] => Mux7.IN7
address_A[2] => ~NO_FANOUT~
address_A[3] => ~NO_FANOUT~
address_A[4] => ~NO_FANOUT~
address_A[5] => ~NO_FANOUT~
address_A[6] => ~NO_FANOUT~
address_A[7] => ~NO_FANOUT~
address_A[8] => ~NO_FANOUT~
address_A[9] => ~NO_FANOUT~
address_A[10] => ~NO_FANOUT~
address_A[11] => ~NO_FANOUT~
address_A[12] => ~NO_FANOUT~
address_A[13] => ~NO_FANOUT~
address_A[14] => ~NO_FANOUT~
address_A[15] => ~NO_FANOUT~
address_A[16] => ~NO_FANOUT~
address_A[17] => ~NO_FANOUT~
address_A[18] => ~NO_FANOUT~
address_A[19] => ~NO_FANOUT~
address_A[20] => ~NO_FANOUT~
address_A[21] => ~NO_FANOUT~
address_A[22] => ~NO_FANOUT~
address_A[23] => ~NO_FANOUT~
address_A[24] => ~NO_FANOUT~
address_A[25] => ~NO_FANOUT~
address_A[26] => ~NO_FANOUT~
address_A[27] => ~NO_FANOUT~
address_A[28] => ~NO_FANOUT~
address_A[29] => ~NO_FANOUT~
address_A[30] => ~NO_FANOUT~
address_A[31] => ~NO_FANOUT~


|ensamblado_procesador|ensambladoUC:UC|decoder_A:dec_A|decoFMT_A:FMT_A
instr_A[0] => Mux5.IN134
instr_A[0] => Mux6.IN134
instr_A[0] => Mux7.IN134
instr_A[0] => Mux8.IN134
instr_A[0] => Mux9.IN134
instr_A[0] => Mux10.IN134
instr_A[0] => Mux11.IN134
instr_A[1] => Mux5.IN133
instr_A[1] => Mux6.IN133
instr_A[1] => Mux7.IN133
instr_A[1] => Mux8.IN133
instr_A[1] => Mux9.IN133
instr_A[1] => Mux10.IN133
instr_A[1] => Mux11.IN133
instr_A[2] => Mux5.IN132
instr_A[2] => Mux6.IN132
instr_A[2] => Mux7.IN132
instr_A[2] => Mux8.IN132
instr_A[2] => Mux9.IN132
instr_A[2] => Mux10.IN132
instr_A[2] => Mux11.IN132
instr_A[3] => Mux5.IN131
instr_A[3] => Mux6.IN131
instr_A[3] => Mux7.IN131
instr_A[3] => Mux8.IN131
instr_A[3] => Mux9.IN131
instr_A[3] => Mux10.IN131
instr_A[3] => Mux11.IN131
instr_A[4] => Mux5.IN130
instr_A[4] => Mux6.IN130
instr_A[4] => Mux7.IN130
instr_A[4] => Mux8.IN130
instr_A[4] => Mux9.IN130
instr_A[4] => Mux10.IN130
instr_A[4] => Mux11.IN130
instr_A[5] => Mux5.IN129
instr_A[5] => Mux6.IN129
instr_A[5] => Mux7.IN129
instr_A[5] => Mux8.IN129
instr_A[5] => Mux9.IN129
instr_A[5] => Mux10.IN129
instr_A[5] => Mux11.IN129
instr_A[6] => Mux5.IN128
instr_A[6] => Mux6.IN128
instr_A[6] => Mux7.IN128
instr_A[6] => Mux8.IN128
instr_A[6] => Mux9.IN128
instr_A[6] => Mux10.IN128
instr_A[6] => Mux11.IN128
instr_A[7] => ~NO_FANOUT~
instr_A[8] => ~NO_FANOUT~
instr_A[9] => ~NO_FANOUT~
instr_A[10] => ~NO_FANOUT~
instr_A[11] => ~NO_FANOUT~
instr_A[12] => Mux0.IN4
instr_A[12] => Mux1.IN5
instr_A[12] => Mux2.IN5
instr_A[12] => Mux4.IN9
instr_A[12] => Equal0.IN2
instr_A[12] => Equal1.IN2
instr_A[13] => v_fmtl_tipo.OUTPUTSELECT
instr_A[13] => Mux0.IN3
instr_A[13] => Mux1.IN4
instr_A[13] => Mux2.IN4
instr_A[13] => Mux3.IN4
instr_A[13] => Mux4.IN8
instr_A[13] => Mux8.IN127
instr_A[13] => Equal0.IN1
instr_A[13] => Equal1.IN1
instr_A[14] => Mux3.IN3
instr_A[14] => Mux4.IN7
instr_A[14] => Equal0.IN0
instr_A[14] => Equal1.IN0
instr_A[15] => ~NO_FANOUT~
instr_A[16] => ~NO_FANOUT~
instr_A[17] => ~NO_FANOUT~
instr_A[18] => ~NO_FANOUT~
instr_A[19] => ~NO_FANOUT~
instr_A[20] => ~NO_FANOUT~
instr_A[21] => ~NO_FANOUT~
instr_A[22] => ~NO_FANOUT~
instr_A[23] => ~NO_FANOUT~
instr_A[24] => ~NO_FANOUT~
instr_A[25] => ~NO_FANOUT~
instr_A[26] => ~NO_FANOUT~
instr_A[27] => ~NO_FANOUT~
instr_A[28] => ~NO_FANOUT~
instr_A[29] => ~NO_FANOUT~
instr_A[30] => ~NO_FANOUT~
instr_A[31] => ~NO_FANOUT~
val_A => v_fmtl_tipo.OUTPUTSELECT
val_A => v_fmtl_tipo.OUTPUTSELECT
val_A => v_fmtl_ext_sig.OUTPUTSELECT
val_A => v_fmtl_ext_sig.OUTPUTSELECT
val_A => v_fmtl_ext_sig.OUTPUTSELECT
val_A => v_fmte_tipo.OUTPUTSELECT
val_A => v_fmte_tipo.OUTPUTSELECT
address_A[0] => Mux0.IN5
address_A[0] => Mux4.IN10
address_A[1] => v_fmtl_tipo.DATAA
address_A[1] => Mux3.IN5
address_A[2] => ~NO_FANOUT~
address_A[3] => ~NO_FANOUT~
address_A[4] => ~NO_FANOUT~
address_A[5] => ~NO_FANOUT~
address_A[6] => ~NO_FANOUT~
address_A[7] => ~NO_FANOUT~
address_A[8] => ~NO_FANOUT~
address_A[9] => ~NO_FANOUT~
address_A[10] => ~NO_FANOUT~
address_A[11] => ~NO_FANOUT~
address_A[12] => ~NO_FANOUT~
address_A[13] => ~NO_FANOUT~
address_A[14] => ~NO_FANOUT~
address_A[15] => ~NO_FANOUT~
address_A[16] => ~NO_FANOUT~
address_A[17] => ~NO_FANOUT~
address_A[18] => ~NO_FANOUT~
address_A[19] => ~NO_FANOUT~
address_A[20] => ~NO_FANOUT~
address_A[21] => ~NO_FANOUT~
address_A[22] => ~NO_FANOUT~
address_A[23] => ~NO_FANOUT~
address_A[24] => ~NO_FANOUT~
address_A[25] => ~NO_FANOUT~
address_A[26] => ~NO_FANOUT~
address_A[27] => ~NO_FANOUT~
address_A[28] => ~NO_FANOUT~
address_A[29] => ~NO_FANOUT~
address_A[30] => ~NO_FANOUT~
address_A[31] => ~NO_FANOUT~
fmte_tipo[0] <= v_fmte_tipo.DB_MAX_OUTPUT_PORT_TYPE
fmte_tipo[1] <= v_fmte_tipo.DB_MAX_OUTPUT_PORT_TYPE
fmtl_tipo[0] <= v_fmtl_tipo.DB_MAX_OUTPUT_PORT_TYPE
fmtl_tipo[1] <= v_fmtl_tipo.DB_MAX_OUTPUT_PORT_TYPE
fmtl_ext_sig[0] <= v_fmtl_ext_sig.DB_MAX_OUTPUT_PORT_TYPE
fmtl_ext_sig[1] <= v_fmtl_ext_sig.DB_MAX_OUTPUT_PORT_TYPE
fmtl_ext_sig[2] <= v_fmtl_ext_sig.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|decoder_A:dec_A|decoSec:SEC
instr_A[0] => Mux1.IN134
instr_A[1] => Mux1.IN133
instr_A[2] => Mux1.IN132
instr_A[3] => Mux1.IN131
instr_A[4] => Mux1.IN130
instr_A[5] => Mux1.IN129
instr_A[6] => Mux1.IN128
instr_A[7] => ~NO_FANOUT~
instr_A[8] => ~NO_FANOUT~
instr_A[9] => ~NO_FANOUT~
instr_A[10] => ~NO_FANOUT~
instr_A[11] => ~NO_FANOUT~
instr_A[12] => Mux0.IN7
instr_A[13] => Mux0.IN6
instr_A[14] => Mux0.IN5
instr_A[15] => ~NO_FANOUT~
instr_A[16] => ~NO_FANOUT~
instr_A[17] => ~NO_FANOUT~
instr_A[18] => ~NO_FANOUT~
instr_A[19] => ~NO_FANOUT~
instr_A[20] => ~NO_FANOUT~
instr_A[21] => ~NO_FANOUT~
instr_A[22] => ~NO_FANOUT~
instr_A[23] => ~NO_FANOUT~
instr_A[24] => ~NO_FANOUT~
instr_A[25] => ~NO_FANOUT~
instr_A[26] => ~NO_FANOUT~
instr_A[27] => ~NO_FANOUT~
instr_A[28] => ~NO_FANOUT~
instr_A[29] => ~NO_FANOUT~
instr_A[30] => ~NO_FANOUT~
instr_A[31] => ~NO_FANOUT~
val_A => v_msec_sel.OUTPUTSELECT
val_A => v_secuenciamiento.OUTPUTSELECT
ig => Mux0.IN8
ig => Mux0.IN2
me => Mux0.IN9
me => Mux0.IN3
meu => Mux0.IN10
meu => Mux0.IN4
msec_sel <= v_msec_sel.DB_MAX_OUTPUT_PORT_TYPE
secuenciamiento <= v_secuenciamiento.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|bloqueo_CP:bloqCP
valido => memoria_ocupada.IN0
waitrequest => memoria_ocupada.IN1
memoria_ocupada <= memoria_ocupada.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|bloqueo_A:bloqA
valido => acceso.IN1
write => acceso.IN0
read => acceso.IN1
waitrequest => memoria_ocupada.IN1
waitrequest => inyec_M.IN1
memoria_ocupada <= memoria_ocupada.DB_MAX_OUTPUT_PORT_TYPE
inyec_M <= inyec_M.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|bloqueo_M:bloqM
readvalid => load_en_curso.IN1
readvalid => inyec_F.IN1
readvalid => anula_pet_M.IN1
valido => load_en_curso.IN0
write => ~NO_FANOUT~
read => load_en_curso.IN1
load_en_curso <= load_en_curso.DB_MAX_OUTPUT_PORT_TYPE
inyec_F <= inyec_F.DB_MAX_OUTPUT_PORT_TYPE
anula_pet_M <= anula_pet_M.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|riesgo_datos:riesgDatos
IDL1_DL[0] => Equal0.IN4
IDL1_DL[0] => Equal2.IN4
IDL1_DL[0] => Equal4.IN4
IDL1_DL[1] => Equal0.IN3
IDL1_DL[1] => Equal2.IN3
IDL1_DL[1] => Equal4.IN3
IDL1_DL[2] => Equal0.IN2
IDL1_DL[2] => Equal2.IN2
IDL1_DL[2] => Equal4.IN2
IDL1_DL[3] => Equal0.IN1
IDL1_DL[3] => Equal2.IN1
IDL1_DL[3] => Equal4.IN1
IDL1_DL[4] => Equal0.IN0
IDL1_DL[4] => Equal2.IN0
IDL1_DL[4] => Equal4.IN0
IDL2_DL[0] => Equal1.IN4
IDL2_DL[0] => Equal3.IN4
IDL2_DL[0] => Equal5.IN4
IDL2_DL[1] => Equal1.IN3
IDL2_DL[1] => Equal3.IN3
IDL2_DL[1] => Equal5.IN3
IDL2_DL[2] => Equal1.IN2
IDL2_DL[2] => Equal3.IN2
IDL2_DL[2] => Equal5.IN2
IDL2_DL[3] => Equal1.IN1
IDL2_DL[3] => Equal3.IN1
IDL2_DL[3] => Equal5.IN1
IDL2_DL[4] => Equal1.IN0
IDL2_DL[4] => Equal3.IN0
IDL2_DL[4] => Equal5.IN0
IDE_A[0] => Equal0.IN9
IDE_A[0] => Equal1.IN9
IDE_A[1] => Equal0.IN8
IDE_A[1] => Equal1.IN8
IDE_A[2] => Equal0.IN7
IDE_A[2] => Equal1.IN7
IDE_A[3] => Equal0.IN6
IDE_A[3] => Equal1.IN6
IDE_A[4] => Equal0.IN5
IDE_A[4] => Equal1.IN5
IDE_M[0] => Equal2.IN9
IDE_M[0] => Equal3.IN9
IDE_M[1] => Equal2.IN8
IDE_M[1] => Equal3.IN8
IDE_M[2] => Equal2.IN7
IDE_M[2] => Equal3.IN7
IDE_M[3] => Equal2.IN6
IDE_M[3] => Equal3.IN6
IDE_M[4] => Equal2.IN5
IDE_M[4] => Equal3.IN5
IDE_F[0] => Equal4.IN9
IDE_F[0] => Equal5.IN9
IDE_F[1] => Equal4.IN8
IDE_F[1] => Equal5.IN8
IDE_F[2] => Equal4.IN7
IDE_F[2] => Equal5.IN7
IDE_F[3] => Equal4.IN6
IDE_F[3] => Equal5.IN6
IDE_F[4] => Equal4.IN5
IDE_F[4] => Equal5.IN5
IDE_ES[0] => ~NO_FANOUT~
IDE_ES[1] => ~NO_FANOUT~
IDE_ES[2] => ~NO_FANOUT~
IDE_ES[3] => ~NO_FANOUT~
IDE_ES[4] => ~NO_FANOUT~
val_IDL1 => ig_A.IN1
val_IDL1 => ig_M.IN1
val_IDL1 => ig_F.IN1
val_IDL2 => ig_A.IN1
val_IDL2 => ig_M.IN1
val_IDL2 => ig_F.IN1
PBR_A => ig_IDL1_A.IN1
PBR_A => ig_IDL2_A.IN1
PBR_M => ig_IDL1_M.IN1
PBR_M => ig_IDL2_M.IN1
PBR_F => ig_IDL1_F.IN1
PBR_F => ig_IDL2_F.IN1
PBR_ES => ~NO_FANOUT~
bloq_etapa_DL <= bloq_etapa_DL.DB_MAX_OUTPUT_PORT_TYPE
inyec_A <= inyec_A.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUC:UC|LIB:LIBloq
bloq_etapa_CP => bloq_CP.DATAIN
bloq_etapa_DL => s_bloq_DL.IN1
bloq_etapa_A => s_bloq_A.IN1
bloq_etapa_M => s_bloq_M.IN0
bloq_CP <= bloq_etapa_CP.DB_MAX_OUTPUT_PORT_TYPE
bloq_DL <= s_bloq_DL.DB_MAX_OUTPUT_PORT_TYPE
bloq_A <= s_bloq_A.DB_MAX_OUTPUT_PORT_TYPE
bloq_M <= s_bloq_M.DB_MAX_OUTPUT_PORT_TYPE
val_DL => s_bloq_DL.IN1
val_A => s_bloq_A.IN1
val_M => s_bloq_M.IN1


|ensamblado_procesador|ensambladoUP:UP
reloj => etapaCP:eCP.reloj
reloj => etapaB:eB.reloj
reloj => etapaDL:eDL.reloj
reloj => etapaA:eA.reloj
reloj => etapaM:eM.reloj
reloj => etapaF:eF.reloj
Pcero => etapaCP:eCP.Pcero
Pcero => etapaB:eB.Pcero
Pcero => etapaDL:eDL.Pcero
Pcero => etapaA:eA.Pcero
Pcero => etapaM:eM.Pcero
Pcero => etapaF:eF.Pcero
instr_DL[0] <= etapaDL:eDL.instr_s[0]
instr_DL[1] <= etapaDL:eDL.instr_s[1]
instr_DL[2] <= etapaDL:eDL.instr_s[2]
instr_DL[3] <= etapaDL:eDL.instr_s[3]
instr_DL[4] <= etapaDL:eDL.instr_s[4]
instr_DL[5] <= etapaDL:eDL.instr_s[5]
instr_DL[6] <= etapaDL:eDL.instr_s[6]
instr_DL[7] <= etapaDL:eDL.instr_s[7]
instr_DL[8] <= etapaDL:eDL.instr_s[8]
instr_DL[9] <= etapaDL:eDL.instr_s[9]
instr_DL[10] <= etapaDL:eDL.instr_s[10]
instr_DL[11] <= etapaDL:eDL.instr_s[11]
instr_DL[12] <= etapaDL:eDL.instr_s[12]
instr_DL[13] <= etapaDL:eDL.instr_s[13]
instr_DL[14] <= etapaDL:eDL.instr_s[14]
instr_DL[15] <= etapaDL:eDL.instr_s[15]
instr_DL[16] <= etapaDL:eDL.instr_s[16]
instr_DL[17] <= etapaDL:eDL.instr_s[17]
instr_DL[18] <= etapaDL:eDL.instr_s[18]
instr_DL[19] <= etapaDL:eDL.instr_s[19]
instr_DL[20] <= etapaDL:eDL.instr_s[20]
instr_DL[21] <= etapaDL:eDL.instr_s[21]
instr_DL[22] <= etapaDL:eDL.instr_s[22]
instr_DL[23] <= etapaDL:eDL.instr_s[23]
instr_DL[24] <= etapaDL:eDL.instr_s[24]
instr_DL[25] <= etapaDL:eDL.instr_s[25]
instr_DL[26] <= etapaDL:eDL.instr_s[26]
instr_DL[27] <= etapaDL:eDL.instr_s[27]
instr_DL[28] <= etapaDL:eDL.instr_s[28]
instr_DL[29] <= etapaDL:eDL.instr_s[29]
instr_DL[30] <= etapaDL:eDL.instr_s[30]
instr_DL[31] <= etapaDL:eDL.instr_s[31]
ig <= etapaA:eA.ig
me <= etapaA:eA.me
meu <= etapaA:eA.meu
bit_0 => etapaA:eA.bit_0
opALU[0] => etapaA:eA.opALU[0]
opALU[1] => etapaA:eA.opALU[1]
opALU[2] => etapaA:eA.opALU[2]
opALU[3] => etapaA:eA.opALU[3]
opALU[4] => etapaA:eA.opALU[4]
alu_s[0] <= etapaA:eA.alu_s[0]
alu_s[1] <= etapaA:eA.alu_s[1]
alu_s[2] <= etapaA:eA.alu_s[2]
alu_s[3] <= etapaA:eA.alu_s[3]
alu_s[4] <= etapaA:eA.alu_s[4]
alu_s[5] <= etapaA:eA.alu_s[5]
alu_s[6] <= etapaA:eA.alu_s[6]
alu_s[7] <= etapaA:eA.alu_s[7]
alu_s[8] <= etapaA:eA.alu_s[8]
alu_s[9] <= etapaA:eA.alu_s[9]
alu_s[10] <= etapaA:eA.alu_s[10]
alu_s[11] <= etapaA:eA.alu_s[11]
alu_s[12] <= etapaA:eA.alu_s[12]
alu_s[13] <= etapaA:eA.alu_s[13]
alu_s[14] <= etapaA:eA.alu_s[14]
alu_s[15] <= etapaA:eA.alu_s[15]
alu_s[16] <= etapaA:eA.alu_s[16]
alu_s[17] <= etapaA:eA.alu_s[17]
alu_s[18] <= etapaA:eA.alu_s[18]
alu_s[19] <= etapaA:eA.alu_s[19]
alu_s[20] <= etapaA:eA.alu_s[20]
alu_s[21] <= etapaA:eA.alu_s[21]
alu_s[22] <= etapaA:eA.alu_s[22]
alu_s[23] <= etapaA:eA.alu_s[23]
alu_s[24] <= etapaA:eA.alu_s[24]
alu_s[25] <= etapaA:eA.alu_s[25]
alu_s[26] <= etapaA:eA.alu_s[26]
alu_s[27] <= etapaA:eA.alu_s[27]
alu_s[28] <= etapaA:eA.alu_s[28]
alu_s[29] <= etapaA:eA.alu_s[29]
alu_s[30] <= etapaA:eA.alu_s[30]
alu_s[31] <= etapaA:eA.alu_s[31]
IDL1_DL[0] <= etapaDL:eDL.IDL1_s[0]
IDL1_DL[1] <= etapaDL:eDL.IDL1_s[1]
IDL1_DL[2] <= etapaDL:eDL.IDL1_s[2]
IDL1_DL[3] <= etapaDL:eDL.IDL1_s[3]
IDL1_DL[4] <= etapaDL:eDL.IDL1_s[4]
IDL2_DL[0] <= etapaDL:eDL.IDL2_s[0]
IDL2_DL[1] <= etapaDL:eDL.IDL2_s[1]
IDL2_DL[2] <= etapaDL:eDL.IDL2_s[2]
IDL2_DL[3] <= etapaDL:eDL.IDL2_s[3]
IDL2_DL[4] <= etapaDL:eDL.IDL2_s[4]
IDE_DL[0] <= etapaDL:eDL.IDE_s[0]
IDE_DL[1] <= etapaDL:eDL.IDE_s[1]
IDE_DL[2] <= etapaDL:eDL.IDE_s[2]
IDE_DL[3] <= etapaDL:eDL.IDE_s[3]
IDE_DL[4] <= etapaDL:eDL.IDE_s[4]
IDE_F[0] => etapaDL:eDL.IDE_e[0]
IDE_F[1] => etapaDL:eDL.IDE_e[1]
IDE_F[2] => etapaDL:eDL.IDE_e[2]
IDE_F[3] => etapaDL:eDL.IDE_e[3]
IDE_F[4] => etapaDL:eDL.IDE_e[4]
PBR => etapaDL:eDL.PBR
msec_sel => etapaCP:eCP.msec_sel
mLa_sel => etapaA:eA.mLa_sel
mLb_sel => etapaA:eA.mLb_sel
mEBR_sel[0] => etapaF:eF.mEBR_sel[0]
mEBR_sel[1] => etapaF:eF.mEBR_sel[1]
fmti_tipo[0] => etapaDL:eDL.fmti_tipo[0]
fmti_tipo[1] => etapaDL:eDL.fmti_tipo[1]
fmti_tipo[2] => etapaDL:eDL.fmti_tipo[2]
fmte_tipo[0] => etapaA:eA.fmte_tipo[0]
fmte_tipo[1] => etapaA:eA.fmte_tipo[1]
fmtl_tipo[0] => etapaF:eF.fmtl_tipo[0]
fmtl_tipo[1] => etapaF:eF.fmtl_tipo[1]
fmtl_ext_sig[0] => etapaF:eF.fmtl_ext_sig[0]
fmtl_ext_sig[1] => etapaF:eF.fmtl_ext_sig[1]
fmtl_ext_sig[2] => etapaF:eF.fmtl_ext_sig[2]
writedata_M[0] <= etapaM:eM.writedata_M[0]
writedata_M[1] <= etapaM:eM.writedata_M[1]
writedata_M[2] <= etapaM:eM.writedata_M[2]
writedata_M[3] <= etapaM:eM.writedata_M[3]
writedata_M[4] <= etapaM:eM.writedata_M[4]
writedata_M[5] <= etapaM:eM.writedata_M[5]
writedata_M[6] <= etapaM:eM.writedata_M[6]
writedata_M[7] <= etapaM:eM.writedata_M[7]
writedata_M[8] <= etapaM:eM.writedata_M[8]
writedata_M[9] <= etapaM:eM.writedata_M[9]
writedata_M[10] <= etapaM:eM.writedata_M[10]
writedata_M[11] <= etapaM:eM.writedata_M[11]
writedata_M[12] <= etapaM:eM.writedata_M[12]
writedata_M[13] <= etapaM:eM.writedata_M[13]
writedata_M[14] <= etapaM:eM.writedata_M[14]
writedata_M[15] <= etapaM:eM.writedata_M[15]
writedata_M[16] <= etapaM:eM.writedata_M[16]
writedata_M[17] <= etapaM:eM.writedata_M[17]
writedata_M[18] <= etapaM:eM.writedata_M[18]
writedata_M[19] <= etapaM:eM.writedata_M[19]
writedata_M[20] <= etapaM:eM.writedata_M[20]
writedata_M[21] <= etapaM:eM.writedata_M[21]
writedata_M[22] <= etapaM:eM.writedata_M[22]
writedata_M[23] <= etapaM:eM.writedata_M[23]
writedata_M[24] <= etapaM:eM.writedata_M[24]
writedata_M[25] <= etapaM:eM.writedata_M[25]
writedata_M[26] <= etapaM:eM.writedata_M[26]
writedata_M[27] <= etapaM:eM.writedata_M[27]
writedata_M[28] <= etapaM:eM.writedata_M[28]
writedata_M[29] <= etapaM:eM.writedata_M[29]
writedata_M[30] <= etapaM:eM.writedata_M[30]
writedata_M[31] <= etapaM:eM.writedata_M[31]
readdata_B[0] => etapaB:eB.readdata_B[0]
readdata_B[1] => etapaB:eB.readdata_B[1]
readdata_B[2] => etapaB:eB.readdata_B[2]
readdata_B[3] => etapaB:eB.readdata_B[3]
readdata_B[4] => etapaB:eB.readdata_B[4]
readdata_B[5] => etapaB:eB.readdata_B[5]
readdata_B[6] => etapaB:eB.readdata_B[6]
readdata_B[7] => etapaB:eB.readdata_B[7]
readdata_B[8] => etapaB:eB.readdata_B[8]
readdata_B[9] => etapaB:eB.readdata_B[9]
readdata_B[10] => etapaB:eB.readdata_B[10]
readdata_B[11] => etapaB:eB.readdata_B[11]
readdata_B[12] => etapaB:eB.readdata_B[12]
readdata_B[13] => etapaB:eB.readdata_B[13]
readdata_B[14] => etapaB:eB.readdata_B[14]
readdata_B[15] => etapaB:eB.readdata_B[15]
readdata_B[16] => etapaB:eB.readdata_B[16]
readdata_B[17] => etapaB:eB.readdata_B[17]
readdata_B[18] => etapaB:eB.readdata_B[18]
readdata_B[19] => etapaB:eB.readdata_B[19]
readdata_B[20] => etapaB:eB.readdata_B[20]
readdata_B[21] => etapaB:eB.readdata_B[21]
readdata_B[22] => etapaB:eB.readdata_B[22]
readdata_B[23] => etapaB:eB.readdata_B[23]
readdata_B[24] => etapaB:eB.readdata_B[24]
readdata_B[25] => etapaB:eB.readdata_B[25]
readdata_B[26] => etapaB:eB.readdata_B[26]
readdata_B[27] => etapaB:eB.readdata_B[27]
readdata_B[28] => etapaB:eB.readdata_B[28]
readdata_B[29] => etapaB:eB.readdata_B[29]
readdata_B[30] => etapaB:eB.readdata_B[30]
readdata_B[31] => etapaB:eB.readdata_B[31]
readdata_M[0] => etapaM:eM.readdata_M[0]
readdata_M[1] => etapaM:eM.readdata_M[1]
readdata_M[2] => etapaM:eM.readdata_M[2]
readdata_M[3] => etapaM:eM.readdata_M[3]
readdata_M[4] => etapaM:eM.readdata_M[4]
readdata_M[5] => etapaM:eM.readdata_M[5]
readdata_M[6] => etapaM:eM.readdata_M[6]
readdata_M[7] => etapaM:eM.readdata_M[7]
readdata_M[8] => etapaM:eM.readdata_M[8]
readdata_M[9] => etapaM:eM.readdata_M[9]
readdata_M[10] => etapaM:eM.readdata_M[10]
readdata_M[11] => etapaM:eM.readdata_M[11]
readdata_M[12] => etapaM:eM.readdata_M[12]
readdata_M[13] => etapaM:eM.readdata_M[13]
readdata_M[14] => etapaM:eM.readdata_M[14]
readdata_M[15] => etapaM:eM.readdata_M[15]
readdata_M[16] => etapaM:eM.readdata_M[16]
readdata_M[17] => etapaM:eM.readdata_M[17]
readdata_M[18] => etapaM:eM.readdata_M[18]
readdata_M[19] => etapaM:eM.readdata_M[19]
readdata_M[20] => etapaM:eM.readdata_M[20]
readdata_M[21] => etapaM:eM.readdata_M[21]
readdata_M[22] => etapaM:eM.readdata_M[22]
readdata_M[23] => etapaM:eM.readdata_M[23]
readdata_M[24] => etapaM:eM.readdata_M[24]
readdata_M[25] => etapaM:eM.readdata_M[25]
readdata_M[26] => etapaM:eM.readdata_M[26]
readdata_M[27] => etapaM:eM.readdata_M[27]
readdata_M[28] => etapaM:eM.readdata_M[28]
readdata_M[29] => etapaM:eM.readdata_M[29]
readdata_M[30] => etapaM:eM.readdata_M[30]
readdata_M[31] => etapaM:eM.readdata_M[31]
address_B[0] <= etapaCP:eCP.address_B[0]
address_B[1] <= etapaCP:eCP.address_B[1]
address_B[2] <= etapaCP:eCP.address_B[2]
address_B[3] <= etapaCP:eCP.address_B[3]
address_B[4] <= etapaCP:eCP.address_B[4]
address_B[5] <= etapaCP:eCP.address_B[5]
address_B[6] <= etapaCP:eCP.address_B[6]
address_B[7] <= etapaCP:eCP.address_B[7]
address_B[8] <= etapaCP:eCP.address_B[8]
address_B[9] <= etapaCP:eCP.address_B[9]
address_B[10] <= etapaCP:eCP.address_B[10]
address_B[11] <= etapaCP:eCP.address_B[11]
address_B[12] <= etapaCP:eCP.address_B[12]
address_B[13] <= etapaCP:eCP.address_B[13]
address_B[14] <= etapaCP:eCP.address_B[14]
address_B[15] <= etapaCP:eCP.address_B[15]
address_B[16] <= etapaCP:eCP.address_B[16]
address_B[17] <= etapaCP:eCP.address_B[17]
address_B[18] <= etapaCP:eCP.address_B[18]
address_B[19] <= etapaCP:eCP.address_B[19]
address_B[20] <= etapaCP:eCP.address_B[20]
address_B[21] <= etapaCP:eCP.address_B[21]
address_B[22] <= etapaCP:eCP.address_B[22]
address_B[23] <= etapaCP:eCP.address_B[23]
address_B[24] <= etapaCP:eCP.address_B[24]
address_B[25] <= etapaCP:eCP.address_B[25]
address_B[26] <= etapaCP:eCP.address_B[26]
address_B[27] <= etapaCP:eCP.address_B[27]
address_B[28] <= etapaCP:eCP.address_B[28]
address_B[29] <= etapaCP:eCP.address_B[29]
address_B[30] <= etapaCP:eCP.address_B[30]
address_B[31] <= etapaCP:eCP.address_B[31]
address_M[0] <= etapaA:eA.alu_s[0]
address_M[1] <= etapaA:eA.alu_s[1]
address_M[2] <= etapaA:eA.alu_s[2]
address_M[3] <= etapaA:eA.alu_s[3]
address_M[4] <= etapaA:eA.alu_s[4]
address_M[5] <= etapaA:eA.alu_s[5]
address_M[6] <= etapaA:eA.alu_s[6]
address_M[7] <= etapaA:eA.alu_s[7]
address_M[8] <= etapaA:eA.alu_s[8]
address_M[9] <= etapaA:eA.alu_s[9]
address_M[10] <= etapaA:eA.alu_s[10]
address_M[11] <= etapaA:eA.alu_s[11]
address_M[12] <= etapaA:eA.alu_s[12]
address_M[13] <= etapaA:eA.alu_s[13]
address_M[14] <= etapaA:eA.alu_s[14]
address_M[15] <= etapaA:eA.alu_s[15]
address_M[16] <= etapaA:eA.alu_s[16]
address_M[17] <= etapaA:eA.alu_s[17]
address_M[18] <= etapaA:eA.alu_s[18]
address_M[19] <= etapaA:eA.alu_s[19]
address_M[20] <= etapaA:eA.alu_s[20]
address_M[21] <= etapaA:eA.alu_s[21]
address_M[22] <= etapaA:eA.alu_s[22]
address_M[23] <= etapaA:eA.alu_s[23]
address_M[24] <= etapaA:eA.alu_s[24]
address_M[25] <= etapaA:eA.alu_s[25]
address_M[26] <= etapaA:eA.alu_s[26]
address_M[27] <= etapaA:eA.alu_s[27]
address_M[28] <= etapaA:eA.alu_s[28]
address_M[29] <= etapaA:eA.alu_s[29]
address_M[30] <= etapaA:eA.alu_s[30]
address_M[31] <= etapaA:eA.alu_s[31]
read_B => etapaB:eB.read_B
waitrequest_B => etapaB:eB.waitrequest_B
readvalid_B => etapaB:eB.readvalid_B
bloq_CP => etapaCP:eCP.bloq_CP
bloq_DL => etapaB:eB.bloq_DL
bloq_DL => etapaDL:eDL.bloq_DL
bloq_A => etapaA:eA.bloq_A
bloq_M => etapaM:eM.bloq_M
inyec_DL => etapaDL:eDL.inyec_DL
inyec_A => etapaA:eA.inyec_A
val_buff <= etapaB:eB.val_buff
fifo_llena <= etapaB:eB.fifo_llena
secuenciamiento => etapaB:eB.vaciado_fifo


|ensamblado_procesador|ensambladoUP:UP|etapaCP:eCP
reloj => reg32pe:RCP.reloj
reloj => \estado:v_mCP_estado.CLK
Pcero => v_mCP_estado.OUTPUTSELECT
Pcero => RCP_pe.IN1
Pcero => mux2_32:mreset.SEL
CPsec[0] => mux2_32:msec.d1[0]
CPsec[1] => mux2_32:msec.d1[1]
CPsec[2] => mux2_32:msec.d1[2]
CPsec[3] => mux2_32:msec.d1[3]
CPsec[4] => mux2_32:msec.d1[4]
CPsec[5] => mux2_32:msec.d1[5]
CPsec[6] => mux2_32:msec.d1[6]
CPsec[7] => mux2_32:msec.d1[7]
CPsec[8] => mux2_32:msec.d1[8]
CPsec[9] => mux2_32:msec.d1[9]
CPsec[10] => mux2_32:msec.d1[10]
CPsec[11] => mux2_32:msec.d1[11]
CPsec[12] => mux2_32:msec.d1[12]
CPsec[13] => mux2_32:msec.d1[13]
CPsec[14] => mux2_32:msec.d1[14]
CPsec[15] => mux2_32:msec.d1[15]
CPsec[16] => mux2_32:msec.d1[16]
CPsec[17] => mux2_32:msec.d1[17]
CPsec[18] => mux2_32:msec.d1[18]
CPsec[19] => mux2_32:msec.d1[19]
CPsec[20] => mux2_32:msec.d1[20]
CPsec[21] => mux2_32:msec.d1[21]
CPsec[22] => mux2_32:msec.d1[22]
CPsec[23] => mux2_32:msec.d1[23]
CPsec[24] => mux2_32:msec.d1[24]
CPsec[25] => mux2_32:msec.d1[25]
CPsec[26] => mux2_32:msec.d1[26]
CPsec[27] => mux2_32:msec.d1[27]
CPsec[28] => mux2_32:msec.d1[28]
CPsec[29] => mux2_32:msec.d1[29]
CPsec[30] => mux2_32:msec.d1[30]
CPsec[31] => mux2_32:msec.d1[31]
msec_sel => v_mCP_estado.OUTPUTSELECT
msec_sel => RCP_pe.IN0
msec_sel => mux2_32:msec.SEL
bloq_CP => v_mCP_estado.OUTPUTSELECT
bloq_CP => RCP_pe.IN1
CP_s[0] <= mux2_32:mCPsel.s[0]
CP_s[1] <= mux2_32:mCPsel.s[1]
CP_s[2] <= mux2_32:mCPsel.s[2]
CP_s[3] <= mux2_32:mCPsel.s[3]
CP_s[4] <= mux2_32:mCPsel.s[4]
CP_s[5] <= mux2_32:mCPsel.s[5]
CP_s[6] <= mux2_32:mCPsel.s[6]
CP_s[7] <= mux2_32:mCPsel.s[7]
CP_s[8] <= mux2_32:mCPsel.s[8]
CP_s[9] <= mux2_32:mCPsel.s[9]
CP_s[10] <= mux2_32:mCPsel.s[10]
CP_s[11] <= mux2_32:mCPsel.s[11]
CP_s[12] <= mux2_32:mCPsel.s[12]
CP_s[13] <= mux2_32:mCPsel.s[13]
CP_s[14] <= mux2_32:mCPsel.s[14]
CP_s[15] <= mux2_32:mCPsel.s[15]
CP_s[16] <= mux2_32:mCPsel.s[16]
CP_s[17] <= mux2_32:mCPsel.s[17]
CP_s[18] <= mux2_32:mCPsel.s[18]
CP_s[19] <= mux2_32:mCPsel.s[19]
CP_s[20] <= mux2_32:mCPsel.s[20]
CP_s[21] <= mux2_32:mCPsel.s[21]
CP_s[22] <= mux2_32:mCPsel.s[22]
CP_s[23] <= mux2_32:mCPsel.s[23]
CP_s[24] <= mux2_32:mCPsel.s[24]
CP_s[25] <= mux2_32:mCPsel.s[25]
CP_s[26] <= mux2_32:mCPsel.s[26]
CP_s[27] <= mux2_32:mCPsel.s[27]
CP_s[28] <= mux2_32:mCPsel.s[28]
CP_s[29] <= mux2_32:mCPsel.s[29]
CP_s[30] <= mux2_32:mCPsel.s[30]
CP_s[31] <= mux2_32:mCPsel.s[31]
address_B[0] <= mux2_32:mCPsel.s[0]
address_B[1] <= mux2_32:mCPsel.s[1]
address_B[2] <= mux2_32:mCPsel.s[2]
address_B[3] <= mux2_32:mCPsel.s[3]
address_B[4] <= mux2_32:mCPsel.s[4]
address_B[5] <= mux2_32:mCPsel.s[5]
address_B[6] <= mux2_32:mCPsel.s[6]
address_B[7] <= mux2_32:mCPsel.s[7]
address_B[8] <= mux2_32:mCPsel.s[8]
address_B[9] <= mux2_32:mCPsel.s[9]
address_B[10] <= mux2_32:mCPsel.s[10]
address_B[11] <= mux2_32:mCPsel.s[11]
address_B[12] <= mux2_32:mCPsel.s[12]
address_B[13] <= mux2_32:mCPsel.s[13]
address_B[14] <= mux2_32:mCPsel.s[14]
address_B[15] <= mux2_32:mCPsel.s[15]
address_B[16] <= mux2_32:mCPsel.s[16]
address_B[17] <= mux2_32:mCPsel.s[17]
address_B[18] <= mux2_32:mCPsel.s[18]
address_B[19] <= mux2_32:mCPsel.s[19]
address_B[20] <= mux2_32:mCPsel.s[20]
address_B[21] <= mux2_32:mCPsel.s[21]
address_B[22] <= mux2_32:mCPsel.s[22]
address_B[23] <= mux2_32:mCPsel.s[23]
address_B[24] <= mux2_32:mCPsel.s[24]
address_B[25] <= mux2_32:mCPsel.s[25]
address_B[26] <= mux2_32:mCPsel.s[26]
address_B[27] <= mux2_32:mCPsel.s[27]
address_B[28] <= mux2_32:mCPsel.s[28]
address_B[29] <= mux2_32:mCPsel.s[29]
address_B[30] <= mux2_32:mCPsel.s[30]
address_B[31] <= mux2_32:mCPsel.s[31]


|ensamblado_procesador|ensambladoUP:UP|etapaCP:eCP|reg32pe:RCP
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
reloj => s[5]~reg0.CLK
reloj => s[6]~reg0.CLK
reloj => s[7]~reg0.CLK
reloj => s[8]~reg0.CLK
reloj => s[9]~reg0.CLK
reloj => s[10]~reg0.CLK
reloj => s[11]~reg0.CLK
reloj => s[12]~reg0.CLK
reloj => s[13]~reg0.CLK
reloj => s[14]~reg0.CLK
reloj => s[15]~reg0.CLK
reloj => s[16]~reg0.CLK
reloj => s[17]~reg0.CLK
reloj => s[18]~reg0.CLK
reloj => s[19]~reg0.CLK
reloj => s[20]~reg0.CLK
reloj => s[21]~reg0.CLK
reloj => s[22]~reg0.CLK
reloj => s[23]~reg0.CLK
reloj => s[24]~reg0.CLK
reloj => s[25]~reg0.CLK
reloj => s[26]~reg0.CLK
reloj => s[27]~reg0.CLK
reloj => s[28]~reg0.CLK
reloj => s[29]~reg0.CLK
reloj => s[30]~reg0.CLK
reloj => s[31]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
Pcero => s[5]~reg0.ACLR
Pcero => s[6]~reg0.ACLR
Pcero => s[7]~reg0.ACLR
Pcero => s[8]~reg0.ACLR
Pcero => s[9]~reg0.ACLR
Pcero => s[10]~reg0.ACLR
Pcero => s[11]~reg0.ACLR
Pcero => s[12]~reg0.ACLR
Pcero => s[13]~reg0.ACLR
Pcero => s[14]~reg0.ACLR
Pcero => s[15]~reg0.ACLR
Pcero => s[16]~reg0.ACLR
Pcero => s[17]~reg0.ACLR
Pcero => s[18]~reg0.ACLR
Pcero => s[19]~reg0.ACLR
Pcero => s[20]~reg0.ACLR
Pcero => s[21]~reg0.ACLR
Pcero => s[22]~reg0.ACLR
Pcero => s[23]~reg0.ACLR
Pcero => s[24]~reg0.ACLR
Pcero => s[25]~reg0.ACLR
Pcero => s[26]~reg0.ACLR
Pcero => s[27]~reg0.ACLR
Pcero => s[28]~reg0.ACLR
Pcero => s[29]~reg0.ACLR
Pcero => s[30]~reg0.ACLR
Pcero => s[31]~reg0.ACLR
pe => s[0]~reg0.ENA
pe => s[1]~reg0.ENA
pe => s[2]~reg0.ENA
pe => s[3]~reg0.ENA
pe => s[4]~reg0.ENA
pe => s[5]~reg0.ENA
pe => s[6]~reg0.ENA
pe => s[7]~reg0.ENA
pe => s[8]~reg0.ENA
pe => s[9]~reg0.ENA
pe => s[10]~reg0.ENA
pe => s[11]~reg0.ENA
pe => s[12]~reg0.ENA
pe => s[13]~reg0.ENA
pe => s[14]~reg0.ENA
pe => s[15]~reg0.ENA
pe => s[16]~reg0.ENA
pe => s[17]~reg0.ENA
pe => s[18]~reg0.ENA
pe => s[19]~reg0.ENA
pe => s[20]~reg0.ENA
pe => s[21]~reg0.ENA
pe => s[22]~reg0.ENA
pe => s[23]~reg0.ENA
pe => s[24]~reg0.ENA
pe => s[25]~reg0.ENA
pe => s[26]~reg0.ENA
pe => s[27]~reg0.ENA
pe => s[28]~reg0.ENA
pe => s[29]~reg0.ENA
pe => s[30]~reg0.ENA
pe => s[31]~reg0.ENA
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
e[5] => s[5]~reg0.DATAIN
e[6] => s[6]~reg0.DATAIN
e[7] => s[7]~reg0.DATAIN
e[8] => s[8]~reg0.DATAIN
e[9] => s[9]~reg0.DATAIN
e[10] => s[10]~reg0.DATAIN
e[11] => s[11]~reg0.DATAIN
e[12] => s[12]~reg0.DATAIN
e[13] => s[13]~reg0.DATAIN
e[14] => s[14]~reg0.DATAIN
e[15] => s[15]~reg0.DATAIN
e[16] => s[16]~reg0.DATAIN
e[17] => s[17]~reg0.DATAIN
e[18] => s[18]~reg0.DATAIN
e[19] => s[19]~reg0.DATAIN
e[20] => s[20]~reg0.DATAIN
e[21] => s[21]~reg0.DATAIN
e[22] => s[22]~reg0.DATAIN
e[23] => s[23]~reg0.DATAIN
e[24] => s[24]~reg0.DATAIN
e[25] => s[25]~reg0.DATAIN
e[26] => s[26]~reg0.DATAIN
e[27] => s[27]~reg0.DATAIN
e[28] => s[28]~reg0.DATAIN
e[29] => s[29]~reg0.DATAIN
e[30] => s[30]~reg0.DATAIN
e[31] => s[31]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaCP:eCP|sumador4:mas4
e[0] => s[0].DATAIN
e[1] => s[1].DATAIN
e[2] => Add0.IN60
e[3] => Add0.IN59
e[4] => Add0.IN58
e[5] => Add0.IN57
e[6] => Add0.IN56
e[7] => Add0.IN55
e[8] => Add0.IN54
e[9] => Add0.IN53
e[10] => Add0.IN52
e[11] => Add0.IN51
e[12] => Add0.IN50
e[13] => Add0.IN49
e[14] => Add0.IN48
e[15] => Add0.IN47
e[16] => Add0.IN46
e[17] => Add0.IN45
e[18] => Add0.IN44
e[19] => Add0.IN43
e[20] => Add0.IN42
e[21] => Add0.IN41
e[22] => Add0.IN40
e[23] => Add0.IN39
e[24] => Add0.IN38
e[25] => Add0.IN37
e[26] => Add0.IN36
e[27] => Add0.IN35
e[28] => Add0.IN34
e[29] => Add0.IN33
e[30] => Add0.IN32
e[31] => Add0.IN31
s[0] <= e[0].DB_MAX_OUTPUT_PORT_TYPE
s[1] <= e[1].DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaCP:eCP|mux2_32:msec
d0[0] => Selector31.IN3
d0[1] => Selector30.IN3
d0[2] => Selector29.IN3
d0[3] => Selector28.IN3
d0[4] => Selector27.IN3
d0[5] => Selector26.IN3
d0[6] => Selector25.IN3
d0[7] => Selector24.IN3
d0[8] => Selector23.IN3
d0[9] => Selector22.IN3
d0[10] => Selector21.IN3
d0[11] => Selector20.IN3
d0[12] => Selector19.IN3
d0[13] => Selector18.IN3
d0[14] => Selector17.IN3
d0[15] => Selector16.IN3
d0[16] => Selector15.IN3
d0[17] => Selector14.IN3
d0[18] => Selector13.IN3
d0[19] => Selector12.IN3
d0[20] => Selector11.IN3
d0[21] => Selector10.IN3
d0[22] => Selector9.IN3
d0[23] => Selector8.IN3
d0[24] => Selector7.IN3
d0[25] => Selector6.IN3
d0[26] => Selector5.IN3
d0[27] => Selector4.IN3
d0[28] => Selector3.IN3
d0[29] => Selector2.IN3
d0[30] => Selector1.IN3
d0[31] => Selector0.IN3
d1[0] => Selector31.IN4
d1[1] => Selector30.IN4
d1[2] => Selector29.IN4
d1[3] => Selector28.IN4
d1[4] => Selector27.IN4
d1[5] => Selector26.IN4
d1[6] => Selector25.IN4
d1[7] => Selector24.IN4
d1[8] => Selector23.IN4
d1[9] => Selector22.IN4
d1[10] => Selector21.IN4
d1[11] => Selector20.IN4
d1[12] => Selector19.IN4
d1[13] => Selector18.IN4
d1[14] => Selector17.IN4
d1[15] => Selector16.IN4
d1[16] => Selector15.IN4
d1[17] => Selector14.IN4
d1[18] => Selector13.IN4
d1[19] => Selector12.IN4
d1[20] => Selector11.IN4
d1[21] => Selector10.IN4
d1[22] => Selector9.IN4
d1[23] => Selector8.IN4
d1[24] => Selector7.IN4
d1[25] => Selector6.IN4
d1[26] => Selector5.IN4
d1[27] => Selector4.IN4
d1[28] => Selector3.IN4
d1[29] => Selector2.IN4
d1[30] => Selector1.IN4
d1[31] => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector1.IN5
SEL => Selector2.IN5
SEL => Selector3.IN5
SEL => Selector4.IN5
SEL => Selector5.IN5
SEL => Selector6.IN5
SEL => Selector7.IN5
SEL => Selector8.IN5
SEL => Selector9.IN5
SEL => Selector10.IN5
SEL => Selector11.IN5
SEL => Selector12.IN5
SEL => Selector13.IN5
SEL => Selector14.IN5
SEL => Selector15.IN5
SEL => Selector16.IN5
SEL => Selector17.IN5
SEL => Selector18.IN5
SEL => Selector19.IN5
SEL => Selector20.IN5
SEL => Selector21.IN5
SEL => Selector22.IN5
SEL => Selector23.IN5
SEL => Selector24.IN5
SEL => Selector25.IN5
SEL => Selector26.IN5
SEL => Selector27.IN5
SEL => Selector28.IN5
SEL => Selector29.IN5
SEL => Selector30.IN5
SEL => Selector31.IN5
SEL => Selector0.IN1
SEL => Selector1.IN1
SEL => Selector2.IN1
SEL => Selector3.IN1
SEL => Selector4.IN1
SEL => Selector5.IN1
SEL => Selector6.IN1
SEL => Selector7.IN1
SEL => Selector8.IN1
SEL => Selector9.IN1
SEL => Selector10.IN1
SEL => Selector11.IN1
SEL => Selector12.IN1
SEL => Selector13.IN1
SEL => Selector14.IN1
SEL => Selector15.IN1
SEL => Selector16.IN1
SEL => Selector17.IN1
SEL => Selector18.IN1
SEL => Selector19.IN1
SEL => Selector20.IN1
SEL => Selector21.IN1
SEL => Selector22.IN1
SEL => Selector23.IN1
SEL => Selector24.IN1
SEL => Selector25.IN1
SEL => Selector26.IN1
SEL => Selector27.IN1
SEL => Selector28.IN1
SEL => Selector29.IN1
SEL => Selector30.IN1
SEL => Selector31.IN1
s[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaCP:eCP|mux2_32:mreset
d0[0] => Selector31.IN3
d0[1] => Selector30.IN3
d0[2] => Selector29.IN3
d0[3] => Selector28.IN3
d0[4] => Selector27.IN3
d0[5] => Selector26.IN3
d0[6] => Selector25.IN3
d0[7] => Selector24.IN3
d0[8] => Selector23.IN3
d0[9] => Selector22.IN3
d0[10] => Selector21.IN3
d0[11] => Selector20.IN3
d0[12] => Selector19.IN3
d0[13] => Selector18.IN3
d0[14] => Selector17.IN3
d0[15] => Selector16.IN3
d0[16] => Selector15.IN3
d0[17] => Selector14.IN3
d0[18] => Selector13.IN3
d0[19] => Selector12.IN3
d0[20] => Selector11.IN3
d0[21] => Selector10.IN3
d0[22] => Selector9.IN3
d0[23] => Selector8.IN3
d0[24] => Selector7.IN3
d0[25] => Selector6.IN3
d0[26] => Selector5.IN3
d0[27] => Selector4.IN3
d0[28] => Selector3.IN3
d0[29] => Selector2.IN3
d0[30] => Selector1.IN3
d0[31] => Selector0.IN3
d1[0] => Selector31.IN4
d1[1] => Selector30.IN4
d1[2] => Selector29.IN4
d1[3] => Selector28.IN4
d1[4] => Selector27.IN4
d1[5] => Selector26.IN4
d1[6] => Selector25.IN4
d1[7] => Selector24.IN4
d1[8] => Selector23.IN4
d1[9] => Selector22.IN4
d1[10] => Selector21.IN4
d1[11] => Selector20.IN4
d1[12] => Selector19.IN4
d1[13] => Selector18.IN4
d1[14] => Selector17.IN4
d1[15] => Selector16.IN4
d1[16] => Selector15.IN4
d1[17] => Selector14.IN4
d1[18] => Selector13.IN4
d1[19] => Selector12.IN4
d1[20] => Selector11.IN4
d1[21] => Selector10.IN4
d1[22] => Selector9.IN4
d1[23] => Selector8.IN4
d1[24] => Selector7.IN4
d1[25] => Selector6.IN4
d1[26] => Selector5.IN4
d1[27] => Selector4.IN4
d1[28] => Selector3.IN4
d1[29] => Selector2.IN4
d1[30] => Selector1.IN4
d1[31] => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector1.IN5
SEL => Selector2.IN5
SEL => Selector3.IN5
SEL => Selector4.IN5
SEL => Selector5.IN5
SEL => Selector6.IN5
SEL => Selector7.IN5
SEL => Selector8.IN5
SEL => Selector9.IN5
SEL => Selector10.IN5
SEL => Selector11.IN5
SEL => Selector12.IN5
SEL => Selector13.IN5
SEL => Selector14.IN5
SEL => Selector15.IN5
SEL => Selector16.IN5
SEL => Selector17.IN5
SEL => Selector18.IN5
SEL => Selector19.IN5
SEL => Selector20.IN5
SEL => Selector21.IN5
SEL => Selector22.IN5
SEL => Selector23.IN5
SEL => Selector24.IN5
SEL => Selector25.IN5
SEL => Selector26.IN5
SEL => Selector27.IN5
SEL => Selector28.IN5
SEL => Selector29.IN5
SEL => Selector30.IN5
SEL => Selector31.IN5
SEL => Selector0.IN1
SEL => Selector1.IN1
SEL => Selector2.IN1
SEL => Selector3.IN1
SEL => Selector4.IN1
SEL => Selector5.IN1
SEL => Selector6.IN1
SEL => Selector7.IN1
SEL => Selector8.IN1
SEL => Selector9.IN1
SEL => Selector10.IN1
SEL => Selector11.IN1
SEL => Selector12.IN1
SEL => Selector13.IN1
SEL => Selector14.IN1
SEL => Selector15.IN1
SEL => Selector16.IN1
SEL => Selector17.IN1
SEL => Selector18.IN1
SEL => Selector19.IN1
SEL => Selector20.IN1
SEL => Selector21.IN1
SEL => Selector22.IN1
SEL => Selector23.IN1
SEL => Selector24.IN1
SEL => Selector25.IN1
SEL => Selector26.IN1
SEL => Selector27.IN1
SEL => Selector28.IN1
SEL => Selector29.IN1
SEL => Selector30.IN1
SEL => Selector31.IN1
s[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaCP:eCP|mux2_32:mCPsel
d0[0] => Selector31.IN3
d0[1] => Selector30.IN3
d0[2] => Selector29.IN3
d0[3] => Selector28.IN3
d0[4] => Selector27.IN3
d0[5] => Selector26.IN3
d0[6] => Selector25.IN3
d0[7] => Selector24.IN3
d0[8] => Selector23.IN3
d0[9] => Selector22.IN3
d0[10] => Selector21.IN3
d0[11] => Selector20.IN3
d0[12] => Selector19.IN3
d0[13] => Selector18.IN3
d0[14] => Selector17.IN3
d0[15] => Selector16.IN3
d0[16] => Selector15.IN3
d0[17] => Selector14.IN3
d0[18] => Selector13.IN3
d0[19] => Selector12.IN3
d0[20] => Selector11.IN3
d0[21] => Selector10.IN3
d0[22] => Selector9.IN3
d0[23] => Selector8.IN3
d0[24] => Selector7.IN3
d0[25] => Selector6.IN3
d0[26] => Selector5.IN3
d0[27] => Selector4.IN3
d0[28] => Selector3.IN3
d0[29] => Selector2.IN3
d0[30] => Selector1.IN3
d0[31] => Selector0.IN3
d1[0] => Selector31.IN4
d1[1] => Selector30.IN4
d1[2] => Selector29.IN4
d1[3] => Selector28.IN4
d1[4] => Selector27.IN4
d1[5] => Selector26.IN4
d1[6] => Selector25.IN4
d1[7] => Selector24.IN4
d1[8] => Selector23.IN4
d1[9] => Selector22.IN4
d1[10] => Selector21.IN4
d1[11] => Selector20.IN4
d1[12] => Selector19.IN4
d1[13] => Selector18.IN4
d1[14] => Selector17.IN4
d1[15] => Selector16.IN4
d1[16] => Selector15.IN4
d1[17] => Selector14.IN4
d1[18] => Selector13.IN4
d1[19] => Selector12.IN4
d1[20] => Selector11.IN4
d1[21] => Selector10.IN4
d1[22] => Selector9.IN4
d1[23] => Selector8.IN4
d1[24] => Selector7.IN4
d1[25] => Selector6.IN4
d1[26] => Selector5.IN4
d1[27] => Selector4.IN4
d1[28] => Selector3.IN4
d1[29] => Selector2.IN4
d1[30] => Selector1.IN4
d1[31] => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector1.IN5
SEL => Selector2.IN5
SEL => Selector3.IN5
SEL => Selector4.IN5
SEL => Selector5.IN5
SEL => Selector6.IN5
SEL => Selector7.IN5
SEL => Selector8.IN5
SEL => Selector9.IN5
SEL => Selector10.IN5
SEL => Selector11.IN5
SEL => Selector12.IN5
SEL => Selector13.IN5
SEL => Selector14.IN5
SEL => Selector15.IN5
SEL => Selector16.IN5
SEL => Selector17.IN5
SEL => Selector18.IN5
SEL => Selector19.IN5
SEL => Selector20.IN5
SEL => Selector21.IN5
SEL => Selector22.IN5
SEL => Selector23.IN5
SEL => Selector24.IN5
SEL => Selector25.IN5
SEL => Selector26.IN5
SEL => Selector27.IN5
SEL => Selector28.IN5
SEL => Selector29.IN5
SEL => Selector30.IN5
SEL => Selector31.IN5
SEL => Selector0.IN1
SEL => Selector1.IN1
SEL => Selector2.IN1
SEL => Selector3.IN1
SEL => Selector4.IN1
SEL => Selector5.IN1
SEL => Selector6.IN1
SEL => Selector7.IN1
SEL => Selector8.IN1
SEL => Selector9.IN1
SEL => Selector10.IN1
SEL => Selector11.IN1
SEL => Selector12.IN1
SEL => Selector13.IN1
SEL => Selector14.IN1
SEL => Selector15.IN1
SEL => Selector16.IN1
SEL => Selector17.IN1
SEL => Selector18.IN1
SEL => Selector19.IN1
SEL => Selector20.IN1
SEL => Selector21.IN1
SEL => Selector22.IN1
SEL => Selector23.IN1
SEL => Selector24.IN1
SEL => Selector25.IN1
SEL => Selector26.IN1
SEL => Selector27.IN1
SEL => Selector28.IN1
SEL => Selector29.IN1
SEL => Selector30.IN1
SEL => Selector31.IN1
s[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaB:eB
reloj => fifo:buff.reloj
Pcero => fifo:buff.Pcero
CP_e[0] => fifo:buff.CP_e[0]
CP_e[1] => fifo:buff.CP_e[1]
CP_e[2] => fifo:buff.CP_e[2]
CP_e[3] => fifo:buff.CP_e[3]
CP_e[4] => fifo:buff.CP_e[4]
CP_e[5] => fifo:buff.CP_e[5]
CP_e[6] => fifo:buff.CP_e[6]
CP_e[7] => fifo:buff.CP_e[7]
CP_e[8] => fifo:buff.CP_e[8]
CP_e[9] => fifo:buff.CP_e[9]
CP_e[10] => fifo:buff.CP_e[10]
CP_e[11] => fifo:buff.CP_e[11]
CP_e[12] => fifo:buff.CP_e[12]
CP_e[13] => fifo:buff.CP_e[13]
CP_e[14] => fifo:buff.CP_e[14]
CP_e[15] => fifo:buff.CP_e[15]
CP_e[16] => fifo:buff.CP_e[16]
CP_e[17] => fifo:buff.CP_e[17]
CP_e[18] => fifo:buff.CP_e[18]
CP_e[19] => fifo:buff.CP_e[19]
CP_e[20] => fifo:buff.CP_e[20]
CP_e[21] => fifo:buff.CP_e[21]
CP_e[22] => fifo:buff.CP_e[22]
CP_e[23] => fifo:buff.CP_e[23]
CP_e[24] => fifo:buff.CP_e[24]
CP_e[25] => fifo:buff.CP_e[25]
CP_e[26] => fifo:buff.CP_e[26]
CP_e[27] => fifo:buff.CP_e[27]
CP_e[28] => fifo:buff.CP_e[28]
CP_e[29] => fifo:buff.CP_e[29]
CP_e[30] => fifo:buff.CP_e[30]
CP_e[31] => fifo:buff.CP_e[31]
instr_s[0] <= fifo:buff.dato_s[0]
instr_s[1] <= fifo:buff.dato_s[1]
instr_s[2] <= fifo:buff.dato_s[2]
instr_s[3] <= fifo:buff.dato_s[3]
instr_s[4] <= fifo:buff.dato_s[4]
instr_s[5] <= fifo:buff.dato_s[5]
instr_s[6] <= fifo:buff.dato_s[6]
instr_s[7] <= fifo:buff.dato_s[7]
instr_s[8] <= fifo:buff.dato_s[8]
instr_s[9] <= fifo:buff.dato_s[9]
instr_s[10] <= fifo:buff.dato_s[10]
instr_s[11] <= fifo:buff.dato_s[11]
instr_s[12] <= fifo:buff.dato_s[12]
instr_s[13] <= fifo:buff.dato_s[13]
instr_s[14] <= fifo:buff.dato_s[14]
instr_s[15] <= fifo:buff.dato_s[15]
instr_s[16] <= fifo:buff.dato_s[16]
instr_s[17] <= fifo:buff.dato_s[17]
instr_s[18] <= fifo:buff.dato_s[18]
instr_s[19] <= fifo:buff.dato_s[19]
instr_s[20] <= fifo:buff.dato_s[20]
instr_s[21] <= fifo:buff.dato_s[21]
instr_s[22] <= fifo:buff.dato_s[22]
instr_s[23] <= fifo:buff.dato_s[23]
instr_s[24] <= fifo:buff.dato_s[24]
instr_s[25] <= fifo:buff.dato_s[25]
instr_s[26] <= fifo:buff.dato_s[26]
instr_s[27] <= fifo:buff.dato_s[27]
instr_s[28] <= fifo:buff.dato_s[28]
instr_s[29] <= fifo:buff.dato_s[29]
instr_s[30] <= fifo:buff.dato_s[30]
instr_s[31] <= fifo:buff.dato_s[31]
readdata_B[0] => fifo:buff.dato_e[0]
readdata_B[1] => fifo:buff.dato_e[1]
readdata_B[2] => fifo:buff.dato_e[2]
readdata_B[3] => fifo:buff.dato_e[3]
readdata_B[4] => fifo:buff.dato_e[4]
readdata_B[5] => fifo:buff.dato_e[5]
readdata_B[6] => fifo:buff.dato_e[6]
readdata_B[7] => fifo:buff.dato_e[7]
readdata_B[8] => fifo:buff.dato_e[8]
readdata_B[9] => fifo:buff.dato_e[9]
readdata_B[10] => fifo:buff.dato_e[10]
readdata_B[11] => fifo:buff.dato_e[11]
readdata_B[12] => fifo:buff.dato_e[12]
readdata_B[13] => fifo:buff.dato_e[13]
readdata_B[14] => fifo:buff.dato_e[14]
readdata_B[15] => fifo:buff.dato_e[15]
readdata_B[16] => fifo:buff.dato_e[16]
readdata_B[17] => fifo:buff.dato_e[17]
readdata_B[18] => fifo:buff.dato_e[18]
readdata_B[19] => fifo:buff.dato_e[19]
readdata_B[20] => fifo:buff.dato_e[20]
readdata_B[21] => fifo:buff.dato_e[21]
readdata_B[22] => fifo:buff.dato_e[22]
readdata_B[23] => fifo:buff.dato_e[23]
readdata_B[24] => fifo:buff.dato_e[24]
readdata_B[25] => fifo:buff.dato_e[25]
readdata_B[26] => fifo:buff.dato_e[26]
readdata_B[27] => fifo:buff.dato_e[27]
readdata_B[28] => fifo:buff.dato_e[28]
readdata_B[29] => fifo:buff.dato_e[29]
readdata_B[30] => fifo:buff.dato_e[30]
readdata_B[31] => fifo:buff.dato_e[31]
read_B => fifo:buff.val_peticion
waitrequest_B => fifo:buff.listo_peticion
vaciado_fifo => fifo:buff.vaciado_fifo
readvalid_B => fifo:buff.val_datos
bloq_DL => fifo:buff.listo_datos
val_buff <= fifo:buff.val_s
fifo_llena <= fifo:buff.fifo_llena
buff_CP_s[0] <= fifo:buff.CP_s[0]
buff_CP_s[1] <= fifo:buff.CP_s[1]
buff_CP_s[2] <= fifo:buff.CP_s[2]
buff_CP_s[3] <= fifo:buff.CP_s[3]
buff_CP_s[4] <= fifo:buff.CP_s[4]
buff_CP_s[5] <= fifo:buff.CP_s[5]
buff_CP_s[6] <= fifo:buff.CP_s[6]
buff_CP_s[7] <= fifo:buff.CP_s[7]
buff_CP_s[8] <= fifo:buff.CP_s[8]
buff_CP_s[9] <= fifo:buff.CP_s[9]
buff_CP_s[10] <= fifo:buff.CP_s[10]
buff_CP_s[11] <= fifo:buff.CP_s[11]
buff_CP_s[12] <= fifo:buff.CP_s[12]
buff_CP_s[13] <= fifo:buff.CP_s[13]
buff_CP_s[14] <= fifo:buff.CP_s[14]
buff_CP_s[15] <= fifo:buff.CP_s[15]
buff_CP_s[16] <= fifo:buff.CP_s[16]
buff_CP_s[17] <= fifo:buff.CP_s[17]
buff_CP_s[18] <= fifo:buff.CP_s[18]
buff_CP_s[19] <= fifo:buff.CP_s[19]
buff_CP_s[20] <= fifo:buff.CP_s[20]
buff_CP_s[21] <= fifo:buff.CP_s[21]
buff_CP_s[22] <= fifo:buff.CP_s[22]
buff_CP_s[23] <= fifo:buff.CP_s[23]
buff_CP_s[24] <= fifo:buff.CP_s[24]
buff_CP_s[25] <= fifo:buff.CP_s[25]
buff_CP_s[26] <= fifo:buff.CP_s[26]
buff_CP_s[27] <= fifo:buff.CP_s[27]
buff_CP_s[28] <= fifo:buff.CP_s[28]
buff_CP_s[29] <= fifo:buff.CP_s[29]
buff_CP_s[30] <= fifo:buff.CP_s[30]
buff_CP_s[31] <= fifo:buff.CP_s[31]


|ensamblado_procesador|ensambladoUP:UP|etapaB:eB|fifo:buff
reloj => buff_datos~37.CLK
reloj => buff_datos~0.CLK
reloj => buff_datos~1.CLK
reloj => buff_datos~2.CLK
reloj => buff_datos~3.CLK
reloj => buff_datos~4.CLK
reloj => buff_datos~5.CLK
reloj => buff_datos~6.CLK
reloj => buff_datos~7.CLK
reloj => buff_datos~8.CLK
reloj => buff_datos~9.CLK
reloj => buff_datos~10.CLK
reloj => buff_datos~11.CLK
reloj => buff_datos~12.CLK
reloj => buff_datos~13.CLK
reloj => buff_datos~14.CLK
reloj => buff_datos~15.CLK
reloj => buff_datos~16.CLK
reloj => buff_datos~17.CLK
reloj => buff_datos~18.CLK
reloj => buff_datos~19.CLK
reloj => buff_datos~20.CLK
reloj => buff_datos~21.CLK
reloj => buff_datos~22.CLK
reloj => buff_datos~23.CLK
reloj => buff_datos~24.CLK
reloj => buff_datos~25.CLK
reloj => buff_datos~26.CLK
reloj => buff_datos~27.CLK
reloj => buff_datos~28.CLK
reloj => buff_datos~29.CLK
reloj => buff_datos~30.CLK
reloj => buff_datos~31.CLK
reloj => buff_datos~32.CLK
reloj => buff_datos~33.CLK
reloj => buff_datos~34.CLK
reloj => buff_datos~35.CLK
reloj => buff_datos~36.CLK
reloj => buff_CP~0.CLK
reloj => buff_CP~1.CLK
reloj => buff_CP~2.CLK
reloj => buff_CP~3.CLK
reloj => buff_CP~4.CLK
reloj => buff_CP~5.CLK
reloj => buff_CP~6.CLK
reloj => buff_CP~7.CLK
reloj => buff_CP~8.CLK
reloj => buff_CP~9.CLK
reloj => buff_CP~10.CLK
reloj => buff_CP~11.CLK
reloj => buff_CP~12.CLK
reloj => buff_CP~13.CLK
reloj => buff_CP~14.CLK
reloj => buff_CP~15.CLK
reloj => buff_CP~16.CLK
reloj => buff_CP~17.CLK
reloj => buff_CP~18.CLK
reloj => buff_CP~19.CLK
reloj => buff_CP~20.CLK
reloj => buff_CP~21.CLK
reloj => buff_CP~22.CLK
reloj => buff_CP~23.CLK
reloj => buff_CP~24.CLK
reloj => buff_CP~25.CLK
reloj => buff_CP~26.CLK
reloj => buff_CP~27.CLK
reloj => buff_CP~28.CLK
reloj => buff_CP~29.CLK
reloj => buff_CP~30.CLK
reloj => buff_CP~31.CLK
reloj => buff_CP~32.CLK
reloj => buff_CP~33.CLK
reloj => buff_CP~34.CLK
reloj => buff_CP~35.CLK
reloj => buff_CP~36.CLK
reloj => buff_CP~37.CLK
reloj => cabeza_peticiones[0].CLK
reloj => cabeza_peticiones[1].CLK
reloj => cabeza_peticiones[2].CLK
reloj => cabeza_peticiones[3].CLK
reloj => cabeza_peticiones[4].CLK
reloj => cabeza_datos[0].CLK
reloj => cabeza_datos[1].CLK
reloj => cabeza_datos[2].CLK
reloj => cabeza_datos[3].CLK
reloj => cabeza_datos[4].CLK
reloj => cola[0].CLK
reloj => cola[1].CLK
reloj => cola[2].CLK
reloj => cola[3].CLK
reloj => cola[4].CLK
reloj => buff_val[0].CLK
reloj => buff_val[1].CLK
reloj => buff_val[2].CLK
reloj => buff_val[3].CLK
reloj => buff_val[4].CLK
reloj => buff_val[5].CLK
reloj => buff_val[6].CLK
reloj => buff_val[7].CLK
reloj => buff_val[8].CLK
reloj => buff_val[9].CLK
reloj => buff_val[10].CLK
reloj => buff_val[11].CLK
reloj => buff_val[12].CLK
reloj => buff_val[13].CLK
reloj => buff_val[14].CLK
reloj => buff_val[15].CLK
reloj => buff_val[16].CLK
reloj => buff_val[17].CLK
reloj => buff_val[18].CLK
reloj => buff_val[19].CLK
reloj => buff_val[20].CLK
reloj => buff_val[21].CLK
reloj => buff_val[22].CLK
reloj => buff_val[23].CLK
reloj => buff_val[24].CLK
reloj => buff_val[25].CLK
reloj => buff_val[26].CLK
reloj => buff_val[27].CLK
reloj => buff_val[28].CLK
reloj => buff_val[29].CLK
reloj => buff_val[30].CLK
reloj => buff_val[31].CLK
reloj => buff_CP.CLK0
reloj => buff_datos.CLK0
Pcero => v_cola.OUTPUTSELECT
Pcero => v_cola.OUTPUTSELECT
Pcero => v_cola.OUTPUTSELECT
Pcero => v_cola.OUTPUTSELECT
Pcero => v_cola.OUTPUTSELECT
Pcero => v_cabeza_datos.OUTPUTSELECT
Pcero => v_cabeza_datos.OUTPUTSELECT
Pcero => v_cabeza_datos.OUTPUTSELECT
Pcero => v_cabeza_datos.OUTPUTSELECT
Pcero => v_cabeza_datos.OUTPUTSELECT
Pcero => v_cabeza_peticiones.OUTPUTSELECT
Pcero => v_cabeza_peticiones.OUTPUTSELECT
Pcero => v_cabeza_peticiones.OUTPUTSELECT
Pcero => v_cabeza_peticiones.OUTPUTSELECT
Pcero => v_cabeza_peticiones.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
Pcero => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
vaciado_fifo => buff_val.OUTPUTSELECT
val_peticion => buff.IN0
listo_peticion => buff.IN1
val_datos => buff.IN1
val_datos => v_cabeza_datos.OUTPUTSELECT
val_datos => v_cabeza_datos.OUTPUTSELECT
val_datos => v_cabeza_datos.OUTPUTSELECT
val_datos => v_cabeza_datos.OUTPUTSELECT
val_datos => v_cabeza_datos.OUTPUTSELECT
val_datos => buff_datos~37.DATAIN
val_datos => buff_datos.WE
listo_datos => buff.IN1
CP_e[0] => buff_CP~37.DATAIN
CP_e[0] => buff_CP.DATAIN
CP_e[1] => buff_CP~36.DATAIN
CP_e[1] => buff_CP.DATAIN1
CP_e[2] => buff_CP~35.DATAIN
CP_e[2] => buff_CP.DATAIN2
CP_e[3] => buff_CP~34.DATAIN
CP_e[3] => buff_CP.DATAIN3
CP_e[4] => buff_CP~33.DATAIN
CP_e[4] => buff_CP.DATAIN4
CP_e[5] => buff_CP~32.DATAIN
CP_e[5] => buff_CP.DATAIN5
CP_e[6] => buff_CP~31.DATAIN
CP_e[6] => buff_CP.DATAIN6
CP_e[7] => buff_CP~30.DATAIN
CP_e[7] => buff_CP.DATAIN7
CP_e[8] => buff_CP~29.DATAIN
CP_e[8] => buff_CP.DATAIN8
CP_e[9] => buff_CP~28.DATAIN
CP_e[9] => buff_CP.DATAIN9
CP_e[10] => buff_CP~27.DATAIN
CP_e[10] => buff_CP.DATAIN10
CP_e[11] => buff_CP~26.DATAIN
CP_e[11] => buff_CP.DATAIN11
CP_e[12] => buff_CP~25.DATAIN
CP_e[12] => buff_CP.DATAIN12
CP_e[13] => buff_CP~24.DATAIN
CP_e[13] => buff_CP.DATAIN13
CP_e[14] => buff_CP~23.DATAIN
CP_e[14] => buff_CP.DATAIN14
CP_e[15] => buff_CP~22.DATAIN
CP_e[15] => buff_CP.DATAIN15
CP_e[16] => buff_CP~21.DATAIN
CP_e[16] => buff_CP.DATAIN16
CP_e[17] => buff_CP~20.DATAIN
CP_e[17] => buff_CP.DATAIN17
CP_e[18] => buff_CP~19.DATAIN
CP_e[18] => buff_CP.DATAIN18
CP_e[19] => buff_CP~18.DATAIN
CP_e[19] => buff_CP.DATAIN19
CP_e[20] => buff_CP~17.DATAIN
CP_e[20] => buff_CP.DATAIN20
CP_e[21] => buff_CP~16.DATAIN
CP_e[21] => buff_CP.DATAIN21
CP_e[22] => buff_CP~15.DATAIN
CP_e[22] => buff_CP.DATAIN22
CP_e[23] => buff_CP~14.DATAIN
CP_e[23] => buff_CP.DATAIN23
CP_e[24] => buff_CP~13.DATAIN
CP_e[24] => buff_CP.DATAIN24
CP_e[25] => buff_CP~12.DATAIN
CP_e[25] => buff_CP.DATAIN25
CP_e[26] => buff_CP~11.DATAIN
CP_e[26] => buff_CP.DATAIN26
CP_e[27] => buff_CP~10.DATAIN
CP_e[27] => buff_CP.DATAIN27
CP_e[28] => buff_CP~9.DATAIN
CP_e[28] => buff_CP.DATAIN28
CP_e[29] => buff_CP~8.DATAIN
CP_e[29] => buff_CP.DATAIN29
CP_e[30] => buff_CP~7.DATAIN
CP_e[30] => buff_CP.DATAIN30
CP_e[31] => buff_CP~6.DATAIN
CP_e[31] => buff_CP.DATAIN31
dato_e[0] => v_dato_s.DATAA
dato_e[0] => buff_datos~36.DATAIN
dato_e[0] => buff_datos.DATAIN
dato_e[1] => v_dato_s.DATAA
dato_e[1] => buff_datos~35.DATAIN
dato_e[1] => buff_datos.DATAIN1
dato_e[2] => v_dato_s.DATAA
dato_e[2] => buff_datos~34.DATAIN
dato_e[2] => buff_datos.DATAIN2
dato_e[3] => v_dato_s.DATAA
dato_e[3] => buff_datos~33.DATAIN
dato_e[3] => buff_datos.DATAIN3
dato_e[4] => v_dato_s.DATAA
dato_e[4] => buff_datos~32.DATAIN
dato_e[4] => buff_datos.DATAIN4
dato_e[5] => v_dato_s.DATAA
dato_e[5] => buff_datos~31.DATAIN
dato_e[5] => buff_datos.DATAIN5
dato_e[6] => v_dato_s.DATAA
dato_e[6] => buff_datos~30.DATAIN
dato_e[6] => buff_datos.DATAIN6
dato_e[7] => v_dato_s.DATAA
dato_e[7] => buff_datos~29.DATAIN
dato_e[7] => buff_datos.DATAIN7
dato_e[8] => v_dato_s.DATAA
dato_e[8] => buff_datos~28.DATAIN
dato_e[8] => buff_datos.DATAIN8
dato_e[9] => v_dato_s.DATAA
dato_e[9] => buff_datos~27.DATAIN
dato_e[9] => buff_datos.DATAIN9
dato_e[10] => v_dato_s.DATAA
dato_e[10] => buff_datos~26.DATAIN
dato_e[10] => buff_datos.DATAIN10
dato_e[11] => v_dato_s.DATAA
dato_e[11] => buff_datos~25.DATAIN
dato_e[11] => buff_datos.DATAIN11
dato_e[12] => v_dato_s.DATAA
dato_e[12] => buff_datos~24.DATAIN
dato_e[12] => buff_datos.DATAIN12
dato_e[13] => v_dato_s.DATAA
dato_e[13] => buff_datos~23.DATAIN
dato_e[13] => buff_datos.DATAIN13
dato_e[14] => v_dato_s.DATAA
dato_e[14] => buff_datos~22.DATAIN
dato_e[14] => buff_datos.DATAIN14
dato_e[15] => v_dato_s.DATAA
dato_e[15] => buff_datos~21.DATAIN
dato_e[15] => buff_datos.DATAIN15
dato_e[16] => v_dato_s.DATAA
dato_e[16] => buff_datos~20.DATAIN
dato_e[16] => buff_datos.DATAIN16
dato_e[17] => v_dato_s.DATAA
dato_e[17] => buff_datos~19.DATAIN
dato_e[17] => buff_datos.DATAIN17
dato_e[18] => v_dato_s.DATAA
dato_e[18] => buff_datos~18.DATAIN
dato_e[18] => buff_datos.DATAIN18
dato_e[19] => v_dato_s.DATAA
dato_e[19] => buff_datos~17.DATAIN
dato_e[19] => buff_datos.DATAIN19
dato_e[20] => v_dato_s.DATAA
dato_e[20] => buff_datos~16.DATAIN
dato_e[20] => buff_datos.DATAIN20
dato_e[21] => v_dato_s.DATAA
dato_e[21] => buff_datos~15.DATAIN
dato_e[21] => buff_datos.DATAIN21
dato_e[22] => v_dato_s.DATAA
dato_e[22] => buff_datos~14.DATAIN
dato_e[22] => buff_datos.DATAIN22
dato_e[23] => v_dato_s.DATAA
dato_e[23] => buff_datos~13.DATAIN
dato_e[23] => buff_datos.DATAIN23
dato_e[24] => v_dato_s.DATAA
dato_e[24] => buff_datos~12.DATAIN
dato_e[24] => buff_datos.DATAIN24
dato_e[25] => v_dato_s.DATAA
dato_e[25] => buff_datos~11.DATAIN
dato_e[25] => buff_datos.DATAIN25
dato_e[26] => v_dato_s.DATAA
dato_e[26] => buff_datos~10.DATAIN
dato_e[26] => buff_datos.DATAIN26
dato_e[27] => v_dato_s.DATAA
dato_e[27] => buff_datos~9.DATAIN
dato_e[27] => buff_datos.DATAIN27
dato_e[28] => v_dato_s.DATAA
dato_e[28] => buff_datos~8.DATAIN
dato_e[28] => buff_datos.DATAIN28
dato_e[29] => v_dato_s.DATAA
dato_e[29] => buff_datos~7.DATAIN
dato_e[29] => buff_datos.DATAIN29
dato_e[30] => v_dato_s.DATAA
dato_e[30] => buff_datos~6.DATAIN
dato_e[30] => buff_datos.DATAIN30
dato_e[31] => v_dato_s.DATAA
dato_e[31] => buff_datos~5.DATAIN
dato_e[31] => buff_datos.DATAIN31
CP_s[0] <= buff_CP.DATAOUT
CP_s[1] <= buff_CP.DATAOUT1
CP_s[2] <= buff_CP.DATAOUT2
CP_s[3] <= buff_CP.DATAOUT3
CP_s[4] <= buff_CP.DATAOUT4
CP_s[5] <= buff_CP.DATAOUT5
CP_s[6] <= buff_CP.DATAOUT6
CP_s[7] <= buff_CP.DATAOUT7
CP_s[8] <= buff_CP.DATAOUT8
CP_s[9] <= buff_CP.DATAOUT9
CP_s[10] <= buff_CP.DATAOUT10
CP_s[11] <= buff_CP.DATAOUT11
CP_s[12] <= buff_CP.DATAOUT12
CP_s[13] <= buff_CP.DATAOUT13
CP_s[14] <= buff_CP.DATAOUT14
CP_s[15] <= buff_CP.DATAOUT15
CP_s[16] <= buff_CP.DATAOUT16
CP_s[17] <= buff_CP.DATAOUT17
CP_s[18] <= buff_CP.DATAOUT18
CP_s[19] <= buff_CP.DATAOUT19
CP_s[20] <= buff_CP.DATAOUT20
CP_s[21] <= buff_CP.DATAOUT21
CP_s[22] <= buff_CP.DATAOUT22
CP_s[23] <= buff_CP.DATAOUT23
CP_s[24] <= buff_CP.DATAOUT24
CP_s[25] <= buff_CP.DATAOUT25
CP_s[26] <= buff_CP.DATAOUT26
CP_s[27] <= buff_CP.DATAOUT27
CP_s[28] <= buff_CP.DATAOUT28
CP_s[29] <= buff_CP.DATAOUT29
CP_s[30] <= buff_CP.DATAOUT30
CP_s[31] <= buff_CP.DATAOUT31
dato_s[0] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[1] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[2] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[3] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[4] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[5] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[6] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[7] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[8] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[9] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[10] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[11] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[12] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[13] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[14] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[15] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[16] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[17] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[18] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[19] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[20] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[21] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[22] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[23] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[24] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[25] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[26] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[27] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[28] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[29] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[30] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[31] <= v_dato_s.DB_MAX_OUTPUT_PORT_TYPE
val_s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
fifo_llena <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaDL:eDL
reloj => reg32pe:RDL_instr.reloj
reloj => reg32pe:RDL_CP.reloj
reloj => BR_y_corto:BRycorto.reloj
Pcero => reg32pe:RDL_instr.Pcero
Pcero => reg32pe:RDL_CP.Pcero
Pcero => BR_y_corto:BRycorto.Pcero
instr_e[0] => mux2_32:minyec_DL.d0[0]
instr_e[1] => mux2_32:minyec_DL.d0[1]
instr_e[2] => mux2_32:minyec_DL.d0[2]
instr_e[3] => mux2_32:minyec_DL.d0[3]
instr_e[4] => mux2_32:minyec_DL.d0[4]
instr_e[5] => mux2_32:minyec_DL.d0[5]
instr_e[6] => mux2_32:minyec_DL.d0[6]
instr_e[7] => mux2_32:minyec_DL.d0[7]
instr_e[8] => mux2_32:minyec_DL.d0[8]
instr_e[9] => mux2_32:minyec_DL.d0[9]
instr_e[10] => mux2_32:minyec_DL.d0[10]
instr_e[11] => mux2_32:minyec_DL.d0[11]
instr_e[12] => mux2_32:minyec_DL.d0[12]
instr_e[13] => mux2_32:minyec_DL.d0[13]
instr_e[14] => mux2_32:minyec_DL.d0[14]
instr_e[15] => mux2_32:minyec_DL.d0[15]
instr_e[16] => mux2_32:minyec_DL.d0[16]
instr_e[17] => mux2_32:minyec_DL.d0[17]
instr_e[18] => mux2_32:minyec_DL.d0[18]
instr_e[19] => mux2_32:minyec_DL.d0[19]
instr_e[20] => mux2_32:minyec_DL.d0[20]
instr_e[21] => mux2_32:minyec_DL.d0[21]
instr_e[22] => mux2_32:minyec_DL.d0[22]
instr_e[23] => mux2_32:minyec_DL.d0[23]
instr_e[24] => mux2_32:minyec_DL.d0[24]
instr_e[25] => mux2_32:minyec_DL.d0[25]
instr_e[26] => mux2_32:minyec_DL.d0[26]
instr_e[27] => mux2_32:minyec_DL.d0[27]
instr_e[28] => mux2_32:minyec_DL.d0[28]
instr_e[29] => mux2_32:minyec_DL.d0[29]
instr_e[30] => mux2_32:minyec_DL.d0[30]
instr_e[31] => mux2_32:minyec_DL.d0[31]
CP_e[0] => reg32pe:RDL_CP.e[0]
CP_e[1] => reg32pe:RDL_CP.e[1]
CP_e[2] => reg32pe:RDL_CP.e[2]
CP_e[3] => reg32pe:RDL_CP.e[3]
CP_e[4] => reg32pe:RDL_CP.e[4]
CP_e[5] => reg32pe:RDL_CP.e[5]
CP_e[6] => reg32pe:RDL_CP.e[6]
CP_e[7] => reg32pe:RDL_CP.e[7]
CP_e[8] => reg32pe:RDL_CP.e[8]
CP_e[9] => reg32pe:RDL_CP.e[9]
CP_e[10] => reg32pe:RDL_CP.e[10]
CP_e[11] => reg32pe:RDL_CP.e[11]
CP_e[12] => reg32pe:RDL_CP.e[12]
CP_e[13] => reg32pe:RDL_CP.e[13]
CP_e[14] => reg32pe:RDL_CP.e[14]
CP_e[15] => reg32pe:RDL_CP.e[15]
CP_e[16] => reg32pe:RDL_CP.e[16]
CP_e[17] => reg32pe:RDL_CP.e[17]
CP_e[18] => reg32pe:RDL_CP.e[18]
CP_e[19] => reg32pe:RDL_CP.e[19]
CP_e[20] => reg32pe:RDL_CP.e[20]
CP_e[21] => reg32pe:RDL_CP.e[21]
CP_e[22] => reg32pe:RDL_CP.e[22]
CP_e[23] => reg32pe:RDL_CP.e[23]
CP_e[24] => reg32pe:RDL_CP.e[24]
CP_e[25] => reg32pe:RDL_CP.e[25]
CP_e[26] => reg32pe:RDL_CP.e[26]
CP_e[27] => reg32pe:RDL_CP.e[27]
CP_e[28] => reg32pe:RDL_CP.e[28]
CP_e[29] => reg32pe:RDL_CP.e[29]
CP_e[30] => reg32pe:RDL_CP.e[30]
CP_e[31] => reg32pe:RDL_CP.e[31]
DE[0] => BR_y_corto:BRycorto.DE[0]
DE[1] => BR_y_corto:BRycorto.DE[1]
DE[2] => BR_y_corto:BRycorto.DE[2]
DE[3] => BR_y_corto:BRycorto.DE[3]
DE[4] => BR_y_corto:BRycorto.DE[4]
DE[5] => BR_y_corto:BRycorto.DE[5]
DE[6] => BR_y_corto:BRycorto.DE[6]
DE[7] => BR_y_corto:BRycorto.DE[7]
DE[8] => BR_y_corto:BRycorto.DE[8]
DE[9] => BR_y_corto:BRycorto.DE[9]
DE[10] => BR_y_corto:BRycorto.DE[10]
DE[11] => BR_y_corto:BRycorto.DE[11]
DE[12] => BR_y_corto:BRycorto.DE[12]
DE[13] => BR_y_corto:BRycorto.DE[13]
DE[14] => BR_y_corto:BRycorto.DE[14]
DE[15] => BR_y_corto:BRycorto.DE[15]
DE[16] => BR_y_corto:BRycorto.DE[16]
DE[17] => BR_y_corto:BRycorto.DE[17]
DE[18] => BR_y_corto:BRycorto.DE[18]
DE[19] => BR_y_corto:BRycorto.DE[19]
DE[20] => BR_y_corto:BRycorto.DE[20]
DE[21] => BR_y_corto:BRycorto.DE[21]
DE[22] => BR_y_corto:BRycorto.DE[22]
DE[23] => BR_y_corto:BRycorto.DE[23]
DE[24] => BR_y_corto:BRycorto.DE[24]
DE[25] => BR_y_corto:BRycorto.DE[25]
DE[26] => BR_y_corto:BRycorto.DE[26]
DE[27] => BR_y_corto:BRycorto.DE[27]
DE[28] => BR_y_corto:BRycorto.DE[28]
DE[29] => BR_y_corto:BRycorto.DE[29]
DE[30] => BR_y_corto:BRycorto.DE[30]
DE[31] => BR_y_corto:BRycorto.DE[31]
fmti_tipo[0] => FMTI:fmtimm.fmti_tipo[0]
fmti_tipo[1] => FMTI:fmtimm.fmti_tipo[1]
fmti_tipo[2] => FMTI:fmtimm.fmti_tipo[2]
IDE_e[0] => BR_y_corto:BRycorto.IDE[0]
IDE_e[1] => BR_y_corto:BRycorto.IDE[1]
IDE_e[2] => BR_y_corto:BRycorto.IDE[2]
IDE_e[3] => BR_y_corto:BRycorto.IDE[3]
IDE_e[4] => BR_y_corto:BRycorto.IDE[4]
PBR => BR_y_corto:BRycorto.PE
instr_s[0] <= reg32pe:RDL_instr.s[0]
instr_s[1] <= reg32pe:RDL_instr.s[1]
instr_s[2] <= reg32pe:RDL_instr.s[2]
instr_s[3] <= reg32pe:RDL_instr.s[3]
instr_s[4] <= reg32pe:RDL_instr.s[4]
instr_s[5] <= reg32pe:RDL_instr.s[5]
instr_s[6] <= reg32pe:RDL_instr.s[6]
instr_s[7] <= reg32pe:RDL_instr.s[7]
instr_s[8] <= reg32pe:RDL_instr.s[8]
instr_s[9] <= reg32pe:RDL_instr.s[9]
instr_s[10] <= reg32pe:RDL_instr.s[10]
instr_s[11] <= reg32pe:RDL_instr.s[11]
instr_s[12] <= reg32pe:RDL_instr.s[12]
instr_s[13] <= reg32pe:RDL_instr.s[13]
instr_s[14] <= reg32pe:RDL_instr.s[14]
instr_s[15] <= reg32pe:RDL_instr.s[15]
instr_s[16] <= reg32pe:RDL_instr.s[16]
instr_s[17] <= reg32pe:RDL_instr.s[17]
instr_s[18] <= reg32pe:RDL_instr.s[18]
instr_s[19] <= reg32pe:RDL_instr.s[19]
instr_s[20] <= reg32pe:RDL_instr.s[20]
instr_s[21] <= reg32pe:RDL_instr.s[21]
instr_s[22] <= reg32pe:RDL_instr.s[22]
instr_s[23] <= reg32pe:RDL_instr.s[23]
instr_s[24] <= reg32pe:RDL_instr.s[24]
instr_s[25] <= reg32pe:RDL_instr.s[25]
instr_s[26] <= reg32pe:RDL_instr.s[26]
instr_s[27] <= reg32pe:RDL_instr.s[27]
instr_s[28] <= reg32pe:RDL_instr.s[28]
instr_s[29] <= reg32pe:RDL_instr.s[29]
instr_s[30] <= reg32pe:RDL_instr.s[30]
instr_s[31] <= reg32pe:RDL_instr.s[31]
CP_s[0] <= reg32pe:RDL_CP.s[0]
CP_s[1] <= reg32pe:RDL_CP.s[1]
CP_s[2] <= reg32pe:RDL_CP.s[2]
CP_s[3] <= reg32pe:RDL_CP.s[3]
CP_s[4] <= reg32pe:RDL_CP.s[4]
CP_s[5] <= reg32pe:RDL_CP.s[5]
CP_s[6] <= reg32pe:RDL_CP.s[6]
CP_s[7] <= reg32pe:RDL_CP.s[7]
CP_s[8] <= reg32pe:RDL_CP.s[8]
CP_s[9] <= reg32pe:RDL_CP.s[9]
CP_s[10] <= reg32pe:RDL_CP.s[10]
CP_s[11] <= reg32pe:RDL_CP.s[11]
CP_s[12] <= reg32pe:RDL_CP.s[12]
CP_s[13] <= reg32pe:RDL_CP.s[13]
CP_s[14] <= reg32pe:RDL_CP.s[14]
CP_s[15] <= reg32pe:RDL_CP.s[15]
CP_s[16] <= reg32pe:RDL_CP.s[16]
CP_s[17] <= reg32pe:RDL_CP.s[17]
CP_s[18] <= reg32pe:RDL_CP.s[18]
CP_s[19] <= reg32pe:RDL_CP.s[19]
CP_s[20] <= reg32pe:RDL_CP.s[20]
CP_s[21] <= reg32pe:RDL_CP.s[21]
CP_s[22] <= reg32pe:RDL_CP.s[22]
CP_s[23] <= reg32pe:RDL_CP.s[23]
CP_s[24] <= reg32pe:RDL_CP.s[24]
CP_s[25] <= reg32pe:RDL_CP.s[25]
CP_s[26] <= reg32pe:RDL_CP.s[26]
CP_s[27] <= reg32pe:RDL_CP.s[27]
CP_s[28] <= reg32pe:RDL_CP.s[28]
CP_s[29] <= reg32pe:RDL_CP.s[29]
CP_s[30] <= reg32pe:RDL_CP.s[30]
CP_s[31] <= reg32pe:RDL_CP.s[31]
L1[0] <= BR_y_corto:BRycorto.L1[0]
L1[1] <= BR_y_corto:BRycorto.L1[1]
L1[2] <= BR_y_corto:BRycorto.L1[2]
L1[3] <= BR_y_corto:BRycorto.L1[3]
L1[4] <= BR_y_corto:BRycorto.L1[4]
L1[5] <= BR_y_corto:BRycorto.L1[5]
L1[6] <= BR_y_corto:BRycorto.L1[6]
L1[7] <= BR_y_corto:BRycorto.L1[7]
L1[8] <= BR_y_corto:BRycorto.L1[8]
L1[9] <= BR_y_corto:BRycorto.L1[9]
L1[10] <= BR_y_corto:BRycorto.L1[10]
L1[11] <= BR_y_corto:BRycorto.L1[11]
L1[12] <= BR_y_corto:BRycorto.L1[12]
L1[13] <= BR_y_corto:BRycorto.L1[13]
L1[14] <= BR_y_corto:BRycorto.L1[14]
L1[15] <= BR_y_corto:BRycorto.L1[15]
L1[16] <= BR_y_corto:BRycorto.L1[16]
L1[17] <= BR_y_corto:BRycorto.L1[17]
L1[18] <= BR_y_corto:BRycorto.L1[18]
L1[19] <= BR_y_corto:BRycorto.L1[19]
L1[20] <= BR_y_corto:BRycorto.L1[20]
L1[21] <= BR_y_corto:BRycorto.L1[21]
L1[22] <= BR_y_corto:BRycorto.L1[22]
L1[23] <= BR_y_corto:BRycorto.L1[23]
L1[24] <= BR_y_corto:BRycorto.L1[24]
L1[25] <= BR_y_corto:BRycorto.L1[25]
L1[26] <= BR_y_corto:BRycorto.L1[26]
L1[27] <= BR_y_corto:BRycorto.L1[27]
L1[28] <= BR_y_corto:BRycorto.L1[28]
L1[29] <= BR_y_corto:BRycorto.L1[29]
L1[30] <= BR_y_corto:BRycorto.L1[30]
L1[31] <= BR_y_corto:BRycorto.L1[31]
L2[0] <= BR_y_corto:BRycorto.L2[0]
L2[1] <= BR_y_corto:BRycorto.L2[1]
L2[2] <= BR_y_corto:BRycorto.L2[2]
L2[3] <= BR_y_corto:BRycorto.L2[3]
L2[4] <= BR_y_corto:BRycorto.L2[4]
L2[5] <= BR_y_corto:BRycorto.L2[5]
L2[6] <= BR_y_corto:BRycorto.L2[6]
L2[7] <= BR_y_corto:BRycorto.L2[7]
L2[8] <= BR_y_corto:BRycorto.L2[8]
L2[9] <= BR_y_corto:BRycorto.L2[9]
L2[10] <= BR_y_corto:BRycorto.L2[10]
L2[11] <= BR_y_corto:BRycorto.L2[11]
L2[12] <= BR_y_corto:BRycorto.L2[12]
L2[13] <= BR_y_corto:BRycorto.L2[13]
L2[14] <= BR_y_corto:BRycorto.L2[14]
L2[15] <= BR_y_corto:BRycorto.L2[15]
L2[16] <= BR_y_corto:BRycorto.L2[16]
L2[17] <= BR_y_corto:BRycorto.L2[17]
L2[18] <= BR_y_corto:BRycorto.L2[18]
L2[19] <= BR_y_corto:BRycorto.L2[19]
L2[20] <= BR_y_corto:BRycorto.L2[20]
L2[21] <= BR_y_corto:BRycorto.L2[21]
L2[22] <= BR_y_corto:BRycorto.L2[22]
L2[23] <= BR_y_corto:BRycorto.L2[23]
L2[24] <= BR_y_corto:BRycorto.L2[24]
L2[25] <= BR_y_corto:BRycorto.L2[25]
L2[26] <= BR_y_corto:BRycorto.L2[26]
L2[27] <= BR_y_corto:BRycorto.L2[27]
L2[28] <= BR_y_corto:BRycorto.L2[28]
L2[29] <= BR_y_corto:BRycorto.L2[29]
L2[30] <= BR_y_corto:BRycorto.L2[30]
L2[31] <= BR_y_corto:BRycorto.L2[31]
imm[0] <= FMTI:fmtimm.s[0]
imm[1] <= FMTI:fmtimm.s[1]
imm[2] <= FMTI:fmtimm.s[2]
imm[3] <= FMTI:fmtimm.s[3]
imm[4] <= FMTI:fmtimm.s[4]
imm[5] <= FMTI:fmtimm.s[5]
imm[6] <= FMTI:fmtimm.s[6]
imm[7] <= FMTI:fmtimm.s[7]
imm[8] <= FMTI:fmtimm.s[8]
imm[9] <= FMTI:fmtimm.s[9]
imm[10] <= FMTI:fmtimm.s[10]
imm[11] <= FMTI:fmtimm.s[11]
imm[12] <= FMTI:fmtimm.s[12]
imm[13] <= FMTI:fmtimm.s[13]
imm[14] <= FMTI:fmtimm.s[14]
imm[15] <= FMTI:fmtimm.s[15]
imm[16] <= FMTI:fmtimm.s[16]
imm[17] <= FMTI:fmtimm.s[17]
imm[18] <= FMTI:fmtimm.s[18]
imm[19] <= FMTI:fmtimm.s[19]
imm[20] <= FMTI:fmtimm.s[20]
imm[21] <= FMTI:fmtimm.s[21]
imm[22] <= FMTI:fmtimm.s[22]
imm[23] <= FMTI:fmtimm.s[23]
imm[24] <= FMTI:fmtimm.s[24]
imm[25] <= FMTI:fmtimm.s[25]
imm[26] <= FMTI:fmtimm.s[26]
imm[27] <= FMTI:fmtimm.s[27]
imm[28] <= FMTI:fmtimm.s[28]
imm[29] <= FMTI:fmtimm.s[29]
imm[30] <= FMTI:fmtimm.s[30]
imm[31] <= FMTI:fmtimm.s[31]
IDL1_s[0] <= reg32pe:RDL_instr.s[15]
IDL1_s[1] <= reg32pe:RDL_instr.s[16]
IDL1_s[2] <= reg32pe:RDL_instr.s[17]
IDL1_s[3] <= reg32pe:RDL_instr.s[18]
IDL1_s[4] <= reg32pe:RDL_instr.s[19]
IDL2_s[0] <= reg32pe:RDL_instr.s[20]
IDL2_s[1] <= reg32pe:RDL_instr.s[21]
IDL2_s[2] <= reg32pe:RDL_instr.s[22]
IDL2_s[3] <= reg32pe:RDL_instr.s[23]
IDL2_s[4] <= reg32pe:RDL_instr.s[24]
IDE_s[0] <= reg32pe:RDL_instr.s[7]
IDE_s[1] <= reg32pe:RDL_instr.s[8]
IDE_s[2] <= reg32pe:RDL_instr.s[9]
IDE_s[3] <= reg32pe:RDL_instr.s[10]
IDE_s[4] <= reg32pe:RDL_instr.s[11]
bloq_DL => reg32pe:RDL_instr.pe
bloq_DL => reg32pe:RDL_CP.pe
inyec_DL => mux2_32:minyec_DL.SEL


|ensamblado_procesador|ensambladoUP:UP|etapaDL:eDL|mux2_32:minyec_DL
d0[0] => Selector31.IN3
d0[1] => Selector30.IN3
d0[2] => Selector29.IN3
d0[3] => Selector28.IN3
d0[4] => Selector27.IN3
d0[5] => Selector26.IN3
d0[6] => Selector25.IN3
d0[7] => Selector24.IN3
d0[8] => Selector23.IN3
d0[9] => Selector22.IN3
d0[10] => Selector21.IN3
d0[11] => Selector20.IN3
d0[12] => Selector19.IN3
d0[13] => Selector18.IN3
d0[14] => Selector17.IN3
d0[15] => Selector16.IN3
d0[16] => Selector15.IN3
d0[17] => Selector14.IN3
d0[18] => Selector13.IN3
d0[19] => Selector12.IN3
d0[20] => Selector11.IN3
d0[21] => Selector10.IN3
d0[22] => Selector9.IN3
d0[23] => Selector8.IN3
d0[24] => Selector7.IN3
d0[25] => Selector6.IN3
d0[26] => Selector5.IN3
d0[27] => Selector4.IN3
d0[28] => Selector3.IN3
d0[29] => Selector2.IN3
d0[30] => Selector1.IN3
d0[31] => Selector0.IN3
d1[0] => Selector31.IN4
d1[1] => Selector30.IN4
d1[2] => Selector29.IN4
d1[3] => Selector28.IN4
d1[4] => Selector27.IN4
d1[5] => Selector26.IN4
d1[6] => Selector25.IN4
d1[7] => Selector24.IN4
d1[8] => Selector23.IN4
d1[9] => Selector22.IN4
d1[10] => Selector21.IN4
d1[11] => Selector20.IN4
d1[12] => Selector19.IN4
d1[13] => Selector18.IN4
d1[14] => Selector17.IN4
d1[15] => Selector16.IN4
d1[16] => Selector15.IN4
d1[17] => Selector14.IN4
d1[18] => Selector13.IN4
d1[19] => Selector12.IN4
d1[20] => Selector11.IN4
d1[21] => Selector10.IN4
d1[22] => Selector9.IN4
d1[23] => Selector8.IN4
d1[24] => Selector7.IN4
d1[25] => Selector6.IN4
d1[26] => Selector5.IN4
d1[27] => Selector4.IN4
d1[28] => Selector3.IN4
d1[29] => Selector2.IN4
d1[30] => Selector1.IN4
d1[31] => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector1.IN5
SEL => Selector2.IN5
SEL => Selector3.IN5
SEL => Selector4.IN5
SEL => Selector5.IN5
SEL => Selector6.IN5
SEL => Selector7.IN5
SEL => Selector8.IN5
SEL => Selector9.IN5
SEL => Selector10.IN5
SEL => Selector11.IN5
SEL => Selector12.IN5
SEL => Selector13.IN5
SEL => Selector14.IN5
SEL => Selector15.IN5
SEL => Selector16.IN5
SEL => Selector17.IN5
SEL => Selector18.IN5
SEL => Selector19.IN5
SEL => Selector20.IN5
SEL => Selector21.IN5
SEL => Selector22.IN5
SEL => Selector23.IN5
SEL => Selector24.IN5
SEL => Selector25.IN5
SEL => Selector26.IN5
SEL => Selector27.IN5
SEL => Selector28.IN5
SEL => Selector29.IN5
SEL => Selector30.IN5
SEL => Selector31.IN5
SEL => Selector0.IN1
SEL => Selector1.IN1
SEL => Selector2.IN1
SEL => Selector3.IN1
SEL => Selector4.IN1
SEL => Selector5.IN1
SEL => Selector6.IN1
SEL => Selector7.IN1
SEL => Selector8.IN1
SEL => Selector9.IN1
SEL => Selector10.IN1
SEL => Selector11.IN1
SEL => Selector12.IN1
SEL => Selector13.IN1
SEL => Selector14.IN1
SEL => Selector15.IN1
SEL => Selector16.IN1
SEL => Selector17.IN1
SEL => Selector18.IN1
SEL => Selector19.IN1
SEL => Selector20.IN1
SEL => Selector21.IN1
SEL => Selector22.IN1
SEL => Selector23.IN1
SEL => Selector24.IN1
SEL => Selector25.IN1
SEL => Selector26.IN1
SEL => Selector27.IN1
SEL => Selector28.IN1
SEL => Selector29.IN1
SEL => Selector30.IN1
SEL => Selector31.IN1
s[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_instr
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
reloj => s[5]~reg0.CLK
reloj => s[6]~reg0.CLK
reloj => s[7]~reg0.CLK
reloj => s[8]~reg0.CLK
reloj => s[9]~reg0.CLK
reloj => s[10]~reg0.CLK
reloj => s[11]~reg0.CLK
reloj => s[12]~reg0.CLK
reloj => s[13]~reg0.CLK
reloj => s[14]~reg0.CLK
reloj => s[15]~reg0.CLK
reloj => s[16]~reg0.CLK
reloj => s[17]~reg0.CLK
reloj => s[18]~reg0.CLK
reloj => s[19]~reg0.CLK
reloj => s[20]~reg0.CLK
reloj => s[21]~reg0.CLK
reloj => s[22]~reg0.CLK
reloj => s[23]~reg0.CLK
reloj => s[24]~reg0.CLK
reloj => s[25]~reg0.CLK
reloj => s[26]~reg0.CLK
reloj => s[27]~reg0.CLK
reloj => s[28]~reg0.CLK
reloj => s[29]~reg0.CLK
reloj => s[30]~reg0.CLK
reloj => s[31]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
Pcero => s[5]~reg0.ACLR
Pcero => s[6]~reg0.ACLR
Pcero => s[7]~reg0.ACLR
Pcero => s[8]~reg0.ACLR
Pcero => s[9]~reg0.ACLR
Pcero => s[10]~reg0.ACLR
Pcero => s[11]~reg0.ACLR
Pcero => s[12]~reg0.ACLR
Pcero => s[13]~reg0.ACLR
Pcero => s[14]~reg0.ACLR
Pcero => s[15]~reg0.ACLR
Pcero => s[16]~reg0.ACLR
Pcero => s[17]~reg0.ACLR
Pcero => s[18]~reg0.ACLR
Pcero => s[19]~reg0.ACLR
Pcero => s[20]~reg0.ACLR
Pcero => s[21]~reg0.ACLR
Pcero => s[22]~reg0.ACLR
Pcero => s[23]~reg0.ACLR
Pcero => s[24]~reg0.ACLR
Pcero => s[25]~reg0.ACLR
Pcero => s[26]~reg0.ACLR
Pcero => s[27]~reg0.ACLR
Pcero => s[28]~reg0.ACLR
Pcero => s[29]~reg0.ACLR
Pcero => s[30]~reg0.ACLR
Pcero => s[31]~reg0.ACLR
pe => s[0]~reg0.ENA
pe => s[1]~reg0.ENA
pe => s[2]~reg0.ENA
pe => s[3]~reg0.ENA
pe => s[4]~reg0.ENA
pe => s[5]~reg0.ENA
pe => s[6]~reg0.ENA
pe => s[7]~reg0.ENA
pe => s[8]~reg0.ENA
pe => s[9]~reg0.ENA
pe => s[10]~reg0.ENA
pe => s[11]~reg0.ENA
pe => s[12]~reg0.ENA
pe => s[13]~reg0.ENA
pe => s[14]~reg0.ENA
pe => s[15]~reg0.ENA
pe => s[16]~reg0.ENA
pe => s[17]~reg0.ENA
pe => s[18]~reg0.ENA
pe => s[19]~reg0.ENA
pe => s[20]~reg0.ENA
pe => s[21]~reg0.ENA
pe => s[22]~reg0.ENA
pe => s[23]~reg0.ENA
pe => s[24]~reg0.ENA
pe => s[25]~reg0.ENA
pe => s[26]~reg0.ENA
pe => s[27]~reg0.ENA
pe => s[28]~reg0.ENA
pe => s[29]~reg0.ENA
pe => s[30]~reg0.ENA
pe => s[31]~reg0.ENA
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
e[5] => s[5]~reg0.DATAIN
e[6] => s[6]~reg0.DATAIN
e[7] => s[7]~reg0.DATAIN
e[8] => s[8]~reg0.DATAIN
e[9] => s[9]~reg0.DATAIN
e[10] => s[10]~reg0.DATAIN
e[11] => s[11]~reg0.DATAIN
e[12] => s[12]~reg0.DATAIN
e[13] => s[13]~reg0.DATAIN
e[14] => s[14]~reg0.DATAIN
e[15] => s[15]~reg0.DATAIN
e[16] => s[16]~reg0.DATAIN
e[17] => s[17]~reg0.DATAIN
e[18] => s[18]~reg0.DATAIN
e[19] => s[19]~reg0.DATAIN
e[20] => s[20]~reg0.DATAIN
e[21] => s[21]~reg0.DATAIN
e[22] => s[22]~reg0.DATAIN
e[23] => s[23]~reg0.DATAIN
e[24] => s[24]~reg0.DATAIN
e[25] => s[25]~reg0.DATAIN
e[26] => s[26]~reg0.DATAIN
e[27] => s[27]~reg0.DATAIN
e[28] => s[28]~reg0.DATAIN
e[29] => s[29]~reg0.DATAIN
e[30] => s[30]~reg0.DATAIN
e[31] => s[31]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaDL:eDL|reg32pe:RDL_CP
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
reloj => s[5]~reg0.CLK
reloj => s[6]~reg0.CLK
reloj => s[7]~reg0.CLK
reloj => s[8]~reg0.CLK
reloj => s[9]~reg0.CLK
reloj => s[10]~reg0.CLK
reloj => s[11]~reg0.CLK
reloj => s[12]~reg0.CLK
reloj => s[13]~reg0.CLK
reloj => s[14]~reg0.CLK
reloj => s[15]~reg0.CLK
reloj => s[16]~reg0.CLK
reloj => s[17]~reg0.CLK
reloj => s[18]~reg0.CLK
reloj => s[19]~reg0.CLK
reloj => s[20]~reg0.CLK
reloj => s[21]~reg0.CLK
reloj => s[22]~reg0.CLK
reloj => s[23]~reg0.CLK
reloj => s[24]~reg0.CLK
reloj => s[25]~reg0.CLK
reloj => s[26]~reg0.CLK
reloj => s[27]~reg0.CLK
reloj => s[28]~reg0.CLK
reloj => s[29]~reg0.CLK
reloj => s[30]~reg0.CLK
reloj => s[31]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
Pcero => s[5]~reg0.ACLR
Pcero => s[6]~reg0.ACLR
Pcero => s[7]~reg0.ACLR
Pcero => s[8]~reg0.ACLR
Pcero => s[9]~reg0.ACLR
Pcero => s[10]~reg0.ACLR
Pcero => s[11]~reg0.ACLR
Pcero => s[12]~reg0.ACLR
Pcero => s[13]~reg0.ACLR
Pcero => s[14]~reg0.ACLR
Pcero => s[15]~reg0.ACLR
Pcero => s[16]~reg0.ACLR
Pcero => s[17]~reg0.ACLR
Pcero => s[18]~reg0.ACLR
Pcero => s[19]~reg0.ACLR
Pcero => s[20]~reg0.ACLR
Pcero => s[21]~reg0.ACLR
Pcero => s[22]~reg0.ACLR
Pcero => s[23]~reg0.ACLR
Pcero => s[24]~reg0.ACLR
Pcero => s[25]~reg0.ACLR
Pcero => s[26]~reg0.ACLR
Pcero => s[27]~reg0.ACLR
Pcero => s[28]~reg0.ACLR
Pcero => s[29]~reg0.ACLR
Pcero => s[30]~reg0.ACLR
Pcero => s[31]~reg0.ACLR
pe => s[0]~reg0.ENA
pe => s[1]~reg0.ENA
pe => s[2]~reg0.ENA
pe => s[3]~reg0.ENA
pe => s[4]~reg0.ENA
pe => s[5]~reg0.ENA
pe => s[6]~reg0.ENA
pe => s[7]~reg0.ENA
pe => s[8]~reg0.ENA
pe => s[9]~reg0.ENA
pe => s[10]~reg0.ENA
pe => s[11]~reg0.ENA
pe => s[12]~reg0.ENA
pe => s[13]~reg0.ENA
pe => s[14]~reg0.ENA
pe => s[15]~reg0.ENA
pe => s[16]~reg0.ENA
pe => s[17]~reg0.ENA
pe => s[18]~reg0.ENA
pe => s[19]~reg0.ENA
pe => s[20]~reg0.ENA
pe => s[21]~reg0.ENA
pe => s[22]~reg0.ENA
pe => s[23]~reg0.ENA
pe => s[24]~reg0.ENA
pe => s[25]~reg0.ENA
pe => s[26]~reg0.ENA
pe => s[27]~reg0.ENA
pe => s[28]~reg0.ENA
pe => s[29]~reg0.ENA
pe => s[30]~reg0.ENA
pe => s[31]~reg0.ENA
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
e[5] => s[5]~reg0.DATAIN
e[6] => s[6]~reg0.DATAIN
e[7] => s[7]~reg0.DATAIN
e[8] => s[8]~reg0.DATAIN
e[9] => s[9]~reg0.DATAIN
e[10] => s[10]~reg0.DATAIN
e[11] => s[11]~reg0.DATAIN
e[12] => s[12]~reg0.DATAIN
e[13] => s[13]~reg0.DATAIN
e[14] => s[14]~reg0.DATAIN
e[15] => s[15]~reg0.DATAIN
e[16] => s[16]~reg0.DATAIN
e[17] => s[17]~reg0.DATAIN
e[18] => s[18]~reg0.DATAIN
e[19] => s[19]~reg0.DATAIN
e[20] => s[20]~reg0.DATAIN
e[21] => s[21]~reg0.DATAIN
e[22] => s[22]~reg0.DATAIN
e[23] => s[23]~reg0.DATAIN
e[24] => s[24]~reg0.DATAIN
e[25] => s[25]~reg0.DATAIN
e[26] => s[26]~reg0.DATAIN
e[27] => s[27]~reg0.DATAIN
e[28] => s[28]~reg0.DATAIN
e[29] => s[29]~reg0.DATAIN
e[30] => s[30]~reg0.DATAIN
e[31] => s[31]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto
reloj => control_cortocircuitos:contCorto.reloj
reloj => BR:BancoR.reloj
reloj => reg32:RDE.reloj
Pcero => control_cortocircuitos:contCorto.Pcero
Pcero => reg32:RDE.Pcero
IDL1[0] => control_cortocircuitos:contCorto.IDL1[0]
IDL1[0] => BR:BancoR.IDL1[0]
IDL1[1] => control_cortocircuitos:contCorto.IDL1[1]
IDL1[1] => BR:BancoR.IDL1[1]
IDL1[2] => control_cortocircuitos:contCorto.IDL1[2]
IDL1[2] => BR:BancoR.IDL1[2]
IDL1[3] => control_cortocircuitos:contCorto.IDL1[3]
IDL1[3] => BR:BancoR.IDL1[3]
IDL1[4] => control_cortocircuitos:contCorto.IDL1[4]
IDL1[4] => BR:BancoR.IDL1[4]
IDL2[0] => control_cortocircuitos:contCorto.IDL2[0]
IDL2[0] => BR:BancoR.IDL2[0]
IDL2[1] => control_cortocircuitos:contCorto.IDL2[1]
IDL2[1] => BR:BancoR.IDL2[1]
IDL2[2] => control_cortocircuitos:contCorto.IDL2[2]
IDL2[2] => BR:BancoR.IDL2[2]
IDL2[3] => control_cortocircuitos:contCorto.IDL2[3]
IDL2[3] => BR:BancoR.IDL2[3]
IDL2[4] => control_cortocircuitos:contCorto.IDL2[4]
IDL2[4] => BR:BancoR.IDL2[4]
IDE[0] => control_cortocircuitos:contCorto.IDE[0]
IDE[0] => BR:BancoR.IDE[0]
IDE[1] => control_cortocircuitos:contCorto.IDE[1]
IDE[1] => BR:BancoR.IDE[1]
IDE[2] => control_cortocircuitos:contCorto.IDE[2]
IDE[2] => BR:BancoR.IDE[2]
IDE[3] => control_cortocircuitos:contCorto.IDE[3]
IDE[3] => BR:BancoR.IDE[3]
IDE[4] => control_cortocircuitos:contCorto.IDE[4]
IDE[4] => BR:BancoR.IDE[4]
PE => control_cortocircuitos:contCorto.PE
PE => BR:BancoR.PE
DE[0] => BR:BancoR.DE[0]
DE[0] => reg32:RDE.e[0]
DE[1] => BR:BancoR.DE[1]
DE[1] => reg32:RDE.e[1]
DE[2] => BR:BancoR.DE[2]
DE[2] => reg32:RDE.e[2]
DE[3] => BR:BancoR.DE[3]
DE[3] => reg32:RDE.e[3]
DE[4] => BR:BancoR.DE[4]
DE[4] => reg32:RDE.e[4]
DE[5] => BR:BancoR.DE[5]
DE[5] => reg32:RDE.e[5]
DE[6] => BR:BancoR.DE[6]
DE[6] => reg32:RDE.e[6]
DE[7] => BR:BancoR.DE[7]
DE[7] => reg32:RDE.e[7]
DE[8] => BR:BancoR.DE[8]
DE[8] => reg32:RDE.e[8]
DE[9] => BR:BancoR.DE[9]
DE[9] => reg32:RDE.e[9]
DE[10] => BR:BancoR.DE[10]
DE[10] => reg32:RDE.e[10]
DE[11] => BR:BancoR.DE[11]
DE[11] => reg32:RDE.e[11]
DE[12] => BR:BancoR.DE[12]
DE[12] => reg32:RDE.e[12]
DE[13] => BR:BancoR.DE[13]
DE[13] => reg32:RDE.e[13]
DE[14] => BR:BancoR.DE[14]
DE[14] => reg32:RDE.e[14]
DE[15] => BR:BancoR.DE[15]
DE[15] => reg32:RDE.e[15]
DE[16] => BR:BancoR.DE[16]
DE[16] => reg32:RDE.e[16]
DE[17] => BR:BancoR.DE[17]
DE[17] => reg32:RDE.e[17]
DE[18] => BR:BancoR.DE[18]
DE[18] => reg32:RDE.e[18]
DE[19] => BR:BancoR.DE[19]
DE[19] => reg32:RDE.e[19]
DE[20] => BR:BancoR.DE[20]
DE[20] => reg32:RDE.e[20]
DE[21] => BR:BancoR.DE[21]
DE[21] => reg32:RDE.e[21]
DE[22] => BR:BancoR.DE[22]
DE[22] => reg32:RDE.e[22]
DE[23] => BR:BancoR.DE[23]
DE[23] => reg32:RDE.e[23]
DE[24] => BR:BancoR.DE[24]
DE[24] => reg32:RDE.e[24]
DE[25] => BR:BancoR.DE[25]
DE[25] => reg32:RDE.e[25]
DE[26] => BR:BancoR.DE[26]
DE[26] => reg32:RDE.e[26]
DE[27] => BR:BancoR.DE[27]
DE[27] => reg32:RDE.e[27]
DE[28] => BR:BancoR.DE[28]
DE[28] => reg32:RDE.e[28]
DE[29] => BR:BancoR.DE[29]
DE[29] => reg32:RDE.e[29]
DE[30] => BR:BancoR.DE[30]
DE[30] => reg32:RDE.e[30]
DE[31] => BR:BancoR.DE[31]
DE[31] => reg32:RDE.e[31]
L1[0] <= mux2_32:mcortoL1.s[0]
L1[1] <= mux2_32:mcortoL1.s[1]
L1[2] <= mux2_32:mcortoL1.s[2]
L1[3] <= mux2_32:mcortoL1.s[3]
L1[4] <= mux2_32:mcortoL1.s[4]
L1[5] <= mux2_32:mcortoL1.s[5]
L1[6] <= mux2_32:mcortoL1.s[6]
L1[7] <= mux2_32:mcortoL1.s[7]
L1[8] <= mux2_32:mcortoL1.s[8]
L1[9] <= mux2_32:mcortoL1.s[9]
L1[10] <= mux2_32:mcortoL1.s[10]
L1[11] <= mux2_32:mcortoL1.s[11]
L1[12] <= mux2_32:mcortoL1.s[12]
L1[13] <= mux2_32:mcortoL1.s[13]
L1[14] <= mux2_32:mcortoL1.s[14]
L1[15] <= mux2_32:mcortoL1.s[15]
L1[16] <= mux2_32:mcortoL1.s[16]
L1[17] <= mux2_32:mcortoL1.s[17]
L1[18] <= mux2_32:mcortoL1.s[18]
L1[19] <= mux2_32:mcortoL1.s[19]
L1[20] <= mux2_32:mcortoL1.s[20]
L1[21] <= mux2_32:mcortoL1.s[21]
L1[22] <= mux2_32:mcortoL1.s[22]
L1[23] <= mux2_32:mcortoL1.s[23]
L1[24] <= mux2_32:mcortoL1.s[24]
L1[25] <= mux2_32:mcortoL1.s[25]
L1[26] <= mux2_32:mcortoL1.s[26]
L1[27] <= mux2_32:mcortoL1.s[27]
L1[28] <= mux2_32:mcortoL1.s[28]
L1[29] <= mux2_32:mcortoL1.s[29]
L1[30] <= mux2_32:mcortoL1.s[30]
L1[31] <= mux2_32:mcortoL1.s[31]
L2[0] <= mux2_32:mcortoL2.s[0]
L2[1] <= mux2_32:mcortoL2.s[1]
L2[2] <= mux2_32:mcortoL2.s[2]
L2[3] <= mux2_32:mcortoL2.s[3]
L2[4] <= mux2_32:mcortoL2.s[4]
L2[5] <= mux2_32:mcortoL2.s[5]
L2[6] <= mux2_32:mcortoL2.s[6]
L2[7] <= mux2_32:mcortoL2.s[7]
L2[8] <= mux2_32:mcortoL2.s[8]
L2[9] <= mux2_32:mcortoL2.s[9]
L2[10] <= mux2_32:mcortoL2.s[10]
L2[11] <= mux2_32:mcortoL2.s[11]
L2[12] <= mux2_32:mcortoL2.s[12]
L2[13] <= mux2_32:mcortoL2.s[13]
L2[14] <= mux2_32:mcortoL2.s[14]
L2[15] <= mux2_32:mcortoL2.s[15]
L2[16] <= mux2_32:mcortoL2.s[16]
L2[17] <= mux2_32:mcortoL2.s[17]
L2[18] <= mux2_32:mcortoL2.s[18]
L2[19] <= mux2_32:mcortoL2.s[19]
L2[20] <= mux2_32:mcortoL2.s[20]
L2[21] <= mux2_32:mcortoL2.s[21]
L2[22] <= mux2_32:mcortoL2.s[22]
L2[23] <= mux2_32:mcortoL2.s[23]
L2[24] <= mux2_32:mcortoL2.s[24]
L2[25] <= mux2_32:mcortoL2.s[25]
L2[26] <= mux2_32:mcortoL2.s[26]
L2[27] <= mux2_32:mcortoL2.s[27]
L2[28] <= mux2_32:mcortoL2.s[28]
L2[29] <= mux2_32:mcortoL2.s[29]
L2[30] <= mux2_32:mcortoL2.s[30]
L2[31] <= mux2_32:mcortoL2.s[31]


|ensamblado_procesador|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|control_cortocircuitos:contCorto
reloj => reg5:RES_IDE.reloj
reloj => reg1:RES_PE.reloj
Pcero => reg5:RES_IDE.Pcero
Pcero => reg1:RES_PE.Pcero
IDL1[0] => Equal0.IN4
IDL1[1] => Equal0.IN3
IDL1[2] => Equal0.IN2
IDL1[3] => Equal0.IN1
IDL1[4] => Equal0.IN0
IDL2[0] => Equal2.IN4
IDL2[1] => Equal2.IN3
IDL2[2] => Equal2.IN2
IDL2[3] => Equal2.IN1
IDL2[4] => Equal2.IN0
IDE[0] => reg5:RES_IDE.e[0]
IDE[1] => reg5:RES_IDE.e[1]
IDE[2] => reg5:RES_IDE.e[2]
IDE[3] => reg5:RES_IDE.e[3]
IDE[4] => reg5:RES_IDE.e[4]
PE => reg1:RES_PE.e
mcortoL1_sel <= mcortoL1_sel.DB_MAX_OUTPUT_PORT_TYPE
mcortoL2_sel <= mcortoL2_sel.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|control_cortocircuitos:contCorto|reg5:RES_IDE
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|control_cortocircuitos:contCorto|reg1:RES_PE
reloj => s~reg0.CLK
Pcero => s~reg0.ACLR
e => s~reg0.DATAIN
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|BR:BancoR
reloj => registros~37.CLK
reloj => registros~0.CLK
reloj => registros~1.CLK
reloj => registros~2.CLK
reloj => registros~3.CLK
reloj => registros~4.CLK
reloj => registros~5.CLK
reloj => registros~6.CLK
reloj => registros~7.CLK
reloj => registros~8.CLK
reloj => registros~9.CLK
reloj => registros~10.CLK
reloj => registros~11.CLK
reloj => registros~12.CLK
reloj => registros~13.CLK
reloj => registros~14.CLK
reloj => registros~15.CLK
reloj => registros~16.CLK
reloj => registros~17.CLK
reloj => registros~18.CLK
reloj => registros~19.CLK
reloj => registros~20.CLK
reloj => registros~21.CLK
reloj => registros~22.CLK
reloj => registros~23.CLK
reloj => registros~24.CLK
reloj => registros~25.CLK
reloj => registros~26.CLK
reloj => registros~27.CLK
reloj => registros~28.CLK
reloj => registros~29.CLK
reloj => registros~30.CLK
reloj => registros~31.CLK
reloj => registros~32.CLK
reloj => registros~33.CLK
reloj => registros~34.CLK
reloj => registros~35.CLK
reloj => registros~36.CLK
reloj => registros.CLK0
IDL1[0] => Equal0.IN4
IDL1[0] => registros.RADDR
IDL1[1] => Equal0.IN3
IDL1[1] => registros.RADDR1
IDL1[2] => Equal0.IN2
IDL1[2] => registros.RADDR2
IDL1[3] => Equal0.IN1
IDL1[3] => registros.RADDR3
IDL1[4] => Equal0.IN0
IDL1[4] => registros.RADDR4
IDL2[0] => Equal1.IN4
IDL2[0] => registros.PORTBRADDR
IDL2[1] => Equal1.IN3
IDL2[1] => registros.PORTBRADDR1
IDL2[2] => Equal1.IN2
IDL2[2] => registros.PORTBRADDR2
IDL2[3] => Equal1.IN1
IDL2[3] => registros.PORTBRADDR3
IDL2[4] => Equal1.IN0
IDL2[4] => registros.PORTBRADDR4
IDE[0] => registros~4.DATAIN
IDE[0] => registros.WADDR
IDE[1] => registros~3.DATAIN
IDE[1] => registros.WADDR1
IDE[2] => registros~2.DATAIN
IDE[2] => registros.WADDR2
IDE[3] => registros~1.DATAIN
IDE[3] => registros.WADDR3
IDE[4] => registros~0.DATAIN
IDE[4] => registros.WADDR4
PE => registros~37.DATAIN
PE => registros.WE
DE[0] => registros~36.DATAIN
DE[0] => registros.DATAIN
DE[1] => registros~35.DATAIN
DE[1] => registros.DATAIN1
DE[2] => registros~34.DATAIN
DE[2] => registros.DATAIN2
DE[3] => registros~33.DATAIN
DE[3] => registros.DATAIN3
DE[4] => registros~32.DATAIN
DE[4] => registros.DATAIN4
DE[5] => registros~31.DATAIN
DE[5] => registros.DATAIN5
DE[6] => registros~30.DATAIN
DE[6] => registros.DATAIN6
DE[7] => registros~29.DATAIN
DE[7] => registros.DATAIN7
DE[8] => registros~28.DATAIN
DE[8] => registros.DATAIN8
DE[9] => registros~27.DATAIN
DE[9] => registros.DATAIN9
DE[10] => registros~26.DATAIN
DE[10] => registros.DATAIN10
DE[11] => registros~25.DATAIN
DE[11] => registros.DATAIN11
DE[12] => registros~24.DATAIN
DE[12] => registros.DATAIN12
DE[13] => registros~23.DATAIN
DE[13] => registros.DATAIN13
DE[14] => registros~22.DATAIN
DE[14] => registros.DATAIN14
DE[15] => registros~21.DATAIN
DE[15] => registros.DATAIN15
DE[16] => registros~20.DATAIN
DE[16] => registros.DATAIN16
DE[17] => registros~19.DATAIN
DE[17] => registros.DATAIN17
DE[18] => registros~18.DATAIN
DE[18] => registros.DATAIN18
DE[19] => registros~17.DATAIN
DE[19] => registros.DATAIN19
DE[20] => registros~16.DATAIN
DE[20] => registros.DATAIN20
DE[21] => registros~15.DATAIN
DE[21] => registros.DATAIN21
DE[22] => registros~14.DATAIN
DE[22] => registros.DATAIN22
DE[23] => registros~13.DATAIN
DE[23] => registros.DATAIN23
DE[24] => registros~12.DATAIN
DE[24] => registros.DATAIN24
DE[25] => registros~11.DATAIN
DE[25] => registros.DATAIN25
DE[26] => registros~10.DATAIN
DE[26] => registros.DATAIN26
DE[27] => registros~9.DATAIN
DE[27] => registros.DATAIN27
DE[28] => registros~8.DATAIN
DE[28] => registros.DATAIN28
DE[29] => registros~7.DATAIN
DE[29] => registros.DATAIN29
DE[30] => registros~6.DATAIN
DE[30] => registros.DATAIN30
DE[31] => registros~5.DATAIN
DE[31] => registros.DATAIN31
L1[0] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[1] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[2] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[3] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[4] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[5] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[6] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[7] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[8] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[9] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[10] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[11] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[12] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[13] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[14] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[15] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[16] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[17] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[18] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[19] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[20] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[21] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[22] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[23] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[24] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[25] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[26] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[27] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[28] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[29] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[30] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L1[31] <= L1.DB_MAX_OUTPUT_PORT_TYPE
L2[0] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[1] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[2] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[3] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[4] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[5] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[6] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[7] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[8] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[9] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[10] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[11] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[12] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[13] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[14] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[15] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[16] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[17] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[18] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[19] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[20] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[21] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[22] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[23] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[24] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[25] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[26] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[27] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[28] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[29] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[30] <= L2.DB_MAX_OUTPUT_PORT_TYPE
L2[31] <= L2.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|reg32:RDE
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
reloj => s[5]~reg0.CLK
reloj => s[6]~reg0.CLK
reloj => s[7]~reg0.CLK
reloj => s[8]~reg0.CLK
reloj => s[9]~reg0.CLK
reloj => s[10]~reg0.CLK
reloj => s[11]~reg0.CLK
reloj => s[12]~reg0.CLK
reloj => s[13]~reg0.CLK
reloj => s[14]~reg0.CLK
reloj => s[15]~reg0.CLK
reloj => s[16]~reg0.CLK
reloj => s[17]~reg0.CLK
reloj => s[18]~reg0.CLK
reloj => s[19]~reg0.CLK
reloj => s[20]~reg0.CLK
reloj => s[21]~reg0.CLK
reloj => s[22]~reg0.CLK
reloj => s[23]~reg0.CLK
reloj => s[24]~reg0.CLK
reloj => s[25]~reg0.CLK
reloj => s[26]~reg0.CLK
reloj => s[27]~reg0.CLK
reloj => s[28]~reg0.CLK
reloj => s[29]~reg0.CLK
reloj => s[30]~reg0.CLK
reloj => s[31]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
Pcero => s[5]~reg0.ACLR
Pcero => s[6]~reg0.ACLR
Pcero => s[7]~reg0.ACLR
Pcero => s[8]~reg0.ACLR
Pcero => s[9]~reg0.ACLR
Pcero => s[10]~reg0.ACLR
Pcero => s[11]~reg0.ACLR
Pcero => s[12]~reg0.ACLR
Pcero => s[13]~reg0.ACLR
Pcero => s[14]~reg0.ACLR
Pcero => s[15]~reg0.ACLR
Pcero => s[16]~reg0.ACLR
Pcero => s[17]~reg0.ACLR
Pcero => s[18]~reg0.ACLR
Pcero => s[19]~reg0.ACLR
Pcero => s[20]~reg0.ACLR
Pcero => s[21]~reg0.ACLR
Pcero => s[22]~reg0.ACLR
Pcero => s[23]~reg0.ACLR
Pcero => s[24]~reg0.ACLR
Pcero => s[25]~reg0.ACLR
Pcero => s[26]~reg0.ACLR
Pcero => s[27]~reg0.ACLR
Pcero => s[28]~reg0.ACLR
Pcero => s[29]~reg0.ACLR
Pcero => s[30]~reg0.ACLR
Pcero => s[31]~reg0.ACLR
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
e[5] => s[5]~reg0.DATAIN
e[6] => s[6]~reg0.DATAIN
e[7] => s[7]~reg0.DATAIN
e[8] => s[8]~reg0.DATAIN
e[9] => s[9]~reg0.DATAIN
e[10] => s[10]~reg0.DATAIN
e[11] => s[11]~reg0.DATAIN
e[12] => s[12]~reg0.DATAIN
e[13] => s[13]~reg0.DATAIN
e[14] => s[14]~reg0.DATAIN
e[15] => s[15]~reg0.DATAIN
e[16] => s[16]~reg0.DATAIN
e[17] => s[17]~reg0.DATAIN
e[18] => s[18]~reg0.DATAIN
e[19] => s[19]~reg0.DATAIN
e[20] => s[20]~reg0.DATAIN
e[21] => s[21]~reg0.DATAIN
e[22] => s[22]~reg0.DATAIN
e[23] => s[23]~reg0.DATAIN
e[24] => s[24]~reg0.DATAIN
e[25] => s[25]~reg0.DATAIN
e[26] => s[26]~reg0.DATAIN
e[27] => s[27]~reg0.DATAIN
e[28] => s[28]~reg0.DATAIN
e[29] => s[29]~reg0.DATAIN
e[30] => s[30]~reg0.DATAIN
e[31] => s[31]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|mux2_32:mcortoL1
d0[0] => Selector31.IN3
d0[1] => Selector30.IN3
d0[2] => Selector29.IN3
d0[3] => Selector28.IN3
d0[4] => Selector27.IN3
d0[5] => Selector26.IN3
d0[6] => Selector25.IN3
d0[7] => Selector24.IN3
d0[8] => Selector23.IN3
d0[9] => Selector22.IN3
d0[10] => Selector21.IN3
d0[11] => Selector20.IN3
d0[12] => Selector19.IN3
d0[13] => Selector18.IN3
d0[14] => Selector17.IN3
d0[15] => Selector16.IN3
d0[16] => Selector15.IN3
d0[17] => Selector14.IN3
d0[18] => Selector13.IN3
d0[19] => Selector12.IN3
d0[20] => Selector11.IN3
d0[21] => Selector10.IN3
d0[22] => Selector9.IN3
d0[23] => Selector8.IN3
d0[24] => Selector7.IN3
d0[25] => Selector6.IN3
d0[26] => Selector5.IN3
d0[27] => Selector4.IN3
d0[28] => Selector3.IN3
d0[29] => Selector2.IN3
d0[30] => Selector1.IN3
d0[31] => Selector0.IN3
d1[0] => Selector31.IN4
d1[1] => Selector30.IN4
d1[2] => Selector29.IN4
d1[3] => Selector28.IN4
d1[4] => Selector27.IN4
d1[5] => Selector26.IN4
d1[6] => Selector25.IN4
d1[7] => Selector24.IN4
d1[8] => Selector23.IN4
d1[9] => Selector22.IN4
d1[10] => Selector21.IN4
d1[11] => Selector20.IN4
d1[12] => Selector19.IN4
d1[13] => Selector18.IN4
d1[14] => Selector17.IN4
d1[15] => Selector16.IN4
d1[16] => Selector15.IN4
d1[17] => Selector14.IN4
d1[18] => Selector13.IN4
d1[19] => Selector12.IN4
d1[20] => Selector11.IN4
d1[21] => Selector10.IN4
d1[22] => Selector9.IN4
d1[23] => Selector8.IN4
d1[24] => Selector7.IN4
d1[25] => Selector6.IN4
d1[26] => Selector5.IN4
d1[27] => Selector4.IN4
d1[28] => Selector3.IN4
d1[29] => Selector2.IN4
d1[30] => Selector1.IN4
d1[31] => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector1.IN5
SEL => Selector2.IN5
SEL => Selector3.IN5
SEL => Selector4.IN5
SEL => Selector5.IN5
SEL => Selector6.IN5
SEL => Selector7.IN5
SEL => Selector8.IN5
SEL => Selector9.IN5
SEL => Selector10.IN5
SEL => Selector11.IN5
SEL => Selector12.IN5
SEL => Selector13.IN5
SEL => Selector14.IN5
SEL => Selector15.IN5
SEL => Selector16.IN5
SEL => Selector17.IN5
SEL => Selector18.IN5
SEL => Selector19.IN5
SEL => Selector20.IN5
SEL => Selector21.IN5
SEL => Selector22.IN5
SEL => Selector23.IN5
SEL => Selector24.IN5
SEL => Selector25.IN5
SEL => Selector26.IN5
SEL => Selector27.IN5
SEL => Selector28.IN5
SEL => Selector29.IN5
SEL => Selector30.IN5
SEL => Selector31.IN5
SEL => Selector0.IN1
SEL => Selector1.IN1
SEL => Selector2.IN1
SEL => Selector3.IN1
SEL => Selector4.IN1
SEL => Selector5.IN1
SEL => Selector6.IN1
SEL => Selector7.IN1
SEL => Selector8.IN1
SEL => Selector9.IN1
SEL => Selector10.IN1
SEL => Selector11.IN1
SEL => Selector12.IN1
SEL => Selector13.IN1
SEL => Selector14.IN1
SEL => Selector15.IN1
SEL => Selector16.IN1
SEL => Selector17.IN1
SEL => Selector18.IN1
SEL => Selector19.IN1
SEL => Selector20.IN1
SEL => Selector21.IN1
SEL => Selector22.IN1
SEL => Selector23.IN1
SEL => Selector24.IN1
SEL => Selector25.IN1
SEL => Selector26.IN1
SEL => Selector27.IN1
SEL => Selector28.IN1
SEL => Selector29.IN1
SEL => Selector30.IN1
SEL => Selector31.IN1
s[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaDL:eDL|BR_y_corto:BRycorto|mux2_32:mcortoL2
d0[0] => Selector31.IN3
d0[1] => Selector30.IN3
d0[2] => Selector29.IN3
d0[3] => Selector28.IN3
d0[4] => Selector27.IN3
d0[5] => Selector26.IN3
d0[6] => Selector25.IN3
d0[7] => Selector24.IN3
d0[8] => Selector23.IN3
d0[9] => Selector22.IN3
d0[10] => Selector21.IN3
d0[11] => Selector20.IN3
d0[12] => Selector19.IN3
d0[13] => Selector18.IN3
d0[14] => Selector17.IN3
d0[15] => Selector16.IN3
d0[16] => Selector15.IN3
d0[17] => Selector14.IN3
d0[18] => Selector13.IN3
d0[19] => Selector12.IN3
d0[20] => Selector11.IN3
d0[21] => Selector10.IN3
d0[22] => Selector9.IN3
d0[23] => Selector8.IN3
d0[24] => Selector7.IN3
d0[25] => Selector6.IN3
d0[26] => Selector5.IN3
d0[27] => Selector4.IN3
d0[28] => Selector3.IN3
d0[29] => Selector2.IN3
d0[30] => Selector1.IN3
d0[31] => Selector0.IN3
d1[0] => Selector31.IN4
d1[1] => Selector30.IN4
d1[2] => Selector29.IN4
d1[3] => Selector28.IN4
d1[4] => Selector27.IN4
d1[5] => Selector26.IN4
d1[6] => Selector25.IN4
d1[7] => Selector24.IN4
d1[8] => Selector23.IN4
d1[9] => Selector22.IN4
d1[10] => Selector21.IN4
d1[11] => Selector20.IN4
d1[12] => Selector19.IN4
d1[13] => Selector18.IN4
d1[14] => Selector17.IN4
d1[15] => Selector16.IN4
d1[16] => Selector15.IN4
d1[17] => Selector14.IN4
d1[18] => Selector13.IN4
d1[19] => Selector12.IN4
d1[20] => Selector11.IN4
d1[21] => Selector10.IN4
d1[22] => Selector9.IN4
d1[23] => Selector8.IN4
d1[24] => Selector7.IN4
d1[25] => Selector6.IN4
d1[26] => Selector5.IN4
d1[27] => Selector4.IN4
d1[28] => Selector3.IN4
d1[29] => Selector2.IN4
d1[30] => Selector1.IN4
d1[31] => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector1.IN5
SEL => Selector2.IN5
SEL => Selector3.IN5
SEL => Selector4.IN5
SEL => Selector5.IN5
SEL => Selector6.IN5
SEL => Selector7.IN5
SEL => Selector8.IN5
SEL => Selector9.IN5
SEL => Selector10.IN5
SEL => Selector11.IN5
SEL => Selector12.IN5
SEL => Selector13.IN5
SEL => Selector14.IN5
SEL => Selector15.IN5
SEL => Selector16.IN5
SEL => Selector17.IN5
SEL => Selector18.IN5
SEL => Selector19.IN5
SEL => Selector20.IN5
SEL => Selector21.IN5
SEL => Selector22.IN5
SEL => Selector23.IN5
SEL => Selector24.IN5
SEL => Selector25.IN5
SEL => Selector26.IN5
SEL => Selector27.IN5
SEL => Selector28.IN5
SEL => Selector29.IN5
SEL => Selector30.IN5
SEL => Selector31.IN5
SEL => Selector0.IN1
SEL => Selector1.IN1
SEL => Selector2.IN1
SEL => Selector3.IN1
SEL => Selector4.IN1
SEL => Selector5.IN1
SEL => Selector6.IN1
SEL => Selector7.IN1
SEL => Selector8.IN1
SEL => Selector9.IN1
SEL => Selector10.IN1
SEL => Selector11.IN1
SEL => Selector12.IN1
SEL => Selector13.IN1
SEL => Selector14.IN1
SEL => Selector15.IN1
SEL => Selector16.IN1
SEL => Selector17.IN1
SEL => Selector18.IN1
SEL => Selector19.IN1
SEL => Selector20.IN1
SEL => Selector21.IN1
SEL => Selector22.IN1
SEL => Selector23.IN1
SEL => Selector24.IN1
SEL => Selector25.IN1
SEL => Selector26.IN1
SEL => Selector27.IN1
SEL => Selector28.IN1
SEL => Selector29.IN1
SEL => Selector30.IN1
SEL => Selector31.IN1
s[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaDL:eDL|FMTI:fmtimm
instr[0] => ~NO_FANOUT~
instr[1] => ~NO_FANOUT~
instr[2] => ~NO_FANOUT~
instr[3] => ~NO_FANOUT~
instr[4] => ~NO_FANOUT~
instr[5] => ~NO_FANOUT~
instr[6] => ~NO_FANOUT~
instr[7] => Mux20.IN7
instr[7] => Mux31.IN7
instr[8] => Mux30.IN6
instr[8] => Mux30.IN7
instr[9] => Mux29.IN6
instr[9] => Mux29.IN7
instr[10] => Mux28.IN6
instr[10] => Mux28.IN7
instr[11] => Mux27.IN6
instr[11] => Mux27.IN7
instr[12] => Mux19.IN6
instr[12] => Mux19.IN7
instr[13] => Mux18.IN6
instr[13] => Mux18.IN7
instr[14] => Mux17.IN6
instr[14] => Mux17.IN7
instr[15] => Mux16.IN6
instr[15] => Mux16.IN7
instr[16] => Mux15.IN6
instr[16] => Mux15.IN7
instr[17] => Mux14.IN6
instr[17] => Mux14.IN7
instr[18] => Mux13.IN6
instr[18] => Mux13.IN7
instr[19] => Mux12.IN6
instr[19] => Mux12.IN7
instr[20] => Mux11.IN7
instr[20] => Mux20.IN6
instr[20] => Mux31.IN6
instr[21] => Mux10.IN7
instr[21] => Mux30.IN4
instr[21] => Mux30.IN5
instr[22] => Mux9.IN7
instr[22] => Mux29.IN4
instr[22] => Mux29.IN5
instr[23] => Mux8.IN7
instr[23] => Mux28.IN4
instr[23] => Mux28.IN5
instr[24] => Mux7.IN7
instr[24] => Mux27.IN4
instr[24] => Mux27.IN5
instr[25] => Mux6.IN7
instr[25] => Mux26.IN4
instr[25] => Mux26.IN5
instr[25] => Mux26.IN6
instr[25] => Mux26.IN7
instr[26] => Mux5.IN7
instr[26] => Mux25.IN4
instr[26] => Mux25.IN5
instr[26] => Mux25.IN6
instr[26] => Mux25.IN7
instr[27] => Mux4.IN7
instr[27] => Mux24.IN4
instr[27] => Mux24.IN5
instr[27] => Mux24.IN6
instr[27] => Mux24.IN7
instr[28] => Mux3.IN7
instr[28] => Mux23.IN4
instr[28] => Mux23.IN5
instr[28] => Mux23.IN6
instr[28] => Mux23.IN7
instr[29] => Mux2.IN7
instr[29] => Mux22.IN4
instr[29] => Mux22.IN5
instr[29] => Mux22.IN6
instr[29] => Mux22.IN7
instr[30] => Mux1.IN7
instr[30] => Mux21.IN4
instr[30] => Mux21.IN5
instr[30] => Mux21.IN6
instr[30] => Mux21.IN7
instr[31] => Mux0.IN3
instr[31] => Mux0.IN4
instr[31] => Mux0.IN5
instr[31] => Mux0.IN6
instr[31] => Mux0.IN7
instr[31] => Mux1.IN3
instr[31] => Mux1.IN4
instr[31] => Mux1.IN5
instr[31] => Mux1.IN6
instr[31] => Mux2.IN3
instr[31] => Mux2.IN4
instr[31] => Mux2.IN5
instr[31] => Mux2.IN6
instr[31] => Mux3.IN3
instr[31] => Mux3.IN4
instr[31] => Mux3.IN5
instr[31] => Mux3.IN6
instr[31] => Mux4.IN3
instr[31] => Mux4.IN4
instr[31] => Mux4.IN5
instr[31] => Mux4.IN6
instr[31] => Mux5.IN3
instr[31] => Mux5.IN4
instr[31] => Mux5.IN5
instr[31] => Mux5.IN6
instr[31] => Mux6.IN3
instr[31] => Mux6.IN4
instr[31] => Mux6.IN5
instr[31] => Mux6.IN6
instr[31] => Mux7.IN3
instr[31] => Mux7.IN4
instr[31] => Mux7.IN5
instr[31] => Mux7.IN6
instr[31] => Mux8.IN3
instr[31] => Mux8.IN4
instr[31] => Mux8.IN5
instr[31] => Mux8.IN6
instr[31] => Mux9.IN3
instr[31] => Mux9.IN4
instr[31] => Mux9.IN5
instr[31] => Mux9.IN6
instr[31] => Mux10.IN3
instr[31] => Mux10.IN4
instr[31] => Mux10.IN5
instr[31] => Mux10.IN6
instr[31] => Mux11.IN3
instr[31] => Mux11.IN4
instr[31] => Mux11.IN5
instr[31] => Mux11.IN6
instr[31] => Mux12.IN3
instr[31] => Mux12.IN4
instr[31] => Mux12.IN5
instr[31] => Mux13.IN3
instr[31] => Mux13.IN4
instr[31] => Mux13.IN5
instr[31] => Mux14.IN3
instr[31] => Mux14.IN4
instr[31] => Mux14.IN5
instr[31] => Mux15.IN3
instr[31] => Mux15.IN4
instr[31] => Mux15.IN5
instr[31] => Mux16.IN3
instr[31] => Mux16.IN4
instr[31] => Mux16.IN5
instr[31] => Mux17.IN3
instr[31] => Mux17.IN4
instr[31] => Mux17.IN5
instr[31] => Mux18.IN3
instr[31] => Mux18.IN4
instr[31] => Mux18.IN5
instr[31] => Mux19.IN3
instr[31] => Mux19.IN4
instr[31] => Mux19.IN5
instr[31] => Mux20.IN4
instr[31] => Mux20.IN5
fmti_tipo[0] => Mux0.IN10
fmti_tipo[0] => Mux1.IN10
fmti_tipo[0] => Mux2.IN10
fmti_tipo[0] => Mux3.IN10
fmti_tipo[0] => Mux4.IN10
fmti_tipo[0] => Mux5.IN10
fmti_tipo[0] => Mux6.IN10
fmti_tipo[0] => Mux7.IN10
fmti_tipo[0] => Mux8.IN10
fmti_tipo[0] => Mux9.IN10
fmti_tipo[0] => Mux10.IN10
fmti_tipo[0] => Mux11.IN10
fmti_tipo[0] => Mux12.IN10
fmti_tipo[0] => Mux13.IN10
fmti_tipo[0] => Mux14.IN10
fmti_tipo[0] => Mux15.IN10
fmti_tipo[0] => Mux16.IN10
fmti_tipo[0] => Mux17.IN10
fmti_tipo[0] => Mux18.IN10
fmti_tipo[0] => Mux19.IN10
fmti_tipo[0] => Mux20.IN10
fmti_tipo[0] => Mux21.IN10
fmti_tipo[0] => Mux22.IN10
fmti_tipo[0] => Mux23.IN10
fmti_tipo[0] => Mux24.IN10
fmti_tipo[0] => Mux25.IN10
fmti_tipo[0] => Mux26.IN10
fmti_tipo[0] => Mux27.IN10
fmti_tipo[0] => Mux28.IN10
fmti_tipo[0] => Mux29.IN10
fmti_tipo[0] => Mux30.IN10
fmti_tipo[0] => Mux31.IN10
fmti_tipo[1] => Mux0.IN9
fmti_tipo[1] => Mux1.IN9
fmti_tipo[1] => Mux2.IN9
fmti_tipo[1] => Mux3.IN9
fmti_tipo[1] => Mux4.IN9
fmti_tipo[1] => Mux5.IN9
fmti_tipo[1] => Mux6.IN9
fmti_tipo[1] => Mux7.IN9
fmti_tipo[1] => Mux8.IN9
fmti_tipo[1] => Mux9.IN9
fmti_tipo[1] => Mux10.IN9
fmti_tipo[1] => Mux11.IN9
fmti_tipo[1] => Mux12.IN9
fmti_tipo[1] => Mux13.IN9
fmti_tipo[1] => Mux14.IN9
fmti_tipo[1] => Mux15.IN9
fmti_tipo[1] => Mux16.IN9
fmti_tipo[1] => Mux17.IN9
fmti_tipo[1] => Mux18.IN9
fmti_tipo[1] => Mux19.IN9
fmti_tipo[1] => Mux20.IN9
fmti_tipo[1] => Mux21.IN9
fmti_tipo[1] => Mux22.IN9
fmti_tipo[1] => Mux23.IN9
fmti_tipo[1] => Mux24.IN9
fmti_tipo[1] => Mux25.IN9
fmti_tipo[1] => Mux26.IN9
fmti_tipo[1] => Mux27.IN9
fmti_tipo[1] => Mux28.IN9
fmti_tipo[1] => Mux29.IN9
fmti_tipo[1] => Mux30.IN9
fmti_tipo[1] => Mux31.IN9
fmti_tipo[2] => Mux0.IN8
fmti_tipo[2] => Mux1.IN8
fmti_tipo[2] => Mux2.IN8
fmti_tipo[2] => Mux3.IN8
fmti_tipo[2] => Mux4.IN8
fmti_tipo[2] => Mux5.IN8
fmti_tipo[2] => Mux6.IN8
fmti_tipo[2] => Mux7.IN8
fmti_tipo[2] => Mux8.IN8
fmti_tipo[2] => Mux9.IN8
fmti_tipo[2] => Mux10.IN8
fmti_tipo[2] => Mux11.IN8
fmti_tipo[2] => Mux12.IN8
fmti_tipo[2] => Mux13.IN8
fmti_tipo[2] => Mux14.IN8
fmti_tipo[2] => Mux15.IN8
fmti_tipo[2] => Mux16.IN8
fmti_tipo[2] => Mux17.IN8
fmti_tipo[2] => Mux18.IN8
fmti_tipo[2] => Mux19.IN8
fmti_tipo[2] => Mux20.IN8
fmti_tipo[2] => Mux21.IN8
fmti_tipo[2] => Mux22.IN8
fmti_tipo[2] => Mux23.IN8
fmti_tipo[2] => Mux24.IN8
fmti_tipo[2] => Mux25.IN8
fmti_tipo[2] => Mux26.IN8
fmti_tipo[2] => Mux27.IN8
fmti_tipo[2] => Mux28.IN8
fmti_tipo[2] => Mux29.IN8
fmti_tipo[2] => Mux30.IN8
fmti_tipo[2] => Mux31.IN8
s[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaA:eA
reloj => reg32pe:RA_CP.reloj
reloj => reg32pe:RA_L1.reloj
reloj => reg32pe:RA_L2.reloj
reloj => reg32pe:RA_imm.reloj
Pcero => reg32pe:RA_CP.Pcero
Pcero => reg32pe:RA_L1.Pcero
Pcero => reg32pe:RA_L2.Pcero
Pcero => reg32pe:RA_imm.Pcero
CP_e[0] => reg32pe:RA_CP.e[0]
CP_e[1] => reg32pe:RA_CP.e[1]
CP_e[2] => reg32pe:RA_CP.e[2]
CP_e[3] => reg32pe:RA_CP.e[3]
CP_e[4] => reg32pe:RA_CP.e[4]
CP_e[5] => reg32pe:RA_CP.e[5]
CP_e[6] => reg32pe:RA_CP.e[6]
CP_e[7] => reg32pe:RA_CP.e[7]
CP_e[8] => reg32pe:RA_CP.e[8]
CP_e[9] => reg32pe:RA_CP.e[9]
CP_e[10] => reg32pe:RA_CP.e[10]
CP_e[11] => reg32pe:RA_CP.e[11]
CP_e[12] => reg32pe:RA_CP.e[12]
CP_e[13] => reg32pe:RA_CP.e[13]
CP_e[14] => reg32pe:RA_CP.e[14]
CP_e[15] => reg32pe:RA_CP.e[15]
CP_e[16] => reg32pe:RA_CP.e[16]
CP_e[17] => reg32pe:RA_CP.e[17]
CP_e[18] => reg32pe:RA_CP.e[18]
CP_e[19] => reg32pe:RA_CP.e[19]
CP_e[20] => reg32pe:RA_CP.e[20]
CP_e[21] => reg32pe:RA_CP.e[21]
CP_e[22] => reg32pe:RA_CP.e[22]
CP_e[23] => reg32pe:RA_CP.e[23]
CP_e[24] => reg32pe:RA_CP.e[24]
CP_e[25] => reg32pe:RA_CP.e[25]
CP_e[26] => reg32pe:RA_CP.e[26]
CP_e[27] => reg32pe:RA_CP.e[27]
CP_e[28] => reg32pe:RA_CP.e[28]
CP_e[29] => reg32pe:RA_CP.e[29]
CP_e[30] => reg32pe:RA_CP.e[30]
CP_e[31] => reg32pe:RA_CP.e[31]
L1[0] => reg32pe:RA_L1.e[0]
L1[1] => reg32pe:RA_L1.e[1]
L1[2] => reg32pe:RA_L1.e[2]
L1[3] => reg32pe:RA_L1.e[3]
L1[4] => reg32pe:RA_L1.e[4]
L1[5] => reg32pe:RA_L1.e[5]
L1[6] => reg32pe:RA_L1.e[6]
L1[7] => reg32pe:RA_L1.e[7]
L1[8] => reg32pe:RA_L1.e[8]
L1[9] => reg32pe:RA_L1.e[9]
L1[10] => reg32pe:RA_L1.e[10]
L1[11] => reg32pe:RA_L1.e[11]
L1[12] => reg32pe:RA_L1.e[12]
L1[13] => reg32pe:RA_L1.e[13]
L1[14] => reg32pe:RA_L1.e[14]
L1[15] => reg32pe:RA_L1.e[15]
L1[16] => reg32pe:RA_L1.e[16]
L1[17] => reg32pe:RA_L1.e[17]
L1[18] => reg32pe:RA_L1.e[18]
L1[19] => reg32pe:RA_L1.e[19]
L1[20] => reg32pe:RA_L1.e[20]
L1[21] => reg32pe:RA_L1.e[21]
L1[22] => reg32pe:RA_L1.e[22]
L1[23] => reg32pe:RA_L1.e[23]
L1[24] => reg32pe:RA_L1.e[24]
L1[25] => reg32pe:RA_L1.e[25]
L1[26] => reg32pe:RA_L1.e[26]
L1[27] => reg32pe:RA_L1.e[27]
L1[28] => reg32pe:RA_L1.e[28]
L1[29] => reg32pe:RA_L1.e[29]
L1[30] => reg32pe:RA_L1.e[30]
L1[31] => reg32pe:RA_L1.e[31]
L2[0] => reg32pe:RA_L2.e[0]
L2[1] => reg32pe:RA_L2.e[1]
L2[2] => reg32pe:RA_L2.e[2]
L2[3] => reg32pe:RA_L2.e[3]
L2[4] => reg32pe:RA_L2.e[4]
L2[5] => reg32pe:RA_L2.e[5]
L2[6] => reg32pe:RA_L2.e[6]
L2[7] => reg32pe:RA_L2.e[7]
L2[8] => reg32pe:RA_L2.e[8]
L2[9] => reg32pe:RA_L2.e[9]
L2[10] => reg32pe:RA_L2.e[10]
L2[11] => reg32pe:RA_L2.e[11]
L2[12] => reg32pe:RA_L2.e[12]
L2[13] => reg32pe:RA_L2.e[13]
L2[14] => reg32pe:RA_L2.e[14]
L2[15] => reg32pe:RA_L2.e[15]
L2[16] => reg32pe:RA_L2.e[16]
L2[17] => reg32pe:RA_L2.e[17]
L2[18] => reg32pe:RA_L2.e[18]
L2[19] => reg32pe:RA_L2.e[19]
L2[20] => reg32pe:RA_L2.e[20]
L2[21] => reg32pe:RA_L2.e[21]
L2[22] => reg32pe:RA_L2.e[22]
L2[23] => reg32pe:RA_L2.e[23]
L2[24] => reg32pe:RA_L2.e[24]
L2[25] => reg32pe:RA_L2.e[25]
L2[26] => reg32pe:RA_L2.e[26]
L2[27] => reg32pe:RA_L2.e[27]
L2[28] => reg32pe:RA_L2.e[28]
L2[29] => reg32pe:RA_L2.e[29]
L2[30] => reg32pe:RA_L2.e[30]
L2[31] => reg32pe:RA_L2.e[31]
imm_e[0] => reg32pe:RA_imm.e[0]
imm_e[1] => reg32pe:RA_imm.e[1]
imm_e[2] => reg32pe:RA_imm.e[2]
imm_e[3] => reg32pe:RA_imm.e[3]
imm_e[4] => reg32pe:RA_imm.e[4]
imm_e[5] => reg32pe:RA_imm.e[5]
imm_e[6] => reg32pe:RA_imm.e[6]
imm_e[7] => reg32pe:RA_imm.e[7]
imm_e[8] => reg32pe:RA_imm.e[8]
imm_e[9] => reg32pe:RA_imm.e[9]
imm_e[10] => reg32pe:RA_imm.e[10]
imm_e[11] => reg32pe:RA_imm.e[11]
imm_e[12] => reg32pe:RA_imm.e[12]
imm_e[13] => reg32pe:RA_imm.e[13]
imm_e[14] => reg32pe:RA_imm.e[14]
imm_e[15] => reg32pe:RA_imm.e[15]
imm_e[16] => reg32pe:RA_imm.e[16]
imm_e[17] => reg32pe:RA_imm.e[17]
imm_e[18] => reg32pe:RA_imm.e[18]
imm_e[19] => reg32pe:RA_imm.e[19]
imm_e[20] => reg32pe:RA_imm.e[20]
imm_e[21] => reg32pe:RA_imm.e[21]
imm_e[22] => reg32pe:RA_imm.e[22]
imm_e[23] => reg32pe:RA_imm.e[23]
imm_e[24] => reg32pe:RA_imm.e[24]
imm_e[25] => reg32pe:RA_imm.e[25]
imm_e[26] => reg32pe:RA_imm.e[26]
imm_e[27] => reg32pe:RA_imm.e[27]
imm_e[28] => reg32pe:RA_imm.e[28]
imm_e[29] => reg32pe:RA_imm.e[29]
imm_e[30] => reg32pe:RA_imm.e[30]
imm_e[31] => reg32pe:RA_imm.e[31]
opALU[0] => ALU:al.opALU[0]
opALU[1] => ALU:al.opALU[1]
opALU[2] => ALU:al.opALU[2]
opALU[3] => ALU:al.opALU[3]
opALU[4] => ALU:al.opALU[4]
fmte_tipo[0] => FMTE:fmtent.fmte[0]
fmte_tipo[1] => FMTE:fmtent.fmte[1]
mLa_sel => mux2_32:mLa.SEL
mLb_sel => mux2_32:mLb.SEL
bit_0 => fuerza_bit_0:fb0.bit_0
CP_s[0] <= sumador4:sum4.s[0]
CP_s[1] <= sumador4:sum4.s[1]
CP_s[2] <= sumador4:sum4.s[2]
CP_s[3] <= sumador4:sum4.s[3]
CP_s[4] <= sumador4:sum4.s[4]
CP_s[5] <= sumador4:sum4.s[5]
CP_s[6] <= sumador4:sum4.s[6]
CP_s[7] <= sumador4:sum4.s[7]
CP_s[8] <= sumador4:sum4.s[8]
CP_s[9] <= sumador4:sum4.s[9]
CP_s[10] <= sumador4:sum4.s[10]
CP_s[11] <= sumador4:sum4.s[11]
CP_s[12] <= sumador4:sum4.s[12]
CP_s[13] <= sumador4:sum4.s[13]
CP_s[14] <= sumador4:sum4.s[14]
CP_s[15] <= sumador4:sum4.s[15]
CP_s[16] <= sumador4:sum4.s[16]
CP_s[17] <= sumador4:sum4.s[17]
CP_s[18] <= sumador4:sum4.s[18]
CP_s[19] <= sumador4:sum4.s[19]
CP_s[20] <= sumador4:sum4.s[20]
CP_s[21] <= sumador4:sum4.s[21]
CP_s[22] <= sumador4:sum4.s[22]
CP_s[23] <= sumador4:sum4.s[23]
CP_s[24] <= sumador4:sum4.s[24]
CP_s[25] <= sumador4:sum4.s[25]
CP_s[26] <= sumador4:sum4.s[26]
CP_s[27] <= sumador4:sum4.s[27]
CP_s[28] <= sumador4:sum4.s[28]
CP_s[29] <= sumador4:sum4.s[29]
CP_s[30] <= sumador4:sum4.s[30]
CP_s[31] <= sumador4:sum4.s[31]
alu_s[0] <= fuerza_bit_0:fb0.dato_s[0]
alu_s[1] <= fuerza_bit_0:fb0.dato_s[1]
alu_s[2] <= fuerza_bit_0:fb0.dato_s[2]
alu_s[3] <= fuerza_bit_0:fb0.dato_s[3]
alu_s[4] <= fuerza_bit_0:fb0.dato_s[4]
alu_s[5] <= fuerza_bit_0:fb0.dato_s[5]
alu_s[6] <= fuerza_bit_0:fb0.dato_s[6]
alu_s[7] <= fuerza_bit_0:fb0.dato_s[7]
alu_s[8] <= fuerza_bit_0:fb0.dato_s[8]
alu_s[9] <= fuerza_bit_0:fb0.dato_s[9]
alu_s[10] <= fuerza_bit_0:fb0.dato_s[10]
alu_s[11] <= fuerza_bit_0:fb0.dato_s[11]
alu_s[12] <= fuerza_bit_0:fb0.dato_s[12]
alu_s[13] <= fuerza_bit_0:fb0.dato_s[13]
alu_s[14] <= fuerza_bit_0:fb0.dato_s[14]
alu_s[15] <= fuerza_bit_0:fb0.dato_s[15]
alu_s[16] <= fuerza_bit_0:fb0.dato_s[16]
alu_s[17] <= fuerza_bit_0:fb0.dato_s[17]
alu_s[18] <= fuerza_bit_0:fb0.dato_s[18]
alu_s[19] <= fuerza_bit_0:fb0.dato_s[19]
alu_s[20] <= fuerza_bit_0:fb0.dato_s[20]
alu_s[21] <= fuerza_bit_0:fb0.dato_s[21]
alu_s[22] <= fuerza_bit_0:fb0.dato_s[22]
alu_s[23] <= fuerza_bit_0:fb0.dato_s[23]
alu_s[24] <= fuerza_bit_0:fb0.dato_s[24]
alu_s[25] <= fuerza_bit_0:fb0.dato_s[25]
alu_s[26] <= fuerza_bit_0:fb0.dato_s[26]
alu_s[27] <= fuerza_bit_0:fb0.dato_s[27]
alu_s[28] <= fuerza_bit_0:fb0.dato_s[28]
alu_s[29] <= fuerza_bit_0:fb0.dato_s[29]
alu_s[30] <= fuerza_bit_0:fb0.dato_s[30]
alu_s[31] <= fuerza_bit_0:fb0.dato_s[31]
EDM[0] <= FMTE:fmtent.dato_s[0]
EDM[1] <= FMTE:fmtent.dato_s[1]
EDM[2] <= FMTE:fmtent.dato_s[2]
EDM[3] <= FMTE:fmtent.dato_s[3]
EDM[4] <= FMTE:fmtent.dato_s[4]
EDM[5] <= FMTE:fmtent.dato_s[5]
EDM[6] <= FMTE:fmtent.dato_s[6]
EDM[7] <= FMTE:fmtent.dato_s[7]
EDM[8] <= FMTE:fmtent.dato_s[8]
EDM[9] <= FMTE:fmtent.dato_s[9]
EDM[10] <= FMTE:fmtent.dato_s[10]
EDM[11] <= FMTE:fmtent.dato_s[11]
EDM[12] <= FMTE:fmtent.dato_s[12]
EDM[13] <= FMTE:fmtent.dato_s[13]
EDM[14] <= FMTE:fmtent.dato_s[14]
EDM[15] <= FMTE:fmtent.dato_s[15]
EDM[16] <= FMTE:fmtent.dato_s[16]
EDM[17] <= FMTE:fmtent.dato_s[17]
EDM[18] <= FMTE:fmtent.dato_s[18]
EDM[19] <= FMTE:fmtent.dato_s[19]
EDM[20] <= FMTE:fmtent.dato_s[20]
EDM[21] <= FMTE:fmtent.dato_s[21]
EDM[22] <= FMTE:fmtent.dato_s[22]
EDM[23] <= FMTE:fmtent.dato_s[23]
EDM[24] <= FMTE:fmtent.dato_s[24]
EDM[25] <= FMTE:fmtent.dato_s[25]
EDM[26] <= FMTE:fmtent.dato_s[26]
EDM[27] <= FMTE:fmtent.dato_s[27]
EDM[28] <= FMTE:fmtent.dato_s[28]
EDM[29] <= FMTE:fmtent.dato_s[29]
EDM[30] <= FMTE:fmtent.dato_s[30]
EDM[31] <= FMTE:fmtent.dato_s[31]
imm_s[0] <= reg32pe:RA_imm.s[0]
imm_s[1] <= reg32pe:RA_imm.s[1]
imm_s[2] <= reg32pe:RA_imm.s[2]
imm_s[3] <= reg32pe:RA_imm.s[3]
imm_s[4] <= reg32pe:RA_imm.s[4]
imm_s[5] <= reg32pe:RA_imm.s[5]
imm_s[6] <= reg32pe:RA_imm.s[6]
imm_s[7] <= reg32pe:RA_imm.s[7]
imm_s[8] <= reg32pe:RA_imm.s[8]
imm_s[9] <= reg32pe:RA_imm.s[9]
imm_s[10] <= reg32pe:RA_imm.s[10]
imm_s[11] <= reg32pe:RA_imm.s[11]
imm_s[12] <= reg32pe:RA_imm.s[12]
imm_s[13] <= reg32pe:RA_imm.s[13]
imm_s[14] <= reg32pe:RA_imm.s[14]
imm_s[15] <= reg32pe:RA_imm.s[15]
imm_s[16] <= reg32pe:RA_imm.s[16]
imm_s[17] <= reg32pe:RA_imm.s[17]
imm_s[18] <= reg32pe:RA_imm.s[18]
imm_s[19] <= reg32pe:RA_imm.s[19]
imm_s[20] <= reg32pe:RA_imm.s[20]
imm_s[21] <= reg32pe:RA_imm.s[21]
imm_s[22] <= reg32pe:RA_imm.s[22]
imm_s[23] <= reg32pe:RA_imm.s[23]
imm_s[24] <= reg32pe:RA_imm.s[24]
imm_s[25] <= reg32pe:RA_imm.s[25]
imm_s[26] <= reg32pe:RA_imm.s[26]
imm_s[27] <= reg32pe:RA_imm.s[27]
imm_s[28] <= reg32pe:RA_imm.s[28]
imm_s[29] <= reg32pe:RA_imm.s[29]
imm_s[30] <= reg32pe:RA_imm.s[30]
imm_s[31] <= reg32pe:RA_imm.s[31]
ig <= EVAL:ev.ig
me <= EVAL:ev.me
meu <= EVAL:ev.meu
bloq_A => reg32pe:RA_CP.pe
bloq_A => reg32pe:RA_L1.pe
bloq_A => reg32pe:RA_L2.pe
bloq_A => reg32pe:RA_imm.pe
inyec_A => ~NO_FANOUT~


|ensamblado_procesador|ensambladoUP:UP|etapaA:eA|reg32pe:RA_CP
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
reloj => s[5]~reg0.CLK
reloj => s[6]~reg0.CLK
reloj => s[7]~reg0.CLK
reloj => s[8]~reg0.CLK
reloj => s[9]~reg0.CLK
reloj => s[10]~reg0.CLK
reloj => s[11]~reg0.CLK
reloj => s[12]~reg0.CLK
reloj => s[13]~reg0.CLK
reloj => s[14]~reg0.CLK
reloj => s[15]~reg0.CLK
reloj => s[16]~reg0.CLK
reloj => s[17]~reg0.CLK
reloj => s[18]~reg0.CLK
reloj => s[19]~reg0.CLK
reloj => s[20]~reg0.CLK
reloj => s[21]~reg0.CLK
reloj => s[22]~reg0.CLK
reloj => s[23]~reg0.CLK
reloj => s[24]~reg0.CLK
reloj => s[25]~reg0.CLK
reloj => s[26]~reg0.CLK
reloj => s[27]~reg0.CLK
reloj => s[28]~reg0.CLK
reloj => s[29]~reg0.CLK
reloj => s[30]~reg0.CLK
reloj => s[31]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
Pcero => s[5]~reg0.ACLR
Pcero => s[6]~reg0.ACLR
Pcero => s[7]~reg0.ACLR
Pcero => s[8]~reg0.ACLR
Pcero => s[9]~reg0.ACLR
Pcero => s[10]~reg0.ACLR
Pcero => s[11]~reg0.ACLR
Pcero => s[12]~reg0.ACLR
Pcero => s[13]~reg0.ACLR
Pcero => s[14]~reg0.ACLR
Pcero => s[15]~reg0.ACLR
Pcero => s[16]~reg0.ACLR
Pcero => s[17]~reg0.ACLR
Pcero => s[18]~reg0.ACLR
Pcero => s[19]~reg0.ACLR
Pcero => s[20]~reg0.ACLR
Pcero => s[21]~reg0.ACLR
Pcero => s[22]~reg0.ACLR
Pcero => s[23]~reg0.ACLR
Pcero => s[24]~reg0.ACLR
Pcero => s[25]~reg0.ACLR
Pcero => s[26]~reg0.ACLR
Pcero => s[27]~reg0.ACLR
Pcero => s[28]~reg0.ACLR
Pcero => s[29]~reg0.ACLR
Pcero => s[30]~reg0.ACLR
Pcero => s[31]~reg0.ACLR
pe => s[0]~reg0.ENA
pe => s[1]~reg0.ENA
pe => s[2]~reg0.ENA
pe => s[3]~reg0.ENA
pe => s[4]~reg0.ENA
pe => s[5]~reg0.ENA
pe => s[6]~reg0.ENA
pe => s[7]~reg0.ENA
pe => s[8]~reg0.ENA
pe => s[9]~reg0.ENA
pe => s[10]~reg0.ENA
pe => s[11]~reg0.ENA
pe => s[12]~reg0.ENA
pe => s[13]~reg0.ENA
pe => s[14]~reg0.ENA
pe => s[15]~reg0.ENA
pe => s[16]~reg0.ENA
pe => s[17]~reg0.ENA
pe => s[18]~reg0.ENA
pe => s[19]~reg0.ENA
pe => s[20]~reg0.ENA
pe => s[21]~reg0.ENA
pe => s[22]~reg0.ENA
pe => s[23]~reg0.ENA
pe => s[24]~reg0.ENA
pe => s[25]~reg0.ENA
pe => s[26]~reg0.ENA
pe => s[27]~reg0.ENA
pe => s[28]~reg0.ENA
pe => s[29]~reg0.ENA
pe => s[30]~reg0.ENA
pe => s[31]~reg0.ENA
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
e[5] => s[5]~reg0.DATAIN
e[6] => s[6]~reg0.DATAIN
e[7] => s[7]~reg0.DATAIN
e[8] => s[8]~reg0.DATAIN
e[9] => s[9]~reg0.DATAIN
e[10] => s[10]~reg0.DATAIN
e[11] => s[11]~reg0.DATAIN
e[12] => s[12]~reg0.DATAIN
e[13] => s[13]~reg0.DATAIN
e[14] => s[14]~reg0.DATAIN
e[15] => s[15]~reg0.DATAIN
e[16] => s[16]~reg0.DATAIN
e[17] => s[17]~reg0.DATAIN
e[18] => s[18]~reg0.DATAIN
e[19] => s[19]~reg0.DATAIN
e[20] => s[20]~reg0.DATAIN
e[21] => s[21]~reg0.DATAIN
e[22] => s[22]~reg0.DATAIN
e[23] => s[23]~reg0.DATAIN
e[24] => s[24]~reg0.DATAIN
e[25] => s[25]~reg0.DATAIN
e[26] => s[26]~reg0.DATAIN
e[27] => s[27]~reg0.DATAIN
e[28] => s[28]~reg0.DATAIN
e[29] => s[29]~reg0.DATAIN
e[30] => s[30]~reg0.DATAIN
e[31] => s[31]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L1
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
reloj => s[5]~reg0.CLK
reloj => s[6]~reg0.CLK
reloj => s[7]~reg0.CLK
reloj => s[8]~reg0.CLK
reloj => s[9]~reg0.CLK
reloj => s[10]~reg0.CLK
reloj => s[11]~reg0.CLK
reloj => s[12]~reg0.CLK
reloj => s[13]~reg0.CLK
reloj => s[14]~reg0.CLK
reloj => s[15]~reg0.CLK
reloj => s[16]~reg0.CLK
reloj => s[17]~reg0.CLK
reloj => s[18]~reg0.CLK
reloj => s[19]~reg0.CLK
reloj => s[20]~reg0.CLK
reloj => s[21]~reg0.CLK
reloj => s[22]~reg0.CLK
reloj => s[23]~reg0.CLK
reloj => s[24]~reg0.CLK
reloj => s[25]~reg0.CLK
reloj => s[26]~reg0.CLK
reloj => s[27]~reg0.CLK
reloj => s[28]~reg0.CLK
reloj => s[29]~reg0.CLK
reloj => s[30]~reg0.CLK
reloj => s[31]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
Pcero => s[5]~reg0.ACLR
Pcero => s[6]~reg0.ACLR
Pcero => s[7]~reg0.ACLR
Pcero => s[8]~reg0.ACLR
Pcero => s[9]~reg0.ACLR
Pcero => s[10]~reg0.ACLR
Pcero => s[11]~reg0.ACLR
Pcero => s[12]~reg0.ACLR
Pcero => s[13]~reg0.ACLR
Pcero => s[14]~reg0.ACLR
Pcero => s[15]~reg0.ACLR
Pcero => s[16]~reg0.ACLR
Pcero => s[17]~reg0.ACLR
Pcero => s[18]~reg0.ACLR
Pcero => s[19]~reg0.ACLR
Pcero => s[20]~reg0.ACLR
Pcero => s[21]~reg0.ACLR
Pcero => s[22]~reg0.ACLR
Pcero => s[23]~reg0.ACLR
Pcero => s[24]~reg0.ACLR
Pcero => s[25]~reg0.ACLR
Pcero => s[26]~reg0.ACLR
Pcero => s[27]~reg0.ACLR
Pcero => s[28]~reg0.ACLR
Pcero => s[29]~reg0.ACLR
Pcero => s[30]~reg0.ACLR
Pcero => s[31]~reg0.ACLR
pe => s[0]~reg0.ENA
pe => s[1]~reg0.ENA
pe => s[2]~reg0.ENA
pe => s[3]~reg0.ENA
pe => s[4]~reg0.ENA
pe => s[5]~reg0.ENA
pe => s[6]~reg0.ENA
pe => s[7]~reg0.ENA
pe => s[8]~reg0.ENA
pe => s[9]~reg0.ENA
pe => s[10]~reg0.ENA
pe => s[11]~reg0.ENA
pe => s[12]~reg0.ENA
pe => s[13]~reg0.ENA
pe => s[14]~reg0.ENA
pe => s[15]~reg0.ENA
pe => s[16]~reg0.ENA
pe => s[17]~reg0.ENA
pe => s[18]~reg0.ENA
pe => s[19]~reg0.ENA
pe => s[20]~reg0.ENA
pe => s[21]~reg0.ENA
pe => s[22]~reg0.ENA
pe => s[23]~reg0.ENA
pe => s[24]~reg0.ENA
pe => s[25]~reg0.ENA
pe => s[26]~reg0.ENA
pe => s[27]~reg0.ENA
pe => s[28]~reg0.ENA
pe => s[29]~reg0.ENA
pe => s[30]~reg0.ENA
pe => s[31]~reg0.ENA
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
e[5] => s[5]~reg0.DATAIN
e[6] => s[6]~reg0.DATAIN
e[7] => s[7]~reg0.DATAIN
e[8] => s[8]~reg0.DATAIN
e[9] => s[9]~reg0.DATAIN
e[10] => s[10]~reg0.DATAIN
e[11] => s[11]~reg0.DATAIN
e[12] => s[12]~reg0.DATAIN
e[13] => s[13]~reg0.DATAIN
e[14] => s[14]~reg0.DATAIN
e[15] => s[15]~reg0.DATAIN
e[16] => s[16]~reg0.DATAIN
e[17] => s[17]~reg0.DATAIN
e[18] => s[18]~reg0.DATAIN
e[19] => s[19]~reg0.DATAIN
e[20] => s[20]~reg0.DATAIN
e[21] => s[21]~reg0.DATAIN
e[22] => s[22]~reg0.DATAIN
e[23] => s[23]~reg0.DATAIN
e[24] => s[24]~reg0.DATAIN
e[25] => s[25]~reg0.DATAIN
e[26] => s[26]~reg0.DATAIN
e[27] => s[27]~reg0.DATAIN
e[28] => s[28]~reg0.DATAIN
e[29] => s[29]~reg0.DATAIN
e[30] => s[30]~reg0.DATAIN
e[31] => s[31]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaA:eA|reg32pe:RA_L2
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
reloj => s[5]~reg0.CLK
reloj => s[6]~reg0.CLK
reloj => s[7]~reg0.CLK
reloj => s[8]~reg0.CLK
reloj => s[9]~reg0.CLK
reloj => s[10]~reg0.CLK
reloj => s[11]~reg0.CLK
reloj => s[12]~reg0.CLK
reloj => s[13]~reg0.CLK
reloj => s[14]~reg0.CLK
reloj => s[15]~reg0.CLK
reloj => s[16]~reg0.CLK
reloj => s[17]~reg0.CLK
reloj => s[18]~reg0.CLK
reloj => s[19]~reg0.CLK
reloj => s[20]~reg0.CLK
reloj => s[21]~reg0.CLK
reloj => s[22]~reg0.CLK
reloj => s[23]~reg0.CLK
reloj => s[24]~reg0.CLK
reloj => s[25]~reg0.CLK
reloj => s[26]~reg0.CLK
reloj => s[27]~reg0.CLK
reloj => s[28]~reg0.CLK
reloj => s[29]~reg0.CLK
reloj => s[30]~reg0.CLK
reloj => s[31]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
Pcero => s[5]~reg0.ACLR
Pcero => s[6]~reg0.ACLR
Pcero => s[7]~reg0.ACLR
Pcero => s[8]~reg0.ACLR
Pcero => s[9]~reg0.ACLR
Pcero => s[10]~reg0.ACLR
Pcero => s[11]~reg0.ACLR
Pcero => s[12]~reg0.ACLR
Pcero => s[13]~reg0.ACLR
Pcero => s[14]~reg0.ACLR
Pcero => s[15]~reg0.ACLR
Pcero => s[16]~reg0.ACLR
Pcero => s[17]~reg0.ACLR
Pcero => s[18]~reg0.ACLR
Pcero => s[19]~reg0.ACLR
Pcero => s[20]~reg0.ACLR
Pcero => s[21]~reg0.ACLR
Pcero => s[22]~reg0.ACLR
Pcero => s[23]~reg0.ACLR
Pcero => s[24]~reg0.ACLR
Pcero => s[25]~reg0.ACLR
Pcero => s[26]~reg0.ACLR
Pcero => s[27]~reg0.ACLR
Pcero => s[28]~reg0.ACLR
Pcero => s[29]~reg0.ACLR
Pcero => s[30]~reg0.ACLR
Pcero => s[31]~reg0.ACLR
pe => s[0]~reg0.ENA
pe => s[1]~reg0.ENA
pe => s[2]~reg0.ENA
pe => s[3]~reg0.ENA
pe => s[4]~reg0.ENA
pe => s[5]~reg0.ENA
pe => s[6]~reg0.ENA
pe => s[7]~reg0.ENA
pe => s[8]~reg0.ENA
pe => s[9]~reg0.ENA
pe => s[10]~reg0.ENA
pe => s[11]~reg0.ENA
pe => s[12]~reg0.ENA
pe => s[13]~reg0.ENA
pe => s[14]~reg0.ENA
pe => s[15]~reg0.ENA
pe => s[16]~reg0.ENA
pe => s[17]~reg0.ENA
pe => s[18]~reg0.ENA
pe => s[19]~reg0.ENA
pe => s[20]~reg0.ENA
pe => s[21]~reg0.ENA
pe => s[22]~reg0.ENA
pe => s[23]~reg0.ENA
pe => s[24]~reg0.ENA
pe => s[25]~reg0.ENA
pe => s[26]~reg0.ENA
pe => s[27]~reg0.ENA
pe => s[28]~reg0.ENA
pe => s[29]~reg0.ENA
pe => s[30]~reg0.ENA
pe => s[31]~reg0.ENA
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
e[5] => s[5]~reg0.DATAIN
e[6] => s[6]~reg0.DATAIN
e[7] => s[7]~reg0.DATAIN
e[8] => s[8]~reg0.DATAIN
e[9] => s[9]~reg0.DATAIN
e[10] => s[10]~reg0.DATAIN
e[11] => s[11]~reg0.DATAIN
e[12] => s[12]~reg0.DATAIN
e[13] => s[13]~reg0.DATAIN
e[14] => s[14]~reg0.DATAIN
e[15] => s[15]~reg0.DATAIN
e[16] => s[16]~reg0.DATAIN
e[17] => s[17]~reg0.DATAIN
e[18] => s[18]~reg0.DATAIN
e[19] => s[19]~reg0.DATAIN
e[20] => s[20]~reg0.DATAIN
e[21] => s[21]~reg0.DATAIN
e[22] => s[22]~reg0.DATAIN
e[23] => s[23]~reg0.DATAIN
e[24] => s[24]~reg0.DATAIN
e[25] => s[25]~reg0.DATAIN
e[26] => s[26]~reg0.DATAIN
e[27] => s[27]~reg0.DATAIN
e[28] => s[28]~reg0.DATAIN
e[29] => s[29]~reg0.DATAIN
e[30] => s[30]~reg0.DATAIN
e[31] => s[31]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaA:eA|reg32pe:RA_imm
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
reloj => s[5]~reg0.CLK
reloj => s[6]~reg0.CLK
reloj => s[7]~reg0.CLK
reloj => s[8]~reg0.CLK
reloj => s[9]~reg0.CLK
reloj => s[10]~reg0.CLK
reloj => s[11]~reg0.CLK
reloj => s[12]~reg0.CLK
reloj => s[13]~reg0.CLK
reloj => s[14]~reg0.CLK
reloj => s[15]~reg0.CLK
reloj => s[16]~reg0.CLK
reloj => s[17]~reg0.CLK
reloj => s[18]~reg0.CLK
reloj => s[19]~reg0.CLK
reloj => s[20]~reg0.CLK
reloj => s[21]~reg0.CLK
reloj => s[22]~reg0.CLK
reloj => s[23]~reg0.CLK
reloj => s[24]~reg0.CLK
reloj => s[25]~reg0.CLK
reloj => s[26]~reg0.CLK
reloj => s[27]~reg0.CLK
reloj => s[28]~reg0.CLK
reloj => s[29]~reg0.CLK
reloj => s[30]~reg0.CLK
reloj => s[31]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
Pcero => s[5]~reg0.ACLR
Pcero => s[6]~reg0.ACLR
Pcero => s[7]~reg0.ACLR
Pcero => s[8]~reg0.ACLR
Pcero => s[9]~reg0.ACLR
Pcero => s[10]~reg0.ACLR
Pcero => s[11]~reg0.ACLR
Pcero => s[12]~reg0.ACLR
Pcero => s[13]~reg0.ACLR
Pcero => s[14]~reg0.ACLR
Pcero => s[15]~reg0.ACLR
Pcero => s[16]~reg0.ACLR
Pcero => s[17]~reg0.ACLR
Pcero => s[18]~reg0.ACLR
Pcero => s[19]~reg0.ACLR
Pcero => s[20]~reg0.ACLR
Pcero => s[21]~reg0.ACLR
Pcero => s[22]~reg0.ACLR
Pcero => s[23]~reg0.ACLR
Pcero => s[24]~reg0.ACLR
Pcero => s[25]~reg0.ACLR
Pcero => s[26]~reg0.ACLR
Pcero => s[27]~reg0.ACLR
Pcero => s[28]~reg0.ACLR
Pcero => s[29]~reg0.ACLR
Pcero => s[30]~reg0.ACLR
Pcero => s[31]~reg0.ACLR
pe => s[0]~reg0.ENA
pe => s[1]~reg0.ENA
pe => s[2]~reg0.ENA
pe => s[3]~reg0.ENA
pe => s[4]~reg0.ENA
pe => s[5]~reg0.ENA
pe => s[6]~reg0.ENA
pe => s[7]~reg0.ENA
pe => s[8]~reg0.ENA
pe => s[9]~reg0.ENA
pe => s[10]~reg0.ENA
pe => s[11]~reg0.ENA
pe => s[12]~reg0.ENA
pe => s[13]~reg0.ENA
pe => s[14]~reg0.ENA
pe => s[15]~reg0.ENA
pe => s[16]~reg0.ENA
pe => s[17]~reg0.ENA
pe => s[18]~reg0.ENA
pe => s[19]~reg0.ENA
pe => s[20]~reg0.ENA
pe => s[21]~reg0.ENA
pe => s[22]~reg0.ENA
pe => s[23]~reg0.ENA
pe => s[24]~reg0.ENA
pe => s[25]~reg0.ENA
pe => s[26]~reg0.ENA
pe => s[27]~reg0.ENA
pe => s[28]~reg0.ENA
pe => s[29]~reg0.ENA
pe => s[30]~reg0.ENA
pe => s[31]~reg0.ENA
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
e[5] => s[5]~reg0.DATAIN
e[6] => s[6]~reg0.DATAIN
e[7] => s[7]~reg0.DATAIN
e[8] => s[8]~reg0.DATAIN
e[9] => s[9]~reg0.DATAIN
e[10] => s[10]~reg0.DATAIN
e[11] => s[11]~reg0.DATAIN
e[12] => s[12]~reg0.DATAIN
e[13] => s[13]~reg0.DATAIN
e[14] => s[14]~reg0.DATAIN
e[15] => s[15]~reg0.DATAIN
e[16] => s[16]~reg0.DATAIN
e[17] => s[17]~reg0.DATAIN
e[18] => s[18]~reg0.DATAIN
e[19] => s[19]~reg0.DATAIN
e[20] => s[20]~reg0.DATAIN
e[21] => s[21]~reg0.DATAIN
e[22] => s[22]~reg0.DATAIN
e[23] => s[23]~reg0.DATAIN
e[24] => s[24]~reg0.DATAIN
e[25] => s[25]~reg0.DATAIN
e[26] => s[26]~reg0.DATAIN
e[27] => s[27]~reg0.DATAIN
e[28] => s[28]~reg0.DATAIN
e[29] => s[29]~reg0.DATAIN
e[30] => s[30]~reg0.DATAIN
e[31] => s[31]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaA:eA|sumador4:sum4
e[0] => s[0].DATAIN
e[1] => s[1].DATAIN
e[2] => Add0.IN60
e[3] => Add0.IN59
e[4] => Add0.IN58
e[5] => Add0.IN57
e[6] => Add0.IN56
e[7] => Add0.IN55
e[8] => Add0.IN54
e[9] => Add0.IN53
e[10] => Add0.IN52
e[11] => Add0.IN51
e[12] => Add0.IN50
e[13] => Add0.IN49
e[14] => Add0.IN48
e[15] => Add0.IN47
e[16] => Add0.IN46
e[17] => Add0.IN45
e[18] => Add0.IN44
e[19] => Add0.IN43
e[20] => Add0.IN42
e[21] => Add0.IN41
e[22] => Add0.IN40
e[23] => Add0.IN39
e[24] => Add0.IN38
e[25] => Add0.IN37
e[26] => Add0.IN36
e[27] => Add0.IN35
e[28] => Add0.IN34
e[29] => Add0.IN33
e[30] => Add0.IN32
e[31] => Add0.IN31
s[0] <= e[0].DB_MAX_OUTPUT_PORT_TYPE
s[1] <= e[1].DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaA:eA|mux2_32:mLa
d0[0] => Selector31.IN3
d0[1] => Selector30.IN3
d0[2] => Selector29.IN3
d0[3] => Selector28.IN3
d0[4] => Selector27.IN3
d0[5] => Selector26.IN3
d0[6] => Selector25.IN3
d0[7] => Selector24.IN3
d0[8] => Selector23.IN3
d0[9] => Selector22.IN3
d0[10] => Selector21.IN3
d0[11] => Selector20.IN3
d0[12] => Selector19.IN3
d0[13] => Selector18.IN3
d0[14] => Selector17.IN3
d0[15] => Selector16.IN3
d0[16] => Selector15.IN3
d0[17] => Selector14.IN3
d0[18] => Selector13.IN3
d0[19] => Selector12.IN3
d0[20] => Selector11.IN3
d0[21] => Selector10.IN3
d0[22] => Selector9.IN3
d0[23] => Selector8.IN3
d0[24] => Selector7.IN3
d0[25] => Selector6.IN3
d0[26] => Selector5.IN3
d0[27] => Selector4.IN3
d0[28] => Selector3.IN3
d0[29] => Selector2.IN3
d0[30] => Selector1.IN3
d0[31] => Selector0.IN3
d1[0] => Selector31.IN4
d1[1] => Selector30.IN4
d1[2] => Selector29.IN4
d1[3] => Selector28.IN4
d1[4] => Selector27.IN4
d1[5] => Selector26.IN4
d1[6] => Selector25.IN4
d1[7] => Selector24.IN4
d1[8] => Selector23.IN4
d1[9] => Selector22.IN4
d1[10] => Selector21.IN4
d1[11] => Selector20.IN4
d1[12] => Selector19.IN4
d1[13] => Selector18.IN4
d1[14] => Selector17.IN4
d1[15] => Selector16.IN4
d1[16] => Selector15.IN4
d1[17] => Selector14.IN4
d1[18] => Selector13.IN4
d1[19] => Selector12.IN4
d1[20] => Selector11.IN4
d1[21] => Selector10.IN4
d1[22] => Selector9.IN4
d1[23] => Selector8.IN4
d1[24] => Selector7.IN4
d1[25] => Selector6.IN4
d1[26] => Selector5.IN4
d1[27] => Selector4.IN4
d1[28] => Selector3.IN4
d1[29] => Selector2.IN4
d1[30] => Selector1.IN4
d1[31] => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector1.IN5
SEL => Selector2.IN5
SEL => Selector3.IN5
SEL => Selector4.IN5
SEL => Selector5.IN5
SEL => Selector6.IN5
SEL => Selector7.IN5
SEL => Selector8.IN5
SEL => Selector9.IN5
SEL => Selector10.IN5
SEL => Selector11.IN5
SEL => Selector12.IN5
SEL => Selector13.IN5
SEL => Selector14.IN5
SEL => Selector15.IN5
SEL => Selector16.IN5
SEL => Selector17.IN5
SEL => Selector18.IN5
SEL => Selector19.IN5
SEL => Selector20.IN5
SEL => Selector21.IN5
SEL => Selector22.IN5
SEL => Selector23.IN5
SEL => Selector24.IN5
SEL => Selector25.IN5
SEL => Selector26.IN5
SEL => Selector27.IN5
SEL => Selector28.IN5
SEL => Selector29.IN5
SEL => Selector30.IN5
SEL => Selector31.IN5
SEL => Selector0.IN1
SEL => Selector1.IN1
SEL => Selector2.IN1
SEL => Selector3.IN1
SEL => Selector4.IN1
SEL => Selector5.IN1
SEL => Selector6.IN1
SEL => Selector7.IN1
SEL => Selector8.IN1
SEL => Selector9.IN1
SEL => Selector10.IN1
SEL => Selector11.IN1
SEL => Selector12.IN1
SEL => Selector13.IN1
SEL => Selector14.IN1
SEL => Selector15.IN1
SEL => Selector16.IN1
SEL => Selector17.IN1
SEL => Selector18.IN1
SEL => Selector19.IN1
SEL => Selector20.IN1
SEL => Selector21.IN1
SEL => Selector22.IN1
SEL => Selector23.IN1
SEL => Selector24.IN1
SEL => Selector25.IN1
SEL => Selector26.IN1
SEL => Selector27.IN1
SEL => Selector28.IN1
SEL => Selector29.IN1
SEL => Selector30.IN1
SEL => Selector31.IN1
s[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaA:eA|mux2_32:mLb
d0[0] => Selector31.IN3
d0[1] => Selector30.IN3
d0[2] => Selector29.IN3
d0[3] => Selector28.IN3
d0[4] => Selector27.IN3
d0[5] => Selector26.IN3
d0[6] => Selector25.IN3
d0[7] => Selector24.IN3
d0[8] => Selector23.IN3
d0[9] => Selector22.IN3
d0[10] => Selector21.IN3
d0[11] => Selector20.IN3
d0[12] => Selector19.IN3
d0[13] => Selector18.IN3
d0[14] => Selector17.IN3
d0[15] => Selector16.IN3
d0[16] => Selector15.IN3
d0[17] => Selector14.IN3
d0[18] => Selector13.IN3
d0[19] => Selector12.IN3
d0[20] => Selector11.IN3
d0[21] => Selector10.IN3
d0[22] => Selector9.IN3
d0[23] => Selector8.IN3
d0[24] => Selector7.IN3
d0[25] => Selector6.IN3
d0[26] => Selector5.IN3
d0[27] => Selector4.IN3
d0[28] => Selector3.IN3
d0[29] => Selector2.IN3
d0[30] => Selector1.IN3
d0[31] => Selector0.IN3
d1[0] => Selector31.IN4
d1[1] => Selector30.IN4
d1[2] => Selector29.IN4
d1[3] => Selector28.IN4
d1[4] => Selector27.IN4
d1[5] => Selector26.IN4
d1[6] => Selector25.IN4
d1[7] => Selector24.IN4
d1[8] => Selector23.IN4
d1[9] => Selector22.IN4
d1[10] => Selector21.IN4
d1[11] => Selector20.IN4
d1[12] => Selector19.IN4
d1[13] => Selector18.IN4
d1[14] => Selector17.IN4
d1[15] => Selector16.IN4
d1[16] => Selector15.IN4
d1[17] => Selector14.IN4
d1[18] => Selector13.IN4
d1[19] => Selector12.IN4
d1[20] => Selector11.IN4
d1[21] => Selector10.IN4
d1[22] => Selector9.IN4
d1[23] => Selector8.IN4
d1[24] => Selector7.IN4
d1[25] => Selector6.IN4
d1[26] => Selector5.IN4
d1[27] => Selector4.IN4
d1[28] => Selector3.IN4
d1[29] => Selector2.IN4
d1[30] => Selector1.IN4
d1[31] => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector1.IN5
SEL => Selector2.IN5
SEL => Selector3.IN5
SEL => Selector4.IN5
SEL => Selector5.IN5
SEL => Selector6.IN5
SEL => Selector7.IN5
SEL => Selector8.IN5
SEL => Selector9.IN5
SEL => Selector10.IN5
SEL => Selector11.IN5
SEL => Selector12.IN5
SEL => Selector13.IN5
SEL => Selector14.IN5
SEL => Selector15.IN5
SEL => Selector16.IN5
SEL => Selector17.IN5
SEL => Selector18.IN5
SEL => Selector19.IN5
SEL => Selector20.IN5
SEL => Selector21.IN5
SEL => Selector22.IN5
SEL => Selector23.IN5
SEL => Selector24.IN5
SEL => Selector25.IN5
SEL => Selector26.IN5
SEL => Selector27.IN5
SEL => Selector28.IN5
SEL => Selector29.IN5
SEL => Selector30.IN5
SEL => Selector31.IN5
SEL => Selector0.IN1
SEL => Selector1.IN1
SEL => Selector2.IN1
SEL => Selector3.IN1
SEL => Selector4.IN1
SEL => Selector5.IN1
SEL => Selector6.IN1
SEL => Selector7.IN1
SEL => Selector8.IN1
SEL => Selector9.IN1
SEL => Selector10.IN1
SEL => Selector11.IN1
SEL => Selector12.IN1
SEL => Selector13.IN1
SEL => Selector14.IN1
SEL => Selector15.IN1
SEL => Selector16.IN1
SEL => Selector17.IN1
SEL => Selector18.IN1
SEL => Selector19.IN1
SEL => Selector20.IN1
SEL => Selector21.IN1
SEL => Selector22.IN1
SEL => Selector23.IN1
SEL => Selector24.IN1
SEL => Selector25.IN1
SEL => Selector26.IN1
SEL => Selector27.IN1
SEL => Selector28.IN1
SEL => Selector29.IN1
SEL => Selector30.IN1
SEL => Selector31.IN1
s[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaA:eA|EVAL:ev
a[0] => Equal0.IN31
a[0] => LessThan0.IN32
a[0] => LessThan1.IN32
a[1] => Equal0.IN30
a[1] => LessThan0.IN31
a[1] => LessThan1.IN31
a[2] => Equal0.IN29
a[2] => LessThan0.IN30
a[2] => LessThan1.IN30
a[3] => Equal0.IN28
a[3] => LessThan0.IN29
a[3] => LessThan1.IN29
a[4] => Equal0.IN27
a[4] => LessThan0.IN28
a[4] => LessThan1.IN28
a[5] => Equal0.IN26
a[5] => LessThan0.IN27
a[5] => LessThan1.IN27
a[6] => Equal0.IN25
a[6] => LessThan0.IN26
a[6] => LessThan1.IN26
a[7] => Equal0.IN24
a[7] => LessThan0.IN25
a[7] => LessThan1.IN25
a[8] => Equal0.IN23
a[8] => LessThan0.IN24
a[8] => LessThan1.IN24
a[9] => Equal0.IN22
a[9] => LessThan0.IN23
a[9] => LessThan1.IN23
a[10] => Equal0.IN21
a[10] => LessThan0.IN22
a[10] => LessThan1.IN22
a[11] => Equal0.IN20
a[11] => LessThan0.IN21
a[11] => LessThan1.IN21
a[12] => Equal0.IN19
a[12] => LessThan0.IN20
a[12] => LessThan1.IN20
a[13] => Equal0.IN18
a[13] => LessThan0.IN19
a[13] => LessThan1.IN19
a[14] => Equal0.IN17
a[14] => LessThan0.IN18
a[14] => LessThan1.IN18
a[15] => Equal0.IN16
a[15] => LessThan0.IN17
a[15] => LessThan1.IN17
a[16] => Equal0.IN15
a[16] => LessThan0.IN16
a[16] => LessThan1.IN16
a[17] => Equal0.IN14
a[17] => LessThan0.IN15
a[17] => LessThan1.IN15
a[18] => Equal0.IN13
a[18] => LessThan0.IN14
a[18] => LessThan1.IN14
a[19] => Equal0.IN12
a[19] => LessThan0.IN13
a[19] => LessThan1.IN13
a[20] => Equal0.IN11
a[20] => LessThan0.IN12
a[20] => LessThan1.IN12
a[21] => Equal0.IN10
a[21] => LessThan0.IN11
a[21] => LessThan1.IN11
a[22] => Equal0.IN9
a[22] => LessThan0.IN10
a[22] => LessThan1.IN10
a[23] => Equal0.IN8
a[23] => LessThan0.IN9
a[23] => LessThan1.IN9
a[24] => Equal0.IN7
a[24] => LessThan0.IN8
a[24] => LessThan1.IN8
a[25] => Equal0.IN6
a[25] => LessThan0.IN7
a[25] => LessThan1.IN7
a[26] => Equal0.IN5
a[26] => LessThan0.IN6
a[26] => LessThan1.IN6
a[27] => Equal0.IN4
a[27] => LessThan0.IN5
a[27] => LessThan1.IN5
a[28] => Equal0.IN3
a[28] => LessThan0.IN4
a[28] => LessThan1.IN4
a[29] => Equal0.IN2
a[29] => LessThan0.IN3
a[29] => LessThan1.IN3
a[30] => Equal0.IN1
a[30] => LessThan0.IN2
a[30] => LessThan1.IN2
a[31] => Equal0.IN0
a[31] => LessThan0.IN1
a[31] => LessThan1.IN1
b[0] => Equal0.IN63
b[0] => LessThan0.IN64
b[0] => LessThan1.IN64
b[1] => Equal0.IN62
b[1] => LessThan0.IN63
b[1] => LessThan1.IN63
b[2] => Equal0.IN61
b[2] => LessThan0.IN62
b[2] => LessThan1.IN62
b[3] => Equal0.IN60
b[3] => LessThan0.IN61
b[3] => LessThan1.IN61
b[4] => Equal0.IN59
b[4] => LessThan0.IN60
b[4] => LessThan1.IN60
b[5] => Equal0.IN58
b[5] => LessThan0.IN59
b[5] => LessThan1.IN59
b[6] => Equal0.IN57
b[6] => LessThan0.IN58
b[6] => LessThan1.IN58
b[7] => Equal0.IN56
b[7] => LessThan0.IN57
b[7] => LessThan1.IN57
b[8] => Equal0.IN55
b[8] => LessThan0.IN56
b[8] => LessThan1.IN56
b[9] => Equal0.IN54
b[9] => LessThan0.IN55
b[9] => LessThan1.IN55
b[10] => Equal0.IN53
b[10] => LessThan0.IN54
b[10] => LessThan1.IN54
b[11] => Equal0.IN52
b[11] => LessThan0.IN53
b[11] => LessThan1.IN53
b[12] => Equal0.IN51
b[12] => LessThan0.IN52
b[12] => LessThan1.IN52
b[13] => Equal0.IN50
b[13] => LessThan0.IN51
b[13] => LessThan1.IN51
b[14] => Equal0.IN49
b[14] => LessThan0.IN50
b[14] => LessThan1.IN50
b[15] => Equal0.IN48
b[15] => LessThan0.IN49
b[15] => LessThan1.IN49
b[16] => Equal0.IN47
b[16] => LessThan0.IN48
b[16] => LessThan1.IN48
b[17] => Equal0.IN46
b[17] => LessThan0.IN47
b[17] => LessThan1.IN47
b[18] => Equal0.IN45
b[18] => LessThan0.IN46
b[18] => LessThan1.IN46
b[19] => Equal0.IN44
b[19] => LessThan0.IN45
b[19] => LessThan1.IN45
b[20] => Equal0.IN43
b[20] => LessThan0.IN44
b[20] => LessThan1.IN44
b[21] => Equal0.IN42
b[21] => LessThan0.IN43
b[21] => LessThan1.IN43
b[22] => Equal0.IN41
b[22] => LessThan0.IN42
b[22] => LessThan1.IN42
b[23] => Equal0.IN40
b[23] => LessThan0.IN41
b[23] => LessThan1.IN41
b[24] => Equal0.IN39
b[24] => LessThan0.IN40
b[24] => LessThan1.IN40
b[25] => Equal0.IN38
b[25] => LessThan0.IN39
b[25] => LessThan1.IN39
b[26] => Equal0.IN37
b[26] => LessThan0.IN38
b[26] => LessThan1.IN38
b[27] => Equal0.IN36
b[27] => LessThan0.IN37
b[27] => LessThan1.IN37
b[28] => Equal0.IN35
b[28] => LessThan0.IN36
b[28] => LessThan1.IN36
b[29] => Equal0.IN34
b[29] => LessThan0.IN35
b[29] => LessThan1.IN35
b[30] => Equal0.IN33
b[30] => LessThan0.IN34
b[30] => LessThan1.IN34
b[31] => Equal0.IN32
b[31] => LessThan0.IN33
b[31] => LessThan1.IN33
ig <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
me <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
meu <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaA:eA|ALU:al
opALU[0] => Mux0.IN14
opALU[0] => Mux1.IN14
opALU[0] => Mux2.IN14
opALU[0] => Mux3.IN14
opALU[0] => Mux4.IN14
opALU[0] => Mux5.IN14
opALU[0] => Mux6.IN14
opALU[0] => Mux7.IN14
opALU[0] => Mux8.IN14
opALU[0] => Mux9.IN14
opALU[0] => Mux10.IN14
opALU[0] => Mux11.IN14
opALU[0] => Mux12.IN14
opALU[0] => Mux13.IN14
opALU[0] => Mux14.IN14
opALU[0] => Mux15.IN14
opALU[0] => Mux16.IN14
opALU[0] => Mux17.IN14
opALU[0] => Mux18.IN14
opALU[0] => Mux19.IN14
opALU[0] => Mux20.IN14
opALU[0] => Mux21.IN14
opALU[0] => Mux22.IN14
opALU[0] => Mux23.IN14
opALU[0] => Mux24.IN14
opALU[0] => Mux25.IN14
opALU[0] => Mux26.IN14
opALU[0] => Mux27.IN14
opALU[0] => Mux28.IN14
opALU[0] => Mux29.IN14
opALU[0] => Mux30.IN14
opALU[0] => Mux31.IN14
opALU[1] => Mux0.IN13
opALU[1] => Mux1.IN13
opALU[1] => Mux2.IN13
opALU[1] => Mux3.IN13
opALU[1] => Mux4.IN13
opALU[1] => Mux5.IN13
opALU[1] => Mux6.IN13
opALU[1] => Mux7.IN13
opALU[1] => Mux8.IN13
opALU[1] => Mux9.IN13
opALU[1] => Mux10.IN13
opALU[1] => Mux11.IN13
opALU[1] => Mux12.IN13
opALU[1] => Mux13.IN13
opALU[1] => Mux14.IN13
opALU[1] => Mux15.IN13
opALU[1] => Mux16.IN13
opALU[1] => Mux17.IN13
opALU[1] => Mux18.IN13
opALU[1] => Mux19.IN13
opALU[1] => Mux20.IN13
opALU[1] => Mux21.IN13
opALU[1] => Mux22.IN13
opALU[1] => Mux23.IN13
opALU[1] => Mux24.IN13
opALU[1] => Mux25.IN13
opALU[1] => Mux26.IN13
opALU[1] => Mux27.IN13
opALU[1] => Mux28.IN13
opALU[1] => Mux29.IN13
opALU[1] => Mux30.IN13
opALU[1] => Mux31.IN13
opALU[2] => Mux0.IN12
opALU[2] => Mux1.IN12
opALU[2] => Mux2.IN12
opALU[2] => Mux3.IN12
opALU[2] => Mux4.IN12
opALU[2] => Mux5.IN12
opALU[2] => Mux6.IN12
opALU[2] => Mux7.IN12
opALU[2] => Mux8.IN12
opALU[2] => Mux9.IN12
opALU[2] => Mux10.IN12
opALU[2] => Mux11.IN12
opALU[2] => Mux12.IN12
opALU[2] => Mux13.IN12
opALU[2] => Mux14.IN12
opALU[2] => Mux15.IN12
opALU[2] => Mux16.IN12
opALU[2] => Mux17.IN12
opALU[2] => Mux18.IN12
opALU[2] => Mux19.IN12
opALU[2] => Mux20.IN12
opALU[2] => Mux21.IN12
opALU[2] => Mux22.IN12
opALU[2] => Mux23.IN12
opALU[2] => Mux24.IN12
opALU[2] => Mux25.IN12
opALU[2] => Mux26.IN12
opALU[2] => Mux27.IN12
opALU[2] => Mux28.IN12
opALU[2] => Mux29.IN12
opALU[2] => Mux30.IN12
opALU[2] => Mux31.IN12
opALU[3] => Mux0.IN11
opALU[3] => Mux1.IN11
opALU[3] => Mux2.IN11
opALU[3] => Mux3.IN11
opALU[3] => Mux4.IN11
opALU[3] => Mux5.IN11
opALU[3] => Mux6.IN11
opALU[3] => Mux7.IN11
opALU[3] => Mux8.IN11
opALU[3] => Mux9.IN11
opALU[3] => Mux10.IN11
opALU[3] => Mux11.IN11
opALU[3] => Mux12.IN11
opALU[3] => Mux13.IN11
opALU[3] => Mux14.IN11
opALU[3] => Mux15.IN11
opALU[3] => Mux16.IN11
opALU[3] => Mux17.IN11
opALU[3] => Mux18.IN11
opALU[3] => Mux19.IN11
opALU[3] => Mux20.IN11
opALU[3] => Mux21.IN11
opALU[3] => Mux22.IN11
opALU[3] => Mux23.IN11
opALU[3] => Mux24.IN11
opALU[3] => Mux25.IN11
opALU[3] => Mux26.IN11
opALU[3] => Mux27.IN11
opALU[3] => Mux28.IN11
opALU[3] => Mux29.IN11
opALU[3] => Mux30.IN11
opALU[3] => Mux31.IN11
opALU[4] => Mux0.IN10
opALU[4] => Mux1.IN10
opALU[4] => Mux2.IN10
opALU[4] => Mux3.IN10
opALU[4] => Mux4.IN10
opALU[4] => Mux5.IN10
opALU[4] => Mux6.IN10
opALU[4] => Mux7.IN10
opALU[4] => Mux8.IN10
opALU[4] => Mux9.IN10
opALU[4] => Mux10.IN10
opALU[4] => Mux11.IN10
opALU[4] => Mux12.IN10
opALU[4] => Mux13.IN10
opALU[4] => Mux14.IN10
opALU[4] => Mux15.IN10
opALU[4] => Mux16.IN10
opALU[4] => Mux17.IN10
opALU[4] => Mux18.IN10
opALU[4] => Mux19.IN10
opALU[4] => Mux20.IN10
opALU[4] => Mux21.IN10
opALU[4] => Mux22.IN10
opALU[4] => Mux23.IN10
opALU[4] => Mux24.IN10
opALU[4] => Mux25.IN10
opALU[4] => Mux26.IN10
opALU[4] => Mux27.IN10
opALU[4] => Mux28.IN10
opALU[4] => Mux29.IN10
opALU[4] => Mux30.IN10
opALU[4] => Mux31.IN10
a[0] => Add0.IN32
a[0] => Add1.IN64
a[0] => LessThan0.IN32
a[0] => LessThan1.IN32
a[0] => s.IN0
a[0] => s.IN0
a[0] => s.IN0
a[0] => ShiftLeft0.IN32
a[0] => ShiftRight0.IN32
a[0] => ShiftRight1.IN32
a[0] => Mux31.IN15
a[0] => Mux31.IN16
a[0] => Mux31.IN17
a[0] => Mux31.IN18
a[0] => Mux31.IN19
a[0] => Mux31.IN20
a[0] => Mux31.IN21
a[0] => Mux31.IN22
a[0] => Mux31.IN23
a[0] => Mux31.IN24
a[0] => Mux31.IN25
a[0] => Mux31.IN26
a[0] => Mux31.IN27
a[0] => Mux31.IN28
a[0] => Mux31.IN29
a[0] => Mux31.IN30
a[0] => Mux31.IN31
a[0] => Mux31.IN32
a[0] => Mux31.IN33
a[0] => Mux31.IN34
a[0] => Mux31.IN35
a[0] => Mux31.IN36
a[1] => Add0.IN31
a[1] => Add1.IN63
a[1] => LessThan0.IN31
a[1] => LessThan1.IN31
a[1] => s.IN0
a[1] => s.IN0
a[1] => s.IN0
a[1] => ShiftLeft0.IN31
a[1] => ShiftRight0.IN31
a[1] => ShiftRight1.IN31
a[1] => Mux30.IN15
a[1] => Mux30.IN16
a[1] => Mux30.IN17
a[1] => Mux30.IN18
a[1] => Mux30.IN19
a[1] => Mux30.IN20
a[1] => Mux30.IN21
a[1] => Mux30.IN22
a[1] => Mux30.IN23
a[1] => Mux30.IN24
a[1] => Mux30.IN25
a[1] => Mux30.IN26
a[1] => Mux30.IN27
a[1] => Mux30.IN28
a[1] => Mux30.IN29
a[1] => Mux30.IN30
a[1] => Mux30.IN31
a[1] => Mux30.IN32
a[1] => Mux30.IN33
a[1] => Mux30.IN34
a[1] => Mux30.IN35
a[1] => Mux30.IN36
a[2] => Add0.IN30
a[2] => Add1.IN62
a[2] => LessThan0.IN30
a[2] => LessThan1.IN30
a[2] => s.IN0
a[2] => s.IN0
a[2] => s.IN0
a[2] => ShiftLeft0.IN30
a[2] => ShiftRight0.IN30
a[2] => ShiftRight1.IN30
a[2] => Mux29.IN15
a[2] => Mux29.IN16
a[2] => Mux29.IN17
a[2] => Mux29.IN18
a[2] => Mux29.IN19
a[2] => Mux29.IN20
a[2] => Mux29.IN21
a[2] => Mux29.IN22
a[2] => Mux29.IN23
a[2] => Mux29.IN24
a[2] => Mux29.IN25
a[2] => Mux29.IN26
a[2] => Mux29.IN27
a[2] => Mux29.IN28
a[2] => Mux29.IN29
a[2] => Mux29.IN30
a[2] => Mux29.IN31
a[2] => Mux29.IN32
a[2] => Mux29.IN33
a[2] => Mux29.IN34
a[2] => Mux29.IN35
a[2] => Mux29.IN36
a[3] => Add0.IN29
a[3] => Add1.IN61
a[3] => LessThan0.IN29
a[3] => LessThan1.IN29
a[3] => s.IN0
a[3] => s.IN0
a[3] => s.IN0
a[3] => ShiftLeft0.IN29
a[3] => ShiftRight0.IN29
a[3] => ShiftRight1.IN29
a[3] => Mux28.IN15
a[3] => Mux28.IN16
a[3] => Mux28.IN17
a[3] => Mux28.IN18
a[3] => Mux28.IN19
a[3] => Mux28.IN20
a[3] => Mux28.IN21
a[3] => Mux28.IN22
a[3] => Mux28.IN23
a[3] => Mux28.IN24
a[3] => Mux28.IN25
a[3] => Mux28.IN26
a[3] => Mux28.IN27
a[3] => Mux28.IN28
a[3] => Mux28.IN29
a[3] => Mux28.IN30
a[3] => Mux28.IN31
a[3] => Mux28.IN32
a[3] => Mux28.IN33
a[3] => Mux28.IN34
a[3] => Mux28.IN35
a[3] => Mux28.IN36
a[4] => Add0.IN28
a[4] => Add1.IN60
a[4] => LessThan0.IN28
a[4] => LessThan1.IN28
a[4] => s.IN0
a[4] => s.IN0
a[4] => s.IN0
a[4] => ShiftLeft0.IN28
a[4] => ShiftRight0.IN28
a[4] => ShiftRight1.IN28
a[4] => Mux27.IN15
a[4] => Mux27.IN16
a[4] => Mux27.IN17
a[4] => Mux27.IN18
a[4] => Mux27.IN19
a[4] => Mux27.IN20
a[4] => Mux27.IN21
a[4] => Mux27.IN22
a[4] => Mux27.IN23
a[4] => Mux27.IN24
a[4] => Mux27.IN25
a[4] => Mux27.IN26
a[4] => Mux27.IN27
a[4] => Mux27.IN28
a[4] => Mux27.IN29
a[4] => Mux27.IN30
a[4] => Mux27.IN31
a[4] => Mux27.IN32
a[4] => Mux27.IN33
a[4] => Mux27.IN34
a[4] => Mux27.IN35
a[4] => Mux27.IN36
a[5] => Add0.IN27
a[5] => Add1.IN59
a[5] => LessThan0.IN27
a[5] => LessThan1.IN27
a[5] => s.IN0
a[5] => s.IN0
a[5] => s.IN0
a[5] => ShiftLeft0.IN27
a[5] => ShiftRight0.IN27
a[5] => ShiftRight1.IN27
a[5] => Mux26.IN15
a[5] => Mux26.IN16
a[5] => Mux26.IN17
a[5] => Mux26.IN18
a[5] => Mux26.IN19
a[5] => Mux26.IN20
a[5] => Mux26.IN21
a[5] => Mux26.IN22
a[5] => Mux26.IN23
a[5] => Mux26.IN24
a[5] => Mux26.IN25
a[5] => Mux26.IN26
a[5] => Mux26.IN27
a[5] => Mux26.IN28
a[5] => Mux26.IN29
a[5] => Mux26.IN30
a[5] => Mux26.IN31
a[5] => Mux26.IN32
a[5] => Mux26.IN33
a[5] => Mux26.IN34
a[5] => Mux26.IN35
a[5] => Mux26.IN36
a[6] => Add0.IN26
a[6] => Add1.IN58
a[6] => LessThan0.IN26
a[6] => LessThan1.IN26
a[6] => s.IN0
a[6] => s.IN0
a[6] => s.IN0
a[6] => ShiftLeft0.IN26
a[6] => ShiftRight0.IN26
a[6] => ShiftRight1.IN26
a[6] => Mux25.IN15
a[6] => Mux25.IN16
a[6] => Mux25.IN17
a[6] => Mux25.IN18
a[6] => Mux25.IN19
a[6] => Mux25.IN20
a[6] => Mux25.IN21
a[6] => Mux25.IN22
a[6] => Mux25.IN23
a[6] => Mux25.IN24
a[6] => Mux25.IN25
a[6] => Mux25.IN26
a[6] => Mux25.IN27
a[6] => Mux25.IN28
a[6] => Mux25.IN29
a[6] => Mux25.IN30
a[6] => Mux25.IN31
a[6] => Mux25.IN32
a[6] => Mux25.IN33
a[6] => Mux25.IN34
a[6] => Mux25.IN35
a[6] => Mux25.IN36
a[7] => Add0.IN25
a[7] => Add1.IN57
a[7] => LessThan0.IN25
a[7] => LessThan1.IN25
a[7] => s.IN0
a[7] => s.IN0
a[7] => s.IN0
a[7] => ShiftLeft0.IN25
a[7] => ShiftRight0.IN25
a[7] => ShiftRight1.IN25
a[7] => Mux24.IN15
a[7] => Mux24.IN16
a[7] => Mux24.IN17
a[7] => Mux24.IN18
a[7] => Mux24.IN19
a[7] => Mux24.IN20
a[7] => Mux24.IN21
a[7] => Mux24.IN22
a[7] => Mux24.IN23
a[7] => Mux24.IN24
a[7] => Mux24.IN25
a[7] => Mux24.IN26
a[7] => Mux24.IN27
a[7] => Mux24.IN28
a[7] => Mux24.IN29
a[7] => Mux24.IN30
a[7] => Mux24.IN31
a[7] => Mux24.IN32
a[7] => Mux24.IN33
a[7] => Mux24.IN34
a[7] => Mux24.IN35
a[7] => Mux24.IN36
a[8] => Add0.IN24
a[8] => Add1.IN56
a[8] => LessThan0.IN24
a[8] => LessThan1.IN24
a[8] => s.IN0
a[8] => s.IN0
a[8] => s.IN0
a[8] => ShiftLeft0.IN24
a[8] => ShiftRight0.IN24
a[8] => ShiftRight1.IN24
a[8] => Mux23.IN15
a[8] => Mux23.IN16
a[8] => Mux23.IN17
a[8] => Mux23.IN18
a[8] => Mux23.IN19
a[8] => Mux23.IN20
a[8] => Mux23.IN21
a[8] => Mux23.IN22
a[8] => Mux23.IN23
a[8] => Mux23.IN24
a[8] => Mux23.IN25
a[8] => Mux23.IN26
a[8] => Mux23.IN27
a[8] => Mux23.IN28
a[8] => Mux23.IN29
a[8] => Mux23.IN30
a[8] => Mux23.IN31
a[8] => Mux23.IN32
a[8] => Mux23.IN33
a[8] => Mux23.IN34
a[8] => Mux23.IN35
a[8] => Mux23.IN36
a[9] => Add0.IN23
a[9] => Add1.IN55
a[9] => LessThan0.IN23
a[9] => LessThan1.IN23
a[9] => s.IN0
a[9] => s.IN0
a[9] => s.IN0
a[9] => ShiftLeft0.IN23
a[9] => ShiftRight0.IN23
a[9] => ShiftRight1.IN23
a[9] => Mux22.IN15
a[9] => Mux22.IN16
a[9] => Mux22.IN17
a[9] => Mux22.IN18
a[9] => Mux22.IN19
a[9] => Mux22.IN20
a[9] => Mux22.IN21
a[9] => Mux22.IN22
a[9] => Mux22.IN23
a[9] => Mux22.IN24
a[9] => Mux22.IN25
a[9] => Mux22.IN26
a[9] => Mux22.IN27
a[9] => Mux22.IN28
a[9] => Mux22.IN29
a[9] => Mux22.IN30
a[9] => Mux22.IN31
a[9] => Mux22.IN32
a[9] => Mux22.IN33
a[9] => Mux22.IN34
a[9] => Mux22.IN35
a[9] => Mux22.IN36
a[10] => Add0.IN22
a[10] => Add1.IN54
a[10] => LessThan0.IN22
a[10] => LessThan1.IN22
a[10] => s.IN0
a[10] => s.IN0
a[10] => s.IN0
a[10] => ShiftLeft0.IN22
a[10] => ShiftRight0.IN22
a[10] => ShiftRight1.IN22
a[10] => Mux21.IN15
a[10] => Mux21.IN16
a[10] => Mux21.IN17
a[10] => Mux21.IN18
a[10] => Mux21.IN19
a[10] => Mux21.IN20
a[10] => Mux21.IN21
a[10] => Mux21.IN22
a[10] => Mux21.IN23
a[10] => Mux21.IN24
a[10] => Mux21.IN25
a[10] => Mux21.IN26
a[10] => Mux21.IN27
a[10] => Mux21.IN28
a[10] => Mux21.IN29
a[10] => Mux21.IN30
a[10] => Mux21.IN31
a[10] => Mux21.IN32
a[10] => Mux21.IN33
a[10] => Mux21.IN34
a[10] => Mux21.IN35
a[10] => Mux21.IN36
a[11] => Add0.IN21
a[11] => Add1.IN53
a[11] => LessThan0.IN21
a[11] => LessThan1.IN21
a[11] => s.IN0
a[11] => s.IN0
a[11] => s.IN0
a[11] => ShiftLeft0.IN21
a[11] => ShiftRight0.IN21
a[11] => ShiftRight1.IN21
a[11] => Mux20.IN15
a[11] => Mux20.IN16
a[11] => Mux20.IN17
a[11] => Mux20.IN18
a[11] => Mux20.IN19
a[11] => Mux20.IN20
a[11] => Mux20.IN21
a[11] => Mux20.IN22
a[11] => Mux20.IN23
a[11] => Mux20.IN24
a[11] => Mux20.IN25
a[11] => Mux20.IN26
a[11] => Mux20.IN27
a[11] => Mux20.IN28
a[11] => Mux20.IN29
a[11] => Mux20.IN30
a[11] => Mux20.IN31
a[11] => Mux20.IN32
a[11] => Mux20.IN33
a[11] => Mux20.IN34
a[11] => Mux20.IN35
a[11] => Mux20.IN36
a[12] => Add0.IN20
a[12] => Add1.IN52
a[12] => LessThan0.IN20
a[12] => LessThan1.IN20
a[12] => s.IN0
a[12] => s.IN0
a[12] => s.IN0
a[12] => ShiftLeft0.IN20
a[12] => ShiftRight0.IN20
a[12] => ShiftRight1.IN20
a[12] => Mux19.IN15
a[12] => Mux19.IN16
a[12] => Mux19.IN17
a[12] => Mux19.IN18
a[12] => Mux19.IN19
a[12] => Mux19.IN20
a[12] => Mux19.IN21
a[12] => Mux19.IN22
a[12] => Mux19.IN23
a[12] => Mux19.IN24
a[12] => Mux19.IN25
a[12] => Mux19.IN26
a[12] => Mux19.IN27
a[12] => Mux19.IN28
a[12] => Mux19.IN29
a[12] => Mux19.IN30
a[12] => Mux19.IN31
a[12] => Mux19.IN32
a[12] => Mux19.IN33
a[12] => Mux19.IN34
a[12] => Mux19.IN35
a[12] => Mux19.IN36
a[13] => Add0.IN19
a[13] => Add1.IN51
a[13] => LessThan0.IN19
a[13] => LessThan1.IN19
a[13] => s.IN0
a[13] => s.IN0
a[13] => s.IN0
a[13] => ShiftLeft0.IN19
a[13] => ShiftRight0.IN19
a[13] => ShiftRight1.IN19
a[13] => Mux18.IN15
a[13] => Mux18.IN16
a[13] => Mux18.IN17
a[13] => Mux18.IN18
a[13] => Mux18.IN19
a[13] => Mux18.IN20
a[13] => Mux18.IN21
a[13] => Mux18.IN22
a[13] => Mux18.IN23
a[13] => Mux18.IN24
a[13] => Mux18.IN25
a[13] => Mux18.IN26
a[13] => Mux18.IN27
a[13] => Mux18.IN28
a[13] => Mux18.IN29
a[13] => Mux18.IN30
a[13] => Mux18.IN31
a[13] => Mux18.IN32
a[13] => Mux18.IN33
a[13] => Mux18.IN34
a[13] => Mux18.IN35
a[13] => Mux18.IN36
a[14] => Add0.IN18
a[14] => Add1.IN50
a[14] => LessThan0.IN18
a[14] => LessThan1.IN18
a[14] => s.IN0
a[14] => s.IN0
a[14] => s.IN0
a[14] => ShiftLeft0.IN18
a[14] => ShiftRight0.IN18
a[14] => ShiftRight1.IN18
a[14] => Mux17.IN15
a[14] => Mux17.IN16
a[14] => Mux17.IN17
a[14] => Mux17.IN18
a[14] => Mux17.IN19
a[14] => Mux17.IN20
a[14] => Mux17.IN21
a[14] => Mux17.IN22
a[14] => Mux17.IN23
a[14] => Mux17.IN24
a[14] => Mux17.IN25
a[14] => Mux17.IN26
a[14] => Mux17.IN27
a[14] => Mux17.IN28
a[14] => Mux17.IN29
a[14] => Mux17.IN30
a[14] => Mux17.IN31
a[14] => Mux17.IN32
a[14] => Mux17.IN33
a[14] => Mux17.IN34
a[14] => Mux17.IN35
a[14] => Mux17.IN36
a[15] => Add0.IN17
a[15] => Add1.IN49
a[15] => LessThan0.IN17
a[15] => LessThan1.IN17
a[15] => s.IN0
a[15] => s.IN0
a[15] => s.IN0
a[15] => ShiftLeft0.IN17
a[15] => ShiftRight0.IN17
a[15] => ShiftRight1.IN17
a[15] => Mux16.IN15
a[15] => Mux16.IN16
a[15] => Mux16.IN17
a[15] => Mux16.IN18
a[15] => Mux16.IN19
a[15] => Mux16.IN20
a[15] => Mux16.IN21
a[15] => Mux16.IN22
a[15] => Mux16.IN23
a[15] => Mux16.IN24
a[15] => Mux16.IN25
a[15] => Mux16.IN26
a[15] => Mux16.IN27
a[15] => Mux16.IN28
a[15] => Mux16.IN29
a[15] => Mux16.IN30
a[15] => Mux16.IN31
a[15] => Mux16.IN32
a[15] => Mux16.IN33
a[15] => Mux16.IN34
a[15] => Mux16.IN35
a[15] => Mux16.IN36
a[16] => Add0.IN16
a[16] => Add1.IN48
a[16] => LessThan0.IN16
a[16] => LessThan1.IN16
a[16] => s.IN0
a[16] => s.IN0
a[16] => s.IN0
a[16] => ShiftLeft0.IN16
a[16] => ShiftRight0.IN16
a[16] => ShiftRight1.IN16
a[16] => Mux15.IN15
a[16] => Mux15.IN16
a[16] => Mux15.IN17
a[16] => Mux15.IN18
a[16] => Mux15.IN19
a[16] => Mux15.IN20
a[16] => Mux15.IN21
a[16] => Mux15.IN22
a[16] => Mux15.IN23
a[16] => Mux15.IN24
a[16] => Mux15.IN25
a[16] => Mux15.IN26
a[16] => Mux15.IN27
a[16] => Mux15.IN28
a[16] => Mux15.IN29
a[16] => Mux15.IN30
a[16] => Mux15.IN31
a[16] => Mux15.IN32
a[16] => Mux15.IN33
a[16] => Mux15.IN34
a[16] => Mux15.IN35
a[16] => Mux15.IN36
a[17] => Add0.IN15
a[17] => Add1.IN47
a[17] => LessThan0.IN15
a[17] => LessThan1.IN15
a[17] => s.IN0
a[17] => s.IN0
a[17] => s.IN0
a[17] => ShiftLeft0.IN15
a[17] => ShiftRight0.IN15
a[17] => ShiftRight1.IN15
a[17] => Mux14.IN15
a[17] => Mux14.IN16
a[17] => Mux14.IN17
a[17] => Mux14.IN18
a[17] => Mux14.IN19
a[17] => Mux14.IN20
a[17] => Mux14.IN21
a[17] => Mux14.IN22
a[17] => Mux14.IN23
a[17] => Mux14.IN24
a[17] => Mux14.IN25
a[17] => Mux14.IN26
a[17] => Mux14.IN27
a[17] => Mux14.IN28
a[17] => Mux14.IN29
a[17] => Mux14.IN30
a[17] => Mux14.IN31
a[17] => Mux14.IN32
a[17] => Mux14.IN33
a[17] => Mux14.IN34
a[17] => Mux14.IN35
a[17] => Mux14.IN36
a[18] => Add0.IN14
a[18] => Add1.IN46
a[18] => LessThan0.IN14
a[18] => LessThan1.IN14
a[18] => s.IN0
a[18] => s.IN0
a[18] => s.IN0
a[18] => ShiftLeft0.IN14
a[18] => ShiftRight0.IN14
a[18] => ShiftRight1.IN14
a[18] => Mux13.IN15
a[18] => Mux13.IN16
a[18] => Mux13.IN17
a[18] => Mux13.IN18
a[18] => Mux13.IN19
a[18] => Mux13.IN20
a[18] => Mux13.IN21
a[18] => Mux13.IN22
a[18] => Mux13.IN23
a[18] => Mux13.IN24
a[18] => Mux13.IN25
a[18] => Mux13.IN26
a[18] => Mux13.IN27
a[18] => Mux13.IN28
a[18] => Mux13.IN29
a[18] => Mux13.IN30
a[18] => Mux13.IN31
a[18] => Mux13.IN32
a[18] => Mux13.IN33
a[18] => Mux13.IN34
a[18] => Mux13.IN35
a[18] => Mux13.IN36
a[19] => Add0.IN13
a[19] => Add1.IN45
a[19] => LessThan0.IN13
a[19] => LessThan1.IN13
a[19] => s.IN0
a[19] => s.IN0
a[19] => s.IN0
a[19] => ShiftLeft0.IN13
a[19] => ShiftRight0.IN13
a[19] => ShiftRight1.IN13
a[19] => Mux12.IN15
a[19] => Mux12.IN16
a[19] => Mux12.IN17
a[19] => Mux12.IN18
a[19] => Mux12.IN19
a[19] => Mux12.IN20
a[19] => Mux12.IN21
a[19] => Mux12.IN22
a[19] => Mux12.IN23
a[19] => Mux12.IN24
a[19] => Mux12.IN25
a[19] => Mux12.IN26
a[19] => Mux12.IN27
a[19] => Mux12.IN28
a[19] => Mux12.IN29
a[19] => Mux12.IN30
a[19] => Mux12.IN31
a[19] => Mux12.IN32
a[19] => Mux12.IN33
a[19] => Mux12.IN34
a[19] => Mux12.IN35
a[19] => Mux12.IN36
a[20] => Add0.IN12
a[20] => Add1.IN44
a[20] => LessThan0.IN12
a[20] => LessThan1.IN12
a[20] => s.IN0
a[20] => s.IN0
a[20] => s.IN0
a[20] => ShiftLeft0.IN12
a[20] => ShiftRight0.IN12
a[20] => ShiftRight1.IN12
a[20] => Mux11.IN15
a[20] => Mux11.IN16
a[20] => Mux11.IN17
a[20] => Mux11.IN18
a[20] => Mux11.IN19
a[20] => Mux11.IN20
a[20] => Mux11.IN21
a[20] => Mux11.IN22
a[20] => Mux11.IN23
a[20] => Mux11.IN24
a[20] => Mux11.IN25
a[20] => Mux11.IN26
a[20] => Mux11.IN27
a[20] => Mux11.IN28
a[20] => Mux11.IN29
a[20] => Mux11.IN30
a[20] => Mux11.IN31
a[20] => Mux11.IN32
a[20] => Mux11.IN33
a[20] => Mux11.IN34
a[20] => Mux11.IN35
a[20] => Mux11.IN36
a[21] => Add0.IN11
a[21] => Add1.IN43
a[21] => LessThan0.IN11
a[21] => LessThan1.IN11
a[21] => s.IN0
a[21] => s.IN0
a[21] => s.IN0
a[21] => ShiftLeft0.IN11
a[21] => ShiftRight0.IN11
a[21] => ShiftRight1.IN11
a[21] => Mux10.IN15
a[21] => Mux10.IN16
a[21] => Mux10.IN17
a[21] => Mux10.IN18
a[21] => Mux10.IN19
a[21] => Mux10.IN20
a[21] => Mux10.IN21
a[21] => Mux10.IN22
a[21] => Mux10.IN23
a[21] => Mux10.IN24
a[21] => Mux10.IN25
a[21] => Mux10.IN26
a[21] => Mux10.IN27
a[21] => Mux10.IN28
a[21] => Mux10.IN29
a[21] => Mux10.IN30
a[21] => Mux10.IN31
a[21] => Mux10.IN32
a[21] => Mux10.IN33
a[21] => Mux10.IN34
a[21] => Mux10.IN35
a[21] => Mux10.IN36
a[22] => Add0.IN10
a[22] => Add1.IN42
a[22] => LessThan0.IN10
a[22] => LessThan1.IN10
a[22] => s.IN0
a[22] => s.IN0
a[22] => s.IN0
a[22] => ShiftLeft0.IN10
a[22] => ShiftRight0.IN10
a[22] => ShiftRight1.IN10
a[22] => Mux9.IN15
a[22] => Mux9.IN16
a[22] => Mux9.IN17
a[22] => Mux9.IN18
a[22] => Mux9.IN19
a[22] => Mux9.IN20
a[22] => Mux9.IN21
a[22] => Mux9.IN22
a[22] => Mux9.IN23
a[22] => Mux9.IN24
a[22] => Mux9.IN25
a[22] => Mux9.IN26
a[22] => Mux9.IN27
a[22] => Mux9.IN28
a[22] => Mux9.IN29
a[22] => Mux9.IN30
a[22] => Mux9.IN31
a[22] => Mux9.IN32
a[22] => Mux9.IN33
a[22] => Mux9.IN34
a[22] => Mux9.IN35
a[22] => Mux9.IN36
a[23] => Add0.IN9
a[23] => Add1.IN41
a[23] => LessThan0.IN9
a[23] => LessThan1.IN9
a[23] => s.IN0
a[23] => s.IN0
a[23] => s.IN0
a[23] => ShiftLeft0.IN9
a[23] => ShiftRight0.IN9
a[23] => ShiftRight1.IN9
a[23] => Mux8.IN15
a[23] => Mux8.IN16
a[23] => Mux8.IN17
a[23] => Mux8.IN18
a[23] => Mux8.IN19
a[23] => Mux8.IN20
a[23] => Mux8.IN21
a[23] => Mux8.IN22
a[23] => Mux8.IN23
a[23] => Mux8.IN24
a[23] => Mux8.IN25
a[23] => Mux8.IN26
a[23] => Mux8.IN27
a[23] => Mux8.IN28
a[23] => Mux8.IN29
a[23] => Mux8.IN30
a[23] => Mux8.IN31
a[23] => Mux8.IN32
a[23] => Mux8.IN33
a[23] => Mux8.IN34
a[23] => Mux8.IN35
a[23] => Mux8.IN36
a[24] => Add0.IN8
a[24] => Add1.IN40
a[24] => LessThan0.IN8
a[24] => LessThan1.IN8
a[24] => s.IN0
a[24] => s.IN0
a[24] => s.IN0
a[24] => ShiftLeft0.IN8
a[24] => ShiftRight0.IN8
a[24] => ShiftRight1.IN8
a[24] => Mux7.IN15
a[24] => Mux7.IN16
a[24] => Mux7.IN17
a[24] => Mux7.IN18
a[24] => Mux7.IN19
a[24] => Mux7.IN20
a[24] => Mux7.IN21
a[24] => Mux7.IN22
a[24] => Mux7.IN23
a[24] => Mux7.IN24
a[24] => Mux7.IN25
a[24] => Mux7.IN26
a[24] => Mux7.IN27
a[24] => Mux7.IN28
a[24] => Mux7.IN29
a[24] => Mux7.IN30
a[24] => Mux7.IN31
a[24] => Mux7.IN32
a[24] => Mux7.IN33
a[24] => Mux7.IN34
a[24] => Mux7.IN35
a[24] => Mux7.IN36
a[25] => Add0.IN7
a[25] => Add1.IN39
a[25] => LessThan0.IN7
a[25] => LessThan1.IN7
a[25] => s.IN0
a[25] => s.IN0
a[25] => s.IN0
a[25] => ShiftLeft0.IN7
a[25] => ShiftRight0.IN7
a[25] => ShiftRight1.IN7
a[25] => Mux6.IN15
a[25] => Mux6.IN16
a[25] => Mux6.IN17
a[25] => Mux6.IN18
a[25] => Mux6.IN19
a[25] => Mux6.IN20
a[25] => Mux6.IN21
a[25] => Mux6.IN22
a[25] => Mux6.IN23
a[25] => Mux6.IN24
a[25] => Mux6.IN25
a[25] => Mux6.IN26
a[25] => Mux6.IN27
a[25] => Mux6.IN28
a[25] => Mux6.IN29
a[25] => Mux6.IN30
a[25] => Mux6.IN31
a[25] => Mux6.IN32
a[25] => Mux6.IN33
a[25] => Mux6.IN34
a[25] => Mux6.IN35
a[25] => Mux6.IN36
a[26] => Add0.IN6
a[26] => Add1.IN38
a[26] => LessThan0.IN6
a[26] => LessThan1.IN6
a[26] => s.IN0
a[26] => s.IN0
a[26] => s.IN0
a[26] => ShiftLeft0.IN6
a[26] => ShiftRight0.IN6
a[26] => ShiftRight1.IN6
a[26] => Mux5.IN15
a[26] => Mux5.IN16
a[26] => Mux5.IN17
a[26] => Mux5.IN18
a[26] => Mux5.IN19
a[26] => Mux5.IN20
a[26] => Mux5.IN21
a[26] => Mux5.IN22
a[26] => Mux5.IN23
a[26] => Mux5.IN24
a[26] => Mux5.IN25
a[26] => Mux5.IN26
a[26] => Mux5.IN27
a[26] => Mux5.IN28
a[26] => Mux5.IN29
a[26] => Mux5.IN30
a[26] => Mux5.IN31
a[26] => Mux5.IN32
a[26] => Mux5.IN33
a[26] => Mux5.IN34
a[26] => Mux5.IN35
a[26] => Mux5.IN36
a[27] => Add0.IN5
a[27] => Add1.IN37
a[27] => LessThan0.IN5
a[27] => LessThan1.IN5
a[27] => s.IN0
a[27] => s.IN0
a[27] => s.IN0
a[27] => ShiftLeft0.IN5
a[27] => ShiftRight0.IN5
a[27] => ShiftRight1.IN5
a[27] => Mux4.IN15
a[27] => Mux4.IN16
a[27] => Mux4.IN17
a[27] => Mux4.IN18
a[27] => Mux4.IN19
a[27] => Mux4.IN20
a[27] => Mux4.IN21
a[27] => Mux4.IN22
a[27] => Mux4.IN23
a[27] => Mux4.IN24
a[27] => Mux4.IN25
a[27] => Mux4.IN26
a[27] => Mux4.IN27
a[27] => Mux4.IN28
a[27] => Mux4.IN29
a[27] => Mux4.IN30
a[27] => Mux4.IN31
a[27] => Mux4.IN32
a[27] => Mux4.IN33
a[27] => Mux4.IN34
a[27] => Mux4.IN35
a[27] => Mux4.IN36
a[28] => Add0.IN4
a[28] => Add1.IN36
a[28] => LessThan0.IN4
a[28] => LessThan1.IN4
a[28] => s.IN0
a[28] => s.IN0
a[28] => s.IN0
a[28] => ShiftLeft0.IN4
a[28] => ShiftRight0.IN4
a[28] => ShiftRight1.IN4
a[28] => Mux3.IN15
a[28] => Mux3.IN16
a[28] => Mux3.IN17
a[28] => Mux3.IN18
a[28] => Mux3.IN19
a[28] => Mux3.IN20
a[28] => Mux3.IN21
a[28] => Mux3.IN22
a[28] => Mux3.IN23
a[28] => Mux3.IN24
a[28] => Mux3.IN25
a[28] => Mux3.IN26
a[28] => Mux3.IN27
a[28] => Mux3.IN28
a[28] => Mux3.IN29
a[28] => Mux3.IN30
a[28] => Mux3.IN31
a[28] => Mux3.IN32
a[28] => Mux3.IN33
a[28] => Mux3.IN34
a[28] => Mux3.IN35
a[28] => Mux3.IN36
a[29] => Add0.IN3
a[29] => Add1.IN35
a[29] => LessThan0.IN3
a[29] => LessThan1.IN3
a[29] => s.IN0
a[29] => s.IN0
a[29] => s.IN0
a[29] => ShiftLeft0.IN3
a[29] => ShiftRight0.IN3
a[29] => ShiftRight1.IN3
a[29] => Mux2.IN15
a[29] => Mux2.IN16
a[29] => Mux2.IN17
a[29] => Mux2.IN18
a[29] => Mux2.IN19
a[29] => Mux2.IN20
a[29] => Mux2.IN21
a[29] => Mux2.IN22
a[29] => Mux2.IN23
a[29] => Mux2.IN24
a[29] => Mux2.IN25
a[29] => Mux2.IN26
a[29] => Mux2.IN27
a[29] => Mux2.IN28
a[29] => Mux2.IN29
a[29] => Mux2.IN30
a[29] => Mux2.IN31
a[29] => Mux2.IN32
a[29] => Mux2.IN33
a[29] => Mux2.IN34
a[29] => Mux2.IN35
a[29] => Mux2.IN36
a[30] => Add0.IN2
a[30] => Add1.IN34
a[30] => LessThan0.IN2
a[30] => LessThan1.IN2
a[30] => s.IN0
a[30] => s.IN0
a[30] => s.IN0
a[30] => ShiftLeft0.IN2
a[30] => ShiftRight0.IN2
a[30] => ShiftRight1.IN2
a[30] => Mux1.IN15
a[30] => Mux1.IN16
a[30] => Mux1.IN17
a[30] => Mux1.IN18
a[30] => Mux1.IN19
a[30] => Mux1.IN20
a[30] => Mux1.IN21
a[30] => Mux1.IN22
a[30] => Mux1.IN23
a[30] => Mux1.IN24
a[30] => Mux1.IN25
a[30] => Mux1.IN26
a[30] => Mux1.IN27
a[30] => Mux1.IN28
a[30] => Mux1.IN29
a[30] => Mux1.IN30
a[30] => Mux1.IN31
a[30] => Mux1.IN32
a[30] => Mux1.IN33
a[30] => Mux1.IN34
a[30] => Mux1.IN35
a[30] => Mux1.IN36
a[31] => Add0.IN1
a[31] => Add1.IN33
a[31] => LessThan0.IN1
a[31] => LessThan1.IN1
a[31] => s.IN0
a[31] => s.IN0
a[31] => s.IN0
a[31] => ShiftLeft0.IN1
a[31] => ShiftRight0.IN0
a[31] => ShiftRight0.IN1
a[31] => ShiftRight1.IN1
a[31] => Mux0.IN15
a[31] => Mux0.IN16
a[31] => Mux0.IN17
a[31] => Mux0.IN18
a[31] => Mux0.IN19
a[31] => Mux0.IN20
a[31] => Mux0.IN21
a[31] => Mux0.IN22
a[31] => Mux0.IN23
a[31] => Mux0.IN24
a[31] => Mux0.IN25
a[31] => Mux0.IN26
a[31] => Mux0.IN27
a[31] => Mux0.IN28
a[31] => Mux0.IN29
a[31] => Mux0.IN30
a[31] => Mux0.IN31
a[31] => Mux0.IN32
a[31] => Mux0.IN33
a[31] => Mux0.IN34
a[31] => Mux0.IN35
a[31] => Mux0.IN36
b[0] => Add0.IN64
b[0] => LessThan0.IN64
b[0] => LessThan1.IN64
b[0] => s.IN1
b[0] => s.IN1
b[0] => s.IN1
b[0] => ShiftLeft0.IN37
b[0] => ShiftRight0.IN37
b[0] => ShiftRight1.IN37
b[0] => Add1.IN32
b[1] => Add0.IN63
b[1] => LessThan0.IN63
b[1] => LessThan1.IN63
b[1] => s.IN1
b[1] => s.IN1
b[1] => s.IN1
b[1] => ShiftLeft0.IN36
b[1] => ShiftRight0.IN36
b[1] => ShiftRight1.IN36
b[1] => Add1.IN31
b[2] => Add0.IN62
b[2] => LessThan0.IN62
b[2] => LessThan1.IN62
b[2] => s.IN1
b[2] => s.IN1
b[2] => s.IN1
b[2] => ShiftLeft0.IN35
b[2] => ShiftRight0.IN35
b[2] => ShiftRight1.IN35
b[2] => Add1.IN30
b[3] => Add0.IN61
b[3] => LessThan0.IN61
b[3] => LessThan1.IN61
b[3] => s.IN1
b[3] => s.IN1
b[3] => s.IN1
b[3] => ShiftLeft0.IN34
b[3] => ShiftRight0.IN34
b[3] => ShiftRight1.IN34
b[3] => Add1.IN29
b[4] => Add0.IN60
b[4] => LessThan0.IN60
b[4] => LessThan1.IN60
b[4] => s.IN1
b[4] => s.IN1
b[4] => s.IN1
b[4] => ShiftLeft0.IN33
b[4] => ShiftRight0.IN33
b[4] => ShiftRight1.IN33
b[4] => Add1.IN28
b[5] => Add0.IN59
b[5] => LessThan0.IN59
b[5] => LessThan1.IN59
b[5] => s.IN1
b[5] => s.IN1
b[5] => s.IN1
b[5] => Add1.IN27
b[6] => Add0.IN58
b[6] => LessThan0.IN58
b[6] => LessThan1.IN58
b[6] => s.IN1
b[6] => s.IN1
b[6] => s.IN1
b[6] => Add1.IN26
b[7] => Add0.IN57
b[7] => LessThan0.IN57
b[7] => LessThan1.IN57
b[7] => s.IN1
b[7] => s.IN1
b[7] => s.IN1
b[7] => Add1.IN25
b[8] => Add0.IN56
b[8] => LessThan0.IN56
b[8] => LessThan1.IN56
b[8] => s.IN1
b[8] => s.IN1
b[8] => s.IN1
b[8] => Add1.IN24
b[9] => Add0.IN55
b[9] => LessThan0.IN55
b[9] => LessThan1.IN55
b[9] => s.IN1
b[9] => s.IN1
b[9] => s.IN1
b[9] => Add1.IN23
b[10] => Add0.IN54
b[10] => LessThan0.IN54
b[10] => LessThan1.IN54
b[10] => s.IN1
b[10] => s.IN1
b[10] => s.IN1
b[10] => Add1.IN22
b[11] => Add0.IN53
b[11] => LessThan0.IN53
b[11] => LessThan1.IN53
b[11] => s.IN1
b[11] => s.IN1
b[11] => s.IN1
b[11] => Add1.IN21
b[12] => Add0.IN52
b[12] => LessThan0.IN52
b[12] => LessThan1.IN52
b[12] => s.IN1
b[12] => s.IN1
b[12] => s.IN1
b[12] => Add1.IN20
b[13] => Add0.IN51
b[13] => LessThan0.IN51
b[13] => LessThan1.IN51
b[13] => s.IN1
b[13] => s.IN1
b[13] => s.IN1
b[13] => Add1.IN19
b[14] => Add0.IN50
b[14] => LessThan0.IN50
b[14] => LessThan1.IN50
b[14] => s.IN1
b[14] => s.IN1
b[14] => s.IN1
b[14] => Add1.IN18
b[15] => Add0.IN49
b[15] => LessThan0.IN49
b[15] => LessThan1.IN49
b[15] => s.IN1
b[15] => s.IN1
b[15] => s.IN1
b[15] => Add1.IN17
b[16] => Add0.IN48
b[16] => LessThan0.IN48
b[16] => LessThan1.IN48
b[16] => s.IN1
b[16] => s.IN1
b[16] => s.IN1
b[16] => Add1.IN16
b[17] => Add0.IN47
b[17] => LessThan0.IN47
b[17] => LessThan1.IN47
b[17] => s.IN1
b[17] => s.IN1
b[17] => s.IN1
b[17] => Add1.IN15
b[18] => Add0.IN46
b[18] => LessThan0.IN46
b[18] => LessThan1.IN46
b[18] => s.IN1
b[18] => s.IN1
b[18] => s.IN1
b[18] => Add1.IN14
b[19] => Add0.IN45
b[19] => LessThan0.IN45
b[19] => LessThan1.IN45
b[19] => s.IN1
b[19] => s.IN1
b[19] => s.IN1
b[19] => Add1.IN13
b[20] => Add0.IN44
b[20] => LessThan0.IN44
b[20] => LessThan1.IN44
b[20] => s.IN1
b[20] => s.IN1
b[20] => s.IN1
b[20] => Add1.IN12
b[21] => Add0.IN43
b[21] => LessThan0.IN43
b[21] => LessThan1.IN43
b[21] => s.IN1
b[21] => s.IN1
b[21] => s.IN1
b[21] => Add1.IN11
b[22] => Add0.IN42
b[22] => LessThan0.IN42
b[22] => LessThan1.IN42
b[22] => s.IN1
b[22] => s.IN1
b[22] => s.IN1
b[22] => Add1.IN10
b[23] => Add0.IN41
b[23] => LessThan0.IN41
b[23] => LessThan1.IN41
b[23] => s.IN1
b[23] => s.IN1
b[23] => s.IN1
b[23] => Add1.IN9
b[24] => Add0.IN40
b[24] => LessThan0.IN40
b[24] => LessThan1.IN40
b[24] => s.IN1
b[24] => s.IN1
b[24] => s.IN1
b[24] => Add1.IN8
b[25] => Add0.IN39
b[25] => LessThan0.IN39
b[25] => LessThan1.IN39
b[25] => s.IN1
b[25] => s.IN1
b[25] => s.IN1
b[25] => Add1.IN7
b[26] => Add0.IN38
b[26] => LessThan0.IN38
b[26] => LessThan1.IN38
b[26] => s.IN1
b[26] => s.IN1
b[26] => s.IN1
b[26] => Add1.IN6
b[27] => Add0.IN37
b[27] => LessThan0.IN37
b[27] => LessThan1.IN37
b[27] => s.IN1
b[27] => s.IN1
b[27] => s.IN1
b[27] => Add1.IN5
b[28] => Add0.IN36
b[28] => LessThan0.IN36
b[28] => LessThan1.IN36
b[28] => s.IN1
b[28] => s.IN1
b[28] => s.IN1
b[28] => Add1.IN4
b[29] => Add0.IN35
b[29] => LessThan0.IN35
b[29] => LessThan1.IN35
b[29] => s.IN1
b[29] => s.IN1
b[29] => s.IN1
b[29] => Add1.IN3
b[30] => Add0.IN34
b[30] => LessThan0.IN34
b[30] => LessThan1.IN34
b[30] => s.IN1
b[30] => s.IN1
b[30] => s.IN1
b[30] => Add1.IN2
b[31] => Add0.IN33
b[31] => LessThan0.IN33
b[31] => LessThan1.IN33
b[31] => s.IN1
b[31] => s.IN1
b[31] => s.IN1
b[31] => Add1.IN1
s[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaA:eA|fuerza_bit_0:fb0
bit_0 => dato_s.IN0
dato_e[0] => dato_s.IN1
dato_e[1] => dato_s[1].DATAIN
dato_e[2] => dato_s[2].DATAIN
dato_e[3] => dato_s[3].DATAIN
dato_e[4] => dato_s[4].DATAIN
dato_e[5] => dato_s[5].DATAIN
dato_e[6] => dato_s[6].DATAIN
dato_e[7] => dato_s[7].DATAIN
dato_e[8] => dato_s[8].DATAIN
dato_e[9] => dato_s[9].DATAIN
dato_e[10] => dato_s[10].DATAIN
dato_e[11] => dato_s[11].DATAIN
dato_e[12] => dato_s[12].DATAIN
dato_e[13] => dato_s[13].DATAIN
dato_e[14] => dato_s[14].DATAIN
dato_e[15] => dato_s[15].DATAIN
dato_e[16] => dato_s[16].DATAIN
dato_e[17] => dato_s[17].DATAIN
dato_e[18] => dato_s[18].DATAIN
dato_e[19] => dato_s[19].DATAIN
dato_e[20] => dato_s[20].DATAIN
dato_e[21] => dato_s[21].DATAIN
dato_e[22] => dato_s[22].DATAIN
dato_e[23] => dato_s[23].DATAIN
dato_e[24] => dato_s[24].DATAIN
dato_e[25] => dato_s[25].DATAIN
dato_e[26] => dato_s[26].DATAIN
dato_e[27] => dato_s[27].DATAIN
dato_e[28] => dato_s[28].DATAIN
dato_e[29] => dato_s[29].DATAIN
dato_e[30] => dato_s[30].DATAIN
dato_e[31] => dato_s[31].DATAIN
dato_s[0] <= dato_s.DB_MAX_OUTPUT_PORT_TYPE
dato_s[1] <= dato_e[1].DB_MAX_OUTPUT_PORT_TYPE
dato_s[2] <= dato_e[2].DB_MAX_OUTPUT_PORT_TYPE
dato_s[3] <= dato_e[3].DB_MAX_OUTPUT_PORT_TYPE
dato_s[4] <= dato_e[4].DB_MAX_OUTPUT_PORT_TYPE
dato_s[5] <= dato_e[5].DB_MAX_OUTPUT_PORT_TYPE
dato_s[6] <= dato_e[6].DB_MAX_OUTPUT_PORT_TYPE
dato_s[7] <= dato_e[7].DB_MAX_OUTPUT_PORT_TYPE
dato_s[8] <= dato_e[8].DB_MAX_OUTPUT_PORT_TYPE
dato_s[9] <= dato_e[9].DB_MAX_OUTPUT_PORT_TYPE
dato_s[10] <= dato_e[10].DB_MAX_OUTPUT_PORT_TYPE
dato_s[11] <= dato_e[11].DB_MAX_OUTPUT_PORT_TYPE
dato_s[12] <= dato_e[12].DB_MAX_OUTPUT_PORT_TYPE
dato_s[13] <= dato_e[13].DB_MAX_OUTPUT_PORT_TYPE
dato_s[14] <= dato_e[14].DB_MAX_OUTPUT_PORT_TYPE
dato_s[15] <= dato_e[15].DB_MAX_OUTPUT_PORT_TYPE
dato_s[16] <= dato_e[16].DB_MAX_OUTPUT_PORT_TYPE
dato_s[17] <= dato_e[17].DB_MAX_OUTPUT_PORT_TYPE
dato_s[18] <= dato_e[18].DB_MAX_OUTPUT_PORT_TYPE
dato_s[19] <= dato_e[19].DB_MAX_OUTPUT_PORT_TYPE
dato_s[20] <= dato_e[20].DB_MAX_OUTPUT_PORT_TYPE
dato_s[21] <= dato_e[21].DB_MAX_OUTPUT_PORT_TYPE
dato_s[22] <= dato_e[22].DB_MAX_OUTPUT_PORT_TYPE
dato_s[23] <= dato_e[23].DB_MAX_OUTPUT_PORT_TYPE
dato_s[24] <= dato_e[24].DB_MAX_OUTPUT_PORT_TYPE
dato_s[25] <= dato_e[25].DB_MAX_OUTPUT_PORT_TYPE
dato_s[26] <= dato_e[26].DB_MAX_OUTPUT_PORT_TYPE
dato_s[27] <= dato_e[27].DB_MAX_OUTPUT_PORT_TYPE
dato_s[28] <= dato_e[28].DB_MAX_OUTPUT_PORT_TYPE
dato_s[29] <= dato_e[29].DB_MAX_OUTPUT_PORT_TYPE
dato_s[30] <= dato_e[30].DB_MAX_OUTPUT_PORT_TYPE
dato_s[31] <= dato_e[31].DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaA:eA|FMTE:fmtent
dato_e[0] => Mux7.IN3
dato_e[0] => Mux15.IN3
dato_e[0] => Mux23.IN3
dato_e[0] => Mux31.IN3
dato_e[1] => Mux6.IN3
dato_e[1] => Mux14.IN3
dato_e[1] => Mux22.IN3
dato_e[1] => Mux30.IN3
dato_e[2] => Mux5.IN3
dato_e[2] => Mux13.IN3
dato_e[2] => Mux21.IN3
dato_e[2] => Mux29.IN3
dato_e[3] => Mux4.IN3
dato_e[3] => Mux12.IN3
dato_e[3] => Mux20.IN3
dato_e[3] => Mux28.IN3
dato_e[4] => Mux3.IN3
dato_e[4] => Mux11.IN3
dato_e[4] => Mux19.IN3
dato_e[4] => Mux27.IN3
dato_e[5] => Mux2.IN3
dato_e[5] => Mux10.IN3
dato_e[5] => Mux18.IN3
dato_e[5] => Mux26.IN3
dato_e[6] => Mux1.IN3
dato_e[6] => Mux9.IN3
dato_e[6] => Mux17.IN3
dato_e[6] => Mux25.IN3
dato_e[7] => Mux0.IN3
dato_e[7] => Mux8.IN3
dato_e[7] => Mux16.IN3
dato_e[7] => Mux24.IN3
dato_e[8] => Mux7.IN2
dato_e[8] => Mux15.IN2
dato_e[8] => Mux23.IN2
dato_e[9] => Mux6.IN2
dato_e[9] => Mux14.IN2
dato_e[9] => Mux22.IN2
dato_e[10] => Mux5.IN2
dato_e[10] => Mux13.IN2
dato_e[10] => Mux21.IN2
dato_e[11] => Mux4.IN2
dato_e[11] => Mux12.IN2
dato_e[11] => Mux20.IN2
dato_e[12] => Mux3.IN2
dato_e[12] => Mux11.IN2
dato_e[12] => Mux19.IN2
dato_e[13] => Mux2.IN2
dato_e[13] => Mux10.IN2
dato_e[13] => Mux18.IN2
dato_e[14] => Mux1.IN2
dato_e[14] => Mux9.IN2
dato_e[14] => Mux17.IN2
dato_e[15] => Mux0.IN2
dato_e[15] => Mux8.IN2
dato_e[15] => Mux16.IN2
dato_e[16] => Mux7.IN1
dato_e[16] => Mux15.IN1
dato_e[17] => Mux6.IN1
dato_e[17] => Mux14.IN1
dato_e[18] => Mux5.IN1
dato_e[18] => Mux13.IN1
dato_e[19] => Mux4.IN1
dato_e[19] => Mux12.IN1
dato_e[20] => Mux3.IN1
dato_e[20] => Mux11.IN1
dato_e[21] => Mux2.IN1
dato_e[21] => Mux10.IN1
dato_e[22] => Mux1.IN1
dato_e[22] => Mux9.IN1
dato_e[23] => Mux0.IN1
dato_e[23] => Mux8.IN1
dato_e[24] => Mux7.IN0
dato_e[25] => Mux6.IN0
dato_e[26] => Mux5.IN0
dato_e[27] => Mux4.IN0
dato_e[28] => Mux3.IN0
dato_e[29] => Mux2.IN0
dato_e[30] => Mux1.IN0
dato_e[31] => Mux0.IN0
dato_s[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
dato_s[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
dato_s[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
dato_s[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
dato_s[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
dato_s[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
dato_s[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
dato_s[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dato_s[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dato_s[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dato_s[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dato_s[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dato_s[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dato_s[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dato_s[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dato_s[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dato_s[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dato_s[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dato_s[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dato_s[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dato_s[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dato_s[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dato_s[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dato_s[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dato_s[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dato_s[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dato_s[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dato_s[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dato_s[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dato_s[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dato_s[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dato_s[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
fmte[0] => Mux0.IN5
fmte[0] => Mux1.IN5
fmte[0] => Mux2.IN5
fmte[0] => Mux3.IN5
fmte[0] => Mux4.IN5
fmte[0] => Mux5.IN5
fmte[0] => Mux6.IN5
fmte[0] => Mux7.IN5
fmte[0] => Mux8.IN5
fmte[0] => Mux9.IN5
fmte[0] => Mux10.IN5
fmte[0] => Mux11.IN5
fmte[0] => Mux12.IN5
fmte[0] => Mux13.IN5
fmte[0] => Mux14.IN5
fmte[0] => Mux15.IN5
fmte[0] => Mux16.IN5
fmte[0] => Mux17.IN5
fmte[0] => Mux18.IN5
fmte[0] => Mux19.IN5
fmte[0] => Mux20.IN5
fmte[0] => Mux21.IN5
fmte[0] => Mux22.IN5
fmte[0] => Mux23.IN5
fmte[0] => Mux24.IN5
fmte[0] => Mux25.IN5
fmte[0] => Mux26.IN5
fmte[0] => Mux27.IN5
fmte[0] => Mux28.IN5
fmte[0] => Mux29.IN5
fmte[0] => Mux30.IN5
fmte[0] => Mux31.IN5
fmte[1] => Mux0.IN4
fmte[1] => Mux1.IN4
fmte[1] => Mux2.IN4
fmte[1] => Mux3.IN4
fmte[1] => Mux4.IN4
fmte[1] => Mux5.IN4
fmte[1] => Mux6.IN4
fmte[1] => Mux7.IN4
fmte[1] => Mux8.IN4
fmte[1] => Mux9.IN4
fmte[1] => Mux10.IN4
fmte[1] => Mux11.IN4
fmte[1] => Mux12.IN4
fmte[1] => Mux13.IN4
fmte[1] => Mux14.IN4
fmte[1] => Mux15.IN4
fmte[1] => Mux16.IN4
fmte[1] => Mux17.IN4
fmte[1] => Mux18.IN4
fmte[1] => Mux19.IN4
fmte[1] => Mux20.IN4
fmte[1] => Mux21.IN4
fmte[1] => Mux22.IN4
fmte[1] => Mux23.IN4
fmte[1] => Mux24.IN4
fmte[1] => Mux25.IN4
fmte[1] => Mux26.IN4
fmte[1] => Mux27.IN4
fmte[1] => Mux28.IN4
fmte[1] => Mux29.IN4
fmte[1] => Mux30.IN4
fmte[1] => Mux31.IN4


|ensamblado_procesador|ensambladoUP:UP|etapaM:eM
reloj => reg32pe:RM_CP.reloj
reloj => reg32pe:RM_alu.reloj
reloj => reg32pe:RM_EDM.reloj
reloj => reg32pe:RM_imm.reloj
Pcero => reg32pe:RM_CP.Pcero
Pcero => reg32pe:RM_alu.Pcero
Pcero => reg32pe:RM_EDM.Pcero
Pcero => reg32pe:RM_imm.Pcero
CP_e[0] => reg32pe:RM_CP.e[0]
CP_e[1] => reg32pe:RM_CP.e[1]
CP_e[2] => reg32pe:RM_CP.e[2]
CP_e[3] => reg32pe:RM_CP.e[3]
CP_e[4] => reg32pe:RM_CP.e[4]
CP_e[5] => reg32pe:RM_CP.e[5]
CP_e[6] => reg32pe:RM_CP.e[6]
CP_e[7] => reg32pe:RM_CP.e[7]
CP_e[8] => reg32pe:RM_CP.e[8]
CP_e[9] => reg32pe:RM_CP.e[9]
CP_e[10] => reg32pe:RM_CP.e[10]
CP_e[11] => reg32pe:RM_CP.e[11]
CP_e[12] => reg32pe:RM_CP.e[12]
CP_e[13] => reg32pe:RM_CP.e[13]
CP_e[14] => reg32pe:RM_CP.e[14]
CP_e[15] => reg32pe:RM_CP.e[15]
CP_e[16] => reg32pe:RM_CP.e[16]
CP_e[17] => reg32pe:RM_CP.e[17]
CP_e[18] => reg32pe:RM_CP.e[18]
CP_e[19] => reg32pe:RM_CP.e[19]
CP_e[20] => reg32pe:RM_CP.e[20]
CP_e[21] => reg32pe:RM_CP.e[21]
CP_e[22] => reg32pe:RM_CP.e[22]
CP_e[23] => reg32pe:RM_CP.e[23]
CP_e[24] => reg32pe:RM_CP.e[24]
CP_e[25] => reg32pe:RM_CP.e[25]
CP_e[26] => reg32pe:RM_CP.e[26]
CP_e[27] => reg32pe:RM_CP.e[27]
CP_e[28] => reg32pe:RM_CP.e[28]
CP_e[29] => reg32pe:RM_CP.e[29]
CP_e[30] => reg32pe:RM_CP.e[30]
CP_e[31] => reg32pe:RM_CP.e[31]
alu_e[0] => reg32pe:RM_alu.e[0]
alu_e[1] => reg32pe:RM_alu.e[1]
alu_e[2] => reg32pe:RM_alu.e[2]
alu_e[3] => reg32pe:RM_alu.e[3]
alu_e[4] => reg32pe:RM_alu.e[4]
alu_e[5] => reg32pe:RM_alu.e[5]
alu_e[6] => reg32pe:RM_alu.e[6]
alu_e[7] => reg32pe:RM_alu.e[7]
alu_e[8] => reg32pe:RM_alu.e[8]
alu_e[9] => reg32pe:RM_alu.e[9]
alu_e[10] => reg32pe:RM_alu.e[10]
alu_e[11] => reg32pe:RM_alu.e[11]
alu_e[12] => reg32pe:RM_alu.e[12]
alu_e[13] => reg32pe:RM_alu.e[13]
alu_e[14] => reg32pe:RM_alu.e[14]
alu_e[15] => reg32pe:RM_alu.e[15]
alu_e[16] => reg32pe:RM_alu.e[16]
alu_e[17] => reg32pe:RM_alu.e[17]
alu_e[18] => reg32pe:RM_alu.e[18]
alu_e[19] => reg32pe:RM_alu.e[19]
alu_e[20] => reg32pe:RM_alu.e[20]
alu_e[21] => reg32pe:RM_alu.e[21]
alu_e[22] => reg32pe:RM_alu.e[22]
alu_e[23] => reg32pe:RM_alu.e[23]
alu_e[24] => reg32pe:RM_alu.e[24]
alu_e[25] => reg32pe:RM_alu.e[25]
alu_e[26] => reg32pe:RM_alu.e[26]
alu_e[27] => reg32pe:RM_alu.e[27]
alu_e[28] => reg32pe:RM_alu.e[28]
alu_e[29] => reg32pe:RM_alu.e[29]
alu_e[30] => reg32pe:RM_alu.e[30]
alu_e[31] => reg32pe:RM_alu.e[31]
EDM_e[0] => reg32pe:RM_EDM.e[0]
EDM_e[1] => reg32pe:RM_EDM.e[1]
EDM_e[2] => reg32pe:RM_EDM.e[2]
EDM_e[3] => reg32pe:RM_EDM.e[3]
EDM_e[4] => reg32pe:RM_EDM.e[4]
EDM_e[5] => reg32pe:RM_EDM.e[5]
EDM_e[6] => reg32pe:RM_EDM.e[6]
EDM_e[7] => reg32pe:RM_EDM.e[7]
EDM_e[8] => reg32pe:RM_EDM.e[8]
EDM_e[9] => reg32pe:RM_EDM.e[9]
EDM_e[10] => reg32pe:RM_EDM.e[10]
EDM_e[11] => reg32pe:RM_EDM.e[11]
EDM_e[12] => reg32pe:RM_EDM.e[12]
EDM_e[13] => reg32pe:RM_EDM.e[13]
EDM_e[14] => reg32pe:RM_EDM.e[14]
EDM_e[15] => reg32pe:RM_EDM.e[15]
EDM_e[16] => reg32pe:RM_EDM.e[16]
EDM_e[17] => reg32pe:RM_EDM.e[17]
EDM_e[18] => reg32pe:RM_EDM.e[18]
EDM_e[19] => reg32pe:RM_EDM.e[19]
EDM_e[20] => reg32pe:RM_EDM.e[20]
EDM_e[21] => reg32pe:RM_EDM.e[21]
EDM_e[22] => reg32pe:RM_EDM.e[22]
EDM_e[23] => reg32pe:RM_EDM.e[23]
EDM_e[24] => reg32pe:RM_EDM.e[24]
EDM_e[25] => reg32pe:RM_EDM.e[25]
EDM_e[26] => reg32pe:RM_EDM.e[26]
EDM_e[27] => reg32pe:RM_EDM.e[27]
EDM_e[28] => reg32pe:RM_EDM.e[28]
EDM_e[29] => reg32pe:RM_EDM.e[29]
EDM_e[30] => reg32pe:RM_EDM.e[30]
EDM_e[31] => reg32pe:RM_EDM.e[31]
imm_e[0] => reg32pe:RM_imm.e[0]
imm_e[1] => reg32pe:RM_imm.e[1]
imm_e[2] => reg32pe:RM_imm.e[2]
imm_e[3] => reg32pe:RM_imm.e[3]
imm_e[4] => reg32pe:RM_imm.e[4]
imm_e[5] => reg32pe:RM_imm.e[5]
imm_e[6] => reg32pe:RM_imm.e[6]
imm_e[7] => reg32pe:RM_imm.e[7]
imm_e[8] => reg32pe:RM_imm.e[8]
imm_e[9] => reg32pe:RM_imm.e[9]
imm_e[10] => reg32pe:RM_imm.e[10]
imm_e[11] => reg32pe:RM_imm.e[11]
imm_e[12] => reg32pe:RM_imm.e[12]
imm_e[13] => reg32pe:RM_imm.e[13]
imm_e[14] => reg32pe:RM_imm.e[14]
imm_e[15] => reg32pe:RM_imm.e[15]
imm_e[16] => reg32pe:RM_imm.e[16]
imm_e[17] => reg32pe:RM_imm.e[17]
imm_e[18] => reg32pe:RM_imm.e[18]
imm_e[19] => reg32pe:RM_imm.e[19]
imm_e[20] => reg32pe:RM_imm.e[20]
imm_e[21] => reg32pe:RM_imm.e[21]
imm_e[22] => reg32pe:RM_imm.e[22]
imm_e[23] => reg32pe:RM_imm.e[23]
imm_e[24] => reg32pe:RM_imm.e[24]
imm_e[25] => reg32pe:RM_imm.e[25]
imm_e[26] => reg32pe:RM_imm.e[26]
imm_e[27] => reg32pe:RM_imm.e[27]
imm_e[28] => reg32pe:RM_imm.e[28]
imm_e[29] => reg32pe:RM_imm.e[29]
imm_e[30] => reg32pe:RM_imm.e[30]
imm_e[31] => reg32pe:RM_imm.e[31]
readdata_M[0] => LDM_s[0].DATAIN
readdata_M[1] => LDM_s[1].DATAIN
readdata_M[2] => LDM_s[2].DATAIN
readdata_M[3] => LDM_s[3].DATAIN
readdata_M[4] => LDM_s[4].DATAIN
readdata_M[5] => LDM_s[5].DATAIN
readdata_M[6] => LDM_s[6].DATAIN
readdata_M[7] => LDM_s[7].DATAIN
readdata_M[8] => LDM_s[8].DATAIN
readdata_M[9] => LDM_s[9].DATAIN
readdata_M[10] => LDM_s[10].DATAIN
readdata_M[11] => LDM_s[11].DATAIN
readdata_M[12] => LDM_s[12].DATAIN
readdata_M[13] => LDM_s[13].DATAIN
readdata_M[14] => LDM_s[14].DATAIN
readdata_M[15] => LDM_s[15].DATAIN
readdata_M[16] => LDM_s[16].DATAIN
readdata_M[17] => LDM_s[17].DATAIN
readdata_M[18] => LDM_s[18].DATAIN
readdata_M[19] => LDM_s[19].DATAIN
readdata_M[20] => LDM_s[20].DATAIN
readdata_M[21] => LDM_s[21].DATAIN
readdata_M[22] => LDM_s[22].DATAIN
readdata_M[23] => LDM_s[23].DATAIN
readdata_M[24] => LDM_s[24].DATAIN
readdata_M[25] => LDM_s[25].DATAIN
readdata_M[26] => LDM_s[26].DATAIN
readdata_M[27] => LDM_s[27].DATAIN
readdata_M[28] => LDM_s[28].DATAIN
readdata_M[29] => LDM_s[29].DATAIN
readdata_M[30] => LDM_s[30].DATAIN
readdata_M[31] => LDM_s[31].DATAIN
CP_s[0] <= reg32pe:RM_CP.s[0]
CP_s[1] <= reg32pe:RM_CP.s[1]
CP_s[2] <= reg32pe:RM_CP.s[2]
CP_s[3] <= reg32pe:RM_CP.s[3]
CP_s[4] <= reg32pe:RM_CP.s[4]
CP_s[5] <= reg32pe:RM_CP.s[5]
CP_s[6] <= reg32pe:RM_CP.s[6]
CP_s[7] <= reg32pe:RM_CP.s[7]
CP_s[8] <= reg32pe:RM_CP.s[8]
CP_s[9] <= reg32pe:RM_CP.s[9]
CP_s[10] <= reg32pe:RM_CP.s[10]
CP_s[11] <= reg32pe:RM_CP.s[11]
CP_s[12] <= reg32pe:RM_CP.s[12]
CP_s[13] <= reg32pe:RM_CP.s[13]
CP_s[14] <= reg32pe:RM_CP.s[14]
CP_s[15] <= reg32pe:RM_CP.s[15]
CP_s[16] <= reg32pe:RM_CP.s[16]
CP_s[17] <= reg32pe:RM_CP.s[17]
CP_s[18] <= reg32pe:RM_CP.s[18]
CP_s[19] <= reg32pe:RM_CP.s[19]
CP_s[20] <= reg32pe:RM_CP.s[20]
CP_s[21] <= reg32pe:RM_CP.s[21]
CP_s[22] <= reg32pe:RM_CP.s[22]
CP_s[23] <= reg32pe:RM_CP.s[23]
CP_s[24] <= reg32pe:RM_CP.s[24]
CP_s[25] <= reg32pe:RM_CP.s[25]
CP_s[26] <= reg32pe:RM_CP.s[26]
CP_s[27] <= reg32pe:RM_CP.s[27]
CP_s[28] <= reg32pe:RM_CP.s[28]
CP_s[29] <= reg32pe:RM_CP.s[29]
CP_s[30] <= reg32pe:RM_CP.s[30]
CP_s[31] <= reg32pe:RM_CP.s[31]
alu_s[0] <= reg32pe:RM_alu.s[0]
alu_s[1] <= reg32pe:RM_alu.s[1]
alu_s[2] <= reg32pe:RM_alu.s[2]
alu_s[3] <= reg32pe:RM_alu.s[3]
alu_s[4] <= reg32pe:RM_alu.s[4]
alu_s[5] <= reg32pe:RM_alu.s[5]
alu_s[6] <= reg32pe:RM_alu.s[6]
alu_s[7] <= reg32pe:RM_alu.s[7]
alu_s[8] <= reg32pe:RM_alu.s[8]
alu_s[9] <= reg32pe:RM_alu.s[9]
alu_s[10] <= reg32pe:RM_alu.s[10]
alu_s[11] <= reg32pe:RM_alu.s[11]
alu_s[12] <= reg32pe:RM_alu.s[12]
alu_s[13] <= reg32pe:RM_alu.s[13]
alu_s[14] <= reg32pe:RM_alu.s[14]
alu_s[15] <= reg32pe:RM_alu.s[15]
alu_s[16] <= reg32pe:RM_alu.s[16]
alu_s[17] <= reg32pe:RM_alu.s[17]
alu_s[18] <= reg32pe:RM_alu.s[18]
alu_s[19] <= reg32pe:RM_alu.s[19]
alu_s[20] <= reg32pe:RM_alu.s[20]
alu_s[21] <= reg32pe:RM_alu.s[21]
alu_s[22] <= reg32pe:RM_alu.s[22]
alu_s[23] <= reg32pe:RM_alu.s[23]
alu_s[24] <= reg32pe:RM_alu.s[24]
alu_s[25] <= reg32pe:RM_alu.s[25]
alu_s[26] <= reg32pe:RM_alu.s[26]
alu_s[27] <= reg32pe:RM_alu.s[27]
alu_s[28] <= reg32pe:RM_alu.s[28]
alu_s[29] <= reg32pe:RM_alu.s[29]
alu_s[30] <= reg32pe:RM_alu.s[30]
alu_s[31] <= reg32pe:RM_alu.s[31]
writedata_M[0] <= reg32pe:RM_EDM.s[0]
writedata_M[1] <= reg32pe:RM_EDM.s[1]
writedata_M[2] <= reg32pe:RM_EDM.s[2]
writedata_M[3] <= reg32pe:RM_EDM.s[3]
writedata_M[4] <= reg32pe:RM_EDM.s[4]
writedata_M[5] <= reg32pe:RM_EDM.s[5]
writedata_M[6] <= reg32pe:RM_EDM.s[6]
writedata_M[7] <= reg32pe:RM_EDM.s[7]
writedata_M[8] <= reg32pe:RM_EDM.s[8]
writedata_M[9] <= reg32pe:RM_EDM.s[9]
writedata_M[10] <= reg32pe:RM_EDM.s[10]
writedata_M[11] <= reg32pe:RM_EDM.s[11]
writedata_M[12] <= reg32pe:RM_EDM.s[12]
writedata_M[13] <= reg32pe:RM_EDM.s[13]
writedata_M[14] <= reg32pe:RM_EDM.s[14]
writedata_M[15] <= reg32pe:RM_EDM.s[15]
writedata_M[16] <= reg32pe:RM_EDM.s[16]
writedata_M[17] <= reg32pe:RM_EDM.s[17]
writedata_M[18] <= reg32pe:RM_EDM.s[18]
writedata_M[19] <= reg32pe:RM_EDM.s[19]
writedata_M[20] <= reg32pe:RM_EDM.s[20]
writedata_M[21] <= reg32pe:RM_EDM.s[21]
writedata_M[22] <= reg32pe:RM_EDM.s[22]
writedata_M[23] <= reg32pe:RM_EDM.s[23]
writedata_M[24] <= reg32pe:RM_EDM.s[24]
writedata_M[25] <= reg32pe:RM_EDM.s[25]
writedata_M[26] <= reg32pe:RM_EDM.s[26]
writedata_M[27] <= reg32pe:RM_EDM.s[27]
writedata_M[28] <= reg32pe:RM_EDM.s[28]
writedata_M[29] <= reg32pe:RM_EDM.s[29]
writedata_M[30] <= reg32pe:RM_EDM.s[30]
writedata_M[31] <= reg32pe:RM_EDM.s[31]
imm_s[0] <= reg32pe:RM_imm.s[0]
imm_s[1] <= reg32pe:RM_imm.s[1]
imm_s[2] <= reg32pe:RM_imm.s[2]
imm_s[3] <= reg32pe:RM_imm.s[3]
imm_s[4] <= reg32pe:RM_imm.s[4]
imm_s[5] <= reg32pe:RM_imm.s[5]
imm_s[6] <= reg32pe:RM_imm.s[6]
imm_s[7] <= reg32pe:RM_imm.s[7]
imm_s[8] <= reg32pe:RM_imm.s[8]
imm_s[9] <= reg32pe:RM_imm.s[9]
imm_s[10] <= reg32pe:RM_imm.s[10]
imm_s[11] <= reg32pe:RM_imm.s[11]
imm_s[12] <= reg32pe:RM_imm.s[12]
imm_s[13] <= reg32pe:RM_imm.s[13]
imm_s[14] <= reg32pe:RM_imm.s[14]
imm_s[15] <= reg32pe:RM_imm.s[15]
imm_s[16] <= reg32pe:RM_imm.s[16]
imm_s[17] <= reg32pe:RM_imm.s[17]
imm_s[18] <= reg32pe:RM_imm.s[18]
imm_s[19] <= reg32pe:RM_imm.s[19]
imm_s[20] <= reg32pe:RM_imm.s[20]
imm_s[21] <= reg32pe:RM_imm.s[21]
imm_s[22] <= reg32pe:RM_imm.s[22]
imm_s[23] <= reg32pe:RM_imm.s[23]
imm_s[24] <= reg32pe:RM_imm.s[24]
imm_s[25] <= reg32pe:RM_imm.s[25]
imm_s[26] <= reg32pe:RM_imm.s[26]
imm_s[27] <= reg32pe:RM_imm.s[27]
imm_s[28] <= reg32pe:RM_imm.s[28]
imm_s[29] <= reg32pe:RM_imm.s[29]
imm_s[30] <= reg32pe:RM_imm.s[30]
imm_s[31] <= reg32pe:RM_imm.s[31]
LDM_s[0] <= readdata_M[0].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[1] <= readdata_M[1].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[2] <= readdata_M[2].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[3] <= readdata_M[3].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[4] <= readdata_M[4].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[5] <= readdata_M[5].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[6] <= readdata_M[6].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[7] <= readdata_M[7].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[8] <= readdata_M[8].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[9] <= readdata_M[9].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[10] <= readdata_M[10].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[11] <= readdata_M[11].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[12] <= readdata_M[12].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[13] <= readdata_M[13].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[14] <= readdata_M[14].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[15] <= readdata_M[15].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[16] <= readdata_M[16].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[17] <= readdata_M[17].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[18] <= readdata_M[18].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[19] <= readdata_M[19].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[20] <= readdata_M[20].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[21] <= readdata_M[21].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[22] <= readdata_M[22].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[23] <= readdata_M[23].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[24] <= readdata_M[24].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[25] <= readdata_M[25].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[26] <= readdata_M[26].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[27] <= readdata_M[27].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[28] <= readdata_M[28].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[29] <= readdata_M[29].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[30] <= readdata_M[30].DB_MAX_OUTPUT_PORT_TYPE
LDM_s[31] <= readdata_M[31].DB_MAX_OUTPUT_PORT_TYPE
bloq_M => reg32pe:RM_CP.pe
bloq_M => reg32pe:RM_alu.pe
bloq_M => reg32pe:RM_EDM.pe
bloq_M => reg32pe:RM_imm.pe


|ensamblado_procesador|ensambladoUP:UP|etapaM:eM|reg32pe:RM_CP
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
reloj => s[5]~reg0.CLK
reloj => s[6]~reg0.CLK
reloj => s[7]~reg0.CLK
reloj => s[8]~reg0.CLK
reloj => s[9]~reg0.CLK
reloj => s[10]~reg0.CLK
reloj => s[11]~reg0.CLK
reloj => s[12]~reg0.CLK
reloj => s[13]~reg0.CLK
reloj => s[14]~reg0.CLK
reloj => s[15]~reg0.CLK
reloj => s[16]~reg0.CLK
reloj => s[17]~reg0.CLK
reloj => s[18]~reg0.CLK
reloj => s[19]~reg0.CLK
reloj => s[20]~reg0.CLK
reloj => s[21]~reg0.CLK
reloj => s[22]~reg0.CLK
reloj => s[23]~reg0.CLK
reloj => s[24]~reg0.CLK
reloj => s[25]~reg0.CLK
reloj => s[26]~reg0.CLK
reloj => s[27]~reg0.CLK
reloj => s[28]~reg0.CLK
reloj => s[29]~reg0.CLK
reloj => s[30]~reg0.CLK
reloj => s[31]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
Pcero => s[5]~reg0.ACLR
Pcero => s[6]~reg0.ACLR
Pcero => s[7]~reg0.ACLR
Pcero => s[8]~reg0.ACLR
Pcero => s[9]~reg0.ACLR
Pcero => s[10]~reg0.ACLR
Pcero => s[11]~reg0.ACLR
Pcero => s[12]~reg0.ACLR
Pcero => s[13]~reg0.ACLR
Pcero => s[14]~reg0.ACLR
Pcero => s[15]~reg0.ACLR
Pcero => s[16]~reg0.ACLR
Pcero => s[17]~reg0.ACLR
Pcero => s[18]~reg0.ACLR
Pcero => s[19]~reg0.ACLR
Pcero => s[20]~reg0.ACLR
Pcero => s[21]~reg0.ACLR
Pcero => s[22]~reg0.ACLR
Pcero => s[23]~reg0.ACLR
Pcero => s[24]~reg0.ACLR
Pcero => s[25]~reg0.ACLR
Pcero => s[26]~reg0.ACLR
Pcero => s[27]~reg0.ACLR
Pcero => s[28]~reg0.ACLR
Pcero => s[29]~reg0.ACLR
Pcero => s[30]~reg0.ACLR
Pcero => s[31]~reg0.ACLR
pe => s[0]~reg0.ENA
pe => s[1]~reg0.ENA
pe => s[2]~reg0.ENA
pe => s[3]~reg0.ENA
pe => s[4]~reg0.ENA
pe => s[5]~reg0.ENA
pe => s[6]~reg0.ENA
pe => s[7]~reg0.ENA
pe => s[8]~reg0.ENA
pe => s[9]~reg0.ENA
pe => s[10]~reg0.ENA
pe => s[11]~reg0.ENA
pe => s[12]~reg0.ENA
pe => s[13]~reg0.ENA
pe => s[14]~reg0.ENA
pe => s[15]~reg0.ENA
pe => s[16]~reg0.ENA
pe => s[17]~reg0.ENA
pe => s[18]~reg0.ENA
pe => s[19]~reg0.ENA
pe => s[20]~reg0.ENA
pe => s[21]~reg0.ENA
pe => s[22]~reg0.ENA
pe => s[23]~reg0.ENA
pe => s[24]~reg0.ENA
pe => s[25]~reg0.ENA
pe => s[26]~reg0.ENA
pe => s[27]~reg0.ENA
pe => s[28]~reg0.ENA
pe => s[29]~reg0.ENA
pe => s[30]~reg0.ENA
pe => s[31]~reg0.ENA
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
e[5] => s[5]~reg0.DATAIN
e[6] => s[6]~reg0.DATAIN
e[7] => s[7]~reg0.DATAIN
e[8] => s[8]~reg0.DATAIN
e[9] => s[9]~reg0.DATAIN
e[10] => s[10]~reg0.DATAIN
e[11] => s[11]~reg0.DATAIN
e[12] => s[12]~reg0.DATAIN
e[13] => s[13]~reg0.DATAIN
e[14] => s[14]~reg0.DATAIN
e[15] => s[15]~reg0.DATAIN
e[16] => s[16]~reg0.DATAIN
e[17] => s[17]~reg0.DATAIN
e[18] => s[18]~reg0.DATAIN
e[19] => s[19]~reg0.DATAIN
e[20] => s[20]~reg0.DATAIN
e[21] => s[21]~reg0.DATAIN
e[22] => s[22]~reg0.DATAIN
e[23] => s[23]~reg0.DATAIN
e[24] => s[24]~reg0.DATAIN
e[25] => s[25]~reg0.DATAIN
e[26] => s[26]~reg0.DATAIN
e[27] => s[27]~reg0.DATAIN
e[28] => s[28]~reg0.DATAIN
e[29] => s[29]~reg0.DATAIN
e[30] => s[30]~reg0.DATAIN
e[31] => s[31]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaM:eM|reg32pe:RM_alu
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
reloj => s[5]~reg0.CLK
reloj => s[6]~reg0.CLK
reloj => s[7]~reg0.CLK
reloj => s[8]~reg0.CLK
reloj => s[9]~reg0.CLK
reloj => s[10]~reg0.CLK
reloj => s[11]~reg0.CLK
reloj => s[12]~reg0.CLK
reloj => s[13]~reg0.CLK
reloj => s[14]~reg0.CLK
reloj => s[15]~reg0.CLK
reloj => s[16]~reg0.CLK
reloj => s[17]~reg0.CLK
reloj => s[18]~reg0.CLK
reloj => s[19]~reg0.CLK
reloj => s[20]~reg0.CLK
reloj => s[21]~reg0.CLK
reloj => s[22]~reg0.CLK
reloj => s[23]~reg0.CLK
reloj => s[24]~reg0.CLK
reloj => s[25]~reg0.CLK
reloj => s[26]~reg0.CLK
reloj => s[27]~reg0.CLK
reloj => s[28]~reg0.CLK
reloj => s[29]~reg0.CLK
reloj => s[30]~reg0.CLK
reloj => s[31]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
Pcero => s[5]~reg0.ACLR
Pcero => s[6]~reg0.ACLR
Pcero => s[7]~reg0.ACLR
Pcero => s[8]~reg0.ACLR
Pcero => s[9]~reg0.ACLR
Pcero => s[10]~reg0.ACLR
Pcero => s[11]~reg0.ACLR
Pcero => s[12]~reg0.ACLR
Pcero => s[13]~reg0.ACLR
Pcero => s[14]~reg0.ACLR
Pcero => s[15]~reg0.ACLR
Pcero => s[16]~reg0.ACLR
Pcero => s[17]~reg0.ACLR
Pcero => s[18]~reg0.ACLR
Pcero => s[19]~reg0.ACLR
Pcero => s[20]~reg0.ACLR
Pcero => s[21]~reg0.ACLR
Pcero => s[22]~reg0.ACLR
Pcero => s[23]~reg0.ACLR
Pcero => s[24]~reg0.ACLR
Pcero => s[25]~reg0.ACLR
Pcero => s[26]~reg0.ACLR
Pcero => s[27]~reg0.ACLR
Pcero => s[28]~reg0.ACLR
Pcero => s[29]~reg0.ACLR
Pcero => s[30]~reg0.ACLR
Pcero => s[31]~reg0.ACLR
pe => s[0]~reg0.ENA
pe => s[1]~reg0.ENA
pe => s[2]~reg0.ENA
pe => s[3]~reg0.ENA
pe => s[4]~reg0.ENA
pe => s[5]~reg0.ENA
pe => s[6]~reg0.ENA
pe => s[7]~reg0.ENA
pe => s[8]~reg0.ENA
pe => s[9]~reg0.ENA
pe => s[10]~reg0.ENA
pe => s[11]~reg0.ENA
pe => s[12]~reg0.ENA
pe => s[13]~reg0.ENA
pe => s[14]~reg0.ENA
pe => s[15]~reg0.ENA
pe => s[16]~reg0.ENA
pe => s[17]~reg0.ENA
pe => s[18]~reg0.ENA
pe => s[19]~reg0.ENA
pe => s[20]~reg0.ENA
pe => s[21]~reg0.ENA
pe => s[22]~reg0.ENA
pe => s[23]~reg0.ENA
pe => s[24]~reg0.ENA
pe => s[25]~reg0.ENA
pe => s[26]~reg0.ENA
pe => s[27]~reg0.ENA
pe => s[28]~reg0.ENA
pe => s[29]~reg0.ENA
pe => s[30]~reg0.ENA
pe => s[31]~reg0.ENA
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
e[5] => s[5]~reg0.DATAIN
e[6] => s[6]~reg0.DATAIN
e[7] => s[7]~reg0.DATAIN
e[8] => s[8]~reg0.DATAIN
e[9] => s[9]~reg0.DATAIN
e[10] => s[10]~reg0.DATAIN
e[11] => s[11]~reg0.DATAIN
e[12] => s[12]~reg0.DATAIN
e[13] => s[13]~reg0.DATAIN
e[14] => s[14]~reg0.DATAIN
e[15] => s[15]~reg0.DATAIN
e[16] => s[16]~reg0.DATAIN
e[17] => s[17]~reg0.DATAIN
e[18] => s[18]~reg0.DATAIN
e[19] => s[19]~reg0.DATAIN
e[20] => s[20]~reg0.DATAIN
e[21] => s[21]~reg0.DATAIN
e[22] => s[22]~reg0.DATAIN
e[23] => s[23]~reg0.DATAIN
e[24] => s[24]~reg0.DATAIN
e[25] => s[25]~reg0.DATAIN
e[26] => s[26]~reg0.DATAIN
e[27] => s[27]~reg0.DATAIN
e[28] => s[28]~reg0.DATAIN
e[29] => s[29]~reg0.DATAIN
e[30] => s[30]~reg0.DATAIN
e[31] => s[31]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaM:eM|reg32pe:RM_EDM
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
reloj => s[5]~reg0.CLK
reloj => s[6]~reg0.CLK
reloj => s[7]~reg0.CLK
reloj => s[8]~reg0.CLK
reloj => s[9]~reg0.CLK
reloj => s[10]~reg0.CLK
reloj => s[11]~reg0.CLK
reloj => s[12]~reg0.CLK
reloj => s[13]~reg0.CLK
reloj => s[14]~reg0.CLK
reloj => s[15]~reg0.CLK
reloj => s[16]~reg0.CLK
reloj => s[17]~reg0.CLK
reloj => s[18]~reg0.CLK
reloj => s[19]~reg0.CLK
reloj => s[20]~reg0.CLK
reloj => s[21]~reg0.CLK
reloj => s[22]~reg0.CLK
reloj => s[23]~reg0.CLK
reloj => s[24]~reg0.CLK
reloj => s[25]~reg0.CLK
reloj => s[26]~reg0.CLK
reloj => s[27]~reg0.CLK
reloj => s[28]~reg0.CLK
reloj => s[29]~reg0.CLK
reloj => s[30]~reg0.CLK
reloj => s[31]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
Pcero => s[5]~reg0.ACLR
Pcero => s[6]~reg0.ACLR
Pcero => s[7]~reg0.ACLR
Pcero => s[8]~reg0.ACLR
Pcero => s[9]~reg0.ACLR
Pcero => s[10]~reg0.ACLR
Pcero => s[11]~reg0.ACLR
Pcero => s[12]~reg0.ACLR
Pcero => s[13]~reg0.ACLR
Pcero => s[14]~reg0.ACLR
Pcero => s[15]~reg0.ACLR
Pcero => s[16]~reg0.ACLR
Pcero => s[17]~reg0.ACLR
Pcero => s[18]~reg0.ACLR
Pcero => s[19]~reg0.ACLR
Pcero => s[20]~reg0.ACLR
Pcero => s[21]~reg0.ACLR
Pcero => s[22]~reg0.ACLR
Pcero => s[23]~reg0.ACLR
Pcero => s[24]~reg0.ACLR
Pcero => s[25]~reg0.ACLR
Pcero => s[26]~reg0.ACLR
Pcero => s[27]~reg0.ACLR
Pcero => s[28]~reg0.ACLR
Pcero => s[29]~reg0.ACLR
Pcero => s[30]~reg0.ACLR
Pcero => s[31]~reg0.ACLR
pe => s[0]~reg0.ENA
pe => s[1]~reg0.ENA
pe => s[2]~reg0.ENA
pe => s[3]~reg0.ENA
pe => s[4]~reg0.ENA
pe => s[5]~reg0.ENA
pe => s[6]~reg0.ENA
pe => s[7]~reg0.ENA
pe => s[8]~reg0.ENA
pe => s[9]~reg0.ENA
pe => s[10]~reg0.ENA
pe => s[11]~reg0.ENA
pe => s[12]~reg0.ENA
pe => s[13]~reg0.ENA
pe => s[14]~reg0.ENA
pe => s[15]~reg0.ENA
pe => s[16]~reg0.ENA
pe => s[17]~reg0.ENA
pe => s[18]~reg0.ENA
pe => s[19]~reg0.ENA
pe => s[20]~reg0.ENA
pe => s[21]~reg0.ENA
pe => s[22]~reg0.ENA
pe => s[23]~reg0.ENA
pe => s[24]~reg0.ENA
pe => s[25]~reg0.ENA
pe => s[26]~reg0.ENA
pe => s[27]~reg0.ENA
pe => s[28]~reg0.ENA
pe => s[29]~reg0.ENA
pe => s[30]~reg0.ENA
pe => s[31]~reg0.ENA
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
e[5] => s[5]~reg0.DATAIN
e[6] => s[6]~reg0.DATAIN
e[7] => s[7]~reg0.DATAIN
e[8] => s[8]~reg0.DATAIN
e[9] => s[9]~reg0.DATAIN
e[10] => s[10]~reg0.DATAIN
e[11] => s[11]~reg0.DATAIN
e[12] => s[12]~reg0.DATAIN
e[13] => s[13]~reg0.DATAIN
e[14] => s[14]~reg0.DATAIN
e[15] => s[15]~reg0.DATAIN
e[16] => s[16]~reg0.DATAIN
e[17] => s[17]~reg0.DATAIN
e[18] => s[18]~reg0.DATAIN
e[19] => s[19]~reg0.DATAIN
e[20] => s[20]~reg0.DATAIN
e[21] => s[21]~reg0.DATAIN
e[22] => s[22]~reg0.DATAIN
e[23] => s[23]~reg0.DATAIN
e[24] => s[24]~reg0.DATAIN
e[25] => s[25]~reg0.DATAIN
e[26] => s[26]~reg0.DATAIN
e[27] => s[27]~reg0.DATAIN
e[28] => s[28]~reg0.DATAIN
e[29] => s[29]~reg0.DATAIN
e[30] => s[30]~reg0.DATAIN
e[31] => s[31]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaM:eM|reg32pe:RM_imm
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
reloj => s[5]~reg0.CLK
reloj => s[6]~reg0.CLK
reloj => s[7]~reg0.CLK
reloj => s[8]~reg0.CLK
reloj => s[9]~reg0.CLK
reloj => s[10]~reg0.CLK
reloj => s[11]~reg0.CLK
reloj => s[12]~reg0.CLK
reloj => s[13]~reg0.CLK
reloj => s[14]~reg0.CLK
reloj => s[15]~reg0.CLK
reloj => s[16]~reg0.CLK
reloj => s[17]~reg0.CLK
reloj => s[18]~reg0.CLK
reloj => s[19]~reg0.CLK
reloj => s[20]~reg0.CLK
reloj => s[21]~reg0.CLK
reloj => s[22]~reg0.CLK
reloj => s[23]~reg0.CLK
reloj => s[24]~reg0.CLK
reloj => s[25]~reg0.CLK
reloj => s[26]~reg0.CLK
reloj => s[27]~reg0.CLK
reloj => s[28]~reg0.CLK
reloj => s[29]~reg0.CLK
reloj => s[30]~reg0.CLK
reloj => s[31]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
Pcero => s[5]~reg0.ACLR
Pcero => s[6]~reg0.ACLR
Pcero => s[7]~reg0.ACLR
Pcero => s[8]~reg0.ACLR
Pcero => s[9]~reg0.ACLR
Pcero => s[10]~reg0.ACLR
Pcero => s[11]~reg0.ACLR
Pcero => s[12]~reg0.ACLR
Pcero => s[13]~reg0.ACLR
Pcero => s[14]~reg0.ACLR
Pcero => s[15]~reg0.ACLR
Pcero => s[16]~reg0.ACLR
Pcero => s[17]~reg0.ACLR
Pcero => s[18]~reg0.ACLR
Pcero => s[19]~reg0.ACLR
Pcero => s[20]~reg0.ACLR
Pcero => s[21]~reg0.ACLR
Pcero => s[22]~reg0.ACLR
Pcero => s[23]~reg0.ACLR
Pcero => s[24]~reg0.ACLR
Pcero => s[25]~reg0.ACLR
Pcero => s[26]~reg0.ACLR
Pcero => s[27]~reg0.ACLR
Pcero => s[28]~reg0.ACLR
Pcero => s[29]~reg0.ACLR
Pcero => s[30]~reg0.ACLR
Pcero => s[31]~reg0.ACLR
pe => s[0]~reg0.ENA
pe => s[1]~reg0.ENA
pe => s[2]~reg0.ENA
pe => s[3]~reg0.ENA
pe => s[4]~reg0.ENA
pe => s[5]~reg0.ENA
pe => s[6]~reg0.ENA
pe => s[7]~reg0.ENA
pe => s[8]~reg0.ENA
pe => s[9]~reg0.ENA
pe => s[10]~reg0.ENA
pe => s[11]~reg0.ENA
pe => s[12]~reg0.ENA
pe => s[13]~reg0.ENA
pe => s[14]~reg0.ENA
pe => s[15]~reg0.ENA
pe => s[16]~reg0.ENA
pe => s[17]~reg0.ENA
pe => s[18]~reg0.ENA
pe => s[19]~reg0.ENA
pe => s[20]~reg0.ENA
pe => s[21]~reg0.ENA
pe => s[22]~reg0.ENA
pe => s[23]~reg0.ENA
pe => s[24]~reg0.ENA
pe => s[25]~reg0.ENA
pe => s[26]~reg0.ENA
pe => s[27]~reg0.ENA
pe => s[28]~reg0.ENA
pe => s[29]~reg0.ENA
pe => s[30]~reg0.ENA
pe => s[31]~reg0.ENA
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
e[5] => s[5]~reg0.DATAIN
e[6] => s[6]~reg0.DATAIN
e[7] => s[7]~reg0.DATAIN
e[8] => s[8]~reg0.DATAIN
e[9] => s[9]~reg0.DATAIN
e[10] => s[10]~reg0.DATAIN
e[11] => s[11]~reg0.DATAIN
e[12] => s[12]~reg0.DATAIN
e[13] => s[13]~reg0.DATAIN
e[14] => s[14]~reg0.DATAIN
e[15] => s[15]~reg0.DATAIN
e[16] => s[16]~reg0.DATAIN
e[17] => s[17]~reg0.DATAIN
e[18] => s[18]~reg0.DATAIN
e[19] => s[19]~reg0.DATAIN
e[20] => s[20]~reg0.DATAIN
e[21] => s[21]~reg0.DATAIN
e[22] => s[22]~reg0.DATAIN
e[23] => s[23]~reg0.DATAIN
e[24] => s[24]~reg0.DATAIN
e[25] => s[25]~reg0.DATAIN
e[26] => s[26]~reg0.DATAIN
e[27] => s[27]~reg0.DATAIN
e[28] => s[28]~reg0.DATAIN
e[29] => s[29]~reg0.DATAIN
e[30] => s[30]~reg0.DATAIN
e[31] => s[31]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaF:eF
reloj => reg32:RF_CP.reloj
reloj => reg32:RF_alu.reloj
reloj => reg32:RF_LDM.reloj
reloj => reg32:RF_imm.reloj
Pcero => reg32:RF_CP.Pcero
Pcero => reg32:RF_alu.Pcero
Pcero => reg32:RF_LDM.Pcero
Pcero => reg32:RF_imm.Pcero
CP[0] => reg32:RF_CP.e[0]
CP[1] => reg32:RF_CP.e[1]
CP[2] => reg32:RF_CP.e[2]
CP[3] => reg32:RF_CP.e[3]
CP[4] => reg32:RF_CP.e[4]
CP[5] => reg32:RF_CP.e[5]
CP[6] => reg32:RF_CP.e[6]
CP[7] => reg32:RF_CP.e[7]
CP[8] => reg32:RF_CP.e[8]
CP[9] => reg32:RF_CP.e[9]
CP[10] => reg32:RF_CP.e[10]
CP[11] => reg32:RF_CP.e[11]
CP[12] => reg32:RF_CP.e[12]
CP[13] => reg32:RF_CP.e[13]
CP[14] => reg32:RF_CP.e[14]
CP[15] => reg32:RF_CP.e[15]
CP[16] => reg32:RF_CP.e[16]
CP[17] => reg32:RF_CP.e[17]
CP[18] => reg32:RF_CP.e[18]
CP[19] => reg32:RF_CP.e[19]
CP[20] => reg32:RF_CP.e[20]
CP[21] => reg32:RF_CP.e[21]
CP[22] => reg32:RF_CP.e[22]
CP[23] => reg32:RF_CP.e[23]
CP[24] => reg32:RF_CP.e[24]
CP[25] => reg32:RF_CP.e[25]
CP[26] => reg32:RF_CP.e[26]
CP[27] => reg32:RF_CP.e[27]
CP[28] => reg32:RF_CP.e[28]
CP[29] => reg32:RF_CP.e[29]
CP[30] => reg32:RF_CP.e[30]
CP[31] => reg32:RF_CP.e[31]
alu[0] => reg32:RF_alu.e[0]
alu[1] => reg32:RF_alu.e[1]
alu[2] => reg32:RF_alu.e[2]
alu[3] => reg32:RF_alu.e[3]
alu[4] => reg32:RF_alu.e[4]
alu[5] => reg32:RF_alu.e[5]
alu[6] => reg32:RF_alu.e[6]
alu[7] => reg32:RF_alu.e[7]
alu[8] => reg32:RF_alu.e[8]
alu[9] => reg32:RF_alu.e[9]
alu[10] => reg32:RF_alu.e[10]
alu[11] => reg32:RF_alu.e[11]
alu[12] => reg32:RF_alu.e[12]
alu[13] => reg32:RF_alu.e[13]
alu[14] => reg32:RF_alu.e[14]
alu[15] => reg32:RF_alu.e[15]
alu[16] => reg32:RF_alu.e[16]
alu[17] => reg32:RF_alu.e[17]
alu[18] => reg32:RF_alu.e[18]
alu[19] => reg32:RF_alu.e[19]
alu[20] => reg32:RF_alu.e[20]
alu[21] => reg32:RF_alu.e[21]
alu[22] => reg32:RF_alu.e[22]
alu[23] => reg32:RF_alu.e[23]
alu[24] => reg32:RF_alu.e[24]
alu[25] => reg32:RF_alu.e[25]
alu[26] => reg32:RF_alu.e[26]
alu[27] => reg32:RF_alu.e[27]
alu[28] => reg32:RF_alu.e[28]
alu[29] => reg32:RF_alu.e[29]
alu[30] => reg32:RF_alu.e[30]
alu[31] => reg32:RF_alu.e[31]
LDM[0] => reg32:RF_LDM.e[0]
LDM[1] => reg32:RF_LDM.e[1]
LDM[2] => reg32:RF_LDM.e[2]
LDM[3] => reg32:RF_LDM.e[3]
LDM[4] => reg32:RF_LDM.e[4]
LDM[5] => reg32:RF_LDM.e[5]
LDM[6] => reg32:RF_LDM.e[6]
LDM[7] => reg32:RF_LDM.e[7]
LDM[8] => reg32:RF_LDM.e[8]
LDM[9] => reg32:RF_LDM.e[9]
LDM[10] => reg32:RF_LDM.e[10]
LDM[11] => reg32:RF_LDM.e[11]
LDM[12] => reg32:RF_LDM.e[12]
LDM[13] => reg32:RF_LDM.e[13]
LDM[14] => reg32:RF_LDM.e[14]
LDM[15] => reg32:RF_LDM.e[15]
LDM[16] => reg32:RF_LDM.e[16]
LDM[17] => reg32:RF_LDM.e[17]
LDM[18] => reg32:RF_LDM.e[18]
LDM[19] => reg32:RF_LDM.e[19]
LDM[20] => reg32:RF_LDM.e[20]
LDM[21] => reg32:RF_LDM.e[21]
LDM[22] => reg32:RF_LDM.e[22]
LDM[23] => reg32:RF_LDM.e[23]
LDM[24] => reg32:RF_LDM.e[24]
LDM[25] => reg32:RF_LDM.e[25]
LDM[26] => reg32:RF_LDM.e[26]
LDM[27] => reg32:RF_LDM.e[27]
LDM[28] => reg32:RF_LDM.e[28]
LDM[29] => reg32:RF_LDM.e[29]
LDM[30] => reg32:RF_LDM.e[30]
LDM[31] => reg32:RF_LDM.e[31]
imm[0] => reg32:RF_imm.e[0]
imm[1] => reg32:RF_imm.e[1]
imm[2] => reg32:RF_imm.e[2]
imm[3] => reg32:RF_imm.e[3]
imm[4] => reg32:RF_imm.e[4]
imm[5] => reg32:RF_imm.e[5]
imm[6] => reg32:RF_imm.e[6]
imm[7] => reg32:RF_imm.e[7]
imm[8] => reg32:RF_imm.e[8]
imm[9] => reg32:RF_imm.e[9]
imm[10] => reg32:RF_imm.e[10]
imm[11] => reg32:RF_imm.e[11]
imm[12] => reg32:RF_imm.e[12]
imm[13] => reg32:RF_imm.e[13]
imm[14] => reg32:RF_imm.e[14]
imm[15] => reg32:RF_imm.e[15]
imm[16] => reg32:RF_imm.e[16]
imm[17] => reg32:RF_imm.e[17]
imm[18] => reg32:RF_imm.e[18]
imm[19] => reg32:RF_imm.e[19]
imm[20] => reg32:RF_imm.e[20]
imm[21] => reg32:RF_imm.e[21]
imm[22] => reg32:RF_imm.e[22]
imm[23] => reg32:RF_imm.e[23]
imm[24] => reg32:RF_imm.e[24]
imm[25] => reg32:RF_imm.e[25]
imm[26] => reg32:RF_imm.e[26]
imm[27] => reg32:RF_imm.e[27]
imm[28] => reg32:RF_imm.e[28]
imm[29] => reg32:RF_imm.e[29]
imm[30] => reg32:RF_imm.e[30]
imm[31] => reg32:RF_imm.e[31]
mEBR_sel[0] => mux4_32:mEBR.SEL[0]
mEBR_sel[1] => mux4_32:mEBR.SEL[1]
fmtl_tipo[0] => FMTL:fmtlec.fmtl[0]
fmtl_tipo[1] => FMTL:fmtlec.fmtl[1]
fmtl_ext_sig[0] => FMTL:fmtlec.ext_sig[0]
fmtl_ext_sig[1] => FMTL:fmtlec.ext_sig[1]
fmtl_ext_sig[2] => FMTL:fmtlec.ext_sig[2]
DE[0] <= mux4_32:mEBR.s[0]
DE[1] <= mux4_32:mEBR.s[1]
DE[2] <= mux4_32:mEBR.s[2]
DE[3] <= mux4_32:mEBR.s[3]
DE[4] <= mux4_32:mEBR.s[4]
DE[5] <= mux4_32:mEBR.s[5]
DE[6] <= mux4_32:mEBR.s[6]
DE[7] <= mux4_32:mEBR.s[7]
DE[8] <= mux4_32:mEBR.s[8]
DE[9] <= mux4_32:mEBR.s[9]
DE[10] <= mux4_32:mEBR.s[10]
DE[11] <= mux4_32:mEBR.s[11]
DE[12] <= mux4_32:mEBR.s[12]
DE[13] <= mux4_32:mEBR.s[13]
DE[14] <= mux4_32:mEBR.s[14]
DE[15] <= mux4_32:mEBR.s[15]
DE[16] <= mux4_32:mEBR.s[16]
DE[17] <= mux4_32:mEBR.s[17]
DE[18] <= mux4_32:mEBR.s[18]
DE[19] <= mux4_32:mEBR.s[19]
DE[20] <= mux4_32:mEBR.s[20]
DE[21] <= mux4_32:mEBR.s[21]
DE[22] <= mux4_32:mEBR.s[22]
DE[23] <= mux4_32:mEBR.s[23]
DE[24] <= mux4_32:mEBR.s[24]
DE[25] <= mux4_32:mEBR.s[25]
DE[26] <= mux4_32:mEBR.s[26]
DE[27] <= mux4_32:mEBR.s[27]
DE[28] <= mux4_32:mEBR.s[28]
DE[29] <= mux4_32:mEBR.s[29]
DE[30] <= mux4_32:mEBR.s[30]
DE[31] <= mux4_32:mEBR.s[31]


|ensamblado_procesador|ensambladoUP:UP|etapaF:eF|reg32:RF_CP
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
reloj => s[5]~reg0.CLK
reloj => s[6]~reg0.CLK
reloj => s[7]~reg0.CLK
reloj => s[8]~reg0.CLK
reloj => s[9]~reg0.CLK
reloj => s[10]~reg0.CLK
reloj => s[11]~reg0.CLK
reloj => s[12]~reg0.CLK
reloj => s[13]~reg0.CLK
reloj => s[14]~reg0.CLK
reloj => s[15]~reg0.CLK
reloj => s[16]~reg0.CLK
reloj => s[17]~reg0.CLK
reloj => s[18]~reg0.CLK
reloj => s[19]~reg0.CLK
reloj => s[20]~reg0.CLK
reloj => s[21]~reg0.CLK
reloj => s[22]~reg0.CLK
reloj => s[23]~reg0.CLK
reloj => s[24]~reg0.CLK
reloj => s[25]~reg0.CLK
reloj => s[26]~reg0.CLK
reloj => s[27]~reg0.CLK
reloj => s[28]~reg0.CLK
reloj => s[29]~reg0.CLK
reloj => s[30]~reg0.CLK
reloj => s[31]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
Pcero => s[5]~reg0.ACLR
Pcero => s[6]~reg0.ACLR
Pcero => s[7]~reg0.ACLR
Pcero => s[8]~reg0.ACLR
Pcero => s[9]~reg0.ACLR
Pcero => s[10]~reg0.ACLR
Pcero => s[11]~reg0.ACLR
Pcero => s[12]~reg0.ACLR
Pcero => s[13]~reg0.ACLR
Pcero => s[14]~reg0.ACLR
Pcero => s[15]~reg0.ACLR
Pcero => s[16]~reg0.ACLR
Pcero => s[17]~reg0.ACLR
Pcero => s[18]~reg0.ACLR
Pcero => s[19]~reg0.ACLR
Pcero => s[20]~reg0.ACLR
Pcero => s[21]~reg0.ACLR
Pcero => s[22]~reg0.ACLR
Pcero => s[23]~reg0.ACLR
Pcero => s[24]~reg0.ACLR
Pcero => s[25]~reg0.ACLR
Pcero => s[26]~reg0.ACLR
Pcero => s[27]~reg0.ACLR
Pcero => s[28]~reg0.ACLR
Pcero => s[29]~reg0.ACLR
Pcero => s[30]~reg0.ACLR
Pcero => s[31]~reg0.ACLR
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
e[5] => s[5]~reg0.DATAIN
e[6] => s[6]~reg0.DATAIN
e[7] => s[7]~reg0.DATAIN
e[8] => s[8]~reg0.DATAIN
e[9] => s[9]~reg0.DATAIN
e[10] => s[10]~reg0.DATAIN
e[11] => s[11]~reg0.DATAIN
e[12] => s[12]~reg0.DATAIN
e[13] => s[13]~reg0.DATAIN
e[14] => s[14]~reg0.DATAIN
e[15] => s[15]~reg0.DATAIN
e[16] => s[16]~reg0.DATAIN
e[17] => s[17]~reg0.DATAIN
e[18] => s[18]~reg0.DATAIN
e[19] => s[19]~reg0.DATAIN
e[20] => s[20]~reg0.DATAIN
e[21] => s[21]~reg0.DATAIN
e[22] => s[22]~reg0.DATAIN
e[23] => s[23]~reg0.DATAIN
e[24] => s[24]~reg0.DATAIN
e[25] => s[25]~reg0.DATAIN
e[26] => s[26]~reg0.DATAIN
e[27] => s[27]~reg0.DATAIN
e[28] => s[28]~reg0.DATAIN
e[29] => s[29]~reg0.DATAIN
e[30] => s[30]~reg0.DATAIN
e[31] => s[31]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaF:eF|reg32:RF_alu
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
reloj => s[5]~reg0.CLK
reloj => s[6]~reg0.CLK
reloj => s[7]~reg0.CLK
reloj => s[8]~reg0.CLK
reloj => s[9]~reg0.CLK
reloj => s[10]~reg0.CLK
reloj => s[11]~reg0.CLK
reloj => s[12]~reg0.CLK
reloj => s[13]~reg0.CLK
reloj => s[14]~reg0.CLK
reloj => s[15]~reg0.CLK
reloj => s[16]~reg0.CLK
reloj => s[17]~reg0.CLK
reloj => s[18]~reg0.CLK
reloj => s[19]~reg0.CLK
reloj => s[20]~reg0.CLK
reloj => s[21]~reg0.CLK
reloj => s[22]~reg0.CLK
reloj => s[23]~reg0.CLK
reloj => s[24]~reg0.CLK
reloj => s[25]~reg0.CLK
reloj => s[26]~reg0.CLK
reloj => s[27]~reg0.CLK
reloj => s[28]~reg0.CLK
reloj => s[29]~reg0.CLK
reloj => s[30]~reg0.CLK
reloj => s[31]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
Pcero => s[5]~reg0.ACLR
Pcero => s[6]~reg0.ACLR
Pcero => s[7]~reg0.ACLR
Pcero => s[8]~reg0.ACLR
Pcero => s[9]~reg0.ACLR
Pcero => s[10]~reg0.ACLR
Pcero => s[11]~reg0.ACLR
Pcero => s[12]~reg0.ACLR
Pcero => s[13]~reg0.ACLR
Pcero => s[14]~reg0.ACLR
Pcero => s[15]~reg0.ACLR
Pcero => s[16]~reg0.ACLR
Pcero => s[17]~reg0.ACLR
Pcero => s[18]~reg0.ACLR
Pcero => s[19]~reg0.ACLR
Pcero => s[20]~reg0.ACLR
Pcero => s[21]~reg0.ACLR
Pcero => s[22]~reg0.ACLR
Pcero => s[23]~reg0.ACLR
Pcero => s[24]~reg0.ACLR
Pcero => s[25]~reg0.ACLR
Pcero => s[26]~reg0.ACLR
Pcero => s[27]~reg0.ACLR
Pcero => s[28]~reg0.ACLR
Pcero => s[29]~reg0.ACLR
Pcero => s[30]~reg0.ACLR
Pcero => s[31]~reg0.ACLR
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
e[5] => s[5]~reg0.DATAIN
e[6] => s[6]~reg0.DATAIN
e[7] => s[7]~reg0.DATAIN
e[8] => s[8]~reg0.DATAIN
e[9] => s[9]~reg0.DATAIN
e[10] => s[10]~reg0.DATAIN
e[11] => s[11]~reg0.DATAIN
e[12] => s[12]~reg0.DATAIN
e[13] => s[13]~reg0.DATAIN
e[14] => s[14]~reg0.DATAIN
e[15] => s[15]~reg0.DATAIN
e[16] => s[16]~reg0.DATAIN
e[17] => s[17]~reg0.DATAIN
e[18] => s[18]~reg0.DATAIN
e[19] => s[19]~reg0.DATAIN
e[20] => s[20]~reg0.DATAIN
e[21] => s[21]~reg0.DATAIN
e[22] => s[22]~reg0.DATAIN
e[23] => s[23]~reg0.DATAIN
e[24] => s[24]~reg0.DATAIN
e[25] => s[25]~reg0.DATAIN
e[26] => s[26]~reg0.DATAIN
e[27] => s[27]~reg0.DATAIN
e[28] => s[28]~reg0.DATAIN
e[29] => s[29]~reg0.DATAIN
e[30] => s[30]~reg0.DATAIN
e[31] => s[31]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaF:eF|reg32:RF_LDM
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
reloj => s[5]~reg0.CLK
reloj => s[6]~reg0.CLK
reloj => s[7]~reg0.CLK
reloj => s[8]~reg0.CLK
reloj => s[9]~reg0.CLK
reloj => s[10]~reg0.CLK
reloj => s[11]~reg0.CLK
reloj => s[12]~reg0.CLK
reloj => s[13]~reg0.CLK
reloj => s[14]~reg0.CLK
reloj => s[15]~reg0.CLK
reloj => s[16]~reg0.CLK
reloj => s[17]~reg0.CLK
reloj => s[18]~reg0.CLK
reloj => s[19]~reg0.CLK
reloj => s[20]~reg0.CLK
reloj => s[21]~reg0.CLK
reloj => s[22]~reg0.CLK
reloj => s[23]~reg0.CLK
reloj => s[24]~reg0.CLK
reloj => s[25]~reg0.CLK
reloj => s[26]~reg0.CLK
reloj => s[27]~reg0.CLK
reloj => s[28]~reg0.CLK
reloj => s[29]~reg0.CLK
reloj => s[30]~reg0.CLK
reloj => s[31]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
Pcero => s[5]~reg0.ACLR
Pcero => s[6]~reg0.ACLR
Pcero => s[7]~reg0.ACLR
Pcero => s[8]~reg0.ACLR
Pcero => s[9]~reg0.ACLR
Pcero => s[10]~reg0.ACLR
Pcero => s[11]~reg0.ACLR
Pcero => s[12]~reg0.ACLR
Pcero => s[13]~reg0.ACLR
Pcero => s[14]~reg0.ACLR
Pcero => s[15]~reg0.ACLR
Pcero => s[16]~reg0.ACLR
Pcero => s[17]~reg0.ACLR
Pcero => s[18]~reg0.ACLR
Pcero => s[19]~reg0.ACLR
Pcero => s[20]~reg0.ACLR
Pcero => s[21]~reg0.ACLR
Pcero => s[22]~reg0.ACLR
Pcero => s[23]~reg0.ACLR
Pcero => s[24]~reg0.ACLR
Pcero => s[25]~reg0.ACLR
Pcero => s[26]~reg0.ACLR
Pcero => s[27]~reg0.ACLR
Pcero => s[28]~reg0.ACLR
Pcero => s[29]~reg0.ACLR
Pcero => s[30]~reg0.ACLR
Pcero => s[31]~reg0.ACLR
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
e[5] => s[5]~reg0.DATAIN
e[6] => s[6]~reg0.DATAIN
e[7] => s[7]~reg0.DATAIN
e[8] => s[8]~reg0.DATAIN
e[9] => s[9]~reg0.DATAIN
e[10] => s[10]~reg0.DATAIN
e[11] => s[11]~reg0.DATAIN
e[12] => s[12]~reg0.DATAIN
e[13] => s[13]~reg0.DATAIN
e[14] => s[14]~reg0.DATAIN
e[15] => s[15]~reg0.DATAIN
e[16] => s[16]~reg0.DATAIN
e[17] => s[17]~reg0.DATAIN
e[18] => s[18]~reg0.DATAIN
e[19] => s[19]~reg0.DATAIN
e[20] => s[20]~reg0.DATAIN
e[21] => s[21]~reg0.DATAIN
e[22] => s[22]~reg0.DATAIN
e[23] => s[23]~reg0.DATAIN
e[24] => s[24]~reg0.DATAIN
e[25] => s[25]~reg0.DATAIN
e[26] => s[26]~reg0.DATAIN
e[27] => s[27]~reg0.DATAIN
e[28] => s[28]~reg0.DATAIN
e[29] => s[29]~reg0.DATAIN
e[30] => s[30]~reg0.DATAIN
e[31] => s[31]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaF:eF|reg32:RF_imm
reloj => s[0]~reg0.CLK
reloj => s[1]~reg0.CLK
reloj => s[2]~reg0.CLK
reloj => s[3]~reg0.CLK
reloj => s[4]~reg0.CLK
reloj => s[5]~reg0.CLK
reloj => s[6]~reg0.CLK
reloj => s[7]~reg0.CLK
reloj => s[8]~reg0.CLK
reloj => s[9]~reg0.CLK
reloj => s[10]~reg0.CLK
reloj => s[11]~reg0.CLK
reloj => s[12]~reg0.CLK
reloj => s[13]~reg0.CLK
reloj => s[14]~reg0.CLK
reloj => s[15]~reg0.CLK
reloj => s[16]~reg0.CLK
reloj => s[17]~reg0.CLK
reloj => s[18]~reg0.CLK
reloj => s[19]~reg0.CLK
reloj => s[20]~reg0.CLK
reloj => s[21]~reg0.CLK
reloj => s[22]~reg0.CLK
reloj => s[23]~reg0.CLK
reloj => s[24]~reg0.CLK
reloj => s[25]~reg0.CLK
reloj => s[26]~reg0.CLK
reloj => s[27]~reg0.CLK
reloj => s[28]~reg0.CLK
reloj => s[29]~reg0.CLK
reloj => s[30]~reg0.CLK
reloj => s[31]~reg0.CLK
Pcero => s[0]~reg0.ACLR
Pcero => s[1]~reg0.ACLR
Pcero => s[2]~reg0.ACLR
Pcero => s[3]~reg0.ACLR
Pcero => s[4]~reg0.ACLR
Pcero => s[5]~reg0.ACLR
Pcero => s[6]~reg0.ACLR
Pcero => s[7]~reg0.ACLR
Pcero => s[8]~reg0.ACLR
Pcero => s[9]~reg0.ACLR
Pcero => s[10]~reg0.ACLR
Pcero => s[11]~reg0.ACLR
Pcero => s[12]~reg0.ACLR
Pcero => s[13]~reg0.ACLR
Pcero => s[14]~reg0.ACLR
Pcero => s[15]~reg0.ACLR
Pcero => s[16]~reg0.ACLR
Pcero => s[17]~reg0.ACLR
Pcero => s[18]~reg0.ACLR
Pcero => s[19]~reg0.ACLR
Pcero => s[20]~reg0.ACLR
Pcero => s[21]~reg0.ACLR
Pcero => s[22]~reg0.ACLR
Pcero => s[23]~reg0.ACLR
Pcero => s[24]~reg0.ACLR
Pcero => s[25]~reg0.ACLR
Pcero => s[26]~reg0.ACLR
Pcero => s[27]~reg0.ACLR
Pcero => s[28]~reg0.ACLR
Pcero => s[29]~reg0.ACLR
Pcero => s[30]~reg0.ACLR
Pcero => s[31]~reg0.ACLR
e[0] => s[0]~reg0.DATAIN
e[1] => s[1]~reg0.DATAIN
e[2] => s[2]~reg0.DATAIN
e[3] => s[3]~reg0.DATAIN
e[4] => s[4]~reg0.DATAIN
e[5] => s[5]~reg0.DATAIN
e[6] => s[6]~reg0.DATAIN
e[7] => s[7]~reg0.DATAIN
e[8] => s[8]~reg0.DATAIN
e[9] => s[9]~reg0.DATAIN
e[10] => s[10]~reg0.DATAIN
e[11] => s[11]~reg0.DATAIN
e[12] => s[12]~reg0.DATAIN
e[13] => s[13]~reg0.DATAIN
e[14] => s[14]~reg0.DATAIN
e[15] => s[15]~reg0.DATAIN
e[16] => s[16]~reg0.DATAIN
e[17] => s[17]~reg0.DATAIN
e[18] => s[18]~reg0.DATAIN
e[19] => s[19]~reg0.DATAIN
e[20] => s[20]~reg0.DATAIN
e[21] => s[21]~reg0.DATAIN
e[22] => s[22]~reg0.DATAIN
e[23] => s[23]~reg0.DATAIN
e[24] => s[24]~reg0.DATAIN
e[25] => s[25]~reg0.DATAIN
e[26] => s[26]~reg0.DATAIN
e[27] => s[27]~reg0.DATAIN
e[28] => s[28]~reg0.DATAIN
e[29] => s[29]~reg0.DATAIN
e[30] => s[30]~reg0.DATAIN
e[31] => s[31]~reg0.DATAIN
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ensamblado_procesador|ensambladoUP:UP|etapaF:eF|FMTL:fmtlec
dato_e[0] => Mux31.IN3
dato_e[1] => Mux30.IN3
dato_e[2] => Mux29.IN3
dato_e[3] => Mux28.IN3
dato_e[4] => Mux27.IN3
dato_e[5] => Mux26.IN3
dato_e[6] => Mux25.IN3
dato_e[7] => Mux24.IN3
dato_e[8] => Mux23.IN3
dato_e[8] => Mux31.IN2
dato_e[9] => Mux22.IN3
dato_e[9] => Mux30.IN2
dato_e[10] => Mux21.IN3
dato_e[10] => Mux29.IN2
dato_e[11] => Mux20.IN3
dato_e[11] => Mux28.IN2
dato_e[12] => Mux19.IN3
dato_e[12] => Mux27.IN2
dato_e[13] => Mux18.IN3
dato_e[13] => Mux26.IN2
dato_e[14] => Mux17.IN3
dato_e[14] => Mux25.IN2
dato_e[15] => Mux16.IN3
dato_e[15] => Mux24.IN2
dato_e[16] => Mux15.IN3
dato_e[16] => Mux23.IN2
dato_e[16] => Mux31.IN1
dato_e[17] => Mux14.IN3
dato_e[17] => Mux22.IN2
dato_e[17] => Mux30.IN1
dato_e[18] => Mux13.IN3
dato_e[18] => Mux21.IN2
dato_e[18] => Mux29.IN1
dato_e[19] => Mux12.IN3
dato_e[19] => Mux20.IN2
dato_e[19] => Mux28.IN1
dato_e[20] => Mux11.IN3
dato_e[20] => Mux19.IN2
dato_e[20] => Mux27.IN1
dato_e[21] => Mux10.IN3
dato_e[21] => Mux18.IN2
dato_e[21] => Mux26.IN1
dato_e[22] => Mux9.IN3
dato_e[22] => Mux17.IN2
dato_e[22] => Mux25.IN1
dato_e[23] => Mux8.IN3
dato_e[23] => Mux16.IN2
dato_e[23] => Mux24.IN1
dato_e[24] => Mux7.IN3
dato_e[24] => Mux15.IN2
dato_e[24] => Mux23.IN1
dato_e[24] => Mux31.IN0
dato_e[25] => Mux6.IN3
dato_e[25] => Mux14.IN2
dato_e[25] => Mux22.IN1
dato_e[25] => Mux30.IN0
dato_e[26] => Mux5.IN3
dato_e[26] => Mux13.IN2
dato_e[26] => Mux21.IN1
dato_e[26] => Mux29.IN0
dato_e[27] => Mux4.IN3
dato_e[27] => Mux12.IN2
dato_e[27] => Mux20.IN1
dato_e[27] => Mux28.IN0
dato_e[28] => Mux3.IN3
dato_e[28] => Mux11.IN2
dato_e[28] => Mux19.IN1
dato_e[28] => Mux27.IN0
dato_e[29] => Mux2.IN3
dato_e[29] => Mux10.IN2
dato_e[29] => Mux18.IN1
dato_e[29] => Mux26.IN0
dato_e[30] => Mux1.IN3
dato_e[30] => Mux9.IN2
dato_e[30] => Mux17.IN1
dato_e[30] => Mux25.IN0
dato_e[31] => Mux0.IN3
dato_e[31] => Mux8.IN2
dato_e[31] => Mux16.IN1
dato_e[31] => Mux24.IN0
dato_s[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
dato_s[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
dato_s[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
dato_s[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
dato_s[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
dato_s[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
dato_s[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
dato_s[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dato_s[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
dato_s[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
dato_s[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
dato_s[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
dato_s[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
dato_s[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
dato_s[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
dato_s[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
dato_s[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
dato_s[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
dato_s[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
dato_s[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
dato_s[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
dato_s[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
dato_s[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
dato_s[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
dato_s[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
dato_s[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
dato_s[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
dato_s[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
dato_s[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
dato_s[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
dato_s[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
dato_s[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
fmtl[0] => Mux0.IN5
fmtl[0] => Mux1.IN5
fmtl[0] => Mux2.IN5
fmtl[0] => Mux3.IN5
fmtl[0] => Mux4.IN5
fmtl[0] => Mux5.IN5
fmtl[0] => Mux6.IN5
fmtl[0] => Mux7.IN5
fmtl[0] => Mux8.IN5
fmtl[0] => Mux9.IN5
fmtl[0] => Mux10.IN5
fmtl[0] => Mux11.IN5
fmtl[0] => Mux12.IN5
fmtl[0] => Mux13.IN5
fmtl[0] => Mux14.IN5
fmtl[0] => Mux15.IN5
fmtl[0] => Mux16.IN5
fmtl[0] => Mux17.IN5
fmtl[0] => Mux18.IN5
fmtl[0] => Mux19.IN5
fmtl[0] => Mux20.IN5
fmtl[0] => Mux21.IN5
fmtl[0] => Mux22.IN5
fmtl[0] => Mux23.IN5
fmtl[0] => Mux24.IN5
fmtl[0] => Mux25.IN5
fmtl[0] => Mux26.IN5
fmtl[0] => Mux27.IN5
fmtl[0] => Mux28.IN5
fmtl[0] => Mux29.IN5
fmtl[0] => Mux30.IN5
fmtl[0] => Mux31.IN5
fmtl[1] => Mux0.IN4
fmtl[1] => Mux1.IN4
fmtl[1] => Mux2.IN4
fmtl[1] => Mux3.IN4
fmtl[1] => Mux4.IN4
fmtl[1] => Mux5.IN4
fmtl[1] => Mux6.IN4
fmtl[1] => Mux7.IN4
fmtl[1] => Mux8.IN4
fmtl[1] => Mux9.IN4
fmtl[1] => Mux10.IN4
fmtl[1] => Mux11.IN4
fmtl[1] => Mux12.IN4
fmtl[1] => Mux13.IN4
fmtl[1] => Mux14.IN4
fmtl[1] => Mux15.IN4
fmtl[1] => Mux16.IN4
fmtl[1] => Mux17.IN4
fmtl[1] => Mux18.IN4
fmtl[1] => Mux19.IN4
fmtl[1] => Mux20.IN4
fmtl[1] => Mux21.IN4
fmtl[1] => Mux22.IN4
fmtl[1] => Mux23.IN4
fmtl[1] => Mux24.IN4
fmtl[1] => Mux25.IN4
fmtl[1] => Mux26.IN4
fmtl[1] => Mux27.IN4
fmtl[1] => Mux28.IN4
fmtl[1] => Mux29.IN4
fmtl[1] => Mux30.IN4
fmtl[1] => Mux31.IN4
ext_sig[0] => Mux32.IN9
ext_sig[0] => Mux33.IN9
ext_sig[0] => Mux34.IN9
ext_sig[0] => Mux35.IN9
ext_sig[0] => Mux36.IN9
ext_sig[0] => Mux37.IN9
ext_sig[0] => Mux38.IN9
ext_sig[0] => Mux39.IN9
ext_sig[0] => Mux40.IN9
ext_sig[0] => Mux41.IN9
ext_sig[0] => Mux42.IN9
ext_sig[0] => Mux43.IN9
ext_sig[0] => Mux44.IN9
ext_sig[0] => Mux45.IN9
ext_sig[0] => Mux46.IN9
ext_sig[0] => Mux47.IN9
ext_sig[0] => Mux48.IN9
ext_sig[0] => Mux49.IN9
ext_sig[0] => Mux50.IN9
ext_sig[0] => Mux51.IN9
ext_sig[0] => Mux52.IN9
ext_sig[0] => Mux53.IN9
ext_sig[0] => Mux54.IN9
ext_sig[0] => Mux55.IN9
ext_sig[1] => Mux32.IN8
ext_sig[1] => Mux33.IN8
ext_sig[1] => Mux34.IN8
ext_sig[1] => Mux35.IN8
ext_sig[1] => Mux36.IN8
ext_sig[1] => Mux37.IN8
ext_sig[1] => Mux38.IN8
ext_sig[1] => Mux39.IN8
ext_sig[1] => Mux40.IN8
ext_sig[1] => Mux41.IN8
ext_sig[1] => Mux42.IN8
ext_sig[1] => Mux43.IN8
ext_sig[1] => Mux44.IN8
ext_sig[1] => Mux45.IN8
ext_sig[1] => Mux46.IN8
ext_sig[1] => Mux47.IN8
ext_sig[1] => Mux48.IN8
ext_sig[1] => Mux49.IN8
ext_sig[1] => Mux50.IN8
ext_sig[1] => Mux51.IN8
ext_sig[1] => Mux52.IN8
ext_sig[1] => Mux53.IN8
ext_sig[1] => Mux54.IN8
ext_sig[1] => Mux55.IN8
ext_sig[2] => Mux32.IN7
ext_sig[2] => Mux33.IN7
ext_sig[2] => Mux34.IN7
ext_sig[2] => Mux35.IN7
ext_sig[2] => Mux36.IN7
ext_sig[2] => Mux37.IN7
ext_sig[2] => Mux38.IN7
ext_sig[2] => Mux39.IN7
ext_sig[2] => Mux40.IN7
ext_sig[2] => Mux41.IN7
ext_sig[2] => Mux42.IN7
ext_sig[2] => Mux43.IN7
ext_sig[2] => Mux44.IN7
ext_sig[2] => Mux45.IN7
ext_sig[2] => Mux46.IN7
ext_sig[2] => Mux47.IN7
ext_sig[2] => Mux48.IN7
ext_sig[2] => Mux49.IN7
ext_sig[2] => Mux50.IN7
ext_sig[2] => Mux51.IN7
ext_sig[2] => Mux52.IN7
ext_sig[2] => Mux53.IN7
ext_sig[2] => Mux54.IN7
ext_sig[2] => Mux55.IN7


|ensamblado_procesador|ensambladoUP:UP|etapaF:eF|mux4_32:mEBR
d0[0] => Mux31.IN0
d0[1] => Mux30.IN0
d0[2] => Mux29.IN0
d0[3] => Mux28.IN0
d0[4] => Mux27.IN0
d0[5] => Mux26.IN0
d0[6] => Mux25.IN0
d0[7] => Mux24.IN0
d0[8] => Mux23.IN0
d0[9] => Mux22.IN0
d0[10] => Mux21.IN0
d0[11] => Mux20.IN0
d0[12] => Mux19.IN0
d0[13] => Mux18.IN0
d0[14] => Mux17.IN0
d0[15] => Mux16.IN0
d0[16] => Mux15.IN0
d0[17] => Mux14.IN0
d0[18] => Mux13.IN0
d0[19] => Mux12.IN0
d0[20] => Mux11.IN0
d0[21] => Mux10.IN0
d0[22] => Mux9.IN0
d0[23] => Mux8.IN0
d0[24] => Mux7.IN0
d0[25] => Mux6.IN0
d0[26] => Mux5.IN0
d0[27] => Mux4.IN0
d0[28] => Mux3.IN0
d0[29] => Mux2.IN0
d0[30] => Mux1.IN0
d0[31] => Mux0.IN0
d1[0] => Mux31.IN1
d1[1] => Mux30.IN1
d1[2] => Mux29.IN1
d1[3] => Mux28.IN1
d1[4] => Mux27.IN1
d1[5] => Mux26.IN1
d1[6] => Mux25.IN1
d1[7] => Mux24.IN1
d1[8] => Mux23.IN1
d1[9] => Mux22.IN1
d1[10] => Mux21.IN1
d1[11] => Mux20.IN1
d1[12] => Mux19.IN1
d1[13] => Mux18.IN1
d1[14] => Mux17.IN1
d1[15] => Mux16.IN1
d1[16] => Mux15.IN1
d1[17] => Mux14.IN1
d1[18] => Mux13.IN1
d1[19] => Mux12.IN1
d1[20] => Mux11.IN1
d1[21] => Mux10.IN1
d1[22] => Mux9.IN1
d1[23] => Mux8.IN1
d1[24] => Mux7.IN1
d1[25] => Mux6.IN1
d1[26] => Mux5.IN1
d1[27] => Mux4.IN1
d1[28] => Mux3.IN1
d1[29] => Mux2.IN1
d1[30] => Mux1.IN1
d1[31] => Mux0.IN1
d2[0] => Mux31.IN2
d2[1] => Mux30.IN2
d2[2] => Mux29.IN2
d2[3] => Mux28.IN2
d2[4] => Mux27.IN2
d2[5] => Mux26.IN2
d2[6] => Mux25.IN2
d2[7] => Mux24.IN2
d2[8] => Mux23.IN2
d2[9] => Mux22.IN2
d2[10] => Mux21.IN2
d2[11] => Mux20.IN2
d2[12] => Mux19.IN2
d2[13] => Mux18.IN2
d2[14] => Mux17.IN2
d2[15] => Mux16.IN2
d2[16] => Mux15.IN2
d2[17] => Mux14.IN2
d2[18] => Mux13.IN2
d2[19] => Mux12.IN2
d2[20] => Mux11.IN2
d2[21] => Mux10.IN2
d2[22] => Mux9.IN2
d2[23] => Mux8.IN2
d2[24] => Mux7.IN2
d2[25] => Mux6.IN2
d2[26] => Mux5.IN2
d2[27] => Mux4.IN2
d2[28] => Mux3.IN2
d2[29] => Mux2.IN2
d2[30] => Mux1.IN2
d2[31] => Mux0.IN2
d3[0] => Mux31.IN3
d3[1] => Mux30.IN3
d3[2] => Mux29.IN3
d3[3] => Mux28.IN3
d3[4] => Mux27.IN3
d3[5] => Mux26.IN3
d3[6] => Mux25.IN3
d3[7] => Mux24.IN3
d3[8] => Mux23.IN3
d3[9] => Mux22.IN3
d3[10] => Mux21.IN3
d3[11] => Mux20.IN3
d3[12] => Mux19.IN3
d3[13] => Mux18.IN3
d3[14] => Mux17.IN3
d3[15] => Mux16.IN3
d3[16] => Mux15.IN3
d3[17] => Mux14.IN3
d3[18] => Mux13.IN3
d3[19] => Mux12.IN3
d3[20] => Mux11.IN3
d3[21] => Mux10.IN3
d3[22] => Mux9.IN3
d3[23] => Mux8.IN3
d3[24] => Mux7.IN3
d3[25] => Mux6.IN3
d3[26] => Mux5.IN3
d3[27] => Mux4.IN3
d3[28] => Mux3.IN3
d3[29] => Mux2.IN3
d3[30] => Mux1.IN3
d3[31] => Mux0.IN3
SEL[0] => Mux0.IN5
SEL[0] => Mux1.IN5
SEL[0] => Mux2.IN5
SEL[0] => Mux3.IN5
SEL[0] => Mux4.IN5
SEL[0] => Mux5.IN5
SEL[0] => Mux6.IN5
SEL[0] => Mux7.IN5
SEL[0] => Mux8.IN5
SEL[0] => Mux9.IN5
SEL[0] => Mux10.IN5
SEL[0] => Mux11.IN5
SEL[0] => Mux12.IN5
SEL[0] => Mux13.IN5
SEL[0] => Mux14.IN5
SEL[0] => Mux15.IN5
SEL[0] => Mux16.IN5
SEL[0] => Mux17.IN5
SEL[0] => Mux18.IN5
SEL[0] => Mux19.IN5
SEL[0] => Mux20.IN5
SEL[0] => Mux21.IN5
SEL[0] => Mux22.IN5
SEL[0] => Mux23.IN5
SEL[0] => Mux24.IN5
SEL[0] => Mux25.IN5
SEL[0] => Mux26.IN5
SEL[0] => Mux27.IN5
SEL[0] => Mux28.IN5
SEL[0] => Mux29.IN5
SEL[0] => Mux30.IN5
SEL[0] => Mux31.IN5
SEL[1] => Mux0.IN4
SEL[1] => Mux1.IN4
SEL[1] => Mux2.IN4
SEL[1] => Mux3.IN4
SEL[1] => Mux4.IN4
SEL[1] => Mux5.IN4
SEL[1] => Mux6.IN4
SEL[1] => Mux7.IN4
SEL[1] => Mux8.IN4
SEL[1] => Mux9.IN4
SEL[1] => Mux10.IN4
SEL[1] => Mux11.IN4
SEL[1] => Mux12.IN4
SEL[1] => Mux13.IN4
SEL[1] => Mux14.IN4
SEL[1] => Mux15.IN4
SEL[1] => Mux16.IN4
SEL[1] => Mux17.IN4
SEL[1] => Mux18.IN4
SEL[1] => Mux19.IN4
SEL[1] => Mux20.IN4
SEL[1] => Mux21.IN4
SEL[1] => Mux22.IN4
SEL[1] => Mux23.IN4
SEL[1] => Mux24.IN4
SEL[1] => Mux25.IN4
SEL[1] => Mux26.IN4
SEL[1] => Mux27.IN4
SEL[1] => Mux28.IN4
SEL[1] => Mux29.IN4
SEL[1] => Mux30.IN4
SEL[1] => Mux31.IN4
s[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


