

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Unregistered Fields</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="IDesignSpec">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Unregistered Fields">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Unregistered Fields" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="UnregisteredFields"
		  data-hnd-context="75"
		  data-hnd-title="Unregistered Fields"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="Customcodeoutput.html">Custom code output</a></li><li><a href="SpecificationCreation.html">Specification Creation</a></li><li><a href="Registers.html">Registers</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="Registers.html" title="Registers" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="Commonbusformultipleexternalcomp.html" title="Common bus for multiple external components" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="Settingreservedbits.html" title="Setting reserved bits" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Unregistered Fields</h2>

            <div class="main-content">
                
<p class="rvps2"><span class="rvts14">Often designers require hardware status bits to be accessed by Software without being registered inside the IDS generated block. This functionality can be achieved by adding a property </span><span class="rvts15">{registered=false} </span><span class="rvts14">to the field . The default value of this property is "true". Following diagram shows how this property is interpreted and appropriate RTL structure is generated by IDS.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">This property can also be added to the register. In this case, no internal register is implemented.</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts454"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem770.png"></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts35">Hardware generated with unregistered field using IDS</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Depending on the access of the software and hardware, any bits of a register can be accessed from software side without being registered inside the IDS.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Ex: If a register Reg1 has field F2 with accesses as </span><span class="rvts34">sw=rw and hw=rw</span></p>
<p class="rvps2"><span class="rvts14">RTL will be: &nbsp;</span></p>
<p class="rvps2"><span class="rvts370">assign Reg1_F2_q &nbsp;= &nbsp;Reg1_F2_in_enb ? Reg1_F2_in : (Reg1_wr_valid ? wr_data[15:8] : Reg1_F2_in)&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">The hardware has the highest priority over the software. But it can be customized by using the property </span><span class="rvts15">“rtl.precedence”</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Sometimes designers have registers and fields with property </span><span class="rvts15">{registered =false}</span><span class="rvts14"> and requires the fields to be cleared, set or toggled while reading, writing or both. In such cases, </span><span class="rvts19">additional ports are generated</span><span class="rvts20"> </span><span class="rvts19">rd_valid_out and wr_valid_out. These can be used for any trigger in the application logic.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<div class="rvps143">
<table style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 200px;">
   <p class="rvps3"><span class="rvts31">Software</span><span class="rvts35">&nbsp;Access</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 299px;">
   <p class="rvps3"><span class="rvts15">Output Signals</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 260px;">
   <p class="rvps3"><span class="rvts15">Description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 200px;">
   <p class="rvps3"><span class="rvts14">rc , rs</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 299px;">
   <p class="rvps3"><span class="rvts14"><br/></span></p>
   <p class="rvps3"><span class="rvts14">&lt;regname&gt;_&lt;field_name&gt;_rd_valid_out</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 260px;">
   <p class="rvps3"><span class="rvts14"><br/></span></p>
   <p class="rvps3"><span class="rvts14">When this signal is high,it indicates that the field is read and now it can be set &nbsp;or clear</span></p>
   <p class="rvps3"><span class="rvts14">&nbsp;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 200px;">
   <p class="rvps3"><span class="rvts14">ws, wc, w0t, w0c, w0s, w1s, w1t, w1c,</span></p>
   <p class="rvps3"><span class="rvts14">r/wc, r/w0s, r/w1s, r/w1c, r/w0c,</span></p>
   <p class="rvps3"><span class="rvts14">r/wc, r/ws, r/w1t, r/w0t</span></p>
   <p class="rvps3"><span class="rvts14"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 299px;">
   <p class="rvps3"><span class="rvts14"><br/></span></p>
   <p class="rvps3"><span class="rvts14"><br/></span></p>
   <p class="rvps3"><span class="rvts14">&lt;regname&gt;_&lt;field_name&gt;_wr_valid_out</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 260px;">
   <p class="rvps3"><span class="rvts14"><br/></span></p>
   <p class="rvps3"><span class="rvts14"><br/></span></p>
   <p class="rvps3"><span class="rvts14">When this signal is high, it indicates that the field is written and now it can be set, clear or toggle</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 200px;">
   <p class="rvps3"><span class="rvts14">wcrs, w0crs, w0src, w1src, wsrc, w1crs</span></p>
   <p class="rvps3"><span class="rvts14"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 299px;">
   <p class="rvps3"><span class="rvts14">&lt;regname&gt;_&lt;field_name&gt;_rd_valid_out,</span></p>
   <p class="rvps3"><span class="rvts14">&lt;regname&gt;_&lt;field_name&gt;_wr_valid_out</span></p>
   <p class="rvps3"><span class="rvts14"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 260px;">
   <p class="rvps3"><span class="rvts14"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 200px;">
   <p class="rvps3"><span class="rvts14">rw, ro, wo</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 299px;">
   <p class="rvps3"><span class="rvts14">na</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 260px;">
   <p class="rvps3"><span class="rvts14">na</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">For backward compatibility: </span><span class="rvts14">sw access of a register should be read only and hardware can be wo/na.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Ex: if a register Reg2 with field F2 has accesses as sw=ro and hw=wo/na</span></p>
<p class="rvps2"><span class="rvts14">RTL will be:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts370">assign Reg2_F2_q &nbsp;= &nbsp;Reg2_F2_in ;</span></p>
<p class="rvps2"><span class="rvts455"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Notes:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts14">1. An external RegGroup/Section cannot have an internal register or internal RegGroup. However, an internal RegGroup can have an external register or external RegGroup.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Known Issues:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts14">1. Even when a register is entirely Write-Only, a path (rd_data) through the Read-back MUX is generated (only for Verilog RTL) and value '0' is assigned to it.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><a name="registered=false:nomux"></a><span class="rvts27"><br/></span></p>
<p class="rvps2"><span class="rvts27">registered = false:nomux</span><span class="rvts18">(Supported from v6.8.10.0)</span></p>
<p class="rvps2"><span class="rvts27"><br/></span></p>
<p class="rvps12"><span class="rvts36">In 6.0 version of IDS when using property </span><span class="rvts31">{registered = false}</span><span class="rvts36">, an input enable signal gets generated. This enable signal creates a combinational feedback loop.&nbsp;</span></p>
<p class="rvps12"><span class="rvts36"><br/></span></p>
<p class="rvps12"><span class="rvts36">When using property&nbsp;</span><span class="rvts31">{registered = false:nomux},</span><span class="rvts36"> enable&nbsp;signal is removed to get rid of feedback loop. This avoIDS timing issues and simpler logic in IDesignSpec™ version 6.8.10.0. With the use of ‘registered=false:nomux’ property, the mux which was earlier generated inside the IDS block, now will act as an external to the block.</span></p>
<p class="rvps12"><span class="rvts36"><br/></span></p>
<p class="rvps12"><span class="rvts27">Examples:</span></p>
<p class="rvps12"><span class="rvts27"><br/></span></p>
<p class="rvps12"><span class="rvts27">IDS-Word</span></p>
<p class="rvps12"><span class="rvts31"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 719px; height : 767px; padding : 1px;" src="lib/NewItem4362.png"></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts16">IDS-Excel</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem4363.png"></p>
<p class="rvps3"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts16">SystemRDL</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">`ifndef IDS_UDP</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; property registered {type =string; component = reg | field ; };</span></p>
   <p class="rvps2"><span class="rvts356">`endif</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">addrmap Block1 {</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">name &nbsp;= "Block1 Address Map";</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">addrmap Reg_group1 {</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">name &nbsp;= "Reg_group1 Address Map";</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">reg Reg1 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">registered = "false:nomux" ;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">field {</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">registered = "false:nomux" ;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">hw = rw;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">sw = rw;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">onread=r;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">onwrite=w;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">} Fld1[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">};</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">reg Reg2 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">field {</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">hw = rw;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">sw = rw;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">onread=r;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">onwrite=w;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">} Fld1[31:0] = 32'h01;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">};</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">external Reg1 Reg1 @0x0;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">Reg2 Reg2 @0x4;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">};</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">reg Reg3 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">registered = "false:nomux" ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">regwidth = 8;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">field {</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">registered = "false:nomux" ;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">hw = rw;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">sw = rw;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">onread = r;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">onwrite = wzt;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">} Fld1[7:0] = 8'h0;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">};</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">Reg_group1 &nbsp;Reg_group1 @0x0;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">Reg3 Reg3 @0x8;</span></p>
   <p class="rvps2"><span class="rvts356">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts27">Generated Verilog code</span></p>
<p class="rvps2"><span class="rvts27"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">module chip1_IDS(</span></p>
   <p class="rvps2"><span class="rvts356">block1_IDSreg3_enb,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; block1_IDSreg3_fld_in,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; block1_IDSreg3_fld_r,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; block1_IDSreg3_fld_wr_valid_out,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; block1_IDSreggroup1_reg1_enb,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; block1_IDSreggroup1_reg1_fld_in,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; block1_IDSreggroup1_reg1_fld_r,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; block1_IDSreggroup1_reg1_fld_wr_valid_out,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; block1_IDSreggroup1_reg2_enb,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; block1_IDSreggroup1_reg2_fld_in,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; block1_IDSreggroup1_reg2_fld_r,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; block1_IDSaddress_out,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; block1_IDSwr_data_out,</span></p>
   <p class="rvps2"><span class="rvts356">…..);</span></p>
   <p class="rvps2"><span class="rvts356">…</span></p>
   <p class="rvps2"><span class="rvts356">endmodule</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">module block1_IDS(// REGISTER : REG3 PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg3_enb,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg3_fld_in,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg3_fld_wr_valid_out,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg3_fld_r,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // REGISTER : REG1 PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reggroup1_reg1_enb,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reggroup1_reg1_fld_in,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reggroup1_reg1_fld_wr_valid_out,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reggroup1_reg1_fld_r,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // REGISTER : REG2 PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reggroup1_reg2_enb,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reggroup1_reg2_fld_in,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reggroup1_reg2_fld_r,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; address_out,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wr_data_out,</span></p>
   <p class="rvps2"><span class="rvts356">………);</span></p>
   <p class="rvps2"><span class="rvts356">………</span></p>
   <p class="rvps2"><span class="rvts356">// HW OUTPUT READ DATA FOR EACH FIELD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign reg3_fld_r &nbsp;= &nbsp;reg3_fld_q ; &nbsp; &nbsp;// Field : FLD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign reg3_fld_q &nbsp;= reg3_fld_in ; &nbsp; &nbsp;// Field : FLD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign reg3_fld_wr_valid_out &nbsp;= reg3_wr_valid;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;………</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; // HW OUTPUT READ DATA FOR EACH FIELD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign reggroup1_reg1_fld_r = &nbsp;reggroup1_reg1_fld_q; &nbsp; &nbsp;// Field : FLD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign reggroup1_reg1_fld_q = reggroup1_reg1_fld_in; &nbsp; &nbsp;// Field : FLD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign reggroup1_reg1_fld_wr_valid_out = reggroup1_reg1_wr_valid;</span></p>
   <p class="rvps2"><span class="rvts356">………</span></p>
   <p class="rvps2"><span class="rvts356">// HW OUTPUT READ DATA FOR EACH FIELD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign reggroup1_reg2_fld_r = &nbsp;reggroup1_reg2_fld_q; &nbsp; &nbsp;// Field : FLD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign reggroup1_reg2_fld_q = reggroup1_reg2_fld_in; &nbsp; &nbsp;// Field : FLD</span></p>
   <p class="rvps2"><span class="rvts356">……</span></p>
   <p class="rvps2"><span class="rvts356">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Note:</span></p>
<p class="rvps167"><span class="rvts34">_enb is an output from the memory map and pulses high when SW writes to the register. in_enb signals are inputs and *those* are for writing from hardware.</span><br/><span class="rvts34">The example above generates the following ports in the IDS memory map under 6.0:</span><br/><span class="rvts370">output &nbsp; block1_IDSreg3_enb;</span></p>
<p class="rvps167"><span class="rvts370">input &nbsp;[31 : 0] block1_IDSreg3_fld_in</span></p>
<p class="rvps167"><span class="rvts370">output [31 : 0] block1_IDSreg3_fld_r;</span></p>
<p class="rvps167"><span class="rvts370">&nbsp;input&nbsp; block1_IDSreg3_fld _in_enb,</span></p>
<p class="rvps2"><span class="rvts34">Under 6.8.10, the following signal is removed:</span></p>
<p class="rvps2"><span class="rvts34"></span><br/><span class="rvts151">&nbsp; </span><span class="rvts456">&nbsp;</span><span class="rvts370">input&nbsp; block1_IDSreg3_fld_in_enb</span><span class="rvts456">,</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><a name="register_retain"></a><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts27">registered = false:retain</span></p>
<p class="rvps2"><span class="rvts27"><br/></span></p>
<p class="rvps2"><span class="rvts34">In IDesignSpec, the value of the unregistered fields can be retained using ‘retain’ argument in the existing “registered” property as </span><span class="rvts35">{registered=false:retain}</span><span class="rvts34">. Using this, an input enable signal (*_enb) is generated with the input hardware signal (*_in). This property generates a combination feedback loop with retain logic.</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts35">Examples:</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-Word</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem4366.png"></p>
<p class="rvps3"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-Excel</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem4365.png"></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps168"><span class="rvts35">SystemRDL</span></p>
<div class="rvps168">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps12"><span class="rvts370">`ifndef IDS_UDP</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; &nbsp; property registered {type =string; component = reg | field ; };</span></p>
   <p class="rvps12"><span class="rvts370">`endif</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps12"><span class="rvts370">addrmap Block1 {</span></p>
   <p class="rvps12"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">name &nbsp;= "Block1 Address Map";</span></p>
   <p class="rvps12"><span class="rvts370"><br/></span></p>
   <p class="rvps12"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">reg Reg1 {&nbsp;</span></p>
   <p class="rvps12"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">regwidth = 32;</span></p>
   <p class="rvps12"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">field {</span></p>
   <p class="rvps12"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts373">registered = "false:retain" ;</span></p>
   <p class="rvps12"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">hw = rw;</span></p>
   <p class="rvps12"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">sw = rw;</span></p>
   <p class="rvps12"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">onread=r;</span></p>
   <p class="rvps12"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">onwrite=w;</span></p>
   <p class="rvps12"><span class="rvts370"><br/></span></p>
   <p class="rvps12"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">} Fld1[6:0] = 7'h0;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">field {</span></p>
   <p class="rvps12"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts373">registered = "false:retain" ;</span></p>
   <p class="rvps12"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">hw = rw;</span></p>
   <p class="rvps12"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">sw = rw;</span></p>
   <p class="rvps12"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">onread=r;</span></p>
   <p class="rvps12"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">onwrite=w;</span></p>
   <p class="rvps12"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">} Fld2[31:7] = 25'h0;</span></p>
   <p class="rvps12"><span class="rvts370"><br/></span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; };</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; Reg1 Reg1 @0x0;</span></p>
   <p class="rvps12"><span class="rvts370"><br/></span></p>
   <p class="rvps12"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps168"><span class="rvts35">Generated Verilog output</span></p>
<div class="rvps168">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps168"><span class="rvts370">. . .</span></p>
   <p class="rvps168"><span class="rvts373">assign Reg1_Fld1_q &nbsp;= Reg1_Fld1_in_enb ? Reg1_Fld1_in : Reg1_wr_valid ? ( wr_data [6 : 0] &nbsp;&amp; &nbsp;reg_enb [6 : 0] | (Reg1_Fld1_in &amp; &nbsp;(~reg_enb [6 : 0] ))): Reg1_Fld1_in; //retain input value for h/w side write</span></p>
   <p class="rvps168"><span class="rvts373">assign Reg1_Fld1_r = Reg1_Fld1_q; // Field : FLD1</span></p>
   <p class="rvps168"><span class="rvts370">. . .</span></p>
   <p class="rvps168"><span class="rvts373">ssign Reg1_Fld2_q &nbsp;= Reg1_Fld2_in_enb ? Reg1_Fld2_in : Reg1_wr_valid ? ( wr_data [31 : 7] &nbsp;&amp; &nbsp;reg_enb [31 : 7] | (Reg1_Fld2_in &amp; &nbsp;(~reg_enb [31 : 7] ))): Reg1_Fld2_in; //retain input value for h/w side write</span></p>
   <p class="rvps168"><span class="rvts373">assign Reg1_Fld2_r = Reg1_Fld2_q; // Field : FLD2</span></p>
   <p class="rvps168"><span class="rvts373">assign Reg1_rd_data &nbsp;= Reg1_rd_valid ? {Reg1_Fld2_q, Reg1_Fld1_q} : 32'd0;</span></p>
   <p class="rvps168"><span class="rvts369">...</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps168"><span class="rvts126">Reg</span><a name="RegWidth_enh"></a><span class="rvts126">Width greater than Bus Width with registered=false</span></p>
<p class="rvps169"><a name="horizon_rtl_bug_fix"></a><span class="rvts370"><br/></span></p>
<p class="rvps35"><span class="rvts35">Examples:</span></p>
<p class="rvps35"><span class="rvts34">In below examples, assume register width as 32 bits and bus width as 8</span></p>
<p class="rvps35"><span class="rvts393">Example</span><span class="rvts34">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/registered/registered.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/registered/registered.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/registered/registered.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/registered/registered.rdl">SystemRDL</a></p>
<p class="rvps35"><span class="rvts35">IDS-NG Register View:</span></p>
<p class="rvps169"><img alt="" style="width : 767px; height : 208px; padding : 1px;" src="lib/NewItem5016.png"></p>
<p class="rvps35"><span class="rvts386">IDS-NG</span><span class="rvts35"> Spreadsheet View</span><span class="rvts386">:</span></p>
<p class="rvps169"><span class="rvts386"> &nbsp; &nbsp; &nbsp; &nbsp;</span><img alt="" style="width : 814px; height : 132px; padding : 1px;" src="lib/NewItem5017.png"></p>
<p class="rvps35"><span class="rvts386">SystemRDL</span></p>
<div class="rvps35">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps35"><span class="rvts387">`ifndef IDS_UDP</span></p>
   <p class="rvps35"><span class="rvts387">&nbsp; &nbsp; property registered {type =string; component = reg | field ; };</span></p>
   <p class="rvps35"><span class="rvts387">`endif</span></p>
   <p class="rvps35"><span class="rvts387">&nbsp;</span></p>
   <p class="rvps35"><span class="rvts387">addrmap Block1 {</span></p>
   <p class="rvps35"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">name &nbsp;= "Block1 Address Map";</span></p>
   <p class="rvps170"><span class="rvts387">reg reg1 {&nbsp;</span></p>
   <p class="rvps35"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts388">registered = "false" ;</span></p>
   <p class="rvps35"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">regwidth = 32;</span></p>
   <p class="rvps35"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">field {</span></p>
   <p class="rvps35"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">registered = "false" ;</span></p>
   <p class="rvps35"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">hw = rw;</span></p>
   <p class="rvps35"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">sw = rw;</span></p>
   <p class="rvps35"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">onread=r;</span></p>
   <p class="rvps35"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">onwrite=w;</span></p>
   <p class="rvps35"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">} Fld1[31:0] = 32'h0;</span></p>
   <p class="rvps35"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">};</span></p>
   <p class="rvps35"><span class="rvts387">&nbsp;</span></p>
   <p class="rvps35"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">reg1 reg1 @0x0;</span></p>
   <p class="rvps35"><span class="rvts387">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps35"><span class="rvts386">IDS-Batch Command line:</span><span class="rvts60">&nbsp;</span></p>
<p class="rvps35"><span class="rvts60"><br/></span></p>
<div class="rvps35">
<table width="100%" cellpadding="10" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps35"><span class="rvts60">IDS-Batch &lt;input_file&gt;.rdl -out "verilog" -bus &lt;specify_bus&gt; -bus_width &lt;specify bus_width less than register_width&gt;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps35"><span class="rvts386">Generated Verilog Code:</span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps12"><span class="rvts370">/**</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;.</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;.</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;// REGISTER &nbsp;: REG1 SIGNALS</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; wire reg1_decode0; &nbsp; &nbsp; &nbsp; &nbsp;// Write Decode</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; wire reg1_decode1; &nbsp; &nbsp; &nbsp; &nbsp;// Write Decode</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; wire reg1_decode2; &nbsp; &nbsp; &nbsp; &nbsp;// Write Decode</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; wire reg1_decode3; &nbsp; &nbsp; &nbsp; &nbsp;// Write Decode</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; wire reg1_wr_valid0; &nbsp; &nbsp; &nbsp; &nbsp;// Write Valid</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; wire reg1_wr_valid1; &nbsp; &nbsp; &nbsp; &nbsp;// Write Valid</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; wire reg1_wr_valid2; &nbsp; &nbsp; &nbsp; &nbsp;// Write Valid</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; wire reg1_wr_valid3; &nbsp; &nbsp; &nbsp; &nbsp;// Write Valid</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;.</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;.</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;.&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign reg1_Fld1_q = reg1_Fld1_in_enb ? reg1_Fld1_in : </span><span class="rvts373">(reg1_wr_valid0 ? wr_data[7:0]: reg1_Fld1_in)</span><span class="rvts370">;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign reg1_Fld1_q = reg1_Fld1_in_enb ? reg1_Fld1_in : </span><span class="rvts373">(reg1_wr_valid1 ? wr_data[7:0]: reg1_Fld1_in)</span><span class="rvts370">;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign reg1_Fld1_q = reg1_Fld1_in_enb ? reg1_Fld1_in : </span><span class="rvts373">(reg1_wr_valid2 ? wr_data[7:0]: reg1_Fld1_in)</span><span class="rvts370">;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign reg1_Fld1_q = reg1_Fld1_in_enb ? reg1_Fld1_in : </span><span class="rvts373">(reg1_wr_valid3 ? wr_data[7:0]: reg1_Fld1_in)</span><span class="rvts370">;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign reg1_Fld1_r = reg1_Fld1_q; // Field : FLD1</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign reg1_rd_data0 = reg1_rd_valid0 ? {reg1_Fld1_q[7:0]} : 8'b0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign reg1_rd_data1 = reg1_rd_valid1 ? {reg1_Fld1_q[15:8]} : 8'b0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign reg1_rd_data2 = reg1_rd_valid2 ? {reg1_Fld1_q[23:16]} : 8'b0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign reg1_rd_data3 = reg1_rd_valid3 ? {reg1_Fld1_q[31:24]} : 8'b0;</span></p>
  </td>
 </tr>
</table>
</div>
<p></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/step-by-step-guides/how-to-convert-a-hlp-winhelp-help-file-to-a-chm-html-help-help-file/">Modernize your help files with HelpNDoc's WinHelp HLP to CHM conversion tool</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

