#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May  3 21:28:58 2021
# Process ID: 13460
# Current directory: C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.runs/synth_1/top.vds
# Journal file: C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.355 ; gain = 0.000
Command: synth_design -top top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6904
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1015.355 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/top.vhd:56]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_4digits' [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:36]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/clock_enable.vhd:28]
	Parameter g_MAX bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/clock_enable.vhd:28]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/hex_7seg.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (2#1) [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/hex_7seg.vhd:31]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/cnt_up_down.vhd:35]
WARNING: [Synth 8-614] signal 'buff2' is read in the process but is not in the sensitivity list [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:98]
WARNING: [Synth 8-614] signal 'buff' is read in the process but is not in the sensitivity list [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:98]
WARNING: [Synth 8-614] signal 'thousands' is read in the process but is not in the sensitivity list [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:98]
WARNING: [Synth 8-614] signal 'hundreds' is read in the process but is not in the sensitivity list [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:98]
WARNING: [Synth 8-614] signal 'decimals' is read in the process but is not in the sensitivity list [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:98]
WARNING: [Synth 8-614] signal 'ones' is read in the process but is not in the sensitivity list [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:98]
WARNING: [Synth 8-614] signal 's_data3_i' is read in the process but is not in the sensitivity list [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:145]
WARNING: [Synth 8-614] signal 's_data2_i' is read in the process but is not in the sensitivity list [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:145]
WARNING: [Synth 8-614] signal 's_data1_i' is read in the process but is not in the sensitivity list [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:145]
WARNING: [Synth 8-614] signal 's_data0_i' is read in the process but is not in the sensitivity list [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_4digits' (4#1) [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:36]
INFO: [Synth 8-638] synthesizing module 'hall' [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/hall.vhd:47]
INFO: [Synth 8-638] synthesizing module 'time_enable' [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/time_counter.vhd:31]
WARNING: [Synth 8-614] signal 'timing' is read in the process but is not in the sensitivity list [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/time_counter.vhd:43]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/time_counter.vhd:43]
WARNING: [Synth 8-614] signal 's_runtime' is read in the process but is not in the sensitivity list [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/time_counter.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'time_enable' (5#1) [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/time_counter.vhd:31]
WARNING: [Synth 8-614] signal 's_reset' is read in the process but is not in the sensitivity list [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/hall.vhd:77]
WARNING: [Synth 8-614] signal 'hall_sensor' is read in the process but is not in the sensitivity list [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/hall.vhd:77]
WARNING: [Synth 8-614] signal 'reset_BTN' is read in the process but is not in the sensitivity list [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/hall.vhd:96]
INFO: [Synth 8-226] default block is never used [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/hall.vhd:122]
WARNING: [Synth 8-614] signal 'mode_BTN' is read in the process but is not in the sensitivity list [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/hall.vhd:115]
WARNING: [Synth 8-614] signal 's_mode' is read in the process but is not in the sensitivity list [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/hall.vhd:115]
WARNING: [Synth 8-614] signal 'speed' is read in the process but is not in the sensitivity list [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/hall.vhd:115]
WARNING: [Synth 8-614] signal 'distance' is read in the process but is not in the sensitivity list [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/hall.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'hall' (6#1) [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/hall.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/top.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1015.355 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1015.355 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1015.355 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1015.355 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/constrs_1/new/arty-a7-35.xdc]
WARNING: [Vivado 12-507] No nets matched 'btn_IBUF[0]'. [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/constrs_1/new/arty-a7-35.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/constrs_1/new/arty-a7-35.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'hall_IBUF'. [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/constrs_1/new/arty-a7-35.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/constrs_1/new/arty-a7-35.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/constrs_1/new/arty-a7-35.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/constrs_1/new/arty-a7-35.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1069.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1069.922 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 1069.922 ; gain = 54.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 1069.922 ; gain = 54.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 1069.922 ; gain = 54.566
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 's_data0_i_reg' [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:126]
WARNING: [Synth 8-327] inferring latch for variable 's_data1_i_reg' [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:125]
WARNING: [Synth 8-327] inferring latch for variable 's_data2_i_reg' [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:124]
WARNING: [Synth 8-327] inferring latch for variable 's_data3_i_reg' [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:123]
WARNING: [Synth 8-327] inferring latch for variable 'ones_reg' [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:116]
WARNING: [Synth 8-327] inferring latch for variable 'buff_reg' [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:102]
WARNING: [Synth 8-327] inferring latch for variable 'decimals_reg' [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:113]
WARNING: [Synth 8-327] inferring latch for variable 'hundreds_reg' [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:110]
WARNING: [Synth 8-327] inferring latch for variable 'thousands_reg' [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:107]
WARNING: [Synth 8-327] inferring latch for variable 'buff2_reg' [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/driver_7seg_4digits.vhd:100]
WARNING: [Synth 8-327] inferring latch for variable 's_runtime_reg' [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/time_counter.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'timing_reg' [C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.srcs/sources_1/new/time_counter.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1069.922 ; gain = 54.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 13    
	   2 Input   31 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	              11x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   2 Input   31 Bit        Muxes := 3     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 1069.922 ; gain = 54.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:14 . Memory (MB): peak = 1069.922 ; gain = 54.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 1069.922 ; gain = 54.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 1069.922 ; gain = 54.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 1076.785 ; gain = 61.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 1076.785 ; gain = 61.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 1076.785 ; gain = 61.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 1076.785 ; gain = 61.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 1076.785 ; gain = 61.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 1076.785 ; gain = 61.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     6|
|2     |CARRY4 |    76|
|3     |LUT1   |    17|
|4     |LUT2   |    60|
|5     |LUT3   |    43|
|6     |LUT4   |    33|
|7     |LUT5   |    13|
|8     |LUT6   |    48|
|9     |FDRE   |    36|
|10    |LD     |    57|
|11    |LDC    |    88|
|12    |IBUF   |     4|
|13    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 1076.785 ; gain = 61.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:23 . Memory (MB): peak = 1076.785 ; gain = 6.863
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:31 . Memory (MB): peak = 1076.785 ; gain = 61.430
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1088.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 221 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1088.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 145 instances were transformed.
  LD => LDCE: 57 instances
  LDC => LDCE: 88 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 34 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:55 . Memory (MB): peak = 1088.844 ; gain = 73.488
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/jofad/Documents/GitHub/VS Code/Digital-electronics-1/Labs/project/hall_sensor/hall_sensor.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  3 21:31:09 2021...
