-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (lin64) Build 2576071 Mon Jun 24 23:19:52 MDT 2019
-- Date        : Wed Jun 26 22:07:56 2019
-- Host        : xsjl24573 running 64-bit CentOS Linux release 7.5.1804 (Core)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pfm_top_CuDmaController_0_0_sim_netlist.vhdl
-- Design      : pfm_top_CuDmaController_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcu250-figd2104-2L-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_buffer__parameterized0\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    dout_valid_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_CQDma_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CQDma_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg_1 : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \pout_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_buffer__parameterized0\ : entity is "CuDmaController_CQDma_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_2\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_2\ : STD_LOGIC;
  signal dout_valid_i_1_n_2 : STD_LOGIC;
  signal empty_n_i_1_n_2 : STD_LOGIC;
  signal empty_n_i_2_n_2 : STD_LOGIC;
  signal empty_n_i_3_n_2 : STD_LOGIC;
  signal empty_n_reg_n_2 : STD_LOGIC;
  signal full_n_i_1_n_2 : STD_LOGIC;
  signal \full_n_i_2__1_n_2\ : STD_LOGIC;
  signal \full_n_i_3__0_n_2\ : STD_LOGIC;
  signal full_n_i_4_n_2 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal mem_reg_i_10_n_2 : STD_LOGIC;
  signal \mem_reg_i_8__0_n_2\ : STD_LOGIC;
  signal mem_reg_i_9_n_2 : STD_LOGIC;
  signal mem_reg_n_70 : STD_LOGIC;
  signal mem_reg_n_71 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \q_tmp_reg_n_2_[0]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[10]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[11]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[12]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[13]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[14]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[15]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[16]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[17]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[18]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[19]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[1]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[20]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[21]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[22]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[23]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[24]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[25]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[26]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[27]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[28]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[29]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[2]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[30]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[31]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[34]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[3]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[4]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[5]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[6]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[7]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[8]\ : STD_LOGIC;
  signal \q_tmp_reg_n_2_[9]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_2_[7]\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_reg_n_2 : STD_LOGIC;
  signal \usedw[0]_i_1_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_10_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_3_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_4_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_5_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_6_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_7_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_8_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_9_n_2\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_15\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_16\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_17\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_2\ : STD_LOGIC;
  signal NLW_mem_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_usedw_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_usedw_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.rdata_valid_t_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of empty_n_i_2 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \full_n_i_3__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of full_n_i_4 : label is "soft_lutpair3";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of mem_reg_i_5 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of mem_reg_i_6 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \mem_reg_i_8__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \pout[3]_i_4\ : label is "soft_lutpair2";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \waddr[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair22";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
  beat_valid <= \^beat_valid\;
  full_n_reg_0 <= \^full_n_reg_0\;
\bus_equal_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_ack_t,
      I2 => dout_valid_reg_1,
      O => dout_valid_reg_0
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[0]\,
      I1 => q_buf(0),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[0]_i_1_n_2\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[10]\,
      I1 => q_buf(10),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[10]_i_1_n_2\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[11]\,
      I1 => q_buf(11),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[11]_i_1_n_2\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[12]\,
      I1 => q_buf(12),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[12]_i_1_n_2\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[13]\,
      I1 => q_buf(13),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[13]_i_1_n_2\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[14]\,
      I1 => q_buf(14),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[14]_i_1_n_2\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[15]\,
      I1 => q_buf(15),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[15]_i_1_n_2\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[16]\,
      I1 => q_buf(16),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[16]_i_1_n_2\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[17]\,
      I1 => q_buf(17),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[17]_i_1_n_2\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[18]\,
      I1 => q_buf(18),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[18]_i_1_n_2\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[19]\,
      I1 => q_buf(19),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[19]_i_1_n_2\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[1]\,
      I1 => q_buf(1),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[1]_i_1_n_2\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[20]\,
      I1 => q_buf(20),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[20]_i_1_n_2\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[21]\,
      I1 => q_buf(21),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[21]_i_1_n_2\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[22]\,
      I1 => q_buf(22),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[22]_i_1_n_2\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[23]\,
      I1 => q_buf(23),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[23]_i_1_n_2\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[24]\,
      I1 => q_buf(24),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[24]_i_1_n_2\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[25]\,
      I1 => q_buf(25),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[25]_i_1_n_2\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[26]\,
      I1 => q_buf(26),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[26]_i_1_n_2\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[27]\,
      I1 => q_buf(27),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[27]_i_1_n_2\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[28]\,
      I1 => q_buf(28),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[28]_i_1_n_2\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[29]\,
      I1 => q_buf(29),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[29]_i_1_n_2\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[2]\,
      I1 => q_buf(2),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[2]_i_1_n_2\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[30]\,
      I1 => q_buf(30),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[30]_i_1_n_2\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[31]\,
      I1 => q_buf(31),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[31]_i_1_n_2\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[34]\,
      I1 => q_buf(34),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[34]_i_2_n_2\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[3]\,
      I1 => q_buf(3),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[3]_i_1_n_2\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[4]\,
      I1 => q_buf(4),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[4]_i_1_n_2\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[5]\,
      I1 => q_buf(5),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[5]_i_1_n_2\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[6]\,
      I1 => q_buf(6),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[6]_i_1_n_2\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[7]\,
      I1 => q_buf(7),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[7]_i_1_n_2\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[8]\,
      I1 => q_buf(8),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[8]_i_1_n_2\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_2_[9]\,
      I1 => q_buf(9),
      I2 => show_ahead_reg_n_2,
      O => \dout_buf[9]_i_1_n_2\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_2\,
      Q => \^q\(0),
      R => SR(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_2\,
      Q => \^q\(10),
      R => SR(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_2\,
      Q => \^q\(11),
      R => SR(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_2\,
      Q => \^q\(12),
      R => SR(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_2\,
      Q => \^q\(13),
      R => SR(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_2\,
      Q => \^q\(14),
      R => SR(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_2\,
      Q => \^q\(15),
      R => SR(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_2\,
      Q => \^q\(16),
      R => SR(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_2\,
      Q => \^q\(17),
      R => SR(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_2\,
      Q => \^q\(18),
      R => SR(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_2\,
      Q => \^q\(19),
      R => SR(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_2\,
      Q => \^q\(1),
      R => SR(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_2\,
      Q => \^q\(20),
      R => SR(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_2\,
      Q => \^q\(21),
      R => SR(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_2\,
      Q => \^q\(22),
      R => SR(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_2\,
      Q => \^q\(23),
      R => SR(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_2\,
      Q => \^q\(24),
      R => SR(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_2\,
      Q => \^q\(25),
      R => SR(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_2\,
      Q => \^q\(26),
      R => SR(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_2\,
      Q => \^q\(27),
      R => SR(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_2\,
      Q => \^q\(28),
      R => SR(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_2\,
      Q => \^q\(29),
      R => SR(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_2\,
      Q => \^q\(2),
      R => SR(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_2\,
      Q => \^q\(30),
      R => SR(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_2\,
      Q => \^q\(31),
      R => SR(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_2\,
      Q => \^q\(32),
      R => SR(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_2\,
      Q => \^q\(3),
      R => SR(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_2\,
      Q => \^q\(4),
      R => SR(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_2\,
      Q => \^q\(5),
      R => SR(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_2\,
      Q => \^q\(6),
      R => SR(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_2\,
      Q => \^q\(7),
      R => SR(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_2\,
      Q => \^q\(8),
      R => SR(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_2\,
      Q => \^q\(9),
      R => SR(0)
    );
dout_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      O => dout_valid_i_1_n_2
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_2,
      Q => \^beat_valid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDF0000DDD"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      I1 => empty_n_i_2_n_2,
      I2 => m_axi_CQDma_RVALID,
      I3 => \^full_n_reg_0\,
      I4 => full_n_i_4_n_2,
      I5 => empty_n_reg_n_2,
      O => empty_n_i_1_n_2
    );
empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(3),
      I2 => \usedw_reg__0\(2),
      I3 => empty_n_i_3_n_2,
      O => empty_n_i_2_n_2
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(1),
      I3 => \usedw_reg__0\(4),
      O => empty_n_i_3_n_2
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_2,
      Q => empty_n_reg_n_2,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF55FFFFFF55FF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__1_n_2\,
      I2 => \full_n_i_3__0_n_2\,
      I3 => full_n_i_4_n_2,
      I4 => \^full_n_reg_0\,
      I5 => m_axi_CQDma_RVALID,
      O => full_n_i_1_n_2
    );
\full_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(5),
      I2 => \usedw_reg__0\(3),
      I3 => \usedw_reg__0\(4),
      O => \full_n_i_2__1_n_2\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(1),
      I3 => \usedw_reg__0\(0),
      O => \full_n_i_3__0_n_2\
    );
full_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => rdata_ack_t,
      I1 => dout_valid_reg_1,
      I2 => \^beat_valid\,
      I3 => empty_n_reg_n_2,
      O => full_n_i_4_n_2
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_2,
      Q => \^full_n_reg_0\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 6) => rnext(7 downto 1),
      ADDRARDADDR(5) => \mem_reg_i_8__0_n_2\,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => mem_reg_0(15 downto 0),
      DINBDIN(15 downto 0) => mem_reg_0(31 downto 16),
      DINPADINP(1 downto 0) => m_axi_CQDma_RRESP(1 downto 0),
      DINPBDINP(1) => '1',
      DINPBDINP(0) => mem_reg_0(32),
      DOUTADOUT(15 downto 0) => q_buf(15 downto 0),
      DOUTBDOUT(15 downto 0) => q_buf(31 downto 16),
      DOUTPADOUTP(1) => mem_reg_n_70,
      DOUTPADOUTP(0) => mem_reg_n_71,
      DOUTPBDOUTP(1) => NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED(1),
      DOUTPBDOUTP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^full_n_reg_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_CQDma_RVALID,
      WEBWE(2) => m_axi_CQDma_RVALID,
      WEBWE(1) => m_axi_CQDma_RVALID,
      WEBWE(0) => m_axi_CQDma_RVALID
    );
mem_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[7]\,
      I1 => \raddr_reg_n_2_[5]\,
      I2 => mem_reg_i_9_n_2,
      I3 => \raddr_reg_n_2_[6]\,
      O => rnext(7)
    );
mem_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555FFFFFFFFFFFF"
    )
        port map (
      I0 => \raddr_reg_n_2_[0]\,
      I1 => rdata_ack_t,
      I2 => dout_valid_reg_1,
      I3 => \^beat_valid\,
      I4 => empty_n_reg_n_2,
      I5 => \raddr_reg_n_2_[1]\,
      O => mem_reg_i_10_n_2
    );
mem_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[6]\,
      I1 => \raddr_reg_n_2_[4]\,
      I2 => \raddr_reg_n_2_[3]\,
      I3 => mem_reg_i_10_n_2,
      I4 => \raddr_reg_n_2_[2]\,
      I5 => \raddr_reg_n_2_[5]\,
      O => rnext(6)
    );
mem_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[5]\,
      I1 => \raddr_reg_n_2_[2]\,
      I2 => mem_reg_i_10_n_2,
      I3 => \raddr_reg_n_2_[3]\,
      I4 => \raddr_reg_n_2_[4]\,
      O => rnext(5)
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \raddr_reg_n_2_[2]\,
      I1 => \raddr_reg_n_2_[0]\,
      I2 => full_n_i_4_n_2,
      I3 => \raddr_reg_n_2_[1]\,
      I4 => \raddr_reg_n_2_[3]\,
      I5 => \raddr_reg_n_2_[4]\,
      O => rnext(4)
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[3]\,
      I1 => \raddr_reg_n_2_[1]\,
      I2 => full_n_i_4_n_2,
      I3 => \raddr_reg_n_2_[0]\,
      I4 => \raddr_reg_n_2_[2]\,
      O => rnext(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \raddr_reg_n_2_[2]\,
      I1 => \raddr_reg_n_2_[0]\,
      I2 => full_n_i_4_n_2,
      I3 => \raddr_reg_n_2_[1]\,
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666A666AAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_2_[1]\,
      I1 => empty_n_reg_n_2,
      I2 => \^beat_valid\,
      I3 => dout_valid_reg_1,
      I4 => rdata_ack_t,
      I5 => \raddr_reg_n_2_[0]\,
      O => rnext(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666A666"
    )
        port map (
      I0 => \raddr_reg_n_2_[0]\,
      I1 => empty_n_reg_n_2,
      I2 => \^beat_valid\,
      I3 => dout_valid_reg_1,
      I4 => rdata_ack_t,
      O => \mem_reg_i_8__0_n_2\
    );
mem_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \raddr_reg_n_2_[4]\,
      I1 => \raddr_reg_n_2_[3]\,
      I2 => \raddr_reg_n_2_[1]\,
      I3 => full_n_i_4_n_2,
      I4 => \raddr_reg_n_2_[0]\,
      I5 => \raddr_reg_n_2_[2]\,
      O => mem_reg_i_9_n_2
    );
\pout[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2AAAA"
    )
        port map (
      I0 => \pout_reg[0]\,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      I4 => \^q\(32),
      O => empty_n_reg_0
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(0),
      Q => \q_tmp_reg_n_2_[0]\,
      R => SR(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(10),
      Q => \q_tmp_reg_n_2_[10]\,
      R => SR(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(11),
      Q => \q_tmp_reg_n_2_[11]\,
      R => SR(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(12),
      Q => \q_tmp_reg_n_2_[12]\,
      R => SR(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(13),
      Q => \q_tmp_reg_n_2_[13]\,
      R => SR(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(14),
      Q => \q_tmp_reg_n_2_[14]\,
      R => SR(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(15),
      Q => \q_tmp_reg_n_2_[15]\,
      R => SR(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(16),
      Q => \q_tmp_reg_n_2_[16]\,
      R => SR(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(17),
      Q => \q_tmp_reg_n_2_[17]\,
      R => SR(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(18),
      Q => \q_tmp_reg_n_2_[18]\,
      R => SR(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(19),
      Q => \q_tmp_reg_n_2_[19]\,
      R => SR(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(1),
      Q => \q_tmp_reg_n_2_[1]\,
      R => SR(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(20),
      Q => \q_tmp_reg_n_2_[20]\,
      R => SR(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(21),
      Q => \q_tmp_reg_n_2_[21]\,
      R => SR(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(22),
      Q => \q_tmp_reg_n_2_[22]\,
      R => SR(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(23),
      Q => \q_tmp_reg_n_2_[23]\,
      R => SR(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(24),
      Q => \q_tmp_reg_n_2_[24]\,
      R => SR(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(25),
      Q => \q_tmp_reg_n_2_[25]\,
      R => SR(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(26),
      Q => \q_tmp_reg_n_2_[26]\,
      R => SR(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(27),
      Q => \q_tmp_reg_n_2_[27]\,
      R => SR(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(28),
      Q => \q_tmp_reg_n_2_[28]\,
      R => SR(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(29),
      Q => \q_tmp_reg_n_2_[29]\,
      R => SR(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(2),
      Q => \q_tmp_reg_n_2_[2]\,
      R => SR(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(30),
      Q => \q_tmp_reg_n_2_[30]\,
      R => SR(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(31),
      Q => \q_tmp_reg_n_2_[31]\,
      R => SR(0)
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(32),
      Q => \q_tmp_reg_n_2_[34]\,
      R => SR(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(3),
      Q => \q_tmp_reg_n_2_[3]\,
      R => SR(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(4),
      Q => \q_tmp_reg_n_2_[4]\,
      R => SR(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(5),
      Q => \q_tmp_reg_n_2_[5]\,
      R => SR(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(6),
      Q => \q_tmp_reg_n_2_[6]\,
      R => SR(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(7),
      Q => \q_tmp_reg_n_2_[7]\,
      R => SR(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(8),
      Q => \q_tmp_reg_n_2_[8]\,
      R => SR(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(9),
      Q => \q_tmp_reg_n_2_[9]\,
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_8__0_n_2\,
      Q => \raddr_reg_n_2_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => \raddr_reg_n_2_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => \raddr_reg_n_2_[2]\,
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => \raddr_reg_n_2_[3]\,
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => \raddr_reg_n_2_[4]\,
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => \raddr_reg_n_2_[5]\,
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => \raddr_reg_n_2_[6]\,
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => \raddr_reg_n_2_[7]\,
      R => SR(0)
    );
show_ahead_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404000"
    )
        port map (
      I0 => empty_n_i_2_n_2,
      I1 => \^full_n_reg_0\,
      I2 => m_axi_CQDma_RVALID,
      I3 => full_n_i_4_n_2,
      I4 => \usedw_reg__0\(0),
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead_reg_n_2,
      R => SR(0)
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      O => \usedw[0]_i_1_n_2\
    );
\usedw[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5955555599999999"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => push,
      I2 => rdata_ack_t,
      I3 => dout_valid_reg_1,
      I4 => \^beat_valid\,
      I5 => empty_n_reg_n_2,
      O => \usedw[7]_i_10_n_2\
    );
\usedw[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5AA2AAA2AAA2A"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      I4 => \^full_n_reg_0\,
      I5 => m_axi_CQDma_RVALID,
      O => \usedw[7]_i_1__1_n_2\
    );
\usedw[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      O => \usedw[7]_i_3_n_2\
    );
\usedw[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw[7]_i_4_n_2\
    );
\usedw[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw[7]_i_5_n_2\
    );
\usedw[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      O => \usedw[7]_i_6_n_2\
    );
\usedw[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(4),
      O => \usedw[7]_i_7_n_2\
    );
\usedw[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(3),
      O => \usedw[7]_i_8_n_2\
    );
\usedw[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => \usedw_reg__0\(2),
      O => \usedw[7]_i_9_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_2\,
      D => \usedw[0]_i_1_n_2\,
      Q => \usedw_reg__0\(0),
      R => SR(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_2\,
      D => \usedw_reg[7]_i_2_n_17\,
      Q => \usedw_reg__0\(1),
      R => SR(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_2\,
      D => \usedw_reg[7]_i_2_n_16\,
      Q => \usedw_reg__0\(2),
      R => SR(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_2\,
      D => \usedw_reg[7]_i_2_n_15\,
      Q => \usedw_reg__0\(3),
      R => SR(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_2\,
      D => \usedw_reg[7]_i_2_n_14\,
      Q => \usedw_reg__0\(4),
      R => SR(0)
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_2\,
      D => \usedw_reg[7]_i_2_n_13\,
      Q => \usedw_reg__0\(5),
      R => SR(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_2\,
      D => \usedw_reg[7]_i_2_n_12\,
      Q => \usedw_reg__0\(6),
      R => SR(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_2\,
      D => \usedw_reg[7]_i_2_n_11\,
      Q => \usedw_reg__0\(7),
      R => SR(0)
    );
\usedw_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \usedw_reg__0\(0),
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_usedw_reg[7]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \usedw_reg[7]_i_2_n_4\,
      CO(4) => \usedw_reg[7]_i_2_n_5\,
      CO(3) => \usedw_reg[7]_i_2_n_6\,
      CO(2) => \usedw_reg[7]_i_2_n_7\,
      CO(1) => \usedw_reg[7]_i_2_n_8\,
      CO(0) => \usedw_reg[7]_i_2_n_9\,
      DI(7 downto 6) => B"00",
      DI(5 downto 1) => \usedw_reg__0\(5 downto 1),
      DI(0) => \usedw[7]_i_3_n_2\,
      O(7) => \NLW_usedw_reg[7]_i_2_O_UNCONNECTED\(7),
      O(6) => \usedw_reg[7]_i_2_n_11\,
      O(5) => \usedw_reg[7]_i_2_n_12\,
      O(4) => \usedw_reg[7]_i_2_n_13\,
      O(3) => \usedw_reg[7]_i_2_n_14\,
      O(2) => \usedw_reg[7]_i_2_n_15\,
      O(1) => \usedw_reg[7]_i_2_n_16\,
      O(0) => \usedw_reg[7]_i_2_n_17\,
      S(7) => '0',
      S(6) => \usedw[7]_i_4_n_2\,
      S(5) => \usedw[7]_i_5_n_2\,
      S(4) => \usedw[7]_i_6_n_2\,
      S(3) => \usedw[7]_i_7_n_2\,
      S(2) => \usedw[7]_i_8_n_2\,
      S(1) => \usedw[7]_i_9_n_2\,
      S(0) => \usedw[7]_i_10_n_2\
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_2\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_2\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_2\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_2\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1_n_2\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1_n_2\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_2\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1_n_2\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_2\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_CQDma_RVALID,
      I1 => \^full_n_reg_0\,
      O => push
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_2\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_2\,
      I3 => waddr(6),
      O => \waddr[7]_i_2_n_2\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_2\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_2\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_2\,
      Q => waddr(0),
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_2\,
      Q => waddr(1),
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_2\,
      Q => waddr(2),
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_2\,
      Q => waddr(3),
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1_n_2\,
      Q => waddr(4),
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1_n_2\,
      Q => waddr(5),
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_2\,
      Q => waddr(6),
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2_n_2\,
      Q => waddr(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_fifo__parameterized0\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[4]\ : out STD_LOGIC;
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[39]_0\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \q_reg[38]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \end_addr_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    invalid_len_event0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \sect_cnt_reg[19]\ : in STD_LOGIC;
    \sect_cnt_reg[19]_0\ : in STD_LOGIC;
    \sect_cnt_reg[19]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.arlen_buf[3]_i_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \could_multi_bursts.arlen_buf[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    last_sect_carry : in STD_LOGIC_VECTOR ( 19 downto 0 );
    last_sect_carry_0 : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \q_reg[39]_1\ : in STD_LOGIC_VECTOR ( 37 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_fifo__parameterized0\ : entity is "CuDmaController_CQDma_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_fifo__parameterized0\ is
  signal data_vld_i_1_n_2 : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__0_n_2\ : STD_LOGIC;
  signal \full_n_i_2__0_n_2\ : STD_LOGIC;
  signal invalid_len_event_i_2_n_2 : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][33]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][34]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][35]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][36]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][37]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][38]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][39]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_2\ : STD_LOGIC;
  signal \pout[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_2_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q_reg[39]_0\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair32";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][33]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][33]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][34]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][34]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][35]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][35]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][36]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][36]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][37]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][37]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][38]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][38]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][39]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][39]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\CuDmaController_CQDma_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \pout[0]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \pout[1]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \pout[2]_i_2\ : label is "soft_lutpair32";
begin
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  \q_reg[39]_0\(37 downto 0) <= \^q_reg[39]_0\(37 downto 0);
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
\align_len0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(37),
      O => S(0)
    );
align_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(36),
      O => \q_reg[38]_0\(6)
    );
align_len0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(35),
      O => \q_reg[38]_0\(5)
    );
align_len0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(34),
      O => \q_reg[38]_0\(4)
    );
align_len0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(33),
      O => \q_reg[38]_0\(3)
    );
align_len0_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(32),
      O => \q_reg[38]_0\(2)
    );
align_len0_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(31),
      O => \q_reg[38]_0\(1)
    );
align_len0_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(30),
      O => \q_reg[38]_0\(0)
    );
\could_multi_bursts.arlen_buf[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_3\(3),
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_0\(3),
      I2 => \could_multi_bursts.arlen_buf[3]_i_3_0\(4),
      I3 => \could_multi_bursts.arlen_buf[3]_i_3\(4),
      I4 => \could_multi_bursts.arlen_buf[3]_i_3_0\(5),
      I5 => \could_multi_bursts.arlen_buf[3]_i_3\(5),
      O => \sect_len_buf_reg[7]\
    );
\could_multi_bursts.arlen_buf[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_3\(0),
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_0\(0),
      I2 => \could_multi_bursts.arlen_buf[3]_i_3_0\(1),
      I3 => \could_multi_bursts.arlen_buf[3]_i_3\(1),
      I4 => \could_multi_bursts.arlen_buf[3]_i_3_0\(2),
      I5 => \could_multi_bursts.arlen_buf[3]_i_3\(2),
      O => \sect_len_buf_reg[4]\
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAFFFFAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => data_vld_reg_n_2,
      I5 => \q_reg[0]_0\,
      O => data_vld_i_1_n_2
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_2,
      Q => data_vld_reg_n_2,
      R => SR(0)
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => data_vld_reg_n_2,
      Q => \^fifo_rreq_valid\,
      R => SR(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF5FFF5FF55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__0_n_2\,
      I2 => \q_reg[0]_0\,
      I3 => \^rs2f_rreq_ack\,
      I4 => Q(0),
      I5 => data_vld_reg_n_2,
      O => \full_n_i_1__0_n_2\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      O => \full_n_i_2__0_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_2\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
invalid_len_event_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q_reg[39]_0\(33),
      I1 => \^q_reg[39]_0\(32),
      I2 => \^q_reg[39]_0\(34),
      I3 => invalid_len_event_i_2_n_2,
      O => invalid_len_event0
    );
invalid_len_event_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \^q_reg[39]_0\(35),
      I1 => \^q_reg[39]_0\(37),
      I2 => \^q_reg[39]_0\(30),
      I3 => \^fifo_rreq_valid\,
      I4 => \^q_reg[39]_0\(36),
      I5 => \^q_reg[39]_0\(31),
      O => invalid_len_event_i_2_n_2
    );
last_sect_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => last_sect_carry(19),
      I1 => last_sect_carry_0(19),
      I2 => last_sect_carry(18),
      I3 => last_sect_carry_0(18),
      O => \end_addr_buf_reg[31]\(6)
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry_0(17),
      I1 => last_sect_carry(17),
      I2 => last_sect_carry_0(15),
      I3 => last_sect_carry(15),
      I4 => last_sect_carry(16),
      I5 => last_sect_carry_0(16),
      O => \end_addr_buf_reg[31]\(5)
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry(14),
      I1 => last_sect_carry_0(14),
      I2 => last_sect_carry_0(12),
      I3 => last_sect_carry(12),
      I4 => last_sect_carry_0(13),
      I5 => last_sect_carry(13),
      O => \end_addr_buf_reg[31]\(4)
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry(11),
      I1 => last_sect_carry_0(11),
      I2 => last_sect_carry_0(9),
      I3 => last_sect_carry(9),
      I4 => last_sect_carry_0(10),
      I5 => last_sect_carry(10),
      O => \end_addr_buf_reg[31]\(3)
    );
last_sect_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry_0(6),
      I1 => last_sect_carry(6),
      I2 => last_sect_carry_0(7),
      I3 => last_sect_carry(7),
      I4 => last_sect_carry(8),
      I5 => last_sect_carry_0(8),
      O => \end_addr_buf_reg[31]\(2)
    );
last_sect_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry(5),
      I1 => last_sect_carry_0(5),
      I2 => last_sect_carry_0(4),
      I3 => last_sect_carry(4),
      I4 => last_sect_carry_0(3),
      I5 => last_sect_carry(3),
      O => \end_addr_buf_reg[31]\(1)
    );
last_sect_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry(2),
      I1 => last_sect_carry_0(2),
      I2 => last_sect_carry_0(1),
      I3 => last_sect_carry(1),
      I4 => last_sect_carry_0(0),
      I5 => last_sect_carry(0),
      O => \end_addr_buf_reg[31]\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(0),
      Q => \mem_reg[4][0]_srl5_n_2\
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => Q(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(10),
      Q => \mem_reg[4][10]_srl5_n_2\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(11),
      Q => \mem_reg[4][11]_srl5_n_2\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(12),
      Q => \mem_reg[4][12]_srl5_n_2\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(13),
      Q => \mem_reg[4][13]_srl5_n_2\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(14),
      Q => \mem_reg[4][14]_srl5_n_2\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(15),
      Q => \mem_reg[4][15]_srl5_n_2\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(16),
      Q => \mem_reg[4][16]_srl5_n_2\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(17),
      Q => \mem_reg[4][17]_srl5_n_2\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(18),
      Q => \mem_reg[4][18]_srl5_n_2\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(19),
      Q => \mem_reg[4][19]_srl5_n_2\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(1),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(20),
      Q => \mem_reg[4][20]_srl5_n_2\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(21),
      Q => \mem_reg[4][21]_srl5_n_2\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(22),
      Q => \mem_reg[4][22]_srl5_n_2\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(23),
      Q => \mem_reg[4][23]_srl5_n_2\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(24),
      Q => \mem_reg[4][24]_srl5_n_2\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(25),
      Q => \mem_reg[4][25]_srl5_n_2\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(26),
      Q => \mem_reg[4][26]_srl5_n_2\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(27),
      Q => \mem_reg[4][27]_srl5_n_2\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(28),
      Q => \mem_reg[4][28]_srl5_n_2\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(29),
      Q => \mem_reg[4][29]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(2),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(30),
      Q => \mem_reg[4][32]_srl5_n_2\
    );
\mem_reg[4][33]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(31),
      Q => \mem_reg[4][33]_srl5_n_2\
    );
\mem_reg[4][34]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(32),
      Q => \mem_reg[4][34]_srl5_n_2\
    );
\mem_reg[4][35]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(33),
      Q => \mem_reg[4][35]_srl5_n_2\
    );
\mem_reg[4][36]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(34),
      Q => \mem_reg[4][36]_srl5_n_2\
    );
\mem_reg[4][37]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(35),
      Q => \mem_reg[4][37]_srl5_n_2\
    );
\mem_reg[4][38]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(36),
      Q => \mem_reg[4][38]_srl5_n_2\
    );
\mem_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(37),
      Q => \mem_reg[4][39]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(3),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(4),
      Q => \mem_reg[4][4]_srl5_n_2\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(5),
      Q => \mem_reg[4][5]_srl5_n_2\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(6),
      Q => \mem_reg[4][6]_srl5_n_2\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(7),
      Q => \mem_reg[4][7]_srl5_n_2\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(8),
      Q => \mem_reg[4][8]_srl5_n_2\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(9),
      Q => \mem_reg[4][9]_srl5_n_2\
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1__0_n_2\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F70808F7"
    )
        port map (
      I0 => Q(0),
      I1 => \^rs2f_rreq_ack\,
      I2 => \q_reg[0]_0\,
      I3 => \pout_reg_n_2_[1]\,
      I4 => \pout_reg_n_2_[0]\,
      O => \pout[1]_i_1__0_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55540000AAAA0000"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[1]\,
      I4 => data_vld_reg_n_2,
      I5 => \q_reg[0]_0\,
      O => \pout[2]_i_1_n_2\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4F0F04B"
    )
        port map (
      I0 => \q_reg[0]_0\,
      I1 => push,
      I2 => \pout_reg_n_2_[2]\,
      I3 => \pout_reg_n_2_[1]\,
      I4 => \pout_reg_n_2_[0]\,
      O => \pout[2]_i_2_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1_n_2\,
      D => \pout[0]_i_1__0_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1_n_2\,
      D => \pout[1]_i_1__0_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1_n_2\,
      D => \pout[2]_i_2_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][0]_srl5_n_2\,
      Q => \^q_reg[39]_0\(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][10]_srl5_n_2\,
      Q => \^q_reg[39]_0\(10),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][11]_srl5_n_2\,
      Q => \^q_reg[39]_0\(11),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][12]_srl5_n_2\,
      Q => \^q_reg[39]_0\(12),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][13]_srl5_n_2\,
      Q => \^q_reg[39]_0\(13),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][14]_srl5_n_2\,
      Q => \^q_reg[39]_0\(14),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][15]_srl5_n_2\,
      Q => \^q_reg[39]_0\(15),
      R => SR(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][16]_srl5_n_2\,
      Q => \^q_reg[39]_0\(16),
      R => SR(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][17]_srl5_n_2\,
      Q => \^q_reg[39]_0\(17),
      R => SR(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][18]_srl5_n_2\,
      Q => \^q_reg[39]_0\(18),
      R => SR(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][19]_srl5_n_2\,
      Q => \^q_reg[39]_0\(19),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \^q_reg[39]_0\(1),
      R => SR(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][20]_srl5_n_2\,
      Q => \^q_reg[39]_0\(20),
      R => SR(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][21]_srl5_n_2\,
      Q => \^q_reg[39]_0\(21),
      R => SR(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][22]_srl5_n_2\,
      Q => \^q_reg[39]_0\(22),
      R => SR(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][23]_srl5_n_2\,
      Q => \^q_reg[39]_0\(23),
      R => SR(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][24]_srl5_n_2\,
      Q => \^q_reg[39]_0\(24),
      R => SR(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][25]_srl5_n_2\,
      Q => \^q_reg[39]_0\(25),
      R => SR(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][26]_srl5_n_2\,
      Q => \^q_reg[39]_0\(26),
      R => SR(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][27]_srl5_n_2\,
      Q => \^q_reg[39]_0\(27),
      R => SR(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][28]_srl5_n_2\,
      Q => \^q_reg[39]_0\(28),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][29]_srl5_n_2\,
      Q => \^q_reg[39]_0\(29),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \^q_reg[39]_0\(2),
      R => SR(0)
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][32]_srl5_n_2\,
      Q => \^q_reg[39]_0\(30),
      R => SR(0)
    );
\q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][33]_srl5_n_2\,
      Q => \^q_reg[39]_0\(31),
      R => SR(0)
    );
\q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][34]_srl5_n_2\,
      Q => \^q_reg[39]_0\(32),
      R => SR(0)
    );
\q_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][35]_srl5_n_2\,
      Q => \^q_reg[39]_0\(33),
      R => SR(0)
    );
\q_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][36]_srl5_n_2\,
      Q => \^q_reg[39]_0\(34),
      R => SR(0)
    );
\q_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][37]_srl5_n_2\,
      Q => \^q_reg[39]_0\(35),
      R => SR(0)
    );
\q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][38]_srl5_n_2\,
      Q => \^q_reg[39]_0\(36),
      R => SR(0)
    );
\q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][39]_srl5_n_2\,
      Q => \^q_reg[39]_0\(37),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \^q_reg[39]_0\(3),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][4]_srl5_n_2\,
      Q => \^q_reg[39]_0\(4),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][5]_srl5_n_2\,
      Q => \^q_reg[39]_0\(5),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][6]_srl5_n_2\,
      Q => \^q_reg[39]_0\(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][7]_srl5_n_2\,
      Q => \^q_reg[39]_0\(7),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][8]_srl5_n_2\,
      Q => \^q_reg[39]_0\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][9]_srl5_n_2\,
      Q => \^q_reg[39]_0\(9),
      R => SR(0)
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EFF"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \sect_cnt_reg[19]\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_fifo__parameterized1\ is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_20_in : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC;
    full_n_reg_2 : out STD_LOGIC;
    full_n_reg_3 : out STD_LOGIC;
    full_n_reg_4 : out STD_LOGIC;
    \end_addr_buf_reg[2]\ : out STD_LOGIC;
    \start_addr_buf_reg[3]\ : out STD_LOGIC;
    \start_addr_buf_reg[4]\ : out STD_LOGIC;
    \start_addr_buf_reg[5]\ : out STD_LOGIC;
    \start_addr_buf_reg[6]\ : out STD_LOGIC;
    \start_addr_buf_reg[7]\ : out STD_LOGIC;
    \start_addr_buf_reg[8]\ : out STD_LOGIC;
    \beat_len_buf_reg[7]\ : out STD_LOGIC;
    \start_addr_buf_reg[10]\ : out STD_LOGIC;
    \end_addr_buf_reg[11]\ : out STD_LOGIC;
    invalid_len_event_reg2_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    fifo_rreq_valid_buf_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_0 : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_2\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    rreq_handling_reg_1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid : in STD_LOGIC;
    \sect_addr_buf_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_2 : in STD_LOGIC;
    rreq_handling_reg_3 : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_3\ : in STD_LOGIC;
    m_axi_CQDma_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : in STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_len_buf_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    invalid_len_event_reg2 : in STD_LOGIC;
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rreq_handling_reg_4 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sect_cnt_reg[16]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sect_cnt_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pout_reg[0]_0\ : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rdata_ack_t : in STD_LOGIC;
    empty_n_reg_2 : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_fifo__parameterized1\ : entity is "CuDmaController_CQDma_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_fifo__parameterized1\ is
  signal \could_multi_bursts.sect_handling_i_2_n_2\ : STD_LOGIC;
  signal \^could_multi_bursts.sect_handling_reg\ : STD_LOGIC;
  signal \data_vld_i_1__0_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal empty_n_i_1_n_2 : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal fifo_rreq_valid_buf_i_2_n_2 : STD_LOGIC;
  signal \full_n_i_1__1_n_2\ : STD_LOGIC;
  signal full_n_i_2_n_2 : STD_LOGIC;
  signal full_n_i_3_n_2 : STD_LOGIC;
  signal \^p_20_in\ : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1__4_n_2\ : STD_LOGIC;
  signal \pout[3]_i_1_n_2\ : STD_LOGIC;
  signal \pout[3]_i_2_n_2\ : STD_LOGIC;
  signal \pout[3]_i_3_n_2\ : STD_LOGIC;
  signal \pout[3]_i_5_n_2\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \empty_n_i_1__4\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of fifo_rreq_valid_buf_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of fifo_rreq_valid_buf_i_2 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of invalid_len_event_reg2_i_1 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \pout[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \pout[2]_i_1__4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \pout[3]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of rreq_handling_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair24";
begin
  \could_multi_bursts.sect_handling_reg\ <= \^could_multi_bursts.sect_handling_reg\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  p_20_in <= \^p_20_in\;
\align_len[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fifo_rreq_valid_buf_i_2_n_2,
      I1 => fifo_rreq_valid,
      O => E(0)
    );
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404000000000"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => fifo_rctl_ready,
      I2 => \could_multi_bursts.sect_handling_reg_3\,
      I3 => m_axi_CQDma_ARREADY,
      I4 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I5 => ap_rst_n,
      O => invalid_len_event_reg2_reg
    );
\could_multi_bursts.araddr_buf[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I1 => m_axi_CQDma_ARREADY,
      I2 => \could_multi_bursts.sect_handling_reg_3\,
      I3 => fifo_rctl_ready,
      O => \^p_20_in\
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_3\,
      I2 => m_axi_CQDma_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I4 => \could_multi_bursts.arlen_buf_reg[0]\,
      I5 => Q(0),
      O => full_n_reg_0
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_3\,
      I2 => m_axi_CQDma_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I4 => \could_multi_bursts.arlen_buf_reg[0]\,
      I5 => Q(1),
      O => full_n_reg_1
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_3\,
      I2 => m_axi_CQDma_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I4 => \could_multi_bursts.arlen_buf_reg[0]\,
      I5 => Q(2),
      O => full_n_reg_2
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_3\,
      I2 => m_axi_CQDma_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg\,
      O => full_n_reg_3
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_3\,
      I2 => m_axi_CQDma_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I4 => \could_multi_bursts.arlen_buf_reg[0]\,
      I5 => Q(3),
      O => full_n_reg_4
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      O => ap_rst_n_0(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_3\,
      I1 => rreq_handling_reg_1,
      I2 => \could_multi_bursts.sect_handling_i_2_n_2\,
      O => \could_multi_bursts.sect_handling_reg_2\
    );
\could_multi_bursts.sect_handling_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008088"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_3\,
      I2 => m_axi_CQDma_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I4 => rreq_handling_reg_2,
      I5 => rreq_handling_reg_3,
      O => \could_multi_bursts.sect_handling_i_2_n_2\
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => \pout[3]_i_3_n_2\,
      I2 => full_n_i_2_n_2,
      I3 => data_vld_reg_n_2,
      O => \data_vld_i_1__0_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_2\,
      Q => data_vld_reg_n_2,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22A2AAAA"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => beat_valid,
      I2 => empty_n_reg_2,
      I3 => rdata_ack_t,
      I4 => empty_n_reg_1(0),
      I5 => data_vld_reg_n_2,
      O => empty_n_i_1_n_2
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => CO(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => fifo_rreq_valid,
      O => rreq_handling_reg
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FFFF"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => rreq_handling_reg_2,
      I2 => rreq_handling_reg_3,
      I3 => \could_multi_bursts.sect_handling_reg_3\,
      I4 => rreq_handling_reg_1,
      O => \^could_multi_bursts.sect_handling_reg\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_2,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
fifo_rreq_valid_buf_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => fifo_rreq_valid_buf_i_2_n_2,
      I1 => rreq_handling_reg_4,
      I2 => fifo_rreq_valid,
      O => fifo_rreq_valid_buf_reg(0)
    );
fifo_rreq_valid_buf_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => rreq_handling_reg_1,
      O => fifo_rreq_valid_buf_i_2_n_2
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => full_n_i_2_n_2,
      I1 => ap_rst_n,
      I2 => fifo_rctl_ready,
      I3 => \pout[3]_i_5_n_2\,
      I4 => \pout_reg__0\(0),
      I5 => full_n_i_3_n_2,
      O => \full_n_i_1__1_n_2\
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80880000AAAAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => empty_n_reg_1(0),
      I2 => rdata_ack_t,
      I3 => empty_n_reg_2,
      I4 => beat_valid,
      I5 => \^empty_n_reg_0\,
      O => full_n_i_2_n_2
    );
full_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => \pout_reg__0\(3),
      I2 => \pout_reg__0\(2),
      O => full_n_i_3_n_2
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_2\,
      Q => fifo_rctl_ready,
      R => '0'
    );
invalid_len_event_reg2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      O => \could_multi_bursts.sect_handling_reg_1\(0)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pout[3]_i_5_n_2\,
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(1),
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A96A"
    )
        port map (
      I0 => \pout_reg__0\(2),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(0),
      I3 => \pout[3]_i_5_n_2\,
      O => \pout[2]_i_1__4_n_2\
    );
\pout[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C004"
    )
        port map (
      I0 => \pout[3]_i_3_n_2\,
      I1 => data_vld_reg_n_2,
      I2 => \^p_20_in\,
      I3 => \pout_reg[0]_0\,
      O => \pout[3]_i_1_n_2\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout_reg__0\(2),
      I2 => \pout[3]_i_5_n_2\,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(1),
      O => \pout[3]_i_2_n_2\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \pout[3]_i_3_n_2\
    );
\pout[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \pout_reg[0]_0\,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => m_axi_CQDma_ARREADY,
      I3 => \could_multi_bursts.sect_handling_reg_3\,
      I4 => fifo_rctl_ready,
      I5 => data_vld_reg_n_2,
      O => \pout[3]_i_5_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_2\,
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_2\,
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_2\,
      D => \pout[2]_i_1__4_n_2\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_2\,
      D => \pout[3]_i_2_n_2\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
rreq_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAE0CAE"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => rreq_handling_reg_4,
      I2 => invalid_len_event,
      I3 => CO(0),
      I4 => \^could_multi_bursts.sect_handling_reg\,
      O => rreq_handling_reg_0
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => ap_rst_n,
      O => ap_rst_n_1(0)
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880BBBF"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(0),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(10),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => \sect_cnt_reg[16]\(1),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(11),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => \sect_cnt_reg[16]\(2),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(12),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => \sect_cnt_reg[16]\(3),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(13),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => \sect_cnt_reg[16]\(4),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(14),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => \sect_cnt_reg[16]\(5),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(15),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => \sect_cnt_reg[16]\(6),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(16),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => \sect_cnt_reg[16]\(7),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(17),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => O(0),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(18),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => O(1),
      O => D(18)
    );
\sect_cnt[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(19),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => O(2),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(1),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => \sect_cnt_reg[8]\(0),
      O => D(1)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(2),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => \sect_cnt_reg[8]\(1),
      O => D(2)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(3),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => \sect_cnt_reg[8]\(2),
      O => D(3)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(4),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => \sect_cnt_reg[8]\(3),
      O => D(4)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(5),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => \sect_cnt_reg[8]\(4),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(6),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => \sect_cnt_reg[8]\(5),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(7),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => \sect_cnt_reg[8]\(6),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(8),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => \sect_cnt_reg[8]\(7),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(9),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      I4 => \sect_cnt_reg[16]\(0),
      O => D(9)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3C13301FFCD3F0D"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(0),
      I4 => \sect_len_buf_reg[8]\(0),
      I5 => \sect_len_buf_reg[9]_0\(0),
      O => \end_addr_buf_reg[2]\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]_0\(1),
      I4 => \sect_len_buf_reg[9]\(1),
      I5 => \sect_len_buf_reg[8]\(1),
      O => \start_addr_buf_reg[3]\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]_0\(2),
      I4 => \sect_len_buf_reg[9]\(2),
      I5 => \sect_len_buf_reg[8]\(2),
      O => \start_addr_buf_reg[4]\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]_0\(3),
      I4 => \sect_len_buf_reg[9]\(3),
      I5 => \sect_len_buf_reg[8]\(3),
      O => \start_addr_buf_reg[5]\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]_0\(4),
      I4 => \sect_len_buf_reg[9]\(4),
      I5 => \sect_len_buf_reg[8]\(4),
      O => \start_addr_buf_reg[6]\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]_0\(5),
      I4 => \sect_len_buf_reg[9]\(5),
      I5 => \sect_len_buf_reg[8]\(5),
      O => \start_addr_buf_reg[7]\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]_0\(6),
      I4 => \sect_len_buf_reg[9]\(6),
      I5 => \sect_len_buf_reg[8]\(6),
      O => \start_addr_buf_reg[8]\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F333C101FF3FCD0D"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[8]\(7),
      I4 => \sect_len_buf_reg[9]\(7),
      I5 => \sect_len_buf_reg[9]_0\(7),
      O => \beat_len_buf_reg[7]\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]_0\(8),
      I4 => \sect_len_buf_reg[9]\(8),
      I5 => \sect_len_buf_reg[8]\(8),
      O => \start_addr_buf_reg[10]\
    );
\sect_len_buf[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      O => \could_multi_bursts.sect_handling_reg_0\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3C1FFCD33013F0D"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(9),
      I4 => \sect_len_buf_reg[9]_0\(9),
      I5 => \sect_len_buf_reg[8]\(8),
      O => \end_addr_buf_reg[11]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_reg_slice is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_ready_t_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[39]_0\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[39]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_reg_ioackin_CQDma_ARREADY : in STD_LOGIC;
    \data_p1_reg[29]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p1_reg[29]_1\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p2_reg[39]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rs2f_rreq_ack : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_reg_slice is
  signal CQDma_ARREADY : STD_LOGIC;
  signal CQDma_ARVALID : STD_LOGIC;
  signal ap_NS_fsm118_out : STD_LOGIC;
  signal \data_p1[0]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[32]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[33]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[34]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[35]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[36]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[37]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[38]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[39]_i_2_n_2\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[13]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[14]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[17]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[18]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[21]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[22]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[25]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[26]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[29]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[33]_i_2_n_2\ : STD_LOGIC;
  signal \data_p2[39]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[9]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ready_t_i_1_n_2 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_2\ : STD_LOGIC;
  signal \state[1]_i_1_n_2\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__1\ : label is "soft_lutpair48";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \data_p1[33]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \data_p2[0]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \data_p2[10]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \data_p2[11]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \data_p2[12]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \data_p2[13]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \data_p2[14]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \data_p2[15]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \data_p2[16]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \data_p2[17]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \data_p2[18]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \data_p2[19]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \data_p2[1]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \data_p2[20]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \data_p2[21]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \data_p2[22]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \data_p2[23]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \data_p2[24]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \data_p2[25]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \data_p2[26]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \data_p2[27]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \data_p2[28]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \data_p2[29]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \data_p2[2]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \data_p2[33]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \data_p2[3]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \data_p2[4]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \data_p2[5]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \data_p2[6]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \data_p2[7]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \data_p2[8]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \data_p2[9]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tmp_11_reg_533[7]_i_1\ : label is "soft_lutpair46";
begin
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => CQDma_ARVALID,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => rs2f_rreq_ack,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => CQDma_ARREADY,
      I1 => CQDma_ARVALID,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => rs2f_rreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \data_p2_reg[39]_0\(1),
      I1 => ap_reg_ioackin_CQDma_ARREADY,
      I2 => \data_p2_reg[39]_0\(3),
      O => CQDma_ARVALID
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \data_p2_reg[39]_0\(2),
      I1 => CQDma_ARREADY,
      I2 => ap_reg_ioackin_CQDma_ARREADY,
      I3 => \data_p2_reg[39]_0\(3),
      O => D(2)
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \data_p2_reg[39]_0\(3),
      I1 => ap_reg_ioackin_CQDma_ARREADY,
      I2 => CQDma_ARREADY,
      O => D(3)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020FF2000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\,
      I1 => Q(0),
      I2 => CO(0),
      I3 => \data_p2_reg[39]_0\(0),
      I4 => \data_p2_reg[39]_0\(1),
      I5 => ap_NS_fsm118_out,
      O => D(0)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => CQDma_ARREADY,
      I1 => ap_reg_ioackin_CQDma_ARREADY,
      I2 => \data_p2_reg[39]_0\(1),
      O => ap_NS_fsm118_out
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \data_p2_reg[39]_0\(1),
      I1 => ap_reg_ioackin_CQDma_ARREADY,
      I2 => CQDma_ARREADY,
      O => D(1)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(0),
      I1 => \data_p1_reg[29]_1\(0),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[0]\,
      O => \data_p1[0]_i_1_n_2\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(10),
      I1 => \data_p1_reg[29]_1\(10),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[10]\,
      O => \data_p1[10]_i_1_n_2\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(11),
      I1 => \data_p1_reg[29]_1\(11),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[11]\,
      O => \data_p1[11]_i_1_n_2\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(12),
      I1 => \data_p1_reg[29]_1\(12),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[12]\,
      O => \data_p1[12]_i_1_n_2\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(13),
      I1 => \data_p1_reg[29]_1\(13),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[13]\,
      O => \data_p1[13]_i_1_n_2\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(14),
      I1 => \data_p1_reg[29]_1\(14),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[14]\,
      O => \data_p1[14]_i_1_n_2\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(15),
      I1 => \data_p1_reg[29]_1\(15),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[15]\,
      O => \data_p1[15]_i_1_n_2\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(16),
      I1 => \data_p1_reg[29]_1\(16),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[16]\,
      O => \data_p1[16]_i_1_n_2\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(17),
      I1 => \data_p1_reg[29]_1\(17),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[17]\,
      O => \data_p1[17]_i_1_n_2\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(18),
      I1 => \data_p1_reg[29]_1\(18),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[18]\,
      O => \data_p1[18]_i_1_n_2\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(19),
      I1 => \data_p1_reg[29]_1\(19),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[19]\,
      O => \data_p1[19]_i_1_n_2\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(1),
      I1 => \data_p1_reg[29]_1\(1),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[1]\,
      O => \data_p1[1]_i_1_n_2\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(20),
      I1 => \data_p1_reg[29]_1\(20),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[20]\,
      O => \data_p1[20]_i_1_n_2\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(21),
      I1 => \data_p1_reg[29]_1\(21),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[21]\,
      O => \data_p1[21]_i_1_n_2\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(22),
      I1 => \data_p1_reg[29]_1\(22),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[22]\,
      O => \data_p1[22]_i_1_n_2\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(23),
      I1 => \data_p1_reg[29]_1\(23),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[23]\,
      O => \data_p1[23]_i_1_n_2\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(24),
      I1 => \data_p1_reg[29]_1\(24),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[24]\,
      O => \data_p1[24]_i_1_n_2\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(25),
      I1 => \data_p1_reg[29]_1\(25),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[25]\,
      O => \data_p1[25]_i_1_n_2\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(26),
      I1 => \data_p1_reg[29]_1\(26),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[26]\,
      O => \data_p1[26]_i_1_n_2\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(27),
      I1 => \data_p1_reg[29]_1\(27),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[27]\,
      O => \data_p1[27]_i_1_n_2\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(28),
      I1 => \data_p1_reg[29]_1\(28),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[28]\,
      O => \data_p1[28]_i_1_n_2\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(29),
      I1 => \data_p1_reg[29]_1\(29),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[29]\,
      O => \data_p1[29]_i_1_n_2\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(2),
      I1 => \data_p1_reg[29]_1\(2),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[2]\,
      O => \data_p1[2]_i_1_n_2\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888088"
    )
        port map (
      I0 => \data_p2_reg[39]_0\(3),
      I1 => \data_p2_reg[39]_1\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \data_p2_reg_n_2_[32]\,
      O => \data_p1[32]_i_1_n_2\
    );
\data_p1[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBB0BB"
    )
        port map (
      I0 => \data_p2_reg[39]_1\(1),
      I1 => \data_p2_reg[39]_0\(3),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \data_p2_reg_n_2_[33]\,
      O => \data_p1[33]_i_1_n_2\
    );
\data_p1[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888088"
    )
        port map (
      I0 => \data_p2_reg[39]_0\(3),
      I1 => \data_p2_reg[39]_1\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \data_p2_reg_n_2_[34]\,
      O => \data_p1[34]_i_1_n_2\
    );
\data_p1[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888088"
    )
        port map (
      I0 => \data_p2_reg[39]_0\(3),
      I1 => \data_p2_reg[39]_1\(3),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \data_p2_reg_n_2_[35]\,
      O => \data_p1[35]_i_1_n_2\
    );
\data_p1[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888088"
    )
        port map (
      I0 => \data_p2_reg[39]_0\(3),
      I1 => \data_p2_reg[39]_1\(4),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \data_p2_reg_n_2_[36]\,
      O => \data_p1[36]_i_1_n_2\
    );
\data_p1[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888088"
    )
        port map (
      I0 => \data_p2_reg[39]_0\(3),
      I1 => \data_p2_reg[39]_1\(5),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \data_p2_reg_n_2_[37]\,
      O => \data_p1[37]_i_1_n_2\
    );
\data_p1[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888088"
    )
        port map (
      I0 => \data_p2_reg[39]_0\(3),
      I1 => \data_p2_reg[39]_1\(6),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \data_p2_reg_n_2_[38]\,
      O => \data_p1[38]_i_1_n_2\
    );
\data_p1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404D4D40404D40"
    )
        port map (
      I0 => \state__0\(1),
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => \data_p2_reg[39]_0\(3),
      I4 => ap_reg_ioackin_CQDma_ARREADY,
      I5 => \data_p2_reg[39]_0\(1),
      O => load_p1
    );
\data_p1[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888088"
    )
        port map (
      I0 => \data_p2_reg[39]_0\(3),
      I1 => \data_p2_reg[39]_1\(7),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \data_p2_reg_n_2_[39]\,
      O => \data_p1[39]_i_2_n_2\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(3),
      I1 => \data_p1_reg[29]_1\(3),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[3]\,
      O => \data_p1[3]_i_1_n_2\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(4),
      I1 => \data_p1_reg[29]_1\(4),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[4]\,
      O => \data_p1[4]_i_1_n_2\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(5),
      I1 => \data_p1_reg[29]_1\(5),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[5]\,
      O => \data_p1[5]_i_1_n_2\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(6),
      I1 => \data_p1_reg[29]_1\(6),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[6]\,
      O => \data_p1[6]_i_1_n_2\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(7),
      I1 => \data_p1_reg[29]_1\(7),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[7]\,
      O => \data_p1[7]_i_1_n_2\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(8),
      I1 => \data_p1_reg[29]_1\(8),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[8]\,
      O => \data_p1[8]_i_1_n_2\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(9),
      I1 => \data_p1_reg[29]_1\(9),
      I2 => \data_p2_reg[39]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \data_p2_reg_n_2_[9]\,
      O => \data_p1[9]_i_1_n_2\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(2),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_2_n_2\,
      Q => \data_p1_reg[39]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_2\,
      Q => \data_p1_reg[39]_0\(9),
      R => '0'
    );
\data_p2[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(0),
      I1 => \data_p1_reg[29]_1\(0),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[0]_i_1__0_n_2\
    );
\data_p2[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(10),
      I1 => \data_p1_reg[29]_1\(10),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[10]_i_1__0_n_2\
    );
\data_p2[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(11),
      I1 => \data_p1_reg[29]_1\(11),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[11]_i_1__0_n_2\
    );
\data_p2[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(12),
      I1 => \data_p1_reg[29]_1\(12),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[12]_i_1__0_n_2\
    );
\data_p2[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(13),
      I1 => \data_p1_reg[29]_1\(13),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[13]_i_1__0_n_2\
    );
\data_p2[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(14),
      I1 => \data_p1_reg[29]_1\(14),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[14]_i_1__0_n_2\
    );
\data_p2[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(15),
      I1 => \data_p1_reg[29]_1\(15),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[15]_i_1__0_n_2\
    );
\data_p2[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(16),
      I1 => \data_p1_reg[29]_1\(16),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[16]_i_1__0_n_2\
    );
\data_p2[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(17),
      I1 => \data_p1_reg[29]_1\(17),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[17]_i_1__0_n_2\
    );
\data_p2[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(18),
      I1 => \data_p1_reg[29]_1\(18),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[18]_i_1__0_n_2\
    );
\data_p2[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(19),
      I1 => \data_p1_reg[29]_1\(19),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[19]_i_1__0_n_2\
    );
\data_p2[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(1),
      I1 => \data_p1_reg[29]_1\(1),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[1]_i_1__0_n_2\
    );
\data_p2[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(20),
      I1 => \data_p1_reg[29]_1\(20),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[20]_i_1__0_n_2\
    );
\data_p2[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(21),
      I1 => \data_p1_reg[29]_1\(21),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[21]_i_1__0_n_2\
    );
\data_p2[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(22),
      I1 => \data_p1_reg[29]_1\(22),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[22]_i_1__0_n_2\
    );
\data_p2[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(23),
      I1 => \data_p1_reg[29]_1\(23),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[23]_i_1__0_n_2\
    );
\data_p2[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(24),
      I1 => \data_p1_reg[29]_1\(24),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[24]_i_1__0_n_2\
    );
\data_p2[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(25),
      I1 => \data_p1_reg[29]_1\(25),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[25]_i_1__0_n_2\
    );
\data_p2[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(26),
      I1 => \data_p1_reg[29]_1\(26),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[26]_i_1__0_n_2\
    );
\data_p2[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(27),
      I1 => \data_p1_reg[29]_1\(27),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[27]_i_1__0_n_2\
    );
\data_p2[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(28),
      I1 => \data_p1_reg[29]_1\(28),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[28]_i_1__0_n_2\
    );
\data_p2[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(29),
      I1 => \data_p1_reg[29]_1\(29),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[29]_i_1__0_n_2\
    );
\data_p2[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(2),
      I1 => \data_p1_reg[29]_1\(2),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[2]_i_1__0_n_2\
    );
\data_p2[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A08"
    )
        port map (
      I0 => CQDma_ARREADY,
      I1 => \data_p2_reg[39]_0\(3),
      I2 => ap_reg_ioackin_CQDma_ARREADY,
      I3 => \data_p2_reg[39]_0\(1),
      O => load_p2
    );
\data_p2[33]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \data_p2_reg[39]_1\(1),
      I1 => \data_p2_reg[39]_0\(3),
      O => \data_p2[33]_i_2_n_2\
    );
\data_p2[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \data_p2_reg[39]_0\(1),
      I1 => ap_reg_ioackin_CQDma_ARREADY,
      I2 => CQDma_ARREADY,
      I3 => \data_p2_reg[39]_0\(3),
      O => \data_p2[39]_i_1_n_2\
    );
\data_p2[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(3),
      I1 => \data_p1_reg[29]_1\(3),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[3]_i_1__0_n_2\
    );
\data_p2[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(4),
      I1 => \data_p1_reg[29]_1\(4),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[4]_i_1__0_n_2\
    );
\data_p2[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(5),
      I1 => \data_p1_reg[29]_1\(5),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[5]_i_1__0_n_2\
    );
\data_p2[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(6),
      I1 => \data_p1_reg[29]_1\(6),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[6]_i_1__0_n_2\
    );
\data_p2[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(7),
      I1 => \data_p1_reg[29]_1\(7),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[7]_i_1__0_n_2\
    );
\data_p2[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(8),
      I1 => \data_p1_reg[29]_1\(8),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[8]_i_1__0_n_2\
    );
\data_p2[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(9),
      I1 => \data_p1_reg[29]_1\(9),
      I2 => \data_p2_reg[39]_0\(3),
      O => \data_p2[9]_i_1__0_n_2\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[0]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[10]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[11]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[12]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[13]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[14]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[15]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[16]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[17]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[18]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[19]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[1]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[20]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[21]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[22]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[23]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[24]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[25]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[26]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[27]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[28]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[29]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[2]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[2]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[39]_1\(0),
      Q => \data_p2_reg_n_2_[32]\,
      R => \data_p2[39]_i_1_n_2\
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[33]_i_2_n_2\,
      Q => \data_p2_reg_n_2_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[39]_1\(2),
      Q => \data_p2_reg_n_2_[34]\,
      R => \data_p2[39]_i_1_n_2\
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[39]_1\(3),
      Q => \data_p2_reg_n_2_[35]\,
      R => \data_p2[39]_i_1_n_2\
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[39]_1\(4),
      Q => \data_p2_reg_n_2_[36]\,
      R => \data_p2[39]_i_1_n_2\
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[39]_1\(5),
      Q => \data_p2_reg_n_2_[37]\,
      R => \data_p2[39]_i_1_n_2\
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[39]_1\(6),
      Q => \data_p2_reg_n_2_[38]\,
      R => \data_p2[39]_i_1_n_2\
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[39]_1\(7),
      Q => \data_p2_reg_n_2_[39]\,
      R => \data_p2[39]_i_1_n_2\
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[3]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[4]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[5]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[6]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[7]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[8]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[9]_i_1__0_n_2\,
      Q => \data_p2_reg_n_2_[9]\,
      R => '0'
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => CQDma_ARVALID,
      I1 => \state__0\(1),
      I2 => rs2f_rreq_ack,
      I3 => \state__0\(0),
      I4 => CQDma_ARREADY,
      O => s_ready_t_i_1_n_2
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_2,
      Q => CQDma_ARREADY,
      R => SR(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => rs2f_rreq_ack,
      I1 => \^state_reg[0]_0\(0),
      I2 => state(1),
      I3 => CQDma_ARVALID,
      I4 => CQDma_ARREADY,
      O => \state[0]_i_1_n_2\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCD00FFFF"
    )
        port map (
      I0 => \data_p2_reg[39]_0\(1),
      I1 => ap_reg_ioackin_CQDma_ARREADY,
      I2 => \data_p2_reg[39]_0\(3),
      I3 => state(1),
      I4 => \^state_reg[0]_0\(0),
      I5 => rs2f_rreq_ack,
      O => \state[1]_i_1_n_2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_2\,
      Q => \^state_reg[0]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_2\,
      Q => state(1),
      S => SR(0)
    );
\tmp_11_reg_533[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => CQDma_ARREADY,
      I1 => ap_reg_ioackin_CQDma_ARREADY,
      I2 => \data_p2_reg[39]_0\(3),
      O => s_ready_t_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_CUDma_WREADY_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \payload_1_reg_516_reg[7]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_CUDma_WREADY_reg_0 : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[19]_1\ : out STD_LOGIC;
    s_ready_t_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    ap_NS_fsm116_out : in STD_LOGIC;
    ap_reg_ioackin_CUDma_WREADY_reg_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \CQDma_addr_1_read_reg_559_reg[31]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[20]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[19]_2\ : in STD_LOGIC;
    ap_reg_ioackin_CUDma_WREADY : in STD_LOGIC;
    CUDma_WREADY : in STD_LOGIC;
    ap_reg_ioackin_CUDma_WREADY_reg_2 : in STD_LOGIC;
    ap_condition_pp0_exit_iter0_state20 : in STD_LOGIC;
    s_ready_t_reg_1 : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_reg_slice__parameterized0\ : entity is "CuDmaController_CQDma_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_reg_slice__parameterized0\ is
  signal CQDma_RREADY : STD_LOGIC;
  signal CQDma_RVALID : STD_LOGIC;
  signal \ap_CS_fsm[19]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_2_n_2\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[10]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_block_pp0_stage0_01001 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_reg_ioackin_CUDma_WREADY02_out : STD_LOGIC;
  signal \^ap_reg_ioackin_cudma_wready_reg\ : STD_LOGIC;
  signal \data_p1[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[31]_i_2_n_2\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal mem_reg_i_43_n_2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^payload_1_reg_516_reg[7]\ : STD_LOGIC;
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_2\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CQDma_addr_1_read_reg_559[31]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2\ : label is "soft_lutpair36";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ap_CS_fsm[19]_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_CS_fsm[20]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ap_CS_fsm[20]_i_3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \exitcond_reg_550[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \exitcond_reg_550[0]_i_6\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \l_reg_226[7]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of mem_reg_i_41 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of mem_reg_i_43 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \payload_reg_506[7]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \reg_249[29]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \state[1]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \waddr[7]_i_3__0\ : label is "soft_lutpair39";
begin
  \ap_CS_fsm_reg[10]\(0) <= \^ap_cs_fsm_reg[10]\(0);
  ap_reg_ioackin_CUDma_WREADY_reg <= \^ap_reg_ioackin_cudma_wready_reg\;
  \payload_1_reg_516_reg[7]\ <= \^payload_1_reg_516_reg[7]\;
  rdata_ack_t <= \^rdata_ack_t\;
\CQDma_addr_1_read_reg_559[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_reg_ioackin_CUDma_WREADY_reg_1(5),
      I2 => \CQDma_addr_1_read_reg_559_reg[31]\,
      O => \ap_CS_fsm_reg[19]_0\(0)
    );
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => s_ready_t_reg_1,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => CQDma_RREADY,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_1,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => CQDma_RREADY,
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\(0),
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => \CQDma_addr_1_read_reg_559_reg[31]\,
      I3 => ap_reg_ioackin_CUDma_WREADY_reg_1(5),
      I4 => ap_block_pp0_stage0_subdone,
      O => CQDma_RREADY
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_reg_ioackin_CUDma_WREADY_reg_1(0),
      I1 => CQDma_RVALID,
      I2 => ap_reg_ioackin_CUDma_WREADY_reg_1(1),
      O => D(0)
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_reg_ioackin_CUDma_WREADY_reg_1(1),
      I1 => CQDma_RVALID,
      O => D(1)
    );
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_reg_ioackin_CUDma_WREADY_reg_1(2),
      I1 => CQDma_RVALID,
      I2 => ap_reg_ioackin_CUDma_WREADY_reg_1(3),
      O => D(2)
    );
\ap_CS_fsm[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_reg_ioackin_CUDma_WREADY_reg_1(3),
      I1 => CQDma_RVALID,
      O => D(3)
    );
\ap_CS_fsm[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B8B8B8"
    )
        port map (
      I0 => ap_NS_fsm116_out,
      I1 => ap_reg_ioackin_CUDma_WREADY_reg_1(4),
      I2 => ap_reg_ioackin_CUDma_WREADY_reg_1(5),
      I3 => \^payload_1_reg_516_reg[7]\,
      I4 => \ap_CS_fsm_reg[19]_2\,
      I5 => \ap_CS_fsm[19]_i_4_n_2\,
      O => D(4)
    );
\ap_CS_fsm[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      O => \ap_CS_fsm[19]_i_4_n_2\
    );
\ap_CS_fsm[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0AFFFF0E0A0000"
    )
        port map (
      I0 => \ap_CS_fsm[20]_i_2_n_2\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \^payload_1_reg_516_reg[7]\,
      I4 => ap_reg_ioackin_CUDma_WREADY_reg_1(5),
      I5 => \ap_CS_fsm_reg[20]\,
      O => D(5)
    );
\ap_CS_fsm[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg,
      I1 => ap_block_pp0_stage0_subdone,
      O => \ap_CS_fsm[20]_i_2_n_2\
    );
\ap_CS_fsm[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state20,
      I1 => ap_block_pp0_stage0_subdone,
      O => \^payload_1_reg_516_reg[7]\
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => ap_rst_n,
      I4 => \^payload_1_reg_516_reg[7]\,
      O => ap_enable_reg_pp0_iter0_reg
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_NS_fsm116_out,
      O => ap_enable_reg_pp0_iter1_reg
    );
ap_reg_ioackin_CUDma_WREADY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAA0000"
    )
        port map (
      I0 => ap_reg_ioackin_CUDma_WREADY,
      I1 => mem_reg_i_43_n_2,
      I2 => ap_reg_ioackin_CUDma_WREADY_reg_1(6),
      I3 => CUDma_WREADY,
      I4 => ap_rst_n,
      I5 => ap_reg_ioackin_CUDma_WREADY02_out,
      O => ap_reg_ioackin_CUDma_WREADY_reg_0
    );
ap_reg_ioackin_CUDma_WREADY_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF04FF040404"
    )
        port map (
      I0 => ap_reg_ioackin_CUDma_WREADY_reg_2,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_reg_ioackin_CUDma_WREADY_reg_1(6),
      I4 => ap_reg_ioackin_CUDma_WREADY,
      I5 => CUDma_WREADY,
      O => ap_reg_ioackin_CUDma_WREADY02_out
    );
\bus_equal_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_1,
      I2 => beat_valid,
      O => s_ready_t_reg_0(0)
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[0]\,
      O => \data_p1[0]_i_1__0_n_2\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[10]\,
      O => \data_p1[10]_i_1__0_n_2\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[11]\,
      O => \data_p1[11]_i_1__0_n_2\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[12]\,
      O => \data_p1[12]_i_1__0_n_2\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[13]\,
      O => \data_p1[13]_i_1__0_n_2\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[14]\,
      O => \data_p1[14]_i_1__0_n_2\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[15]\,
      O => \data_p1[15]_i_1__0_n_2\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[16]\,
      O => \data_p1[16]_i_1__0_n_2\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[17]\,
      O => \data_p1[17]_i_1__0_n_2\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[18]\,
      O => \data_p1[18]_i_1__0_n_2\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[19]\,
      O => \data_p1[19]_i_1__0_n_2\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[1]\,
      O => \data_p1[1]_i_1__0_n_2\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[20]\,
      O => \data_p1[20]_i_1__0_n_2\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[21]\,
      O => \data_p1[21]_i_1__0_n_2\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[22]\,
      O => \data_p1[22]_i_1__0_n_2\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[23]\,
      O => \data_p1[23]_i_1__0_n_2\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[24]\,
      O => \data_p1[24]_i_1__0_n_2\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[25]\,
      O => \data_p1[25]_i_1__0_n_2\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[26]\,
      O => \data_p1[26]_i_1__0_n_2\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[27]\,
      O => \data_p1[27]_i_1__0_n_2\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[28]\,
      O => \data_p1[28]_i_1__0_n_2\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[29]\,
      O => \data_p1[29]_i_1__0_n_2\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[2]\,
      O => \data_p1[2]_i_1__0_n_2\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[30]\,
      O => \data_p1[30]_i_1_n_2\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => \state__0\(1),
      I1 => CQDma_RREADY,
      I2 => \state__0\(0),
      I3 => s_ready_t_reg_1,
      O => load_p1
    );
\data_p1[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[31]\,
      O => \data_p1[31]_i_2_n_2\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[3]\,
      O => \data_p1[3]_i_1__0_n_2\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[4]\,
      O => \data_p1[4]_i_1__0_n_2\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[5]\,
      O => \data_p1[5]_i_1__0_n_2\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[6]\,
      O => \data_p1[6]_i_1__0_n_2\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[7]\,
      O => \data_p1[7]_i_1__0_n_2\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[8]\,
      O => \data_p1[8]_i_1__0_n_2\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_2_[9]\,
      O => \data_p1[9]_i_1__0_n_2\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_2\,
      Q => I_RDATA(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_2\,
      Q => I_RDATA(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_2\,
      Q => I_RDATA(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_2\,
      Q => I_RDATA(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_2\,
      Q => I_RDATA(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_2\,
      Q => I_RDATA(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_2\,
      Q => I_RDATA(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_2\,
      Q => I_RDATA(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_2\,
      Q => I_RDATA(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_2\,
      Q => I_RDATA(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_2\,
      Q => I_RDATA(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_2\,
      Q => I_RDATA(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_2\,
      Q => I_RDATA(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_2\,
      Q => I_RDATA(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_2\,
      Q => I_RDATA(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_2\,
      Q => I_RDATA(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_2\,
      Q => I_RDATA(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_2\,
      Q => I_RDATA(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_2\,
      Q => I_RDATA(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_2\,
      Q => I_RDATA(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_2\,
      Q => I_RDATA(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_2\,
      Q => I_RDATA(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_2\,
      Q => I_RDATA(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_2\,
      Q => I_RDATA(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_2_n_2\,
      Q => I_RDATA(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_2\,
      Q => I_RDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_2\,
      Q => I_RDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_2\,
      Q => I_RDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_2\,
      Q => I_RDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_2\,
      Q => I_RDATA(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_2\,
      Q => I_RDATA(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_2\,
      Q => I_RDATA(9),
      R => '0'
    );
\data_p2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_1,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(0),
      Q => \data_p2_reg_n_2_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(10),
      Q => \data_p2_reg_n_2_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(11),
      Q => \data_p2_reg_n_2_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(12),
      Q => \data_p2_reg_n_2_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(13),
      Q => \data_p2_reg_n_2_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(14),
      Q => \data_p2_reg_n_2_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(15),
      Q => \data_p2_reg_n_2_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(16),
      Q => \data_p2_reg_n_2_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(17),
      Q => \data_p2_reg_n_2_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(18),
      Q => \data_p2_reg_n_2_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(19),
      Q => \data_p2_reg_n_2_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(1),
      Q => \data_p2_reg_n_2_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(20),
      Q => \data_p2_reg_n_2_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(21),
      Q => \data_p2_reg_n_2_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(22),
      Q => \data_p2_reg_n_2_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(23),
      Q => \data_p2_reg_n_2_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(24),
      Q => \data_p2_reg_n_2_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(25),
      Q => \data_p2_reg_n_2_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(26),
      Q => \data_p2_reg_n_2_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(27),
      Q => \data_p2_reg_n_2_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(28),
      Q => \data_p2_reg_n_2_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(29),
      Q => \data_p2_reg_n_2_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(2),
      Q => \data_p2_reg_n_2_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(30),
      Q => \data_p2_reg_n_2_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(31),
      Q => \data_p2_reg_n_2_[31]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(3),
      Q => \data_p2_reg_n_2_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(4),
      Q => \data_p2_reg_n_2_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(5),
      Q => \data_p2_reg_n_2_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(6),
      Q => \data_p2_reg_n_2_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(7),
      Q => \data_p2_reg_n_2_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(8),
      Q => \data_p2_reg_n_2_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(9),
      Q => \data_p2_reg_n_2_[9]\,
      R => '0'
    );
\exitcond_reg_550[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_reg_ioackin_CUDma_WREADY_reg_1(5),
      I1 => ap_block_pp0_stage0_subdone,
      O => \ap_CS_fsm_reg[19]_1\
    );
\exitcond_reg_550[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => ap_block_pp0_stage0_01001,
      I1 => ap_reg_ioackin_CUDma_WREADY,
      I2 => CUDma_WREADY,
      I3 => ap_enable_reg_pp0_iter2_reg,
      I4 => ap_reg_ioackin_CUDma_WREADY_reg_2,
      O => ap_block_pp0_stage0_subdone
    );
\exitcond_reg_550[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \CQDma_addr_1_read_reg_559_reg[31]\,
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => CQDma_RVALID,
      O => ap_block_pp0_stage0_01001
    );
\l_reg_226[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_reg_ioackin_CUDma_WREADY_reg_1(5),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_condition_pp0_exit_iter0_state20,
      O => \ap_CS_fsm_reg[19]\(0)
    );
mem_reg_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => mem_reg_i_43_n_2,
      I1 => ap_reg_ioackin_CUDma_WREADY,
      I2 => ap_reg_ioackin_CUDma_WREADY_reg_1(6),
      O => WEBWE(0)
    );
mem_reg_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => ap_reg_ioackin_CUDma_WREADY_reg_2,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => CQDma_RVALID,
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      I4 => \CQDma_addr_1_read_reg_559_reg[31]\,
      O => mem_reg_i_43_n_2
    );
\payload_reg_506[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CQDma_RVALID,
      I1 => ap_reg_ioackin_CUDma_WREADY_reg_1(1),
      O => \state_reg[0]_0\(0)
    );
\reg_249[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => ap_reg_ioackin_CUDma_WREADY_reg_1(1),
      I1 => ap_reg_ioackin_CUDma_WREADY_reg_1(3),
      I2 => CQDma_RVALID,
      O => \^ap_cs_fsm_reg[10]\(0)
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => s_ready_t_reg_1,
      I1 => \state__0\(1),
      I2 => CQDma_RREADY,
      I3 => \state__0\(0),
      I4 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__0_n_2\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_2\,
      Q => \^rdata_ack_t\,
      R => SR(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => CQDma_RREADY,
      I1 => CQDma_RVALID,
      I2 => state(1),
      I3 => s_ready_t_reg_1,
      I4 => \^rdata_ack_t\,
      O => \state[0]_i_1__0_n_2\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => s_ready_t_reg_1,
      I1 => state(1),
      I2 => CQDma_RVALID,
      I3 => CQDma_RREADY,
      O => \state[1]_i_1__0_n_2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_2\,
      Q => CQDma_RVALID,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_2\,
      Q => state(1),
      S => SR(0)
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_reg_ioackin_cudma_wready_reg\,
      O => E(0)
    );
\waddr[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFF"
    )
        port map (
      I0 => mem_reg_i_43_n_2,
      I1 => ap_reg_ioackin_CUDma_WREADY,
      I2 => ap_reg_ioackin_CUDma_WREADY_reg_1(6),
      I3 => CUDma_WREADY,
      O => \^ap_reg_ioackin_cudma_wready_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_buffer is
  port (
    full_n_reg_0 : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_clk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    m_axi_CUDma_WREADY : in STD_LOGIC;
    dout_valid_reg_1 : in STD_LOGIC;
    \ap_CS_fsm_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_CUDma_WREADY : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \waddr_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_buffer is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[32]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[33]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[34]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[35]_i_2_n_2\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_2\ : STD_LOGIC;
  signal \dout_valid_i_1__0_n_2\ : STD_LOGIC;
  signal empty_n_i_1_n_2 : STD_LOGIC;
  signal \empty_n_i_2__1_n_2\ : STD_LOGIC;
  signal \empty_n_i_3__1_n_2\ : STD_LOGIC;
  signal empty_n_reg_n_2 : STD_LOGIC;
  signal \full_n_i_1__2_n_2\ : STD_LOGIC;
  signal \full_n_i_2__6_n_2\ : STD_LOGIC;
  signal \full_n_i_3__4_n_2\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mem_reg_i_10__0_n_2\ : STD_LOGIC;
  signal mem_reg_i_11_n_2 : STD_LOGIC;
  signal mem_reg_i_12_n_2 : STD_LOGIC;
  signal mem_reg_i_13_n_2 : STD_LOGIC;
  signal mem_reg_i_14_n_2 : STD_LOGIC;
  signal mem_reg_i_15_n_2 : STD_LOGIC;
  signal mem_reg_i_16_n_2 : STD_LOGIC;
  signal mem_reg_i_17_n_2 : STD_LOGIC;
  signal mem_reg_i_18_n_2 : STD_LOGIC;
  signal mem_reg_i_19_n_2 : STD_LOGIC;
  signal mem_reg_i_20_n_2 : STD_LOGIC;
  signal mem_reg_i_21_n_2 : STD_LOGIC;
  signal mem_reg_i_22_n_2 : STD_LOGIC;
  signal mem_reg_i_23_n_2 : STD_LOGIC;
  signal mem_reg_i_24_n_2 : STD_LOGIC;
  signal mem_reg_i_25_n_2 : STD_LOGIC;
  signal mem_reg_i_26_n_2 : STD_LOGIC;
  signal mem_reg_i_27_n_2 : STD_LOGIC;
  signal mem_reg_i_28_n_2 : STD_LOGIC;
  signal mem_reg_i_29_n_2 : STD_LOGIC;
  signal mem_reg_i_30_n_2 : STD_LOGIC;
  signal mem_reg_i_31_n_2 : STD_LOGIC;
  signal mem_reg_i_32_n_2 : STD_LOGIC;
  signal mem_reg_i_33_n_2 : STD_LOGIC;
  signal mem_reg_i_34_n_2 : STD_LOGIC;
  signal mem_reg_i_35_n_2 : STD_LOGIC;
  signal mem_reg_i_36_n_2 : STD_LOGIC;
  signal mem_reg_i_37_n_2 : STD_LOGIC;
  signal mem_reg_i_38_n_2 : STD_LOGIC;
  signal mem_reg_i_39_n_2 : STD_LOGIC;
  signal mem_reg_i_40_n_2 : STD_LOGIC;
  signal mem_reg_i_42_n_2 : STD_LOGIC;
  signal \mem_reg_i_9__0_n_2\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_i_2_n_2 : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_10__0_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_1_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_3__1_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_4__0_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_5__0_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_6__1_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_7__1_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_8__1_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_9__1_n_2\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_11\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_12\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_13\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_14\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_15\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_16\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_17\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_4\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_5\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_6\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_7\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_8\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_9\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_4__0_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_5_n_2\ : STD_LOGIC;
  signal NLW_mem_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[22]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \bus_equal_gen.data_buf[31]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dout_buf[32]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dout_buf[33]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \dout_buf[35]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dout_valid_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \empty_n_i_3__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \full_n_i_2__6\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \full_n_i_3__4\ : label is "soft_lutpair104";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 9216;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 35;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 35;
  attribute SOFT_HLUTNM of \mem_reg_i_10__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of mem_reg_i_11 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of mem_reg_i_12 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of mem_reg_i_13 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of mem_reg_i_14 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of mem_reg_i_15 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of mem_reg_i_16 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of mem_reg_i_17 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of mem_reg_i_18 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of mem_reg_i_19 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mem_reg_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of mem_reg_i_20 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of mem_reg_i_21 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of mem_reg_i_22 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of mem_reg_i_23 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of mem_reg_i_24 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of mem_reg_i_25 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of mem_reg_i_26 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of mem_reg_i_27 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of mem_reg_i_28 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of mem_reg_i_29 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \mem_reg_i_2__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of mem_reg_i_30 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of mem_reg_i_31 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of mem_reg_i_32 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of mem_reg_i_33 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of mem_reg_i_34 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of mem_reg_i_36 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of mem_reg_i_37 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of mem_reg_i_38 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of mem_reg_i_39 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of mem_reg_i_40 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mem_reg_i_5__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mem_reg_i_6__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mem_reg_i_9__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__0\ : label is "soft_lutpair102";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair123";
begin
  SR(0) <= \^sr\(0);
  data_valid <= \^data_valid\;
  full_n_reg_0 <= \^full_n_reg_0\;
\ap_CS_fsm[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[22]\(0),
      I1 => ap_reg_ioackin_CUDma_WREADY,
      I2 => \^full_n_reg_0\,
      O => \ap_CS_fsm_reg[21]\(0)
    );
\bus_equal_gen.WVALID_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^data_valid\,
      I1 => burst_valid,
      I2 => m_axi_CUDma_WREADY,
      I3 => dout_valid_reg_1,
      O => dout_valid_reg_0
    );
\bus_equal_gen.data_buf[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => \^data_valid\,
      I1 => dout_valid_reg_1,
      I2 => m_axi_CUDma_WREADY,
      I3 => burst_valid,
      O => E(0)
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_2\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_2\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_2\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_2\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_2\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_2\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_2\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_2\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_2\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_2\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_2\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_2\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_2\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_2\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_2\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_2\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_2\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_2\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_2\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_2\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_2\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_2\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_2\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_2\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_2\
    );
\dout_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(32),
      I2 => show_ahead,
      O => \dout_buf[32]_i_1_n_2\
    );
\dout_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(33),
      I2 => show_ahead,
      O => \dout_buf[33]_i_1_n_2\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_1_n_2\
    );
\dout_buf[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FF0000"
    )
        port map (
      I0 => dout_valid_reg_1,
      I1 => m_axi_CUDma_WREADY,
      I2 => burst_valid,
      I3 => \^data_valid\,
      I4 => empty_n_reg_n_2,
      O => pop
    );
\dout_buf[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(35),
      I2 => show_ahead,
      O => \dout_buf[35]_i_2_n_2\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_2\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_2\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_2\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_2\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_2\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_2\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_2\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_2\,
      Q => Q(0),
      R => \^sr\(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_2\,
      Q => Q(10),
      R => \^sr\(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_2\,
      Q => Q(11),
      R => \^sr\(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_2\,
      Q => Q(12),
      R => \^sr\(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_2\,
      Q => Q(13),
      R => \^sr\(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_2\,
      Q => Q(14),
      R => \^sr\(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_2\,
      Q => Q(15),
      R => \^sr\(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_2\,
      Q => Q(16),
      R => \^sr\(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_2\,
      Q => Q(17),
      R => \^sr\(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_2\,
      Q => Q(18),
      R => \^sr\(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_2\,
      Q => Q(19),
      R => \^sr\(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_2\,
      Q => Q(1),
      R => \^sr\(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_2\,
      Q => Q(20),
      R => \^sr\(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_2\,
      Q => Q(21),
      R => \^sr\(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_2\,
      Q => Q(22),
      R => \^sr\(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_2\,
      Q => Q(23),
      R => \^sr\(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_2\,
      Q => Q(24),
      R => \^sr\(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_2\,
      Q => Q(25),
      R => \^sr\(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_2\,
      Q => Q(26),
      R => \^sr\(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_2\,
      Q => Q(27),
      R => \^sr\(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_2\,
      Q => Q(28),
      R => \^sr\(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_2\,
      Q => Q(29),
      R => \^sr\(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_2\,
      Q => Q(2),
      R => \^sr\(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_2\,
      Q => Q(30),
      R => \^sr\(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_2\,
      Q => Q(31),
      R => \^sr\(0)
    );
\dout_buf_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[32]_i_1_n_2\,
      Q => Q(32),
      R => \^sr\(0)
    );
\dout_buf_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[33]_i_1_n_2\,
      Q => Q(33),
      R => \^sr\(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_1_n_2\,
      Q => Q(34),
      R => \^sr\(0)
    );
\dout_buf_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[35]_i_2_n_2\,
      Q => Q(35),
      R => \^sr\(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_2\,
      Q => Q(3),
      R => \^sr\(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_2\,
      Q => Q(4),
      R => \^sr\(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_2\,
      Q => Q(5),
      R => \^sr\(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_2\,
      Q => Q(6),
      R => \^sr\(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_2\,
      Q => Q(7),
      R => \^sr\(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_2\,
      Q => Q(8),
      R => \^sr\(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_2\,
      Q => Q(9),
      R => \^sr\(0)
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAEEEE"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => \^data_valid\,
      I2 => dout_valid_reg_1,
      I3 => m_axi_CUDma_WREADY,
      I4 => burst_valid,
      O => \dout_valid_i_1__0_n_2\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_2\,
      Q => \^data_valid\,
      R => \^sr\(0)
    );
empty_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF83"
    )
        port map (
      I0 => \empty_n_i_2__1_n_2\,
      I1 => pop,
      I2 => empty_n_reg_0,
      I3 => empty_n_reg_n_2,
      O => empty_n_i_1_n_2
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(4),
      I3 => \usedw_reg__0\(0),
      I4 => \empty_n_i_3__1_n_2\,
      O => \empty_n_i_2__1_n_2\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(7),
      I2 => \usedw_reg__0\(3),
      I3 => \usedw_reg__0\(5),
      O => \empty_n_i_3__1_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_2,
      Q => empty_n_reg_n_2,
      R => \^sr\(0)
    );
\full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF5F5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__6_n_2\,
      I2 => \^full_n_reg_0\,
      I3 => pop,
      I4 => empty_n_reg_0,
      O => \full_n_i_1__2_n_2\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      I2 => \usedw_reg__0\(0),
      I3 => \usedw_reg__0\(1),
      I4 => \full_n_i_3__4_n_2\,
      O => \full_n_i_2__6_n_2\
    );
\full_n_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(4),
      I2 => \usedw_reg__0\(2),
      I3 => \usedw_reg__0\(5),
      O => \full_n_i_3__4_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_2\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15) => \mem_reg_i_9__0_n_2\,
      DINADIN(14) => \mem_reg_i_10__0_n_2\,
      DINADIN(13) => mem_reg_i_11_n_2,
      DINADIN(12) => mem_reg_i_12_n_2,
      DINADIN(11) => mem_reg_i_13_n_2,
      DINADIN(10) => mem_reg_i_14_n_2,
      DINADIN(9) => mem_reg_i_15_n_2,
      DINADIN(8) => mem_reg_i_16_n_2,
      DINADIN(7) => mem_reg_i_17_n_2,
      DINADIN(6) => mem_reg_i_18_n_2,
      DINADIN(5) => mem_reg_i_19_n_2,
      DINADIN(4) => mem_reg_i_20_n_2,
      DINADIN(3) => mem_reg_i_21_n_2,
      DINADIN(2) => mem_reg_i_22_n_2,
      DINADIN(1) => mem_reg_i_23_n_2,
      DINADIN(0) => mem_reg_i_24_n_2,
      DINBDIN(15) => mem_reg_i_25_n_2,
      DINBDIN(14) => mem_reg_i_26_n_2,
      DINBDIN(13) => mem_reg_i_27_n_2,
      DINBDIN(12) => mem_reg_i_28_n_2,
      DINBDIN(11) => mem_reg_i_29_n_2,
      DINBDIN(10) => mem_reg_i_30_n_2,
      DINBDIN(9) => mem_reg_i_31_n_2,
      DINBDIN(8) => mem_reg_i_32_n_2,
      DINBDIN(7) => mem_reg_i_33_n_2,
      DINBDIN(6) => mem_reg_i_34_n_2,
      DINBDIN(5) => mem_reg_i_35_n_2,
      DINBDIN(4) => mem_reg_i_36_n_2,
      DINBDIN(3) => mem_reg_i_37_n_2,
      DINBDIN(2) => mem_reg_i_38_n_2,
      DINBDIN(1) => mem_reg_i_39_n_2,
      DINBDIN(0) => mem_reg_i_40_n_2,
      DINPADINP(1 downto 0) => B"11",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 0) => q_buf(15 downto 0),
      DOUTBDOUT(15 downto 0) => q_buf(31 downto 16),
      DOUTPADOUTP(1 downto 0) => q_buf(33 downto 32),
      DOUTPBDOUTP(1 downto 0) => q_buf(35 downto 34),
      ENARDEN => '1',
      ENBWREN => \^full_n_reg_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(14),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => \mem_reg_i_10__0_n_2\
    );
mem_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(13),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_11_n_2
    );
mem_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(12),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_12_n_2
    );
mem_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(11),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_13_n_2
    );
mem_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(10),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_14_n_2
    );
mem_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(9),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_15_n_2
    );
mem_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(8),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_16_n_2
    );
mem_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(7),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_17_n_2
    );
mem_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(6),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_18_n_2
    );
mem_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(5),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_19_n_2
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => raddr(6),
      I1 => mem_reg_i_42_n_2,
      I2 => raddr(5),
      I3 => raddr(7),
      O => rnext(7)
    );
mem_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(4),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_20_n_2
    );
mem_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(3),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_21_n_2
    );
mem_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(2),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_22_n_2
    );
mem_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(1),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_23_n_2
    );
mem_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[22]\(0),
      I1 => mem_reg_0(0),
      O => mem_reg_i_24_n_2
    );
mem_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(31),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_25_n_2
    );
mem_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(30),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_26_n_2
    );
mem_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(29),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_27_n_2
    );
mem_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(28),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_28_n_2
    );
mem_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(27),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_29_n_2
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => raddr(5),
      I1 => mem_reg_i_42_n_2,
      I2 => raddr(6),
      O => rnext(6)
    );
mem_reg_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(26),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_30_n_2
    );
mem_reg_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(25),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_31_n_2
    );
mem_reg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(24),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_32_n_2
    );
mem_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(23),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_33_n_2
    );
mem_reg_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(22),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_34_n_2
    );
mem_reg_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(21),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_35_n_2
    );
mem_reg_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(20),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_36_n_2
    );
mem_reg_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(19),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_37_n_2
    );
mem_reg_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(18),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_38_n_2
    );
mem_reg_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(17),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_39_n_2
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mem_reg_i_42_n_2,
      I1 => raddr(5),
      O => rnext(5)
    );
mem_reg_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(16),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => mem_reg_i_40_n_2
    );
mem_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pop,
      I1 => raddr(2),
      I2 => raddr(3),
      I3 => raddr(1),
      I4 => raddr(0),
      I5 => raddr(4),
      O => mem_reg_i_42_n_2
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => pop,
      I1 => raddr(2),
      I2 => raddr(3),
      I3 => raddr(1),
      I4 => raddr(0),
      I5 => raddr(4),
      O => rnext(4)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => raddr(2),
      I1 => pop,
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => rnext(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => pop,
      I3 => raddr(2),
      O => rnext(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => pop,
      I1 => raddr(0),
      I2 => raddr(1),
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66A6A6A666A666A6"
    )
        port map (
      I0 => raddr(0),
      I1 => empty_n_reg_n_2,
      I2 => \^data_valid\,
      I3 => burst_valid,
      I4 => m_axi_CUDma_WREADY,
      I5 => dout_valid_reg_1,
      O => rnext(0)
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0(15),
      I1 => \ap_CS_fsm_reg[22]\(0),
      O => \mem_reg_i_9__0_n_2\
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_24_n_2,
      Q => q_tmp(0),
      R => \^sr\(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_14_n_2,
      Q => q_tmp(10),
      R => \^sr\(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_13_n_2,
      Q => q_tmp(11),
      R => \^sr\(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_12_n_2,
      Q => q_tmp(12),
      R => \^sr\(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_11_n_2,
      Q => q_tmp(13),
      R => \^sr\(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => \mem_reg_i_10__0_n_2\,
      Q => q_tmp(14),
      R => \^sr\(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => \mem_reg_i_9__0_n_2\,
      Q => q_tmp(15),
      R => \^sr\(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_40_n_2,
      Q => q_tmp(16),
      R => \^sr\(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_39_n_2,
      Q => q_tmp(17),
      R => \^sr\(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_38_n_2,
      Q => q_tmp(18),
      R => \^sr\(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_37_n_2,
      Q => q_tmp(19),
      R => \^sr\(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_23_n_2,
      Q => q_tmp(1),
      R => \^sr\(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_36_n_2,
      Q => q_tmp(20),
      R => \^sr\(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_35_n_2,
      Q => q_tmp(21),
      R => \^sr\(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_34_n_2,
      Q => q_tmp(22),
      R => \^sr\(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_33_n_2,
      Q => q_tmp(23),
      R => \^sr\(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_32_n_2,
      Q => q_tmp(24),
      R => \^sr\(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_31_n_2,
      Q => q_tmp(25),
      R => \^sr\(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_30_n_2,
      Q => q_tmp(26),
      R => \^sr\(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_29_n_2,
      Q => q_tmp(27),
      R => \^sr\(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_28_n_2,
      Q => q_tmp(28),
      R => \^sr\(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_27_n_2,
      Q => q_tmp(29),
      R => \^sr\(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_22_n_2,
      Q => q_tmp(2),
      R => \^sr\(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_26_n_2,
      Q => q_tmp(30),
      R => \^sr\(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_25_n_2,
      Q => q_tmp(31),
      R => \^sr\(0)
    );
\q_tmp_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => '1',
      Q => q_tmp(35),
      R => \^sr\(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_21_n_2,
      Q => q_tmp(3),
      R => \^sr\(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_20_n_2,
      Q => q_tmp(4),
      R => \^sr\(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_19_n_2,
      Q => q_tmp(5),
      R => \^sr\(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_18_n_2,
      Q => q_tmp(6),
      R => \^sr\(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_17_n_2,
      Q => q_tmp(7),
      R => \^sr\(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_16_n_2,
      Q => q_tmp(8),
      R => \^sr\(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => mem_reg_i_15_n_2,
      Q => q_tmp(9),
      R => \^sr\(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => \^sr\(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => \^sr\(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => \^sr\(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => \^sr\(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => \^sr\(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => \^sr\(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => \^sr\(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => \^sr\(0)
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000041"
    )
        port map (
      I0 => show_ahead_i_2_n_2,
      I1 => \usedw_reg__0\(0),
      I2 => pop,
      I3 => \usedw_reg__0\(3),
      I4 => empty_n_reg_0,
      O => show_ahead0
    );
show_ahead_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(5),
      I2 => \usedw_reg__0\(6),
      I3 => \usedw_reg__0\(7),
      I4 => \usedw_reg__0\(1),
      I5 => \usedw_reg__0\(4),
      O => show_ahead_i_2_n_2
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^sr\(0)
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      O => \usedw[0]_i_1__0_n_2\
    );
\usedw[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9959595999599959"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => empty_n_reg_n_2,
      I2 => \^data_valid\,
      I3 => burst_valid,
      I4 => m_axi_CUDma_WREADY,
      I5 => dout_valid_reg_1,
      O => \usedw[7]_i_1_n_2\
    );
\usedw[7]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => pop,
      I2 => empty_n_reg_0,
      O => \usedw[7]_i_10__0_n_2\
    );
\usedw[7]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      O => \usedw[7]_i_3__1_n_2\
    );
\usedw[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw[7]_i_4__0_n_2\
    );
\usedw[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw[7]_i_5__0_n_2\
    );
\usedw[7]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      O => \usedw[7]_i_6__1_n_2\
    );
\usedw[7]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(4),
      O => \usedw[7]_i_7__1_n_2\
    );
\usedw[7]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(3),
      O => \usedw[7]_i_8__1_n_2\
    );
\usedw[7]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => \usedw_reg__0\(2),
      O => \usedw[7]_i_9__1_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => \usedw[0]_i_1__0_n_2\,
      Q => \usedw_reg__0\(0),
      R => \^sr\(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => \usedw_reg[7]_i_2__0_n_17\,
      Q => \usedw_reg__0\(1),
      R => \^sr\(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => \usedw_reg[7]_i_2__0_n_16\,
      Q => \usedw_reg__0\(2),
      R => \^sr\(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => \usedw_reg[7]_i_2__0_n_15\,
      Q => \usedw_reg__0\(3),
      R => \^sr\(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => \usedw_reg[7]_i_2__0_n_14\,
      Q => \usedw_reg__0\(4),
      R => \^sr\(0)
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => \usedw_reg[7]_i_2__0_n_13\,
      Q => \usedw_reg__0\(5),
      R => \^sr\(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => \usedw_reg[7]_i_2__0_n_12\,
      Q => \usedw_reg__0\(6),
      R => \^sr\(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => \usedw_reg[7]_i_2__0_n_11\,
      Q => \usedw_reg__0\(7),
      R => \^sr\(0)
    );
\usedw_reg[7]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \usedw_reg__0\(0),
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \usedw_reg[7]_i_2__0_n_4\,
      CO(4) => \usedw_reg[7]_i_2__0_n_5\,
      CO(3) => \usedw_reg[7]_i_2__0_n_6\,
      CO(2) => \usedw_reg[7]_i_2__0_n_7\,
      CO(1) => \usedw_reg[7]_i_2__0_n_8\,
      CO(0) => \usedw_reg[7]_i_2__0_n_9\,
      DI(7 downto 6) => B"00",
      DI(5 downto 1) => \usedw_reg__0\(5 downto 1),
      DI(0) => \usedw[7]_i_3__1_n_2\,
      O(7) => \NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED\(7),
      O(6) => \usedw_reg[7]_i_2__0_n_11\,
      O(5) => \usedw_reg[7]_i_2__0_n_12\,
      O(4) => \usedw_reg[7]_i_2__0_n_13\,
      O(3) => \usedw_reg[7]_i_2__0_n_14\,
      O(2) => \usedw_reg[7]_i_2__0_n_15\,
      O(1) => \usedw_reg[7]_i_2__0_n_16\,
      O(0) => \usedw_reg[7]_i_2__0_n_17\,
      S(7) => '0',
      S(6) => \usedw[7]_i_4__0_n_2\,
      S(5) => \usedw[7]_i_5__0_n_2\,
      S(4) => \usedw[7]_i_6__1_n_2\,
      S(3) => \usedw[7]_i_7__1_n_2\,
      S(2) => \usedw[7]_i_8__1_n_2\,
      S(1) => \usedw[7]_i_9__1_n_2\,
      S(0) => \usedw[7]_i_10__0_n_2\
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__0_n_2\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__0_n_2\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__0_n_2\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__0_n_2\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__0_n_2\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__0_n_2\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__0_n_2\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__0_n_2\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__0_n_2\
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_4__0_n_2\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_5_n_2\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__0_n_2\
    );
\waddr[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__0_n_2\
    );
\waddr[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_5_n_2\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => \waddr[0]_i_1__0_n_2\,
      Q => waddr(0),
      R => \^sr\(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => \waddr[1]_i_1__0_n_2\,
      Q => waddr(1),
      R => \^sr\(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => \waddr[2]_i_1__0_n_2\,
      Q => waddr(2),
      R => \^sr\(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => \waddr[3]_i_1__0_n_2\,
      Q => waddr(3),
      R => \^sr\(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => \waddr[4]_i_1__0_n_2\,
      Q => waddr(4),
      R => \^sr\(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => \waddr[5]_i_1__0_n_2\,
      Q => waddr(5),
      R => \^sr\(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => \waddr[6]_i_1__0_n_2\,
      Q => waddr(6),
      R => \^sr\(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[7]_0\(0),
      D => \waddr[7]_i_2__0_n_2\,
      Q => waddr(7),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_buffer__parameterized0\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    dout_valid_reg_0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_CUDma_RVALID : in STD_LOGIC;
    dout_valid_reg_1 : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_buffer__parameterized0\ : entity is "CuDmaController_CUDma_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_buffer__parameterized0\ is
  signal beat_valid : STD_LOGIC;
  signal \dout_valid_i_1__1_n_2\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_2\ : STD_LOGIC;
  signal \empty_n_i_2__2_n_2\ : STD_LOGIC;
  signal \empty_n_i_3__2_n_2\ : STD_LOGIC;
  signal empty_n_reg_n_2 : STD_LOGIC;
  signal \full_n_i_1__3_n_2\ : STD_LOGIC;
  signal \full_n_i_2__7_n_2\ : STD_LOGIC;
  signal \full_n_i_3__5_n_2\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \usedw[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_10__1_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_3__0_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_4__1_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_5__1_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_6__0_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_7__0_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_8__0_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_9__0_n_2\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \usedw_reg[7]_i_2__1_n_11\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_12\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_13\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_14\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_15\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_16\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_17\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_4\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_5\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_6\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_7\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_8\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_9\ : STD_LOGIC;
  signal \NLW_usedw_reg[7]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_usedw_reg[7]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_valid_i_1__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \full_n_i_4__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__1\ : label is "soft_lutpair96";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  full_n_reg_0 <= \^full_n_reg_0\;
\bus_equal_gen.rdata_valid_t_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => beat_valid,
      I1 => rdata_ack_t,
      I2 => dout_valid_reg_1,
      O => dout_valid_reg_0
    );
\dout_valid_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2F0"
    )
        port map (
      I0 => dout_valid_reg_1,
      I1 => rdata_ack_t,
      I2 => empty_n_reg_n_2,
      I3 => beat_valid,
      O => \dout_valid_i_1__1_n_2\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__1_n_2\,
      Q => beat_valid,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0FE0E0E0"
    )
        port map (
      I0 => \empty_n_i_2__2_n_2\,
      I1 => \empty_n_i_3__2_n_2\,
      I2 => pop,
      I3 => m_axi_CUDma_RVALID,
      I4 => \^full_n_reg_0\,
      I5 => empty_n_reg_n_2,
      O => \empty_n_i_1__0_n_2\
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(1),
      I2 => usedw_reg(0),
      I3 => usedw_reg(5),
      O => \empty_n_i_2__2_n_2\
    );
\empty_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(2),
      I2 => usedw_reg(7),
      I3 => usedw_reg(6),
      O => \empty_n_i_3__2_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_2\,
      Q => empty_n_reg_n_2,
      R => SR(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFF55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__7_n_2\,
      I2 => \full_n_i_3__5_n_2\,
      I3 => pop,
      I4 => m_axi_CUDma_RVALID,
      I5 => \^full_n_reg_0\,
      O => \full_n_i_1__3_n_2\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => usedw_reg(1),
      I2 => usedw_reg(7),
      I3 => usedw_reg(6),
      O => \full_n_i_2__7_n_2\
    );
\full_n_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(3),
      I2 => usedw_reg(5),
      I3 => usedw_reg(2),
      O => \full_n_i_3__5_n_2\
    );
\full_n_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4CC"
    )
        port map (
      I0 => beat_valid,
      I1 => empty_n_reg_n_2,
      I2 => rdata_ack_t,
      I3 => dout_valid_reg_1,
      O => pop
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_2\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\usedw[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__1_n_2\
    );
\usedw[7]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => pop,
      I2 => m_axi_CUDma_RVALID,
      I3 => \^full_n_reg_0\,
      O => \usedw[7]_i_10__1_n_2\
    );
\usedw[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787888877778888"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => m_axi_CUDma_RVALID,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      I4 => empty_n_reg_n_2,
      I5 => beat_valid,
      O => \usedw[7]_i_1__0_n_2\
    );
\usedw[7]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[7]_i_3__0_n_2\
    );
\usedw[7]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[7]_i_4__1_n_2\
    );
\usedw[7]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[7]_i_5__1_n_2\
    );
\usedw[7]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[7]_i_6__0_n_2\
    );
\usedw[7]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[7]_i_7__0_n_2\
    );
\usedw[7]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[7]_i_8__0_n_2\
    );
\usedw[7]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[7]_i_9__0_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => \usedw[0]_i_1__1_n_2\,
      Q => usedw_reg(0),
      R => SR(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => \usedw_reg[7]_i_2__1_n_17\,
      Q => usedw_reg(1),
      R => SR(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => \usedw_reg[7]_i_2__1_n_16\,
      Q => usedw_reg(2),
      R => SR(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => \usedw_reg[7]_i_2__1_n_15\,
      Q => usedw_reg(3),
      R => SR(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => \usedw_reg[7]_i_2__1_n_14\,
      Q => usedw_reg(4),
      R => SR(0)
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => \usedw_reg[7]_i_2__1_n_13\,
      Q => usedw_reg(5),
      R => SR(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => \usedw_reg[7]_i_2__1_n_12\,
      Q => usedw_reg(6),
      R => SR(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => \usedw_reg[7]_i_2__1_n_11\,
      Q => usedw_reg(7),
      R => SR(0)
    );
\usedw_reg[7]_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => usedw_reg(0),
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_usedw_reg[7]_i_2__1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \usedw_reg[7]_i_2__1_n_4\,
      CO(4) => \usedw_reg[7]_i_2__1_n_5\,
      CO(3) => \usedw_reg[7]_i_2__1_n_6\,
      CO(2) => \usedw_reg[7]_i_2__1_n_7\,
      CO(1) => \usedw_reg[7]_i_2__1_n_8\,
      CO(0) => \usedw_reg[7]_i_2__1_n_9\,
      DI(7 downto 6) => B"00",
      DI(5 downto 1) => usedw_reg(5 downto 1),
      DI(0) => \usedw[7]_i_3__0_n_2\,
      O(7) => \NLW_usedw_reg[7]_i_2__1_O_UNCONNECTED\(7),
      O(6) => \usedw_reg[7]_i_2__1_n_11\,
      O(5) => \usedw_reg[7]_i_2__1_n_12\,
      O(4) => \usedw_reg[7]_i_2__1_n_13\,
      O(3) => \usedw_reg[7]_i_2__1_n_14\,
      O(2) => \usedw_reg[7]_i_2__1_n_15\,
      O(1) => \usedw_reg[7]_i_2__1_n_16\,
      O(0) => \usedw_reg[7]_i_2__1_n_17\,
      S(7) => '0',
      S(6) => \usedw[7]_i_4__1_n_2\,
      S(5) => \usedw[7]_i_5__1_n_2\,
      S(4) => \usedw[7]_i_6__0_n_2\,
      S(3) => \usedw[7]_i_7__0_n_2\,
      S(2) => \usedw[7]_i_8__0_n_2\,
      S(1) => \usedw[7]_i_9__0_n_2\,
      S(0) => \usedw[7]_i_10__1_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    fifo_burst_ready : out STD_LOGIC;
    \sect_len_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_len_buf_reg[4]\ : out STD_LOGIC;
    m_axi_CUDma_WREADY_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data_valid : in STD_LOGIC;
    \bus_equal_gen.WLAST_Dummy_reg\ : in STD_LOGIC;
    m_axi_CUDma_WREADY : in STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[0]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.awlen_buf_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_CUDma_WLAST : in STD_LOGIC;
    push : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_fifo is
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_equal_gen.WLAST_Dummy_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_4_n_2\ : STD_LOGIC;
  signal \data_vld_i_1__1_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_i_2__0_n_2\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_2\ : STD_LOGIC;
  signal empty_n_i_4_n_2 : STD_LOGIC;
  signal empty_n_i_5_n_2 : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal full_n4_out : STD_LOGIC;
  signal \full_n_i_1__4_n_2\ : STD_LOGIC;
  signal \full_n_i_3__2_n_2\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal next_burst : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[2]_i_2__0_n_2\ : STD_LOGIC;
  signal \pout[2]_i_3_n_2\ : STD_LOGIC;
  signal \pout[2]_i_4_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sect_len_buf_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sect_len_buf_reg[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.WLAST_Dummy_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[7]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[3]_i_1\ : label is "soft_lutpair145";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute SOFT_HLUTNM of \pout[1]_i_1__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \pout[2]_i_2__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \pout[2]_i_3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \pout[2]_i_4\ : label is "soft_lutpair142";
begin
  burst_valid <= \^burst_valid\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \sect_len_buf_reg[3]\(3 downto 0) <= \^sect_len_buf_reg[3]\(3 downto 0);
  \sect_len_buf_reg[4]\ <= \^sect_len_buf_reg[4]\;
\bus_equal_gen.WLAST_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => next_burst,
      I1 => m_axi_CUDma_WREADY,
      I2 => \bus_equal_gen.WLAST_Dummy_reg\,
      I3 => m_axi_CUDma_WLAST,
      O => m_axi_CUDma_WREADY_0
    );
\bus_equal_gen.WLAST_Dummy_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004004"
    )
        port map (
      I0 => empty_n_i_5_n_2,
      I1 => empty_n_i_4_n_2,
      I2 => \^q\(2),
      I3 => Q(2),
      I4 => \bus_equal_gen.WLAST_Dummy_i_3_n_2\,
      I5 => \empty_n_i_2__0_n_2\,
      O => next_burst
    );
\bus_equal_gen.WLAST_Dummy_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"75FF"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => m_axi_CUDma_WREADY,
      I2 => \bus_equal_gen.WLAST_Dummy_reg\,
      I3 => data_valid,
      O => \bus_equal_gen.WLAST_Dummy_i_3_n_2\
    );
\bus_equal_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_burst,
      I1 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\could_multi_bursts.awlen_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[0]\(0),
      I1 => \^sect_len_buf_reg[4]\,
      O => \^sect_len_buf_reg[3]\(0)
    );
\could_multi_bursts.awlen_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[0]\(1),
      I1 => \^sect_len_buf_reg[4]\,
      O => \^sect_len_buf_reg[3]\(1)
    );
\could_multi_bursts.awlen_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[0]\(2),
      I1 => \^sect_len_buf_reg[4]\,
      O => \^sect_len_buf_reg[3]\(2)
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[0]\(3),
      I1 => \^sect_len_buf_reg[4]\,
      O => \^sect_len_buf_reg[3]\(3)
    );
\could_multi_bursts.awlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_3_n_2\,
      I1 => \could_multi_bursts.awlen_buf_reg[0]\(4),
      I2 => \could_multi_bursts.awlen_buf_reg[0]_0\(0),
      I3 => \could_multi_bursts.awlen_buf_reg[0]\(9),
      I4 => \could_multi_bursts.awlen_buf_reg[0]_0\(5),
      I5 => \could_multi_bursts.awlen_buf[3]_i_4_n_2\,
      O => \^sect_len_buf_reg[4]\
    );
\could_multi_bursts.awlen_buf[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[0]\(8),
      I1 => \could_multi_bursts.awlen_buf_reg[0]_0\(4),
      I2 => \could_multi_bursts.awlen_buf_reg[0]\(7),
      I3 => \could_multi_bursts.awlen_buf_reg[0]_0\(3),
      O => \could_multi_bursts.awlen_buf[3]_i_3_n_2\
    );
\could_multi_bursts.awlen_buf[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[0]\(5),
      I1 => \could_multi_bursts.awlen_buf_reg[0]_0\(1),
      I2 => \could_multi_bursts.awlen_buf_reg[0]\(6),
      I3 => \could_multi_bursts.awlen_buf_reg[0]_0\(2),
      O => \could_multi_bursts.awlen_buf[3]_i_4_n_2\
    );
\data_vld_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC4FFFFFFFF"
    )
        port map (
      I0 => pop0,
      I1 => data_vld_reg_n_2,
      I2 => \pout_reg_n_2_[2]\,
      I3 => \pout_reg_n_2_[0]\,
      I4 => \pout_reg_n_2_[1]\,
      I5 => \pout[2]_i_3_n_2\,
      O => \data_vld_i_1__1_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_2\,
      Q => data_vld_reg_n_2,
      R => SR(0)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFFF"
    )
        port map (
      I0 => \empty_n_i_2__0_n_2\,
      I1 => \empty_n_i_3__0_n_2\,
      I2 => empty_n_i_4_n_2,
      I3 => empty_n_i_5_n_2,
      I4 => \^burst_valid\,
      O => pop0
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => Q(1),
      I1 => \^q\(1),
      I2 => Q(0),
      I3 => \^q\(0),
      O => \empty_n_i_2__0_n_2\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F6FFF6FFFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => Q(2),
      I2 => data_valid,
      I3 => \bus_equal_gen.WLAST_Dummy_reg\,
      I4 => m_axi_CUDma_WREADY,
      I5 => \^burst_valid\,
      O => \empty_n_i_3__0_n_2\
    );
empty_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(7),
      I3 => Q(6),
      O => empty_n_i_4_n_2
    );
empty_n_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6FFFF66F666F6"
    )
        port map (
      I0 => Q(3),
      I1 => \^q\(3),
      I2 => Q(0),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => Q(1),
      O => empty_n_i_5_n_2
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_2,
      Q => \^burst_valid\,
      R => SR(0)
    );
\full_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5D5D5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_burst_ready\,
      I2 => full_n4_out,
      I3 => data_vld_reg_n_2,
      I4 => pop0,
      O => \full_n_i_1__4_n_2\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \full_n_i_3__2_n_2\,
      I1 => \pout_reg_n_2_[0]\,
      I2 => \in\(0),
      I3 => \could_multi_bursts.next_loop\,
      I4 => pop0,
      I5 => data_vld_reg_n_2,
      O => full_n4_out
    );
\full_n_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pout_reg_n_2_[1]\,
      I1 => \pout_reg_n_2_[2]\,
      O => \full_n_i_3__2_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_2\,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^sect_len_buf_reg[3]\(0),
      Q => \mem_reg[4][0]_srl5_n_2\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^sect_len_buf_reg[3]\(1),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^sect_len_buf_reg[3]\(2),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^sect_len_buf_reg[3]\(3),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\pout[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1__2_n_2\
    );
\pout[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pout[2]_i_4_n_2\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      O => \pout[1]_i_1__1_n_2\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00000000FF0000"
    )
        port map (
      I0 => \pout_reg_n_2_[1]\,
      I1 => \pout_reg_n_2_[0]\,
      I2 => \pout_reg_n_2_[2]\,
      I3 => \pout[2]_i_3_n_2\,
      I4 => data_vld_reg_n_2,
      I5 => pop0,
      O => \pout[2]_i_1__0_n_2\
    );
\pout[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9CC6"
    )
        port map (
      I0 => \pout[2]_i_4_n_2\,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[1]\,
      O => \pout[2]_i_2__0_n_2\
    );
\pout[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \in\(0),
      I1 => \could_multi_bursts.next_loop\,
      O => \pout[2]_i_3_n_2\
    );
\pout[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \in\(0),
      I1 => \could_multi_bursts.next_loop\,
      I2 => pop0,
      I3 => data_vld_reg_n_2,
      O => \pout[2]_i_4_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__0_n_2\,
      D => \pout[0]_i_1__2_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__0_n_2\,
      D => \pout[1]_i_1__1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__0_n_2\,
      D => \pout[2]_i_2__0_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_2\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \^q\(1),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \^q\(2),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \^q\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_fifo__parameterized0\ is
  port (
    fifo_wreq_valid : out STD_LOGIC;
    rs2f_wreq_ack : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[32]_0\ : out STD_LOGIC;
    \q_reg[39]_0\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[38]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \sect_cnt_reg[19]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wreq_handling_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \sect_cnt_reg[19]_0\ : in STD_LOGIC;
    \sect_cnt_reg[19]_1\ : in STD_LOGIC;
    sect_cnt0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    last_sect_carry : in STD_LOGIC_VECTOR ( 19 downto 0 );
    p_26_in : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \align_len_reg[31]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_0\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    last_sect_carry_0 : in STD_LOGIC_VECTOR ( 19 downto 0 );
    push : in STD_LOGIC;
    \q_reg[39]_1\ : in STD_LOGIC_VECTOR ( 37 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_fifo__parameterized0\ : entity is "CuDmaController_CUDma_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_fifo__parameterized0\ is
  signal \data_vld_i_1__2_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \^fifo_wreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__5_n_2\ : STD_LOGIC;
  signal \full_n_i_2__5_n_2\ : STD_LOGIC;
  signal \invalid_len_event_i_2__0_n_2\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][33]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][34]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][35]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][36]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][37]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][38]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][39]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_2\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1__3_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_2__2_n_2\ : STD_LOGIC;
  signal \pout[2]_i_3__0_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal \^q_reg[32]_0\ : STD_LOGIC;
  signal \^q_reg[39]_0\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \^rs2f_wreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of fifo_wreq_valid_buf_i_1 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \full_n_i_2__5\ : label is "soft_lutpair159";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][33]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][33]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][34]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][34]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][35]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][35]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][36]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][36]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][37]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][37]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][38]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][38]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][39]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][39]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \pout[1]_i_1__3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \pout[2]_i_2__2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \pout[2]_i_3__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair157";
begin
  fifo_wreq_valid <= \^fifo_wreq_valid\;
  \q_reg[32]_0\ <= \^q_reg[32]_0\;
  \q_reg[39]_0\(37 downto 0) <= \^q_reg[39]_0\(37 downto 0);
  rs2f_wreq_ack <= \^rs2f_wreq_ack\;
\align_len[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F00FFFF"
    )
        port map (
      I0 => p_26_in,
      I1 => CO(0),
      I2 => \align_len_reg[31]\,
      I3 => \^q_reg[32]_0\,
      I4 => ap_rst_n,
      O => wreq_handling_reg_1(0)
    );
\align_len[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => \align_len_reg[31]\,
      I1 => CO(0),
      I2 => p_26_in,
      I3 => \^fifo_wreq_valid\,
      O => wreq_handling_reg(0)
    );
\data_vld_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF0000FFFFFFFF"
    )
        port map (
      I0 => \pout_reg_n_2_[1]\,
      I1 => \pout_reg_n_2_[0]\,
      I2 => \pout_reg_n_2_[2]\,
      I3 => pop0,
      I4 => data_vld_reg_n_2,
      I5 => \pout[2]_i_3__0_n_2\,
      O => \data_vld_i_1__2_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__2_n_2\,
      Q => data_vld_reg_n_2,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDD5D5DFFFFFFFF"
    )
        port map (
      I0 => \align_len_reg[31]\,
      I1 => CO(0),
      I2 => \q_reg[0]_0\,
      I3 => \q_reg[0]_1\,
      I4 => \could_multi_bursts.next_loop\,
      I5 => \^fifo_wreq_valid\,
      O => pop0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_2,
      Q => \^fifo_wreq_valid\,
      R => SR(0)
    );
fifo_wreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \sect_cnt_reg[19]_0\,
      I2 => p_26_in,
      I3 => CO(0),
      I4 => \align_len_reg[31]\,
      O => E(0)
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDD5DDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^rs2f_wreq_ack\,
      I2 => full_n_reg_0(0),
      I3 => \full_n_i_2__5_n_2\,
      I4 => data_vld_reg_n_2,
      I5 => pop0,
      O => \full_n_i_1__5_n_2\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \pout_reg_n_2_[1]\,
      I1 => \pout_reg_n_2_[0]\,
      I2 => \pout_reg_n_2_[2]\,
      O => \full_n_i_2__5_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_2\,
      Q => \^rs2f_wreq_ack\,
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(37),
      O => S(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(36),
      O => \q_reg[38]_0\(6)
    );
\i__carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(35),
      O => \q_reg[38]_0\(5)
    );
\i__carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(34),
      O => \q_reg[38]_0\(4)
    );
\i__carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(33),
      O => \q_reg[38]_0\(3)
    );
\i__carry_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(32),
      O => \q_reg[38]_0\(2)
    );
\i__carry_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(31),
      O => \q_reg[38]_0\(1)
    );
\i__carry_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[39]_0\(30),
      O => \q_reg[38]_0\(0)
    );
\invalid_len_event_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \invalid_len_event_i_2__0_n_2\,
      I1 => \^q_reg[39]_0\(30),
      I2 => \^q_reg[39]_0\(31),
      I3 => \^q_reg[39]_0\(32),
      O => \^q_reg[32]_0\
    );
\invalid_len_event_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^q_reg[39]_0\(33),
      I1 => \^q_reg[39]_0\(34),
      I2 => \^q_reg[39]_0\(35),
      I3 => \^q_reg[39]_0\(36),
      I4 => \^q_reg[39]_0\(37),
      I5 => \^fifo_wreq_valid\,
      O => \invalid_len_event_i_2__0_n_2\
    );
\last_sect_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => last_sect_carry(19),
      I1 => last_sect_carry_0(19),
      I2 => last_sect_carry(18),
      I3 => last_sect_carry_0(18),
      O => \sect_cnt_reg[19]\(6)
    );
\last_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry_0(16),
      I1 => last_sect_carry(16),
      I2 => last_sect_carry_0(15),
      I3 => last_sect_carry(15),
      I4 => last_sect_carry(17),
      I5 => last_sect_carry_0(17),
      O => \sect_cnt_reg[19]\(5)
    );
\last_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry_0(12),
      I1 => last_sect_carry(12),
      I2 => last_sect_carry_0(13),
      I3 => last_sect_carry(13),
      I4 => last_sect_carry(14),
      I5 => last_sect_carry_0(14),
      O => \sect_cnt_reg[19]\(4)
    );
\last_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry_0(9),
      I1 => last_sect_carry(9),
      I2 => last_sect_carry_0(10),
      I3 => last_sect_carry(10),
      I4 => last_sect_carry(11),
      I5 => last_sect_carry_0(11),
      O => \sect_cnt_reg[19]\(3)
    );
\last_sect_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry(7),
      I1 => last_sect_carry_0(7),
      I2 => last_sect_carry(6),
      I3 => last_sect_carry_0(6),
      I4 => last_sect_carry(8),
      I5 => last_sect_carry_0(8),
      O => \sect_cnt_reg[19]\(2)
    );
\last_sect_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry_0(3),
      I1 => last_sect_carry(3),
      I2 => last_sect_carry_0(4),
      I3 => last_sect_carry(4),
      I4 => last_sect_carry(5),
      I5 => last_sect_carry_0(5),
      O => \sect_cnt_reg[19]\(1)
    );
\last_sect_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry(0),
      I1 => last_sect_carry_0(0),
      I2 => last_sect_carry(1),
      I3 => last_sect_carry_0(1),
      I4 => last_sect_carry(2),
      I5 => last_sect_carry_0(2),
      O => \sect_cnt_reg[19]\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(0),
      Q => \mem_reg[4][0]_srl5_n_2\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(10),
      Q => \mem_reg[4][10]_srl5_n_2\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(11),
      Q => \mem_reg[4][11]_srl5_n_2\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(12),
      Q => \mem_reg[4][12]_srl5_n_2\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(13),
      Q => \mem_reg[4][13]_srl5_n_2\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(14),
      Q => \mem_reg[4][14]_srl5_n_2\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(15),
      Q => \mem_reg[4][15]_srl5_n_2\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(16),
      Q => \mem_reg[4][16]_srl5_n_2\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(17),
      Q => \mem_reg[4][17]_srl5_n_2\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(18),
      Q => \mem_reg[4][18]_srl5_n_2\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(19),
      Q => \mem_reg[4][19]_srl5_n_2\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(1),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(20),
      Q => \mem_reg[4][20]_srl5_n_2\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(21),
      Q => \mem_reg[4][21]_srl5_n_2\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(22),
      Q => \mem_reg[4][22]_srl5_n_2\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(23),
      Q => \mem_reg[4][23]_srl5_n_2\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(24),
      Q => \mem_reg[4][24]_srl5_n_2\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(25),
      Q => \mem_reg[4][25]_srl5_n_2\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(26),
      Q => \mem_reg[4][26]_srl5_n_2\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(27),
      Q => \mem_reg[4][27]_srl5_n_2\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(28),
      Q => \mem_reg[4][28]_srl5_n_2\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(29),
      Q => \mem_reg[4][29]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(2),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(30),
      Q => \mem_reg[4][32]_srl5_n_2\
    );
\mem_reg[4][33]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(31),
      Q => \mem_reg[4][33]_srl5_n_2\
    );
\mem_reg[4][34]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(32),
      Q => \mem_reg[4][34]_srl5_n_2\
    );
\mem_reg[4][35]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(33),
      Q => \mem_reg[4][35]_srl5_n_2\
    );
\mem_reg[4][36]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(34),
      Q => \mem_reg[4][36]_srl5_n_2\
    );
\mem_reg[4][37]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(35),
      Q => \mem_reg[4][37]_srl5_n_2\
    );
\mem_reg[4][38]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(36),
      Q => \mem_reg[4][38]_srl5_n_2\
    );
\mem_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(37),
      Q => \mem_reg[4][39]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(3),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(4),
      Q => \mem_reg[4][4]_srl5_n_2\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(5),
      Q => \mem_reg[4][5]_srl5_n_2\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(6),
      Q => \mem_reg[4][6]_srl5_n_2\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(7),
      Q => \mem_reg[4][7]_srl5_n_2\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(8),
      Q => \mem_reg[4][8]_srl5_n_2\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[39]_1\(9),
      Q => \mem_reg[4][9]_srl5_n_2\
    );
\pout[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1__3_n_2\
    );
\pout[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF4040BF"
    )
        port map (
      I0 => pop0,
      I1 => full_n_reg_0(0),
      I2 => \^rs2f_wreq_ack\,
      I3 => \pout_reg_n_2_[1]\,
      I4 => \pout_reg_n_2_[0]\,
      O => \pout[1]_i_1__3_n_2\
    );
\pout[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0000FF00000000"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[0]\,
      I2 => \pout_reg_n_2_[1]\,
      I3 => pop0,
      I4 => \pout[2]_i_3__0_n_2\,
      I5 => data_vld_reg_n_2,
      O => \pout[2]_i_1__1_n_2\
    );
\pout[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE71118"
    )
        port map (
      I0 => \pout_reg_n_2_[1]\,
      I1 => \pout_reg_n_2_[0]\,
      I2 => pop0,
      I3 => \pout[2]_i_3__0_n_2\,
      I4 => \pout_reg_n_2_[2]\,
      O => \pout[2]_i_2__2_n_2\
    );
\pout[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rs2f_wreq_ack\,
      I1 => full_n_reg_0(0),
      O => \pout[2]_i_3__0_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__1_n_2\,
      D => \pout[0]_i_1__3_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__1_n_2\,
      D => \pout[1]_i_1__3_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__1_n_2\,
      D => \pout[2]_i_2__2_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_2\,
      Q => \^q_reg[39]_0\(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_2\,
      Q => \^q_reg[39]_0\(10),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_2\,
      Q => \^q_reg[39]_0\(11),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][12]_srl5_n_2\,
      Q => \^q_reg[39]_0\(12),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][13]_srl5_n_2\,
      Q => \^q_reg[39]_0\(13),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][14]_srl5_n_2\,
      Q => \^q_reg[39]_0\(14),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][15]_srl5_n_2\,
      Q => \^q_reg[39]_0\(15),
      R => SR(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][16]_srl5_n_2\,
      Q => \^q_reg[39]_0\(16),
      R => SR(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][17]_srl5_n_2\,
      Q => \^q_reg[39]_0\(17),
      R => SR(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][18]_srl5_n_2\,
      Q => \^q_reg[39]_0\(18),
      R => SR(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][19]_srl5_n_2\,
      Q => \^q_reg[39]_0\(19),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \^q_reg[39]_0\(1),
      R => SR(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][20]_srl5_n_2\,
      Q => \^q_reg[39]_0\(20),
      R => SR(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][21]_srl5_n_2\,
      Q => \^q_reg[39]_0\(21),
      R => SR(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][22]_srl5_n_2\,
      Q => \^q_reg[39]_0\(22),
      R => SR(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][23]_srl5_n_2\,
      Q => \^q_reg[39]_0\(23),
      R => SR(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][24]_srl5_n_2\,
      Q => \^q_reg[39]_0\(24),
      R => SR(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][25]_srl5_n_2\,
      Q => \^q_reg[39]_0\(25),
      R => SR(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][26]_srl5_n_2\,
      Q => \^q_reg[39]_0\(26),
      R => SR(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][27]_srl5_n_2\,
      Q => \^q_reg[39]_0\(27),
      R => SR(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][28]_srl5_n_2\,
      Q => \^q_reg[39]_0\(28),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_2\,
      Q => \^q_reg[39]_0\(29),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \^q_reg[39]_0\(2),
      R => SR(0)
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][32]_srl5_n_2\,
      Q => \^q_reg[39]_0\(30),
      R => SR(0)
    );
\q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][33]_srl5_n_2\,
      Q => \^q_reg[39]_0\(31),
      R => SR(0)
    );
\q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][34]_srl5_n_2\,
      Q => \^q_reg[39]_0\(32),
      R => SR(0)
    );
\q_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][35]_srl5_n_2\,
      Q => \^q_reg[39]_0\(33),
      R => SR(0)
    );
\q_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][36]_srl5_n_2\,
      Q => \^q_reg[39]_0\(34),
      R => SR(0)
    );
\q_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][37]_srl5_n_2\,
      Q => \^q_reg[39]_0\(35),
      R => SR(0)
    );
\q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][38]_srl5_n_2\,
      Q => \^q_reg[39]_0\(36),
      R => SR(0)
    );
\q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][39]_srl5_n_2\,
      Q => \^q_reg[39]_0\(37),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \^q_reg[39]_0\(3),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_2\,
      Q => \^q_reg[39]_0\(4),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_2\,
      Q => \^q_reg[39]_0\(5),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_2\,
      Q => \^q_reg[39]_0\(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_2\,
      Q => \^q_reg[39]_0\(7),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_2\,
      Q => \^q_reg[39]_0\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_2\,
      Q => \^q_reg[39]_0\(9),
      R => SR(0)
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A800ABFF"
    )
        port map (
      I0 => Q(0),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      I4 => last_sect_carry(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => Q(10),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      I4 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => Q(11),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      I4 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => Q(12),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      I4 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => Q(13),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      I4 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => Q(14),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      I4 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => Q(15),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      I4 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => Q(16),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      I4 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => Q(17),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      I4 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => Q(18),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      I4 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDDC"
    )
        port map (
      I0 => \align_len_reg[31]\,
      I1 => p_26_in,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \^fifo_wreq_valid\,
      O => wreq_handling_reg_0(0)
    );
\sect_cnt[19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => Q(19),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      I4 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => Q(1),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      I4 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => Q(2),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      I4 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => Q(3),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      I4 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => Q(4),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      I4 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => Q(5),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      I4 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => Q(6),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      I4 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => Q(7),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      I4 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => Q(8),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      I4 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => Q(9),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      I4 => sect_cnt0(8),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_fifo__parameterized1\ is
  port (
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    next_resp0 : out STD_LOGIC;
    push : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    next_resp : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \could_multi_bursts.awaddr_buf_reg[2]\ : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[1]_1\ : in STD_LOGIC;
    next_resp_reg : in STD_LOGIC;
    m_axi_CUDma_BVALID : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_fifo__parameterized1\ : entity is "CuDmaController_CUDma_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_fifo__parameterized1\ is
  signal aw2b_awdata : STD_LOGIC_VECTOR ( 1 to 1 );
  signal aw2b_bdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_vld_i_1__3_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal fifo_resp_ready : STD_LOGIC;
  signal \full_n_i_1__6_n_2\ : STD_LOGIC;
  signal \full_n_i_2__3_n_2\ : STD_LOGIC;
  signal \full_n_i_3__3_n_2\ : STD_LOGIC;
  signal \full_n_i_4__0_n_2\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_2\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_2\ : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1__4_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1__2_n_2\ : STD_LOGIC;
  signal \pout[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \pout[3]_i_3__0_n_2\ : STD_LOGIC;
  signal \pout[3]_i_4__0_n_2\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_vld_i_1__3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \full_n_i_2__3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \full_n_i_3__3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \full_n_i_4__0\ : label is "soft_lutpair148";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\CuDmaController_CUDma_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \pout[0]_i_1__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \pout[1]_i_1__4\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \pout[2]_i_1__2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \pout[3]_i_2__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \pout[3]_i_3__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \pout[3]_i_4__0\ : label is "soft_lutpair146";
begin
\could_multi_bursts.awaddr_buf[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf_reg[2]\,
      I1 => fifo_resp_ready,
      I2 => fifo_burst_ready,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5D00"
    )
        port map (
      I0 => \pout[3]_i_3__0_n_2\,
      I1 => need_wrsp,
      I2 => next_resp,
      I3 => data_vld_reg_n_2,
      I4 => \could_multi_bursts.next_loop\,
      O => \data_vld_i_1__3_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__3_n_2\,
      Q => data_vld_reg_n_2,
      R => SR(0)
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      O => pop0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_2,
      Q => need_wrsp,
      R => SR(0)
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDDD5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => fifo_resp_ready,
      I2 => \full_n_i_2__3_n_2\,
      I3 => \full_n_i_3__3_n_2\,
      I4 => \pout_reg__0\(1),
      I5 => \full_n_i_4__0_n_2\,
      O => \full_n_i_1__6_n_2\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \could_multi_bursts.next_loop\,
      I2 => need_wrsp,
      I3 => next_resp,
      I4 => data_vld_reg_n_2,
      O => \full_n_i_2__3_n_2\
    );
\full_n_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg__0\(2),
      I1 => \pout_reg__0\(3),
      O => \full_n_i_3__3_n_2\
    );
\full_n_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => need_wrsp,
      I1 => next_resp,
      I2 => data_vld_reg_n_2,
      O => \full_n_i_4__0_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_2\,
      Q => fifo_resp_ready,
      R => '0'
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => \could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => invalid_len_event_reg2,
      Q => \mem_reg[14][0]_srl15_n_2\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => \could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => aw2b_awdata(1),
      Q => \mem_reg[14][1]_srl15_n_2\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[1]_0\,
      I1 => \q_reg[1]_1\,
      O => aw2b_awdata(1)
    );
next_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => aw2b_bdata(0),
      I3 => next_resp_reg,
      I4 => m_axi_CUDma_BVALID,
      O => next_resp0
    );
\pout[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1__1_n_2\
    );
\pout[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F70808F7"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => need_wrsp,
      I2 => next_resp,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(1),
      O => \pout[1]_i_1__4_n_2\
    );
\pout[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => \pout_reg__0\(0),
      I2 => \pout[3]_i_4__0_n_2\,
      I3 => \pout_reg__0\(2),
      O => \pout[2]_i_1__2_n_2\
    );
\pout[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => next_resp_reg,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => aw2b_bdata(1),
      I4 => aw2b_bdata(0),
      O => push
    );
\pout[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08004844"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => data_vld_reg_n_2,
      I2 => next_resp,
      I3 => need_wrsp,
      I4 => \pout[3]_i_3__0_n_2\,
      O => \pout[3]_i_1__0_n_2\
    );
\pout[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AA9AA"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(0),
      I3 => \pout[3]_i_4__0_n_2\,
      I4 => \pout_reg__0\(2),
      O => \pout[3]_i_2__0_n_2\
    );
\pout[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout_reg__0\(2),
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(1),
      O => \pout[3]_i_3__0_n_2\
    );
\pout[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => \could_multi_bursts.next_loop\,
      O => \pout[3]_i_4__0_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_2\,
      D => \pout[0]_i_1__1_n_2\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_2\,
      D => \pout[1]_i_1__4_n_2\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_2\,
      D => \pout[2]_i_1__2_n_2\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_2\,
      D => \pout[3]_i_2__0_n_2\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][0]_srl15_n_2\,
      Q => aw2b_bdata(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][1]_srl15_n_2\,
      Q => aw2b_bdata(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_fifo__parameterized2\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clear : out STD_LOGIC;
    sel : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bit_reg_490 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[26]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_fifo__parameterized2\ : entity is "CuDmaController_CUDma_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_fifo__parameterized2\ is
  signal CUDma_BVALID : STD_LOGIC;
  signal \ap_CS_fsm[26]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[26]_i_4_n_2\ : STD_LOGIC;
  signal \data_vld_i_1__4_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_i_1__3_n_2\ : STD_LOGIC;
  signal full_n4_out : STD_LOGIC;
  signal \full_n_i_1__7_n_2\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1__2_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1__3_n_2\ : STD_LOGIC;
  signal \pout[2]_i_2__1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_4__0_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[25]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ap_CS_fsm[26]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ap_CS_fsm[26]_i_4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \empty_n_i_1__3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \full_n_i_2__4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \full_n_i_3__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \i_reg_215[7]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \i_reg_215[7]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \pout[0]_i_1__4\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \pout[1]_i_1__2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \pout[2]_i_2__1\ : label is "soft_lutpair152";
begin
  full_n_reg_0 <= \^full_n_reg_0\;
\ap_CS_fsm[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => empty_n_reg_0(2),
      I1 => CUDma_BVALID,
      I2 => empty_n_reg_0(3),
      O => \ap_CS_fsm_reg[2]\(1)
    );
\ap_CS_fsm[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAEAEA"
    )
        port map (
      I0 => \ap_CS_fsm[26]_i_2_n_2\,
      I1 => empty_n_reg_0(1),
      I2 => CO(0),
      I3 => \ap_CS_fsm_reg[26]\(0),
      I4 => \ap_CS_fsm_reg[26]_0\,
      I5 => \ap_CS_fsm[26]_i_4_n_2\,
      O => \ap_CS_fsm_reg[2]\(2)
    );
\ap_CS_fsm[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => empty_n_reg_0(3),
      I1 => CUDma_BVALID,
      O => \ap_CS_fsm[26]_i_2_n_2\
    );
\ap_CS_fsm[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => bit_reg_490,
      I1 => CUDma_BVALID,
      I2 => empty_n_reg_0(4),
      O => \ap_CS_fsm[26]_i_4_n_2\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => empty_n_reg_0(0),
      I1 => empty_n_reg_0(4),
      I2 => CUDma_BVALID,
      I3 => bit_reg_490,
      O => \ap_CS_fsm_reg[2]\(0)
    );
\data_vld_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => \pout_reg_n_2_[1]\,
      I1 => \pout_reg_n_2_[0]\,
      I2 => \pout_reg_n_2_[2]\,
      I3 => pop0,
      I4 => data_vld_reg_n_2,
      I5 => push,
      O => \data_vld_i_1__4_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__4_n_2\,
      Q => data_vld_reg_n_2,
      R => SR(0)
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAAAA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => empty_n_reg_0(4),
      I2 => bit_reg_490,
      I3 => empty_n_reg_0(3),
      I4 => CUDma_BVALID,
      O => \empty_n_i_1__3_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_2\,
      Q => CUDma_BVALID,
      R => SR(0)
    );
\full_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5D5D5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^full_n_reg_0\,
      I2 => full_n4_out,
      I3 => pop0,
      I4 => data_vld_reg_n_2,
      O => \full_n_i_1__7_n_2\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout[2]_i_4__0_n_2\,
      O => full_n4_out
    );
\full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => empty_n_reg_0(4),
      I1 => bit_reg_490,
      I2 => empty_n_reg_0(3),
      I3 => CUDma_BVALID,
      O => pop0
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_2\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\i_reg_215[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => empty_n_reg_0(0),
      I1 => bit_reg_490,
      I2 => CUDma_BVALID,
      I3 => empty_n_reg_0(4),
      O => clear
    );
\i_reg_215[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => empty_n_reg_0(4),
      I1 => CUDma_BVALID,
      I2 => bit_reg_490,
      O => sel
    );
\pout[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1__4_n_2\
    );
\pout[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \pout_reg_n_2_[1]\,
      I1 => \pout_reg_n_2_[0]\,
      I2 => \pout[2]_i_4__0_n_2\,
      O => \pout[1]_i_1__2_n_2\
    );
\pout[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE0000FF000000"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[0]\,
      I2 => \pout_reg_n_2_[1]\,
      I3 => push,
      I4 => data_vld_reg_n_2,
      I5 => pop0,
      O => \pout[2]_i_1__3_n_2\
    );
\pout[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[0]\,
      I2 => \pout_reg_n_2_[1]\,
      I3 => \pout[2]_i_4__0_n_2\,
      O => \pout[2]_i_2__1_n_2\
    );
\pout[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700000000000000"
    )
        port map (
      I0 => empty_n_reg_0(4),
      I1 => bit_reg_490,
      I2 => empty_n_reg_0(3),
      I3 => CUDma_BVALID,
      I4 => data_vld_reg_n_2,
      I5 => push,
      O => \pout[2]_i_4__0_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__3_n_2\,
      D => \pout[0]_i_1__4_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__3_n_2\,
      D => \pout[1]_i_1__2_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__3_n_2\,
      D => \pout[2]_i_2__1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_reg_slice is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    s_ready_t_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    ap_NS_fsm116_out : out STD_LOGIC;
    \ap_CS_fsm_reg[20]\ : out STD_LOGIC;
    \data_p1_reg[39]_0\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    rs2f_wreq_ack : in STD_LOGIC;
    \ap_CS_fsm_reg[21]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_reg_ioackin_CUDma_AWREADY : in STD_LOGIC;
    \data_p1_reg[29]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p1_reg[29]_1\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p2_reg[39]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_ioackin_CUDma_WREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[21]_0\ : in STD_LOGIC;
    \l_reg_226_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_reg_slice is
  signal CUDma_AWREADY : STD_LOGIC;
  signal CUDma_AWVALID : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_ns_fsm116_out\ : STD_LOGIC;
  signal \data_p1[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[10]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[13]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[14]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[17]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[18]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[19]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[21]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[22]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[23]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[25]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[26]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[27]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[29]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[32]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[33]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[34]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[35]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[36]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[37]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[38]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[39]_i_2__0_n_2\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[9]_i_1__1_n_2\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \data_p2[0]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[11]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[12]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[13]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[15]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[16]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[17]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[18]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[19]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[1]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[20]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[21]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[22]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[23]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[24]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[25]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[26]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[27]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[28]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[29]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[2]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[32]_i_2_n_2\ : STD_LOGIC;
  signal \data_p2[39]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[3]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[4]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[5]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[7]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[8]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[9]_i_1_n_2\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__1_n_2\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__0\ : label is "soft_lutpair165";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ap_CS_fsm[18]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ap_CS_fsm[19]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ap_CS_fsm[20]_i_4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \data_p1[32]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \data_p2[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \data_p2[10]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \data_p2[11]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \data_p2[12]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \data_p2[13]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \data_p2[14]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \data_p2[15]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \data_p2[16]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \data_p2[17]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \data_p2[18]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \data_p2[19]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \data_p2[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \data_p2[20]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \data_p2[21]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \data_p2[22]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \data_p2[23]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \data_p2[24]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \data_p2[25]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \data_p2[26]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \data_p2[27]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \data_p2[29]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \data_p2[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \data_p2[32]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \data_p2[3]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \data_p2[4]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \data_p2[5]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \data_p2[6]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \data_p2[7]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \data_p2[8]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \data_p2[9]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \l_reg_226[7]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \mem_reg[4][0]_srl5_i_1__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \state[0]_i_1__1\ : label is "soft_lutpair162";
begin
  Q(0) <= \^q\(0);
  ap_NS_fsm116_out <= \^ap_ns_fsm116_out\;
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"040A"
    )
        port map (
      I0 => \state__0\(0),
      I1 => CUDma_AWVALID,
      I2 => rs2f_wreq_ack,
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5005EA40"
    )
        port map (
      I0 => \state__0\(0),
      I1 => CUDma_AWREADY,
      I2 => CUDma_AWVALID,
      I3 => rs2f_wreq_ack,
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \ap_CS_fsm_reg[21]\(1),
      I1 => ap_reg_ioackin_CUDma_AWREADY,
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => CUDma_AWVALID
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[21]\(0),
      I1 => CUDma_AWREADY,
      I2 => ap_reg_ioackin_CUDma_AWREADY,
      I3 => \ap_CS_fsm_reg[21]\(1),
      O => s_ready_t_reg_0(0)
    );
\ap_CS_fsm[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => CUDma_AWREADY,
      I1 => ap_reg_ioackin_CUDma_AWREADY,
      I2 => \ap_CS_fsm_reg[21]\(1),
      O => \^ap_ns_fsm116_out\
    );
\ap_CS_fsm[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[21]\(3),
      I1 => ap_reg_ioackin_CUDma_AWREADY,
      I2 => CUDma_AWREADY,
      O => \ap_CS_fsm_reg[20]\
    );
\ap_CS_fsm[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0EFE0"
    )
        port map (
      I0 => CUDma_AWREADY,
      I1 => ap_reg_ioackin_CUDma_AWREADY,
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \ap_CS_fsm_reg[21]\(4),
      I4 => ap_reg_ioackin_CUDma_WREADY,
      I5 => \ap_CS_fsm_reg[21]_0\,
      O => s_ready_t_reg_0(1)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^ap_ns_fsm116_out\,
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp0_iter0_reg_0,
      I4 => \ap_CS_fsm_reg[21]\(2),
      O => ap_enable_reg_pp0_iter0_reg
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(0),
      I1 => \data_p1_reg[29]_1\(0),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(0),
      O => \data_p1[0]_i_1__1_n_2\
    );
\data_p1[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(10),
      I1 => \data_p1_reg[29]_1\(10),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(10),
      O => \data_p1[10]_i_1__1_n_2\
    );
\data_p1[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(11),
      I1 => \data_p1_reg[29]_1\(11),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(11),
      O => \data_p1[11]_i_1__1_n_2\
    );
\data_p1[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(12),
      I1 => \data_p1_reg[29]_1\(12),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(12),
      O => \data_p1[12]_i_1__1_n_2\
    );
\data_p1[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(13),
      I1 => \data_p1_reg[29]_1\(13),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(13),
      O => \data_p1[13]_i_1__1_n_2\
    );
\data_p1[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(14),
      I1 => \data_p1_reg[29]_1\(14),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(14),
      O => \data_p1[14]_i_1__1_n_2\
    );
\data_p1[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(15),
      I1 => \data_p1_reg[29]_1\(15),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(15),
      O => \data_p1[15]_i_1__1_n_2\
    );
\data_p1[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(16),
      I1 => \data_p1_reg[29]_1\(16),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(16),
      O => \data_p1[16]_i_1__1_n_2\
    );
\data_p1[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(17),
      I1 => \data_p1_reg[29]_1\(17),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(17),
      O => \data_p1[17]_i_1__1_n_2\
    );
\data_p1[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(18),
      I1 => \data_p1_reg[29]_1\(18),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(18),
      O => \data_p1[18]_i_1__1_n_2\
    );
\data_p1[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(19),
      I1 => \data_p1_reg[29]_1\(19),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(19),
      O => \data_p1[19]_i_1__1_n_2\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(1),
      I1 => \data_p1_reg[29]_1\(1),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(1),
      O => \data_p1[1]_i_1__1_n_2\
    );
\data_p1[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(20),
      I1 => \data_p1_reg[29]_1\(20),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(20),
      O => \data_p1[20]_i_1__1_n_2\
    );
\data_p1[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(21),
      I1 => \data_p1_reg[29]_1\(21),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(21),
      O => \data_p1[21]_i_1__1_n_2\
    );
\data_p1[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(22),
      I1 => \data_p1_reg[29]_1\(22),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(22),
      O => \data_p1[22]_i_1__1_n_2\
    );
\data_p1[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(23),
      I1 => \data_p1_reg[29]_1\(23),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(23),
      O => \data_p1[23]_i_1__1_n_2\
    );
\data_p1[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(24),
      I1 => \data_p1_reg[29]_1\(24),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(24),
      O => \data_p1[24]_i_1__1_n_2\
    );
\data_p1[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(25),
      I1 => \data_p1_reg[29]_1\(25),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(25),
      O => \data_p1[25]_i_1__1_n_2\
    );
\data_p1[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(26),
      I1 => \data_p1_reg[29]_1\(26),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(26),
      O => \data_p1[26]_i_1__1_n_2\
    );
\data_p1[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(27),
      I1 => \data_p1_reg[29]_1\(27),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(27),
      O => \data_p1[27]_i_1__1_n_2\
    );
\data_p1[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(28),
      I1 => \data_p1_reg[29]_1\(28),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(28),
      O => \data_p1[28]_i_1__1_n_2\
    );
\data_p1[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(29),
      I1 => \data_p1_reg[29]_1\(29),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(29),
      O => \data_p1[29]_i_1__1_n_2\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(2),
      I1 => \data_p1_reg[29]_1\(2),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(2),
      O => \data_p1[2]_i_1__1_n_2\
    );
\data_p1[32]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEE0EE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[21]\(3),
      I1 => \data_p2_reg[39]_0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => data_p2(32),
      O => \data_p1[32]_i_1__0_n_2\
    );
\data_p1[33]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F222022"
    )
        port map (
      I0 => \data_p2_reg[39]_0\(1),
      I1 => \ap_CS_fsm_reg[21]\(3),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => data_p2(33),
      O => \data_p1[33]_i_1__0_n_2\
    );
\data_p1[34]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F222022"
    )
        port map (
      I0 => \data_p2_reg[39]_0\(2),
      I1 => \ap_CS_fsm_reg[21]\(3),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => data_p2(34),
      O => \data_p1[34]_i_1__0_n_2\
    );
\data_p1[35]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F222022"
    )
        port map (
      I0 => \data_p2_reg[39]_0\(3),
      I1 => \ap_CS_fsm_reg[21]\(3),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => data_p2(35),
      O => \data_p1[35]_i_1__0_n_2\
    );
\data_p1[36]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F222022"
    )
        port map (
      I0 => \data_p2_reg[39]_0\(4),
      I1 => \ap_CS_fsm_reg[21]\(3),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => data_p2(36),
      O => \data_p1[36]_i_1__0_n_2\
    );
\data_p1[37]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F222022"
    )
        port map (
      I0 => \data_p2_reg[39]_0\(5),
      I1 => \ap_CS_fsm_reg[21]\(3),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => data_p2(37),
      O => \data_p1[37]_i_1__0_n_2\
    );
\data_p1[38]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F222022"
    )
        port map (
      I0 => \data_p2_reg[39]_0\(6),
      I1 => \ap_CS_fsm_reg[21]\(3),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => data_p2(38),
      O => \data_p1[38]_i_1__0_n_2\
    );
\data_p1[39]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222200BB00B0"
    )
        port map (
      I0 => rs2f_wreq_ack,
      I1 => \state__0\(1),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => ap_reg_ioackin_CUDma_AWREADY,
      I4 => \ap_CS_fsm_reg[21]\(1),
      I5 => \state__0\(0),
      O => load_p1
    );
\data_p1[39]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F222022"
    )
        port map (
      I0 => \data_p2_reg[39]_0\(7),
      I1 => \ap_CS_fsm_reg[21]\(3),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => data_p2(39),
      O => \data_p1[39]_i_2__0_n_2\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(3),
      I1 => \data_p1_reg[29]_1\(3),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(3),
      O => \data_p1[3]_i_1__1_n_2\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(4),
      I1 => \data_p1_reg[29]_1\(4),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(4),
      O => \data_p1[4]_i_1__1_n_2\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(5),
      I1 => \data_p1_reg[29]_1\(5),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(5),
      O => \data_p1[5]_i_1__1_n_2\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(6),
      I1 => \data_p1_reg[29]_1\(6),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(6),
      O => \data_p1[6]_i_1__1_n_2\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(7),
      I1 => \data_p1_reg[29]_1\(7),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(7),
      O => \data_p1[7]_i_1__1_n_2\
    );
\data_p1[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(8),
      I1 => \data_p1_reg[29]_1\(8),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(8),
      O => \data_p1[8]_i_1__1_n_2\
    );
\data_p1[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFACACAC00ACAC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(9),
      I1 => \data_p1_reg[29]_1\(9),
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => data_p2(9),
      O => \data_p1[9]_i_1__1_n_2\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(2),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__0_n_2\,
      Q => \data_p1_reg[39]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__0_n_2\,
      Q => \data_p1_reg[39]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__0_n_2\,
      Q => \data_p1_reg[39]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__0_n_2\,
      Q => \data_p1_reg[39]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__0_n_2\,
      Q => \data_p1_reg[39]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__0_n_2\,
      Q => \data_p1_reg[39]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__0_n_2\,
      Q => \data_p1_reg[39]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_2__0_n_2\,
      Q => \data_p1_reg[39]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__1_n_2\,
      Q => \data_p1_reg[39]_0\(9),
      R => '0'
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(0),
      I1 => \data_p1_reg[29]_1\(0),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[0]_i_1_n_2\
    );
\data_p2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(10),
      I1 => \data_p1_reg[29]_1\(10),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[10]_i_1_n_2\
    );
\data_p2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(11),
      I1 => \data_p1_reg[29]_1\(11),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[11]_i_1_n_2\
    );
\data_p2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(12),
      I1 => \data_p1_reg[29]_1\(12),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[12]_i_1_n_2\
    );
\data_p2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(13),
      I1 => \data_p1_reg[29]_1\(13),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[13]_i_1_n_2\
    );
\data_p2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(14),
      I1 => \data_p1_reg[29]_1\(14),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[14]_i_1_n_2\
    );
\data_p2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(15),
      I1 => \data_p1_reg[29]_1\(15),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[15]_i_1_n_2\
    );
\data_p2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(16),
      I1 => \data_p1_reg[29]_1\(16),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[16]_i_1_n_2\
    );
\data_p2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(17),
      I1 => \data_p1_reg[29]_1\(17),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[17]_i_1_n_2\
    );
\data_p2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(18),
      I1 => \data_p1_reg[29]_1\(18),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[18]_i_1_n_2\
    );
\data_p2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(19),
      I1 => \data_p1_reg[29]_1\(19),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[19]_i_1_n_2\
    );
\data_p2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(1),
      I1 => \data_p1_reg[29]_1\(1),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[1]_i_1_n_2\
    );
\data_p2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(20),
      I1 => \data_p1_reg[29]_1\(20),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[20]_i_1_n_2\
    );
\data_p2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(21),
      I1 => \data_p1_reg[29]_1\(21),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[21]_i_1_n_2\
    );
\data_p2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(22),
      I1 => \data_p1_reg[29]_1\(22),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[22]_i_1_n_2\
    );
\data_p2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(23),
      I1 => \data_p1_reg[29]_1\(23),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[23]_i_1_n_2\
    );
\data_p2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(24),
      I1 => \data_p1_reg[29]_1\(24),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[24]_i_1_n_2\
    );
\data_p2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(25),
      I1 => \data_p1_reg[29]_1\(25),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[25]_i_1_n_2\
    );
\data_p2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(26),
      I1 => \data_p1_reg[29]_1\(26),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[26]_i_1_n_2\
    );
\data_p2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(27),
      I1 => \data_p1_reg[29]_1\(27),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[27]_i_1_n_2\
    );
\data_p2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(28),
      I1 => \data_p1_reg[29]_1\(28),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[28]_i_1_n_2\
    );
\data_p2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(29),
      I1 => \data_p1_reg[29]_1\(29),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[29]_i_1_n_2\
    );
\data_p2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(2),
      I1 => \data_p1_reg[29]_1\(2),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[2]_i_1_n_2\
    );
\data_p2[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3200"
    )
        port map (
      I0 => \ap_CS_fsm_reg[21]\(1),
      I1 => ap_reg_ioackin_CUDma_AWREADY,
      I2 => \ap_CS_fsm_reg[21]\(3),
      I3 => CUDma_AWREADY,
      O => load_p2
    );
\data_p2[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[21]\(3),
      I1 => \data_p2_reg[39]_0\(0),
      O => \data_p2[32]_i_2_n_2\
    );
\data_p2[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_reg_ioackin_CUDma_AWREADY,
      I1 => \ap_CS_fsm_reg[21]\(3),
      I2 => CUDma_AWREADY,
      O => \data_p2[39]_i_1__0_n_2\
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(3),
      I1 => \data_p1_reg[29]_1\(3),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[3]_i_1_n_2\
    );
\data_p2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(4),
      I1 => \data_p1_reg[29]_1\(4),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[4]_i_1_n_2\
    );
\data_p2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(5),
      I1 => \data_p1_reg[29]_1\(5),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[5]_i_1_n_2\
    );
\data_p2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(6),
      I1 => \data_p1_reg[29]_1\(6),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[6]_i_1_n_2\
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(7),
      I1 => \data_p1_reg[29]_1\(7),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[7]_i_1_n_2\
    );
\data_p2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(8),
      I1 => \data_p1_reg[29]_1\(8),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[8]_i_1_n_2\
    );
\data_p2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_p1_reg[29]_0\(9),
      I1 => \data_p1_reg[29]_1\(9),
      I2 => \ap_CS_fsm_reg[21]\(3),
      O => \data_p2[9]_i_1_n_2\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[0]_i_1_n_2\,
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[10]_i_1_n_2\,
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[11]_i_1_n_2\,
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[12]_i_1_n_2\,
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[13]_i_1_n_2\,
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[14]_i_1_n_2\,
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[15]_i_1_n_2\,
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[16]_i_1_n_2\,
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[17]_i_1_n_2\,
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[18]_i_1_n_2\,
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[19]_i_1_n_2\,
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[1]_i_1_n_2\,
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[20]_i_1_n_2\,
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[21]_i_1_n_2\,
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[22]_i_1_n_2\,
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[23]_i_1_n_2\,
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[24]_i_1_n_2\,
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[25]_i_1_n_2\,
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[26]_i_1_n_2\,
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[27]_i_1_n_2\,
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[28]_i_1_n_2\,
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[29]_i_1_n_2\,
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[2]_i_1_n_2\,
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[32]_i_2_n_2\,
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[39]_0\(1),
      Q => data_p2(33),
      R => \data_p2[39]_i_1__0_n_2\
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[39]_0\(2),
      Q => data_p2(34),
      R => \data_p2[39]_i_1__0_n_2\
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[39]_0\(3),
      Q => data_p2(35),
      R => \data_p2[39]_i_1__0_n_2\
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[39]_0\(4),
      Q => data_p2(36),
      R => \data_p2[39]_i_1__0_n_2\
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[39]_0\(5),
      Q => data_p2(37),
      R => \data_p2[39]_i_1__0_n_2\
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[39]_0\(6),
      Q => data_p2(38),
      R => \data_p2[39]_i_1__0_n_2\
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[39]_0\(7),
      Q => data_p2(39),
      R => \data_p2[39]_i_1__0_n_2\
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[3]_i_1_n_2\,
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[4]_i_1_n_2\,
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[5]_i_1_n_2\,
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[6]_i_1_n_2\,
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[7]_i_1_n_2\,
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[8]_i_1_n_2\,
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[9]_i_1_n_2\,
      Q => data_p2(9),
      R => '0'
    );
\l_reg_226[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[21]\(1),
      I1 => ap_reg_ioackin_CUDma_AWREADY,
      I2 => CUDma_AWREADY,
      I3 => \l_reg_226_reg[0]\(0),
      O => \ap_CS_fsm_reg[18]\(0)
    );
\mem_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2f_wreq_ack,
      O => push
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => CUDma_AWVALID,
      I1 => \state__0\(1),
      I2 => rs2f_wreq_ack,
      I3 => \state__0\(0),
      I4 => CUDma_AWREADY,
      O => \s_ready_t_i_1__1_n_2\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_2\,
      Q => CUDma_AWREADY,
      R => SR(0)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFF8800"
    )
        port map (
      I0 => CUDma_AWVALID,
      I1 => CUDma_AWREADY,
      I2 => rs2f_wreq_ack,
      I3 => state(1),
      I4 => \^q\(0),
      O => \state[0]_i_1__1_n_2\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFDFDDDDDDDD"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2f_wreq_ack,
      I2 => \ap_CS_fsm_reg[21]\(1),
      I3 => ap_reg_ioackin_CUDma_AWREADY,
      I4 => \ap_CS_fsm_reg[21]\(3),
      I5 => state(1),
      O => \state[1]_i_1__1_n_2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_2\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_2\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_reg_slice__parameterized0\ : entity is "CuDmaController_CUDma_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_reg_slice__parameterized0\ is
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__2_n_2\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__2\ : label is "soft_lutpair98";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__2\ : label is "soft_lutpair98";
begin
  rdata_ack_t <= \^rdata_ack_t\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0320"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \state__0\(0),
      I2 => s_ready_t_reg_0,
      I3 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F705"
    )
        port map (
      I0 => \state__0\(1),
      I1 => s_ready_t_reg_0,
      I2 => \state__0\(0),
      I3 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__2_n_2\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_2\,
      Q => \^rdata_ack_t\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_throttl is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    \throttl_cnt_reg[6]_0\ : out STD_LOGIC;
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CUDma_AWVALID : out STD_LOGIC;
    push : out STD_LOGIC;
    \throttl_cnt_reg[6]_1\ : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_CUDma_AWREADY : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \throttl_cnt_reg[1]_0\ : in STD_LOGIC;
    \could_multi_bursts.awaddr_buf_reg[2]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_throttl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_throttl is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal m_axi_CUDma_AWVALID_INST_0_i_1_n_2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \throttl_cnt[5]_i_2_n_2\ : STD_LOGIC;
  signal \^throttl_cnt_reg[6]_0\ : STD_LOGIC;
  signal \throttl_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_CUDma_AWVALID_INST_0 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \throttl_cnt[6]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \throttl_cnt[7]_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \throttl_cnt[7]_i_5\ : label is "soft_lutpair216";
begin
  Q(0) <= \^q\(0);
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  \throttl_cnt_reg[6]_0\ <= \^throttl_cnt_reg[6]_0\;
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008A00AAAA8A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^throttl_cnt_reg[6]_0\,
      I2 => m_axi_CUDma_AWREADY,
      I3 => AWVALID_Dummy,
      I4 => \^could_multi_bursts.next_loop\,
      I5 => invalid_len_event_reg2,
      O => ap_rst_n_0
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222222222A2"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf_reg[2]\,
      I1 => AWVALID_Dummy,
      I2 => m_axi_CUDma_AWREADY,
      I3 => \throttl_cnt_reg__0\(7),
      I4 => m_axi_CUDma_AWVALID_INST_0_i_1_n_2,
      I5 => \throttl_cnt_reg__0\(6),
      O => \^could_multi_bursts.next_loop\
    );
m_axi_CUDma_AWVALID_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => \throttl_cnt_reg__0\(7),
      I2 => m_axi_CUDma_AWVALID_INST_0_i_1_n_2,
      I3 => \throttl_cnt_reg__0\(6),
      O => m_axi_CUDma_AWVALID
    );
m_axi_CUDma_AWVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(4),
      I1 => \throttl_cnt_reg__0\(2),
      I2 => \^q\(0),
      I3 => \throttl_cnt_reg__0\(1),
      I4 => \throttl_cnt_reg__0\(3),
      I5 => \throttl_cnt_reg__0\(5),
      O => m_axi_CUDma_AWVALID_INST_0_i_1_n_2
    );
\mem_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => invalid_len_event_reg2,
      O => push
    );
\throttl_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(1),
      I1 => \^q\(0),
      I2 => \throttl_cnt_reg[3]_0\(0),
      I3 => \throttl_cnt_reg[1]_0\,
      O => p_0_in(1)
    );
\throttl_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(2),
      I1 => \^q\(0),
      I2 => \throttl_cnt_reg__0\(1),
      I3 => \throttl_cnt_reg[3]_0\(1),
      I4 => \throttl_cnt_reg[1]_0\,
      O => p_0_in(2)
    );
\throttl_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(3),
      I1 => \throttl_cnt_reg__0\(1),
      I2 => \^q\(0),
      I3 => \throttl_cnt_reg__0\(2),
      I4 => \throttl_cnt_reg[3]_0\(2),
      I5 => \throttl_cnt_reg[1]_0\,
      O => p_0_in(3)
    );
\throttl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => \throttl_cnt_reg[1]_0\,
      I1 => \throttl_cnt_reg__0\(3),
      I2 => \throttl_cnt_reg__0\(1),
      I3 => \^q\(0),
      I4 => \throttl_cnt_reg__0\(2),
      I5 => \throttl_cnt_reg__0\(4),
      O => p_0_in(4)
    );
\throttl_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \throttl_cnt_reg[1]_0\,
      I1 => \throttl_cnt[5]_i_2_n_2\,
      I2 => \throttl_cnt_reg__0\(5),
      O => p_0_in(5)
    );
\throttl_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(3),
      I1 => \throttl_cnt_reg__0\(1),
      I2 => \^q\(0),
      I3 => \throttl_cnt_reg__0\(2),
      I4 => \throttl_cnt_reg__0\(4),
      O => \throttl_cnt[5]_i_2_n_2\
    );
\throttl_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \throttl_cnt_reg[1]_0\,
      I1 => m_axi_CUDma_AWVALID_INST_0_i_1_n_2,
      I2 => \throttl_cnt_reg__0\(6),
      O => p_0_in(6)
    );
\throttl_cnt[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => \throttl_cnt_reg[1]_0\,
      I1 => \throttl_cnt_reg__0\(6),
      I2 => m_axi_CUDma_AWVALID_INST_0_i_1_n_2,
      I3 => \throttl_cnt_reg__0\(7),
      O => p_0_in(7)
    );
\throttl_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(6),
      I1 => m_axi_CUDma_AWVALID_INST_0_i_1_n_2,
      I2 => \throttl_cnt_reg__0\(7),
      O => \^throttl_cnt_reg[6]_0\
    );
\throttl_cnt[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(6),
      I1 => m_axi_CUDma_AWVALID_INST_0_i_1_n_2,
      I2 => \throttl_cnt_reg__0\(7),
      I3 => m_axi_CUDma_AWREADY,
      I4 => AWVALID_Dummy,
      O => \throttl_cnt_reg[6]_1\
    );
\throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(1),
      Q => \throttl_cnt_reg__0\(1),
      R => SR(0)
    );
\throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(2),
      Q => \throttl_cnt_reg__0\(2),
      R => SR(0)
    );
\throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(3),
      Q => \throttl_cnt_reg__0\(3),
      R => SR(0)
    );
\throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(4),
      Q => \throttl_cnt_reg__0\(4),
      R => SR(0)
    );
\throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(5),
      Q => \throttl_cnt_reg__0\(5),
      R => SR(0)
    );
\throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(6),
      Q => \throttl_cnt_reg__0\(6),
      R => SR(0)
    );
\throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(7),
      Q => \throttl_cnt_reg__0\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_read is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_CUDma_WREADY_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \payload_1_reg_516_reg[7]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_ready_t_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_CUDma_WREADY_reg_0 : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[19]_1\ : out STD_LOGIC;
    m_axi_CQDma_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : out STD_LOGIC;
    I_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    ap_NS_fsm116_out : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_CUDma_WREADY_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_reg_ioackin_CQDma_ARREADY : in STD_LOGIC;
    \CQDma_addr_1_read_reg_559_reg[31]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[20]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[19]_2\ : in STD_LOGIC;
    ap_reg_ioackin_CUDma_WREADY : in STD_LOGIC;
    CUDma_WREADY : in STD_LOGIC;
    ap_reg_ioackin_CUDma_WREADY_reg_2 : in STD_LOGIC;
    \data_p1_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p1_reg[29]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p2_reg[39]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_CQDma_RVALID : in STD_LOGIC;
    ap_condition_pp0_exit_iter0_state20 : in STD_LOGIC;
    m_axi_CQDma_ARREADY : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_CQDma_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_read is
  signal \align_len0_carry__0_n_16\ : STD_LOGIC;
  signal \align_len0_carry__0_n_17\ : STD_LOGIC;
  signal \align_len0_carry__0_n_9\ : STD_LOGIC;
  signal align_len0_carry_n_10 : STD_LOGIC;
  signal align_len0_carry_n_11 : STD_LOGIC;
  signal align_len0_carry_n_12 : STD_LOGIC;
  signal align_len0_carry_n_13 : STD_LOGIC;
  signal align_len0_carry_n_14 : STD_LOGIC;
  signal align_len0_carry_n_15 : STD_LOGIC;
  signal align_len0_carry_n_16 : STD_LOGIC;
  signal align_len0_carry_n_2 : STD_LOGIC;
  signal align_len0_carry_n_3 : STD_LOGIC;
  signal align_len0_carry_n_4 : STD_LOGIC;
  signal align_len0_carry_n_5 : STD_LOGIC;
  signal align_len0_carry_n_6 : STD_LOGIC;
  signal align_len0_carry_n_7 : STD_LOGIC;
  signal align_len0_carry_n_8 : STD_LOGIC;
  signal align_len0_carry_n_9 : STD_LOGIC;
  signal \align_len_reg_n_2_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[3]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[4]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[5]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[6]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[7]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[8]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[9]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \beat_len_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_10 : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_4 : STD_LOGIC;
  signal buff_rdata_n_6 : STD_LOGIC;
  signal buff_rdata_n_7 : STD_LOGIC;
  signal buff_rdata_n_8 : STD_LOGIC;
  signal buff_rdata_n_9 : STD_LOGIC;
  signal \bus_equal_gen.data_buf\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bus_equal_gen.rdata_valid_t_reg_n_2\ : STD_LOGIC;
  signal \^could_multi_bursts.arvalid_dummy_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_7_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_16\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_17\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_16\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_17\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_16\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_17\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_16\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_3_n_2\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_2\ : STD_LOGIC;
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \end_addr_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_6_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_8_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_10\ : STD_LOGIC;
  signal \end_addr_carry__0_n_11\ : STD_LOGIC;
  signal \end_addr_carry__0_n_12\ : STD_LOGIC;
  signal \end_addr_carry__0_n_13\ : STD_LOGIC;
  signal \end_addr_carry__0_n_14\ : STD_LOGIC;
  signal \end_addr_carry__0_n_15\ : STD_LOGIC;
  signal \end_addr_carry__0_n_16\ : STD_LOGIC;
  signal \end_addr_carry__0_n_17\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_n_7\ : STD_LOGIC;
  signal \end_addr_carry__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_9\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_6_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_7_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_8_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_10\ : STD_LOGIC;
  signal \end_addr_carry__1_n_11\ : STD_LOGIC;
  signal \end_addr_carry__1_n_12\ : STD_LOGIC;
  signal \end_addr_carry__1_n_13\ : STD_LOGIC;
  signal \end_addr_carry__1_n_14\ : STD_LOGIC;
  signal \end_addr_carry__1_n_15\ : STD_LOGIC;
  signal \end_addr_carry__1_n_16\ : STD_LOGIC;
  signal \end_addr_carry__1_n_17\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_n_7\ : STD_LOGIC;
  signal \end_addr_carry__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_9\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_6_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_12\ : STD_LOGIC;
  signal \end_addr_carry__2_n_13\ : STD_LOGIC;
  signal \end_addr_carry__2_n_14\ : STD_LOGIC;
  signal \end_addr_carry__2_n_15\ : STD_LOGIC;
  signal \end_addr_carry__2_n_16\ : STD_LOGIC;
  signal \end_addr_carry__2_n_17\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_n_7\ : STD_LOGIC;
  signal \end_addr_carry__2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_n_9\ : STD_LOGIC;
  signal end_addr_carry_i_1_n_2 : STD_LOGIC;
  signal end_addr_carry_i_2_n_2 : STD_LOGIC;
  signal end_addr_carry_i_3_n_2 : STD_LOGIC;
  signal end_addr_carry_i_4_n_2 : STD_LOGIC;
  signal end_addr_carry_i_5_n_2 : STD_LOGIC;
  signal end_addr_carry_i_6_n_2 : STD_LOGIC;
  signal end_addr_carry_i_7_n_2 : STD_LOGIC;
  signal end_addr_carry_i_8_n_2 : STD_LOGIC;
  signal end_addr_carry_n_10 : STD_LOGIC;
  signal end_addr_carry_n_11 : STD_LOGIC;
  signal end_addr_carry_n_12 : STD_LOGIC;
  signal end_addr_carry_n_13 : STD_LOGIC;
  signal end_addr_carry_n_14 : STD_LOGIC;
  signal end_addr_carry_n_15 : STD_LOGIC;
  signal end_addr_carry_n_16 : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal end_addr_carry_n_6 : STD_LOGIC;
  signal end_addr_carry_n_7 : STD_LOGIC;
  signal end_addr_carry_n_8 : STD_LOGIC;
  signal end_addr_carry_n_9 : STD_LOGIC;
  signal fifo_rctl_n_10 : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_12 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_15 : STD_LOGIC;
  signal fifo_rctl_n_16 : STD_LOGIC;
  signal fifo_rctl_n_17 : STD_LOGIC;
  signal fifo_rctl_n_18 : STD_LOGIC;
  signal fifo_rctl_n_19 : STD_LOGIC;
  signal fifo_rctl_n_2 : STD_LOGIC;
  signal fifo_rctl_n_20 : STD_LOGIC;
  signal fifo_rctl_n_21 : STD_LOGIC;
  signal fifo_rctl_n_22 : STD_LOGIC;
  signal fifo_rctl_n_23 : STD_LOGIC;
  signal fifo_rctl_n_24 : STD_LOGIC;
  signal fifo_rctl_n_25 : STD_LOGIC;
  signal fifo_rctl_n_26 : STD_LOGIC;
  signal fifo_rctl_n_27 : STD_LOGIC;
  signal fifo_rctl_n_28 : STD_LOGIC;
  signal fifo_rctl_n_29 : STD_LOGIC;
  signal fifo_rctl_n_3 : STD_LOGIC;
  signal fifo_rctl_n_30 : STD_LOGIC;
  signal fifo_rctl_n_31 : STD_LOGIC;
  signal fifo_rctl_n_32 : STD_LOGIC;
  signal fifo_rctl_n_33 : STD_LOGIC;
  signal fifo_rctl_n_34 : STD_LOGIC;
  signal fifo_rctl_n_35 : STD_LOGIC;
  signal fifo_rctl_n_36 : STD_LOGIC;
  signal fifo_rctl_n_37 : STD_LOGIC;
  signal fifo_rctl_n_38 : STD_LOGIC;
  signal fifo_rctl_n_39 : STD_LOGIC;
  signal fifo_rctl_n_4 : STD_LOGIC;
  signal fifo_rctl_n_40 : STD_LOGIC;
  signal fifo_rctl_n_41 : STD_LOGIC;
  signal fifo_rctl_n_42 : STD_LOGIC;
  signal fifo_rctl_n_43 : STD_LOGIC;
  signal fifo_rctl_n_44 : STD_LOGIC;
  signal fifo_rctl_n_45 : STD_LOGIC;
  signal fifo_rctl_n_48 : STD_LOGIC;
  signal fifo_rctl_n_49 : STD_LOGIC;
  signal fifo_rctl_n_5 : STD_LOGIC;
  signal fifo_rctl_n_6 : STD_LOGIC;
  signal fifo_rctl_n_7 : STD_LOGIC;
  signal fifo_rctl_n_9 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_4 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_5 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_2 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal first_sect_carry_i_1_n_2 : STD_LOGIC;
  signal first_sect_carry_i_2_n_2 : STD_LOGIC;
  signal first_sect_carry_i_3_n_2 : STD_LOGIC;
  signal first_sect_carry_i_4_n_2 : STD_LOGIC;
  signal first_sect_carry_i_5_n_2 : STD_LOGIC;
  signal first_sect_carry_i_6_n_2 : STD_LOGIC;
  signal first_sect_carry_i_7_n_2 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal first_sect_carry_n_7 : STD_LOGIC;
  signal first_sect_carry_n_8 : STD_LOGIC;
  signal first_sect_carry_n_9 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal invalid_len_event_reg1_reg_n_2 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal last_sect_carry_n_7 : STD_LOGIC;
  signal last_sect_carry_n_8 : STD_LOGIC;
  signal last_sect_carry_n_9 : STD_LOGIC;
  signal \^m_axi_cqdma_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal next_beat : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_2 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal \sect_addr_buf[10]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[11]_i_2_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[12]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[13]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[14]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[15]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[16]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[17]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[18]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[19]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[20]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[21]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[22]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[23]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[24]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[25]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[26]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[27]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[28]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[29]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[30]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[31]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf[9]_i_1_n_2\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_12\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_13\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_14\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_15\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_16\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_17\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_15\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_16\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_17\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_9\ : STD_LOGIC;
  signal sect_cnt0_carry_n_10 : STD_LOGIC;
  signal sect_cnt0_carry_n_11 : STD_LOGIC;
  signal sect_cnt0_carry_n_12 : STD_LOGIC;
  signal sect_cnt0_carry_n_13 : STD_LOGIC;
  signal sect_cnt0_carry_n_14 : STD_LOGIC;
  signal sect_cnt0_carry_n_15 : STD_LOGIC;
  signal sect_cnt0_carry_n_16 : STD_LOGIC;
  signal sect_cnt0_carry_n_17 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_cnt0_carry_n_7 : STD_LOGIC;
  signal sect_cnt0_carry_n_8 : STD_LOGIC;
  signal sect_cnt0_carry_n_9 : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[9]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[9]\ : STD_LOGIC;
  signal NLW_align_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_align_len0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_align_len0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_end_addr_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_first_sect_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_last_sect_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sect_cnt0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sect_cnt0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of align_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair89";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair64";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair93";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \could_multi_bursts.ARVALID_Dummy_reg_0\ <= \^could_multi_bursts.arvalid_dummy_reg_0\;
  \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) <= \^could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0);
  m_axi_CQDma_ARADDR(29 downto 0) <= \^m_axi_cqdma_araddr\(29 downto 0);
align_len0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => align_len0_carry_n_2,
      CO(6) => align_len0_carry_n_3,
      CO(5) => align_len0_carry_n_4,
      CO(4) => align_len0_carry_n_5,
      CO(3) => align_len0_carry_n_6,
      CO(2) => align_len0_carry_n_7,
      CO(1) => align_len0_carry_n_8,
      CO(0) => align_len0_carry_n_9,
      DI(7 downto 1) => fifo_rreq_data(38 downto 32),
      DI(0) => '0',
      O(7) => align_len0_carry_n_10,
      O(6) => align_len0_carry_n_11,
      O(5) => align_len0_carry_n_12,
      O(4) => align_len0_carry_n_13,
      O(3) => align_len0_carry_n_14,
      O(2) => align_len0_carry_n_15,
      O(1) => align_len0_carry_n_16,
      O(0) => NLW_align_len0_carry_O_UNCONNECTED(0),
      S(7) => fifo_rreq_n_46,
      S(6) => fifo_rreq_n_47,
      S(5) => fifo_rreq_n_48,
      S(4) => fifo_rreq_n_49,
      S(3) => fifo_rreq_n_50,
      S(2) => fifo_rreq_n_51,
      S(1) => fifo_rreq_n_52,
      S(0) => '1'
    );
\align_len0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => align_len0_carry_n_2,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_align_len0_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \align_len0_carry__0_n_9\,
      DI(7 downto 1) => B"0000000",
      DI(0) => fifo_rreq_data(39),
      O(7 downto 2) => \NLW_align_len0_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1) => \align_len0_carry__0_n_16\,
      O(0) => \align_len0_carry__0_n_17\,
      S(7 downto 1) => B"0000001",
      S(0) => fifo_rreq_n_7
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => align_len0_carry_n_16,
      Q => \align_len_reg_n_2_[2]\,
      R => SR(0)
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => \align_len0_carry__0_n_16\,
      Q => \align_len_reg_n_2_[31]\,
      R => SR(0)
    );
\align_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => align_len0_carry_n_15,
      Q => \align_len_reg_n_2_[3]\,
      R => SR(0)
    );
\align_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => align_len0_carry_n_14,
      Q => \align_len_reg_n_2_[4]\,
      R => SR(0)
    );
\align_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => align_len0_carry_n_13,
      Q => \align_len_reg_n_2_[5]\,
      R => SR(0)
    );
\align_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => align_len0_carry_n_12,
      Q => \align_len_reg_n_2_[6]\,
      R => SR(0)
    );
\align_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => align_len0_carry_n_11,
      Q => \align_len_reg_n_2_[7]\,
      R => SR(0)
    );
\align_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => align_len0_carry_n_10,
      Q => \align_len_reg_n_2_[8]\,
      R => SR(0)
    );
\align_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => \align_len0_carry__0_n_17\,
      Q => \align_len_reg_n_2_[9]\,
      R => SR(0)
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[2]\,
      Q => \beat_len_buf_reg_n_2_[0]\,
      R => SR(0)
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[3]\,
      Q => \beat_len_buf_reg_n_2_[1]\,
      R => SR(0)
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[4]\,
      Q => \beat_len_buf_reg_n_2_[2]\,
      R => SR(0)
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[5]\,
      Q => \beat_len_buf_reg_n_2_[3]\,
      R => SR(0)
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[6]\,
      Q => \beat_len_buf_reg_n_2_[4]\,
      R => SR(0)
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[7]\,
      Q => \beat_len_buf_reg_n_2_[5]\,
      R => SR(0)
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[8]\,
      Q => \beat_len_buf_reg_n_2_[6]\,
      R => SR(0)
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[9]\,
      Q => \beat_len_buf_reg_n_2_[7]\,
      R => SR(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_2_[31]\,
      Q => \beat_len_buf_reg_n_2_[9]\,
      R => SR(0)
    );
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_buffer__parameterized0\
     port map (
      Q(32) => data_pack(34),
      Q(31) => buff_rdata_n_6,
      Q(30) => buff_rdata_n_7,
      Q(29) => buff_rdata_n_8,
      Q(28) => buff_rdata_n_9,
      Q(27) => buff_rdata_n_10,
      Q(26) => buff_rdata_n_11,
      Q(25) => buff_rdata_n_12,
      Q(24) => buff_rdata_n_13,
      Q(23) => buff_rdata_n_14,
      Q(22) => buff_rdata_n_15,
      Q(21) => buff_rdata_n_16,
      Q(20) => buff_rdata_n_17,
      Q(19) => buff_rdata_n_18,
      Q(18) => buff_rdata_n_19,
      Q(17) => buff_rdata_n_20,
      Q(16) => buff_rdata_n_21,
      Q(15) => buff_rdata_n_22,
      Q(14) => buff_rdata_n_23,
      Q(13) => buff_rdata_n_24,
      Q(12) => buff_rdata_n_25,
      Q(11) => buff_rdata_n_26,
      Q(10) => buff_rdata_n_27,
      Q(9) => buff_rdata_n_28,
      Q(8) => buff_rdata_n_29,
      Q(7) => buff_rdata_n_30,
      Q(6) => buff_rdata_n_31,
      Q(5) => buff_rdata_n_32,
      Q(4) => buff_rdata_n_33,
      Q(3) => buff_rdata_n_34,
      Q(2) => buff_rdata_n_35,
      Q(1) => buff_rdata_n_36,
      Q(0) => buff_rdata_n_37,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      dout_valid_reg_0 => buff_rdata_n_38,
      dout_valid_reg_1 => \bus_equal_gen.rdata_valid_t_reg_n_2\,
      empty_n_reg_0 => buff_rdata_n_4,
      full_n_reg_0 => full_n_reg,
      m_axi_CQDma_RRESP(1 downto 0) => m_axi_CQDma_RRESP(1 downto 0),
      m_axi_CQDma_RVALID => m_axi_CQDma_RVALID,
      mem_reg_0(32 downto 0) => mem_reg(32 downto 0),
      \pout_reg[0]\ => fifo_rctl_n_2,
      rdata_ack_t => rdata_ack_t
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_37,
      Q => \bus_equal_gen.data_buf\(0),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_27,
      Q => \bus_equal_gen.data_buf\(10),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_26,
      Q => \bus_equal_gen.data_buf\(11),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_25,
      Q => \bus_equal_gen.data_buf\(12),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_24,
      Q => \bus_equal_gen.data_buf\(13),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_23,
      Q => \bus_equal_gen.data_buf\(14),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_22,
      Q => \bus_equal_gen.data_buf\(15),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_21,
      Q => \bus_equal_gen.data_buf\(16),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_20,
      Q => \bus_equal_gen.data_buf\(17),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_19,
      Q => \bus_equal_gen.data_buf\(18),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_18,
      Q => \bus_equal_gen.data_buf\(19),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_36,
      Q => \bus_equal_gen.data_buf\(1),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_17,
      Q => \bus_equal_gen.data_buf\(20),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_16,
      Q => \bus_equal_gen.data_buf\(21),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_15,
      Q => \bus_equal_gen.data_buf\(22),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_14,
      Q => \bus_equal_gen.data_buf\(23),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_13,
      Q => \bus_equal_gen.data_buf\(24),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_12,
      Q => \bus_equal_gen.data_buf\(25),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_11,
      Q => \bus_equal_gen.data_buf\(26),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_10,
      Q => \bus_equal_gen.data_buf\(27),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_9,
      Q => \bus_equal_gen.data_buf\(28),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_8,
      Q => \bus_equal_gen.data_buf\(29),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_35,
      Q => \bus_equal_gen.data_buf\(2),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_7,
      Q => \bus_equal_gen.data_buf\(30),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_6,
      Q => \bus_equal_gen.data_buf\(31),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_34,
      Q => \bus_equal_gen.data_buf\(3),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_33,
      Q => \bus_equal_gen.data_buf\(4),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_32,
      Q => \bus_equal_gen.data_buf\(5),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_31,
      Q => \bus_equal_gen.data_buf\(6),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_30,
      Q => \bus_equal_gen.data_buf\(7),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_29,
      Q => \bus_equal_gen.data_buf\(8),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_28,
      Q => \bus_equal_gen.data_buf\(9),
      R => '0'
    );
\bus_equal_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_38,
      Q => \bus_equal_gen.rdata_valid_t_reg_n_2\,
      R => SR(0)
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_25,
      Q => \^could_multi_bursts.arvalid_dummy_reg_0\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[10]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_16\,
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[11]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_15\,
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[12]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_14\,
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[13]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_13\,
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[14]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_12\,
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[15]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_11\,
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[16]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_10\,
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[17]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_17\,
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[18]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_16\,
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[19]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_15\,
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[20]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_14\,
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[21]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_13\,
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[22]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_12\,
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[23]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_11\,
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[24]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_10\,
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[25]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_17\,
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[26]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_16\,
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[27]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_15\,
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[28]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_14\,
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[29]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_13\,
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[2]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_16\,
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[30]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_12\,
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[31]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_11\,
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(5),
      O => \could_multi_bursts.araddr_buf[31]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[3]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_15\,
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[4]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_14\,
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[5]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_13\,
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[6]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_12\,
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[7]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_11\,
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[8]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_10\,
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_cqdma_araddr\(4),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_2\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_cqdma_araddr\(3),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_cqdma_araddr\(2),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      O => \could_multi_bursts.araddr_buf[8]_i_5_n_2\
    );
\could_multi_bursts.araddr_buf[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_cqdma_araddr\(1),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[8]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_cqdma_araddr\(0),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[8]_i_7_n_2\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[9]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_2\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_17\,
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(10),
      Q => \^m_axi_cqdma_araddr\(8),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(11),
      Q => \^m_axi_cqdma_araddr\(9),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(12),
      Q => \^m_axi_cqdma_araddr\(10),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(13),
      Q => \^m_axi_cqdma_araddr\(11),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(14),
      Q => \^m_axi_cqdma_araddr\(12),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(15),
      Q => \^m_axi_cqdma_araddr\(13),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(16),
      Q => \^m_axi_cqdma_araddr\(14),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\,
      CO(6) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CO(5) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\,
      CO(4) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => \^m_axi_cqdma_araddr\(8 downto 7),
      O(7) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_10\,
      O(6) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_11\,
      O(5) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_12\,
      O(4) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_13\,
      O(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_14\,
      O(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_15\,
      O(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_16\,
      O(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_17\,
      S(7 downto 0) => \^m_axi_cqdma_araddr\(14 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(17),
      Q => \^m_axi_cqdma_araddr\(15),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(18),
      Q => \^m_axi_cqdma_araddr\(16),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(19),
      Q => \^m_axi_cqdma_araddr\(17),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(20),
      Q => \^m_axi_cqdma_araddr\(18),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(21),
      Q => \^m_axi_cqdma_araddr\(19),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(22),
      Q => \^m_axi_cqdma_araddr\(20),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(23),
      Q => \^m_axi_cqdma_araddr\(21),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(24),
      Q => \^m_axi_cqdma_araddr\(22),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\,
      CO(6) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CO(5) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\,
      CO(4) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_10\,
      O(6) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_11\,
      O(5) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_12\,
      O(4) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_13\,
      O(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_14\,
      O(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_15\,
      O(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_16\,
      O(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_17\,
      S(7 downto 0) => \^m_axi_cqdma_araddr\(22 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(25),
      Q => \^m_axi_cqdma_araddr\(23),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(26),
      Q => \^m_axi_cqdma_araddr\(24),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(27),
      Q => \^m_axi_cqdma_araddr\(25),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(28),
      Q => \^m_axi_cqdma_araddr\(26),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(29),
      Q => \^m_axi_cqdma_araddr\(27),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(2),
      Q => \^m_axi_cqdma_araddr\(0),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(30),
      Q => \^m_axi_cqdma_araddr\(28),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(31),
      Q => \^m_axi_cqdma_araddr\(29),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[31]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_4\,
      CO(4) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_5\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_6\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_7\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_8\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED\(7),
      O(6) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_11\,
      O(5) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_12\,
      O(4) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_13\,
      O(3) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_14\,
      O(2) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_15\,
      O(1) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_16\,
      O(0) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_17\,
      S(7) => '0',
      S(6 downto 0) => \^m_axi_cqdma_araddr\(29 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(3),
      Q => \^m_axi_cqdma_araddr\(1),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(4),
      Q => \^m_axi_cqdma_araddr\(2),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(5),
      Q => \^m_axi_cqdma_araddr\(3),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(6),
      Q => \^m_axi_cqdma_araddr\(4),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(7),
      Q => \^m_axi_cqdma_araddr\(5),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(8),
      Q => \^m_axi_cqdma_araddr\(6),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\,
      CO(6) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CO(5) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\,
      CO(4) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9\,
      DI(7 downto 1) => \^m_axi_cqdma_araddr\(6 downto 0),
      DI(0) => '0',
      O(7) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_10\,
      O(6) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_11\,
      O(5) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_12\,
      O(4) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_13\,
      O(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_14\,
      O(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_15\,
      O(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_16\,
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[8]_i_2_O_UNCONNECTED\(0),
      S(7 downto 6) => \^m_axi_cqdma_araddr\(6 downto 5),
      S(5) => \could_multi_bursts.araddr_buf[8]_i_3_n_2\,
      S(4) => \could_multi_bursts.araddr_buf[8]_i_4_n_2\,
      S(3) => \could_multi_bursts.araddr_buf[8]_i_5_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[8]_i_6_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[8]_i_7_n_2\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(9),
      Q => \^m_axi_cqdma_araddr\(7),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fifo_rreq_n_6,
      I1 => fifo_rreq_n_5,
      O => \could_multi_bursts.arlen_buf[3]_i_3_n_2\
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rctl_n_10,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rctl_n_11,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rctl_n_12,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_13,
      D => fifo_rctl_n_14,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      R => SR(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(5),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => fifo_rctl_n_3
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => fifo_rctl_n_3
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => fifo_rctl_n_3
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => fifo_rctl_n_3
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => fifo_rctl_n_3
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => fifo_rctl_n_3
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_49,
      Q => \could_multi_bursts.sect_handling_reg_n_2\,
      R => SR(0)
    );
\end_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[2]\,
      I1 => \align_len_reg_n_2_[2]\,
      O => \end_addr_buf[2]_i_1_n_2\
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_17\,
      Q => \end_addr_buf_reg_n_2_[10]\,
      R => SR(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_16\,
      Q => \end_addr_buf_reg_n_2_[11]\,
      R => SR(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_15\,
      Q => \end_addr_buf_reg_n_2_[12]\,
      R => SR(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_14\,
      Q => \end_addr_buf_reg_n_2_[13]\,
      R => SR(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_13\,
      Q => \end_addr_buf_reg_n_2_[14]\,
      R => SR(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_12\,
      Q => \end_addr_buf_reg_n_2_[15]\,
      R => SR(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_11\,
      Q => \end_addr_buf_reg_n_2_[16]\,
      R => SR(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_10\,
      Q => \end_addr_buf_reg_n_2_[17]\,
      R => SR(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_17\,
      Q => \end_addr_buf_reg_n_2_[18]\,
      R => SR(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_16\,
      Q => \end_addr_buf_reg_n_2_[19]\,
      R => SR(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_15\,
      Q => \end_addr_buf_reg_n_2_[20]\,
      R => SR(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_14\,
      Q => \end_addr_buf_reg_n_2_[21]\,
      R => SR(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_13\,
      Q => \end_addr_buf_reg_n_2_[22]\,
      R => SR(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_12\,
      Q => \end_addr_buf_reg_n_2_[23]\,
      R => SR(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_11\,
      Q => \end_addr_buf_reg_n_2_[24]\,
      R => SR(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_10\,
      Q => \end_addr_buf_reg_n_2_[25]\,
      R => SR(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_17\,
      Q => \end_addr_buf_reg_n_2_[26]\,
      R => SR(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_16\,
      Q => \end_addr_buf_reg_n_2_[27]\,
      R => SR(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_15\,
      Q => \end_addr_buf_reg_n_2_[28]\,
      R => SR(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_14\,
      Q => \end_addr_buf_reg_n_2_[29]\,
      R => SR(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_buf[2]_i_1_n_2\,
      Q => \end_addr_buf_reg_n_2_[2]\,
      R => SR(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_13\,
      Q => \end_addr_buf_reg_n_2_[30]\,
      R => SR(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_12\,
      Q => \end_addr_buf_reg_n_2_[31]\,
      R => SR(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_16,
      Q => \end_addr_buf_reg_n_2_[3]\,
      R => SR(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_15,
      Q => \end_addr_buf_reg_n_2_[4]\,
      R => SR(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_14,
      Q => \end_addr_buf_reg_n_2_[5]\,
      R => SR(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_13,
      Q => \end_addr_buf_reg_n_2_[6]\,
      R => SR(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_12,
      Q => \end_addr_buf_reg_n_2_[7]\,
      R => SR(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_11,
      Q => \end_addr_buf_reg_n_2_[8]\,
      R => SR(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_10,
      Q => \end_addr_buf_reg_n_2_[9]\,
      R => SR(0)
    );
end_addr_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => end_addr_carry_n_2,
      CO(6) => end_addr_carry_n_3,
      CO(5) => end_addr_carry_n_4,
      CO(4) => end_addr_carry_n_5,
      CO(3) => end_addr_carry_n_6,
      CO(2) => end_addr_carry_n_7,
      CO(1) => end_addr_carry_n_8,
      CO(0) => end_addr_carry_n_9,
      DI(7) => \start_addr_reg_n_2_[9]\,
      DI(6) => \start_addr_reg_n_2_[8]\,
      DI(5) => \start_addr_reg_n_2_[7]\,
      DI(4) => \start_addr_reg_n_2_[6]\,
      DI(3) => \start_addr_reg_n_2_[5]\,
      DI(2) => \start_addr_reg_n_2_[4]\,
      DI(1) => \start_addr_reg_n_2_[3]\,
      DI(0) => \start_addr_reg_n_2_[2]\,
      O(7) => end_addr_carry_n_10,
      O(6) => end_addr_carry_n_11,
      O(5) => end_addr_carry_n_12,
      O(4) => end_addr_carry_n_13,
      O(3) => end_addr_carry_n_14,
      O(2) => end_addr_carry_n_15,
      O(1) => end_addr_carry_n_16,
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(7) => end_addr_carry_i_1_n_2,
      S(6) => end_addr_carry_i_2_n_2,
      S(5) => end_addr_carry_i_3_n_2,
      S(4) => end_addr_carry_i_4_n_2,
      S(3) => end_addr_carry_i_5_n_2,
      S(2) => end_addr_carry_i_6_n_2,
      S(1) => end_addr_carry_i_7_n_2,
      S(0) => end_addr_carry_i_8_n_2
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => end_addr_carry_n_2,
      CI_TOP => '0',
      CO(7) => \end_addr_carry__0_n_2\,
      CO(6) => \end_addr_carry__0_n_3\,
      CO(5) => \end_addr_carry__0_n_4\,
      CO(4) => \end_addr_carry__0_n_5\,
      CO(3) => \end_addr_carry__0_n_6\,
      CO(2) => \end_addr_carry__0_n_7\,
      CO(1) => \end_addr_carry__0_n_8\,
      CO(0) => \end_addr_carry__0_n_9\,
      DI(7) => \start_addr_reg_n_2_[17]\,
      DI(6) => \start_addr_reg_n_2_[16]\,
      DI(5) => \start_addr_reg_n_2_[15]\,
      DI(4) => \start_addr_reg_n_2_[14]\,
      DI(3) => \start_addr_reg_n_2_[13]\,
      DI(2) => \start_addr_reg_n_2_[12]\,
      DI(1) => \start_addr_reg_n_2_[11]\,
      DI(0) => \start_addr_reg_n_2_[10]\,
      O(7) => \end_addr_carry__0_n_10\,
      O(6) => \end_addr_carry__0_n_11\,
      O(5) => \end_addr_carry__0_n_12\,
      O(4) => \end_addr_carry__0_n_13\,
      O(3) => \end_addr_carry__0_n_14\,
      O(2) => \end_addr_carry__0_n_15\,
      O(1) => \end_addr_carry__0_n_16\,
      O(0) => \end_addr_carry__0_n_17\,
      S(7) => \end_addr_carry__0_i_1_n_2\,
      S(6) => \end_addr_carry__0_i_2_n_2\,
      S(5) => \end_addr_carry__0_i_3_n_2\,
      S(4) => \end_addr_carry__0_i_4_n_2\,
      S(3) => \end_addr_carry__0_i_5_n_2\,
      S(2) => \end_addr_carry__0_i_6_n_2\,
      S(1) => \end_addr_carry__0_i_7_n_2\,
      S(0) => \end_addr_carry__0_i_8_n_2\
    );
\end_addr_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[17]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_1_n_2\
    );
\end_addr_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[16]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_2_n_2\
    );
\end_addr_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[15]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_3_n_2\
    );
\end_addr_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[14]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_4_n_2\
    );
\end_addr_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[13]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_5_n_2\
    );
\end_addr_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[12]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_6_n_2\
    );
\end_addr_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[11]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_7_n_2\
    );
\end_addr_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[10]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_8_n_2\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \end_addr_carry__0_n_2\,
      CI_TOP => '0',
      CO(7) => \end_addr_carry__1_n_2\,
      CO(6) => \end_addr_carry__1_n_3\,
      CO(5) => \end_addr_carry__1_n_4\,
      CO(4) => \end_addr_carry__1_n_5\,
      CO(3) => \end_addr_carry__1_n_6\,
      CO(2) => \end_addr_carry__1_n_7\,
      CO(1) => \end_addr_carry__1_n_8\,
      CO(0) => \end_addr_carry__1_n_9\,
      DI(7) => \start_addr_reg_n_2_[25]\,
      DI(6) => \start_addr_reg_n_2_[24]\,
      DI(5) => \start_addr_reg_n_2_[23]\,
      DI(4) => \start_addr_reg_n_2_[22]\,
      DI(3) => \start_addr_reg_n_2_[21]\,
      DI(2) => \start_addr_reg_n_2_[20]\,
      DI(1) => \start_addr_reg_n_2_[19]\,
      DI(0) => \start_addr_reg_n_2_[18]\,
      O(7) => \end_addr_carry__1_n_10\,
      O(6) => \end_addr_carry__1_n_11\,
      O(5) => \end_addr_carry__1_n_12\,
      O(4) => \end_addr_carry__1_n_13\,
      O(3) => \end_addr_carry__1_n_14\,
      O(2) => \end_addr_carry__1_n_15\,
      O(1) => \end_addr_carry__1_n_16\,
      O(0) => \end_addr_carry__1_n_17\,
      S(7) => \end_addr_carry__1_i_1_n_2\,
      S(6) => \end_addr_carry__1_i_2_n_2\,
      S(5) => \end_addr_carry__1_i_3_n_2\,
      S(4) => \end_addr_carry__1_i_4_n_2\,
      S(3) => \end_addr_carry__1_i_5_n_2\,
      S(2) => \end_addr_carry__1_i_6_n_2\,
      S(1) => \end_addr_carry__1_i_7_n_2\,
      S(0) => \end_addr_carry__1_i_8_n_2\
    );
\end_addr_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[25]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_1_n_2\
    );
\end_addr_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[24]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_2_n_2\
    );
\end_addr_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[23]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_3_n_2\
    );
\end_addr_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[22]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_4_n_2\
    );
\end_addr_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[21]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_5_n_2\
    );
\end_addr_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[20]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_6_n_2\
    );
\end_addr_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[19]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_7_n_2\
    );
\end_addr_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[18]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_8_n_2\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \end_addr_carry__1_n_2\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_end_addr_carry__2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \end_addr_carry__2_n_5\,
      CO(3) => \end_addr_carry__2_n_6\,
      CO(2) => \end_addr_carry__2_n_7\,
      CO(1) => \end_addr_carry__2_n_8\,
      CO(0) => \end_addr_carry__2_n_9\,
      DI(7 downto 5) => B"000",
      DI(4) => \start_addr_reg_n_2_[30]\,
      DI(3) => \start_addr_reg_n_2_[29]\,
      DI(2) => \start_addr_reg_n_2_[28]\,
      DI(1) => \start_addr_reg_n_2_[27]\,
      DI(0) => \start_addr_reg_n_2_[26]\,
      O(7 downto 6) => \NLW_end_addr_carry__2_O_UNCONNECTED\(7 downto 6),
      O(5) => \end_addr_carry__2_n_12\,
      O(4) => \end_addr_carry__2_n_13\,
      O(3) => \end_addr_carry__2_n_14\,
      O(2) => \end_addr_carry__2_n_15\,
      O(1) => \end_addr_carry__2_n_16\,
      O(0) => \end_addr_carry__2_n_17\,
      S(7 downto 6) => B"00",
      S(5) => \end_addr_carry__2_i_1_n_2\,
      S(4) => \end_addr_carry__2_i_2_n_2\,
      S(3) => \end_addr_carry__2_i_3_n_2\,
      S(2) => \end_addr_carry__2_i_4_n_2\,
      S(1) => \end_addr_carry__2_i_5_n_2\,
      S(0) => \end_addr_carry__2_i_6_n_2\
    );
\end_addr_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      I1 => \start_addr_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_1_n_2\
    );
\end_addr_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[30]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_2_n_2\
    );
\end_addr_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[29]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_3_n_2\
    );
\end_addr_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[28]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_4_n_2\
    );
\end_addr_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[27]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_5_n_2\
    );
\end_addr_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[26]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_6_n_2\
    );
end_addr_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[9]\,
      I1 => \align_len_reg_n_2_[9]\,
      O => end_addr_carry_i_1_n_2
    );
end_addr_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[8]\,
      I1 => \align_len_reg_n_2_[8]\,
      O => end_addr_carry_i_2_n_2
    );
end_addr_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[7]\,
      I1 => \align_len_reg_n_2_[7]\,
      O => end_addr_carry_i_3_n_2
    );
end_addr_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[6]\,
      I1 => \align_len_reg_n_2_[6]\,
      O => end_addr_carry_i_4_n_2
    );
end_addr_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[5]\,
      I1 => \align_len_reg_n_2_[5]\,
      O => end_addr_carry_i_5_n_2
    );
end_addr_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[4]\,
      I1 => \align_len_reg_n_2_[4]\,
      O => end_addr_carry_i_6_n_2
    );
end_addr_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[3]\,
      I1 => \align_len_reg_n_2_[3]\,
      O => end_addr_carry_i_7_n_2
    );
end_addr_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[2]\,
      I1 => \align_len_reg_n_2_[2]\,
      O => end_addr_carry_i_8_n_2
    );
fifo_rctl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_fifo__parameterized1\
     port map (
      CO(0) => last_sect,
      D(19) => fifo_rctl_n_26,
      D(18) => fifo_rctl_n_27,
      D(17) => fifo_rctl_n_28,
      D(16) => fifo_rctl_n_29,
      D(15) => fifo_rctl_n_30,
      D(14) => fifo_rctl_n_31,
      D(13) => fifo_rctl_n_32,
      D(12) => fifo_rctl_n_33,
      D(11) => fifo_rctl_n_34,
      D(10) => fifo_rctl_n_35,
      D(9) => fifo_rctl_n_36,
      D(8) => fifo_rctl_n_37,
      D(7) => fifo_rctl_n_38,
      D(6) => fifo_rctl_n_39,
      D(5) => fifo_rctl_n_40,
      D(4) => fifo_rctl_n_41,
      D(3) => fifo_rctl_n_42,
      D(2) => fifo_rctl_n_43,
      D(1) => fifo_rctl_n_44,
      D(0) => fifo_rctl_n_45,
      E(0) => fifo_rctl_n_6,
      O(2) => \sect_cnt0_carry__1_n_15\,
      O(1) => \sect_cnt0_carry__1_n_16\,
      O(0) => \sect_cnt0_carry__1_n_17\,
      Q(3 downto 0) => p_1_in(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => fifo_rctl_n_3,
      ap_rst_n_1(0) => fifo_rctl_n_7,
      \beat_len_buf_reg[7]\ => fifo_rctl_n_22,
      beat_valid => beat_valid,
      \could_multi_bursts.ARVALID_Dummy_reg\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \could_multi_bursts.arlen_buf_reg[0]\ => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      \could_multi_bursts.sect_handling_reg\ => fifo_rctl_n_4,
      \could_multi_bursts.sect_handling_reg_0\ => fifo_rctl_n_9,
      \could_multi_bursts.sect_handling_reg_1\(0) => p_21_in,
      \could_multi_bursts.sect_handling_reg_2\ => fifo_rctl_n_49,
      \could_multi_bursts.sect_handling_reg_3\ => \could_multi_bursts.sect_handling_reg_n_2\,
      empty_n_reg_0 => fifo_rctl_n_2,
      empty_n_reg_1(0) => data_pack(34),
      empty_n_reg_2 => \bus_equal_gen.rdata_valid_t_reg_n_2\,
      \end_addr_buf_reg[11]\ => fifo_rctl_n_24,
      \end_addr_buf_reg[2]\ => fifo_rctl_n_15,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg(0) => next_rreq,
      full_n_reg_0 => fifo_rctl_n_10,
      full_n_reg_1 => fifo_rctl_n_11,
      full_n_reg_2 => fifo_rctl_n_12,
      full_n_reg_3 => fifo_rctl_n_13,
      full_n_reg_4 => fifo_rctl_n_14,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      invalid_len_event_reg2_reg => fifo_rctl_n_25,
      m_axi_CQDma_ARREADY => m_axi_CQDma_ARREADY,
      p_20_in => p_20_in,
      \pout_reg[0]_0\ => buff_rdata_n_4,
      rdata_ack_t => rdata_ack_t,
      rreq_handling_reg => fifo_rctl_n_5,
      rreq_handling_reg_0 => fifo_rctl_n_48,
      rreq_handling_reg_1 => rreq_handling_reg_n_2,
      rreq_handling_reg_2 => fifo_rreq_n_5,
      rreq_handling_reg_3 => fifo_rreq_n_6,
      rreq_handling_reg_4 => fifo_rreq_valid_buf_reg_n_2,
      \sect_addr_buf_reg[2]\(0) => first_sect,
      \sect_cnt_reg[0]\(0) => \sect_cnt_reg_n_2_[0]\,
      \sect_cnt_reg[16]\(7) => \sect_cnt0_carry__0_n_10\,
      \sect_cnt_reg[16]\(6) => \sect_cnt0_carry__0_n_11\,
      \sect_cnt_reg[16]\(5) => \sect_cnt0_carry__0_n_12\,
      \sect_cnt_reg[16]\(4) => \sect_cnt0_carry__0_n_13\,
      \sect_cnt_reg[16]\(3) => \sect_cnt0_carry__0_n_14\,
      \sect_cnt_reg[16]\(2) => \sect_cnt0_carry__0_n_15\,
      \sect_cnt_reg[16]\(1) => \sect_cnt0_carry__0_n_16\,
      \sect_cnt_reg[16]\(0) => \sect_cnt0_carry__0_n_17\,
      \sect_cnt_reg[19]\(19) => \start_addr_reg_n_2_[31]\,
      \sect_cnt_reg[19]\(18) => \start_addr_reg_n_2_[30]\,
      \sect_cnt_reg[19]\(17) => \start_addr_reg_n_2_[29]\,
      \sect_cnt_reg[19]\(16) => \start_addr_reg_n_2_[28]\,
      \sect_cnt_reg[19]\(15) => \start_addr_reg_n_2_[27]\,
      \sect_cnt_reg[19]\(14) => \start_addr_reg_n_2_[26]\,
      \sect_cnt_reg[19]\(13) => \start_addr_reg_n_2_[25]\,
      \sect_cnt_reg[19]\(12) => \start_addr_reg_n_2_[24]\,
      \sect_cnt_reg[19]\(11) => \start_addr_reg_n_2_[23]\,
      \sect_cnt_reg[19]\(10) => \start_addr_reg_n_2_[22]\,
      \sect_cnt_reg[19]\(9) => \start_addr_reg_n_2_[21]\,
      \sect_cnt_reg[19]\(8) => \start_addr_reg_n_2_[20]\,
      \sect_cnt_reg[19]\(7) => \start_addr_reg_n_2_[19]\,
      \sect_cnt_reg[19]\(6) => \start_addr_reg_n_2_[18]\,
      \sect_cnt_reg[19]\(5) => \start_addr_reg_n_2_[17]\,
      \sect_cnt_reg[19]\(4) => \start_addr_reg_n_2_[16]\,
      \sect_cnt_reg[19]\(3) => \start_addr_reg_n_2_[15]\,
      \sect_cnt_reg[19]\(2) => \start_addr_reg_n_2_[14]\,
      \sect_cnt_reg[19]\(1) => \start_addr_reg_n_2_[13]\,
      \sect_cnt_reg[19]\(0) => \start_addr_reg_n_2_[12]\,
      \sect_cnt_reg[8]\(7) => sect_cnt0_carry_n_10,
      \sect_cnt_reg[8]\(6) => sect_cnt0_carry_n_11,
      \sect_cnt_reg[8]\(5) => sect_cnt0_carry_n_12,
      \sect_cnt_reg[8]\(4) => sect_cnt0_carry_n_13,
      \sect_cnt_reg[8]\(3) => sect_cnt0_carry_n_14,
      \sect_cnt_reg[8]\(2) => sect_cnt0_carry_n_15,
      \sect_cnt_reg[8]\(1) => sect_cnt0_carry_n_16,
      \sect_cnt_reg[8]\(0) => sect_cnt0_carry_n_17,
      \sect_len_buf_reg[8]\(8) => \beat_len_buf_reg_n_2_[9]\,
      \sect_len_buf_reg[8]\(7) => \beat_len_buf_reg_n_2_[7]\,
      \sect_len_buf_reg[8]\(6) => \beat_len_buf_reg_n_2_[6]\,
      \sect_len_buf_reg[8]\(5) => \beat_len_buf_reg_n_2_[5]\,
      \sect_len_buf_reg[8]\(4) => \beat_len_buf_reg_n_2_[4]\,
      \sect_len_buf_reg[8]\(3) => \beat_len_buf_reg_n_2_[3]\,
      \sect_len_buf_reg[8]\(2) => \beat_len_buf_reg_n_2_[2]\,
      \sect_len_buf_reg[8]\(1) => \beat_len_buf_reg_n_2_[1]\,
      \sect_len_buf_reg[8]\(0) => \beat_len_buf_reg_n_2_[0]\,
      \sect_len_buf_reg[9]\(9) => \end_addr_buf_reg_n_2_[11]\,
      \sect_len_buf_reg[9]\(8) => \end_addr_buf_reg_n_2_[10]\,
      \sect_len_buf_reg[9]\(7) => \end_addr_buf_reg_n_2_[9]\,
      \sect_len_buf_reg[9]\(6) => \end_addr_buf_reg_n_2_[8]\,
      \sect_len_buf_reg[9]\(5) => \end_addr_buf_reg_n_2_[7]\,
      \sect_len_buf_reg[9]\(4) => \end_addr_buf_reg_n_2_[6]\,
      \sect_len_buf_reg[9]\(3) => \end_addr_buf_reg_n_2_[5]\,
      \sect_len_buf_reg[9]\(2) => \end_addr_buf_reg_n_2_[4]\,
      \sect_len_buf_reg[9]\(1) => \end_addr_buf_reg_n_2_[3]\,
      \sect_len_buf_reg[9]\(0) => \end_addr_buf_reg_n_2_[2]\,
      \sect_len_buf_reg[9]_0\(9) => \start_addr_buf_reg_n_2_[11]\,
      \sect_len_buf_reg[9]_0\(8) => \start_addr_buf_reg_n_2_[10]\,
      \sect_len_buf_reg[9]_0\(7) => \start_addr_buf_reg_n_2_[9]\,
      \sect_len_buf_reg[9]_0\(6) => \start_addr_buf_reg_n_2_[8]\,
      \sect_len_buf_reg[9]_0\(5) => \start_addr_buf_reg_n_2_[7]\,
      \sect_len_buf_reg[9]_0\(4) => \start_addr_buf_reg_n_2_[6]\,
      \sect_len_buf_reg[9]_0\(3) => \start_addr_buf_reg_n_2_[5]\,
      \sect_len_buf_reg[9]_0\(2) => \start_addr_buf_reg_n_2_[4]\,
      \sect_len_buf_reg[9]_0\(1) => \start_addr_buf_reg_n_2_[3]\,
      \sect_len_buf_reg[9]_0\(0) => \start_addr_buf_reg_n_2_[2]\,
      \start_addr_buf_reg[10]\ => fifo_rctl_n_23,
      \start_addr_buf_reg[3]\ => fifo_rctl_n_16,
      \start_addr_buf_reg[4]\ => fifo_rctl_n_17,
      \start_addr_buf_reg[5]\ => fifo_rctl_n_18,
      \start_addr_buf_reg[6]\ => fifo_rctl_n_19,
      \start_addr_buf_reg[7]\ => fifo_rctl_n_20,
      \start_addr_buf_reg[8]\ => fifo_rctl_n_21
    );
fifo_rreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_fifo__parameterized0\
     port map (
      E(0) => fifo_rreq_n_4,
      Q(0) => rs2f_rreq_valid,
      S(0) => fifo_rreq_n_7,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.arlen_buf[3]_i_3\(5) => \sect_len_buf_reg_n_2_[9]\,
      \could_multi_bursts.arlen_buf[3]_i_3\(4) => \sect_len_buf_reg_n_2_[8]\,
      \could_multi_bursts.arlen_buf[3]_i_3\(3) => \sect_len_buf_reg_n_2_[7]\,
      \could_multi_bursts.arlen_buf[3]_i_3\(2) => \sect_len_buf_reg_n_2_[6]\,
      \could_multi_bursts.arlen_buf[3]_i_3\(1) => \sect_len_buf_reg_n_2_[5]\,
      \could_multi_bursts.arlen_buf[3]_i_3\(0) => \sect_len_buf_reg_n_2_[4]\,
      \could_multi_bursts.arlen_buf[3]_i_3_0\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \end_addr_buf_reg[31]\(6) => fifo_rreq_n_53,
      \end_addr_buf_reg[31]\(5) => fifo_rreq_n_54,
      \end_addr_buf_reg[31]\(4) => fifo_rreq_n_55,
      \end_addr_buf_reg[31]\(3) => fifo_rreq_n_56,
      \end_addr_buf_reg[31]\(2) => fifo_rreq_n_57,
      \end_addr_buf_reg[31]\(1) => fifo_rreq_n_58,
      \end_addr_buf_reg[31]\(0) => fifo_rreq_n_59,
      fifo_rreq_valid => fifo_rreq_valid,
      invalid_len_event0 => invalid_len_event0,
      last_sect_carry(19) => \end_addr_buf_reg_n_2_[31]\,
      last_sect_carry(18) => \end_addr_buf_reg_n_2_[30]\,
      last_sect_carry(17) => \end_addr_buf_reg_n_2_[29]\,
      last_sect_carry(16) => \end_addr_buf_reg_n_2_[28]\,
      last_sect_carry(15) => \end_addr_buf_reg_n_2_[27]\,
      last_sect_carry(14) => \end_addr_buf_reg_n_2_[26]\,
      last_sect_carry(13) => \end_addr_buf_reg_n_2_[25]\,
      last_sect_carry(12) => \end_addr_buf_reg_n_2_[24]\,
      last_sect_carry(11) => \end_addr_buf_reg_n_2_[23]\,
      last_sect_carry(10) => \end_addr_buf_reg_n_2_[22]\,
      last_sect_carry(9) => \end_addr_buf_reg_n_2_[21]\,
      last_sect_carry(8) => \end_addr_buf_reg_n_2_[20]\,
      last_sect_carry(7) => \end_addr_buf_reg_n_2_[19]\,
      last_sect_carry(6) => \end_addr_buf_reg_n_2_[18]\,
      last_sect_carry(5) => \end_addr_buf_reg_n_2_[17]\,
      last_sect_carry(4) => \end_addr_buf_reg_n_2_[16]\,
      last_sect_carry(3) => \end_addr_buf_reg_n_2_[15]\,
      last_sect_carry(2) => \end_addr_buf_reg_n_2_[14]\,
      last_sect_carry(1) => \end_addr_buf_reg_n_2_[13]\,
      last_sect_carry(0) => \end_addr_buf_reg_n_2_[12]\,
      last_sect_carry_0(19) => \sect_cnt_reg_n_2_[19]\,
      last_sect_carry_0(18) => \sect_cnt_reg_n_2_[18]\,
      last_sect_carry_0(17) => \sect_cnt_reg_n_2_[17]\,
      last_sect_carry_0(16) => \sect_cnt_reg_n_2_[16]\,
      last_sect_carry_0(15) => \sect_cnt_reg_n_2_[15]\,
      last_sect_carry_0(14) => \sect_cnt_reg_n_2_[14]\,
      last_sect_carry_0(13) => \sect_cnt_reg_n_2_[13]\,
      last_sect_carry_0(12) => \sect_cnt_reg_n_2_[12]\,
      last_sect_carry_0(11) => \sect_cnt_reg_n_2_[11]\,
      last_sect_carry_0(10) => \sect_cnt_reg_n_2_[10]\,
      last_sect_carry_0(9) => \sect_cnt_reg_n_2_[9]\,
      last_sect_carry_0(8) => \sect_cnt_reg_n_2_[8]\,
      last_sect_carry_0(7) => \sect_cnt_reg_n_2_[7]\,
      last_sect_carry_0(6) => \sect_cnt_reg_n_2_[6]\,
      last_sect_carry_0(5) => \sect_cnt_reg_n_2_[5]\,
      last_sect_carry_0(4) => \sect_cnt_reg_n_2_[4]\,
      last_sect_carry_0(3) => \sect_cnt_reg_n_2_[3]\,
      last_sect_carry_0(2) => \sect_cnt_reg_n_2_[2]\,
      last_sect_carry_0(1) => \sect_cnt_reg_n_2_[1]\,
      last_sect_carry_0(0) => \sect_cnt_reg_n_2_[0]\,
      \q_reg[0]_0\ => fifo_rctl_n_5,
      \q_reg[38]_0\(6) => fifo_rreq_n_46,
      \q_reg[38]_0\(5) => fifo_rreq_n_47,
      \q_reg[38]_0\(4) => fifo_rreq_n_48,
      \q_reg[38]_0\(3) => fifo_rreq_n_49,
      \q_reg[38]_0\(2) => fifo_rreq_n_50,
      \q_reg[38]_0\(1) => fifo_rreq_n_51,
      \q_reg[38]_0\(0) => fifo_rreq_n_52,
      \q_reg[39]_0\(37 downto 30) => fifo_rreq_data(39 downto 32),
      \q_reg[39]_0\(29) => fifo_rreq_n_16,
      \q_reg[39]_0\(28) => fifo_rreq_n_17,
      \q_reg[39]_0\(27) => fifo_rreq_n_18,
      \q_reg[39]_0\(26) => fifo_rreq_n_19,
      \q_reg[39]_0\(25) => fifo_rreq_n_20,
      \q_reg[39]_0\(24) => fifo_rreq_n_21,
      \q_reg[39]_0\(23) => fifo_rreq_n_22,
      \q_reg[39]_0\(22) => fifo_rreq_n_23,
      \q_reg[39]_0\(21) => fifo_rreq_n_24,
      \q_reg[39]_0\(20) => fifo_rreq_n_25,
      \q_reg[39]_0\(19) => fifo_rreq_n_26,
      \q_reg[39]_0\(18) => fifo_rreq_n_27,
      \q_reg[39]_0\(17) => fifo_rreq_n_28,
      \q_reg[39]_0\(16) => fifo_rreq_n_29,
      \q_reg[39]_0\(15) => fifo_rreq_n_30,
      \q_reg[39]_0\(14) => fifo_rreq_n_31,
      \q_reg[39]_0\(13) => fifo_rreq_n_32,
      \q_reg[39]_0\(12) => fifo_rreq_n_33,
      \q_reg[39]_0\(11) => fifo_rreq_n_34,
      \q_reg[39]_0\(10) => fifo_rreq_n_35,
      \q_reg[39]_0\(9) => fifo_rreq_n_36,
      \q_reg[39]_0\(8) => fifo_rreq_n_37,
      \q_reg[39]_0\(7) => fifo_rreq_n_38,
      \q_reg[39]_0\(6) => fifo_rreq_n_39,
      \q_reg[39]_0\(5) => fifo_rreq_n_40,
      \q_reg[39]_0\(4) => fifo_rreq_n_41,
      \q_reg[39]_0\(3) => fifo_rreq_n_42,
      \q_reg[39]_0\(2) => fifo_rreq_n_43,
      \q_reg[39]_0\(1) => fifo_rreq_n_44,
      \q_reg[39]_0\(0) => fifo_rreq_n_45,
      \q_reg[39]_1\(37 downto 30) => rs2f_rreq_data(39 downto 32),
      \q_reg[39]_1\(29 downto 0) => rs2f_rreq_data(29 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      \sect_cnt_reg[19]\ => fifo_rreq_valid_buf_reg_n_2,
      \sect_cnt_reg[19]_0\ => rreq_handling_reg_n_2,
      \sect_cnt_reg[19]_1\ => fifo_rctl_n_4,
      \sect_len_buf_reg[4]\ => fifo_rreq_n_5,
      \sect_len_buf_reg[7]\ => fifo_rreq_n_6
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_2,
      R => SR(0)
    );
first_sect_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => NLW_first_sect_carry_CO_UNCONNECTED(7),
      CO(6) => first_sect,
      CO(5) => first_sect_carry_n_4,
      CO(4) => first_sect_carry_n_5,
      CO(3) => first_sect_carry_n_6,
      CO(2) => first_sect_carry_n_7,
      CO(1) => first_sect_carry_n_8,
      CO(0) => first_sect_carry_n_9,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => first_sect_carry_i_1_n_2,
      S(5) => first_sect_carry_i_2_n_2,
      S(4) => first_sect_carry_i_3_n_2,
      S(3) => first_sect_carry_i_4_n_2,
      S(2) => first_sect_carry_i_5_n_2,
      S(1) => first_sect_carry_i_6_n_2,
      S(0) => first_sect_carry_i_7_n_2
    );
first_sect_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[31]\,
      I1 => \sect_cnt_reg_n_2_[19]\,
      I2 => \start_addr_buf_reg_n_2_[30]\,
      I3 => \sect_cnt_reg_n_2_[18]\,
      O => first_sect_carry_i_1_n_2
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[15]\,
      I1 => \start_addr_buf_reg_n_2_[27]\,
      I2 => \sect_cnt_reg_n_2_[16]\,
      I3 => \start_addr_buf_reg_n_2_[28]\,
      I4 => \start_addr_buf_reg_n_2_[29]\,
      I5 => \sect_cnt_reg_n_2_[17]\,
      O => first_sect_carry_i_2_n_2
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[26]\,
      I1 => \sect_cnt_reg_n_2_[14]\,
      I2 => \sect_cnt_reg_n_2_[12]\,
      I3 => \start_addr_buf_reg_n_2_[24]\,
      I4 => \sect_cnt_reg_n_2_[13]\,
      I5 => \start_addr_buf_reg_n_2_[25]\,
      O => first_sect_carry_i_3_n_2
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[23]\,
      I1 => \sect_cnt_reg_n_2_[11]\,
      I2 => \sect_cnt_reg_n_2_[9]\,
      I3 => \start_addr_buf_reg_n_2_[21]\,
      I4 => \sect_cnt_reg_n_2_[10]\,
      I5 => \start_addr_buf_reg_n_2_[22]\,
      O => first_sect_carry_i_4_n_2
    );
first_sect_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[8]\,
      I1 => \start_addr_buf_reg_n_2_[20]\,
      I2 => \sect_cnt_reg_n_2_[6]\,
      I3 => \start_addr_buf_reg_n_2_[18]\,
      I4 => \start_addr_buf_reg_n_2_[19]\,
      I5 => \sect_cnt_reg_n_2_[7]\,
      O => first_sect_carry_i_5_n_2
    );
first_sect_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[17]\,
      I1 => \sect_cnt_reg_n_2_[5]\,
      I2 => \sect_cnt_reg_n_2_[3]\,
      I3 => \start_addr_buf_reg_n_2_[15]\,
      I4 => \sect_cnt_reg_n_2_[4]\,
      I5 => \start_addr_buf_reg_n_2_[16]\,
      O => first_sect_carry_i_6_n_2
    );
first_sect_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[14]\,
      I1 => \sect_cnt_reg_n_2_[2]\,
      I2 => \sect_cnt_reg_n_2_[0]\,
      I3 => \start_addr_buf_reg_n_2_[12]\,
      I4 => \sect_cnt_reg_n_2_[1]\,
      I5 => \start_addr_buf_reg_n_2_[13]\,
      O => first_sect_carry_i_7_n_2
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event0,
      Q => invalid_len_event,
      R => SR(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1_reg_n_2,
      R => SR(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => invalid_len_event_reg1_reg_n_2,
      Q => invalid_len_event_reg2,
      R => SR(0)
    );
last_sect_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => NLW_last_sect_carry_CO_UNCONNECTED(7),
      CO(6) => last_sect,
      CO(5) => last_sect_carry_n_4,
      CO(4) => last_sect_carry_n_5,
      CO(3) => last_sect_carry_n_6,
      CO(2) => last_sect_carry_n_7,
      CO(1) => last_sect_carry_n_8,
      CO(0) => last_sect_carry_n_9,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => fifo_rreq_n_53,
      S(5) => fifo_rreq_n_54,
      S(4) => fifo_rreq_n_55,
      S(3) => fifo_rreq_n_56,
      S(2) => fifo_rreq_n_57,
      S(1) => fifo_rreq_n_58,
      S(0) => fifo_rreq_n_59
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_48,
      Q => rreq_handling_reg_n_2,
      R => SR(0)
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_reg_slice__parameterized0\
     port map (
      \CQDma_addr_1_read_reg_559_reg[31]\ => \CQDma_addr_1_read_reg_559_reg[31]\,
      CUDma_WREADY => CUDma_WREADY,
      D(5 downto 2) => D(9 downto 6),
      D(1 downto 0) => D(3 downto 2),
      E(0) => E(0),
      I_RDATA(31 downto 0) => I_RDATA(31 downto 0),
      Q(31 downto 0) => \bus_equal_gen.data_buf\(31 downto 0),
      SR(0) => SR(0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[10]\(0) => \ap_CS_fsm_reg[10]\(0),
      \ap_CS_fsm_reg[19]\(0) => \ap_CS_fsm_reg[19]\(0),
      \ap_CS_fsm_reg[19]_0\(0) => \ap_CS_fsm_reg[19]_0\(0),
      \ap_CS_fsm_reg[19]_1\ => \ap_CS_fsm_reg[19]_1\,
      \ap_CS_fsm_reg[19]_2\ => \ap_CS_fsm_reg[19]_2\,
      \ap_CS_fsm_reg[20]\ => \ap_CS_fsm_reg[20]\,
      ap_NS_fsm116_out => ap_NS_fsm116_out,
      ap_clk => ap_clk,
      ap_condition_pp0_exit_iter0_state20 => ap_condition_pp0_exit_iter0_state20,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_reg_ioackin_CUDma_WREADY => ap_reg_ioackin_CUDma_WREADY,
      ap_reg_ioackin_CUDma_WREADY_reg => ap_reg_ioackin_CUDma_WREADY_reg,
      ap_reg_ioackin_CUDma_WREADY_reg_0 => ap_reg_ioackin_CUDma_WREADY_reg_0,
      ap_reg_ioackin_CUDma_WREADY_reg_1(6 downto 2) => ap_reg_ioackin_CUDma_WREADY_reg_1(10 downto 6),
      ap_reg_ioackin_CUDma_WREADY_reg_1(1 downto 0) => ap_reg_ioackin_CUDma_WREADY_reg_1(3 downto 2),
      ap_reg_ioackin_CUDma_WREADY_reg_2 => ap_reg_ioackin_CUDma_WREADY_reg_2,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \payload_1_reg_516_reg[7]\ => \payload_1_reg_516_reg[7]\,
      rdata_ack_t => rdata_ack_t,
      s_ready_t_reg_0(0) => next_beat,
      s_ready_t_reg_1 => \bus_equal_gen.rdata_valid_t_reg_n_2\,
      \state_reg[0]_0\(0) => \state_reg[0]\(0)
    );
rs_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_reg_slice
     port map (
      CO(0) => CO(0),
      D(3 downto 2) => D(5 downto 4),
      D(1 downto 0) => D(1 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_reg_ioackin_CQDma_ARREADY => ap_reg_ioackin_CQDma_ARREADY,
      \data_p1_reg[29]_0\(29 downto 0) => \data_p1_reg[29]\(29 downto 0),
      \data_p1_reg[29]_1\(29 downto 0) => \data_p1_reg[29]_0\(29 downto 0),
      \data_p1_reg[39]_0\(37 downto 30) => rs2f_rreq_data(39 downto 32),
      \data_p1_reg[39]_0\(29 downto 0) => rs2f_rreq_data(29 downto 0),
      \data_p2_reg[39]_0\(3 downto 2) => ap_reg_ioackin_CUDma_WREADY_reg_1(5 downto 4),
      \data_p2_reg[39]_0\(1 downto 0) => ap_reg_ioackin_CUDma_WREADY_reg_1(1 downto 0),
      \data_p2_reg[39]_1\(7 downto 0) => \data_p2_reg[39]\(7 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      s_ready_t_reg_0(0) => s_ready_t_reg(0),
      \state_reg[0]_0\(0) => rs2f_rreq_valid
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[10]\,
      O => \sect_addr_buf[10]_i_1_n_2\
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[11]\,
      O => \sect_addr_buf[11]_i_2_n_2\
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[12]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[0]\,
      O => \sect_addr_buf[12]_i_1_n_2\
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[13]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[1]\,
      O => \sect_addr_buf[13]_i_1_n_2\
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[14]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[2]\,
      O => \sect_addr_buf[14]_i_1_n_2\
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[15]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[3]\,
      O => \sect_addr_buf[15]_i_1_n_2\
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[16]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[4]\,
      O => \sect_addr_buf[16]_i_1_n_2\
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[17]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[5]\,
      O => \sect_addr_buf[17]_i_1_n_2\
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[18]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[6]\,
      O => \sect_addr_buf[18]_i_1_n_2\
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[19]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[7]\,
      O => \sect_addr_buf[19]_i_1_n_2\
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[20]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[8]\,
      O => \sect_addr_buf[20]_i_1_n_2\
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[21]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[9]\,
      O => \sect_addr_buf[21]_i_1_n_2\
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[22]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[10]\,
      O => \sect_addr_buf[22]_i_1_n_2\
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[23]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[11]\,
      O => \sect_addr_buf[23]_i_1_n_2\
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[24]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[12]\,
      O => \sect_addr_buf[24]_i_1_n_2\
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[25]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[13]\,
      O => \sect_addr_buf[25]_i_1_n_2\
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[26]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[14]\,
      O => \sect_addr_buf[26]_i_1_n_2\
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[27]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[15]\,
      O => \sect_addr_buf[27]_i_1_n_2\
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[28]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[16]\,
      O => \sect_addr_buf[28]_i_1_n_2\
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[29]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[17]\,
      O => \sect_addr_buf[29]_i_1_n_2\
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[2]\,
      O => \sect_addr_buf[2]_i_1_n_2\
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[30]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[18]\,
      O => \sect_addr_buf[30]_i_1_n_2\
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[31]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[19]\,
      O => \sect_addr_buf[31]_i_1_n_2\
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[3]\,
      O => \sect_addr_buf[3]_i_1_n_2\
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[4]\,
      O => \sect_addr_buf[4]_i_1_n_2\
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[5]\,
      O => \sect_addr_buf[5]_i_1_n_2\
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[6]\,
      O => \sect_addr_buf[6]_i_1_n_2\
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[7]\,
      O => \sect_addr_buf[7]_i_1_n_2\
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[8]\,
      O => \sect_addr_buf[8]_i_1_n_2\
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[9]\,
      O => \sect_addr_buf[9]_i_1_n_2\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[10]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[10]\,
      R => fifo_rctl_n_7
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[11]_i_2_n_2\,
      Q => \sect_addr_buf_reg_n_2_[11]\,
      R => fifo_rctl_n_7
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[12]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[12]\,
      R => SR(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[13]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[13]\,
      R => SR(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[14]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[14]\,
      R => SR(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[15]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[15]\,
      R => SR(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[16]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[16]\,
      R => SR(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[17]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[17]\,
      R => SR(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[18]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[18]\,
      R => SR(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[19]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[19]\,
      R => SR(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[20]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[20]\,
      R => SR(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[21]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[21]\,
      R => SR(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[22]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[22]\,
      R => SR(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[23]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[23]\,
      R => SR(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[24]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[24]\,
      R => SR(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[25]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[25]\,
      R => SR(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[26]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[26]\,
      R => SR(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[27]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[27]\,
      R => SR(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[28]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[28]\,
      R => SR(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[29]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[29]\,
      R => SR(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[2]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[2]\,
      R => fifo_rctl_n_7
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[30]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[30]\,
      R => SR(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[31]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[31]\,
      R => SR(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[3]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[3]\,
      R => fifo_rctl_n_7
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[4]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[4]\,
      R => fifo_rctl_n_7
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[5]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[5]\,
      R => fifo_rctl_n_7
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[6]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[6]\,
      R => fifo_rctl_n_7
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[7]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[7]\,
      R => fifo_rctl_n_7
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[8]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[8]\,
      R => fifo_rctl_n_7
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[9]_i_1_n_2\,
      Q => \sect_addr_buf_reg_n_2_[9]\,
      R => fifo_rctl_n_7
    );
sect_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt_reg_n_2_[0]\,
      CI_TOP => '0',
      CO(7) => sect_cnt0_carry_n_2,
      CO(6) => sect_cnt0_carry_n_3,
      CO(5) => sect_cnt0_carry_n_4,
      CO(4) => sect_cnt0_carry_n_5,
      CO(3) => sect_cnt0_carry_n_6,
      CO(2) => sect_cnt0_carry_n_7,
      CO(1) => sect_cnt0_carry_n_8,
      CO(0) => sect_cnt0_carry_n_9,
      DI(7 downto 0) => B"00000000",
      O(7) => sect_cnt0_carry_n_10,
      O(6) => sect_cnt0_carry_n_11,
      O(5) => sect_cnt0_carry_n_12,
      O(4) => sect_cnt0_carry_n_13,
      O(3) => sect_cnt0_carry_n_14,
      O(2) => sect_cnt0_carry_n_15,
      O(1) => sect_cnt0_carry_n_16,
      O(0) => sect_cnt0_carry_n_17,
      S(7) => \sect_cnt_reg_n_2_[8]\,
      S(6) => \sect_cnt_reg_n_2_[7]\,
      S(5) => \sect_cnt_reg_n_2_[6]\,
      S(4) => \sect_cnt_reg_n_2_[5]\,
      S(3) => \sect_cnt_reg_n_2_[4]\,
      S(2) => \sect_cnt_reg_n_2_[3]\,
      S(1) => \sect_cnt_reg_n_2_[2]\,
      S(0) => \sect_cnt_reg_n_2_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sect_cnt0_carry_n_2,
      CI_TOP => '0',
      CO(7) => \sect_cnt0_carry__0_n_2\,
      CO(6) => \sect_cnt0_carry__0_n_3\,
      CO(5) => \sect_cnt0_carry__0_n_4\,
      CO(4) => \sect_cnt0_carry__0_n_5\,
      CO(3) => \sect_cnt0_carry__0_n_6\,
      CO(2) => \sect_cnt0_carry__0_n_7\,
      CO(1) => \sect_cnt0_carry__0_n_8\,
      CO(0) => \sect_cnt0_carry__0_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sect_cnt0_carry__0_n_10\,
      O(6) => \sect_cnt0_carry__0_n_11\,
      O(5) => \sect_cnt0_carry__0_n_12\,
      O(4) => \sect_cnt0_carry__0_n_13\,
      O(3) => \sect_cnt0_carry__0_n_14\,
      O(2) => \sect_cnt0_carry__0_n_15\,
      O(1) => \sect_cnt0_carry__0_n_16\,
      O(0) => \sect_cnt0_carry__0_n_17\,
      S(7) => \sect_cnt_reg_n_2_[16]\,
      S(6) => \sect_cnt_reg_n_2_[15]\,
      S(5) => \sect_cnt_reg_n_2_[14]\,
      S(4) => \sect_cnt_reg_n_2_[13]\,
      S(3) => \sect_cnt_reg_n_2_[12]\,
      S(2) => \sect_cnt_reg_n_2_[11]\,
      S(1) => \sect_cnt_reg_n_2_[10]\,
      S(0) => \sect_cnt_reg_n_2_[9]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt0_carry__0_n_2\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sect_cnt0_carry__1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sect_cnt0_carry__1_n_8\,
      CO(0) => \sect_cnt0_carry__1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_sect_cnt0_carry__1_O_UNCONNECTED\(7 downto 3),
      O(2) => \sect_cnt0_carry__1_n_15\,
      O(1) => \sect_cnt0_carry__1_n_16\,
      O(0) => \sect_cnt0_carry__1_n_17\,
      S(7 downto 3) => B"00000",
      S(2) => \sect_cnt_reg_n_2_[19]\,
      S(1) => \sect_cnt_reg_n_2_[18]\,
      S(0) => \sect_cnt_reg_n_2_[17]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rctl_n_45,
      Q => \sect_cnt_reg_n_2_[0]\,
      R => SR(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rctl_n_35,
      Q => \sect_cnt_reg_n_2_[10]\,
      R => SR(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rctl_n_34,
      Q => \sect_cnt_reg_n_2_[11]\,
      R => SR(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rctl_n_33,
      Q => \sect_cnt_reg_n_2_[12]\,
      R => SR(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rctl_n_32,
      Q => \sect_cnt_reg_n_2_[13]\,
      R => SR(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rctl_n_31,
      Q => \sect_cnt_reg_n_2_[14]\,
      R => SR(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rctl_n_30,
      Q => \sect_cnt_reg_n_2_[15]\,
      R => SR(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rctl_n_29,
      Q => \sect_cnt_reg_n_2_[16]\,
      R => SR(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rctl_n_28,
      Q => \sect_cnt_reg_n_2_[17]\,
      R => SR(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rctl_n_27,
      Q => \sect_cnt_reg_n_2_[18]\,
      R => SR(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rctl_n_26,
      Q => \sect_cnt_reg_n_2_[19]\,
      R => SR(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rctl_n_44,
      Q => \sect_cnt_reg_n_2_[1]\,
      R => SR(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rctl_n_43,
      Q => \sect_cnt_reg_n_2_[2]\,
      R => SR(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rctl_n_42,
      Q => \sect_cnt_reg_n_2_[3]\,
      R => SR(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rctl_n_41,
      Q => \sect_cnt_reg_n_2_[4]\,
      R => SR(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rctl_n_40,
      Q => \sect_cnt_reg_n_2_[5]\,
      R => SR(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rctl_n_39,
      Q => \sect_cnt_reg_n_2_[6]\,
      R => SR(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rctl_n_38,
      Q => \sect_cnt_reg_n_2_[7]\,
      R => SR(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rctl_n_37,
      Q => \sect_cnt_reg_n_2_[8]\,
      R => SR(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rctl_n_36,
      Q => \sect_cnt_reg_n_2_[9]\,
      R => SR(0)
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_9,
      D => fifo_rctl_n_15,
      Q => p_1_in(0),
      R => SR(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_9,
      D => fifo_rctl_n_16,
      Q => p_1_in(1),
      R => SR(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_9,
      D => fifo_rctl_n_17,
      Q => p_1_in(2),
      R => SR(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_9,
      D => fifo_rctl_n_18,
      Q => p_1_in(3),
      R => SR(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_9,
      D => fifo_rctl_n_19,
      Q => \sect_len_buf_reg_n_2_[4]\,
      R => SR(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_9,
      D => fifo_rctl_n_20,
      Q => \sect_len_buf_reg_n_2_[5]\,
      R => SR(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_9,
      D => fifo_rctl_n_21,
      Q => \sect_len_buf_reg_n_2_[6]\,
      R => SR(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_9,
      D => fifo_rctl_n_22,
      Q => \sect_len_buf_reg_n_2_[7]\,
      R => SR(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_9,
      D => fifo_rctl_n_23,
      Q => \sect_len_buf_reg_n_2_[8]\,
      R => SR(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_9,
      D => fifo_rctl_n_24,
      Q => \sect_len_buf_reg_n_2_[9]\,
      R => SR(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[10]\,
      Q => \start_addr_buf_reg_n_2_[10]\,
      R => SR(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[11]\,
      Q => \start_addr_buf_reg_n_2_[11]\,
      R => SR(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[12]\,
      Q => \start_addr_buf_reg_n_2_[12]\,
      R => SR(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[13]\,
      Q => \start_addr_buf_reg_n_2_[13]\,
      R => SR(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[14]\,
      Q => \start_addr_buf_reg_n_2_[14]\,
      R => SR(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[15]\,
      Q => \start_addr_buf_reg_n_2_[15]\,
      R => SR(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[16]\,
      Q => \start_addr_buf_reg_n_2_[16]\,
      R => SR(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[17]\,
      Q => \start_addr_buf_reg_n_2_[17]\,
      R => SR(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[18]\,
      Q => \start_addr_buf_reg_n_2_[18]\,
      R => SR(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[19]\,
      Q => \start_addr_buf_reg_n_2_[19]\,
      R => SR(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[20]\,
      Q => \start_addr_buf_reg_n_2_[20]\,
      R => SR(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[21]\,
      Q => \start_addr_buf_reg_n_2_[21]\,
      R => SR(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[22]\,
      Q => \start_addr_buf_reg_n_2_[22]\,
      R => SR(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[23]\,
      Q => \start_addr_buf_reg_n_2_[23]\,
      R => SR(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[24]\,
      Q => \start_addr_buf_reg_n_2_[24]\,
      R => SR(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[25]\,
      Q => \start_addr_buf_reg_n_2_[25]\,
      R => SR(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[26]\,
      Q => \start_addr_buf_reg_n_2_[26]\,
      R => SR(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[27]\,
      Q => \start_addr_buf_reg_n_2_[27]\,
      R => SR(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[28]\,
      Q => \start_addr_buf_reg_n_2_[28]\,
      R => SR(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[29]\,
      Q => \start_addr_buf_reg_n_2_[29]\,
      R => SR(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[2]\,
      Q => \start_addr_buf_reg_n_2_[2]\,
      R => SR(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[30]\,
      Q => \start_addr_buf_reg_n_2_[30]\,
      R => SR(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[31]\,
      Q => \start_addr_buf_reg_n_2_[31]\,
      R => SR(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[3]\,
      Q => \start_addr_buf_reg_n_2_[3]\,
      R => SR(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[4]\,
      Q => \start_addr_buf_reg_n_2_[4]\,
      R => SR(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[5]\,
      Q => \start_addr_buf_reg_n_2_[5]\,
      R => SR(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[6]\,
      Q => \start_addr_buf_reg_n_2_[6]\,
      R => SR(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[7]\,
      Q => \start_addr_buf_reg_n_2_[7]\,
      R => SR(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[8]\,
      Q => \start_addr_buf_reg_n_2_[8]\,
      R => SR(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[9]\,
      Q => \start_addr_buf_reg_n_2_[9]\,
      R => SR(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_37,
      Q => \start_addr_reg_n_2_[10]\,
      R => SR(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_36,
      Q => \start_addr_reg_n_2_[11]\,
      R => SR(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_35,
      Q => \start_addr_reg_n_2_[12]\,
      R => SR(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_34,
      Q => \start_addr_reg_n_2_[13]\,
      R => SR(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_33,
      Q => \start_addr_reg_n_2_[14]\,
      R => SR(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_32,
      Q => \start_addr_reg_n_2_[15]\,
      R => SR(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_31,
      Q => \start_addr_reg_n_2_[16]\,
      R => SR(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_30,
      Q => \start_addr_reg_n_2_[17]\,
      R => SR(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_29,
      Q => \start_addr_reg_n_2_[18]\,
      R => SR(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_28,
      Q => \start_addr_reg_n_2_[19]\,
      R => SR(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_27,
      Q => \start_addr_reg_n_2_[20]\,
      R => SR(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_26,
      Q => \start_addr_reg_n_2_[21]\,
      R => SR(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_25,
      Q => \start_addr_reg_n_2_[22]\,
      R => SR(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_24,
      Q => \start_addr_reg_n_2_[23]\,
      R => SR(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_23,
      Q => \start_addr_reg_n_2_[24]\,
      R => SR(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_22,
      Q => \start_addr_reg_n_2_[25]\,
      R => SR(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_21,
      Q => \start_addr_reg_n_2_[26]\,
      R => SR(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_20,
      Q => \start_addr_reg_n_2_[27]\,
      R => SR(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_19,
      Q => \start_addr_reg_n_2_[28]\,
      R => SR(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_18,
      Q => \start_addr_reg_n_2_[29]\,
      R => SR(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_45,
      Q => \start_addr_reg_n_2_[2]\,
      R => SR(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_17,
      Q => \start_addr_reg_n_2_[30]\,
      R => SR(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_16,
      Q => \start_addr_reg_n_2_[31]\,
      R => SR(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_44,
      Q => \start_addr_reg_n_2_[3]\,
      R => SR(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_43,
      Q => \start_addr_reg_n_2_[4]\,
      R => SR(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_42,
      Q => \start_addr_reg_n_2_[5]\,
      R => SR(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_41,
      Q => \start_addr_reg_n_2_[6]\,
      R => SR(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_40,
      Q => \start_addr_reg_n_2_[7]\,
      R => SR(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_39,
      Q => \start_addr_reg_n_2_[8]\,
      R => SR(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_6,
      D => fifo_rreq_n_38,
      Q => \start_addr_reg_n_2_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_read is
  port (
    full_n_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_CUDma_RVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_read is
  signal buff_rdata_n_3 : STD_LOGIC;
  signal \bus_equal_gen.rdata_valid_t_reg_n_2\ : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
begin
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_buffer__parameterized0\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dout_valid_reg_0 => buff_rdata_n_3,
      dout_valid_reg_1 => \bus_equal_gen.rdata_valid_t_reg_n_2\,
      full_n_reg_0 => full_n_reg,
      m_axi_CUDma_RVALID => m_axi_CUDma_RVALID,
      rdata_ack_t => rdata_ack_t
    );
\bus_equal_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_3,
      Q => \bus_equal_gen.rdata_valid_t_reg_n_2\,
      R => SR(0)
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_reg_slice__parameterized0\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      rdata_ack_t => rdata_ack_t,
      s_ready_t_reg_0 => \bus_equal_gen.rdata_valid_t_reg_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_write is
  port (
    full_n_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event_reg2 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    AWVALID_Dummy : out STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg_0\ : out STD_LOGIC;
    m_axi_CUDma_WLAST : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.awlen_buf_reg[3]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC;
    m_axi_CUDma_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clear : out STD_LOGIC;
    sel : out STD_LOGIC;
    \ap_CS_fsm_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    ap_NS_fsm116_out : out STD_LOGIC;
    \ap_CS_fsm_reg[20]\ : out STD_LOGIC;
    m_axi_CUDma_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CUDma_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.AWVALID_Dummy_reg_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    \throttl_cnt_reg[0]\ : in STD_LOGIC;
    m_axi_CUDma_WREADY : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    \throttl_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt_reg[0]_1\ : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_reg_ioackin_CUDma_AWREADY : in STD_LOGIC;
    m_axi_CUDma_BVALID : in STD_LOGIC;
    bit_reg_490 : in STD_LOGIC;
    \data_p1_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p1_reg[29]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p2_reg[39]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[26]_0\ : in STD_LOGIC;
    ap_reg_ioackin_CUDma_WREADY : in STD_LOGIC;
    \l_reg_226_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_0 : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    push : in STD_LOGIC;
    \waddr_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_write is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_len0 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal align_len0_0 : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__0_n_9\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_8\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_9\ : STD_LOGIC;
  signal \align_len_reg_n_2_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[3]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[4]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[5]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[6]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[7]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[8]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[9]\ : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal awlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal buff_wdata_n_12 : STD_LOGIC;
  signal buff_wdata_n_13 : STD_LOGIC;
  signal buff_wdata_n_14 : STD_LOGIC;
  signal buff_wdata_n_15 : STD_LOGIC;
  signal buff_wdata_n_16 : STD_LOGIC;
  signal buff_wdata_n_17 : STD_LOGIC;
  signal buff_wdata_n_18 : STD_LOGIC;
  signal buff_wdata_n_19 : STD_LOGIC;
  signal buff_wdata_n_20 : STD_LOGIC;
  signal buff_wdata_n_21 : STD_LOGIC;
  signal buff_wdata_n_22 : STD_LOGIC;
  signal buff_wdata_n_23 : STD_LOGIC;
  signal buff_wdata_n_24 : STD_LOGIC;
  signal buff_wdata_n_25 : STD_LOGIC;
  signal buff_wdata_n_26 : STD_LOGIC;
  signal buff_wdata_n_27 : STD_LOGIC;
  signal buff_wdata_n_28 : STD_LOGIC;
  signal buff_wdata_n_29 : STD_LOGIC;
  signal buff_wdata_n_30 : STD_LOGIC;
  signal buff_wdata_n_31 : STD_LOGIC;
  signal buff_wdata_n_32 : STD_LOGIC;
  signal buff_wdata_n_33 : STD_LOGIC;
  signal buff_wdata_n_34 : STD_LOGIC;
  signal buff_wdata_n_35 : STD_LOGIC;
  signal buff_wdata_n_36 : STD_LOGIC;
  signal buff_wdata_n_37 : STD_LOGIC;
  signal buff_wdata_n_38 : STD_LOGIC;
  signal buff_wdata_n_39 : STD_LOGIC;
  signal buff_wdata_n_40 : STD_LOGIC;
  signal buff_wdata_n_41 : STD_LOGIC;
  signal buff_wdata_n_42 : STD_LOGIC;
  signal buff_wdata_n_43 : STD_LOGIC;
  signal buff_wdata_n_6 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \^bus_equal_gen.wvalid_dummy_reg_0\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt[7]_i_3_n_2\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \could_multi_bursts.awaddr_buf[31]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_7_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_sect_buf_reg_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_2\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data_valid : STD_LOGIC;
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \end_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_5__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_6__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_7__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_8__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_n_7\ : STD_LOGIC;
  signal \end_addr_carry__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_9\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_5__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_6__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_7__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_8__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_n_7\ : STD_LOGIC;
  signal \end_addr_carry__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_9\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_5__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_6__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_n_7\ : STD_LOGIC;
  signal \end_addr_carry__2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_n_9\ : STD_LOGIC;
  signal \end_addr_carry_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_5__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_6__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_7__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_8__0_n_2\ : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal end_addr_carry_n_6 : STD_LOGIC;
  signal end_addr_carry_n_7 : STD_LOGIC;
  signal end_addr_carry_n_8 : STD_LOGIC;
  signal end_addr_carry_n_9 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal fifo_wreq_n_10 : STD_LOGIC;
  signal fifo_wreq_n_11 : STD_LOGIC;
  signal fifo_wreq_n_12 : STD_LOGIC;
  signal fifo_wreq_n_13 : STD_LOGIC;
  signal fifo_wreq_n_14 : STD_LOGIC;
  signal fifo_wreq_n_15 : STD_LOGIC;
  signal fifo_wreq_n_16 : STD_LOGIC;
  signal fifo_wreq_n_17 : STD_LOGIC;
  signal fifo_wreq_n_18 : STD_LOGIC;
  signal fifo_wreq_n_19 : STD_LOGIC;
  signal fifo_wreq_n_20 : STD_LOGIC;
  signal fifo_wreq_n_21 : STD_LOGIC;
  signal fifo_wreq_n_22 : STD_LOGIC;
  signal fifo_wreq_n_23 : STD_LOGIC;
  signal fifo_wreq_n_26 : STD_LOGIC;
  signal fifo_wreq_n_35 : STD_LOGIC;
  signal fifo_wreq_n_36 : STD_LOGIC;
  signal fifo_wreq_n_37 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_4 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_43 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_46 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_n_49 : STD_LOGIC;
  signal fifo_wreq_n_5 : STD_LOGIC;
  signal fifo_wreq_n_50 : STD_LOGIC;
  signal fifo_wreq_n_51 : STD_LOGIC;
  signal fifo_wreq_n_52 : STD_LOGIC;
  signal fifo_wreq_n_53 : STD_LOGIC;
  signal fifo_wreq_n_54 : STD_LOGIC;
  signal fifo_wreq_n_55 : STD_LOGIC;
  signal fifo_wreq_n_56 : STD_LOGIC;
  signal fifo_wreq_n_57 : STD_LOGIC;
  signal fifo_wreq_n_58 : STD_LOGIC;
  signal fifo_wreq_n_59 : STD_LOGIC;
  signal fifo_wreq_n_6 : STD_LOGIC;
  signal fifo_wreq_n_60 : STD_LOGIC;
  signal fifo_wreq_n_61 : STD_LOGIC;
  signal fifo_wreq_n_62 : STD_LOGIC;
  signal fifo_wreq_n_63 : STD_LOGIC;
  signal fifo_wreq_n_64 : STD_LOGIC;
  signal fifo_wreq_n_65 : STD_LOGIC;
  signal fifo_wreq_n_66 : STD_LOGIC;
  signal fifo_wreq_n_67 : STD_LOGIC;
  signal fifo_wreq_n_68 : STD_LOGIC;
  signal fifo_wreq_n_69 : STD_LOGIC;
  signal fifo_wreq_n_7 : STD_LOGIC;
  signal fifo_wreq_n_70 : STD_LOGIC;
  signal fifo_wreq_n_71 : STD_LOGIC;
  signal fifo_wreq_n_72 : STD_LOGIC;
  signal fifo_wreq_n_73 : STD_LOGIC;
  signal fifo_wreq_n_74 : STD_LOGIC;
  signal fifo_wreq_n_75 : STD_LOGIC;
  signal fifo_wreq_n_76 : STD_LOGIC;
  signal fifo_wreq_n_77 : STD_LOGIC;
  signal fifo_wreq_n_78 : STD_LOGIC;
  signal fifo_wreq_n_79 : STD_LOGIC;
  signal fifo_wreq_n_8 : STD_LOGIC;
  signal fifo_wreq_n_80 : STD_LOGIC;
  signal fifo_wreq_n_81 : STD_LOGIC;
  signal fifo_wreq_n_9 : STD_LOGIC;
  signal fifo_wreq_valid : STD_LOGIC;
  signal fifo_wreq_valid_buf_reg_n_2 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry_i_1__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_2__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_3__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_4__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_5__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_6__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_7__0_n_2\ : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal first_sect_carry_n_7 : STD_LOGIC;
  signal first_sect_carry_n_8 : STD_LOGIC;
  signal first_sect_carry_n_9 : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal \^invalid_len_event_reg2\ : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_buf0 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal last_sect_carry_n_7 : STD_LOGIC;
  signal last_sect_carry_n_8 : STD_LOGIC;
  signal last_sect_carry_n_9 : STD_LOGIC;
  signal \^m_axi_cudma_awaddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_cudma_wlast\ : STD_LOGIC;
  signal next_resp : STD_LOGIC;
  signal next_resp0 : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_26_in : STD_LOGIC;
  signal p_30_in : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal rs2f_wreq_ack : STD_LOGIC;
  signal rs2f_wreq_data : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal rs2f_wreq_valid : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \sect_addr_buf[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_9\ : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_cnt0_carry_n_7 : STD_LOGIC;
  signal sect_cnt0_carry_n_8 : STD_LOGIC;
  signal sect_cnt0_carry_n_9 : STD_LOGIC;
  signal \sect_cnt[19]_i_3_n_2\ : STD_LOGIC;
  signal sect_len_buf : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal \sect_len_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_2\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal start_addr_buf : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \start_addr_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[9]\ : STD_LOGIC;
  signal tmp_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wreq_handling_i_1_n_2 : STD_LOGIC;
  signal wreq_handling_reg_n_2 : STD_LOGIC;
  signal \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_end_addr_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_first_sect_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_last_sect_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sect_cnt0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sect_cnt0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[2]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[3]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[4]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[6]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[7]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[10]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[11]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[12]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[13]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[14]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[15]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[16]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[17]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[18]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[19]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[20]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[21]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[22]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[23]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[24]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[25]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[26]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[27]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[28]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[29]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[2]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[30]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[3]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[4]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[5]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[6]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[7]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[8]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[9]_i_1\ : label is "soft_lutpair203";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_sect_buf_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__0\ : label is "soft_lutpair182";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair211";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_3\ : label is "soft_lutpair180";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  SR(0) <= \^sr\(0);
  \bus_equal_gen.WVALID_Dummy_reg_0\ <= \^bus_equal_gen.wvalid_dummy_reg_0\;
  \could_multi_bursts.awlen_buf_reg[3]_0\ <= \^could_multi_bursts.awlen_buf_reg[3]_0\;
  full_n_reg <= \^full_n_reg\;
  full_n_reg_0 <= \^full_n_reg_0\;
  invalid_len_event_reg2 <= \^invalid_len_event_reg2\;
  m_axi_CUDma_AWADDR(29 downto 0) <= \^m_axi_cudma_awaddr\(29 downto 0);
  m_axi_CUDma_WLAST <= \^m_axi_cudma_wlast\;
\align_len0_inferred__1/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \align_len0_inferred__1/i__carry_n_2\,
      CO(6) => \align_len0_inferred__1/i__carry_n_3\,
      CO(5) => \align_len0_inferred__1/i__carry_n_4\,
      CO(4) => \align_len0_inferred__1/i__carry_n_5\,
      CO(3) => \align_len0_inferred__1/i__carry_n_6\,
      CO(2) => \align_len0_inferred__1/i__carry_n_7\,
      CO(1) => \align_len0_inferred__1/i__carry_n_8\,
      CO(0) => \align_len0_inferred__1/i__carry_n_9\,
      DI(7 downto 1) => fifo_wreq_data(38 downto 32),
      DI(0) => '0',
      O(7 downto 1) => align_len0(8 downto 2),
      O(0) => \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\(0),
      S(7) => fifo_wreq_n_66,
      S(6) => fifo_wreq_n_67,
      S(5) => fifo_wreq_n_68,
      S(4) => fifo_wreq_n_69,
      S(3) => fifo_wreq_n_70,
      S(2) => fifo_wreq_n_71,
      S(1) => fifo_wreq_n_72,
      S(0) => '1'
    );
\align_len0_inferred__1/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \align_len0_inferred__1/i__carry_n_2\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \align_len0_inferred__1/i__carry__0_n_9\,
      DI(7 downto 1) => B"0000000",
      DI(0) => fifo_wreq_data(39),
      O(7 downto 2) => \NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED\(7 downto 2),
      O(1) => align_len0(31),
      O(0) => align_len0(9),
      S(7 downto 1) => B"0000001",
      S(0) => fifo_wreq_n_65
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(2),
      Q => \align_len_reg_n_2_[2]\,
      R => fifo_wreq_n_81
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(31),
      Q => \align_len_reg_n_2_[31]\,
      R => fifo_wreq_n_81
    );
\align_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(3),
      Q => \align_len_reg_n_2_[3]\,
      R => fifo_wreq_n_81
    );
\align_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(4),
      Q => \align_len_reg_n_2_[4]\,
      R => fifo_wreq_n_81
    );
\align_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(5),
      Q => \align_len_reg_n_2_[5]\,
      R => fifo_wreq_n_81
    );
\align_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(6),
      Q => \align_len_reg_n_2_[6]\,
      R => fifo_wreq_n_81
    );
\align_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(7),
      Q => \align_len_reg_n_2_[7]\,
      R => fifo_wreq_n_81
    );
\align_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(8),
      Q => \align_len_reg_n_2_[8]\,
      R => fifo_wreq_n_81
    );
\align_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(9),
      Q => \align_len_reg_n_2_[9]\,
      R => fifo_wreq_n_81
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_2_[2]\,
      Q => beat_len_buf(0),
      R => \^sr\(0)
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_2_[3]\,
      Q => beat_len_buf(1),
      R => \^sr\(0)
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_2_[4]\,
      Q => beat_len_buf(2),
      R => \^sr\(0)
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_2_[5]\,
      Q => beat_len_buf(3),
      R => \^sr\(0)
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_2_[6]\,
      Q => beat_len_buf(4),
      R => \^sr\(0)
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_2_[7]\,
      Q => beat_len_buf(5),
      R => \^sr\(0)
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_2_[8]\,
      Q => beat_len_buf(6),
      R => \^sr\(0)
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_2_[9]\,
      Q => beat_len_buf(7),
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_2_[31]\,
      Q => beat_len_buf(9),
      R => \^sr\(0)
    );
buff_wdata: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_buffer
     port map (
      E(0) => p_30_in,
      Q(35 downto 32) => tmp_strb(3 downto 0),
      Q(31) => buff_wdata_n_12,
      Q(30) => buff_wdata_n_13,
      Q(29) => buff_wdata_n_14,
      Q(28) => buff_wdata_n_15,
      Q(27) => buff_wdata_n_16,
      Q(26) => buff_wdata_n_17,
      Q(25) => buff_wdata_n_18,
      Q(24) => buff_wdata_n_19,
      Q(23) => buff_wdata_n_20,
      Q(22) => buff_wdata_n_21,
      Q(21) => buff_wdata_n_22,
      Q(20) => buff_wdata_n_23,
      Q(19) => buff_wdata_n_24,
      Q(18) => buff_wdata_n_25,
      Q(17) => buff_wdata_n_26,
      Q(16) => buff_wdata_n_27,
      Q(15) => buff_wdata_n_28,
      Q(14) => buff_wdata_n_29,
      Q(13) => buff_wdata_n_30,
      Q(12) => buff_wdata_n_31,
      Q(11) => buff_wdata_n_32,
      Q(10) => buff_wdata_n_33,
      Q(9) => buff_wdata_n_34,
      Q(8) => buff_wdata_n_35,
      Q(7) => buff_wdata_n_36,
      Q(6) => buff_wdata_n_37,
      Q(5) => buff_wdata_n_38,
      Q(4) => buff_wdata_n_39,
      Q(3) => buff_wdata_n_40,
      Q(2) => buff_wdata_n_41,
      Q(1) => buff_wdata_n_42,
      Q(0) => buff_wdata_n_43,
      SR(0) => \^sr\(0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[21]\(0) => \ap_CS_fsm_reg[2]\(3),
      \ap_CS_fsm_reg[22]\(0) => empty_n_reg_0(6),
      ap_clk => ap_clk,
      ap_reg_ioackin_CUDma_WREADY => ap_reg_ioackin_CUDma_WREADY,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      data_valid => data_valid,
      dout_valid_reg_0 => buff_wdata_n_6,
      dout_valid_reg_1 => \^bus_equal_gen.wvalid_dummy_reg_0\,
      empty_n_reg_0 => empty_n_reg,
      full_n_reg_0 => \^full_n_reg\,
      m_axi_CUDma_WREADY => m_axi_CUDma_WREADY,
      mem_reg_0(31 downto 0) => mem_reg(31 downto 0),
      \waddr_reg[7]_0\(0) => \waddr_reg[7]\(0)
    );
\bus_equal_gen.WLAST_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_equal_gen.fifo_burst_n_9\,
      Q => \^m_axi_cudma_wlast\,
      R => \^sr\(0)
    );
\bus_equal_gen.WVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_6,
      Q => \^bus_equal_gen.wvalid_dummy_reg_0\,
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_43,
      Q => m_axi_CUDma_WDATA(0),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_33,
      Q => m_axi_CUDma_WDATA(10),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_32,
      Q => m_axi_CUDma_WDATA(11),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_31,
      Q => m_axi_CUDma_WDATA(12),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_30,
      Q => m_axi_CUDma_WDATA(13),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_29,
      Q => m_axi_CUDma_WDATA(14),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_28,
      Q => m_axi_CUDma_WDATA(15),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_27,
      Q => m_axi_CUDma_WDATA(16),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_26,
      Q => m_axi_CUDma_WDATA(17),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_25,
      Q => m_axi_CUDma_WDATA(18),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_24,
      Q => m_axi_CUDma_WDATA(19),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_42,
      Q => m_axi_CUDma_WDATA(1),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_23,
      Q => m_axi_CUDma_WDATA(20),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_22,
      Q => m_axi_CUDma_WDATA(21),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_21,
      Q => m_axi_CUDma_WDATA(22),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_20,
      Q => m_axi_CUDma_WDATA(23),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_19,
      Q => m_axi_CUDma_WDATA(24),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_18,
      Q => m_axi_CUDma_WDATA(25),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_17,
      Q => m_axi_CUDma_WDATA(26),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_16,
      Q => m_axi_CUDma_WDATA(27),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_15,
      Q => m_axi_CUDma_WDATA(28),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_14,
      Q => m_axi_CUDma_WDATA(29),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_41,
      Q => m_axi_CUDma_WDATA(2),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_13,
      Q => m_axi_CUDma_WDATA(30),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_12,
      Q => m_axi_CUDma_WDATA(31),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_40,
      Q => m_axi_CUDma_WDATA(3),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_39,
      Q => m_axi_CUDma_WDATA(4),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_38,
      Q => m_axi_CUDma_WDATA(5),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_37,
      Q => m_axi_CUDma_WDATA(6),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_36,
      Q => m_axi_CUDma_WDATA(7),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_35,
      Q => m_axi_CUDma_WDATA(8),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_34,
      Q => m_axi_CUDma_WDATA(9),
      R => '0'
    );
\bus_equal_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_fifo
     port map (
      Q(7 downto 0) => \bus_equal_gen.len_cnt_reg__0\(7 downto 0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => \bus_equal_gen.fifo_burst_n_10\,
      burst_valid => burst_valid,
      \bus_equal_gen.WLAST_Dummy_reg\ => \^bus_equal_gen.wvalid_dummy_reg_0\,
      \could_multi_bursts.awlen_buf_reg[0]\(9 downto 4) => sect_len_buf(9 downto 4),
      \could_multi_bursts.awlen_buf_reg[0]\(3) => \sect_len_buf_reg_n_2_[3]\,
      \could_multi_bursts.awlen_buf_reg[0]\(2) => \sect_len_buf_reg_n_2_[2]\,
      \could_multi_bursts.awlen_buf_reg[0]\(1) => \sect_len_buf_reg_n_2_[1]\,
      \could_multi_bursts.awlen_buf_reg[0]\(0) => \sect_len_buf_reg_n_2_[0]\,
      \could_multi_bursts.awlen_buf_reg[0]_0\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      data_valid => data_valid,
      fifo_burst_ready => fifo_burst_ready,
      \in\(0) => \^invalid_len_event_reg2\,
      m_axi_CUDma_WLAST => \^m_axi_cudma_wlast\,
      m_axi_CUDma_WREADY => m_axi_CUDma_WREADY,
      m_axi_CUDma_WREADY_0 => \bus_equal_gen.fifo_burst_n_9\,
      push => push,
      \sect_len_buf_reg[3]\(3 downto 0) => awlen_tmp(3 downto 0),
      \sect_len_buf_reg[4]\ => \bus_equal_gen.fifo_burst_n_8\
    );
\bus_equal_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\bus_equal_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(0),
      I1 => \bus_equal_gen.len_cnt_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\bus_equal_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(0),
      I1 => \bus_equal_gen.len_cnt_reg__0\(1),
      I2 => \bus_equal_gen.len_cnt_reg__0\(2),
      O => \p_0_in__1\(2)
    );
\bus_equal_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(2),
      I1 => \bus_equal_gen.len_cnt_reg__0\(1),
      I2 => \bus_equal_gen.len_cnt_reg__0\(0),
      I3 => \bus_equal_gen.len_cnt_reg__0\(3),
      O => \p_0_in__1\(3)
    );
\bus_equal_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(3),
      I1 => \bus_equal_gen.len_cnt_reg__0\(0),
      I2 => \bus_equal_gen.len_cnt_reg__0\(1),
      I3 => \bus_equal_gen.len_cnt_reg__0\(2),
      I4 => \bus_equal_gen.len_cnt_reg__0\(4),
      O => \p_0_in__1\(4)
    );
\bus_equal_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(5),
      I1 => \bus_equal_gen.len_cnt_reg__0\(2),
      I2 => \bus_equal_gen.len_cnt_reg__0\(1),
      I3 => \bus_equal_gen.len_cnt_reg__0\(0),
      I4 => \bus_equal_gen.len_cnt_reg__0\(3),
      I5 => \bus_equal_gen.len_cnt_reg__0\(4),
      O => \p_0_in__1\(5)
    );
\bus_equal_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt[7]_i_3_n_2\,
      I1 => \bus_equal_gen.len_cnt_reg__0\(6),
      O => \p_0_in__1\(6)
    );
\bus_equal_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(6),
      I1 => \bus_equal_gen.len_cnt[7]_i_3_n_2\,
      I2 => \bus_equal_gen.len_cnt_reg__0\(7),
      O => \p_0_in__1\(7)
    );
\bus_equal_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(2),
      I1 => \bus_equal_gen.len_cnt_reg__0\(1),
      I2 => \bus_equal_gen.len_cnt_reg__0\(0),
      I3 => \bus_equal_gen.len_cnt_reg__0\(3),
      I4 => \bus_equal_gen.len_cnt_reg__0\(4),
      I5 => \bus_equal_gen.len_cnt_reg__0\(5),
      O => \bus_equal_gen.len_cnt[7]_i_3_n_2\
    );
\bus_equal_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(0),
      Q => \bus_equal_gen.len_cnt_reg__0\(0),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(1),
      Q => \bus_equal_gen.len_cnt_reg__0\(1),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(2),
      Q => \bus_equal_gen.len_cnt_reg__0\(2),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(3),
      Q => \bus_equal_gen.len_cnt_reg__0\(3),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(4),
      Q => \bus_equal_gen.len_cnt_reg__0\(4),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(5),
      Q => \bus_equal_gen.len_cnt_reg__0\(5),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(6),
      Q => \bus_equal_gen.len_cnt_reg__0\(6),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(7),
      Q => \bus_equal_gen.len_cnt_reg__0\(7),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(0),
      Q => m_axi_CUDma_WSTRB(0),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(1),
      Q => m_axi_CUDma_WSTRB(1),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(2),
      Q => m_axi_CUDma_WSTRB(2),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(3),
      Q => m_axi_CUDma_WSTRB(3),
      R => \^sr\(0)
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      Q => AWVALID_Dummy,
      R => '0'
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[10]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(10),
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[11]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(11),
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[12]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(12),
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[13]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(13),
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[14]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(14),
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[15]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(15),
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[16]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(16),
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[17]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(17),
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[18]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(18),
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[19]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(19),
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[20]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(20),
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[21]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(21),
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[22]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(22),
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[23]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(23),
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[24]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(24),
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[25]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(25),
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[26]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(26),
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[27]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(27),
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[28]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(28),
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[29]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(29),
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[2]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(2),
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[30]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(30),
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[31]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(31),
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(5),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[3]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(3),
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[4]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(4),
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[5]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(5),
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[6]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(6),
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[7]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(7),
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[8]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(8),
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_cudma_awaddr\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_2\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \^m_axi_cudma_awaddr\(3),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^m_axi_cudma_awaddr\(2),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \could_multi_bursts.awaddr_buf[8]_i_5_n_2\
    );
\could_multi_bursts.awaddr_buf[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_cudma_awaddr\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \could_multi_bursts.awaddr_buf[8]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_cudma_awaddr\(0),
      I1 => \^q\(0),
      O => \could_multi_bursts.awaddr_buf[8]_i_7_n_2\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[9]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_2\,
      I2 => data1(9),
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(10),
      Q => \^m_axi_cudma_awaddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(11),
      Q => \^m_axi_cudma_awaddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(12),
      Q => \^m_axi_cudma_awaddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(13),
      Q => \^m_axi_cudma_awaddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(14),
      Q => \^m_axi_cudma_awaddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(15),
      Q => \^m_axi_cudma_awaddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(16),
      Q => \^m_axi_cudma_awaddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\,
      CO(6) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\,
      CO(5) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\,
      CO(4) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_8\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_9\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => \^m_axi_cudma_awaddr\(8 downto 7),
      O(7 downto 0) => data1(16 downto 9),
      S(7 downto 0) => \^m_axi_cudma_awaddr\(14 downto 7)
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(17),
      Q => \^m_axi_cudma_awaddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(18),
      Q => \^m_axi_cudma_awaddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(19),
      Q => \^m_axi_cudma_awaddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(20),
      Q => \^m_axi_cudma_awaddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(21),
      Q => \^m_axi_cudma_awaddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(22),
      Q => \^m_axi_cudma_awaddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(23),
      Q => \^m_axi_cudma_awaddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(24),
      Q => \^m_axi_cudma_awaddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\,
      CO(6) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\,
      CO(5) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\,
      CO(4) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_8\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => data1(24 downto 17),
      S(7 downto 0) => \^m_axi_cudma_awaddr\(22 downto 15)
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(25),
      Q => \^m_axi_cudma_awaddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(26),
      Q => \^m_axi_cudma_awaddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(27),
      Q => \^m_axi_cudma_awaddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(28),
      Q => \^m_axi_cudma_awaddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(29),
      Q => \^m_axi_cudma_awaddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(2),
      Q => \^m_axi_cudma_awaddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(30),
      Q => \^m_axi_cudma_awaddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(31),
      Q => \^m_axi_cudma_awaddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_4\,
      CO(4) => \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_5\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_6\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_7\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_8\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED\(7),
      O(6 downto 0) => data1(31 downto 25),
      S(7) => '0',
      S(6 downto 0) => \^m_axi_cudma_awaddr\(29 downto 23)
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(3),
      Q => \^m_axi_cudma_awaddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(4),
      Q => \^m_axi_cudma_awaddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(5),
      Q => \^m_axi_cudma_awaddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(6),
      Q => \^m_axi_cudma_awaddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(7),
      Q => \^m_axi_cudma_awaddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(8),
      Q => \^m_axi_cudma_awaddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\,
      CO(6) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\,
      CO(5) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\,
      CO(4) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_8\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_9\,
      DI(7 downto 1) => \^m_axi_cudma_awaddr\(6 downto 0),
      DI(0) => '0',
      O(7 downto 1) => data1(8 downto 2),
      O(0) => \NLW_could_multi_bursts.awaddr_buf_reg[8]_i_2_O_UNCONNECTED\(0),
      S(7 downto 6) => \^m_axi_cudma_awaddr\(6 downto 5),
      S(5) => \could_multi_bursts.awaddr_buf[8]_i_3_n_2\,
      S(4) => \could_multi_bursts.awaddr_buf[8]_i_4_n_2\,
      S(3) => \could_multi_bursts.awaddr_buf[8]_i_5_n_2\,
      S(2) => \could_multi_bursts.awaddr_buf[8]_i_6_n_2\,
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_7_n_2\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(9),
      Q => \^m_axi_cudma_awaddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(0),
      Q => \^q\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(1),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(2),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(3),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.last_sect_buf_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A22"
    )
        port map (
      I0 => last_sect,
      I1 => \could_multi_bursts.sect_handling_reg_n_2\,
      I2 => \bus_equal_gen.fifo_burst_n_8\,
      I3 => \could_multi_bursts.next_loop\,
      O => last_sect_buf0
    );
\could_multi_bursts.last_sect_buf_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => last_sect_buf0,
      Q => \could_multi_bursts.last_sect_buf_reg_n_2\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_26_in,
      I1 => ap_rst_n,
      O => \could_multi_bursts.loop_cnt[5]_i_1__0_n_2\
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => \could_multi_bursts.loop_cnt[5]_i_1__0_n_2\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => \could_multi_bursts.loop_cnt[5]_i_1__0_n_2\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => \could_multi_bursts.loop_cnt[5]_i_1__0_n_2\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => \could_multi_bursts.loop_cnt[5]_i_1__0_n_2\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => \could_multi_bursts.loop_cnt[5]_i_1__0_n_2\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => \could_multi_bursts.loop_cnt[5]_i_1__0_n_2\
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA2"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_n_2\,
      I1 => \could_multi_bursts.next_loop\,
      I2 => \bus_equal_gen.fifo_burst_n_8\,
      I3 => wreq_handling_reg_n_2,
      O => \could_multi_bursts.sect_handling_i_1__0_n_2\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.sect_handling_i_1__0_n_2\,
      Q => \could_multi_bursts.sect_handling_reg_n_2\,
      R => \^sr\(0)
    );
\end_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[2]\,
      I1 => \align_len_reg_n_2_[2]\,
      O => end_addr(2)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_2_[10]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_2_[11]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_2_[2]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_2_[3]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_2_[4]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_2_[5]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_2_[6]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_2_[7]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_2_[8]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_2_[9]\,
      R => \^sr\(0)
    );
end_addr_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => end_addr_carry_n_2,
      CO(6) => end_addr_carry_n_3,
      CO(5) => end_addr_carry_n_4,
      CO(4) => end_addr_carry_n_5,
      CO(3) => end_addr_carry_n_6,
      CO(2) => end_addr_carry_n_7,
      CO(1) => end_addr_carry_n_8,
      CO(0) => end_addr_carry_n_9,
      DI(7) => \start_addr_reg_n_2_[9]\,
      DI(6) => \start_addr_reg_n_2_[8]\,
      DI(5) => \start_addr_reg_n_2_[7]\,
      DI(4) => \start_addr_reg_n_2_[6]\,
      DI(3) => \start_addr_reg_n_2_[5]\,
      DI(2) => \start_addr_reg_n_2_[4]\,
      DI(1) => \start_addr_reg_n_2_[3]\,
      DI(0) => \start_addr_reg_n_2_[2]\,
      O(7 downto 1) => end_addr(9 downto 3),
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(7) => \end_addr_carry_i_1__0_n_2\,
      S(6) => \end_addr_carry_i_2__0_n_2\,
      S(5) => \end_addr_carry_i_3__0_n_2\,
      S(4) => \end_addr_carry_i_4__0_n_2\,
      S(3) => \end_addr_carry_i_5__0_n_2\,
      S(2) => \end_addr_carry_i_6__0_n_2\,
      S(1) => \end_addr_carry_i_7__0_n_2\,
      S(0) => \end_addr_carry_i_8__0_n_2\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => end_addr_carry_n_2,
      CI_TOP => '0',
      CO(7) => \end_addr_carry__0_n_2\,
      CO(6) => \end_addr_carry__0_n_3\,
      CO(5) => \end_addr_carry__0_n_4\,
      CO(4) => \end_addr_carry__0_n_5\,
      CO(3) => \end_addr_carry__0_n_6\,
      CO(2) => \end_addr_carry__0_n_7\,
      CO(1) => \end_addr_carry__0_n_8\,
      CO(0) => \end_addr_carry__0_n_9\,
      DI(7) => \start_addr_reg_n_2_[17]\,
      DI(6) => \start_addr_reg_n_2_[16]\,
      DI(5) => \start_addr_reg_n_2_[15]\,
      DI(4) => \start_addr_reg_n_2_[14]\,
      DI(3) => \start_addr_reg_n_2_[13]\,
      DI(2) => \start_addr_reg_n_2_[12]\,
      DI(1) => \start_addr_reg_n_2_[11]\,
      DI(0) => \start_addr_reg_n_2_[10]\,
      O(7 downto 0) => end_addr(17 downto 10),
      S(7) => \end_addr_carry__0_i_1__0_n_2\,
      S(6) => \end_addr_carry__0_i_2__0_n_2\,
      S(5) => \end_addr_carry__0_i_3__0_n_2\,
      S(4) => \end_addr_carry__0_i_4__0_n_2\,
      S(3) => \end_addr_carry__0_i_5__0_n_2\,
      S(2) => \end_addr_carry__0_i_6__0_n_2\,
      S(1) => \end_addr_carry__0_i_7__0_n_2\,
      S(0) => \end_addr_carry__0_i_8__0_n_2\
    );
\end_addr_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[17]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_1__0_n_2\
    );
\end_addr_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[16]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_2__0_n_2\
    );
\end_addr_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[15]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_3__0_n_2\
    );
\end_addr_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[14]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_4__0_n_2\
    );
\end_addr_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[13]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_5__0_n_2\
    );
\end_addr_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[12]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_6__0_n_2\
    );
\end_addr_carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[11]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_7__0_n_2\
    );
\end_addr_carry__0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[10]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_8__0_n_2\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \end_addr_carry__0_n_2\,
      CI_TOP => '0',
      CO(7) => \end_addr_carry__1_n_2\,
      CO(6) => \end_addr_carry__1_n_3\,
      CO(5) => \end_addr_carry__1_n_4\,
      CO(4) => \end_addr_carry__1_n_5\,
      CO(3) => \end_addr_carry__1_n_6\,
      CO(2) => \end_addr_carry__1_n_7\,
      CO(1) => \end_addr_carry__1_n_8\,
      CO(0) => \end_addr_carry__1_n_9\,
      DI(7) => \start_addr_reg_n_2_[25]\,
      DI(6) => \start_addr_reg_n_2_[24]\,
      DI(5) => \start_addr_reg_n_2_[23]\,
      DI(4) => \start_addr_reg_n_2_[22]\,
      DI(3) => \start_addr_reg_n_2_[21]\,
      DI(2) => \start_addr_reg_n_2_[20]\,
      DI(1) => \start_addr_reg_n_2_[19]\,
      DI(0) => \start_addr_reg_n_2_[18]\,
      O(7 downto 0) => end_addr(25 downto 18),
      S(7) => \end_addr_carry__1_i_1__0_n_2\,
      S(6) => \end_addr_carry__1_i_2__0_n_2\,
      S(5) => \end_addr_carry__1_i_3__0_n_2\,
      S(4) => \end_addr_carry__1_i_4__0_n_2\,
      S(3) => \end_addr_carry__1_i_5__0_n_2\,
      S(2) => \end_addr_carry__1_i_6__0_n_2\,
      S(1) => \end_addr_carry__1_i_7__0_n_2\,
      S(0) => \end_addr_carry__1_i_8__0_n_2\
    );
\end_addr_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[25]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_1__0_n_2\
    );
\end_addr_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[24]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_2__0_n_2\
    );
\end_addr_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[23]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_3__0_n_2\
    );
\end_addr_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[22]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_4__0_n_2\
    );
\end_addr_carry__1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[21]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_5__0_n_2\
    );
\end_addr_carry__1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[20]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_6__0_n_2\
    );
\end_addr_carry__1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[19]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_7__0_n_2\
    );
\end_addr_carry__1_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[18]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_8__0_n_2\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \end_addr_carry__1_n_2\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_end_addr_carry__2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \end_addr_carry__2_n_5\,
      CO(3) => \end_addr_carry__2_n_6\,
      CO(2) => \end_addr_carry__2_n_7\,
      CO(1) => \end_addr_carry__2_n_8\,
      CO(0) => \end_addr_carry__2_n_9\,
      DI(7 downto 5) => B"000",
      DI(4) => \start_addr_reg_n_2_[30]\,
      DI(3) => \start_addr_reg_n_2_[29]\,
      DI(2) => \start_addr_reg_n_2_[28]\,
      DI(1) => \start_addr_reg_n_2_[27]\,
      DI(0) => \start_addr_reg_n_2_[26]\,
      O(7 downto 6) => \NLW_end_addr_carry__2_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => end_addr(31 downto 26),
      S(7 downto 6) => B"00",
      S(5) => \end_addr_carry__2_i_1__0_n_2\,
      S(4) => \end_addr_carry__2_i_2__0_n_2\,
      S(3) => \end_addr_carry__2_i_3__0_n_2\,
      S(2) => \end_addr_carry__2_i_4__0_n_2\,
      S(1) => \end_addr_carry__2_i_5__0_n_2\,
      S(0) => \end_addr_carry__2_i_6__0_n_2\
    );
\end_addr_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      I1 => \start_addr_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_1__0_n_2\
    );
\end_addr_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[30]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_2__0_n_2\
    );
\end_addr_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[29]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_3__0_n_2\
    );
\end_addr_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[28]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_4__0_n_2\
    );
\end_addr_carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[27]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_5__0_n_2\
    );
\end_addr_carry__2_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[26]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_6__0_n_2\
    );
\end_addr_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[9]\,
      I1 => \align_len_reg_n_2_[9]\,
      O => \end_addr_carry_i_1__0_n_2\
    );
\end_addr_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[8]\,
      I1 => \align_len_reg_n_2_[8]\,
      O => \end_addr_carry_i_2__0_n_2\
    );
\end_addr_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[7]\,
      I1 => \align_len_reg_n_2_[7]\,
      O => \end_addr_carry_i_3__0_n_2\
    );
\end_addr_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[6]\,
      I1 => \align_len_reg_n_2_[6]\,
      O => \end_addr_carry_i_4__0_n_2\
    );
\end_addr_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[5]\,
      I1 => \align_len_reg_n_2_[5]\,
      O => \end_addr_carry_i_5__0_n_2\
    );
\end_addr_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[4]\,
      I1 => \align_len_reg_n_2_[4]\,
      O => \end_addr_carry_i_6__0_n_2\
    );
\end_addr_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[3]\,
      I1 => \align_len_reg_n_2_[3]\,
      O => \end_addr_carry_i_7__0_n_2\
    );
\end_addr_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[2]\,
      I1 => \align_len_reg_n_2_[2]\,
      O => \end_addr_carry_i_8__0_n_2\
    );
fifo_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_fifo__parameterized1\
     port map (
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.awaddr_buf_reg[2]\ => \could_multi_bursts.sect_handling_reg_n_2\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => \could_multi_bursts.sect_handling_reg_0\,
      fifo_burst_ready => fifo_burst_ready,
      invalid_len_event_reg2 => \^invalid_len_event_reg2\,
      m_axi_CUDma_BVALID => m_axi_CUDma_BVALID,
      next_resp => next_resp,
      next_resp0 => next_resp0,
      next_resp_reg => \^full_n_reg_0\,
      push => push_0,
      \q_reg[1]_0\ => \could_multi_bursts.last_sect_buf_reg_n_2\,
      \q_reg[1]_1\ => \bus_equal_gen.fifo_burst_n_8\
    );
fifo_resp_to_user: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_fifo__parameterized2\
     port map (
      CO(0) => CO(0),
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[26]\(0) => \ap_CS_fsm_reg[26]\(0),
      \ap_CS_fsm_reg[26]_0\ => \ap_CS_fsm_reg[26]_0\,
      \ap_CS_fsm_reg[2]\(2 downto 1) => \ap_CS_fsm_reg[2]\(5 downto 4),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      bit_reg_490 => bit_reg_490,
      clear => clear,
      empty_n_reg_0(4 downto 2) => empty_n_reg_0(9 downto 7),
      empty_n_reg_0(1 downto 0) => empty_n_reg_0(1 downto 0),
      full_n_reg_0 => \^full_n_reg_0\,
      push => push_0,
      sel => sel
    );
fifo_wreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      D(19) => fifo_wreq_n_4,
      D(18) => fifo_wreq_n_5,
      D(17) => fifo_wreq_n_6,
      D(16) => fifo_wreq_n_7,
      D(15) => fifo_wreq_n_8,
      D(14) => fifo_wreq_n_9,
      D(13) => fifo_wreq_n_10,
      D(12) => fifo_wreq_n_11,
      D(11) => fifo_wreq_n_12,
      D(10) => fifo_wreq_n_13,
      D(9) => fifo_wreq_n_14,
      D(8) => fifo_wreq_n_15,
      D(7) => fifo_wreq_n_16,
      D(6) => fifo_wreq_n_17,
      D(5) => fifo_wreq_n_18,
      D(4) => fifo_wreq_n_19,
      D(3) => fifo_wreq_n_20,
      D(2) => fifo_wreq_n_21,
      D(1) => fifo_wreq_n_22,
      D(0) => fifo_wreq_n_23,
      E(0) => next_wreq,
      Q(19) => \start_addr_reg_n_2_[31]\,
      Q(18) => \start_addr_reg_n_2_[30]\,
      Q(17) => \start_addr_reg_n_2_[29]\,
      Q(16) => \start_addr_reg_n_2_[28]\,
      Q(15) => \start_addr_reg_n_2_[27]\,
      Q(14) => \start_addr_reg_n_2_[26]\,
      Q(13) => \start_addr_reg_n_2_[25]\,
      Q(12) => \start_addr_reg_n_2_[24]\,
      Q(11) => \start_addr_reg_n_2_[23]\,
      Q(10) => \start_addr_reg_n_2_[22]\,
      Q(9) => \start_addr_reg_n_2_[21]\,
      Q(8) => \start_addr_reg_n_2_[20]\,
      Q(7) => \start_addr_reg_n_2_[19]\,
      Q(6) => \start_addr_reg_n_2_[18]\,
      Q(5) => \start_addr_reg_n_2_[17]\,
      Q(4) => \start_addr_reg_n_2_[16]\,
      Q(3) => \start_addr_reg_n_2_[15]\,
      Q(2) => \start_addr_reg_n_2_[14]\,
      Q(1) => \start_addr_reg_n_2_[13]\,
      Q(0) => \start_addr_reg_n_2_[12]\,
      S(0) => fifo_wreq_n_65,
      SR(0) => \^sr\(0),
      \align_len_reg[31]\ => wreq_handling_reg_n_2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      fifo_wreq_valid => fifo_wreq_valid,
      full_n_reg_0(0) => rs2f_wreq_valid,
      last_sect_carry(19 downto 0) => sect_cnt(19 downto 0),
      last_sect_carry_0(19 downto 0) => p_0_in0_in(19 downto 0),
      p_26_in => p_26_in,
      push => push_1,
      \q_reg[0]_0\ => \could_multi_bursts.sect_handling_reg_n_2\,
      \q_reg[0]_1\ => \bus_equal_gen.fifo_burst_n_8\,
      \q_reg[32]_0\ => fifo_wreq_n_26,
      \q_reg[38]_0\(6) => fifo_wreq_n_66,
      \q_reg[38]_0\(5) => fifo_wreq_n_67,
      \q_reg[38]_0\(4) => fifo_wreq_n_68,
      \q_reg[38]_0\(3) => fifo_wreq_n_69,
      \q_reg[38]_0\(2) => fifo_wreq_n_70,
      \q_reg[38]_0\(1) => fifo_wreq_n_71,
      \q_reg[38]_0\(0) => fifo_wreq_n_72,
      \q_reg[39]_0\(37 downto 30) => fifo_wreq_data(39 downto 32),
      \q_reg[39]_0\(29) => fifo_wreq_n_35,
      \q_reg[39]_0\(28) => fifo_wreq_n_36,
      \q_reg[39]_0\(27) => fifo_wreq_n_37,
      \q_reg[39]_0\(26) => fifo_wreq_n_38,
      \q_reg[39]_0\(25) => fifo_wreq_n_39,
      \q_reg[39]_0\(24) => fifo_wreq_n_40,
      \q_reg[39]_0\(23) => fifo_wreq_n_41,
      \q_reg[39]_0\(22) => fifo_wreq_n_42,
      \q_reg[39]_0\(21) => fifo_wreq_n_43,
      \q_reg[39]_0\(20) => fifo_wreq_n_44,
      \q_reg[39]_0\(19) => fifo_wreq_n_45,
      \q_reg[39]_0\(18) => fifo_wreq_n_46,
      \q_reg[39]_0\(17) => fifo_wreq_n_47,
      \q_reg[39]_0\(16) => fifo_wreq_n_48,
      \q_reg[39]_0\(15) => fifo_wreq_n_49,
      \q_reg[39]_0\(14) => fifo_wreq_n_50,
      \q_reg[39]_0\(13) => fifo_wreq_n_51,
      \q_reg[39]_0\(12) => fifo_wreq_n_52,
      \q_reg[39]_0\(11) => fifo_wreq_n_53,
      \q_reg[39]_0\(10) => fifo_wreq_n_54,
      \q_reg[39]_0\(9) => fifo_wreq_n_55,
      \q_reg[39]_0\(8) => fifo_wreq_n_56,
      \q_reg[39]_0\(7) => fifo_wreq_n_57,
      \q_reg[39]_0\(6) => fifo_wreq_n_58,
      \q_reg[39]_0\(5) => fifo_wreq_n_59,
      \q_reg[39]_0\(4) => fifo_wreq_n_60,
      \q_reg[39]_0\(3) => fifo_wreq_n_61,
      \q_reg[39]_0\(2) => fifo_wreq_n_62,
      \q_reg[39]_0\(1) => fifo_wreq_n_63,
      \q_reg[39]_0\(0) => fifo_wreq_n_64,
      \q_reg[39]_1\(37 downto 30) => rs2f_wreq_data(39 downto 32),
      \q_reg[39]_1\(29 downto 0) => rs2f_wreq_data(29 downto 0),
      rs2f_wreq_ack => rs2f_wreq_ack,
      sect_cnt0(18 downto 0) => sect_cnt0(19 downto 1),
      \sect_cnt_reg[19]\(6) => fifo_wreq_n_73,
      \sect_cnt_reg[19]\(5) => fifo_wreq_n_74,
      \sect_cnt_reg[19]\(4) => fifo_wreq_n_75,
      \sect_cnt_reg[19]\(3) => fifo_wreq_n_76,
      \sect_cnt_reg[19]\(2) => fifo_wreq_n_77,
      \sect_cnt_reg[19]\(1) => fifo_wreq_n_78,
      \sect_cnt_reg[19]\(0) => fifo_wreq_n_79,
      \sect_cnt_reg[19]_0\ => fifo_wreq_valid_buf_reg_n_2,
      \sect_cnt_reg[19]_1\ => \sect_cnt[19]_i_3_n_2\,
      wreq_handling_reg(0) => align_len0_0,
      wreq_handling_reg_0(0) => fifo_wreq_n_80,
      wreq_handling_reg_1(0) => fifo_wreq_n_81
    );
fifo_wreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_valid,
      Q => fifo_wreq_valid_buf_reg_n_2,
      R => \^sr\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => NLW_first_sect_carry_CO_UNCONNECTED(7),
      CO(6) => first_sect,
      CO(5) => first_sect_carry_n_4,
      CO(4) => first_sect_carry_n_5,
      CO(3) => first_sect_carry_n_6,
      CO(2) => first_sect_carry_n_7,
      CO(1) => first_sect_carry_n_8,
      CO(0) => first_sect_carry_n_9,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => \first_sect_carry_i_1__0_n_2\,
      S(5) => \first_sect_carry_i_2__0_n_2\,
      S(4) => \first_sect_carry_i_3__0_n_2\,
      S(3) => \first_sect_carry_i_4__0_n_2\,
      S(2) => \first_sect_carry_i_5__0_n_2\,
      S(1) => \first_sect_carry_i_6__0_n_2\,
      S(0) => \first_sect_carry_i_7__0_n_2\
    );
\first_sect_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start_addr_buf(31),
      I1 => sect_cnt(19),
      I2 => start_addr_buf(30),
      I3 => sect_cnt(18),
      O => \first_sect_carry_i_1__0_n_2\
    );
\first_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(27),
      I1 => sect_cnt(15),
      I2 => start_addr_buf(28),
      I3 => sect_cnt(16),
      I4 => start_addr_buf(29),
      I5 => sect_cnt(17),
      O => \first_sect_carry_i_2__0_n_2\
    );
\first_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(24),
      I1 => sect_cnt(12),
      I2 => start_addr_buf(25),
      I3 => sect_cnt(13),
      I4 => start_addr_buf(26),
      I5 => sect_cnt(14),
      O => \first_sect_carry_i_3__0_n_2\
    );
\first_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(22),
      I1 => sect_cnt(10),
      I2 => start_addr_buf(21),
      I3 => sect_cnt(9),
      I4 => start_addr_buf(23),
      I5 => sect_cnt(11),
      O => \first_sect_carry_i_4__0_n_2\
    );
\first_sect_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(18),
      I1 => sect_cnt(6),
      I2 => start_addr_buf(20),
      I3 => sect_cnt(8),
      I4 => start_addr_buf(19),
      I5 => sect_cnt(7),
      O => \first_sect_carry_i_5__0_n_2\
    );
\first_sect_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(15),
      I1 => sect_cnt(3),
      I2 => start_addr_buf(16),
      I3 => sect_cnt(4),
      I4 => start_addr_buf(17),
      I5 => sect_cnt(5),
      O => \first_sect_carry_i_6__0_n_2\
    );
\first_sect_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(12),
      I1 => sect_cnt(0),
      I2 => start_addr_buf(14),
      I3 => sect_cnt(2),
      I4 => start_addr_buf(13),
      I5 => sect_cnt(1),
      O => \first_sect_carry_i_7__0_n_2\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_26,
      Q => invalid_len_event,
      R => \^sr\(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => \^sr\(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => invalid_len_event_reg1,
      Q => \^invalid_len_event_reg2\,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => NLW_last_sect_carry_CO_UNCONNECTED(7),
      CO(6) => last_sect,
      CO(5) => last_sect_carry_n_4,
      CO(4) => last_sect_carry_n_5,
      CO(3) => last_sect_carry_n_6,
      CO(2) => last_sect_carry_n_7,
      CO(1) => last_sect_carry_n_8,
      CO(0) => last_sect_carry_n_9,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => fifo_wreq_n_73,
      S(5) => fifo_wreq_n_74,
      S(4) => fifo_wreq_n_75,
      S(3) => fifo_wreq_n_76,
      S(2) => fifo_wreq_n_77,
      S(1) => fifo_wreq_n_78,
      S(0) => fifo_wreq_n_79
    );
next_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => next_resp0,
      Q => next_resp,
      R => \^sr\(0)
    );
rs_wreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_reg_slice
     port map (
      Q(0) => rs2f_wreq_valid,
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[18]\(0) => \ap_CS_fsm_reg[18]\(0),
      \ap_CS_fsm_reg[20]\ => \ap_CS_fsm_reg[20]\,
      \ap_CS_fsm_reg[21]\(4 downto 0) => empty_n_reg_0(6 downto 2),
      \ap_CS_fsm_reg[21]_0\ => \^full_n_reg\,
      ap_NS_fsm116_out => ap_NS_fsm116_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_0 => ap_enable_reg_pp0_iter0_reg_0,
      ap_reg_ioackin_CUDma_AWREADY => ap_reg_ioackin_CUDma_AWREADY,
      ap_reg_ioackin_CUDma_WREADY => ap_reg_ioackin_CUDma_WREADY,
      ap_rst_n => ap_rst_n,
      \data_p1_reg[29]_0\(29 downto 0) => \data_p1_reg[29]\(29 downto 0),
      \data_p1_reg[29]_1\(29 downto 0) => \data_p1_reg[29]_0\(29 downto 0),
      \data_p1_reg[39]_0\(37 downto 30) => rs2f_wreq_data(39 downto 32),
      \data_p1_reg[39]_0\(29 downto 0) => rs2f_wreq_data(29 downto 0),
      \data_p2_reg[39]_0\(7 downto 0) => \data_p2_reg[39]\(7 downto 0),
      \l_reg_226_reg[0]\(0) => \l_reg_226_reg[0]\(0),
      push => push_1,
      rs2f_wreq_ack => rs2f_wreq_ack,
      s_ready_t_reg_0(1 downto 0) => \ap_CS_fsm_reg[2]\(2 downto 1)
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(10),
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => first_sect,
      I1 => p_26_in,
      I2 => ap_rst_n,
      O => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(11),
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(12),
      I1 => first_sect,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(13),
      I1 => first_sect,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(14),
      I1 => first_sect,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(15),
      I1 => first_sect,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(16),
      I1 => first_sect,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(17),
      I1 => first_sect,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(18),
      I1 => first_sect,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(19),
      I1 => first_sect,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(20),
      I1 => first_sect,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(21),
      I1 => first_sect,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(22),
      I1 => first_sect,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(23),
      I1 => first_sect,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(24),
      I1 => first_sect,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(25),
      I1 => first_sect,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(26),
      I1 => first_sect,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(27),
      I1 => first_sect,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(28),
      I1 => first_sect,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(29),
      I1 => first_sect,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(2),
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(30),
      I1 => first_sect,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(31),
      I1 => first_sect,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(3),
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(4),
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(5),
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(6),
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(7),
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(8),
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(9),
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_2_[10]\,
      R => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_2_[11]\,
      R => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_2_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_2_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_2_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_2_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_2_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_2_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_2_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_2_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_2_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_2_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_2_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_2_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_2_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_2_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_2_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_2_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_2_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_2_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_2_[2]\,
      R => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_2_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_2_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_2_[3]\,
      R => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_2_[4]\,
      R => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_2_[5]\,
      R => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_2_[6]\,
      R => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_2_[7]\,
      R => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_2_[8]\,
      R => \sect_addr_buf[11]_i_1__0_n_2\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_2_[9]\,
      R => \sect_addr_buf[11]_i_1__0_n_2\
    );
sect_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => sect_cnt(0),
      CI_TOP => '0',
      CO(7) => sect_cnt0_carry_n_2,
      CO(6) => sect_cnt0_carry_n_3,
      CO(5) => sect_cnt0_carry_n_4,
      CO(4) => sect_cnt0_carry_n_5,
      CO(3) => sect_cnt0_carry_n_6,
      CO(2) => sect_cnt0_carry_n_7,
      CO(1) => sect_cnt0_carry_n_8,
      CO(0) => sect_cnt0_carry_n_9,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(8 downto 1),
      S(7 downto 0) => sect_cnt(8 downto 1)
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sect_cnt0_carry_n_2,
      CI_TOP => '0',
      CO(7) => \sect_cnt0_carry__0_n_2\,
      CO(6) => \sect_cnt0_carry__0_n_3\,
      CO(5) => \sect_cnt0_carry__0_n_4\,
      CO(4) => \sect_cnt0_carry__0_n_5\,
      CO(3) => \sect_cnt0_carry__0_n_6\,
      CO(2) => \sect_cnt0_carry__0_n_7\,
      CO(1) => \sect_cnt0_carry__0_n_8\,
      CO(0) => \sect_cnt0_carry__0_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(16 downto 9),
      S(7 downto 0) => sect_cnt(16 downto 9)
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt0_carry__0_n_2\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sect_cnt0_carry__1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sect_cnt0_carry__1_n_8\,
      CO(0) => \sect_cnt0_carry__1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_sect_cnt0_carry__1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sect_cnt0(19 downto 17),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => sect_cnt(19 downto 17)
    );
\sect_cnt[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F00FFFF"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => \bus_equal_gen.fifo_burst_n_8\,
      I2 => \could_multi_bursts.sect_handling_reg_n_2\,
      I3 => last_sect,
      I4 => wreq_handling_reg_n_2,
      O => \sect_cnt[19]_i_3_n_2\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_80,
      D => fifo_wreq_n_23,
      Q => sect_cnt(0),
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_80,
      D => fifo_wreq_n_13,
      Q => sect_cnt(10),
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_80,
      D => fifo_wreq_n_12,
      Q => sect_cnt(11),
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_80,
      D => fifo_wreq_n_11,
      Q => sect_cnt(12),
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_80,
      D => fifo_wreq_n_10,
      Q => sect_cnt(13),
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_80,
      D => fifo_wreq_n_9,
      Q => sect_cnt(14),
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_80,
      D => fifo_wreq_n_8,
      Q => sect_cnt(15),
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_80,
      D => fifo_wreq_n_7,
      Q => sect_cnt(16),
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_80,
      D => fifo_wreq_n_6,
      Q => sect_cnt(17),
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_80,
      D => fifo_wreq_n_5,
      Q => sect_cnt(18),
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_80,
      D => fifo_wreq_n_4,
      Q => sect_cnt(19),
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_80,
      D => fifo_wreq_n_22,
      Q => sect_cnt(1),
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_80,
      D => fifo_wreq_n_21,
      Q => sect_cnt(2),
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_80,
      D => fifo_wreq_n_20,
      Q => sect_cnt(3),
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_80,
      D => fifo_wreq_n_19,
      Q => sect_cnt(4),
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_80,
      D => fifo_wreq_n_18,
      Q => sect_cnt(5),
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_80,
      D => fifo_wreq_n_17,
      Q => sect_cnt(6),
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_80,
      D => fifo_wreq_n_16,
      Q => sect_cnt(7),
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_80,
      D => fifo_wreq_n_15,
      Q => sect_cnt(8),
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_80,
      D => fifo_wreq_n_14,
      Q => sect_cnt(9),
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(0),
      I1 => start_addr_buf(2),
      I2 => \end_addr_buf_reg_n_2_[2]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[0]_i_1_n_2\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(1),
      I1 => start_addr_buf(3),
      I2 => \end_addr_buf_reg_n_2_[3]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[1]_i_1_n_2\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(2),
      I1 => start_addr_buf(4),
      I2 => \end_addr_buf_reg_n_2_[4]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[2]_i_1_n_2\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(3),
      I1 => start_addr_buf(5),
      I2 => \end_addr_buf_reg_n_2_[5]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[3]_i_1_n_2\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(4),
      I1 => start_addr_buf(6),
      I2 => \end_addr_buf_reg_n_2_[6]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[4]_i_1_n_2\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(5),
      I1 => start_addr_buf(7),
      I2 => \end_addr_buf_reg_n_2_[7]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[5]_i_1_n_2\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(6),
      I1 => start_addr_buf(8),
      I2 => \end_addr_buf_reg_n_2_[8]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[6]_i_1_n_2\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(7),
      I1 => start_addr_buf(9),
      I2 => \end_addr_buf_reg_n_2_[9]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[7]_i_1_n_2\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(9),
      I1 => start_addr_buf(10),
      I2 => \end_addr_buf_reg_n_2_[10]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[8]_i_1_n_2\
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => \bus_equal_gen.fifo_burst_n_8\,
      I2 => \could_multi_bursts.sect_handling_reg_n_2\,
      I3 => wreq_handling_reg_n_2,
      O => p_26_in
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(9),
      I1 => start_addr_buf(11),
      I2 => \end_addr_buf_reg_n_2_[11]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[9]_i_2_n_2\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[0]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[1]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[2]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[3]_i_1_n_2\,
      Q => \sect_len_buf_reg_n_2_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[4]_i_1_n_2\,
      Q => sect_len_buf(4),
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[5]_i_1_n_2\,
      Q => sect_len_buf(5),
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[6]_i_1_n_2\,
      Q => sect_len_buf(6),
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[7]_i_1_n_2\,
      Q => sect_len_buf(7),
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[8]_i_1_n_2\,
      Q => sect_len_buf(8),
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[9]_i_2_n_2\,
      Q => sect_len_buf(9),
      R => \^sr\(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[10]\,
      Q => start_addr_buf(10),
      R => \^sr\(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[11]\,
      Q => start_addr_buf(11),
      R => \^sr\(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[12]\,
      Q => start_addr_buf(12),
      R => \^sr\(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[13]\,
      Q => start_addr_buf(13),
      R => \^sr\(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[14]\,
      Q => start_addr_buf(14),
      R => \^sr\(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[15]\,
      Q => start_addr_buf(15),
      R => \^sr\(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[16]\,
      Q => start_addr_buf(16),
      R => \^sr\(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[17]\,
      Q => start_addr_buf(17),
      R => \^sr\(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[18]\,
      Q => start_addr_buf(18),
      R => \^sr\(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[19]\,
      Q => start_addr_buf(19),
      R => \^sr\(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[20]\,
      Q => start_addr_buf(20),
      R => \^sr\(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[21]\,
      Q => start_addr_buf(21),
      R => \^sr\(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[22]\,
      Q => start_addr_buf(22),
      R => \^sr\(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[23]\,
      Q => start_addr_buf(23),
      R => \^sr\(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[24]\,
      Q => start_addr_buf(24),
      R => \^sr\(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[25]\,
      Q => start_addr_buf(25),
      R => \^sr\(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[26]\,
      Q => start_addr_buf(26),
      R => \^sr\(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[27]\,
      Q => start_addr_buf(27),
      R => \^sr\(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[28]\,
      Q => start_addr_buf(28),
      R => \^sr\(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[29]\,
      Q => start_addr_buf(29),
      R => \^sr\(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[2]\,
      Q => start_addr_buf(2),
      R => \^sr\(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[30]\,
      Q => start_addr_buf(30),
      R => \^sr\(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[31]\,
      Q => start_addr_buf(31),
      R => \^sr\(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[3]\,
      Q => start_addr_buf(3),
      R => \^sr\(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[4]\,
      Q => start_addr_buf(4),
      R => \^sr\(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[5]\,
      Q => start_addr_buf(5),
      R => \^sr\(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[6]\,
      Q => start_addr_buf(6),
      R => \^sr\(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[7]\,
      Q => start_addr_buf(7),
      R => \^sr\(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[8]\,
      Q => start_addr_buf(8),
      R => \^sr\(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[9]\,
      Q => start_addr_buf(9),
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_56,
      Q => \start_addr_reg_n_2_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_55,
      Q => \start_addr_reg_n_2_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_54,
      Q => \start_addr_reg_n_2_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_53,
      Q => \start_addr_reg_n_2_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_52,
      Q => \start_addr_reg_n_2_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_51,
      Q => \start_addr_reg_n_2_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_50,
      Q => \start_addr_reg_n_2_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_49,
      Q => \start_addr_reg_n_2_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_48,
      Q => \start_addr_reg_n_2_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_47,
      Q => \start_addr_reg_n_2_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_46,
      Q => \start_addr_reg_n_2_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_45,
      Q => \start_addr_reg_n_2_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_44,
      Q => \start_addr_reg_n_2_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_43,
      Q => \start_addr_reg_n_2_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_42,
      Q => \start_addr_reg_n_2_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_41,
      Q => \start_addr_reg_n_2_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_40,
      Q => \start_addr_reg_n_2_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_39,
      Q => \start_addr_reg_n_2_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_38,
      Q => \start_addr_reg_n_2_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_37,
      Q => \start_addr_reg_n_2_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_64,
      Q => \start_addr_reg_n_2_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_36,
      Q => \start_addr_reg_n_2_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_35,
      Q => \start_addr_reg_n_2_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_63,
      Q => \start_addr_reg_n_2_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_62,
      Q => \start_addr_reg_n_2_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_61,
      Q => \start_addr_reg_n_2_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_60,
      Q => \start_addr_reg_n_2_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_59,
      Q => \start_addr_reg_n_2_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_58,
      Q => \start_addr_reg_n_2_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_57,
      Q => \start_addr_reg_n_2_[9]\,
      R => \^sr\(0)
    );
\throttl_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I2 => \throttl_cnt_reg[0]_0\(0),
      O => D(0)
    );
\throttl_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \throttl_cnt_reg[0]\,
      I1 => \^bus_equal_gen.wvalid_dummy_reg_0\,
      I2 => m_axi_CUDma_WREADY,
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      O => E(0)
    );
\throttl_cnt[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \throttl_cnt_reg[0]_1\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^could_multi_bursts.awlen_buf_reg[3]_0\
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => wreq_handling_reg_n_2,
      I1 => p_26_in,
      I2 => last_sect,
      I3 => fifo_wreq_valid_buf_reg_n_2,
      O => wreq_handling_i_1_n_2
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => wreq_handling_i_1_n_2,
      Q => wreq_handling_reg_n_2,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_CUDma_WREADY_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \payload_1_reg_516_reg[7]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_ready_t_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_CUDma_WREADY_reg_0 : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[19]_1\ : out STD_LOGIC;
    m_axi_CQDma_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    I_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    ap_NS_fsm116_out : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_CUDma_WREADY_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_reg_ioackin_CQDma_ARREADY : in STD_LOGIC;
    \CQDma_addr_1_read_reg_559_reg[31]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[20]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[19]_2\ : in STD_LOGIC;
    ap_reg_ioackin_CUDma_WREADY : in STD_LOGIC;
    CUDma_WREADY : in STD_LOGIC;
    ap_reg_ioackin_CUDma_WREADY_reg_2 : in STD_LOGIC;
    \data_p1_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p1_reg[29]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p2_reg[39]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_CQDma_RVALID : in STD_LOGIC;
    ap_condition_pp0_exit_iter0_state20 : in STD_LOGIC;
    m_axi_CQDma_ARREADY : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_CQDma_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi is
begin
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi_read
     port map (
      CO(0) => CO(0),
      \CQDma_addr_1_read_reg_559_reg[31]\ => \CQDma_addr_1_read_reg_559_reg[31]\,
      CUDma_WREADY => CUDma_WREADY,
      D(9 downto 0) => D(9 downto 0),
      E(0) => E(0),
      I_RDATA(31 downto 0) => I_RDATA(31 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[10]\(0) => \ap_CS_fsm_reg[10]\(0),
      \ap_CS_fsm_reg[19]\(0) => \ap_CS_fsm_reg[19]\(0),
      \ap_CS_fsm_reg[19]_0\(0) => \ap_CS_fsm_reg[19]_0\(0),
      \ap_CS_fsm_reg[19]_1\ => \ap_CS_fsm_reg[19]_1\,
      \ap_CS_fsm_reg[19]_2\ => \ap_CS_fsm_reg[19]_2\,
      \ap_CS_fsm_reg[20]\ => \ap_CS_fsm_reg[20]\,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_NS_fsm116_out => ap_NS_fsm116_out,
      ap_clk => ap_clk,
      ap_condition_pp0_exit_iter0_state20 => ap_condition_pp0_exit_iter0_state20,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_reg_ioackin_CQDma_ARREADY => ap_reg_ioackin_CQDma_ARREADY,
      ap_reg_ioackin_CUDma_WREADY => ap_reg_ioackin_CUDma_WREADY,
      ap_reg_ioackin_CUDma_WREADY_reg => ap_reg_ioackin_CUDma_WREADY_reg,
      ap_reg_ioackin_CUDma_WREADY_reg_0 => ap_reg_ioackin_CUDma_WREADY_reg_0,
      ap_reg_ioackin_CUDma_WREADY_reg_1(10 downto 0) => ap_reg_ioackin_CUDma_WREADY_reg_1(10 downto 0),
      ap_reg_ioackin_CUDma_WREADY_reg_2 => ap_reg_ioackin_CUDma_WREADY_reg_2,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \could_multi_bursts.ARVALID_Dummy_reg\,
      \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) => ARLEN(3 downto 0),
      \data_p1_reg[29]\(29 downto 0) => \data_p1_reg[29]\(29 downto 0),
      \data_p1_reg[29]_0\(29 downto 0) => \data_p1_reg[29]_0\(29 downto 0),
      \data_p2_reg[39]\(7 downto 0) => \data_p2_reg[39]\(7 downto 0),
      full_n_reg => full_n_reg,
      m_axi_CQDma_ARADDR(29 downto 0) => m_axi_CQDma_ARADDR(29 downto 0),
      m_axi_CQDma_ARREADY => m_axi_CQDma_ARREADY,
      m_axi_CQDma_RRESP(1 downto 0) => m_axi_CQDma_RRESP(1 downto 0),
      m_axi_CQDma_RVALID => m_axi_CQDma_RVALID,
      mem_reg(32 downto 0) => mem_reg(32 downto 0),
      \payload_1_reg_516_reg[7]\ => \payload_1_reg_516_reg[7]\,
      s_ready_t_reg(0) => s_ready_t_reg(0),
      \state_reg[0]\(0) => \state_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi is
  port (
    CUDma_WREADY : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    m_axi_CUDma_WLAST : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CUDma_AWVALID : out STD_LOGIC;
    m_axi_CUDma_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clear : out STD_LOGIC;
    sel : out STD_LOGIC;
    \ap_CS_fsm_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    ap_NS_fsm116_out : out STD_LOGIC;
    \ap_CS_fsm_reg[20]\ : out STD_LOGIC;
    m_axi_CUDma_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CUDma_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    m_axi_CUDma_AWREADY : in STD_LOGIC;
    m_axi_CUDma_RVALID : in STD_LOGIC;
    m_axi_CUDma_WREADY : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_reg_ioackin_CUDma_AWREADY : in STD_LOGIC;
    m_axi_CUDma_BVALID : in STD_LOGIC;
    bit_reg_490 : in STD_LOGIC;
    \data_p1_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p1_reg[29]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p2_reg[39]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[26]_0\ : in STD_LOGIC;
    ap_reg_ioackin_CUDma_WREADY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_0 : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \waddr_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi is
  signal AWVALID_Dummy : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bus_equal_gen.fifo_burst/push\ : STD_LOGIC;
  signal bus_write_n_10 : STD_LOGIC;
  signal bus_write_n_16 : STD_LOGIC;
  signal bus_write_n_9 : STD_LOGIC;
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wreq_throttl_n_2 : STD_LOGIC;
  signal wreq_throttl_n_3 : STD_LOGIC;
  signal wreq_throttl_n_8 : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  SR(0) <= \^sr\(0);
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_read
     port map (
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      full_n_reg => full_n_reg_0,
      m_axi_CUDma_RVALID => m_axi_CUDma_RVALID
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_write
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      CO(0) => CO(0),
      D(0) => p_0_in(0),
      E(0) => bus_write_n_9,
      Q(3 downto 0) => \^q\(3 downto 0),
      SR(0) => \^sr\(0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[18]\(0) => \ap_CS_fsm_reg[18]\(0),
      \ap_CS_fsm_reg[20]\ => \ap_CS_fsm_reg[20]\,
      \ap_CS_fsm_reg[26]\(0) => \ap_CS_fsm_reg[26]\(0),
      \ap_CS_fsm_reg[26]_0\ => \ap_CS_fsm_reg[26]_0\,
      \ap_CS_fsm_reg[2]\(5 downto 0) => D(5 downto 0),
      ap_NS_fsm116_out => ap_NS_fsm116_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_0 => ap_enable_reg_pp0_iter0_reg_0,
      ap_reg_ioackin_CUDma_AWREADY => ap_reg_ioackin_CUDma_AWREADY,
      ap_reg_ioackin_CUDma_WREADY => ap_reg_ioackin_CUDma_WREADY,
      ap_rst_n => ap_rst_n,
      bit_reg_490 => bit_reg_490,
      \bus_equal_gen.WVALID_Dummy_reg_0\ => \bus_equal_gen.WVALID_Dummy_reg\,
      clear => clear,
      \could_multi_bursts.AWVALID_Dummy_reg_0\ => wreq_throttl_n_2,
      \could_multi_bursts.awlen_buf_reg[3]_0\ => bus_write_n_10,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg_0\ => bus_write_n_16,
      \data_p1_reg[29]\(29 downto 0) => \data_p1_reg[29]\(29 downto 0),
      \data_p1_reg[29]_0\(29 downto 0) => \data_p1_reg[29]_0\(29 downto 0),
      \data_p2_reg[39]\(7 downto 0) => \data_p2_reg[39]\(7 downto 0),
      empty_n_reg => empty_n_reg,
      empty_n_reg_0(9 downto 0) => empty_n_reg_0(9 downto 0),
      full_n_reg => CUDma_WREADY,
      full_n_reg_0 => full_n_reg,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      \l_reg_226_reg[0]\(0) => E(0),
      m_axi_CUDma_AWADDR(29 downto 0) => m_axi_CUDma_AWADDR(29 downto 0),
      m_axi_CUDma_BVALID => m_axi_CUDma_BVALID,
      m_axi_CUDma_WDATA(31 downto 0) => m_axi_CUDma_WDATA(31 downto 0),
      m_axi_CUDma_WLAST => m_axi_CUDma_WLAST,
      m_axi_CUDma_WREADY => m_axi_CUDma_WREADY,
      m_axi_CUDma_WSTRB(3 downto 0) => m_axi_CUDma_WSTRB(3 downto 0),
      mem_reg(31 downto 0) => mem_reg(31 downto 0),
      push => \bus_equal_gen.fifo_burst/push\,
      sel => sel,
      \throttl_cnt_reg[0]\ => wreq_throttl_n_3,
      \throttl_cnt_reg[0]_0\(0) => throttl_cnt_reg(0),
      \throttl_cnt_reg[0]_1\ => wreq_throttl_n_8,
      \waddr_reg[7]\(0) => \waddr_reg[7]\(0)
    );
wreq_throttl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi_throttl
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      D(0) => p_0_in(0),
      E(0) => bus_write_n_9,
      Q(0) => throttl_cnt_reg(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => wreq_throttl_n_2,
      \could_multi_bursts.awaddr_buf_reg[2]\ => bus_write_n_16,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_CUDma_AWREADY => m_axi_CUDma_AWREADY,
      m_axi_CUDma_AWVALID => m_axi_CUDma_AWVALID,
      push => \bus_equal_gen.fifo_burst/push\,
      \throttl_cnt_reg[1]_0\ => bus_write_n_10,
      \throttl_cnt_reg[3]_0\(2 downto 0) => \^q\(3 downto 1),
      \throttl_cnt_reg[6]_0\ => wreq_throttl_n_3,
      \throttl_cnt_reg[6]_1\ => wreq_throttl_n_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    m_axi_CQDma_AWVALID : out STD_LOGIC;
    m_axi_CQDma_AWREADY : in STD_LOGIC;
    m_axi_CQDma_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CQDma_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CQDma_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_CQDma_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CQDma_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CQDma_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CQDma_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CQDma_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CQDma_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CQDma_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CQDma_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CQDma_WVALID : out STD_LOGIC;
    m_axi_CQDma_WREADY : in STD_LOGIC;
    m_axi_CQDma_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CQDma_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CQDma_WLAST : out STD_LOGIC;
    m_axi_CQDma_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CQDma_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CQDma_ARVALID : out STD_LOGIC;
    m_axi_CQDma_ARREADY : in STD_LOGIC;
    m_axi_CQDma_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CQDma_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CQDma_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_CQDma_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CQDma_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CQDma_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CQDma_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CQDma_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CQDma_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CQDma_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CQDma_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CQDma_RVALID : in STD_LOGIC;
    m_axi_CQDma_RREADY : out STD_LOGIC;
    m_axi_CQDma_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CQDma_RLAST : in STD_LOGIC;
    m_axi_CQDma_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CQDma_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CQDma_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CQDma_BVALID : in STD_LOGIC;
    m_axi_CQDma_BREADY : out STD_LOGIC;
    m_axi_CQDma_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CQDma_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CQDma_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CUDma_AWVALID : out STD_LOGIC;
    m_axi_CUDma_AWREADY : in STD_LOGIC;
    m_axi_CUDma_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CUDma_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CUDma_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_CUDma_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CUDma_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CUDma_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CUDma_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CUDma_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CUDma_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CUDma_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CUDma_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CUDma_WVALID : out STD_LOGIC;
    m_axi_CUDma_WREADY : in STD_LOGIC;
    m_axi_CUDma_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CUDma_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CUDma_WLAST : out STD_LOGIC;
    m_axi_CUDma_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CUDma_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CUDma_ARVALID : out STD_LOGIC;
    m_axi_CUDma_ARREADY : in STD_LOGIC;
    m_axi_CUDma_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CUDma_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CUDma_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_CUDma_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CUDma_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CUDma_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CUDma_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CUDma_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CUDma_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CUDma_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CUDma_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CUDma_RVALID : in STD_LOGIC;
    m_axi_CUDma_RREADY : out STD_LOGIC;
    m_axi_CUDma_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CUDma_RLAST : in STD_LOGIC;
    m_axi_CUDma_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CUDma_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CUDma_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CUDma_BVALID : in STD_LOGIC;
    m_axi_CUDma_BREADY : out STD_LOGIC;
    m_axi_CUDma_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CUDma_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CUDma_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    CuDmaQueue : in STD_LOGIC_VECTOR ( 127 downto 0 );
    SlotSize : in STD_LOGIC_VECTOR ( 12 downto 0 );
    NoOfSlots : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CqBaseAddress : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_M_AXI_CQDMA_ADDR_WIDTH : integer;
  attribute C_M_AXI_CQDMA_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 32;
  attribute C_M_AXI_CQDMA_ARUSER_WIDTH : integer;
  attribute C_M_AXI_CQDMA_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 1;
  attribute C_M_AXI_CQDMA_AWUSER_WIDTH : integer;
  attribute C_M_AXI_CQDMA_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 1;
  attribute C_M_AXI_CQDMA_BUSER_WIDTH : integer;
  attribute C_M_AXI_CQDMA_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 1;
  attribute C_M_AXI_CQDMA_CACHE_VALUE : string;
  attribute C_M_AXI_CQDMA_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "4'b0011";
  attribute C_M_AXI_CQDMA_DATA_WIDTH : integer;
  attribute C_M_AXI_CQDMA_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 32;
  attribute C_M_AXI_CQDMA_ID_WIDTH : integer;
  attribute C_M_AXI_CQDMA_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 1;
  attribute C_M_AXI_CQDMA_PROT_VALUE : string;
  attribute C_M_AXI_CQDMA_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "3'b000";
  attribute C_M_AXI_CQDMA_RUSER_WIDTH : integer;
  attribute C_M_AXI_CQDMA_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 1;
  attribute C_M_AXI_CQDMA_TARGET_ADDR : integer;
  attribute C_M_AXI_CQDMA_TARGET_ADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 0;
  attribute C_M_AXI_CQDMA_USER_VALUE : integer;
  attribute C_M_AXI_CQDMA_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 0;
  attribute C_M_AXI_CQDMA_WSTRB_WIDTH : integer;
  attribute C_M_AXI_CQDMA_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 4;
  attribute C_M_AXI_CQDMA_WUSER_WIDTH : integer;
  attribute C_M_AXI_CQDMA_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 1;
  attribute C_M_AXI_CUDMA_ADDR_WIDTH : integer;
  attribute C_M_AXI_CUDMA_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 32;
  attribute C_M_AXI_CUDMA_ARUSER_WIDTH : integer;
  attribute C_M_AXI_CUDMA_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 1;
  attribute C_M_AXI_CUDMA_AWUSER_WIDTH : integer;
  attribute C_M_AXI_CUDMA_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 1;
  attribute C_M_AXI_CUDMA_BUSER_WIDTH : integer;
  attribute C_M_AXI_CUDMA_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 1;
  attribute C_M_AXI_CUDMA_CACHE_VALUE : string;
  attribute C_M_AXI_CUDMA_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "4'b0011";
  attribute C_M_AXI_CUDMA_DATA_WIDTH : integer;
  attribute C_M_AXI_CUDMA_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 32;
  attribute C_M_AXI_CUDMA_ID_WIDTH : integer;
  attribute C_M_AXI_CUDMA_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 1;
  attribute C_M_AXI_CUDMA_PROT_VALUE : string;
  attribute C_M_AXI_CUDMA_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "3'b000";
  attribute C_M_AXI_CUDMA_RUSER_WIDTH : integer;
  attribute C_M_AXI_CUDMA_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 1;
  attribute C_M_AXI_CUDMA_TARGET_ADDR : integer;
  attribute C_M_AXI_CUDMA_TARGET_ADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 0;
  attribute C_M_AXI_CUDMA_USER_VALUE : integer;
  attribute C_M_AXI_CUDMA_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 0;
  attribute C_M_AXI_CUDMA_WSTRB_WIDTH : integer;
  attribute C_M_AXI_CUDMA_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 4;
  attribute C_M_AXI_CUDMA_WUSER_WIDTH : integer;
  attribute C_M_AXI_CUDMA_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 1;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 32;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000010000000000000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000000000000000000000010";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000100000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000001000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000010000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000100000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b001000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b010000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b100000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000000000000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "27'b000000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal CQDma_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CQDma_addr_1_read_reg_559 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CUDma_WREADY : STD_LOGIC;
  signal CUDma_WVALID : STD_LOGIC;
  signal CqBaseAddress_assign_fu_120 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal CuDmaController_CQDma_m_axi_U_n_20 : STD_LOGIC;
  signal CuDmaController_CQDma_m_axi_U_n_23 : STD_LOGIC;
  signal CuDmaController_CQDma_m_axi_U_n_24 : STD_LOGIC;
  signal CuDmaController_CQDma_m_axi_U_n_25 : STD_LOGIC;
  signal CuDmaController_CQDma_m_axi_U_n_3 : STD_LOGIC;
  signal CuDmaController_CQDma_m_axi_U_n_4 : STD_LOGIC;
  signal CuDmaController_CQDma_m_axi_U_n_5 : STD_LOGIC;
  signal CuDmaController_CQDma_m_axi_U_n_6 : STD_LOGIC;
  signal CuDmaController_CUDma_m_axi_U_n_52 : STD_LOGIC;
  signal CuDmaController_CUDma_m_axi_U_n_54 : STD_LOGIC;
  signal CuDmaQueue_assign_fu_108 : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal I_RREADY1 : STD_LOGIC;
  signal NoOfSlots_assign_fu_116 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal SlotBaseAddr_fu_299_p2 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal SlotBaseAddr_reg_494 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal SlotBaseAddr_reg_4940 : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[15]_i_2_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[15]_i_3_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[15]_i_4_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[15]_i_5_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[15]_i_6_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[15]_i_7_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[15]_i_8_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[15]_i_9_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[23]_i_2_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[23]_i_3_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[23]_i_4_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[23]_i_5_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[23]_i_6_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[23]_i_7_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[23]_i_8_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[23]_i_9_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_10_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_35_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_36_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_37_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_38_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_39_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_3_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_40_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_41_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_42_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_43_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_44_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_45_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_46_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_47_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_48_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_49_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_4_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_50_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_51_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_52_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_53_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_54_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_55_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_56_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_57_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_58_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_59_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_5_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_60_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_61_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_62_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_63_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_64_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_65_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_66_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_6_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_7_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_8_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[29]_i_9_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[7]_i_2_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[7]_i_3_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[7]_i_4_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[7]_i_5_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[7]_i_6_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[7]_i_7_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[7]_i_8_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494[7]_i_9_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_11_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_12_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_13_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_14_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_15_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_16_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_17_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_18_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_19_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_20_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_21_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_22_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_23_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_24_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_25_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_26_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_27_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_28_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_29_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_2_n_5\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_2_n_6\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_2_n_7\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_2_n_8\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_2_n_9\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_30_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_31_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_32_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_33_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[29]_i_34_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \SlotBaseAddr_reg_494_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal SlotOffset_n_reg_203 : STD_LOGIC;
  signal \SlotOffset_n_reg_203[0]_i_2_n_2\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203[0]_i_3_n_2\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203[0]_i_4_n_2\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203[0]_i_5_n_2\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203[0]_i_6_n_2\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203[0]_i_7_n_2\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203[0]_i_8_n_2\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203[0]_i_9_n_2\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203[8]_i_2_n_2\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203[8]_i_3_n_2\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203[8]_i_4_n_2\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203[8]_i_5_n_2\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203[8]_i_6_n_2\ : STD_LOGIC;
  signal SlotOffset_n_reg_203_reg : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \SlotOffset_n_reg_203_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[0]_i_1_n_16\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[0]_i_1_n_17\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[24]_i_1_n_16\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[24]_i_1_n_17\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \SlotOffset_n_reg_203_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal SlotSize_assign_fu_112 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \ap_CS_fsm[19]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[26]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[22]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[9]\ : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state19 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state24 : STD_LOGIC;
  signal ap_CS_fsm_state28 : STD_LOGIC;
  signal ap_CS_fsm_state29 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm116_out : STD_LOGIC;
  signal ap_NS_fsm117_out : STD_LOGIC;
  signal ap_NS_fsm122_out : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state20 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_2 : STD_LOGIC;
  signal \^ap_ready\ : STD_LOGIC;
  signal ap_ready_INST_0_i_1_n_7 : STD_LOGIC;
  signal ap_ready_INST_0_i_1_n_8 : STD_LOGIC;
  signal ap_ready_INST_0_i_1_n_9 : STD_LOGIC;
  signal ap_ready_INST_0_i_2_n_2 : STD_LOGIC;
  signal ap_ready_INST_0_i_3_n_2 : STD_LOGIC;
  signal ap_ready_INST_0_i_4_n_2 : STD_LOGIC;
  signal ap_ready_INST_0_i_5_n_2 : STD_LOGIC;
  signal ap_ready_INST_0_i_6_n_2 : STD_LOGIC;
  signal ap_ready_INST_0_i_7_n_2 : STD_LOGIC;
  signal ap_ready_INST_0_i_8_n_2 : STD_LOGIC;
  signal ap_ready_INST_0_i_9_n_2 : STD_LOGIC;
  signal ap_reg_ioackin_CQDma_ARREADY : STD_LOGIC;
  signal ap_reg_ioackin_CQDma_ARREADY_i_1_n_2 : STD_LOGIC;
  signal ap_reg_ioackin_CUDma_AWREADY : STD_LOGIC;
  signal ap_reg_ioackin_CUDma_AWREADY_i_1_n_2 : STD_LOGIC;
  signal ap_reg_ioackin_CUDma_WREADY : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal bit_reg_490 : STD_LOGIC;
  signal \bit_reg_490[0]_i_1_n_2\ : STD_LOGIC;
  signal \bus_write/buff_wdata/push\ : STD_LOGIC;
  signal \exitcond_reg_550[0]_i_4_n_2\ : STD_LOGIC;
  signal \exitcond_reg_550[0]_i_5_n_2\ : STD_LOGIC;
  signal \exitcond_reg_550_pp0_iter1_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \exitcond_reg_550_reg_n_2_[0]\ : STD_LOGIC;
  signal i_1_fu_279_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_1_reg_485 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i_1_reg_485[7]_i_2_n_2\ : STD_LOGIC;
  signal i_reg_215 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal l_1_fu_431_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal l_reg_226 : STD_LOGIC;
  signal \l_reg_226[7]_i_4_n_2\ : STD_LOGIC;
  signal \l_reg_226_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^m_axi_cqdma_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_cqdma_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_cudma_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_cudma_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal noofcumasksread_tmp_reg_511 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal payload_1_fu_376_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal payload_1_reg_516 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \payload_1_reg_516[0]_i_1_n_2\ : STD_LOGIC;
  signal \payload_1_reg_516[3]_i_1_n_2\ : STD_LOGIC;
  signal \payload_1_reg_516[4]_i_1_n_2\ : STD_LOGIC;
  signal \payload_1_reg_516[4]_i_2_n_2\ : STD_LOGIC;
  signal \payload_1_reg_516[5]_i_1_n_2\ : STD_LOGIC;
  signal \payload_1_reg_516[6]_i_1_n_2\ : STD_LOGIC;
  signal \payload_1_reg_516[7]_i_1_n_2\ : STD_LOGIC;
  signal \payload_1_reg_516[7]_i_2_n_2\ : STD_LOGIC;
  signal payload_reg_506 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_249 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal reg_2490 : STD_LOGIC;
  signal \tmp_11_reg_533_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_2_fu_273_p2 : STD_LOGIC;
  signal tmp_5_fu_410_p2 : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal tmp_5_reg_539 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \tmp_5_reg_539[8]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[29]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[29]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_5_reg_539_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal tmp_9_fu_391_p2 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal tmp_9_reg_522 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \tmp_9_reg_522[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_522[7]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_522[7]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_522[7]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[29]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[29]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_9_reg_522_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_SlotBaseAddr_reg_494_reg[29]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_SlotBaseAddr_reg_494_reg[29]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_SlotOffset_n_reg_203_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_SlotOffset_n_reg_203_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_ap_ready_INST_0_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_ap_ready_INST_0_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_5_reg_539_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_tmp_5_reg_539_reg[29]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_tmp_9_reg_522_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_tmp_9_reg_522_reg[29]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair223";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_idle_INST_0 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of ap_ready_INST_0 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \bit_reg_490[0]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \i_1_reg_485[1]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \i_1_reg_485[2]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \i_1_reg_485[3]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \i_1_reg_485[4]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \i_1_reg_485[6]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \i_1_reg_485[7]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \l_reg_226[1]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \l_reg_226[2]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \l_reg_226[3]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \l_reg_226[4]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \l_reg_226[6]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \l_reg_226[7]_i_3\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \payload_1_reg_516[0]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \payload_1_reg_516[1]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \payload_1_reg_516[2]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \payload_1_reg_516[4]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \payload_1_reg_516[6]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \payload_1_reg_516[7]_i_1\ : label is "soft_lutpair219";
begin
  ap_done <= \^ap_ready\;
  ap_ready <= \^ap_ready\;
  m_axi_CQDma_ARADDR(31 downto 2) <= \^m_axi_cqdma_araddr\(31 downto 2);
  m_axi_CQDma_ARADDR(1) <= \<const0>\;
  m_axi_CQDma_ARADDR(0) <= \<const0>\;
  m_axi_CQDma_ARBURST(1) <= \<const0>\;
  m_axi_CQDma_ARBURST(0) <= \<const1>\;
  m_axi_CQDma_ARCACHE(3) <= \<const0>\;
  m_axi_CQDma_ARCACHE(2) <= \<const0>\;
  m_axi_CQDma_ARCACHE(1) <= \<const1>\;
  m_axi_CQDma_ARCACHE(0) <= \<const1>\;
  m_axi_CQDma_ARID(0) <= \<const0>\;
  m_axi_CQDma_ARLEN(7) <= \<const0>\;
  m_axi_CQDma_ARLEN(6) <= \<const0>\;
  m_axi_CQDma_ARLEN(5) <= \<const0>\;
  m_axi_CQDma_ARLEN(4) <= \<const0>\;
  m_axi_CQDma_ARLEN(3 downto 0) <= \^m_axi_cqdma_arlen\(3 downto 0);
  m_axi_CQDma_ARLOCK(1) <= \<const0>\;
  m_axi_CQDma_ARLOCK(0) <= \<const0>\;
  m_axi_CQDma_ARPROT(2) <= \<const0>\;
  m_axi_CQDma_ARPROT(1) <= \<const0>\;
  m_axi_CQDma_ARPROT(0) <= \<const0>\;
  m_axi_CQDma_ARQOS(3) <= \<const0>\;
  m_axi_CQDma_ARQOS(2) <= \<const0>\;
  m_axi_CQDma_ARQOS(1) <= \<const0>\;
  m_axi_CQDma_ARQOS(0) <= \<const0>\;
  m_axi_CQDma_ARREGION(3) <= \<const0>\;
  m_axi_CQDma_ARREGION(2) <= \<const0>\;
  m_axi_CQDma_ARREGION(1) <= \<const0>\;
  m_axi_CQDma_ARREGION(0) <= \<const0>\;
  m_axi_CQDma_ARSIZE(2) <= \<const0>\;
  m_axi_CQDma_ARSIZE(1) <= \<const1>\;
  m_axi_CQDma_ARSIZE(0) <= \<const0>\;
  m_axi_CQDma_ARUSER(0) <= \<const0>\;
  m_axi_CQDma_AWADDR(31) <= \<const0>\;
  m_axi_CQDma_AWADDR(30) <= \<const0>\;
  m_axi_CQDma_AWADDR(29) <= \<const0>\;
  m_axi_CQDma_AWADDR(28) <= \<const0>\;
  m_axi_CQDma_AWADDR(27) <= \<const0>\;
  m_axi_CQDma_AWADDR(26) <= \<const0>\;
  m_axi_CQDma_AWADDR(25) <= \<const0>\;
  m_axi_CQDma_AWADDR(24) <= \<const0>\;
  m_axi_CQDma_AWADDR(23) <= \<const0>\;
  m_axi_CQDma_AWADDR(22) <= \<const0>\;
  m_axi_CQDma_AWADDR(21) <= \<const0>\;
  m_axi_CQDma_AWADDR(20) <= \<const0>\;
  m_axi_CQDma_AWADDR(19) <= \<const0>\;
  m_axi_CQDma_AWADDR(18) <= \<const0>\;
  m_axi_CQDma_AWADDR(17) <= \<const0>\;
  m_axi_CQDma_AWADDR(16) <= \<const0>\;
  m_axi_CQDma_AWADDR(15) <= \<const0>\;
  m_axi_CQDma_AWADDR(14) <= \<const0>\;
  m_axi_CQDma_AWADDR(13) <= \<const0>\;
  m_axi_CQDma_AWADDR(12) <= \<const0>\;
  m_axi_CQDma_AWADDR(11) <= \<const0>\;
  m_axi_CQDma_AWADDR(10) <= \<const0>\;
  m_axi_CQDma_AWADDR(9) <= \<const0>\;
  m_axi_CQDma_AWADDR(8) <= \<const0>\;
  m_axi_CQDma_AWADDR(7) <= \<const0>\;
  m_axi_CQDma_AWADDR(6) <= \<const0>\;
  m_axi_CQDma_AWADDR(5) <= \<const0>\;
  m_axi_CQDma_AWADDR(4) <= \<const0>\;
  m_axi_CQDma_AWADDR(3) <= \<const0>\;
  m_axi_CQDma_AWADDR(2) <= \<const0>\;
  m_axi_CQDma_AWADDR(1) <= \<const0>\;
  m_axi_CQDma_AWADDR(0) <= \<const0>\;
  m_axi_CQDma_AWBURST(1) <= \<const0>\;
  m_axi_CQDma_AWBURST(0) <= \<const1>\;
  m_axi_CQDma_AWCACHE(3) <= \<const0>\;
  m_axi_CQDma_AWCACHE(2) <= \<const0>\;
  m_axi_CQDma_AWCACHE(1) <= \<const1>\;
  m_axi_CQDma_AWCACHE(0) <= \<const1>\;
  m_axi_CQDma_AWID(0) <= \<const0>\;
  m_axi_CQDma_AWLEN(7) <= \<const0>\;
  m_axi_CQDma_AWLEN(6) <= \<const0>\;
  m_axi_CQDma_AWLEN(5) <= \<const0>\;
  m_axi_CQDma_AWLEN(4) <= \<const0>\;
  m_axi_CQDma_AWLEN(3) <= \<const0>\;
  m_axi_CQDma_AWLEN(2) <= \<const0>\;
  m_axi_CQDma_AWLEN(1) <= \<const0>\;
  m_axi_CQDma_AWLEN(0) <= \<const0>\;
  m_axi_CQDma_AWLOCK(1) <= \<const0>\;
  m_axi_CQDma_AWLOCK(0) <= \<const0>\;
  m_axi_CQDma_AWPROT(2) <= \<const0>\;
  m_axi_CQDma_AWPROT(1) <= \<const0>\;
  m_axi_CQDma_AWPROT(0) <= \<const0>\;
  m_axi_CQDma_AWQOS(3) <= \<const0>\;
  m_axi_CQDma_AWQOS(2) <= \<const0>\;
  m_axi_CQDma_AWQOS(1) <= \<const0>\;
  m_axi_CQDma_AWQOS(0) <= \<const0>\;
  m_axi_CQDma_AWREGION(3) <= \<const0>\;
  m_axi_CQDma_AWREGION(2) <= \<const0>\;
  m_axi_CQDma_AWREGION(1) <= \<const0>\;
  m_axi_CQDma_AWREGION(0) <= \<const0>\;
  m_axi_CQDma_AWSIZE(2) <= \<const0>\;
  m_axi_CQDma_AWSIZE(1) <= \<const1>\;
  m_axi_CQDma_AWSIZE(0) <= \<const0>\;
  m_axi_CQDma_AWUSER(0) <= \<const0>\;
  m_axi_CQDma_AWVALID <= \<const0>\;
  m_axi_CQDma_BREADY <= \<const1>\;
  m_axi_CQDma_WDATA(31) <= \<const0>\;
  m_axi_CQDma_WDATA(30) <= \<const0>\;
  m_axi_CQDma_WDATA(29) <= \<const0>\;
  m_axi_CQDma_WDATA(28) <= \<const0>\;
  m_axi_CQDma_WDATA(27) <= \<const0>\;
  m_axi_CQDma_WDATA(26) <= \<const0>\;
  m_axi_CQDma_WDATA(25) <= \<const0>\;
  m_axi_CQDma_WDATA(24) <= \<const0>\;
  m_axi_CQDma_WDATA(23) <= \<const0>\;
  m_axi_CQDma_WDATA(22) <= \<const0>\;
  m_axi_CQDma_WDATA(21) <= \<const0>\;
  m_axi_CQDma_WDATA(20) <= \<const0>\;
  m_axi_CQDma_WDATA(19) <= \<const0>\;
  m_axi_CQDma_WDATA(18) <= \<const0>\;
  m_axi_CQDma_WDATA(17) <= \<const0>\;
  m_axi_CQDma_WDATA(16) <= \<const0>\;
  m_axi_CQDma_WDATA(15) <= \<const0>\;
  m_axi_CQDma_WDATA(14) <= \<const0>\;
  m_axi_CQDma_WDATA(13) <= \<const0>\;
  m_axi_CQDma_WDATA(12) <= \<const0>\;
  m_axi_CQDma_WDATA(11) <= \<const0>\;
  m_axi_CQDma_WDATA(10) <= \<const0>\;
  m_axi_CQDma_WDATA(9) <= \<const0>\;
  m_axi_CQDma_WDATA(8) <= \<const0>\;
  m_axi_CQDma_WDATA(7) <= \<const0>\;
  m_axi_CQDma_WDATA(6) <= \<const0>\;
  m_axi_CQDma_WDATA(5) <= \<const0>\;
  m_axi_CQDma_WDATA(4) <= \<const0>\;
  m_axi_CQDma_WDATA(3) <= \<const0>\;
  m_axi_CQDma_WDATA(2) <= \<const0>\;
  m_axi_CQDma_WDATA(1) <= \<const0>\;
  m_axi_CQDma_WDATA(0) <= \<const0>\;
  m_axi_CQDma_WID(0) <= \<const0>\;
  m_axi_CQDma_WLAST <= \<const0>\;
  m_axi_CQDma_WSTRB(3) <= \<const0>\;
  m_axi_CQDma_WSTRB(2) <= \<const0>\;
  m_axi_CQDma_WSTRB(1) <= \<const0>\;
  m_axi_CQDma_WSTRB(0) <= \<const0>\;
  m_axi_CQDma_WUSER(0) <= \<const0>\;
  m_axi_CQDma_WVALID <= \<const0>\;
  m_axi_CUDma_ARADDR(31) <= \<const0>\;
  m_axi_CUDma_ARADDR(30) <= \<const0>\;
  m_axi_CUDma_ARADDR(29) <= \<const0>\;
  m_axi_CUDma_ARADDR(28) <= \<const0>\;
  m_axi_CUDma_ARADDR(27) <= \<const0>\;
  m_axi_CUDma_ARADDR(26) <= \<const0>\;
  m_axi_CUDma_ARADDR(25) <= \<const0>\;
  m_axi_CUDma_ARADDR(24) <= \<const0>\;
  m_axi_CUDma_ARADDR(23) <= \<const0>\;
  m_axi_CUDma_ARADDR(22) <= \<const0>\;
  m_axi_CUDma_ARADDR(21) <= \<const0>\;
  m_axi_CUDma_ARADDR(20) <= \<const0>\;
  m_axi_CUDma_ARADDR(19) <= \<const0>\;
  m_axi_CUDma_ARADDR(18) <= \<const0>\;
  m_axi_CUDma_ARADDR(17) <= \<const0>\;
  m_axi_CUDma_ARADDR(16) <= \<const0>\;
  m_axi_CUDma_ARADDR(15) <= \<const0>\;
  m_axi_CUDma_ARADDR(14) <= \<const0>\;
  m_axi_CUDma_ARADDR(13) <= \<const0>\;
  m_axi_CUDma_ARADDR(12) <= \<const0>\;
  m_axi_CUDma_ARADDR(11) <= \<const0>\;
  m_axi_CUDma_ARADDR(10) <= \<const0>\;
  m_axi_CUDma_ARADDR(9) <= \<const0>\;
  m_axi_CUDma_ARADDR(8) <= \<const0>\;
  m_axi_CUDma_ARADDR(7) <= \<const0>\;
  m_axi_CUDma_ARADDR(6) <= \<const0>\;
  m_axi_CUDma_ARADDR(5) <= \<const0>\;
  m_axi_CUDma_ARADDR(4) <= \<const0>\;
  m_axi_CUDma_ARADDR(3) <= \<const0>\;
  m_axi_CUDma_ARADDR(2) <= \<const0>\;
  m_axi_CUDma_ARADDR(1) <= \<const0>\;
  m_axi_CUDma_ARADDR(0) <= \<const0>\;
  m_axi_CUDma_ARBURST(1) <= \<const0>\;
  m_axi_CUDma_ARBURST(0) <= \<const1>\;
  m_axi_CUDma_ARCACHE(3) <= \<const0>\;
  m_axi_CUDma_ARCACHE(2) <= \<const0>\;
  m_axi_CUDma_ARCACHE(1) <= \<const1>\;
  m_axi_CUDma_ARCACHE(0) <= \<const1>\;
  m_axi_CUDma_ARID(0) <= \<const0>\;
  m_axi_CUDma_ARLEN(7) <= \<const0>\;
  m_axi_CUDma_ARLEN(6) <= \<const0>\;
  m_axi_CUDma_ARLEN(5) <= \<const0>\;
  m_axi_CUDma_ARLEN(4) <= \<const0>\;
  m_axi_CUDma_ARLEN(3) <= \<const0>\;
  m_axi_CUDma_ARLEN(2) <= \<const0>\;
  m_axi_CUDma_ARLEN(1) <= \<const0>\;
  m_axi_CUDma_ARLEN(0) <= \<const0>\;
  m_axi_CUDma_ARLOCK(1) <= \<const0>\;
  m_axi_CUDma_ARLOCK(0) <= \<const0>\;
  m_axi_CUDma_ARPROT(2) <= \<const0>\;
  m_axi_CUDma_ARPROT(1) <= \<const0>\;
  m_axi_CUDma_ARPROT(0) <= \<const0>\;
  m_axi_CUDma_ARQOS(3) <= \<const0>\;
  m_axi_CUDma_ARQOS(2) <= \<const0>\;
  m_axi_CUDma_ARQOS(1) <= \<const0>\;
  m_axi_CUDma_ARQOS(0) <= \<const0>\;
  m_axi_CUDma_ARREGION(3) <= \<const0>\;
  m_axi_CUDma_ARREGION(2) <= \<const0>\;
  m_axi_CUDma_ARREGION(1) <= \<const0>\;
  m_axi_CUDma_ARREGION(0) <= \<const0>\;
  m_axi_CUDma_ARSIZE(2) <= \<const0>\;
  m_axi_CUDma_ARSIZE(1) <= \<const1>\;
  m_axi_CUDma_ARSIZE(0) <= \<const0>\;
  m_axi_CUDma_ARUSER(0) <= \<const0>\;
  m_axi_CUDma_ARVALID <= \<const0>\;
  m_axi_CUDma_AWADDR(31 downto 2) <= \^m_axi_cudma_awaddr\(31 downto 2);
  m_axi_CUDma_AWADDR(1) <= \<const0>\;
  m_axi_CUDma_AWADDR(0) <= \<const0>\;
  m_axi_CUDma_AWBURST(1) <= \<const0>\;
  m_axi_CUDma_AWBURST(0) <= \<const1>\;
  m_axi_CUDma_AWCACHE(3) <= \<const0>\;
  m_axi_CUDma_AWCACHE(2) <= \<const0>\;
  m_axi_CUDma_AWCACHE(1) <= \<const1>\;
  m_axi_CUDma_AWCACHE(0) <= \<const1>\;
  m_axi_CUDma_AWID(0) <= \<const0>\;
  m_axi_CUDma_AWLEN(7) <= \<const0>\;
  m_axi_CUDma_AWLEN(6) <= \<const0>\;
  m_axi_CUDma_AWLEN(5) <= \<const0>\;
  m_axi_CUDma_AWLEN(4) <= \<const0>\;
  m_axi_CUDma_AWLEN(3 downto 0) <= \^m_axi_cudma_awlen\(3 downto 0);
  m_axi_CUDma_AWLOCK(1) <= \<const0>\;
  m_axi_CUDma_AWLOCK(0) <= \<const0>\;
  m_axi_CUDma_AWPROT(2) <= \<const0>\;
  m_axi_CUDma_AWPROT(1) <= \<const0>\;
  m_axi_CUDma_AWPROT(0) <= \<const0>\;
  m_axi_CUDma_AWQOS(3) <= \<const0>\;
  m_axi_CUDma_AWQOS(2) <= \<const0>\;
  m_axi_CUDma_AWQOS(1) <= \<const0>\;
  m_axi_CUDma_AWQOS(0) <= \<const0>\;
  m_axi_CUDma_AWREGION(3) <= \<const0>\;
  m_axi_CUDma_AWREGION(2) <= \<const0>\;
  m_axi_CUDma_AWREGION(1) <= \<const0>\;
  m_axi_CUDma_AWREGION(0) <= \<const0>\;
  m_axi_CUDma_AWSIZE(2) <= \<const0>\;
  m_axi_CUDma_AWSIZE(1) <= \<const1>\;
  m_axi_CUDma_AWSIZE(0) <= \<const0>\;
  m_axi_CUDma_AWUSER(0) <= \<const0>\;
  m_axi_CUDma_WID(0) <= \<const0>\;
  m_axi_CUDma_WUSER(0) <= \<const0>\;
\CQDma_addr_1_read_reg_559_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(0),
      Q => CQDma_addr_1_read_reg_559(0),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(10),
      Q => CQDma_addr_1_read_reg_559(10),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(11),
      Q => CQDma_addr_1_read_reg_559(11),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(12),
      Q => CQDma_addr_1_read_reg_559(12),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(13),
      Q => CQDma_addr_1_read_reg_559(13),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(14),
      Q => CQDma_addr_1_read_reg_559(14),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(15),
      Q => CQDma_addr_1_read_reg_559(15),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(16),
      Q => CQDma_addr_1_read_reg_559(16),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(17),
      Q => CQDma_addr_1_read_reg_559(17),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(18),
      Q => CQDma_addr_1_read_reg_559(18),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(19),
      Q => CQDma_addr_1_read_reg_559(19),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(1),
      Q => CQDma_addr_1_read_reg_559(1),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(20),
      Q => CQDma_addr_1_read_reg_559(20),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(21),
      Q => CQDma_addr_1_read_reg_559(21),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(22),
      Q => CQDma_addr_1_read_reg_559(22),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(23),
      Q => CQDma_addr_1_read_reg_559(23),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(24),
      Q => CQDma_addr_1_read_reg_559(24),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(25),
      Q => CQDma_addr_1_read_reg_559(25),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(26),
      Q => CQDma_addr_1_read_reg_559(26),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(27),
      Q => CQDma_addr_1_read_reg_559(27),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(28),
      Q => CQDma_addr_1_read_reg_559(28),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(29),
      Q => CQDma_addr_1_read_reg_559(29),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(2),
      Q => CQDma_addr_1_read_reg_559(2),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(30),
      Q => CQDma_addr_1_read_reg_559(30),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(31),
      Q => CQDma_addr_1_read_reg_559(31),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(3),
      Q => CQDma_addr_1_read_reg_559(3),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(4),
      Q => CQDma_addr_1_read_reg_559(4),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(5),
      Q => CQDma_addr_1_read_reg_559(5),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(6),
      Q => CQDma_addr_1_read_reg_559(6),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(7),
      Q => CQDma_addr_1_read_reg_559(7),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(8),
      Q => CQDma_addr_1_read_reg_559(8),
      R => '0'
    );
\CQDma_addr_1_read_reg_559_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_24,
      D => CQDma_RDATA(9),
      Q => CQDma_addr_1_read_reg_559(9),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(0),
      Q => CqBaseAddress_assign_fu_120(0),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(10),
      Q => CqBaseAddress_assign_fu_120(10),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(11),
      Q => CqBaseAddress_assign_fu_120(11),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(12),
      Q => CqBaseAddress_assign_fu_120(12),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(13),
      Q => CqBaseAddress_assign_fu_120(13),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(14),
      Q => CqBaseAddress_assign_fu_120(14),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(15),
      Q => CqBaseAddress_assign_fu_120(15),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(16),
      Q => CqBaseAddress_assign_fu_120(16),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(17),
      Q => CqBaseAddress_assign_fu_120(17),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(18),
      Q => CqBaseAddress_assign_fu_120(18),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(19),
      Q => CqBaseAddress_assign_fu_120(19),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(1),
      Q => CqBaseAddress_assign_fu_120(1),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(20),
      Q => CqBaseAddress_assign_fu_120(20),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(21),
      Q => CqBaseAddress_assign_fu_120(21),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(22),
      Q => CqBaseAddress_assign_fu_120(22),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(23),
      Q => CqBaseAddress_assign_fu_120(23),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(24),
      Q => CqBaseAddress_assign_fu_120(24),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(25),
      Q => CqBaseAddress_assign_fu_120(25),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(26),
      Q => CqBaseAddress_assign_fu_120(26),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(27),
      Q => CqBaseAddress_assign_fu_120(27),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(28),
      Q => CqBaseAddress_assign_fu_120(28),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(29),
      Q => CqBaseAddress_assign_fu_120(29),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(2),
      Q => CqBaseAddress_assign_fu_120(2),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(3),
      Q => CqBaseAddress_assign_fu_120(3),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(4),
      Q => CqBaseAddress_assign_fu_120(4),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(5),
      Q => CqBaseAddress_assign_fu_120(5),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(6),
      Q => CqBaseAddress_assign_fu_120(6),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(7),
      Q => CqBaseAddress_assign_fu_120(7),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(8),
      Q => CqBaseAddress_assign_fu_120(8),
      R => '0'
    );
\CqBaseAddress_assign_fu_120_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CqBaseAddress(9),
      Q => CqBaseAddress_assign_fu_120(9),
      R => '0'
    );
CuDmaController_CQDma_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CQDma_m_axi
     port map (
      ARLEN(3 downto 0) => \^m_axi_cqdma_arlen\(3 downto 0),
      CO(0) => tmp_2_fu_273_p2,
      \CQDma_addr_1_read_reg_559_reg[31]\ => \exitcond_reg_550_reg_n_2_[0]\,
      CUDma_WREADY => CUDma_WREADY,
      D(9 downto 8) => ap_NS_fsm(20 downto 19),
      D(7 downto 6) => ap_NS_fsm(17 downto 16),
      D(5 downto 2) => ap_NS_fsm(13 downto 10),
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      E(0) => \bus_write/buff_wdata/push\,
      I_RDATA(31 downto 0) => CQDma_RDATA(31 downto 0),
      Q(0) => i_reg_215(7),
      SR(0) => ap_rst_n_inv,
      WEBWE(0) => CUDma_WVALID,
      \ap_CS_fsm_reg[10]\(0) => reg_2490,
      \ap_CS_fsm_reg[19]\(0) => CuDmaController_CQDma_m_axi_U_n_23,
      \ap_CS_fsm_reg[19]_0\(0) => CuDmaController_CQDma_m_axi_U_n_24,
      \ap_CS_fsm_reg[19]_1\ => CuDmaController_CQDma_m_axi_U_n_25,
      \ap_CS_fsm_reg[19]_2\ => \ap_CS_fsm[19]_i_3_n_2\,
      \ap_CS_fsm_reg[20]\ => CuDmaController_CUDma_m_axi_U_n_54,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[26]_i_3_n_2\,
      ap_NS_fsm116_out => ap_NS_fsm116_out,
      ap_clk => ap_clk,
      ap_condition_pp0_exit_iter0_state20 => ap_condition_pp0_exit_iter0_state20,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => CuDmaController_CQDma_m_axi_U_n_4,
      ap_enable_reg_pp0_iter1_reg => CuDmaController_CQDma_m_axi_U_n_6,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_n_2,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg_n_2,
      ap_reg_ioackin_CQDma_ARREADY => ap_reg_ioackin_CQDma_ARREADY,
      ap_reg_ioackin_CUDma_WREADY => ap_reg_ioackin_CUDma_WREADY,
      ap_reg_ioackin_CUDma_WREADY_reg => CuDmaController_CQDma_m_axi_U_n_3,
      ap_reg_ioackin_CUDma_WREADY_reg_0 => CuDmaController_CQDma_m_axi_U_n_20,
      ap_reg_ioackin_CUDma_WREADY_reg_1(10) => ap_CS_fsm_state24,
      ap_reg_ioackin_CUDma_WREADY_reg_1(9) => ap_CS_fsm_pp0_stage0,
      ap_reg_ioackin_CUDma_WREADY_reg_1(8) => ap_CS_fsm_state19,
      ap_reg_ioackin_CUDma_WREADY_reg_1(7) => ap_CS_fsm_state17,
      ap_reg_ioackin_CUDma_WREADY_reg_1(6) => \ap_CS_fsm_reg_n_2_[15]\,
      ap_reg_ioackin_CUDma_WREADY_reg_1(5) => ap_CS_fsm_state13,
      ap_reg_ioackin_CUDma_WREADY_reg_1(4) => ap_CS_fsm_state12,
      ap_reg_ioackin_CUDma_WREADY_reg_1(3) => ap_CS_fsm_state11,
      ap_reg_ioackin_CUDma_WREADY_reg_1(2) => \ap_CS_fsm_reg_n_2_[9]\,
      ap_reg_ioackin_CUDma_WREADY_reg_1(1) => ap_CS_fsm_state4,
      ap_reg_ioackin_CUDma_WREADY_reg_1(0) => ap_CS_fsm_state3,
      ap_reg_ioackin_CUDma_WREADY_reg_2 => \exitcond_reg_550_pp0_iter1_reg_reg_n_2_[0]\,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.ARVALID_Dummy_reg\ => m_axi_CQDma_ARVALID,
      \data_p1_reg[29]\(29 downto 0) => tmp_9_reg_522(29 downto 0),
      \data_p1_reg[29]_0\(29 downto 0) => SlotBaseAddr_reg_494(29 downto 0),
      \data_p2_reg[39]\(7 downto 0) => payload_1_reg_516(7 downto 0),
      full_n_reg => m_axi_CQDma_RREADY,
      m_axi_CQDma_ARADDR(29 downto 0) => \^m_axi_cqdma_araddr\(31 downto 2),
      m_axi_CQDma_ARREADY => m_axi_CQDma_ARREADY,
      m_axi_CQDma_RRESP(1 downto 0) => m_axi_CQDma_RRESP(1 downto 0),
      m_axi_CQDma_RVALID => m_axi_CQDma_RVALID,
      mem_reg(32) => m_axi_CQDma_RLAST,
      mem_reg(31 downto 0) => m_axi_CQDma_RDATA(31 downto 0),
      \payload_1_reg_516_reg[7]\ => CuDmaController_CQDma_m_axi_U_n_5,
      s_ready_t_reg(0) => ap_NS_fsm117_out,
      \state_reg[0]\(0) => I_RREADY1
    );
CuDmaController_CUDma_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController_CUDma_m_axi
     port map (
      CO(0) => tmp_2_fu_273_p2,
      CUDma_WREADY => CUDma_WREADY,
      D(5 downto 4) => ap_NS_fsm(26 downto 25),
      D(3 downto 2) => ap_NS_fsm(22 downto 21),
      D(1) => ap_NS_fsm(18),
      D(0) => ap_NS_fsm(2),
      E(0) => CuDmaController_CQDma_m_axi_U_n_23,
      Q(3 downto 0) => \^m_axi_cudma_awlen\(3 downto 0),
      SR(0) => ap_rst_n_inv,
      WEBWE(0) => CUDma_WVALID,
      \ap_CS_fsm_reg[18]\(0) => l_reg_226,
      \ap_CS_fsm_reg[20]\ => CuDmaController_CUDma_m_axi_U_n_54,
      \ap_CS_fsm_reg[26]\(0) => i_reg_215(7),
      \ap_CS_fsm_reg[26]_0\ => \ap_CS_fsm_reg[26]_i_3_n_2\,
      ap_NS_fsm116_out => ap_NS_fsm116_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => CuDmaController_CUDma_m_axi_U_n_52,
      ap_enable_reg_pp0_iter0_reg_0 => CuDmaController_CQDma_m_axi_U_n_5,
      ap_reg_ioackin_CUDma_AWREADY => ap_reg_ioackin_CUDma_AWREADY,
      ap_reg_ioackin_CUDma_WREADY => ap_reg_ioackin_CUDma_WREADY,
      ap_rst_n => ap_rst_n,
      bit_reg_490 => bit_reg_490,
      \bus_equal_gen.WVALID_Dummy_reg\ => m_axi_CUDma_WVALID,
      clear => SlotOffset_n_reg_203,
      \data_p1_reg[29]\(29 downto 0) => reg_249(29 downto 0),
      \data_p1_reg[29]_0\(29 downto 0) => tmp_5_reg_539(29 downto 0),
      \data_p2_reg[39]\(7 downto 0) => \tmp_11_reg_533_reg__1\(7 downto 0),
      empty_n_reg => CuDmaController_CQDma_m_axi_U_n_3,
      empty_n_reg_0(9) => ap_CS_fsm_state29,
      empty_n_reg_0(8) => ap_CS_fsm_state28,
      empty_n_reg_0(7) => \ap_CS_fsm_reg_n_2_[24]\,
      empty_n_reg_0(6) => ap_CS_fsm_state24,
      empty_n_reg_0(5) => ap_CS_fsm_state23,
      empty_n_reg_0(4) => ap_CS_fsm_pp0_stage0,
      empty_n_reg_0(3) => ap_CS_fsm_state19,
      empty_n_reg_0(2) => ap_CS_fsm_state18,
      empty_n_reg_0(1) => ap_CS_fsm_state3,
      empty_n_reg_0(0) => ap_CS_fsm_state2,
      full_n_reg => m_axi_CUDma_BREADY,
      full_n_reg_0 => m_axi_CUDma_RREADY,
      m_axi_CUDma_AWADDR(29 downto 0) => \^m_axi_cudma_awaddr\(31 downto 2),
      m_axi_CUDma_AWREADY => m_axi_CUDma_AWREADY,
      m_axi_CUDma_AWVALID => m_axi_CUDma_AWVALID,
      m_axi_CUDma_BVALID => m_axi_CUDma_BVALID,
      m_axi_CUDma_RVALID => m_axi_CUDma_RVALID,
      m_axi_CUDma_WDATA(31 downto 0) => m_axi_CUDma_WDATA(31 downto 0),
      m_axi_CUDma_WLAST => m_axi_CUDma_WLAST,
      m_axi_CUDma_WREADY => m_axi_CUDma_WREADY,
      m_axi_CUDma_WSTRB(3 downto 0) => m_axi_CUDma_WSTRB(3 downto 0),
      mem_reg(31 downto 0) => CQDma_addr_1_read_reg_559(31 downto 0),
      sel => ap_NS_fsm1,
      \waddr_reg[7]\(0) => \bus_write/buff_wdata/push\
    );
\CuDmaQueue_assign_fu_108[127]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_start,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      O => ap_NS_fsm122_out
    );
\CuDmaQueue_assign_fu_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(0),
      Q => CuDmaQueue_assign_fu_108(0),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(100),
      Q => CuDmaQueue_assign_fu_108(100),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(101),
      Q => CuDmaQueue_assign_fu_108(101),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(102),
      Q => CuDmaQueue_assign_fu_108(102),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(103),
      Q => CuDmaQueue_assign_fu_108(103),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(104),
      Q => CuDmaQueue_assign_fu_108(104),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(105),
      Q => CuDmaQueue_assign_fu_108(105),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(106),
      Q => CuDmaQueue_assign_fu_108(106),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(107),
      Q => CuDmaQueue_assign_fu_108(107),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(108),
      Q => CuDmaQueue_assign_fu_108(108),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(109),
      Q => CuDmaQueue_assign_fu_108(109),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(10),
      Q => CuDmaQueue_assign_fu_108(10),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(110),
      Q => CuDmaQueue_assign_fu_108(110),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(111),
      Q => CuDmaQueue_assign_fu_108(111),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(112),
      Q => CuDmaQueue_assign_fu_108(112),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(113),
      Q => CuDmaQueue_assign_fu_108(113),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(114),
      Q => CuDmaQueue_assign_fu_108(114),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(115),
      Q => CuDmaQueue_assign_fu_108(115),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(116),
      Q => CuDmaQueue_assign_fu_108(116),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(117),
      Q => CuDmaQueue_assign_fu_108(117),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(118),
      Q => CuDmaQueue_assign_fu_108(118),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(119),
      Q => CuDmaQueue_assign_fu_108(119),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(11),
      Q => CuDmaQueue_assign_fu_108(11),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(120),
      Q => CuDmaQueue_assign_fu_108(120),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(121),
      Q => CuDmaQueue_assign_fu_108(121),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(122),
      Q => CuDmaQueue_assign_fu_108(122),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(123),
      Q => CuDmaQueue_assign_fu_108(123),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(124),
      Q => CuDmaQueue_assign_fu_108(124),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(125),
      Q => CuDmaQueue_assign_fu_108(125),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(126),
      Q => CuDmaQueue_assign_fu_108(126),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(127),
      Q => CuDmaQueue_assign_fu_108(127),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(12),
      Q => CuDmaQueue_assign_fu_108(12),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(13),
      Q => CuDmaQueue_assign_fu_108(13),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(14),
      Q => CuDmaQueue_assign_fu_108(14),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(15),
      Q => CuDmaQueue_assign_fu_108(15),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(16),
      Q => CuDmaQueue_assign_fu_108(16),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(17),
      Q => CuDmaQueue_assign_fu_108(17),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(18),
      Q => CuDmaQueue_assign_fu_108(18),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(19),
      Q => CuDmaQueue_assign_fu_108(19),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(1),
      Q => CuDmaQueue_assign_fu_108(1),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(20),
      Q => CuDmaQueue_assign_fu_108(20),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(21),
      Q => CuDmaQueue_assign_fu_108(21),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(22),
      Q => CuDmaQueue_assign_fu_108(22),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(23),
      Q => CuDmaQueue_assign_fu_108(23),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(24),
      Q => CuDmaQueue_assign_fu_108(24),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(25),
      Q => CuDmaQueue_assign_fu_108(25),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(26),
      Q => CuDmaQueue_assign_fu_108(26),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(27),
      Q => CuDmaQueue_assign_fu_108(27),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(28),
      Q => CuDmaQueue_assign_fu_108(28),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(29),
      Q => CuDmaQueue_assign_fu_108(29),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(2),
      Q => CuDmaQueue_assign_fu_108(2),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(30),
      Q => CuDmaQueue_assign_fu_108(30),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(31),
      Q => CuDmaQueue_assign_fu_108(31),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(32),
      Q => CuDmaQueue_assign_fu_108(32),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(33),
      Q => CuDmaQueue_assign_fu_108(33),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(34),
      Q => CuDmaQueue_assign_fu_108(34),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(35),
      Q => CuDmaQueue_assign_fu_108(35),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(36),
      Q => CuDmaQueue_assign_fu_108(36),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(37),
      Q => CuDmaQueue_assign_fu_108(37),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(38),
      Q => CuDmaQueue_assign_fu_108(38),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(39),
      Q => CuDmaQueue_assign_fu_108(39),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(3),
      Q => CuDmaQueue_assign_fu_108(3),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(40),
      Q => CuDmaQueue_assign_fu_108(40),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(41),
      Q => CuDmaQueue_assign_fu_108(41),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(42),
      Q => CuDmaQueue_assign_fu_108(42),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(43),
      Q => CuDmaQueue_assign_fu_108(43),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(44),
      Q => CuDmaQueue_assign_fu_108(44),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(45),
      Q => CuDmaQueue_assign_fu_108(45),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(46),
      Q => CuDmaQueue_assign_fu_108(46),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(47),
      Q => CuDmaQueue_assign_fu_108(47),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(48),
      Q => CuDmaQueue_assign_fu_108(48),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(49),
      Q => CuDmaQueue_assign_fu_108(49),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(4),
      Q => CuDmaQueue_assign_fu_108(4),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(50),
      Q => CuDmaQueue_assign_fu_108(50),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(51),
      Q => CuDmaQueue_assign_fu_108(51),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(52),
      Q => CuDmaQueue_assign_fu_108(52),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(53),
      Q => CuDmaQueue_assign_fu_108(53),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(54),
      Q => CuDmaQueue_assign_fu_108(54),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(55),
      Q => CuDmaQueue_assign_fu_108(55),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(56),
      Q => CuDmaQueue_assign_fu_108(56),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(57),
      Q => CuDmaQueue_assign_fu_108(57),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(58),
      Q => CuDmaQueue_assign_fu_108(58),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(59),
      Q => CuDmaQueue_assign_fu_108(59),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(5),
      Q => CuDmaQueue_assign_fu_108(5),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(60),
      Q => CuDmaQueue_assign_fu_108(60),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(61),
      Q => CuDmaQueue_assign_fu_108(61),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(62),
      Q => CuDmaQueue_assign_fu_108(62),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(63),
      Q => CuDmaQueue_assign_fu_108(63),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(64),
      Q => CuDmaQueue_assign_fu_108(64),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(65),
      Q => CuDmaQueue_assign_fu_108(65),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(66),
      Q => CuDmaQueue_assign_fu_108(66),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(67),
      Q => CuDmaQueue_assign_fu_108(67),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(68),
      Q => CuDmaQueue_assign_fu_108(68),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(69),
      Q => CuDmaQueue_assign_fu_108(69),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(6),
      Q => CuDmaQueue_assign_fu_108(6),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(70),
      Q => CuDmaQueue_assign_fu_108(70),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(71),
      Q => CuDmaQueue_assign_fu_108(71),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(72),
      Q => CuDmaQueue_assign_fu_108(72),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(73),
      Q => CuDmaQueue_assign_fu_108(73),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(74),
      Q => CuDmaQueue_assign_fu_108(74),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(75),
      Q => CuDmaQueue_assign_fu_108(75),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(76),
      Q => CuDmaQueue_assign_fu_108(76),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(77),
      Q => CuDmaQueue_assign_fu_108(77),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(78),
      Q => CuDmaQueue_assign_fu_108(78),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(79),
      Q => CuDmaQueue_assign_fu_108(79),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(7),
      Q => CuDmaQueue_assign_fu_108(7),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(80),
      Q => CuDmaQueue_assign_fu_108(80),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(81),
      Q => CuDmaQueue_assign_fu_108(81),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(82),
      Q => CuDmaQueue_assign_fu_108(82),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(83),
      Q => CuDmaQueue_assign_fu_108(83),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(84),
      Q => CuDmaQueue_assign_fu_108(84),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(85),
      Q => CuDmaQueue_assign_fu_108(85),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(86),
      Q => CuDmaQueue_assign_fu_108(86),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(87),
      Q => CuDmaQueue_assign_fu_108(87),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(88),
      Q => CuDmaQueue_assign_fu_108(88),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(89),
      Q => CuDmaQueue_assign_fu_108(89),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(8),
      Q => CuDmaQueue_assign_fu_108(8),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(90),
      Q => CuDmaQueue_assign_fu_108(90),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(91),
      Q => CuDmaQueue_assign_fu_108(91),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(92),
      Q => CuDmaQueue_assign_fu_108(92),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(93),
      Q => CuDmaQueue_assign_fu_108(93),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(94),
      Q => CuDmaQueue_assign_fu_108(94),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(95),
      Q => CuDmaQueue_assign_fu_108(95),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(96),
      Q => CuDmaQueue_assign_fu_108(96),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(97),
      Q => CuDmaQueue_assign_fu_108(97),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(98),
      Q => CuDmaQueue_assign_fu_108(98),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(99),
      Q => CuDmaQueue_assign_fu_108(99),
      R => '0'
    );
\CuDmaQueue_assign_fu_108_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => CuDmaQueue(9),
      Q => CuDmaQueue_assign_fu_108(9),
      R => '0'
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\NoOfSlots_assign_fu_116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => NoOfSlots(0),
      Q => NoOfSlots_assign_fu_116(0),
      R => '0'
    );
\NoOfSlots_assign_fu_116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => NoOfSlots(1),
      Q => NoOfSlots_assign_fu_116(1),
      R => '0'
    );
\NoOfSlots_assign_fu_116_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => NoOfSlots(2),
      Q => NoOfSlots_assign_fu_116(2),
      R => '0'
    );
\NoOfSlots_assign_fu_116_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => NoOfSlots(3),
      Q => NoOfSlots_assign_fu_116(3),
      R => '0'
    );
\NoOfSlots_assign_fu_116_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => NoOfSlots(4),
      Q => NoOfSlots_assign_fu_116(4),
      R => '0'
    );
\NoOfSlots_assign_fu_116_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => NoOfSlots(5),
      Q => NoOfSlots_assign_fu_116(5),
      R => '0'
    );
\NoOfSlots_assign_fu_116_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => NoOfSlots(6),
      Q => NoOfSlots_assign_fu_116(6),
      R => '0'
    );
\NoOfSlots_assign_fu_116_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => NoOfSlots(7),
      Q => NoOfSlots_assign_fu_116(7),
      R => '0'
    );
\SlotBaseAddr_reg_494[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(15),
      I1 => CqBaseAddress_assign_fu_120(15),
      O => \SlotBaseAddr_reg_494[15]_i_2_n_2\
    );
\SlotBaseAddr_reg_494[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(14),
      I1 => CqBaseAddress_assign_fu_120(14),
      O => \SlotBaseAddr_reg_494[15]_i_3_n_2\
    );
\SlotBaseAddr_reg_494[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(13),
      I1 => CqBaseAddress_assign_fu_120(13),
      O => \SlotBaseAddr_reg_494[15]_i_4_n_2\
    );
\SlotBaseAddr_reg_494[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(12),
      I1 => CqBaseAddress_assign_fu_120(12),
      O => \SlotBaseAddr_reg_494[15]_i_5_n_2\
    );
\SlotBaseAddr_reg_494[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(11),
      I1 => CqBaseAddress_assign_fu_120(11),
      O => \SlotBaseAddr_reg_494[15]_i_6_n_2\
    );
\SlotBaseAddr_reg_494[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(10),
      I1 => CqBaseAddress_assign_fu_120(10),
      O => \SlotBaseAddr_reg_494[15]_i_7_n_2\
    );
\SlotBaseAddr_reg_494[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(9),
      I1 => CqBaseAddress_assign_fu_120(9),
      O => \SlotBaseAddr_reg_494[15]_i_8_n_2\
    );
\SlotBaseAddr_reg_494[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(8),
      I1 => CqBaseAddress_assign_fu_120(8),
      O => \SlotBaseAddr_reg_494[15]_i_9_n_2\
    );
\SlotBaseAddr_reg_494[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(23),
      I1 => CqBaseAddress_assign_fu_120(23),
      O => \SlotBaseAddr_reg_494[23]_i_2_n_2\
    );
\SlotBaseAddr_reg_494[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(22),
      I1 => CqBaseAddress_assign_fu_120(22),
      O => \SlotBaseAddr_reg_494[23]_i_3_n_2\
    );
\SlotBaseAddr_reg_494[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(21),
      I1 => CqBaseAddress_assign_fu_120(21),
      O => \SlotBaseAddr_reg_494[23]_i_4_n_2\
    );
\SlotBaseAddr_reg_494[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(20),
      I1 => CqBaseAddress_assign_fu_120(20),
      O => \SlotBaseAddr_reg_494[23]_i_5_n_2\
    );
\SlotBaseAddr_reg_494[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(19),
      I1 => CqBaseAddress_assign_fu_120(19),
      O => \SlotBaseAddr_reg_494[23]_i_6_n_2\
    );
\SlotBaseAddr_reg_494[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(18),
      I1 => CqBaseAddress_assign_fu_120(18),
      O => \SlotBaseAddr_reg_494[23]_i_7_n_2\
    );
\SlotBaseAddr_reg_494[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(17),
      I1 => CqBaseAddress_assign_fu_120(17),
      O => \SlotBaseAddr_reg_494[23]_i_8_n_2\
    );
\SlotBaseAddr_reg_494[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(16),
      I1 => CqBaseAddress_assign_fu_120(16),
      O => \SlotBaseAddr_reg_494[23]_i_9_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080808000000"
    )
        port map (
      I0 => tmp_2_fu_273_p2,
      I1 => ap_CS_fsm_state3,
      I2 => i_reg_215(7),
      I3 => \SlotBaseAddr_reg_494[29]_i_3_n_2\,
      I4 => i_reg_215(0),
      I5 => \SlotBaseAddr_reg_494[29]_i_4_n_2\,
      O => SlotBaseAddr_reg_4940
    );
\SlotBaseAddr_reg_494[29]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(24),
      I1 => CqBaseAddress_assign_fu_120(24),
      O => \SlotBaseAddr_reg_494[29]_i_10_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SlotBaseAddr_reg_494_reg[29]_i_11_n_2\,
      I1 => \SlotBaseAddr_reg_494_reg[29]_i_12_n_2\,
      I2 => i_reg_215(1),
      I3 => \SlotBaseAddr_reg_494_reg[29]_i_13_n_2\,
      I4 => i_reg_215(2),
      I5 => \SlotBaseAddr_reg_494_reg[29]_i_14_n_2\,
      O => \SlotBaseAddr_reg_494[29]_i_3_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(103),
      I1 => CuDmaQueue_assign_fu_108(39),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(71),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(7),
      O => \SlotBaseAddr_reg_494[29]_i_35_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(119),
      I1 => CuDmaQueue_assign_fu_108(55),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(87),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(23),
      O => \SlotBaseAddr_reg_494[29]_i_36_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(111),
      I1 => CuDmaQueue_assign_fu_108(47),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(79),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(15),
      O => \SlotBaseAddr_reg_494[29]_i_37_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(127),
      I1 => CuDmaQueue_assign_fu_108(63),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(95),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(31),
      O => \SlotBaseAddr_reg_494[29]_i_38_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(99),
      I1 => CuDmaQueue_assign_fu_108(35),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(67),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(3),
      O => \SlotBaseAddr_reg_494[29]_i_39_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SlotBaseAddr_reg_494_reg[29]_i_15_n_2\,
      I1 => \SlotBaseAddr_reg_494_reg[29]_i_16_n_2\,
      I2 => i_reg_215(1),
      I3 => \SlotBaseAddr_reg_494_reg[29]_i_17_n_2\,
      I4 => i_reg_215(2),
      I5 => \SlotBaseAddr_reg_494_reg[29]_i_18_n_2\,
      O => \SlotBaseAddr_reg_494[29]_i_4_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(115),
      I1 => CuDmaQueue_assign_fu_108(51),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(83),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(19),
      O => \SlotBaseAddr_reg_494[29]_i_40_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(107),
      I1 => CuDmaQueue_assign_fu_108(43),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(75),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(11),
      O => \SlotBaseAddr_reg_494[29]_i_41_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(123),
      I1 => CuDmaQueue_assign_fu_108(59),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(91),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(27),
      O => \SlotBaseAddr_reg_494[29]_i_42_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(101),
      I1 => CuDmaQueue_assign_fu_108(37),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(69),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(5),
      O => \SlotBaseAddr_reg_494[29]_i_43_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(117),
      I1 => CuDmaQueue_assign_fu_108(53),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(85),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(21),
      O => \SlotBaseAddr_reg_494[29]_i_44_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(109),
      I1 => CuDmaQueue_assign_fu_108(45),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(77),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(13),
      O => \SlotBaseAddr_reg_494[29]_i_45_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(125),
      I1 => CuDmaQueue_assign_fu_108(61),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(93),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(29),
      O => \SlotBaseAddr_reg_494[29]_i_46_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(97),
      I1 => CuDmaQueue_assign_fu_108(33),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(65),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(1),
      O => \SlotBaseAddr_reg_494[29]_i_47_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(113),
      I1 => CuDmaQueue_assign_fu_108(49),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(81),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(17),
      O => \SlotBaseAddr_reg_494[29]_i_48_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(105),
      I1 => CuDmaQueue_assign_fu_108(41),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(73),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(9),
      O => \SlotBaseAddr_reg_494[29]_i_49_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(29),
      I1 => CqBaseAddress_assign_fu_120(29),
      O => \SlotBaseAddr_reg_494[29]_i_5_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(121),
      I1 => CuDmaQueue_assign_fu_108(57),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(89),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(25),
      O => \SlotBaseAddr_reg_494[29]_i_50_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(102),
      I1 => CuDmaQueue_assign_fu_108(38),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(70),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(6),
      O => \SlotBaseAddr_reg_494[29]_i_51_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(118),
      I1 => CuDmaQueue_assign_fu_108(54),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(86),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(22),
      O => \SlotBaseAddr_reg_494[29]_i_52_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(110),
      I1 => CuDmaQueue_assign_fu_108(46),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(78),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(14),
      O => \SlotBaseAddr_reg_494[29]_i_53_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(126),
      I1 => CuDmaQueue_assign_fu_108(62),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(94),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(30),
      O => \SlotBaseAddr_reg_494[29]_i_54_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(98),
      I1 => CuDmaQueue_assign_fu_108(34),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(66),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(2),
      O => \SlotBaseAddr_reg_494[29]_i_55_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(114),
      I1 => CuDmaQueue_assign_fu_108(50),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(82),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(18),
      O => \SlotBaseAddr_reg_494[29]_i_56_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(106),
      I1 => CuDmaQueue_assign_fu_108(42),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(74),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(10),
      O => \SlotBaseAddr_reg_494[29]_i_57_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(122),
      I1 => CuDmaQueue_assign_fu_108(58),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(90),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(26),
      O => \SlotBaseAddr_reg_494[29]_i_58_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(100),
      I1 => CuDmaQueue_assign_fu_108(36),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(68),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(4),
      O => \SlotBaseAddr_reg_494[29]_i_59_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(28),
      I1 => CqBaseAddress_assign_fu_120(28),
      O => \SlotBaseAddr_reg_494[29]_i_6_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(116),
      I1 => CuDmaQueue_assign_fu_108(52),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(84),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(20),
      O => \SlotBaseAddr_reg_494[29]_i_60_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(108),
      I1 => CuDmaQueue_assign_fu_108(44),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(76),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(12),
      O => \SlotBaseAddr_reg_494[29]_i_61_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(124),
      I1 => CuDmaQueue_assign_fu_108(60),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(92),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(28),
      O => \SlotBaseAddr_reg_494[29]_i_62_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(96),
      I1 => CuDmaQueue_assign_fu_108(32),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(64),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(0),
      O => \SlotBaseAddr_reg_494[29]_i_63_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(112),
      I1 => CuDmaQueue_assign_fu_108(48),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(80),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(16),
      O => \SlotBaseAddr_reg_494[29]_i_64_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(104),
      I1 => CuDmaQueue_assign_fu_108(40),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(72),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(8),
      O => \SlotBaseAddr_reg_494[29]_i_65_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CuDmaQueue_assign_fu_108(120),
      I1 => CuDmaQueue_assign_fu_108(56),
      I2 => i_reg_215(5),
      I3 => CuDmaQueue_assign_fu_108(88),
      I4 => i_reg_215(6),
      I5 => CuDmaQueue_assign_fu_108(24),
      O => \SlotBaseAddr_reg_494[29]_i_66_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(27),
      I1 => CqBaseAddress_assign_fu_120(27),
      O => \SlotBaseAddr_reg_494[29]_i_7_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(26),
      I1 => CqBaseAddress_assign_fu_120(26),
      O => \SlotBaseAddr_reg_494[29]_i_8_n_2\
    );
\SlotBaseAddr_reg_494[29]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(25),
      I1 => CqBaseAddress_assign_fu_120(25),
      O => \SlotBaseAddr_reg_494[29]_i_9_n_2\
    );
\SlotBaseAddr_reg_494[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(7),
      I1 => CqBaseAddress_assign_fu_120(7),
      O => \SlotBaseAddr_reg_494[7]_i_2_n_2\
    );
\SlotBaseAddr_reg_494[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(6),
      I1 => CqBaseAddress_assign_fu_120(6),
      O => \SlotBaseAddr_reg_494[7]_i_3_n_2\
    );
\SlotBaseAddr_reg_494[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(5),
      I1 => CqBaseAddress_assign_fu_120(5),
      O => \SlotBaseAddr_reg_494[7]_i_4_n_2\
    );
\SlotBaseAddr_reg_494[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(4),
      I1 => CqBaseAddress_assign_fu_120(4),
      O => \SlotBaseAddr_reg_494[7]_i_5_n_2\
    );
\SlotBaseAddr_reg_494[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(3),
      I1 => CqBaseAddress_assign_fu_120(3),
      O => \SlotBaseAddr_reg_494[7]_i_6_n_2\
    );
\SlotBaseAddr_reg_494[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(2),
      I1 => CqBaseAddress_assign_fu_120(2),
      O => \SlotBaseAddr_reg_494[7]_i_7_n_2\
    );
\SlotBaseAddr_reg_494[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(1),
      I1 => CqBaseAddress_assign_fu_120(1),
      O => \SlotBaseAddr_reg_494[7]_i_8_n_2\
    );
\SlotBaseAddr_reg_494[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotOffset_n_reg_203_reg(0),
      I1 => CqBaseAddress_assign_fu_120(0),
      O => \SlotBaseAddr_reg_494[7]_i_9_n_2\
    );
\SlotBaseAddr_reg_494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(0),
      Q => SlotBaseAddr_reg_494(0),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(10),
      Q => SlotBaseAddr_reg_494(10),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(11),
      Q => SlotBaseAddr_reg_494(11),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(12),
      Q => SlotBaseAddr_reg_494(12),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(13),
      Q => SlotBaseAddr_reg_494(13),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(14),
      Q => SlotBaseAddr_reg_494(14),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(15),
      Q => SlotBaseAddr_reg_494(15),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \SlotBaseAddr_reg_494_reg[7]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \SlotBaseAddr_reg_494_reg[15]_i_1_n_2\,
      CO(6) => \SlotBaseAddr_reg_494_reg[15]_i_1_n_3\,
      CO(5) => \SlotBaseAddr_reg_494_reg[15]_i_1_n_4\,
      CO(4) => \SlotBaseAddr_reg_494_reg[15]_i_1_n_5\,
      CO(3) => \SlotBaseAddr_reg_494_reg[15]_i_1_n_6\,
      CO(2) => \SlotBaseAddr_reg_494_reg[15]_i_1_n_7\,
      CO(1) => \SlotBaseAddr_reg_494_reg[15]_i_1_n_8\,
      CO(0) => \SlotBaseAddr_reg_494_reg[15]_i_1_n_9\,
      DI(7 downto 0) => SlotOffset_n_reg_203_reg(15 downto 8),
      O(7 downto 0) => SlotBaseAddr_fu_299_p2(15 downto 8),
      S(7) => \SlotBaseAddr_reg_494[15]_i_2_n_2\,
      S(6) => \SlotBaseAddr_reg_494[15]_i_3_n_2\,
      S(5) => \SlotBaseAddr_reg_494[15]_i_4_n_2\,
      S(4) => \SlotBaseAddr_reg_494[15]_i_5_n_2\,
      S(3) => \SlotBaseAddr_reg_494[15]_i_6_n_2\,
      S(2) => \SlotBaseAddr_reg_494[15]_i_7_n_2\,
      S(1) => \SlotBaseAddr_reg_494[15]_i_8_n_2\,
      S(0) => \SlotBaseAddr_reg_494[15]_i_9_n_2\
    );
\SlotBaseAddr_reg_494_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(16),
      Q => SlotBaseAddr_reg_494(16),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(17),
      Q => SlotBaseAddr_reg_494(17),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(18),
      Q => SlotBaseAddr_reg_494(18),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(19),
      Q => SlotBaseAddr_reg_494(19),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(1),
      Q => SlotBaseAddr_reg_494(1),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(20),
      Q => SlotBaseAddr_reg_494(20),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(21),
      Q => SlotBaseAddr_reg_494(21),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(22),
      Q => SlotBaseAddr_reg_494(22),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(23),
      Q => SlotBaseAddr_reg_494(23),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \SlotBaseAddr_reg_494_reg[15]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \SlotBaseAddr_reg_494_reg[23]_i_1_n_2\,
      CO(6) => \SlotBaseAddr_reg_494_reg[23]_i_1_n_3\,
      CO(5) => \SlotBaseAddr_reg_494_reg[23]_i_1_n_4\,
      CO(4) => \SlotBaseAddr_reg_494_reg[23]_i_1_n_5\,
      CO(3) => \SlotBaseAddr_reg_494_reg[23]_i_1_n_6\,
      CO(2) => \SlotBaseAddr_reg_494_reg[23]_i_1_n_7\,
      CO(1) => \SlotBaseAddr_reg_494_reg[23]_i_1_n_8\,
      CO(0) => \SlotBaseAddr_reg_494_reg[23]_i_1_n_9\,
      DI(7 downto 0) => SlotOffset_n_reg_203_reg(23 downto 16),
      O(7 downto 0) => SlotBaseAddr_fu_299_p2(23 downto 16),
      S(7) => \SlotBaseAddr_reg_494[23]_i_2_n_2\,
      S(6) => \SlotBaseAddr_reg_494[23]_i_3_n_2\,
      S(5) => \SlotBaseAddr_reg_494[23]_i_4_n_2\,
      S(4) => \SlotBaseAddr_reg_494[23]_i_5_n_2\,
      S(3) => \SlotBaseAddr_reg_494[23]_i_6_n_2\,
      S(2) => \SlotBaseAddr_reg_494[23]_i_7_n_2\,
      S(1) => \SlotBaseAddr_reg_494[23]_i_8_n_2\,
      S(0) => \SlotBaseAddr_reg_494[23]_i_9_n_2\
    );
\SlotBaseAddr_reg_494_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(24),
      Q => SlotBaseAddr_reg_494(24),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(25),
      Q => SlotBaseAddr_reg_494(25),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(26),
      Q => SlotBaseAddr_reg_494(26),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(27),
      Q => SlotBaseAddr_reg_494(27),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(28),
      Q => SlotBaseAddr_reg_494(28),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(29),
      Q => SlotBaseAddr_reg_494(29),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[29]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SlotBaseAddr_reg_494_reg[29]_i_19_n_2\,
      I1 => \SlotBaseAddr_reg_494_reg[29]_i_20_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_11_n_2\,
      S => i_reg_215(3)
    );
\SlotBaseAddr_reg_494_reg[29]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SlotBaseAddr_reg_494_reg[29]_i_21_n_2\,
      I1 => \SlotBaseAddr_reg_494_reg[29]_i_22_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_12_n_2\,
      S => i_reg_215(3)
    );
\SlotBaseAddr_reg_494_reg[29]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SlotBaseAddr_reg_494_reg[29]_i_23_n_2\,
      I1 => \SlotBaseAddr_reg_494_reg[29]_i_24_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_13_n_2\,
      S => i_reg_215(3)
    );
\SlotBaseAddr_reg_494_reg[29]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SlotBaseAddr_reg_494_reg[29]_i_25_n_2\,
      I1 => \SlotBaseAddr_reg_494_reg[29]_i_26_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_14_n_2\,
      S => i_reg_215(3)
    );
\SlotBaseAddr_reg_494_reg[29]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SlotBaseAddr_reg_494_reg[29]_i_27_n_2\,
      I1 => \SlotBaseAddr_reg_494_reg[29]_i_28_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_15_n_2\,
      S => i_reg_215(3)
    );
\SlotBaseAddr_reg_494_reg[29]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SlotBaseAddr_reg_494_reg[29]_i_29_n_2\,
      I1 => \SlotBaseAddr_reg_494_reg[29]_i_30_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_16_n_2\,
      S => i_reg_215(3)
    );
\SlotBaseAddr_reg_494_reg[29]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SlotBaseAddr_reg_494_reg[29]_i_31_n_2\,
      I1 => \SlotBaseAddr_reg_494_reg[29]_i_32_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_17_n_2\,
      S => i_reg_215(3)
    );
\SlotBaseAddr_reg_494_reg[29]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SlotBaseAddr_reg_494_reg[29]_i_33_n_2\,
      I1 => \SlotBaseAddr_reg_494_reg[29]_i_34_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_18_n_2\,
      S => i_reg_215(3)
    );
\SlotBaseAddr_reg_494_reg[29]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SlotBaseAddr_reg_494[29]_i_35_n_2\,
      I1 => \SlotBaseAddr_reg_494[29]_i_36_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_19_n_2\,
      S => i_reg_215(4)
    );
\SlotBaseAddr_reg_494_reg[29]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \SlotBaseAddr_reg_494_reg[23]_i_1_n_2\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_SlotBaseAddr_reg_494_reg[29]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \SlotBaseAddr_reg_494_reg[29]_i_2_n_5\,
      CO(3) => \SlotBaseAddr_reg_494_reg[29]_i_2_n_6\,
      CO(2) => \SlotBaseAddr_reg_494_reg[29]_i_2_n_7\,
      CO(1) => \SlotBaseAddr_reg_494_reg[29]_i_2_n_8\,
      CO(0) => \SlotBaseAddr_reg_494_reg[29]_i_2_n_9\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => SlotOffset_n_reg_203_reg(28 downto 24),
      O(7 downto 6) => \NLW_SlotBaseAddr_reg_494_reg[29]_i_2_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => SlotBaseAddr_fu_299_p2(29 downto 24),
      S(7 downto 6) => B"00",
      S(5) => \SlotBaseAddr_reg_494[29]_i_5_n_2\,
      S(4) => \SlotBaseAddr_reg_494[29]_i_6_n_2\,
      S(3) => \SlotBaseAddr_reg_494[29]_i_7_n_2\,
      S(2) => \SlotBaseAddr_reg_494[29]_i_8_n_2\,
      S(1) => \SlotBaseAddr_reg_494[29]_i_9_n_2\,
      S(0) => \SlotBaseAddr_reg_494[29]_i_10_n_2\
    );
\SlotBaseAddr_reg_494_reg[29]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SlotBaseAddr_reg_494[29]_i_37_n_2\,
      I1 => \SlotBaseAddr_reg_494[29]_i_38_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_20_n_2\,
      S => i_reg_215(4)
    );
\SlotBaseAddr_reg_494_reg[29]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SlotBaseAddr_reg_494[29]_i_39_n_2\,
      I1 => \SlotBaseAddr_reg_494[29]_i_40_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_21_n_2\,
      S => i_reg_215(4)
    );
\SlotBaseAddr_reg_494_reg[29]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SlotBaseAddr_reg_494[29]_i_41_n_2\,
      I1 => \SlotBaseAddr_reg_494[29]_i_42_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_22_n_2\,
      S => i_reg_215(4)
    );
\SlotBaseAddr_reg_494_reg[29]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SlotBaseAddr_reg_494[29]_i_43_n_2\,
      I1 => \SlotBaseAddr_reg_494[29]_i_44_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_23_n_2\,
      S => i_reg_215(4)
    );
\SlotBaseAddr_reg_494_reg[29]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SlotBaseAddr_reg_494[29]_i_45_n_2\,
      I1 => \SlotBaseAddr_reg_494[29]_i_46_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_24_n_2\,
      S => i_reg_215(4)
    );
\SlotBaseAddr_reg_494_reg[29]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SlotBaseAddr_reg_494[29]_i_47_n_2\,
      I1 => \SlotBaseAddr_reg_494[29]_i_48_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_25_n_2\,
      S => i_reg_215(4)
    );
\SlotBaseAddr_reg_494_reg[29]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SlotBaseAddr_reg_494[29]_i_49_n_2\,
      I1 => \SlotBaseAddr_reg_494[29]_i_50_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_26_n_2\,
      S => i_reg_215(4)
    );
\SlotBaseAddr_reg_494_reg[29]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SlotBaseAddr_reg_494[29]_i_51_n_2\,
      I1 => \SlotBaseAddr_reg_494[29]_i_52_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_27_n_2\,
      S => i_reg_215(4)
    );
\SlotBaseAddr_reg_494_reg[29]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SlotBaseAddr_reg_494[29]_i_53_n_2\,
      I1 => \SlotBaseAddr_reg_494[29]_i_54_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_28_n_2\,
      S => i_reg_215(4)
    );
\SlotBaseAddr_reg_494_reg[29]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SlotBaseAddr_reg_494[29]_i_55_n_2\,
      I1 => \SlotBaseAddr_reg_494[29]_i_56_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_29_n_2\,
      S => i_reg_215(4)
    );
\SlotBaseAddr_reg_494_reg[29]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SlotBaseAddr_reg_494[29]_i_57_n_2\,
      I1 => \SlotBaseAddr_reg_494[29]_i_58_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_30_n_2\,
      S => i_reg_215(4)
    );
\SlotBaseAddr_reg_494_reg[29]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SlotBaseAddr_reg_494[29]_i_59_n_2\,
      I1 => \SlotBaseAddr_reg_494[29]_i_60_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_31_n_2\,
      S => i_reg_215(4)
    );
\SlotBaseAddr_reg_494_reg[29]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SlotBaseAddr_reg_494[29]_i_61_n_2\,
      I1 => \SlotBaseAddr_reg_494[29]_i_62_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_32_n_2\,
      S => i_reg_215(4)
    );
\SlotBaseAddr_reg_494_reg[29]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SlotBaseAddr_reg_494[29]_i_63_n_2\,
      I1 => \SlotBaseAddr_reg_494[29]_i_64_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_33_n_2\,
      S => i_reg_215(4)
    );
\SlotBaseAddr_reg_494_reg[29]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SlotBaseAddr_reg_494[29]_i_65_n_2\,
      I1 => \SlotBaseAddr_reg_494[29]_i_66_n_2\,
      O => \SlotBaseAddr_reg_494_reg[29]_i_34_n_2\,
      S => i_reg_215(4)
    );
\SlotBaseAddr_reg_494_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(2),
      Q => SlotBaseAddr_reg_494(2),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(3),
      Q => SlotBaseAddr_reg_494(3),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(4),
      Q => SlotBaseAddr_reg_494(4),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(5),
      Q => SlotBaseAddr_reg_494(5),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(6),
      Q => SlotBaseAddr_reg_494(6),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(7),
      Q => SlotBaseAddr_reg_494(7),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \SlotBaseAddr_reg_494_reg[7]_i_1_n_2\,
      CO(6) => \SlotBaseAddr_reg_494_reg[7]_i_1_n_3\,
      CO(5) => \SlotBaseAddr_reg_494_reg[7]_i_1_n_4\,
      CO(4) => \SlotBaseAddr_reg_494_reg[7]_i_1_n_5\,
      CO(3) => \SlotBaseAddr_reg_494_reg[7]_i_1_n_6\,
      CO(2) => \SlotBaseAddr_reg_494_reg[7]_i_1_n_7\,
      CO(1) => \SlotBaseAddr_reg_494_reg[7]_i_1_n_8\,
      CO(0) => \SlotBaseAddr_reg_494_reg[7]_i_1_n_9\,
      DI(7 downto 0) => SlotOffset_n_reg_203_reg(7 downto 0),
      O(7 downto 0) => SlotBaseAddr_fu_299_p2(7 downto 0),
      S(7) => \SlotBaseAddr_reg_494[7]_i_2_n_2\,
      S(6) => \SlotBaseAddr_reg_494[7]_i_3_n_2\,
      S(5) => \SlotBaseAddr_reg_494[7]_i_4_n_2\,
      S(4) => \SlotBaseAddr_reg_494[7]_i_5_n_2\,
      S(3) => \SlotBaseAddr_reg_494[7]_i_6_n_2\,
      S(2) => \SlotBaseAddr_reg_494[7]_i_7_n_2\,
      S(1) => \SlotBaseAddr_reg_494[7]_i_8_n_2\,
      S(0) => \SlotBaseAddr_reg_494[7]_i_9_n_2\
    );
\SlotBaseAddr_reg_494_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(8),
      Q => SlotBaseAddr_reg_494(8),
      R => '0'
    );
\SlotBaseAddr_reg_494_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SlotBaseAddr_reg_4940,
      D => SlotBaseAddr_fu_299_p2(9),
      Q => SlotBaseAddr_reg_494(9),
      R => '0'
    );
\SlotOffset_n_reg_203[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotSize_assign_fu_112(7),
      I1 => SlotOffset_n_reg_203_reg(7),
      O => \SlotOffset_n_reg_203[0]_i_2_n_2\
    );
\SlotOffset_n_reg_203[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotSize_assign_fu_112(6),
      I1 => SlotOffset_n_reg_203_reg(6),
      O => \SlotOffset_n_reg_203[0]_i_3_n_2\
    );
\SlotOffset_n_reg_203[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotSize_assign_fu_112(5),
      I1 => SlotOffset_n_reg_203_reg(5),
      O => \SlotOffset_n_reg_203[0]_i_4_n_2\
    );
\SlotOffset_n_reg_203[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotSize_assign_fu_112(4),
      I1 => SlotOffset_n_reg_203_reg(4),
      O => \SlotOffset_n_reg_203[0]_i_5_n_2\
    );
\SlotOffset_n_reg_203[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotSize_assign_fu_112(3),
      I1 => SlotOffset_n_reg_203_reg(3),
      O => \SlotOffset_n_reg_203[0]_i_6_n_2\
    );
\SlotOffset_n_reg_203[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotSize_assign_fu_112(2),
      I1 => SlotOffset_n_reg_203_reg(2),
      O => \SlotOffset_n_reg_203[0]_i_7_n_2\
    );
\SlotOffset_n_reg_203[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotSize_assign_fu_112(1),
      I1 => SlotOffset_n_reg_203_reg(1),
      O => \SlotOffset_n_reg_203[0]_i_8_n_2\
    );
\SlotOffset_n_reg_203[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotSize_assign_fu_112(0),
      I1 => SlotOffset_n_reg_203_reg(0),
      O => \SlotOffset_n_reg_203[0]_i_9_n_2\
    );
\SlotOffset_n_reg_203[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotSize_assign_fu_112(12),
      I1 => SlotOffset_n_reg_203_reg(12),
      O => \SlotOffset_n_reg_203[8]_i_2_n_2\
    );
\SlotOffset_n_reg_203[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotSize_assign_fu_112(11),
      I1 => SlotOffset_n_reg_203_reg(11),
      O => \SlotOffset_n_reg_203[8]_i_3_n_2\
    );
\SlotOffset_n_reg_203[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotSize_assign_fu_112(10),
      I1 => SlotOffset_n_reg_203_reg(10),
      O => \SlotOffset_n_reg_203[8]_i_4_n_2\
    );
\SlotOffset_n_reg_203[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotSize_assign_fu_112(9),
      I1 => SlotOffset_n_reg_203_reg(9),
      O => \SlotOffset_n_reg_203[8]_i_5_n_2\
    );
\SlotOffset_n_reg_203[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotSize_assign_fu_112(8),
      I1 => SlotOffset_n_reg_203_reg(8),
      O => \SlotOffset_n_reg_203[8]_i_6_n_2\
    );
\SlotOffset_n_reg_203_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[0]_i_1_n_17\,
      Q => SlotOffset_n_reg_203_reg(0),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \SlotOffset_n_reg_203_reg[0]_i_1_n_2\,
      CO(6) => \SlotOffset_n_reg_203_reg[0]_i_1_n_3\,
      CO(5) => \SlotOffset_n_reg_203_reg[0]_i_1_n_4\,
      CO(4) => \SlotOffset_n_reg_203_reg[0]_i_1_n_5\,
      CO(3) => \SlotOffset_n_reg_203_reg[0]_i_1_n_6\,
      CO(2) => \SlotOffset_n_reg_203_reg[0]_i_1_n_7\,
      CO(1) => \SlotOffset_n_reg_203_reg[0]_i_1_n_8\,
      CO(0) => \SlotOffset_n_reg_203_reg[0]_i_1_n_9\,
      DI(7 downto 0) => SlotSize_assign_fu_112(7 downto 0),
      O(7) => \SlotOffset_n_reg_203_reg[0]_i_1_n_10\,
      O(6) => \SlotOffset_n_reg_203_reg[0]_i_1_n_11\,
      O(5) => \SlotOffset_n_reg_203_reg[0]_i_1_n_12\,
      O(4) => \SlotOffset_n_reg_203_reg[0]_i_1_n_13\,
      O(3) => \SlotOffset_n_reg_203_reg[0]_i_1_n_14\,
      O(2) => \SlotOffset_n_reg_203_reg[0]_i_1_n_15\,
      O(1) => \SlotOffset_n_reg_203_reg[0]_i_1_n_16\,
      O(0) => \SlotOffset_n_reg_203_reg[0]_i_1_n_17\,
      S(7) => \SlotOffset_n_reg_203[0]_i_2_n_2\,
      S(6) => \SlotOffset_n_reg_203[0]_i_3_n_2\,
      S(5) => \SlotOffset_n_reg_203[0]_i_4_n_2\,
      S(4) => \SlotOffset_n_reg_203[0]_i_5_n_2\,
      S(3) => \SlotOffset_n_reg_203[0]_i_6_n_2\,
      S(2) => \SlotOffset_n_reg_203[0]_i_7_n_2\,
      S(1) => \SlotOffset_n_reg_203[0]_i_8_n_2\,
      S(0) => \SlotOffset_n_reg_203[0]_i_9_n_2\
    );
\SlotOffset_n_reg_203_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[8]_i_1_n_15\,
      Q => SlotOffset_n_reg_203_reg(10),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[8]_i_1_n_14\,
      Q => SlotOffset_n_reg_203_reg(11),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[8]_i_1_n_13\,
      Q => SlotOffset_n_reg_203_reg(12),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[8]_i_1_n_12\,
      Q => SlotOffset_n_reg_203_reg(13),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[8]_i_1_n_11\,
      Q => SlotOffset_n_reg_203_reg(14),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[8]_i_1_n_10\,
      Q => SlotOffset_n_reg_203_reg(15),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[16]_i_1_n_17\,
      Q => SlotOffset_n_reg_203_reg(16),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \SlotOffset_n_reg_203_reg[8]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \SlotOffset_n_reg_203_reg[16]_i_1_n_2\,
      CO(6) => \SlotOffset_n_reg_203_reg[16]_i_1_n_3\,
      CO(5) => \SlotOffset_n_reg_203_reg[16]_i_1_n_4\,
      CO(4) => \SlotOffset_n_reg_203_reg[16]_i_1_n_5\,
      CO(3) => \SlotOffset_n_reg_203_reg[16]_i_1_n_6\,
      CO(2) => \SlotOffset_n_reg_203_reg[16]_i_1_n_7\,
      CO(1) => \SlotOffset_n_reg_203_reg[16]_i_1_n_8\,
      CO(0) => \SlotOffset_n_reg_203_reg[16]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7) => \SlotOffset_n_reg_203_reg[16]_i_1_n_10\,
      O(6) => \SlotOffset_n_reg_203_reg[16]_i_1_n_11\,
      O(5) => \SlotOffset_n_reg_203_reg[16]_i_1_n_12\,
      O(4) => \SlotOffset_n_reg_203_reg[16]_i_1_n_13\,
      O(3) => \SlotOffset_n_reg_203_reg[16]_i_1_n_14\,
      O(2) => \SlotOffset_n_reg_203_reg[16]_i_1_n_15\,
      O(1) => \SlotOffset_n_reg_203_reg[16]_i_1_n_16\,
      O(0) => \SlotOffset_n_reg_203_reg[16]_i_1_n_17\,
      S(7 downto 0) => SlotOffset_n_reg_203_reg(23 downto 16)
    );
\SlotOffset_n_reg_203_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[16]_i_1_n_16\,
      Q => SlotOffset_n_reg_203_reg(17),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[16]_i_1_n_15\,
      Q => SlotOffset_n_reg_203_reg(18),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[16]_i_1_n_14\,
      Q => SlotOffset_n_reg_203_reg(19),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[0]_i_1_n_16\,
      Q => SlotOffset_n_reg_203_reg(1),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[16]_i_1_n_13\,
      Q => SlotOffset_n_reg_203_reg(20),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[16]_i_1_n_12\,
      Q => SlotOffset_n_reg_203_reg(21),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[16]_i_1_n_11\,
      Q => SlotOffset_n_reg_203_reg(22),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[16]_i_1_n_10\,
      Q => SlotOffset_n_reg_203_reg(23),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[24]_i_1_n_17\,
      Q => SlotOffset_n_reg_203_reg(24),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \SlotOffset_n_reg_203_reg[16]_i_1_n_2\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_SlotOffset_n_reg_203_reg[24]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \SlotOffset_n_reg_203_reg[24]_i_1_n_5\,
      CO(3) => \SlotOffset_n_reg_203_reg[24]_i_1_n_6\,
      CO(2) => \SlotOffset_n_reg_203_reg[24]_i_1_n_7\,
      CO(1) => \SlotOffset_n_reg_203_reg[24]_i_1_n_8\,
      CO(0) => \SlotOffset_n_reg_203_reg[24]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_SlotOffset_n_reg_203_reg[24]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5) => \SlotOffset_n_reg_203_reg[24]_i_1_n_12\,
      O(4) => \SlotOffset_n_reg_203_reg[24]_i_1_n_13\,
      O(3) => \SlotOffset_n_reg_203_reg[24]_i_1_n_14\,
      O(2) => \SlotOffset_n_reg_203_reg[24]_i_1_n_15\,
      O(1) => \SlotOffset_n_reg_203_reg[24]_i_1_n_16\,
      O(0) => \SlotOffset_n_reg_203_reg[24]_i_1_n_17\,
      S(7 downto 6) => B"00",
      S(5 downto 0) => SlotOffset_n_reg_203_reg(29 downto 24)
    );
\SlotOffset_n_reg_203_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[24]_i_1_n_16\,
      Q => SlotOffset_n_reg_203_reg(25),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[24]_i_1_n_15\,
      Q => SlotOffset_n_reg_203_reg(26),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[24]_i_1_n_14\,
      Q => SlotOffset_n_reg_203_reg(27),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[24]_i_1_n_13\,
      Q => SlotOffset_n_reg_203_reg(28),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[24]_i_1_n_12\,
      Q => SlotOffset_n_reg_203_reg(29),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[0]_i_1_n_15\,
      Q => SlotOffset_n_reg_203_reg(2),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[0]_i_1_n_14\,
      Q => SlotOffset_n_reg_203_reg(3),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[0]_i_1_n_13\,
      Q => SlotOffset_n_reg_203_reg(4),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[0]_i_1_n_12\,
      Q => SlotOffset_n_reg_203_reg(5),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[0]_i_1_n_11\,
      Q => SlotOffset_n_reg_203_reg(6),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[0]_i_1_n_10\,
      Q => SlotOffset_n_reg_203_reg(7),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[8]_i_1_n_17\,
      Q => SlotOffset_n_reg_203_reg(8),
      R => SlotOffset_n_reg_203
    );
\SlotOffset_n_reg_203_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \SlotOffset_n_reg_203_reg[0]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \SlotOffset_n_reg_203_reg[8]_i_1_n_2\,
      CO(6) => \SlotOffset_n_reg_203_reg[8]_i_1_n_3\,
      CO(5) => \SlotOffset_n_reg_203_reg[8]_i_1_n_4\,
      CO(4) => \SlotOffset_n_reg_203_reg[8]_i_1_n_5\,
      CO(3) => \SlotOffset_n_reg_203_reg[8]_i_1_n_6\,
      CO(2) => \SlotOffset_n_reg_203_reg[8]_i_1_n_7\,
      CO(1) => \SlotOffset_n_reg_203_reg[8]_i_1_n_8\,
      CO(0) => \SlotOffset_n_reg_203_reg[8]_i_1_n_9\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => SlotSize_assign_fu_112(12 downto 8),
      O(7) => \SlotOffset_n_reg_203_reg[8]_i_1_n_10\,
      O(6) => \SlotOffset_n_reg_203_reg[8]_i_1_n_11\,
      O(5) => \SlotOffset_n_reg_203_reg[8]_i_1_n_12\,
      O(4) => \SlotOffset_n_reg_203_reg[8]_i_1_n_13\,
      O(3) => \SlotOffset_n_reg_203_reg[8]_i_1_n_14\,
      O(2) => \SlotOffset_n_reg_203_reg[8]_i_1_n_15\,
      O(1) => \SlotOffset_n_reg_203_reg[8]_i_1_n_16\,
      O(0) => \SlotOffset_n_reg_203_reg[8]_i_1_n_17\,
      S(7 downto 5) => SlotOffset_n_reg_203_reg(15 downto 13),
      S(4) => \SlotOffset_n_reg_203[8]_i_2_n_2\,
      S(3) => \SlotOffset_n_reg_203[8]_i_3_n_2\,
      S(2) => \SlotOffset_n_reg_203[8]_i_4_n_2\,
      S(1) => \SlotOffset_n_reg_203[8]_i_5_n_2\,
      S(0) => \SlotOffset_n_reg_203[8]_i_6_n_2\
    );
\SlotOffset_n_reg_203_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \SlotOffset_n_reg_203_reg[8]_i_1_n_16\,
      Q => SlotOffset_n_reg_203_reg(9),
      R => SlotOffset_n_reg_203
    );
\SlotSize_assign_fu_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => SlotSize(0),
      Q => SlotSize_assign_fu_112(0),
      R => '0'
    );
\SlotSize_assign_fu_112_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => SlotSize(10),
      Q => SlotSize_assign_fu_112(10),
      R => '0'
    );
\SlotSize_assign_fu_112_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => SlotSize(11),
      Q => SlotSize_assign_fu_112(11),
      R => '0'
    );
\SlotSize_assign_fu_112_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => SlotSize(12),
      Q => SlotSize_assign_fu_112(12),
      R => '0'
    );
\SlotSize_assign_fu_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => SlotSize(1),
      Q => SlotSize_assign_fu_112(1),
      R => '0'
    );
\SlotSize_assign_fu_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => SlotSize(2),
      Q => SlotSize_assign_fu_112(2),
      R => '0'
    );
\SlotSize_assign_fu_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => SlotSize(3),
      Q => SlotSize_assign_fu_112(3),
      R => '0'
    );
\SlotSize_assign_fu_112_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => SlotSize(4),
      Q => SlotSize_assign_fu_112(4),
      R => '0'
    );
\SlotSize_assign_fu_112_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => SlotSize(5),
      Q => SlotSize_assign_fu_112(5),
      R => '0'
    );
\SlotSize_assign_fu_112_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => SlotSize(6),
      Q => SlotSize_assign_fu_112(6),
      R => '0'
    );
\SlotSize_assign_fu_112_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => SlotSize(7),
      Q => SlotSize_assign_fu_112(7),
      R => '0'
    );
\SlotSize_assign_fu_112_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => SlotSize(8),
      Q => SlotSize_assign_fu_112(8),
      R => '0'
    );
\SlotSize_assign_fu_112_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm122_out,
      D => SlotSize(9),
      Q => SlotSize_assign_fu_112(9),
      R => '0'
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4744"
    )
        port map (
      I0 => ap_start,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => tmp_2_fu_273_p2,
      I3 => ap_CS_fsm_state3,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      O => \ap_CS_fsm[19]_i_3_n_2\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_2\,
      I1 => ap_NS_fsm122_out,
      I2 => ap_CS_fsm_state2,
      I3 => ap_CS_fsm_state29,
      I4 => \ap_CS_fsm[1]_i_3_n_2\,
      I5 => \ap_CS_fsm[1]_i_4_n_2\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[23]\,
      I1 => \ap_CS_fsm_reg_n_2_[22]\,
      I2 => ap_CS_fsm_state28,
      I3 => \ap_CS_fsm_reg_n_2_[24]\,
      I4 => \ap_CS_fsm[1]_i_5_n_2\,
      O => \ap_CS_fsm[1]_i_2_n_2\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[7]\,
      I1 => \ap_CS_fsm_reg_n_2_[6]\,
      I2 => \ap_CS_fsm_reg_n_2_[9]\,
      I3 => \ap_CS_fsm_reg_n_2_[8]\,
      I4 => \ap_CS_fsm[1]_i_6_n_2\,
      O => \ap_CS_fsm[1]_i_3_n_2\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[15]\,
      I1 => \ap_CS_fsm_reg_n_2_[14]\,
      I2 => ap_CS_fsm_state18,
      I3 => ap_CS_fsm_state17,
      I4 => \ap_CS_fsm[1]_i_7_n_2\,
      O => \ap_CS_fsm[1]_i_4_n_2\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => ap_CS_fsm_state24,
      I2 => ap_CS_fsm_state19,
      I3 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm[1]_i_5_n_2\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[4]\,
      I1 => \ap_CS_fsm_reg_n_2_[5]\,
      I2 => ap_CS_fsm_state3,
      I3 => ap_CS_fsm_state4,
      O => \ap_CS_fsm[1]_i_6_n_2\
    );
\ap_CS_fsm[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \ap_CS_fsm_reg_n_2_[13]\,
      I2 => ap_CS_fsm_state11,
      I3 => ap_CS_fsm_state12,
      O => \ap_CS_fsm[1]_i_7_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => \ap_CS_fsm_reg_n_2_[13]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[13]\,
      Q => \ap_CS_fsm_reg_n_2_[14]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[14]\,
      Q => \ap_CS_fsm_reg_n_2_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_state17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(18),
      Q => ap_CS_fsm_state19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(19),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(20),
      Q => ap_CS_fsm_state23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(21),
      Q => ap_CS_fsm_state24,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(22),
      Q => \ap_CS_fsm_reg_n_2_[22]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[22]\,
      Q => \ap_CS_fsm_reg_n_2_[23]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[23]\,
      Q => \ap_CS_fsm_reg_n_2_[24]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(25),
      Q => ap_CS_fsm_state28,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(26),
      Q => ap_CS_fsm_state29,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SlotBaseAddr_reg_494[29]_i_4_n_2\,
      I1 => \SlotBaseAddr_reg_494[29]_i_3_n_2\,
      O => \ap_CS_fsm_reg[26]_i_3_n_2\,
      S => i_reg_215(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \ap_CS_fsm_reg_n_2_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[4]\,
      Q => \ap_CS_fsm_reg_n_2_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[5]\,
      Q => \ap_CS_fsm_reg_n_2_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[6]\,
      Q => \ap_CS_fsm_reg_n_2_[7]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[7]\,
      Q => \ap_CS_fsm_reg_n_2_[8]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[8]\,
      Q => \ap_CS_fsm_reg_n_2_[9]\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => CuDmaController_CUDma_m_axi_U_n_52,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => CuDmaController_CQDma_m_axi_U_n_4,
      Q => ap_enable_reg_pp0_iter1_reg_n_2,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => CuDmaController_CQDma_m_axi_U_n_6,
      Q => ap_enable_reg_pp0_iter2_reg_n_2,
      R => '0'
    );
ap_idle_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[0]\,
      I1 => ap_start,
      O => ap_idle
    );
ap_ready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => tmp_2_fu_273_p2,
      O => \^ap_ready\
    );
ap_ready_INST_0_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_ap_ready_INST_0_i_1_CO_UNCONNECTED(7 downto 4),
      CO(3) => tmp_2_fu_273_p2,
      CO(2) => ap_ready_INST_0_i_1_n_7,
      CO(1) => ap_ready_INST_0_i_1_n_8,
      CO(0) => ap_ready_INST_0_i_1_n_9,
      DI(7 downto 4) => B"0000",
      DI(3) => ap_ready_INST_0_i_2_n_2,
      DI(2) => ap_ready_INST_0_i_3_n_2,
      DI(1) => ap_ready_INST_0_i_4_n_2,
      DI(0) => ap_ready_INST_0_i_5_n_2,
      O(7 downto 0) => NLW_ap_ready_INST_0_i_1_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => ap_ready_INST_0_i_6_n_2,
      S(2) => ap_ready_INST_0_i_7_n_2,
      S(1) => ap_ready_INST_0_i_8_n_2,
      S(0) => ap_ready_INST_0_i_9_n_2
    );
ap_ready_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => NoOfSlots_assign_fu_116(6),
      I1 => i_reg_215(6),
      I2 => i_reg_215(7),
      I3 => NoOfSlots_assign_fu_116(7),
      O => ap_ready_INST_0_i_2_n_2
    );
ap_ready_INST_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => NoOfSlots_assign_fu_116(4),
      I1 => i_reg_215(4),
      I2 => i_reg_215(5),
      I3 => NoOfSlots_assign_fu_116(5),
      O => ap_ready_INST_0_i_3_n_2
    );
ap_ready_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => NoOfSlots_assign_fu_116(2),
      I1 => i_reg_215(2),
      I2 => i_reg_215(3),
      I3 => NoOfSlots_assign_fu_116(3),
      O => ap_ready_INST_0_i_4_n_2
    );
ap_ready_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => NoOfSlots_assign_fu_116(0),
      I1 => i_reg_215(0),
      I2 => i_reg_215(1),
      I3 => NoOfSlots_assign_fu_116(1),
      O => ap_ready_INST_0_i_5_n_2
    );
ap_ready_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => NoOfSlots_assign_fu_116(6),
      I1 => i_reg_215(6),
      I2 => NoOfSlots_assign_fu_116(7),
      I3 => i_reg_215(7),
      O => ap_ready_INST_0_i_6_n_2
    );
ap_ready_INST_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => NoOfSlots_assign_fu_116(4),
      I1 => i_reg_215(4),
      I2 => NoOfSlots_assign_fu_116(5),
      I3 => i_reg_215(5),
      O => ap_ready_INST_0_i_7_n_2
    );
ap_ready_INST_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => NoOfSlots_assign_fu_116(2),
      I1 => i_reg_215(2),
      I2 => NoOfSlots_assign_fu_116(3),
      I3 => i_reg_215(3),
      O => ap_ready_INST_0_i_8_n_2
    );
ap_ready_INST_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => NoOfSlots_assign_fu_116(0),
      I1 => i_reg_215(0),
      I2 => NoOfSlots_assign_fu_116(1),
      I3 => i_reg_215(1),
      O => ap_ready_INST_0_i_9_n_2
    );
ap_reg_ioackin_CQDma_ARREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_CS_fsm_state4,
      I2 => ap_CS_fsm_state13,
      I3 => ap_reg_ioackin_CQDma_ARREADY,
      O => ap_reg_ioackin_CQDma_ARREADY_i_1_n_2
    );
ap_reg_ioackin_CQDma_ARREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_CQDma_ARREADY_i_1_n_2,
      Q => ap_reg_ioackin_CQDma_ARREADY,
      R => '0'
    );
ap_reg_ioackin_CUDma_AWREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_CS_fsm_state19,
      I2 => ap_CS_fsm_state23,
      I3 => ap_reg_ioackin_CUDma_AWREADY,
      O => ap_reg_ioackin_CUDma_AWREADY_i_1_n_2
    );
ap_reg_ioackin_CUDma_AWREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_CUDma_AWREADY_i_1_n_2,
      Q => ap_reg_ioackin_CUDma_AWREADY,
      R => '0'
    );
ap_reg_ioackin_CUDma_WREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => CuDmaController_CQDma_m_axi_U_n_20,
      Q => ap_reg_ioackin_CUDma_WREADY,
      R => '0'
    );
\bit_reg_490[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]_i_3_n_2\,
      I1 => i_reg_215(7),
      I2 => ap_CS_fsm_state3,
      I3 => tmp_2_fu_273_p2,
      I4 => bit_reg_490,
      O => \bit_reg_490[0]_i_1_n_2\
    );
\bit_reg_490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bit_reg_490[0]_i_1_n_2\,
      Q => bit_reg_490,
      R => '0'
    );
\exitcond_reg_550[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => payload_1_reg_516(7),
      I1 => \l_reg_226_reg__0\(7),
      I2 => payload_1_reg_516(6),
      I3 => \l_reg_226_reg__0\(6),
      I4 => \exitcond_reg_550[0]_i_4_n_2\,
      I5 => \exitcond_reg_550[0]_i_5_n_2\,
      O => ap_condition_pp0_exit_iter0_state20
    );
\exitcond_reg_550[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \l_reg_226_reg__0\(3),
      I1 => payload_1_reg_516(3),
      I2 => payload_1_reg_516(5),
      I3 => \l_reg_226_reg__0\(5),
      I4 => payload_1_reg_516(4),
      I5 => \l_reg_226_reg__0\(4),
      O => \exitcond_reg_550[0]_i_4_n_2\
    );
\exitcond_reg_550[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \l_reg_226_reg__0\(0),
      I1 => payload_1_reg_516(0),
      I2 => payload_1_reg_516(2),
      I3 => \l_reg_226_reg__0\(2),
      I4 => payload_1_reg_516(1),
      I5 => \l_reg_226_reg__0\(1),
      O => \exitcond_reg_550[0]_i_5_n_2\
    );
\exitcond_reg_550_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_25,
      D => \exitcond_reg_550_reg_n_2_[0]\,
      Q => \exitcond_reg_550_pp0_iter1_reg_reg_n_2_[0]\,
      R => '0'
    );
\exitcond_reg_550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_25,
      D => ap_condition_pp0_exit_iter0_state20,
      Q => \exitcond_reg_550_reg_n_2_[0]\,
      R => '0'
    );
\i_1_reg_485[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg_215(0),
      O => i_1_fu_279_p2(0)
    );
\i_1_reg_485[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_reg_215(0),
      I1 => i_reg_215(1),
      O => i_1_fu_279_p2(1)
    );
\i_1_reg_485[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_reg_215(0),
      I1 => i_reg_215(1),
      I2 => i_reg_215(2),
      O => i_1_fu_279_p2(2)
    );
\i_1_reg_485[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_reg_215(1),
      I1 => i_reg_215(0),
      I2 => i_reg_215(2),
      I3 => i_reg_215(3),
      O => i_1_fu_279_p2(3)
    );
\i_1_reg_485[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_reg_215(2),
      I1 => i_reg_215(0),
      I2 => i_reg_215(1),
      I3 => i_reg_215(3),
      I4 => i_reg_215(4),
      O => i_1_fu_279_p2(4)
    );
\i_1_reg_485[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_reg_215(3),
      I1 => i_reg_215(1),
      I2 => i_reg_215(0),
      I3 => i_reg_215(2),
      I4 => i_reg_215(4),
      I5 => i_reg_215(5),
      O => i_1_fu_279_p2(5)
    );
\i_1_reg_485[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_1_reg_485[7]_i_2_n_2\,
      I1 => i_reg_215(6),
      O => i_1_fu_279_p2(6)
    );
\i_1_reg_485[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_1_reg_485[7]_i_2_n_2\,
      I1 => i_reg_215(6),
      I2 => i_reg_215(7),
      O => i_1_fu_279_p2(7)
    );
\i_1_reg_485[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_reg_215(5),
      I1 => i_reg_215(3),
      I2 => i_reg_215(1),
      I3 => i_reg_215(0),
      I4 => i_reg_215(2),
      I5 => i_reg_215(4),
      O => \i_1_reg_485[7]_i_2_n_2\
    );
\i_1_reg_485_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_1_fu_279_p2(0),
      Q => i_1_reg_485(0),
      R => '0'
    );
\i_1_reg_485_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_1_fu_279_p2(1),
      Q => i_1_reg_485(1),
      R => '0'
    );
\i_1_reg_485_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_1_fu_279_p2(2),
      Q => i_1_reg_485(2),
      R => '0'
    );
\i_1_reg_485_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_1_fu_279_p2(3),
      Q => i_1_reg_485(3),
      R => '0'
    );
\i_1_reg_485_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_1_fu_279_p2(4),
      Q => i_1_reg_485(4),
      R => '0'
    );
\i_1_reg_485_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_1_fu_279_p2(5),
      Q => i_1_reg_485(5),
      R => '0'
    );
\i_1_reg_485_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_1_fu_279_p2(6),
      Q => i_1_reg_485(6),
      R => '0'
    );
\i_1_reg_485_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_1_fu_279_p2(7),
      Q => i_1_reg_485(7),
      R => '0'
    );
\i_reg_215_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_1_reg_485(0),
      Q => i_reg_215(0),
      R => SlotOffset_n_reg_203
    );
\i_reg_215_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_1_reg_485(1),
      Q => i_reg_215(1),
      R => SlotOffset_n_reg_203
    );
\i_reg_215_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_1_reg_485(2),
      Q => i_reg_215(2),
      R => SlotOffset_n_reg_203
    );
\i_reg_215_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_1_reg_485(3),
      Q => i_reg_215(3),
      R => SlotOffset_n_reg_203
    );
\i_reg_215_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_1_reg_485(4),
      Q => i_reg_215(4),
      R => SlotOffset_n_reg_203
    );
\i_reg_215_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_1_reg_485(5),
      Q => i_reg_215(5),
      R => SlotOffset_n_reg_203
    );
\i_reg_215_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_1_reg_485(6),
      Q => i_reg_215(6),
      R => SlotOffset_n_reg_203
    );
\i_reg_215_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_1_reg_485(7),
      Q => i_reg_215(7),
      R => SlotOffset_n_reg_203
    );
\l_reg_226[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \l_reg_226_reg__0\(0),
      O => l_1_fu_431_p2(0)
    );
\l_reg_226[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \l_reg_226_reg__0\(0),
      I1 => \l_reg_226_reg__0\(1),
      O => l_1_fu_431_p2(1)
    );
\l_reg_226[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \l_reg_226_reg__0\(0),
      I1 => \l_reg_226_reg__0\(1),
      I2 => \l_reg_226_reg__0\(2),
      O => l_1_fu_431_p2(2)
    );
\l_reg_226[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \l_reg_226_reg__0\(1),
      I1 => \l_reg_226_reg__0\(0),
      I2 => \l_reg_226_reg__0\(2),
      I3 => \l_reg_226_reg__0\(3),
      O => l_1_fu_431_p2(3)
    );
\l_reg_226[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \l_reg_226_reg__0\(2),
      I1 => \l_reg_226_reg__0\(0),
      I2 => \l_reg_226_reg__0\(1),
      I3 => \l_reg_226_reg__0\(3),
      I4 => \l_reg_226_reg__0\(4),
      O => l_1_fu_431_p2(4)
    );
\l_reg_226[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \l_reg_226_reg__0\(3),
      I1 => \l_reg_226_reg__0\(1),
      I2 => \l_reg_226_reg__0\(0),
      I3 => \l_reg_226_reg__0\(2),
      I4 => \l_reg_226_reg__0\(4),
      I5 => \l_reg_226_reg__0\(5),
      O => l_1_fu_431_p2(5)
    );
\l_reg_226[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \l_reg_226[7]_i_4_n_2\,
      I1 => \l_reg_226_reg__0\(6),
      O => l_1_fu_431_p2(6)
    );
\l_reg_226[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \l_reg_226[7]_i_4_n_2\,
      I1 => \l_reg_226_reg__0\(6),
      I2 => \l_reg_226_reg__0\(7),
      O => l_1_fu_431_p2(7)
    );
\l_reg_226[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \l_reg_226_reg__0\(5),
      I1 => \l_reg_226_reg__0\(3),
      I2 => \l_reg_226_reg__0\(1),
      I3 => \l_reg_226_reg__0\(0),
      I4 => \l_reg_226_reg__0\(2),
      I5 => \l_reg_226_reg__0\(4),
      O => \l_reg_226[7]_i_4_n_2\
    );
\l_reg_226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_23,
      D => l_1_fu_431_p2(0),
      Q => \l_reg_226_reg__0\(0),
      R => l_reg_226
    );
\l_reg_226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_23,
      D => l_1_fu_431_p2(1),
      Q => \l_reg_226_reg__0\(1),
      R => l_reg_226
    );
\l_reg_226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_23,
      D => l_1_fu_431_p2(2),
      Q => \l_reg_226_reg__0\(2),
      R => l_reg_226
    );
\l_reg_226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_23,
      D => l_1_fu_431_p2(3),
      Q => \l_reg_226_reg__0\(3),
      R => l_reg_226
    );
\l_reg_226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_23,
      D => l_1_fu_431_p2(4),
      Q => \l_reg_226_reg__0\(4),
      R => l_reg_226
    );
\l_reg_226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_23,
      D => l_1_fu_431_p2(5),
      Q => \l_reg_226_reg__0\(5),
      R => l_reg_226
    );
\l_reg_226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_23,
      D => l_1_fu_431_p2(6),
      Q => \l_reg_226_reg__0\(6),
      R => l_reg_226
    );
\l_reg_226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CuDmaController_CQDma_m_axi_U_n_23,
      D => l_1_fu_431_p2(7),
      Q => \l_reg_226_reg__0\(7),
      R => l_reg_226
    );
\noofcumasksread_tmp_reg_511_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => CQDma_RDATA(10),
      Q => noofcumasksread_tmp_reg_511(0),
      R => '0'
    );
\noofcumasksread_tmp_reg_511_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => CQDma_RDATA(11),
      Q => noofcumasksread_tmp_reg_511(1),
      R => '0'
    );
\payload_1_reg_516[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => payload_reg_506(0),
      I1 => reg_249(10),
      O => \payload_1_reg_516[0]_i_1_n_2\
    );
\payload_1_reg_516[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => reg_249(10),
      I1 => payload_reg_506(0),
      I2 => reg_249(11),
      I3 => payload_reg_506(1),
      O => payload_1_fu_376_p2(1)
    );
\payload_1_reg_516[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF0D20F2"
    )
        port map (
      I0 => payload_reg_506(0),
      I1 => reg_249(10),
      I2 => payload_reg_506(1),
      I3 => reg_249(11),
      I4 => payload_reg_506(2),
      O => payload_1_fu_376_p2(2)
    );
\payload_1_reg_516[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D440000B2BBFFFF"
    )
        port map (
      I0 => reg_249(11),
      I1 => payload_reg_506(1),
      I2 => reg_249(10),
      I3 => payload_reg_506(0),
      I4 => payload_reg_506(2),
      I5 => payload_reg_506(3),
      O => \payload_1_reg_516[3]_i_1_n_2\
    );
\payload_1_reg_516[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEEEA15551115"
    )
        port map (
      I0 => payload_reg_506(3),
      I1 => payload_reg_506(2),
      I2 => \payload_1_reg_516[4]_i_2_n_2\,
      I3 => payload_reg_506(1),
      I4 => reg_249(11),
      I5 => payload_reg_506(4),
      O => \payload_1_reg_516[4]_i_1_n_2\
    );
\payload_1_reg_516[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => payload_reg_506(0),
      I1 => reg_249(10),
      O => \payload_1_reg_516[4]_i_2_n_2\
    );
\payload_1_reg_516[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => payload_reg_506(4),
      I1 => \payload_1_reg_516[7]_i_2_n_2\,
      I2 => payload_reg_506(5),
      O => \payload_1_reg_516[5]_i_1_n_2\
    );
\payload_1_reg_516[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => payload_reg_506(5),
      I1 => \payload_1_reg_516[7]_i_2_n_2\,
      I2 => payload_reg_506(4),
      I3 => payload_reg_506(6),
      O => \payload_1_reg_516[6]_i_1_n_2\
    );
\payload_1_reg_516[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => payload_reg_506(6),
      I1 => payload_reg_506(4),
      I2 => \payload_1_reg_516[7]_i_2_n_2\,
      I3 => payload_reg_506(5),
      I4 => payload_reg_506(7),
      O => \payload_1_reg_516[7]_i_1_n_2\
    );
\payload_1_reg_516[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4D440000"
    )
        port map (
      I0 => reg_249(11),
      I1 => payload_reg_506(1),
      I2 => reg_249(10),
      I3 => payload_reg_506(0),
      I4 => payload_reg_506(2),
      I5 => payload_reg_506(3),
      O => \payload_1_reg_516[7]_i_2_n_2\
    );
\payload_1_reg_516_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \payload_1_reg_516[0]_i_1_n_2\,
      Q => payload_1_reg_516(0),
      R => '0'
    );
\payload_1_reg_516_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => payload_1_fu_376_p2(1),
      Q => payload_1_reg_516(1),
      R => '0'
    );
\payload_1_reg_516_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => payload_1_fu_376_p2(2),
      Q => payload_1_reg_516(2),
      R => '0'
    );
\payload_1_reg_516_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \payload_1_reg_516[3]_i_1_n_2\,
      Q => payload_1_reg_516(3),
      R => '0'
    );
\payload_1_reg_516_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \payload_1_reg_516[4]_i_1_n_2\,
      Q => payload_1_reg_516(4),
      R => '0'
    );
\payload_1_reg_516_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \payload_1_reg_516[5]_i_1_n_2\,
      Q => payload_1_reg_516(5),
      R => '0'
    );
\payload_1_reg_516_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \payload_1_reg_516[6]_i_1_n_2\,
      Q => payload_1_reg_516(6),
      R => '0'
    );
\payload_1_reg_516_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \payload_1_reg_516[7]_i_1_n_2\,
      Q => payload_1_reg_516(7),
      R => '0'
    );
\payload_reg_506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => CQDma_RDATA(12),
      Q => payload_reg_506(0),
      R => '0'
    );
\payload_reg_506_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => CQDma_RDATA(13),
      Q => payload_reg_506(1),
      R => '0'
    );
\payload_reg_506_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => CQDma_RDATA(14),
      Q => payload_reg_506(2),
      R => '0'
    );
\payload_reg_506_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => CQDma_RDATA(15),
      Q => payload_reg_506(3),
      R => '0'
    );
\payload_reg_506_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => CQDma_RDATA(16),
      Q => payload_reg_506(4),
      R => '0'
    );
\payload_reg_506_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => CQDma_RDATA(17),
      Q => payload_reg_506(5),
      R => '0'
    );
\payload_reg_506_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => CQDma_RDATA(18),
      Q => payload_reg_506(6),
      R => '0'
    );
\payload_reg_506_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => CQDma_RDATA(19),
      Q => payload_reg_506(7),
      R => '0'
    );
\reg_249_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(0),
      Q => reg_249(0),
      R => '0'
    );
\reg_249_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(10),
      Q => reg_249(10),
      R => '0'
    );
\reg_249_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(11),
      Q => reg_249(11),
      R => '0'
    );
\reg_249_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(12),
      Q => reg_249(12),
      R => '0'
    );
\reg_249_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(13),
      Q => reg_249(13),
      R => '0'
    );
\reg_249_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(14),
      Q => reg_249(14),
      R => '0'
    );
\reg_249_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(15),
      Q => reg_249(15),
      R => '0'
    );
\reg_249_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(16),
      Q => reg_249(16),
      R => '0'
    );
\reg_249_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(17),
      Q => reg_249(17),
      R => '0'
    );
\reg_249_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(18),
      Q => reg_249(18),
      R => '0'
    );
\reg_249_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(19),
      Q => reg_249(19),
      R => '0'
    );
\reg_249_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(1),
      Q => reg_249(1),
      R => '0'
    );
\reg_249_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(20),
      Q => reg_249(20),
      R => '0'
    );
\reg_249_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(21),
      Q => reg_249(21),
      R => '0'
    );
\reg_249_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(22),
      Q => reg_249(22),
      R => '0'
    );
\reg_249_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(23),
      Q => reg_249(23),
      R => '0'
    );
\reg_249_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(24),
      Q => reg_249(24),
      R => '0'
    );
\reg_249_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(25),
      Q => reg_249(25),
      R => '0'
    );
\reg_249_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(26),
      Q => reg_249(26),
      R => '0'
    );
\reg_249_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(27),
      Q => reg_249(27),
      R => '0'
    );
\reg_249_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(28),
      Q => reg_249(28),
      R => '0'
    );
\reg_249_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(29),
      Q => reg_249(29),
      R => '0'
    );
\reg_249_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(2),
      Q => reg_249(2),
      R => '0'
    );
\reg_249_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(3),
      Q => reg_249(3),
      R => '0'
    );
\reg_249_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(4),
      Q => reg_249(4),
      R => '0'
    );
\reg_249_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(5),
      Q => reg_249(5),
      R => '0'
    );
\reg_249_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(6),
      Q => reg_249(6),
      R => '0'
    );
\reg_249_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(7),
      Q => reg_249(7),
      R => '0'
    );
\reg_249_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(8),
      Q => reg_249(8),
      R => '0'
    );
\reg_249_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2490,
      D => CQDma_RDATA(9),
      Q => reg_249(9),
      R => '0'
    );
\tmp_11_reg_533_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm117_out,
      D => payload_1_reg_516(0),
      Q => \tmp_11_reg_533_reg__1\(0),
      R => '0'
    );
\tmp_11_reg_533_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm117_out,
      D => payload_1_reg_516(1),
      Q => \tmp_11_reg_533_reg__1\(1),
      R => '0'
    );
\tmp_11_reg_533_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm117_out,
      D => payload_1_reg_516(2),
      Q => \tmp_11_reg_533_reg__1\(2),
      R => '0'
    );
\tmp_11_reg_533_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm117_out,
      D => payload_1_reg_516(3),
      Q => \tmp_11_reg_533_reg__1\(3),
      R => '0'
    );
\tmp_11_reg_533_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm117_out,
      D => payload_1_reg_516(4),
      Q => \tmp_11_reg_533_reg__1\(4),
      R => '0'
    );
\tmp_11_reg_533_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm117_out,
      D => payload_1_reg_516(5),
      Q => \tmp_11_reg_533_reg__1\(5),
      R => '0'
    );
\tmp_11_reg_533_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm117_out,
      D => payload_1_reg_516(6),
      Q => \tmp_11_reg_533_reg__1\(6),
      R => '0'
    );
\tmp_11_reg_533_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm117_out,
      D => payload_1_reg_516(7),
      Q => \tmp_11_reg_533_reg__1\(7),
      R => '0'
    );
\tmp_5_reg_539[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_249(2),
      O => \tmp_5_reg_539[8]_i_2_n_2\
    );
\tmp_5_reg_539_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => reg_249(0),
      Q => tmp_5_reg_539(0),
      R => '0'
    );
\tmp_5_reg_539_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(10),
      Q => tmp_5_reg_539(10),
      R => '0'
    );
\tmp_5_reg_539_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(11),
      Q => tmp_5_reg_539(11),
      R => '0'
    );
\tmp_5_reg_539_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(12),
      Q => tmp_5_reg_539(12),
      R => '0'
    );
\tmp_5_reg_539_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(13),
      Q => tmp_5_reg_539(13),
      R => '0'
    );
\tmp_5_reg_539_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(14),
      Q => tmp_5_reg_539(14),
      R => '0'
    );
\tmp_5_reg_539_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(15),
      Q => tmp_5_reg_539(15),
      R => '0'
    );
\tmp_5_reg_539_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(16),
      Q => tmp_5_reg_539(16),
      R => '0'
    );
\tmp_5_reg_539_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_5_reg_539_reg[8]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \tmp_5_reg_539_reg[16]_i_1_n_2\,
      CO(6) => \tmp_5_reg_539_reg[16]_i_1_n_3\,
      CO(5) => \tmp_5_reg_539_reg[16]_i_1_n_4\,
      CO(4) => \tmp_5_reg_539_reg[16]_i_1_n_5\,
      CO(3) => \tmp_5_reg_539_reg[16]_i_1_n_6\,
      CO(2) => \tmp_5_reg_539_reg[16]_i_1_n_7\,
      CO(1) => \tmp_5_reg_539_reg[16]_i_1_n_8\,
      CO(0) => \tmp_5_reg_539_reg[16]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => tmp_5_fu_410_p2(16 downto 9),
      S(7 downto 0) => reg_249(16 downto 9)
    );
\tmp_5_reg_539_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(17),
      Q => tmp_5_reg_539(17),
      R => '0'
    );
\tmp_5_reg_539_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(18),
      Q => tmp_5_reg_539(18),
      R => '0'
    );
\tmp_5_reg_539_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(19),
      Q => tmp_5_reg_539(19),
      R => '0'
    );
\tmp_5_reg_539_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(1),
      Q => tmp_5_reg_539(1),
      R => '0'
    );
\tmp_5_reg_539_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(20),
      Q => tmp_5_reg_539(20),
      R => '0'
    );
\tmp_5_reg_539_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(21),
      Q => tmp_5_reg_539(21),
      R => '0'
    );
\tmp_5_reg_539_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(22),
      Q => tmp_5_reg_539(22),
      R => '0'
    );
\tmp_5_reg_539_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(23),
      Q => tmp_5_reg_539(23),
      R => '0'
    );
\tmp_5_reg_539_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(24),
      Q => tmp_5_reg_539(24),
      R => '0'
    );
\tmp_5_reg_539_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_5_reg_539_reg[16]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \tmp_5_reg_539_reg[24]_i_1_n_2\,
      CO(6) => \tmp_5_reg_539_reg[24]_i_1_n_3\,
      CO(5) => \tmp_5_reg_539_reg[24]_i_1_n_4\,
      CO(4) => \tmp_5_reg_539_reg[24]_i_1_n_5\,
      CO(3) => \tmp_5_reg_539_reg[24]_i_1_n_6\,
      CO(2) => \tmp_5_reg_539_reg[24]_i_1_n_7\,
      CO(1) => \tmp_5_reg_539_reg[24]_i_1_n_8\,
      CO(0) => \tmp_5_reg_539_reg[24]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => tmp_5_fu_410_p2(24 downto 17),
      S(7 downto 0) => reg_249(24 downto 17)
    );
\tmp_5_reg_539_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(25),
      Q => tmp_5_reg_539(25),
      R => '0'
    );
\tmp_5_reg_539_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(26),
      Q => tmp_5_reg_539(26),
      R => '0'
    );
\tmp_5_reg_539_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(27),
      Q => tmp_5_reg_539(27),
      R => '0'
    );
\tmp_5_reg_539_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(28),
      Q => tmp_5_reg_539(28),
      R => '0'
    );
\tmp_5_reg_539_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(29),
      Q => tmp_5_reg_539(29),
      R => '0'
    );
\tmp_5_reg_539_reg[29]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_5_reg_539_reg[24]_i_1_n_2\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_tmp_5_reg_539_reg[29]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \tmp_5_reg_539_reg[29]_i_1_n_6\,
      CO(2) => \tmp_5_reg_539_reg[29]_i_1_n_7\,
      CO(1) => \tmp_5_reg_539_reg[29]_i_1_n_8\,
      CO(0) => \tmp_5_reg_539_reg[29]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => \NLW_tmp_5_reg_539_reg[29]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => tmp_5_fu_410_p2(29 downto 25),
      S(7 downto 5) => B"000",
      S(4 downto 0) => reg_249(29 downto 25)
    );
\tmp_5_reg_539_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(2),
      Q => tmp_5_reg_539(2),
      R => '0'
    );
\tmp_5_reg_539_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(3),
      Q => tmp_5_reg_539(3),
      R => '0'
    );
\tmp_5_reg_539_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(4),
      Q => tmp_5_reg_539(4),
      R => '0'
    );
\tmp_5_reg_539_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(5),
      Q => tmp_5_reg_539(5),
      R => '0'
    );
\tmp_5_reg_539_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(6),
      Q => tmp_5_reg_539(6),
      R => '0'
    );
\tmp_5_reg_539_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(7),
      Q => tmp_5_reg_539(7),
      R => '0'
    );
\tmp_5_reg_539_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(8),
      Q => tmp_5_reg_539(8),
      R => '0'
    );
\tmp_5_reg_539_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_5_reg_539_reg[8]_i_1_n_2\,
      CO(6) => \tmp_5_reg_539_reg[8]_i_1_n_3\,
      CO(5) => \tmp_5_reg_539_reg[8]_i_1_n_4\,
      CO(4) => \tmp_5_reg_539_reg[8]_i_1_n_5\,
      CO(3) => \tmp_5_reg_539_reg[8]_i_1_n_6\,
      CO(2) => \tmp_5_reg_539_reg[8]_i_1_n_7\,
      CO(1) => \tmp_5_reg_539_reg[8]_i_1_n_8\,
      CO(0) => \tmp_5_reg_539_reg[8]_i_1_n_9\,
      DI(7 downto 2) => B"000000",
      DI(1) => reg_249(2),
      DI(0) => '0',
      O(7 downto 0) => tmp_5_fu_410_p2(8 downto 1),
      S(7 downto 2) => reg_249(8 downto 3),
      S(1) => \tmp_5_reg_539[8]_i_2_n_2\,
      S(0) => reg_249(1)
    );
\tmp_5_reg_539_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_5_fu_410_p2(9),
      Q => tmp_5_reg_539(9),
      R => '0'
    );
\tmp_9_reg_522[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotBaseAddr_reg_494(2),
      I1 => SlotBaseAddr_reg_494(3),
      O => \tmp_9_reg_522[7]_i_2_n_2\
    );
\tmp_9_reg_522[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => noofcumasksread_tmp_reg_511(1),
      I1 => SlotBaseAddr_reg_494(2),
      O => \tmp_9_reg_522[7]_i_3_n_2\
    );
\tmp_9_reg_522[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => noofcumasksread_tmp_reg_511(1),
      I1 => SlotBaseAddr_reg_494(1),
      O => \tmp_9_reg_522[7]_i_4_n_2\
    );
\tmp_9_reg_522[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SlotBaseAddr_reg_494(0),
      I1 => noofcumasksread_tmp_reg_511(0),
      O => \tmp_9_reg_522[7]_i_5_n_2\
    );
\tmp_9_reg_522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(0),
      Q => tmp_9_reg_522(0),
      R => '0'
    );
\tmp_9_reg_522_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(10),
      Q => tmp_9_reg_522(10),
      R => '0'
    );
\tmp_9_reg_522_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(11),
      Q => tmp_9_reg_522(11),
      R => '0'
    );
\tmp_9_reg_522_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(12),
      Q => tmp_9_reg_522(12),
      R => '0'
    );
\tmp_9_reg_522_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(13),
      Q => tmp_9_reg_522(13),
      R => '0'
    );
\tmp_9_reg_522_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(14),
      Q => tmp_9_reg_522(14),
      R => '0'
    );
\tmp_9_reg_522_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(15),
      Q => tmp_9_reg_522(15),
      R => '0'
    );
\tmp_9_reg_522_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_9_reg_522_reg[7]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \tmp_9_reg_522_reg[15]_i_1_n_2\,
      CO(6) => \tmp_9_reg_522_reg[15]_i_1_n_3\,
      CO(5) => \tmp_9_reg_522_reg[15]_i_1_n_4\,
      CO(4) => \tmp_9_reg_522_reg[15]_i_1_n_5\,
      CO(3) => \tmp_9_reg_522_reg[15]_i_1_n_6\,
      CO(2) => \tmp_9_reg_522_reg[15]_i_1_n_7\,
      CO(1) => \tmp_9_reg_522_reg[15]_i_1_n_8\,
      CO(0) => \tmp_9_reg_522_reg[15]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => tmp_9_fu_391_p2(15 downto 8),
      S(7 downto 0) => SlotBaseAddr_reg_494(15 downto 8)
    );
\tmp_9_reg_522_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(16),
      Q => tmp_9_reg_522(16),
      R => '0'
    );
\tmp_9_reg_522_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(17),
      Q => tmp_9_reg_522(17),
      R => '0'
    );
\tmp_9_reg_522_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(18),
      Q => tmp_9_reg_522(18),
      R => '0'
    );
\tmp_9_reg_522_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(19),
      Q => tmp_9_reg_522(19),
      R => '0'
    );
\tmp_9_reg_522_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(1),
      Q => tmp_9_reg_522(1),
      R => '0'
    );
\tmp_9_reg_522_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(20),
      Q => tmp_9_reg_522(20),
      R => '0'
    );
\tmp_9_reg_522_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(21),
      Q => tmp_9_reg_522(21),
      R => '0'
    );
\tmp_9_reg_522_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(22),
      Q => tmp_9_reg_522(22),
      R => '0'
    );
\tmp_9_reg_522_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(23),
      Q => tmp_9_reg_522(23),
      R => '0'
    );
\tmp_9_reg_522_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_9_reg_522_reg[15]_i_1_n_2\,
      CI_TOP => '0',
      CO(7) => \tmp_9_reg_522_reg[23]_i_1_n_2\,
      CO(6) => \tmp_9_reg_522_reg[23]_i_1_n_3\,
      CO(5) => \tmp_9_reg_522_reg[23]_i_1_n_4\,
      CO(4) => \tmp_9_reg_522_reg[23]_i_1_n_5\,
      CO(3) => \tmp_9_reg_522_reg[23]_i_1_n_6\,
      CO(2) => \tmp_9_reg_522_reg[23]_i_1_n_7\,
      CO(1) => \tmp_9_reg_522_reg[23]_i_1_n_8\,
      CO(0) => \tmp_9_reg_522_reg[23]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => tmp_9_fu_391_p2(23 downto 16),
      S(7 downto 0) => SlotBaseAddr_reg_494(23 downto 16)
    );
\tmp_9_reg_522_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(24),
      Q => tmp_9_reg_522(24),
      R => '0'
    );
\tmp_9_reg_522_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(25),
      Q => tmp_9_reg_522(25),
      R => '0'
    );
\tmp_9_reg_522_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(26),
      Q => tmp_9_reg_522(26),
      R => '0'
    );
\tmp_9_reg_522_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(27),
      Q => tmp_9_reg_522(27),
      R => '0'
    );
\tmp_9_reg_522_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(28),
      Q => tmp_9_reg_522(28),
      R => '0'
    );
\tmp_9_reg_522_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(29),
      Q => tmp_9_reg_522(29),
      R => '0'
    );
\tmp_9_reg_522_reg[29]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_9_reg_522_reg[23]_i_1_n_2\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_tmp_9_reg_522_reg[29]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \tmp_9_reg_522_reg[29]_i_1_n_5\,
      CO(3) => \tmp_9_reg_522_reg[29]_i_1_n_6\,
      CO(2) => \tmp_9_reg_522_reg[29]_i_1_n_7\,
      CO(1) => \tmp_9_reg_522_reg[29]_i_1_n_8\,
      CO(0) => \tmp_9_reg_522_reg[29]_i_1_n_9\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_tmp_9_reg_522_reg[29]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => tmp_9_fu_391_p2(29 downto 24),
      S(7 downto 6) => B"00",
      S(5 downto 0) => SlotBaseAddr_reg_494(29 downto 24)
    );
\tmp_9_reg_522_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(2),
      Q => tmp_9_reg_522(2),
      R => '0'
    );
\tmp_9_reg_522_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(3),
      Q => tmp_9_reg_522(3),
      R => '0'
    );
\tmp_9_reg_522_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(4),
      Q => tmp_9_reg_522(4),
      R => '0'
    );
\tmp_9_reg_522_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(5),
      Q => tmp_9_reg_522(5),
      R => '0'
    );
\tmp_9_reg_522_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(6),
      Q => tmp_9_reg_522(6),
      R => '0'
    );
\tmp_9_reg_522_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(7),
      Q => tmp_9_reg_522(7),
      R => '0'
    );
\tmp_9_reg_522_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_9_reg_522_reg[7]_i_1_n_2\,
      CO(6) => \tmp_9_reg_522_reg[7]_i_1_n_3\,
      CO(5) => \tmp_9_reg_522_reg[7]_i_1_n_4\,
      CO(4) => \tmp_9_reg_522_reg[7]_i_1_n_5\,
      CO(3) => \tmp_9_reg_522_reg[7]_i_1_n_6\,
      CO(2) => \tmp_9_reg_522_reg[7]_i_1_n_7\,
      CO(1) => \tmp_9_reg_522_reg[7]_i_1_n_8\,
      CO(0) => \tmp_9_reg_522_reg[7]_i_1_n_9\,
      DI(7 downto 4) => B"0000",
      DI(3) => SlotBaseAddr_reg_494(2),
      DI(2) => noofcumasksread_tmp_reg_511(1),
      DI(1 downto 0) => SlotBaseAddr_reg_494(1 downto 0),
      O(7 downto 0) => tmp_9_fu_391_p2(7 downto 0),
      S(7 downto 4) => SlotBaseAddr_reg_494(7 downto 4),
      S(3) => \tmp_9_reg_522[7]_i_2_n_2\,
      S(2) => \tmp_9_reg_522[7]_i_3_n_2\,
      S(1) => \tmp_9_reg_522[7]_i_4_n_2\,
      S(0) => \tmp_9_reg_522[7]_i_5_n_2\
    );
\tmp_9_reg_522_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(8),
      Q => tmp_9_reg_522(8),
      R => '0'
    );
\tmp_9_reg_522_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => tmp_9_fu_391_p2(9),
      Q => tmp_9_reg_522(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    m_axi_CQDma_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CQDma_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_CQDma_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CQDma_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CQDma_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CQDma_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CQDma_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CQDma_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CQDma_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CQDma_AWVALID : out STD_LOGIC;
    m_axi_CQDma_AWREADY : in STD_LOGIC;
    m_axi_CQDma_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CQDma_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CQDma_WLAST : out STD_LOGIC;
    m_axi_CQDma_WVALID : out STD_LOGIC;
    m_axi_CQDma_WREADY : in STD_LOGIC;
    m_axi_CQDma_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CQDma_BVALID : in STD_LOGIC;
    m_axi_CQDma_BREADY : out STD_LOGIC;
    m_axi_CQDma_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CQDma_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_CQDma_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CQDma_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CQDma_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CQDma_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CQDma_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CQDma_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CQDma_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CQDma_ARVALID : out STD_LOGIC;
    m_axi_CQDma_ARREADY : in STD_LOGIC;
    m_axi_CQDma_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CQDma_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CQDma_RLAST : in STD_LOGIC;
    m_axi_CQDma_RVALID : in STD_LOGIC;
    m_axi_CQDma_RREADY : out STD_LOGIC;
    m_axi_CUDma_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CUDma_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_CUDma_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CUDma_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CUDma_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CUDma_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CUDma_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CUDma_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CUDma_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CUDma_AWVALID : out STD_LOGIC;
    m_axi_CUDma_AWREADY : in STD_LOGIC;
    m_axi_CUDma_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CUDma_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CUDma_WLAST : out STD_LOGIC;
    m_axi_CUDma_WVALID : out STD_LOGIC;
    m_axi_CUDma_WREADY : in STD_LOGIC;
    m_axi_CUDma_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CUDma_BVALID : in STD_LOGIC;
    m_axi_CUDma_BREADY : out STD_LOGIC;
    m_axi_CUDma_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CUDma_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_CUDma_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CUDma_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CUDma_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CUDma_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CUDma_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CUDma_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CUDma_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CUDma_ARVALID : out STD_LOGIC;
    m_axi_CUDma_ARREADY : in STD_LOGIC;
    m_axi_CUDma_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CUDma_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CUDma_RLAST : in STD_LOGIC;
    m_axi_CUDma_RVALID : in STD_LOGIC;
    m_axi_CUDma_RREADY : out STD_LOGIC;
    CuDmaQueue : in STD_LOGIC_VECTOR ( 127 downto 0 );
    SlotSize : in STD_LOGIC_VECTOR ( 12 downto 0 );
    NoOfSlots : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CqBaseAddress : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "pfm_top_CuDmaController_0_0,CuDmaController,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "CuDmaController,Vivado 2018.3";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_m_axi_CQDma_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_CQDma_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_CQDma_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_CQDma_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_CQDma_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_CQDma_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_CUDma_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_CUDma_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_CUDma_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_CUDma_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_CUDma_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_CUDma_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_M_AXI_CQDMA_ADDR_WIDTH : integer;
  attribute C_M_AXI_CQDMA_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_CQDMA_ARUSER_WIDTH : integer;
  attribute C_M_AXI_CQDMA_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_CQDMA_AWUSER_WIDTH : integer;
  attribute C_M_AXI_CQDMA_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_CQDMA_BUSER_WIDTH : integer;
  attribute C_M_AXI_CQDMA_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_CQDMA_CACHE_VALUE : string;
  attribute C_M_AXI_CQDMA_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_CQDMA_DATA_WIDTH : integer;
  attribute C_M_AXI_CQDMA_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_CQDMA_ID_WIDTH : integer;
  attribute C_M_AXI_CQDMA_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_CQDMA_PROT_VALUE : string;
  attribute C_M_AXI_CQDMA_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_CQDMA_RUSER_WIDTH : integer;
  attribute C_M_AXI_CQDMA_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_CQDMA_TARGET_ADDR : integer;
  attribute C_M_AXI_CQDMA_TARGET_ADDR of inst : label is 0;
  attribute C_M_AXI_CQDMA_USER_VALUE : integer;
  attribute C_M_AXI_CQDMA_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_CQDMA_WSTRB_WIDTH : integer;
  attribute C_M_AXI_CQDMA_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_CQDMA_WUSER_WIDTH : integer;
  attribute C_M_AXI_CQDMA_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_CUDMA_ADDR_WIDTH : integer;
  attribute C_M_AXI_CUDMA_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_CUDMA_ARUSER_WIDTH : integer;
  attribute C_M_AXI_CUDMA_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_CUDMA_AWUSER_WIDTH : integer;
  attribute C_M_AXI_CUDMA_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_CUDMA_BUSER_WIDTH : integer;
  attribute C_M_AXI_CUDMA_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_CUDMA_CACHE_VALUE : string;
  attribute C_M_AXI_CUDMA_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_CUDMA_DATA_WIDTH : integer;
  attribute C_M_AXI_CUDMA_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_CUDMA_ID_WIDTH : integer;
  attribute C_M_AXI_CUDMA_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_CUDMA_PROT_VALUE : string;
  attribute C_M_AXI_CUDMA_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_CUDMA_RUSER_WIDTH : integer;
  attribute C_M_AXI_CUDMA_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_CUDMA_TARGET_ADDR : integer;
  attribute C_M_AXI_CUDMA_TARGET_ADDR of inst : label is 0;
  attribute C_M_AXI_CUDMA_USER_VALUE : integer;
  attribute C_M_AXI_CUDMA_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_CUDMA_WSTRB_WIDTH : integer;
  attribute C_M_AXI_CUDMA_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_CUDMA_WUSER_WIDTH : integer;
  attribute C_M_AXI_CUDMA_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "27'b000000010000000000000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "27'b000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "27'b000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "27'b000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "27'b000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "27'b000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "27'b000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "27'b000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "27'b000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "27'b000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "27'b000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "27'b000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "27'b000000000000000000000000010";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "27'b000000100000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "27'b000001000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "27'b000010000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "27'b000100000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "27'b001000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "27'b010000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of inst : label is "27'b100000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "27'b000000000000000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "27'b000000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "27'b000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "27'b000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "27'b000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "27'b000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "27'b000000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF m_axi_CQDma:m_axi_CUDma, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 250000000, PHASE 0.000, CLK_DOMAIN pfm_top_dma_pcie_0_axi_aclk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_done : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done";
  attribute X_INTERFACE_INFO of ap_idle : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle";
  attribute X_INTERFACE_INFO of ap_ready : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready";
  attribute X_INTERFACE_PARAMETER of ap_ready : signal is "XIL_INTERFACENAME ap_ctrl, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_start : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start";
  attribute X_INTERFACE_INFO of m_axi_CQDma_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma ARREADY";
  attribute X_INTERFACE_INFO of m_axi_CQDma_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma ARVALID";
  attribute X_INTERFACE_INFO of m_axi_CQDma_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma AWREADY";
  attribute X_INTERFACE_INFO of m_axi_CQDma_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma AWVALID";
  attribute X_INTERFACE_INFO of m_axi_CQDma_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma BREADY";
  attribute X_INTERFACE_INFO of m_axi_CQDma_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma BVALID";
  attribute X_INTERFACE_INFO of m_axi_CQDma_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma RLAST";
  attribute X_INTERFACE_INFO of m_axi_CQDma_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_CQDma_RREADY : signal is "XIL_INTERFACENAME m_axi_CQDma, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 250000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN pfm_top_dma_pcie_0_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_CQDma_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma RVALID";
  attribute X_INTERFACE_INFO of m_axi_CQDma_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma WLAST";
  attribute X_INTERFACE_INFO of m_axi_CQDma_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma WREADY";
  attribute X_INTERFACE_INFO of m_axi_CQDma_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma WVALID";
  attribute X_INTERFACE_INFO of m_axi_CUDma_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma ARREADY";
  attribute X_INTERFACE_INFO of m_axi_CUDma_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma ARVALID";
  attribute X_INTERFACE_INFO of m_axi_CUDma_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma AWREADY";
  attribute X_INTERFACE_INFO of m_axi_CUDma_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma AWVALID";
  attribute X_INTERFACE_INFO of m_axi_CUDma_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma BREADY";
  attribute X_INTERFACE_INFO of m_axi_CUDma_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma BVALID";
  attribute X_INTERFACE_INFO of m_axi_CUDma_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma RLAST";
  attribute X_INTERFACE_INFO of m_axi_CUDma_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_CUDma_RREADY : signal is "XIL_INTERFACENAME m_axi_CUDma, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 250000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN pfm_top_dma_pcie_0_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_CUDma_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma RVALID";
  attribute X_INTERFACE_INFO of m_axi_CUDma_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma WLAST";
  attribute X_INTERFACE_INFO of m_axi_CUDma_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma WREADY";
  attribute X_INTERFACE_INFO of m_axi_CUDma_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma WVALID";
  attribute X_INTERFACE_INFO of CqBaseAddress : signal is "xilinx.com:signal:data:1.0 CqBaseAddress DATA";
  attribute X_INTERFACE_PARAMETER of CqBaseAddress : signal is "XIL_INTERFACENAME CqBaseAddress, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}";
  attribute X_INTERFACE_INFO of CuDmaQueue : signal is "xilinx.com:signal:data:1.0 CuDmaQueue DATA";
  attribute X_INTERFACE_PARAMETER of CuDmaQueue : signal is "XIL_INTERFACENAME CuDmaQueue, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}";
  attribute X_INTERFACE_INFO of NoOfSlots : signal is "xilinx.com:signal:data:1.0 NoOfSlots DATA";
  attribute X_INTERFACE_PARAMETER of NoOfSlots : signal is "XIL_INTERFACENAME NoOfSlots, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}";
  attribute X_INTERFACE_INFO of SlotSize : signal is "xilinx.com:signal:data:1.0 SlotSize DATA";
  attribute X_INTERFACE_PARAMETER of SlotSize : signal is "XIL_INTERFACENAME SlotSize, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 13} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}";
  attribute X_INTERFACE_INFO of m_axi_CQDma_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma ARADDR";
  attribute X_INTERFACE_INFO of m_axi_CQDma_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma ARBURST";
  attribute X_INTERFACE_INFO of m_axi_CQDma_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_CQDma_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma ARLEN";
  attribute X_INTERFACE_INFO of m_axi_CQDma_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_CQDma_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma ARPROT";
  attribute X_INTERFACE_INFO of m_axi_CQDma_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma ARQOS";
  attribute X_INTERFACE_INFO of m_axi_CQDma_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma ARREGION";
  attribute X_INTERFACE_INFO of m_axi_CQDma_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_CQDma_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma AWADDR";
  attribute X_INTERFACE_INFO of m_axi_CQDma_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma AWBURST";
  attribute X_INTERFACE_INFO of m_axi_CQDma_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_CQDma_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma AWLEN";
  attribute X_INTERFACE_INFO of m_axi_CQDma_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_CQDma_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma AWPROT";
  attribute X_INTERFACE_INFO of m_axi_CQDma_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma AWQOS";
  attribute X_INTERFACE_INFO of m_axi_CQDma_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma AWREGION";
  attribute X_INTERFACE_INFO of m_axi_CQDma_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_CQDma_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma BRESP";
  attribute X_INTERFACE_INFO of m_axi_CQDma_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma RDATA";
  attribute X_INTERFACE_INFO of m_axi_CQDma_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma RRESP";
  attribute X_INTERFACE_INFO of m_axi_CQDma_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma WDATA";
  attribute X_INTERFACE_INFO of m_axi_CQDma_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_CQDma WSTRB";
  attribute X_INTERFACE_INFO of m_axi_CUDma_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma ARADDR";
  attribute X_INTERFACE_INFO of m_axi_CUDma_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma ARBURST";
  attribute X_INTERFACE_INFO of m_axi_CUDma_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_CUDma_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma ARLEN";
  attribute X_INTERFACE_INFO of m_axi_CUDma_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_CUDma_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma ARPROT";
  attribute X_INTERFACE_INFO of m_axi_CUDma_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma ARQOS";
  attribute X_INTERFACE_INFO of m_axi_CUDma_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma ARREGION";
  attribute X_INTERFACE_INFO of m_axi_CUDma_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_CUDma_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma AWADDR";
  attribute X_INTERFACE_INFO of m_axi_CUDma_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma AWBURST";
  attribute X_INTERFACE_INFO of m_axi_CUDma_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_CUDma_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma AWLEN";
  attribute X_INTERFACE_INFO of m_axi_CUDma_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_CUDma_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma AWPROT";
  attribute X_INTERFACE_INFO of m_axi_CUDma_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma AWQOS";
  attribute X_INTERFACE_INFO of m_axi_CUDma_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma AWREGION";
  attribute X_INTERFACE_INFO of m_axi_CUDma_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_CUDma_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma BRESP";
  attribute X_INTERFACE_INFO of m_axi_CUDma_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma RDATA";
  attribute X_INTERFACE_INFO of m_axi_CUDma_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma RRESP";
  attribute X_INTERFACE_INFO of m_axi_CUDma_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma WDATA";
  attribute X_INTERFACE_INFO of m_axi_CUDma_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_CUDma WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CuDmaController
     port map (
      CqBaseAddress(31 downto 0) => CqBaseAddress(31 downto 0),
      CuDmaQueue(127 downto 0) => CuDmaQueue(127 downto 0),
      NoOfSlots(7 downto 0) => NoOfSlots(7 downto 0),
      SlotSize(12 downto 0) => SlotSize(12 downto 0),
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      m_axi_CQDma_ARADDR(31 downto 0) => m_axi_CQDma_ARADDR(31 downto 0),
      m_axi_CQDma_ARBURST(1 downto 0) => m_axi_CQDma_ARBURST(1 downto 0),
      m_axi_CQDma_ARCACHE(3 downto 0) => m_axi_CQDma_ARCACHE(3 downto 0),
      m_axi_CQDma_ARID(0) => NLW_inst_m_axi_CQDma_ARID_UNCONNECTED(0),
      m_axi_CQDma_ARLEN(7 downto 0) => m_axi_CQDma_ARLEN(7 downto 0),
      m_axi_CQDma_ARLOCK(1 downto 0) => m_axi_CQDma_ARLOCK(1 downto 0),
      m_axi_CQDma_ARPROT(2 downto 0) => m_axi_CQDma_ARPROT(2 downto 0),
      m_axi_CQDma_ARQOS(3 downto 0) => m_axi_CQDma_ARQOS(3 downto 0),
      m_axi_CQDma_ARREADY => m_axi_CQDma_ARREADY,
      m_axi_CQDma_ARREGION(3 downto 0) => m_axi_CQDma_ARREGION(3 downto 0),
      m_axi_CQDma_ARSIZE(2 downto 0) => m_axi_CQDma_ARSIZE(2 downto 0),
      m_axi_CQDma_ARUSER(0) => NLW_inst_m_axi_CQDma_ARUSER_UNCONNECTED(0),
      m_axi_CQDma_ARVALID => m_axi_CQDma_ARVALID,
      m_axi_CQDma_AWADDR(31 downto 0) => m_axi_CQDma_AWADDR(31 downto 0),
      m_axi_CQDma_AWBURST(1 downto 0) => m_axi_CQDma_AWBURST(1 downto 0),
      m_axi_CQDma_AWCACHE(3 downto 0) => m_axi_CQDma_AWCACHE(3 downto 0),
      m_axi_CQDma_AWID(0) => NLW_inst_m_axi_CQDma_AWID_UNCONNECTED(0),
      m_axi_CQDma_AWLEN(7 downto 0) => m_axi_CQDma_AWLEN(7 downto 0),
      m_axi_CQDma_AWLOCK(1 downto 0) => m_axi_CQDma_AWLOCK(1 downto 0),
      m_axi_CQDma_AWPROT(2 downto 0) => m_axi_CQDma_AWPROT(2 downto 0),
      m_axi_CQDma_AWQOS(3 downto 0) => m_axi_CQDma_AWQOS(3 downto 0),
      m_axi_CQDma_AWREADY => m_axi_CQDma_AWREADY,
      m_axi_CQDma_AWREGION(3 downto 0) => m_axi_CQDma_AWREGION(3 downto 0),
      m_axi_CQDma_AWSIZE(2 downto 0) => m_axi_CQDma_AWSIZE(2 downto 0),
      m_axi_CQDma_AWUSER(0) => NLW_inst_m_axi_CQDma_AWUSER_UNCONNECTED(0),
      m_axi_CQDma_AWVALID => m_axi_CQDma_AWVALID,
      m_axi_CQDma_BID(0) => '0',
      m_axi_CQDma_BREADY => m_axi_CQDma_BREADY,
      m_axi_CQDma_BRESP(1 downto 0) => m_axi_CQDma_BRESP(1 downto 0),
      m_axi_CQDma_BUSER(0) => '0',
      m_axi_CQDma_BVALID => m_axi_CQDma_BVALID,
      m_axi_CQDma_RDATA(31 downto 0) => m_axi_CQDma_RDATA(31 downto 0),
      m_axi_CQDma_RID(0) => '0',
      m_axi_CQDma_RLAST => m_axi_CQDma_RLAST,
      m_axi_CQDma_RREADY => m_axi_CQDma_RREADY,
      m_axi_CQDma_RRESP(1 downto 0) => m_axi_CQDma_RRESP(1 downto 0),
      m_axi_CQDma_RUSER(0) => '0',
      m_axi_CQDma_RVALID => m_axi_CQDma_RVALID,
      m_axi_CQDma_WDATA(31 downto 0) => m_axi_CQDma_WDATA(31 downto 0),
      m_axi_CQDma_WID(0) => NLW_inst_m_axi_CQDma_WID_UNCONNECTED(0),
      m_axi_CQDma_WLAST => m_axi_CQDma_WLAST,
      m_axi_CQDma_WREADY => m_axi_CQDma_WREADY,
      m_axi_CQDma_WSTRB(3 downto 0) => m_axi_CQDma_WSTRB(3 downto 0),
      m_axi_CQDma_WUSER(0) => NLW_inst_m_axi_CQDma_WUSER_UNCONNECTED(0),
      m_axi_CQDma_WVALID => m_axi_CQDma_WVALID,
      m_axi_CUDma_ARADDR(31 downto 0) => m_axi_CUDma_ARADDR(31 downto 0),
      m_axi_CUDma_ARBURST(1 downto 0) => m_axi_CUDma_ARBURST(1 downto 0),
      m_axi_CUDma_ARCACHE(3 downto 0) => m_axi_CUDma_ARCACHE(3 downto 0),
      m_axi_CUDma_ARID(0) => NLW_inst_m_axi_CUDma_ARID_UNCONNECTED(0),
      m_axi_CUDma_ARLEN(7 downto 0) => m_axi_CUDma_ARLEN(7 downto 0),
      m_axi_CUDma_ARLOCK(1 downto 0) => m_axi_CUDma_ARLOCK(1 downto 0),
      m_axi_CUDma_ARPROT(2 downto 0) => m_axi_CUDma_ARPROT(2 downto 0),
      m_axi_CUDma_ARQOS(3 downto 0) => m_axi_CUDma_ARQOS(3 downto 0),
      m_axi_CUDma_ARREADY => m_axi_CUDma_ARREADY,
      m_axi_CUDma_ARREGION(3 downto 0) => m_axi_CUDma_ARREGION(3 downto 0),
      m_axi_CUDma_ARSIZE(2 downto 0) => m_axi_CUDma_ARSIZE(2 downto 0),
      m_axi_CUDma_ARUSER(0) => NLW_inst_m_axi_CUDma_ARUSER_UNCONNECTED(0),
      m_axi_CUDma_ARVALID => m_axi_CUDma_ARVALID,
      m_axi_CUDma_AWADDR(31 downto 0) => m_axi_CUDma_AWADDR(31 downto 0),
      m_axi_CUDma_AWBURST(1 downto 0) => m_axi_CUDma_AWBURST(1 downto 0),
      m_axi_CUDma_AWCACHE(3 downto 0) => m_axi_CUDma_AWCACHE(3 downto 0),
      m_axi_CUDma_AWID(0) => NLW_inst_m_axi_CUDma_AWID_UNCONNECTED(0),
      m_axi_CUDma_AWLEN(7 downto 0) => m_axi_CUDma_AWLEN(7 downto 0),
      m_axi_CUDma_AWLOCK(1 downto 0) => m_axi_CUDma_AWLOCK(1 downto 0),
      m_axi_CUDma_AWPROT(2 downto 0) => m_axi_CUDma_AWPROT(2 downto 0),
      m_axi_CUDma_AWQOS(3 downto 0) => m_axi_CUDma_AWQOS(3 downto 0),
      m_axi_CUDma_AWREADY => m_axi_CUDma_AWREADY,
      m_axi_CUDma_AWREGION(3 downto 0) => m_axi_CUDma_AWREGION(3 downto 0),
      m_axi_CUDma_AWSIZE(2 downto 0) => m_axi_CUDma_AWSIZE(2 downto 0),
      m_axi_CUDma_AWUSER(0) => NLW_inst_m_axi_CUDma_AWUSER_UNCONNECTED(0),
      m_axi_CUDma_AWVALID => m_axi_CUDma_AWVALID,
      m_axi_CUDma_BID(0) => '0',
      m_axi_CUDma_BREADY => m_axi_CUDma_BREADY,
      m_axi_CUDma_BRESP(1 downto 0) => m_axi_CUDma_BRESP(1 downto 0),
      m_axi_CUDma_BUSER(0) => '0',
      m_axi_CUDma_BVALID => m_axi_CUDma_BVALID,
      m_axi_CUDma_RDATA(31 downto 0) => m_axi_CUDma_RDATA(31 downto 0),
      m_axi_CUDma_RID(0) => '0',
      m_axi_CUDma_RLAST => m_axi_CUDma_RLAST,
      m_axi_CUDma_RREADY => m_axi_CUDma_RREADY,
      m_axi_CUDma_RRESP(1 downto 0) => m_axi_CUDma_RRESP(1 downto 0),
      m_axi_CUDma_RUSER(0) => '0',
      m_axi_CUDma_RVALID => m_axi_CUDma_RVALID,
      m_axi_CUDma_WDATA(31 downto 0) => m_axi_CUDma_WDATA(31 downto 0),
      m_axi_CUDma_WID(0) => NLW_inst_m_axi_CUDma_WID_UNCONNECTED(0),
      m_axi_CUDma_WLAST => m_axi_CUDma_WLAST,
      m_axi_CUDma_WREADY => m_axi_CUDma_WREADY,
      m_axi_CUDma_WSTRB(3 downto 0) => m_axi_CUDma_WSTRB(3 downto 0),
      m_axi_CUDma_WUSER(0) => NLW_inst_m_axi_CUDma_WUSER_UNCONNECTED(0),
      m_axi_CUDma_WVALID => m_axi_CUDma_WVALID
    );
end STRUCTURE;
