{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [],
    "DisabledHostFeatures": [
      "SVE128",
      "SVE256",
      "FLAGM",
      "FLAGM2",
      "CRYPTO"
    ]
  },
  "Instructions": {
    "pshufb mm0, mm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "NP 0x0f 0x38 0x00"
      ],
      "ExpectedArm64ASM": [
        "ldr d2, [x28, #768]",
        "ldr d3, [x28, #784]",
        "movi v4.16b, #0x87",
        "and v5.16b, v3.16b, v4.16b",
        "tbl v3.8b, {v2.16b}, v5.8b",
        "str d3, [x28, #768]"
      ]
    },
    "pshufb xmm0, xmm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x66 0x0f 0x38 0x00"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v16.16b",
        "mov v3.16b, v17.16b",
        "movi v4.16b, #0x8f",
        "and v5.16b, v3.16b, v4.16b",
        "tbl v3.16b, {v2.16b}, v5.16b",
        "mov v16.16b, v3.16b"
      ]
    },
    "phaddw mm0, mm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "NP 0x0f 0x38 0x01"
      ],
      "ExpectedArm64ASM": [
        "ldr d2, [x28, #784]",
        "ldr d3, [x28, #768]",
        "addp v4.4h, v3.4h, v2.4h",
        "str d4, [x28, #768]"
      ]
    },
    "phaddw xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x38 0x01"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "mov v3.16b, v16.16b",
        "addp v4.8h, v3.8h, v2.8h",
        "mov v16.16b, v4.16b"
      ]
    },
    "phaddd mm0, mm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "NP 0x0f 0x38 0x02"
      ],
      "ExpectedArm64ASM": [
        "ldr d2, [x28, #784]",
        "ldr d3, [x28, #768]",
        "addp v4.2s, v3.2s, v2.2s",
        "str d4, [x28, #768]"
      ]
    },
    "phaddd xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x38 0x02"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "mov v3.16b, v16.16b",
        "addp v4.4s, v3.4s, v2.4s",
        "mov v16.16b, v4.16b"
      ]
    },
    "phaddsw mm0, mm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "NP 0x0f 0x38 0x03"
      ],
      "ExpectedArm64ASM": [
        "ldr d2, [x28, #768]",
        "ldr d3, [x28, #784]",
        "uzp1 v4.4h, v2.4h, v3.4h",
        "uzp2 v5.4h, v2.4h, v3.4h",
        "sqadd v2.8h, v4.8h, v5.8h",
        "str d2, [x28, #768]"
      ]
    },
    "phaddsw xmm0, xmm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x66 0x0f 0x38 0x03"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v16.16b",
        "mov v3.16b, v17.16b",
        "uzp1 v4.8h, v2.8h, v3.8h",
        "uzp2 v5.8h, v2.8h, v3.8h",
        "sqadd v2.8h, v4.8h, v5.8h",
        "mov v16.16b, v2.16b"
      ]
    },
    "pmaddubsw mm0, mm1": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "NP 0x0f 0x38 0x04"
      ],
      "ExpectedArm64ASM": [
        "ldr d2, [x28, #768]",
        "ldr d3, [x28, #784]",
        "uxtl v4.8h, v2.8b",
        "sxtl v2.8h, v3.8b",
        "smull v3.4s, v4.4h, v2.4h",
        "smull2 v5.4s, v4.8h, v2.8h",
        "addp v2.4s, v3.4s, v5.4s",
        "sqxtn v3.4h, v2.4s",
        "str d3, [x28, #768]"
      ]
    },
    "pmaddubsw xmm0, xmm1": {
      "ExpectedInstructionCount": 12,
      "Comment": [
        "{u,s}xtl{,2} and uzp{1,2} can be more optimal",
        "Up-front zero extend and sign extend the elements in place",
        "This allows extracting even and odd elements up-front so we don't need the unzips at the end",
        "Requires implementing IR ops for BIC (vector, immediate)",
        "0x66 0x0f 0x38 0x04"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v16.16b",
        "mov v3.16b, v17.16b",
        "uxtl v4.8h, v2.8b",
        "sxtl v5.8h, v3.8b",
        "mul v6.8h, v4.8h, v5.8h",
        "uxtl2 v4.8h, v2.16b",
        "sxtl2 v2.8h, v3.16b",
        "mul v3.8h, v4.8h, v2.8h",
        "uzp1 v2.8h, v6.8h, v3.8h",
        "uzp2 v4.8h, v6.8h, v3.8h",
        "sqadd v3.8h, v2.8h, v4.8h",
        "mov v16.16b, v3.16b"
      ]
    },
    "phsubw mm0, mm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "NP 0x0f 0x38 0x05"
      ],
      "ExpectedArm64ASM": [
        "ldr d2, [x28, #768]",
        "ldr d3, [x28, #784]",
        "uzp1 v4.4h, v2.4h, v3.4h",
        "uzp2 v5.4h, v2.4h, v3.4h",
        "sub v2.8h, v4.8h, v5.8h",
        "str d2, [x28, #768]"
      ]
    },
    "phsubw xmm0, xmm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x66 0x0f 0x38 0x05"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v16.16b",
        "mov v3.16b, v17.16b",
        "uzp1 v4.8h, v2.8h, v3.8h",
        "uzp2 v5.8h, v2.8h, v3.8h",
        "sub v2.8h, v4.8h, v5.8h",
        "mov v16.16b, v2.16b"
      ]
    },
    "phsubd mm0, mm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "NP 0x0f 0x38 0x06"
      ],
      "ExpectedArm64ASM": [
        "ldr d2, [x28, #768]",
        "ldr d3, [x28, #784]",
        "uzp1 v4.2s, v2.2s, v3.2s",
        "uzp2 v5.2s, v2.2s, v3.2s",
        "sub v2.4s, v4.4s, v5.4s",
        "str d2, [x28, #768]"
      ]
    },
    "phsubd xmm0, xmm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x66 0x0f 0x38 0x06"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v16.16b",
        "mov v3.16b, v17.16b",
        "uzp1 v4.4s, v2.4s, v3.4s",
        "uzp2 v5.4s, v2.4s, v3.4s",
        "sub v2.4s, v4.4s, v5.4s",
        "mov v16.16b, v2.16b"
      ]
    },
    "phsubsw mm0, mm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "NP 0x0f 0x38 0x07"
      ],
      "ExpectedArm64ASM": [
        "ldr d2, [x28, #768]",
        "ldr d3, [x28, #784]",
        "uzp1 v4.4h, v2.4h, v3.4h",
        "uzp2 v5.4h, v2.4h, v3.4h",
        "sqsub v2.8h, v4.8h, v5.8h",
        "str d2, [x28, #768]"
      ]
    },
    "phsubsw xmm0, xmm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x66 0x0f 0x38 0x07"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v16.16b",
        "mov v3.16b, v17.16b",
        "uzp1 v4.8h, v2.8h, v3.8h",
        "uzp2 v5.8h, v2.8h, v3.8h",
        "sqsub v2.8h, v4.8h, v5.8h",
        "mov v16.16b, v2.16b"
      ]
    },
    "psignb mm0, mm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "NP 0x0f 0x38 0x08"
      ],
      "ExpectedArm64ASM": [
        "ldr d2, [x28, #784]",
        "ldr d3, [x28, #768]",
        "sqshl v4.8b, v2.8b, #7",
        "srshr v2.8b, v4.8b, #7",
        "mul v4.16b, v3.16b, v2.16b",
        "str d4, [x28, #768]"
      ]
    },
    "psignb xmm0, xmm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x66 0x0f 0x38 0x08"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "mov v3.16b, v16.16b",
        "sqshl v4.16b, v2.16b, #7",
        "srshr v2.16b, v4.16b, #7",
        "mul v4.16b, v3.16b, v2.16b",
        "mov v16.16b, v4.16b"
      ]
    },
    "psignw mm0, mm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "NP 0x0f 0x38 0x09"
      ],
      "ExpectedArm64ASM": [
        "ldr d2, [x28, #784]",
        "ldr d3, [x28, #768]",
        "sqshl v4.4h, v2.4h, #15",
        "srshr v2.4h, v4.4h, #15",
        "mul v4.8h, v3.8h, v2.8h",
        "str d4, [x28, #768]"
      ]
    },
    "psignw xmm0, xmm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x66 0x0f 0x38 0x09"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "mov v3.16b, v16.16b",
        "sqshl v4.8h, v2.8h, #15",
        "srshr v2.8h, v4.8h, #15",
        "mul v4.8h, v3.8h, v2.8h",
        "mov v16.16b, v4.16b"
      ]
    },
    "psignd mm0, mm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "NP 0x0f 0x38 0x0a"
      ],
      "ExpectedArm64ASM": [
        "ldr d2, [x28, #784]",
        "ldr d3, [x28, #768]",
        "sqshl v4.2s, v2.2s, #31",
        "srshr v2.2s, v4.2s, #31",
        "mul v4.4s, v3.4s, v2.4s",
        "str d4, [x28, #768]"
      ]
    },
    "psignd xmm0, xmm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x66 0x0f 0x38 0x0a"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "mov v3.16b, v16.16b",
        "sqshl v4.4s, v2.4s, #31",
        "srshr v2.4s, v4.4s, #31",
        "mul v4.4s, v3.4s, v2.4s",
        "mov v16.16b, v4.16b"
      ]
    },
    "pmulhrsw mm0, mm1": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Might be able to use sqdmulh",
        "NP 0x0f 0x38 0x0b"
      ],
      "ExpectedArm64ASM": [
        "ldr d2, [x28, #768]",
        "ldr d3, [x28, #784]",
        "smull v4.4s, v2.4h, v3.4h",
        "sshr v2.4s, v4.4s, #14",
        "movi v3.4s, #0x1, lsl #0",
        "add v4.4s, v2.4s, v3.4s",
        "shrn v2.4h, v4.4s, #1",
        "str d2, [x28, #768]"
      ]
    },
    "pmulhrsw xmm0, xmm1": {
      "ExpectedInstructionCount": 14,
      "Comment": [
        "Might be able to use sqdmulh",
        "0x66 0x0f 0x38 0x0b"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v16.16b",
        "mov v3.16b, v17.16b",
        "smull v4.4s, v2.4h, v3.4h",
        "smull2 v5.4s, v2.8h, v3.8h",
        "sshr v2.4s, v4.4s, #14",
        "sshr v3.4s, v5.4s, #14",
        "movi v4.4s, #0x1, lsl #0",
        "add v5.4s, v2.4s, v4.4s",
        "add v2.4s, v3.4s, v4.4s",
        "shrn v3.4h, v5.4s, #1",
        "mov v0.16b, v3.16b",
        "shrn2 v0.8h, v2.4s, #1",
        "mov v4.16b, v0.16b",
        "mov v16.16b, v4.16b"
      ]
    },
    "pblendvb xmm0, xmm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x66 0x0f 0x38 0x10"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v16.16b",
        "mov v3.16b, v17.16b",
        "sshr v4.16b, v2.16b, #7",
        "mov v5.16b, v4.16b",
        "bsl v5.16b, v3.16b, v2.16b",
        "mov v16.16b, v5.16b"
      ]
    },
    "blendvps xmm0, xmm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x66 0x0f 0x38 0x14"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v16.16b",
        "mov v3.16b, v17.16b",
        "sshr v4.4s, v2.4s, #31",
        "mov v5.16b, v4.16b",
        "bsl v5.16b, v3.16b, v2.16b",
        "mov v16.16b, v5.16b"
      ]
    },
    "blendvpd xmm0, xmm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x66 0x0f 0x38 0x15"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v16.16b",
        "mov v3.16b, v17.16b",
        "sshr v4.2d, v2.2d, #63",
        "mov v5.16b, v4.16b",
        "bsl v5.16b, v3.16b, v2.16b",
        "mov v16.16b, v5.16b"
      ]
    },
    "pblendvb xmm1, xmm2": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "0x66 0x0f 0x38 0x10"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "mov v3.16b, v18.16b",
        "mov v4.16b, v16.16b",
        "sshr v5.16b, v4.16b, #7",
        "mov v4.16b, v5.16b",
        "bsl v4.16b, v3.16b, v2.16b",
        "mov v17.16b, v4.16b"
      ]
    },
    "blendvps xmm1, xmm2": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "0x66 0x0f 0x38 0x14"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "mov v3.16b, v18.16b",
        "mov v4.16b, v16.16b",
        "sshr v5.4s, v4.4s, #31",
        "mov v4.16b, v5.16b",
        "bsl v4.16b, v3.16b, v2.16b",
        "mov v17.16b, v4.16b"
      ]
    },
    "blendvpd xmm1, xmm2": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "0x66 0x0f 0x38 0x15"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "mov v3.16b, v18.16b",
        "mov v4.16b, v16.16b",
        "sshr v5.2d, v4.2d, #63",
        "mov v4.16b, v5.16b",
        "bsl v4.16b, v3.16b, v2.16b",
        "mov v17.16b, v4.16b"
      ]
    },
    "ptest xmm0, xmm1": {
      "ExpectedInstructionCount": 18,
      "Comment": [
        "0x66 0x0f 0x38 0x17"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v16.16b",
        "mov v3.16b, v17.16b",
        "and v4.16b, v2.16b, v3.16b",
        "bic v5.16b, v3.16b, v2.16b",
        "umaxv h2, v4.8h",
        "umaxv h3, v5.8h",
        "umov w20, v2.h[0]",
        "umov w21, v3.h[0]",
        "mov w22, #0x0",
        "mov w23, #0x1",
        "cmp x21, #0x0 (0)",
        "cset x24, eq",
        "tst w20, w20",
        "mrs x20, nzcv",
        "orr w21, w20, w24, lsl #29",
        "mov x26, x23",
        "mov x27, x22",
        "msr nzcv, x21"
      ]
    },
    "pabsb mm0, mm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "NP 0x0f 0x38 0x1c"
      ],
      "ExpectedArm64ASM": [
        "ldr d2, [x28, #784]",
        "abs v3.16b, v2.16b",
        "str d3, [x28, #768]"
      ]
    },
    "pabsb xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x66 0x0f 0x38 0x1c"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "abs v3.16b, v2.16b",
        "mov v16.16b, v3.16b"
      ]
    },
    "pabsw mm0, mm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "NP 0x0f 0x38 0x1d"
      ],
      "ExpectedArm64ASM": [
        "ldr d2, [x28, #784]",
        "abs v3.8h, v2.8h",
        "str d3, [x28, #768]"
      ]
    },
    "pabsw xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x66 0x0f 0x38 0x1d"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "abs v3.8h, v2.8h",
        "mov v16.16b, v3.16b"
      ]
    },
    "pabsd mm0, mm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "NP 0x0f 0x38 0x1e"
      ],
      "ExpectedArm64ASM": [
        "ldr d2, [x28, #784]",
        "abs v3.4s, v2.4s",
        "str d3, [x28, #768]"
      ]
    },
    "pabsd xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x66 0x0f 0x38 0x1e"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "abs v3.4s, v2.4s",
        "mov v16.16b, v3.16b"
      ]
    },
    "pmovzxbw xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x66 0x0f 0x38 0x30"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "uxtl v3.8h, v2.8b",
        "mov v16.16b, v3.16b"
      ]
    },
    "pmovzxbd xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x38 0x31"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "uxtl v3.8h, v2.8b",
        "uxtl v2.4s, v3.4h",
        "mov v16.16b, v2.16b"
      ]
    },
    "pmovzxbq xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "0x66 0x0f 0x38 0x32"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "uxtl v3.8h, v2.8b",
        "uxtl v2.4s, v3.4h",
        "uxtl v3.2d, v2.2s",
        "mov v16.16b, v3.16b"
      ]
    },
    "pmovzxwd xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x66 0x0f 0x38 0x33"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "uxtl v3.4s, v2.4h",
        "mov v16.16b, v3.16b"
      ]
    },
    "pmovzxwq xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x38 0x34"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "uxtl v3.4s, v2.4h",
        "uxtl v2.2d, v3.2s",
        "mov v16.16b, v2.16b"
      ]
    },
    "pmovzxdq xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x66 0x0f 0x38 0x35"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "uxtl v3.2d, v2.2s",
        "mov v16.16b, v3.16b"
      ]
    },
    "pcmpgtq xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x38 0x37"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "mov v3.16b, v16.16b",
        "cmgt v4.2d, v3.2d, v2.2d",
        "mov v16.16b, v4.16b"
      ]
    },
    "pminsb xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x38 0x38"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "mov v3.16b, v16.16b",
        "smin v4.16b, v3.16b, v2.16b",
        "mov v16.16b, v4.16b"
      ]
    },
    "pminsd xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x38 0x39"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "mov v3.16b, v16.16b",
        "smin v4.4s, v3.4s, v2.4s",
        "mov v16.16b, v4.16b"
      ]
    },
    "pminuw xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x38 0x3a"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "mov v3.16b, v16.16b",
        "umin v4.8h, v3.8h, v2.8h",
        "mov v16.16b, v4.16b"
      ]
    },
    "pminud xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x38 0x3b"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "mov v3.16b, v16.16b",
        "umin v4.4s, v3.4s, v2.4s",
        "mov v16.16b, v4.16b"
      ]
    },
    "pmaxsb xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x38 0x3c"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "mov v3.16b, v16.16b",
        "smax v4.16b, v3.16b, v2.16b",
        "mov v16.16b, v4.16b"
      ]
    },
    "pmaxsd xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x38 0x3d"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "mov v3.16b, v16.16b",
        "smax v4.4s, v3.4s, v2.4s",
        "mov v16.16b, v4.16b"
      ]
    },
    "pmaxuw xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x38 0x3e"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "mov v3.16b, v16.16b",
        "umax v4.8h, v3.8h, v2.8h",
        "mov v16.16b, v4.16b"
      ]
    },
    "pmaxud xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x38 0x3f"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "mov v3.16b, v16.16b",
        "umax v4.4s, v3.4s, v2.4s",
        "mov v16.16b, v4.16b"
      ]
    },
    "pmulld xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x38 0x40"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "mov v3.16b, v16.16b",
        "mul v4.4s, v3.4s, v2.4s",
        "mov v16.16b, v4.16b"
      ]
    },
    "phminposuw xmm0, xmm1": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "0x66 0x0f 0x38 0x41"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v17.16b",
        "ldr q3, [x28, #2048]",
        "zip1 v4.8h, v3.8h, v2.8h",
        "zip2 v5.8h, v3.8h, v2.8h",
        "umin v2.4s, v4.4s, v5.4s",
        "uminv s3, v2.4s",
        "rev32 v2.8h, v3.8h",
        "mov v16.16b, v2.16b"
      ]
    },
    "sha1nexte xmm0, xmm1": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "0x66 0x0f 0x38 0xc8"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v16.16b",
        "mov v3.16b, v17.16b",
        "shl v4.4s, v2.4s, #30",
        "mov v5.16b, v4.16b",
        "usra v5.4s, v2.4s, #2",
        "add v2.4s, v3.4s, v5.4s",
        "mov v4.16b, v3.16b",
        "mov v4.s[3], v2.s[3]",
        "mov v16.16b, v4.16b"
      ]
    },
    "sha1msg1 xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "0x66 0x0f 0x38 0xc9"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v16.16b",
        "mov v3.16b, v17.16b",
        "ext v4.16b, v3.16b, v2.16b, #8",
        "eor v3.16b, v2.16b, v4.16b",
        "mov v16.16b, v3.16b"
      ]
    },
    "sha1msg2 xmm0, xmm1": {
      "ExpectedInstructionCount": 16,
      "Comment": [
        "0x66 0x0f 0x38 0xca"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v16.16b",
        "mov v3.16b, v17.16b",
        "movi v4.2d, #0x0",
        "ext v5.16b, v4.16b, v3.16b, #12",
        "eor v3.16b, v2.16b, v5.16b",
        "shl v4.4s, v3.4s, #1",
        "mov v5.16b, v4.16b",
        "usra v5.4s, v3.4s, #31",
        "dup v3.4s, v5.s[3]",
        "eor v4.16b, v2.16b, v3.16b",
        "shl v2.4s, v4.4s, #1",
        "mov v3.16b, v2.16b",
        "usra v3.4s, v4.4s, #31",
        "mov v2.16b, v5.16b",
        "mov v2.s[0], v3.s[0]",
        "mov v16.16b, v2.16b"
      ]
    },
    "sha256rnds2 xmm0, xmm1": {
      "ExpectedInstructionCount": 65,
      "Comment": [
        "0x66 0x0f 0x38 0xcb"
      ],
      "ExpectedArm64ASM": [
        "sub sp, sp, #0x20 (32)",
        "mov v2.16b, v16.16b",
        "mov v3.16b, v17.16b",
        "mov w20, v3.s[1]",
        "mov w21, v3.s[0]",
        "mov w22, v2.s[1]",
        "and w23, w20, w21",
        "bic w24, w22, w20",
        "eor w22, w23, w24",
        "ror w23, w20, #6",
        "eor w24, w23, w20, ror #11",
        "eor w23, w24, w20, ror #25",
        "add w24, w22, w23",
        "mov w22, v2.s[0]",
        "add w23, w24, w22",
        "mov w22, v2.s[0]",
        "add w24, w23, w22",
        "mov w22, v3.s[3]",
        "mov w23, v3.s[2]",
        "mov w25, v2.s[3]",
        "and w30, w23, w25",
        "str w21, [sp]",
        "orr w21, w23, w25",
        "and w25, w22, w21",
        "orr w21, w25, w30",
        "add w25, w24, w21",
        "ror w21, w22, #2",
        "eor w30, w21, w22, ror #13",
        "eor w21, w30, w22, ror #22",
        "add w30, w25, w21",
        "mov w21, v2.s[2]",
        "add w25, w24, w21",
        "and w21, w25, w20",
        "ldr w20, [sp]",
        "bic w24, w20, w25",
        "eor w20, w21, w24",
        "ror w21, w25, #6",
        "eor w24, w21, w25, ror #11",
        "eor w21, w24, w25, ror #25",
        "add w24, w20, w21",
        "mov w20, v2.s[1]",
        "add w21, w24, w20",
        "mov w20, v2.s[1]",
        "add w24, w21, w20",
        "and w20, w22, w23",
        "orr w21, w22, w23",
        "and w22, w30, w21",
        "orr w21, w22, w20",
        "add w20, w24, w21",
        "ror w21, w30, #2",
        "eor w22, w21, w30, ror #13",
        "eor w21, w22, w30, ror #22",
        "add w22, w20, w21",
        "mov w20, v2.s[3]",
        "add w21, w24, w20",
        "mov v3.16b, v2.16b",
        "mov v3.s[3], w22",
        "mov v2.16b, v3.16b",
        "mov v2.s[2], w30",
        "mov v3.16b, v2.16b",
        "mov v3.s[1], w21",
        "mov v2.16b, v3.16b",
        "mov v2.s[0], w25",
        "mov v16.16b, v2.16b",
        "add sp, sp, #0x20 (32)"
      ]
    },
    "sha256msg1 xmm0, xmm1": {
      "ExpectedInstructionCount": 44,
      "Comment": [
        "0x66 0x0f 0x38 0xcc"
      ],
      "ExpectedArm64ASM": [
        "sub sp, sp, #0x20 (32)",
        "mov v2.16b, v16.16b",
        "mov v3.16b, v17.16b",
        "mov w20, v3.s[0]",
        "mov w21, v2.s[3]",
        "mov w22, v2.s[2]",
        "mov w23, v2.s[1]",
        "mov w24, v2.s[0]",
        "ror w25, w20, #7",
        "ror w30, w20, #18",
        "str w24, [sp]",
        "eor w24, w25, w30",
        "lsr w25, w20, #3",
        "eor w20, w24, w25",
        "add w24, w21, w20",
        "ror w20, w21, #7",
        "ror w25, w21, #18",
        "eor w30, w20, w25",
        "lsr w20, w21, #3",
        "eor w21, w30, w20",
        "add w20, w22, w21",
        "ror w21, w22, #7",
        "ror w25, w22, #18",
        "eor w30, w21, w25",
        "lsr w21, w22, #3",
        "eor w22, w30, w21",
        "add w21, w23, w22",
        "ror w22, w23, #7",
        "ror w25, w23, #18",
        "eor w30, w22, w25",
        "lsr w22, w23, #3",
        "eor w23, w30, w22",
        "ldr w22, [sp]",
        "add w25, w22, w23",
        "mov v3.16b, v2.16b",
        "mov v3.s[3], w24",
        "mov v2.16b, v3.16b",
        "mov v2.s[2], w20",
        "mov v3.16b, v2.16b",
        "mov v3.s[1], w21",
        "mov v2.16b, v3.16b",
        "mov v2.s[0], w25",
        "mov v16.16b, v2.16b",
        "add sp, sp, #0x20 (32)"
      ]
    },
    "sha256msg2 xmm0, xmm1": {
      "ExpectedInstructionCount": 41,
      "Comment": [
        "0x66 0x0f 0x38 0xcd"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v16.16b",
        "mov v3.16b, v17.16b",
        "mov w20, v3.s[2]",
        "mov w21, v3.s[3]",
        "mov w22, v2.s[0]",
        "ror w23, w20, #17",
        "ror w24, w20, #19",
        "eor w25, w23, w24",
        "lsr w23, w20, #10",
        "eor w20, w25, w23",
        "add w23, w22, w20",
        "mov w20, v2.s[1]",
        "ror w22, w21, #17",
        "ror w24, w21, #19",
        "eor w25, w22, w24",
        "lsr w22, w21, #10",
        "eor w21, w25, w22",
        "add w22, w20, w21",
        "mov w20, v2.s[2]",
        "ror w21, w23, #17",
        "ror w24, w23, #19",
        "eor w25, w21, w24",
        "lsr w21, w23, #10",
        "eor w24, w25, w21",
        "add w21, w20, w24",
        "mov w20, v2.s[3]",
        "ror w24, w22, #17",
        "ror w25, w22, #19",
        "eor w30, w24, w25",
        "lsr w24, w22, #10",
        "eor w25, w30, w24",
        "add w24, w20, w25",
        "mov v3.16b, v2.16b",
        "mov v3.s[3], w24",
        "mov v2.16b, v3.16b",
        "mov v2.s[2], w21",
        "mov v3.16b, v2.16b",
        "mov v3.s[1], w22",
        "mov v2.16b, v3.16b",
        "mov v2.s[0], w23",
        "mov v16.16b, v2.16b"
      ]
    },
    "movbe ax, word [rbx]": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "0x66 0x0f 0x38 0xf0"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "ldrh w21, [x20]",
        "rev w20, w21",
        "mov x21, x4",
        "mov x22, x21",
        "bfxil x22, x20, #16, #16",
        "mov x4, x22"
      ]
    },
    "movbe eax, dword [rbx]": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x38 0xf0"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "ldr w21, [x20]",
        "rev w20, w21",
        "mov x4, x20"
      ]
    },
    "movbe rax, qword [rbx]": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "REX.W 0x66 0x0f 0x38 0xf0"
      ],
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "ldr x21, [x20]",
        "rev x20, x21",
        "mov x4, x20"
      ]
    },
    "adcx eax, ebx": {
      "ExpectedInstructionCount": 18,
      "Comment": [
        "0x66 0x0f 0x38 0xf6"
      ],
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "mov x21, x7",
        "mov w22, w21",
        "mov x21, x4",
        "mov w23, w21",
        "add w21, w22, w20",
        "add w24, w23, w21",
        "mov x4, x24",
        "mrs x21, nzcv",
        "cmp w24, w22",
        "cset x23, lo",
        "cmp w24, w22",
        "cset x25, ls",
        "cmp x20, #0x1 (1)",
        "csel x22, x25, x23, eq",
        "mov w20, w21",
        "bfi w20, w22, #29, #1",
        "msr nzcv, x20"
      ]
    },
    "adcx rax, rbx": {
      "ExpectedInstructionCount": 16,
      "Comment": [
        "0x66 REX.W 0x0f 0x38 0xf6"
      ],
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "mov x21, x7",
        "mov x22, x4",
        "add x23, x21, x20",
        "add x24, x22, x23",
        "mov x4, x24",
        "mrs x22, nzcv",
        "cmp x24, x21",
        "cset x23, lo",
        "cmp x24, x21",
        "cset x25, ls",
        "cmp x20, #0x1 (1)",
        "csel x21, x25, x23, eq",
        "mov w20, w22",
        "bfi w20, w21, #29, #1",
        "msr nzcv, x20"
      ]
    },
    "adox eax, ebx": {
      "ExpectedInstructionCount": 18,
      "Comment": [
        "0xf3 0x0f 0x38 0xf6"
      ],
      "ExpectedArm64ASM": [
        "cset w20, vs",
        "mov x21, x7",
        "mov w22, w21",
        "mov x21, x4",
        "mov w23, w21",
        "add w21, w22, w20",
        "add w24, w23, w21",
        "mov x4, x24",
        "mrs x21, nzcv",
        "cmp w24, w22",
        "cset x23, lo",
        "cmp w24, w22",
        "cset x25, ls",
        "cmp x20, #0x1 (1)",
        "csel x22, x25, x23, eq",
        "mov w20, w21",
        "bfi w20, w22, #28, #1",
        "msr nzcv, x20"
      ]
    },
    "adox rax, rbx": {
      "ExpectedInstructionCount": 16,
      "Comment": [
        "0xf3 REX.W 0x0f 0x38 0xf6"
      ],
      "ExpectedArm64ASM": [
        "cset w20, vs",
        "mov x21, x7",
        "mov x22, x4",
        "add x23, x21, x20",
        "add x24, x22, x23",
        "mov x4, x24",
        "mrs x22, nzcv",
        "cmp x24, x21",
        "cset x23, lo",
        "cmp x24, x21",
        "cset x25, ls",
        "cmp x20, #0x1 (1)",
        "csel x21, x25, x23, eq",
        "mov w20, w22",
        "bfi w20, w21, #28, #1",
        "msr nzcv, x20"
      ]
    }
  }
}
