

================================================================
== Synthesis Summary Report of 'fxp_sqrt_top'
================================================================
+ General Information: 
    * Date:           Mon Oct 13 18:50:03 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        fxp_sqrt_top
    * Solution:       hls_component (Vivado IP Flow Target)
    * Product family: aartix7
    * Target device:  xa7a100t-csg324-2I
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------+------+--------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                  Modules                  | Issue|        |       Latency       | Iteration|         | Trip |          |      |    |           |           |     |
    |                  & Loops                  | Type |  Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +-------------------------------------------+------+--------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ fxp_sqrt_top                             |     -|  720.92|       33|  3.300e+04|         -|       34|     -|        no|     -|   -|  212 (~0%)|  541 (~0%)|    -|
    | + fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1  |     -|  720.92|       31|  3.100e+04|         -|       30|     -|    rewind|     -|   -|   96 (~0%)|  422 (~0%)|    -|
    |  o VITIS_LOOP_104_1                       |     -|  730.00|       29|  2.900e+04|         1|        1|    30|       yes|     -|   -|          -|          -|    -|
    +-------------------------------------------+------+--------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 28       |
| in_val    | ap_none | in        | 24       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------+
| Argument | Direction | Datatype                              |
+----------+-----------+---------------------------------------+
| in_val   | in        | ap_ufixed<24, 8, AP_TRN, AP_WRAP, 0>& |
| return   | out       | ap_ufixed<28, 4, AP_TRN, AP_WRAP, 0>  |
+----------+-----------+---------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| in_val   | in_val       | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------+-----+--------+------------+--------+-----------+---------+
| Name                                      | DSP | Pragma | Variable   | Op     | Impl      | Latency |
+-------------------------------------------+-----+--------+------------+--------+-----------+---------+
| + fxp_sqrt_top                            | 0   |        |            |        |           |         |
|   icmp_ln117_fu_84_p2                     |     |        | icmp_ln117 | setgt  | auto      | 0       |
|   add_ln118_fu_90_p2                      |     |        | add_ln118  | add    | fabric    | 0       |
|   ap_return                               |     |        | result     | select | auto_sel  | 0       |
|  + fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1 | 0   |        |            |        |           |         |
|    sub_ln106_fu_153_p2                    |     |        | sub_ln106  | sub    | fabric    | 0       |
|    shl_ln106_fu_171_p2                    |     |        | shl_ln106  | shl    | auto_pipe | 0       |
|    s_1_fu_177_p2                          |     |        | s_1        | sub    | fabric    | 0       |
|    shl_ln110_fu_191_p2                    |     |        | shl_ln110  | shl    | auto_pipe | 0       |
|    s_2_fu_197_p2                          |     |        | s_2        | add    | fabric    | 0       |
|    s_fu_203_p3                            |     |        | s          | select | auto_sel  | 0       |
|    empty_8_fu_220_p3                      |     |        | empty_8    | select | auto_sel  | 0       |
|    i_fu_246_p2                            |     |        | i          | add    | fabric    | 0       |
|    icmp_ln104_fu_252_p2                   |     |        | icmp_ln104 | seteq  | auto      | 0       |
+-------------------------------------------+-----+--------+------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

