// Seed: 1095293856
module module_0 (
    input uwire id_0,
    output wire id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri0 id_4
    , id_8,
    input wire id_5,
    input wand id_6
);
  id_9 :
  assert property (@(posedge (1'b0)) id_0)
  else;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    output tri   id_1,
    output wire  id_2,
    input  wand  id_3,
    input  tri0  id_4,
    input  tri1  id_5,
    input  wand  id_6,
    input  tri0  id_7,
    input  tri   id_8,
    input  tri0  id_9,
    output uwire id_10,
    input  tri0  id_11,
    output wire  id_12,
    output uwire id_13
);
  parameter id_15 = 1;
  tri0 id_16 = 1;
  assign id_16 = id_3;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_5,
      id_5,
      id_5,
      id_3,
      id_11
  );
endmodule
