<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U5" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13" VARIABLE="mul_ln13" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13" VARIABLE="mul_ln13_1" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U5" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13" VARIABLE="add_ln13" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_206_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91" VARIABLE="add_ln91" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln91_fu_220_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91" VARIABLE="xor_ln91" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="s_fu_244_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91" VARIABLE="s" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="q_fu_250_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" VARIABLE="q" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="q_star_fu_257_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" VARIABLE="q_star" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="q_1_2_in_in_i_fu_309_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" VARIABLE="q_1_2_in_in_i" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="s_3_fu_317_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" VARIABLE="s_3" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="s_4_fu_345_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91" VARIABLE="s_4" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="s_5_fu_365_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95" VARIABLE="s_5" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="q_star_3_fu_378_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" VARIABLE="q_star_3" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="s_6_fu_385_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" VARIABLE="s_6" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="s_7_fu_432_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91" VARIABLE="s_7" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="s_8_fu_446_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95" VARIABLE="s_8" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="q_1_4_in_in_i_fu_452_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" VARIABLE="q_1_4_in_in_i" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="s_9_fu_460_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" VARIABLE="s_9" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="s_10_fu_488_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91" VARIABLE="s_10" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="s_11_fu_508_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95" VARIABLE="s_11" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="q_star_6_fu_521_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" VARIABLE="q_star_6" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="s_12_fu_528_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" VARIABLE="s_12" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="s_13_fu_575_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91" VARIABLE="s_13" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="s_14_fu_589_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95" VARIABLE="s_14" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="q_1_6_in_in_i_fu_595_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" VARIABLE="q_1_6_in_in_i" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="s_15_fu_603_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" VARIABLE="s_15" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="s_16_fu_631_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91" VARIABLE="s_16" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="s_17_fu_651_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95" VARIABLE="s_17" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="q_star_9_fu_664_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" VARIABLE="q_star_9" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="s_18_fu_671_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" VARIABLE="s_18" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="s_19_fu_728_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91" VARIABLE="s_19" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="s_20_fu_742_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95" VARIABLE="s_20" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="s_21_fu_760_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" VARIABLE="s_21" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_752_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" VARIABLE="empty" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln102_fu_772_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:102" VARIABLE="icmp_ln102" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_778_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:103" VARIABLE="add_ln103" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln102_fu_794_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:102" VARIABLE="select_ln102" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op udiv" ID="" IMPL="auto" LATENCY="12" OPTYPE="udiv" PRAGMA="" RTLNAME="udiv_9s_7ns_8_13_1_U2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15" VARIABLE="udiv_ln15" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_14ns_16s_26_1_1_U3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:17" VARIABLE="mul_ln17" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_14ns_16s_26_1_1_U4" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:19" VARIABLE="mul_ln19" MODULE="constraint_layer_top" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
</BindInfo>
