Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : four_bit_select_adder
Version: O-2018.06
Date   : Sun Nov 19 13:43:29 2023
****************************************


  Startpoint: B_reg_reg[0]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum_reg_reg[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  B_reg_reg[0]/CLK (DFFSR)                                0.00       0.50 r
  B_reg_reg[0]/Q (DFFSR)                                  0.63       1.13 f
  lower_adder/fa0/U4/Y (XOR2X1)                           0.33       1.46 f
  lower_adder/fa0/U3/Y (AOI22X1)                          0.15       1.61 r
  lower_adder/fa0/U2/Y (INVX1)                            0.25       1.86 f
  lower_adder/fa1/U3/Y (AOI22X1)                          0.13       1.98 r
  lower_adder/fa1/U2/Y (INVX1)                            0.30       2.28 f
  U28/Y (MUX2X1)                                          0.25       2.53 f
  U27/Y (INVX1)                                           0.08       2.61 r
  sum_reg_reg[3]/D (DFFSR)                                0.00       2.61 r
  data arrival time                                                  2.61

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock reconvergence pessimism                           0.00      10.50
  clock uncertainty                                      -0.50      10.00
  sum_reg_reg[3]/CLK (DFFSR)                                        10.00 r
  library setup time                                     -0.21       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -2.61
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.18


1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : four_bit_select_adder
Version: O-2018.06
Date   : Sun Nov 19 13:43:29 2023
****************************************


  Startpoint: A_reg_reg[1]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum_reg_reg[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  A_reg_reg[1]/CLK (DFFSR)                                0.00       0.50 r
  A_reg_reg[1]/Q (DFFSR)                                  0.54       1.04 r
  lower_adder/fa1/U4/Y (XOR2X1)                           0.29       1.32 r
  lower_adder/fa1/U1/Y (XOR2X1)                           0.21       1.53 f
  sum_reg_reg[1]/D (DFFSR)                                0.00       1.53 f
  data arrival time                                                  1.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  clock reconvergence pessimism                           0.00       0.50
  clock uncertainty                                       0.50       1.00
  sum_reg_reg[1]/CLK (DFFSR)                                         1.00 r
  library hold time                                       0.09       1.09
  data required time                                                 1.09
  ------------------------------------------------------------------------------
  data required time                                                 1.09
  data arrival time                                                 -1.53
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.44


1
