% This document must be compiled with LuaLaTeX
\documentclass[12pt,article]{memoir}

\input{../Templates/packages.tex}
\usepackage{listings}
\input{../Templates/presetup.tex}

%**********************************************************************
% Document titles etc. defined here: (replace [] as well)
\title{FPGA Design Guide}
\author{Jinzhi Cai}
\itemcode{DG00003}
\revnumber{A01}
\date{\today}
% End of document titles etc.
%**********************************************************************

% code style setup
\lstset{
	language=VHDL,
	backgroundcolor=\color{black!5}, % set backgroundcolor
	basicstyle=\footnotesize\ttfamily,% basic font setting
	keywordstyle=\color{blue!70},
	commentstyle=\color{green!70}, 
	rulesepcolor=\color{red!20!green!20!blue!20},
	stringstyle=\color{red!70}
}

\input{../Templates/postsetup.tex}

\begin{document}
	
\input{../Templates/cover.tex}

\tableofcontents*
\clearpage

%**********************************************************************
% Everything after this is the main document. Edit below this line.

\chapter{Introduction}
In this guide, we will discuss FieldÔºçProgrammable Gate Array and System on Chip technologies and relative application. Due to the need, ORBiT Avionics department desided to create next generation bus system for the rocket. For help club member to learn and understand this technology, this guide will introdute the basic knowledge of FPGA and SoC.
\section{FPGA and SoC}
\subsection{FPGA}
test2
\subsection{SoC FPGA}
SoC FPGA is a new kind of FPGA chip which embedded a hardware processor inside to improve performent. In a SoC FPGA, there are two parts. Programmable Logic(PL) is the part that use FPGA technology which allow user to create costum logic, and Processor System(PS) is an embedded hardware processor to provide computing power. Cyclone V(Intel) and ZYNQ 7000(Xilinux) are two most known SoC FPGA platform. They both use ARM Cortex processor and its AXI bus system.
\section{What is VHDL}
\subsection{Basic Structure}
The example following is a example format entity in VHDL. When writing entity, the name for the entity should be unique and match with the name in the architecture. Architecture name and port name should also unique.
\begin{lstlisting}
library ieee; -- import libraries
use ieee.std_logic_1164.all; -- use standard library

entity <entity_name> is port(

	<name>	: <in/out/inout> <type>;
	<name>	: <in/out/inout> <type>
		
);
end <entity_name>;
	
architecture <arch_name> of <entity_name> is
	-- this is a comment
	-- add signals and other variables
begin

	-- VHDL sentence

end <arch_name>;
\end{lstlisting}
This is a example design for a Single port RAM.
\begin{lstlisting}
-- Quartus Prime VHDL Template
-- Single port RAM with single read/write address 

library ieee;
use ieee.std_logic_1164.all;

entity single_port_ram is

	generic 
	(
		DATA_WIDTH : natural := 8;
		ADDR_WIDTH : natural := 6
	);

	port 
	(
		clk: in std_logic;
		addr: in natural range 0 to 2**ADDR_WIDTH - 1;
		data: in std_logic_vector((DATA_WIDTH-1) downto 0);
		we: in std_logic := '1';
		q: out std_logic_vector((DATA_WIDTH -1) downto 0)
	);

end entity;

architecture rtl of single_port_ram is

	-- Build a 2-D array type for the RAM
	subtype word_t is std_logic_vector((DATA_WIDTH-1) downto 0);
	type memory_t is array(2**ADDR_WIDTH-1 downto 0) of word_t;

	-- Declare the RAM signal.	
	signal ram : memory_t;

	-- Register to hold the address 
	signal addr_reg : natural range 0 to 2**ADDR_WIDTH-1;

begin

	process(clk) -- process block indecate the code will synchronize with the clock.
	begin
	if(rising_edge(clk)) then -- if block indecate only when clock have a rising edge, then the event in the block will happen.
		if(we = '1') then
			ram(addr) <= data;
		end if;

		-- Register the address for reading
		addr_reg <= addr;
	end if;
	end process;

	q <= ram(addr_reg);

end rtl;
\end{lstlisting}
\section{Introduction of Quartus Prime}
test3
\section{Introduction of Vivado Design Suite(TBD)}
\section{Introduction of Embedded Linux}
\subsection{Embedded Linux}
\subsection{Common Use Command}
\section{Introduction of Hardware Bus}
\subsection{I2C}
\subsection{SPI}
\subsection{UART}
\chapter{Improtant Circuit Design Requirement}
\section{SoC FPGA Power and CLock Design}
\section{SoC FPGA JTAG Programming Design}
\chapter{Quartus Prime SoC FPGA Development}
\section{Hello World for FPGA}
test
\section{Create a Complex Entity}
test
\section{Introduction of Platform Designer(QSYS)}
test
\section{Introduction of NIOS II and HPS}
In Platform Designer, it majorly has two type of processor core; softcore and hardcore. Softcore processor only require LUT(Look Up Table) resource to perform. Hardcore processor require special design processor circuit to function. In resource, softcore processor have a adventage due to it only need about 3000 LUT to function, but the trade off is the performent is worse than hardcore processor. In Cyclone V series, it contain an ARM Cortex A9 hardcore processor and over 30000 LUT for extra IP core.
\subsection{Recommend Configration for NIOS II(Softcore)}
\subsection{Recommend Configration for HPS(ARM Cortex A9)}
\subsection{How to create a costum IP core}
\section{Introduction of Avalon Memory Mapping Bus and AXI4 Bus}
\subsection{Timming Diagram for Avalon Memory Mapping Bus}
\subsection{Timming Diagram for AXI4 Bus}
\chapter{Vivado Design Suite SoC FPGA Development(TBD)}
% End of document.
%**********************************************************************
\end{document}
