/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire [4:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [18:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [19:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~((celloutsig_1_2z[2] | celloutsig_1_3z) & celloutsig_1_0z[15]);
  assign celloutsig_1_9z = ~((celloutsig_1_4z | celloutsig_1_6z) & celloutsig_1_0z[4]);
  assign celloutsig_1_15z = ~((celloutsig_1_6z | celloutsig_1_11z[0]) & celloutsig_1_5z[2]);
  assign celloutsig_0_17z = ~((celloutsig_0_2z | celloutsig_0_12z) & celloutsig_0_9z);
  assign celloutsig_0_2z = ~((in_data[92] | celloutsig_0_0z[0]) & celloutsig_0_0z[1]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z[14] | celloutsig_1_2z[4]) & (celloutsig_1_2z[0] | celloutsig_1_0z[14]));
  assign celloutsig_0_4z = ~((in_data[63] | celloutsig_0_2z) & (in_data[74] | celloutsig_0_1z));
  assign celloutsig_0_6z = ~((celloutsig_0_3z | celloutsig_0_2z) & (celloutsig_0_4z | celloutsig_0_1z));
  assign celloutsig_0_9z = ~((celloutsig_0_4z | celloutsig_0_2z) & (in_data[54] | celloutsig_0_8z[11]));
  assign celloutsig_0_21z = ~((celloutsig_0_18z[2] | celloutsig_0_17z) & (celloutsig_0_18z[1] | celloutsig_0_1z));
  reg [2:0] _11_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _11_ <= 3'h0;
    else _11_ <= celloutsig_0_23z[7:5];
  assign out_data[2:0] = _11_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_10z[10], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_2z = celloutsig_1_0z[16:4] / { 1'h1, celloutsig_1_0z[16:5] };
  assign celloutsig_0_7z = { in_data[55:50], celloutsig_0_1z, celloutsig_0_6z } === { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_17z = { celloutsig_1_7z[14:4], celloutsig_1_13z } >= in_data[141:127];
  assign celloutsig_0_12z = { celloutsig_0_0z[4:2], celloutsig_0_1z, celloutsig_0_1z } && { celloutsig_0_3z, _00_ };
  assign celloutsig_0_14z = celloutsig_0_5z[2:0] && celloutsig_0_10z[7:5];
  assign celloutsig_1_1z = ! in_data[190:155];
  assign celloutsig_1_6z = ! { celloutsig_1_2z[4:2], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_2z[9:3] < celloutsig_1_7z[12:6];
  assign celloutsig_1_0z = in_data[157:139] % { 1'h1, in_data[118:101] };
  assign celloutsig_1_11z = in_data[160:158] * { celloutsig_1_0z[3:2], celloutsig_1_10z };
  assign celloutsig_0_8z = { celloutsig_0_5z[3:0], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z } * { in_data[75:64], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_23z = { celloutsig_0_13z[10:4], celloutsig_0_12z, celloutsig_0_21z } * { _00_[3:2], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_0z = in_data[69] ? in_data[14:10] : in_data[19:15];
  assign celloutsig_1_13z = celloutsig_1_5z[3] ? { celloutsig_1_5z[2:1], 1'h1, celloutsig_1_9z } : { 1'h0, celloutsig_1_5z[2:1], 1'h1 };
  assign celloutsig_0_1z = in_data[69:65] != celloutsig_0_0z;
  assign celloutsig_0_19z = { in_data[81:79], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_12z } != { celloutsig_0_18z[3], celloutsig_0_18z };
  assign celloutsig_1_7z = - celloutsig_1_0z[15:1];
  assign celloutsig_0_10z = - celloutsig_0_8z[13:0];
  assign celloutsig_0_20z = - { celloutsig_0_8z[19:6], celloutsig_0_5z };
  assign celloutsig_1_14z = ~ { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_3z = & in_data[20:10];
  assign celloutsig_0_15z = ~^ { celloutsig_0_8z[4:3], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z } >>> { in_data[89:78], celloutsig_0_2z };
  assign celloutsig_1_18z = { in_data[97:96], celloutsig_1_17z, celloutsig_1_9z } ~^ { celloutsig_1_7z[5], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_15z };
  assign celloutsig_0_18z = { celloutsig_0_13z[7:4], celloutsig_0_2z } ~^ { _00_[1], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_5z = { celloutsig_0_0z[3:0], celloutsig_0_3z } ^ { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_36z = ~((celloutsig_0_19z & celloutsig_0_4z) | celloutsig_0_20z[15]);
  assign celloutsig_1_19z = ~((celloutsig_1_14z[2] & celloutsig_1_9z) | celloutsig_1_17z);
  assign celloutsig_1_5z[3:1] = celloutsig_1_2z[11:9] ~^ { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z[0] = 1'h1;
  assign { out_data[131:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z };
endmodule
