0.7
2020.2
Oct 13 2023
20:47:58
E:/Experiments-on-the-principles-of-computer-composition/data_CPU/data_CPU.gen/sources_1/ip/Inst_addr/sim/Inst_addr.v,1718073837,verilog,,E:/Experiments-on-the-principles-of-computer-composition/data_CPU/data_CPU.srcs/sources_1/new/ALU.v,,Inst_addr,,,,,,,,
E:/Experiments-on-the-principles-of-computer-composition/data_CPU/data_CPU.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
E:/Experiments-on-the-principles-of-computer-composition/data_CPU/data_CPU.srcs/sim_1/new/tb_data_CPU.v,1718433123,verilog,,,,tb_data_CPU,,,,,,,,
E:/Experiments-on-the-principles-of-computer-composition/data_CPU/data_CPU.srcs/sources_1/new/ALU.v,1718426143,verilog,,E:/Experiments-on-the-principles-of-computer-composition/data_CPU/data_CPU.srcs/sources_1/new/Barrel_shifter.v,,ALU,,,,,,,,
E:/Experiments-on-the-principles-of-computer-composition/data_CPU/data_CPU.srcs/sources_1/new/Barrel_shifter.v,1718426156,verilog,,E:/Experiments-on-the-principles-of-computer-composition/data_CPU/data_CPU.srcs/sources_1/new/Universal_Register_Heap_one.v,,barrelshifter32,,,,,,,,
E:/Experiments-on-the-principles-of-computer-composition/data_CPU/data_CPU.srcs/sources_1/new/Universal_Register_Heap_one.v,1718428557,verilog,,E:/Experiments-on-the-principles-of-computer-composition/data_CPU/data_CPU.srcs/sources_1/new/command_module.v,,Decoder_4to16;Register;Universal_Register_Heap_one,,,,,,,,
E:/Experiments-on-the-principles-of-computer-composition/data_CPU/data_CPU.srcs/sources_1/new/command_module.v,1718433198,verilog,,E:/Experiments-on-the-principles-of-computer-composition/data_CPU/data_CPU.srcs/sources_1/new/data_CPU.v,,ADD_model;IR_func;Reg_PC;justice,,,,,,,,
E:/Experiments-on-the-principles-of-computer-composition/data_CPU/data_CPU.srcs/sources_1/new/data_CPU.v,1718433532,verilog,,E:/Experiments-on-the-principles-of-computer-composition/data_CPU/data_CPU.srcs/sim_1/new/tb_data_CPU.v,,control_mode_HDL;data_CPU;imm12_4_8;imm12_8_32;imm5_5_8;select_2_1;select_3_1,,,,,,,,
