<stg><name>AddRoundKey</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_326" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_326" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %round_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %round)

]]></Node>
<StgValue><ssdm name="round_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i = phi i3 [ 0, %0 ], [ %i_30, %5 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %tmp_s = icmp eq i3 %i, -4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_30 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_30"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_s, label %6, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="3">
<![CDATA[
:2  %tmp = trunc i3 %i to i2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:3  %tmp_325 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:4  %tmp_111 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="5">
<![CDATA[
:5  %tmp_112_cast = zext i5 %tmp_111 to i6

]]></Node>
<StgValue><ssdm name="tmp_112_cast"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %j = phi i3 [ 0, %2 ], [ %j_3, %4 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %tmp_326 = icmp eq i3 %j, -4

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_294 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %j_3 = add i3 %j, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_326, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="3">
<![CDATA[
:1  %tmp_510_cast = zext i3 %j to i4

]]></Node>
<StgValue><ssdm name="tmp_510_cast"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp1 = add i4 %tmp_510_cast, %tmp_325

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="6">
<![CDATA[
:3  %tmp_396 = trunc i6 %round_read to i4

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:4  %tmp_327 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_396, i4 %tmp1)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="8">
<![CDATA[
:5  %tmp_328 = zext i8 %tmp_327 to i64

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %RoundKey_addr = getelementptr [240 x i8]* %RoundKey, i64 0, i64 %tmp_328

]]></Node>
<StgValue><ssdm name="RoundKey_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
:7  %RoundKey_load = load i8* %RoundKey_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="3">
<![CDATA[
:8  %tmp_332_cast = zext i3 %j to i6

]]></Node>
<StgValue><ssdm name="tmp_332_cast"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9  %tmp_113 = add i6 %tmp_332_cast, %tmp_112_cast

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="6">
<![CDATA[
:10  %tmp_113_cast = zext i6 %tmp_113 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_113_cast

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
:12  %state_load = load i8* %state_addr, align 1

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_326" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_295 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str7, i32 %tmp_22)

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_326" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
:7  %RoundKey_load = load i8* %RoundKey_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
:12  %state_load = load i8* %state_addr, align 1

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %tmp_329 = xor i8 %state_load, %RoundKey_load

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:14  store i8 %tmp_329, i8* %state_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="51" name="round" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="round"/></StgValue>
</port>
<port id="52" name="state" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="RoundKey" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="RoundKey"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="_ssdm_op_Read.ap_auto.i6" to="round_read" fromId="54" toId="5">
</dataflow>
<dataflow id="56" from="round" to="round_read" fromId="51" toId="5">
</dataflow>
<dataflow id="58" from="StgValue_57" to="i" fromId="57" toId="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="59" from="StgValue_6" to="i" fromId="6" toId="7">
</dataflow>
<dataflow id="60" from="i_30" to="i" fromId="10" toId="7">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_326" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="61" from="StgValue_38" to="i" fromId="38" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="62" from="i" to="tmp_s" fromId="7" toId="8">
</dataflow>
<dataflow id="64" from="StgValue_63" to="tmp_s" fromId="63" toId="8">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="65" toId="9">
</dataflow>
<dataflow id="68" from="StgValue_67" to="empty" fromId="67" toId="9">
</dataflow>
<dataflow id="69" from="StgValue_67" to="empty" fromId="67" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_67" to="empty" fromId="67" toId="9">
</dataflow>
<dataflow id="71" from="i" to="i_30" fromId="7" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_72" to="i_30" fromId="72" toId="10">
</dataflow>
<dataflow id="74" from="tmp_s" to="StgValue_11" fromId="8" toId="11">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecLoopName" to="StgValue_12" fromId="75" toId="12">
</dataflow>
<dataflow id="78" from="p_str7" to="StgValue_12" fromId="77" toId="12">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecRegionBegin" to="tmp_22" fromId="79" toId="13">
</dataflow>
<dataflow id="81" from="p_str7" to="tmp_22" fromId="77" toId="13">
</dataflow>
<dataflow id="82" from="i" to="tmp" fromId="7" toId="14">
</dataflow>
<dataflow id="84" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_325" fromId="83" toId="15">
</dataflow>
<dataflow id="85" from="tmp" to="tmp_325" fromId="14" toId="15">
</dataflow>
<dataflow id="87" from="StgValue_86" to="tmp_325" fromId="86" toId="15">
</dataflow>
<dataflow id="89" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp_111" fromId="88" toId="16">
</dataflow>
<dataflow id="90" from="i" to="tmp_111" fromId="7" toId="16">
</dataflow>
<dataflow id="91" from="StgValue_86" to="tmp_111" fromId="86" toId="16">
</dataflow>
<dataflow id="92" from="tmp_111" to="tmp_112_cast" fromId="16" toId="17">
</dataflow>
<dataflow id="93" from="StgValue_57" to="j" fromId="57" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="94" from="StgValue_18" to="j" fromId="18" toId="20">
</dataflow>
<dataflow id="95" from="j_3" to="j" fromId="23" toId="20">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="96" from="StgValue_44" to="j" fromId="44" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="97" from="j" to="tmp_326" fromId="20" toId="21">
</dataflow>
<dataflow id="98" from="StgValue_63" to="tmp_326" fromId="63" toId="21">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecLoopTripCount" to="empty_294" fromId="65" toId="22">
</dataflow>
<dataflow id="100" from="StgValue_67" to="empty_294" fromId="67" toId="22">
</dataflow>
<dataflow id="101" from="StgValue_67" to="empty_294" fromId="67" toId="22">
</dataflow>
<dataflow id="102" from="StgValue_67" to="empty_294" fromId="67" toId="22">
</dataflow>
<dataflow id="103" from="j" to="j_3" fromId="20" toId="23">
</dataflow>
<dataflow id="104" from="StgValue_72" to="j_3" fromId="72" toId="23">
</dataflow>
<dataflow id="105" from="tmp_326" to="StgValue_24" fromId="21" toId="24">
</dataflow>
<dataflow id="106" from="j" to="tmp_510_cast" fromId="20" toId="25">
</dataflow>
<dataflow id="107" from="tmp_510_cast" to="tmp1" fromId="25" toId="26">
</dataflow>
<dataflow id="108" from="tmp_325" to="tmp1" fromId="15" toId="26">
</dataflow>
<dataflow id="109" from="round_read" to="tmp_396" fromId="5" toId="27">
</dataflow>
<dataflow id="111" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="tmp_327" fromId="110" toId="28">
</dataflow>
<dataflow id="112" from="tmp_396" to="tmp_327" fromId="27" toId="28">
</dataflow>
<dataflow id="113" from="tmp1" to="tmp_327" fromId="26" toId="28">
</dataflow>
<dataflow id="114" from="tmp_327" to="tmp_328" fromId="28" toId="29">
</dataflow>
<dataflow id="115" from="RoundKey" to="RoundKey_addr" fromId="53" toId="30">
</dataflow>
<dataflow id="117" from="StgValue_116" to="RoundKey_addr" fromId="116" toId="30">
</dataflow>
<dataflow id="118" from="tmp_328" to="RoundKey_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="119" from="RoundKey_addr" to="RoundKey_load" fromId="30" toId="31">
</dataflow>
<dataflow id="120" from="j" to="tmp_332_cast" fromId="20" toId="32">
</dataflow>
<dataflow id="121" from="tmp_332_cast" to="tmp_113" fromId="32" toId="33">
</dataflow>
<dataflow id="122" from="tmp_112_cast" to="tmp_113" fromId="17" toId="33">
</dataflow>
<dataflow id="123" from="tmp_113" to="tmp_113_cast" fromId="33" toId="34">
</dataflow>
<dataflow id="124" from="state" to="state_addr" fromId="52" toId="35">
</dataflow>
<dataflow id="125" from="StgValue_116" to="state_addr" fromId="116" toId="35">
</dataflow>
<dataflow id="126" from="tmp_113_cast" to="state_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="127" from="state_addr" to="state_load" fromId="35" toId="36">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecRegionEnd" to="empty_295" fromId="128" toId="37">
</dataflow>
<dataflow id="130" from="p_str7" to="empty_295" fromId="77" toId="37">
</dataflow>
<dataflow id="131" from="tmp_22" to="empty_295" fromId="13" toId="37">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecLoopName" to="StgValue_39" fromId="75" toId="39">
</dataflow>
<dataflow id="134" from="p_str18" to="StgValue_39" fromId="133" toId="39">
</dataflow>
<dataflow id="135" from="RoundKey_addr" to="RoundKey_load" fromId="30" toId="40">
</dataflow>
<dataflow id="136" from="state_addr" to="state_load" fromId="35" toId="41">
</dataflow>
<dataflow id="137" from="state_load" to="tmp_329" fromId="41" toId="42">
</dataflow>
<dataflow id="138" from="RoundKey_load" to="tmp_329" fromId="40" toId="42">
</dataflow>
<dataflow id="139" from="tmp_329" to="StgValue_43" fromId="42" toId="43">
</dataflow>
<dataflow id="140" from="state_addr" to="StgValue_43" fromId="35" toId="43">
</dataflow>
<dataflow id="141" from="tmp_s" to="StgValue_2" fromId="8" toId="2">
</dataflow>
<dataflow id="142" from="tmp_326" to="StgValue_3" fromId="21" toId="3">
</dataflow>
</dataflows>


</stg>
