- test: hello
  c_tests: directed_tests/c/hello.c
  iterations: 1
  rtl_test: core_base_test_benchmark

- test: return_pass
  c_tests: directed_tests/c/return_pass.c
  iterations: 1
  rtl_test: core_base_test_benchmark

- test: return_fail
  c_tests: directed_tests/c/return_fail.c
  iterations: 1
  rtl_test: core_base_test_benchmark

- test: hello_world
  asm_tests: directed_tests/asm/hello_world.s
  iterations: 1
  rtl_test: core_base_test_benchmark

- test: riscv_arithmetic_basic_test
  description: >
    Arithmetic instruction test, no load/store/branch instructions
  gen_opts: >
    +instr_cnt=1100
    +num_of_sub_program=0
    +directed_instr_0=riscv_int_numeric_corner_stream,4
    +no_fence=1
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +no_csr_instr=1
  iterations: 2
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: riscv_load_store_instr_dccm_test
  description: >
    Random instruction stress test
  iterations: 2
  gen_test: riscv_instr_base_test
  gen_opts: >
    +instr_cnt=50
    +num_of_sub_program=0
    +directed_instr_0=riscv_load_store_rand_instr_stream,4
  rtl_test: core_base_test

- test: riscv_rand_instr_test
  description: >
    Random instruction stress test
  iterations: 2
  gen_test: riscv_instr_base_test
  gen_opts: >
    +instr_cnt=50
    +num_of_sub_program=5
    +directed_instr_0=riscv_load_store_rand_instr_stream,4
    +directed_instr_1=riscv_loop_instr,4
    +directed_instr_2=riscv_hazard_instr_stream,4
    +directed_instr_3=riscv_load_store_hazard_instr_stream,4
    +directed_instr_4=riscv_multi_page_load_store_instr_stream,4
    +directed_instr_5=riscv_mem_region_stress_test,4
    +directed_instr_6=riscv_jal_instr,4
  rtl_test: core_base_test

- test: riscv_jump_stress_test
  description: >
    Stress back-to-back jump instruction test
  iterations: 2
  gen_test: riscv_instr_base_test
  gen_opts: >
    +instr_cnt=500
    +num_of_sub_program=0
    +directed_instr_1=riscv_jal_instr,20
    +no_fence=1
    +no_data_page=1
    +boot_mode=m
    +no_csr_instr=1
  rtl_test: core_base_test

- test: riscv_loop_test
  description: >
    Random instruction stress test
  iterations: 2
  gen_test: riscv_instr_base_test
  gen_opts: >
    +instr_cnt=500
    +num_of_sub_program=0
    +directed_instr_1=riscv_loop_instr,20
    +no_fence=1
    +no_data_page=1
    +boot_mode=m
    +no_csr_instr=1
  rtl_test: core_base_test

- test: riscv_rand_jump_test
  description: >
    Jump among large number of sub-programs, stress testing iTLB operations.
  iterations: 2
  gen_test: riscv_instr_base_test
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=10
    +directed_instr_0=riscv_load_store_rand_instr_stream,8
  rtl_test: core_base_test

  # Please enable this test for your RTL simulation
- test: riscv_csr_test
  description: >
    Test all CSR instructions on all implemented CSR registers
  iterations: 1
  no_iss: 1
  rtl_test: core_csr_test
  no_post_compare: 1

- test: riscv_exceptions_test
  description: >
    Random instruction test with complete interrupt handling
  iterations: 1
  gen_test: riscv_rand_instr_test
  gen_opts: >
    +gen_exceptions=1
  rtl_test: core_base_test
  sim_opts: >
    +enable_irq_seq=1
  no_post_compare: 1
