
OxygenDeliveryRobotFW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000092fc  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08009408  08009408  0000a408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009474  08009474  0000b188  2**0
                  CONTENTS
  4 .ARM          00000000  08009474  08009474  0000b188  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009474  08009474  0000b188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009474  08009474  0000a474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009478  08009478  0000a478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000188  20000000  0800947c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001400  20000188  08009604  0000b188  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001588  08009604  0000b588  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b188  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013887  00000000  00000000  0000b1b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000380d  00000000  00000000  0001ea38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001270  00000000  00000000  00022248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dfc  00000000  00000000  000234b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aa60  00000000  00000000  000242b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001656b  00000000  00000000  0003ed14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008eb63  00000000  00000000  0005527f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e3de2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b44  00000000  00000000  000e3e28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  000e896c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000188 	.word	0x20000188
 8000128:	00000000 	.word	0x00000000
 800012c:	080093f0 	.word	0x080093f0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000018c 	.word	0x2000018c
 8000148:	080093f0 	.word	0x080093f0

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0310 	add.w	r3, r7, #16
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000160:	4b27      	ldr	r3, [pc, #156]	@ (8000200 <MX_GPIO_Init+0xb4>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a26      	ldr	r2, [pc, #152]	@ (8000200 <MX_GPIO_Init+0xb4>)
 8000166:	f043 0320 	orr.w	r3, r3, #32
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b24      	ldr	r3, [pc, #144]	@ (8000200 <MX_GPIO_Init+0xb4>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0320 	and.w	r3, r3, #32
 8000174:	60fb      	str	r3, [r7, #12]
 8000176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000178:	4b21      	ldr	r3, [pc, #132]	@ (8000200 <MX_GPIO_Init+0xb4>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a20      	ldr	r2, [pc, #128]	@ (8000200 <MX_GPIO_Init+0xb4>)
 800017e:	f043 0304 	orr.w	r3, r3, #4
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b1e      	ldr	r3, [pc, #120]	@ (8000200 <MX_GPIO_Init+0xb4>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0304 	and.w	r3, r3, #4
 800018c:	60bb      	str	r3, [r7, #8]
 800018e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000190:	4b1b      	ldr	r3, [pc, #108]	@ (8000200 <MX_GPIO_Init+0xb4>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	4a1a      	ldr	r2, [pc, #104]	@ (8000200 <MX_GPIO_Init+0xb4>)
 8000196:	f043 0308 	orr.w	r3, r3, #8
 800019a:	6193      	str	r3, [r2, #24]
 800019c:	4b18      	ldr	r3, [pc, #96]	@ (8000200 <MX_GPIO_Init+0xb4>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	f003 0308 	and.w	r3, r3, #8
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_NSS_RasPi_Pin|SPI1_NSS_ESP2_Pin|SPI1_NSS_ESP1_Pin, GPIO_PIN_RESET);
 80001a8:	2200      	movs	r2, #0
 80001aa:	211c      	movs	r1, #28
 80001ac:	4815      	ldr	r0, [pc, #84]	@ (8000204 <MX_GPIO_Init+0xb8>)
 80001ae:	f001 f9e6 	bl	800157e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SPI1_NSS_RasPi_Pin|SPI1_NSS_ESP2_Pin|SPI1_NSS_ESP1_Pin;
 80001b2:	231c      	movs	r3, #28
 80001b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001b6:	2301      	movs	r3, #1
 80001b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80001ba:	2301      	movs	r3, #1
 80001bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80001be:	2303      	movs	r3, #3
 80001c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80001c2:	f107 0310 	add.w	r3, r7, #16
 80001c6:	4619      	mov	r1, r3
 80001c8:	480e      	ldr	r0, [pc, #56]	@ (8000204 <MX_GPIO_Init+0xb8>)
 80001ca:	f001 f83d 	bl	8001248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80001ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80001d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80001d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000208 <MX_GPIO_Init+0xbc>)
 80001d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001d8:	2300      	movs	r3, #0
 80001da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80001dc:	f107 0310 	add.w	r3, r7, #16
 80001e0:	4619      	mov	r1, r3
 80001e2:	480a      	ldr	r0, [pc, #40]	@ (800020c <MX_GPIO_Init+0xc0>)
 80001e4:	f001 f830 	bl	8001248 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 80001e8:	2200      	movs	r2, #0
 80001ea:	2101      	movs	r1, #1
 80001ec:	2017      	movs	r0, #23
 80001ee:	f000 fff4 	bl	80011da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80001f2:	2017      	movs	r0, #23
 80001f4:	f001 f80d 	bl	8001212 <HAL_NVIC_EnableIRQ>

}
 80001f8:	bf00      	nop
 80001fa:	3720      	adds	r7, #32
 80001fc:	46bd      	mov	sp, r7
 80001fe:	bd80      	pop	{r7, pc}
 8000200:	40021000 	.word	0x40021000
 8000204:	40010800 	.word	0x40010800
 8000208:	10110000 	.word	0x10110000
 800020c:	40010c00 	.word	0x40010c00

08000210 <MAP>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t MAP(uint32_t au32_IN, uint32_t au32_INmin, uint32_t au32_INmax, uint32_t au32_OUTmin, uint32_t au32_OUTmax)
{
 8000210:	b480      	push	{r7}
 8000212:	b085      	sub	sp, #20
 8000214:	af00      	add	r7, sp, #0
 8000216:	60f8      	str	r0, [r7, #12]
 8000218:	60b9      	str	r1, [r7, #8]
 800021a:	607a      	str	r2, [r7, #4]
 800021c:	603b      	str	r3, [r7, #0]
    return ((((au32_IN - au32_INmin)*(au32_OUTmax - au32_OUTmin))/(au32_INmax - au32_INmin)) + au32_OUTmin);
 800021e:	68fa      	ldr	r2, [r7, #12]
 8000220:	68bb      	ldr	r3, [r7, #8]
 8000222:	1ad3      	subs	r3, r2, r3
 8000224:	69b9      	ldr	r1, [r7, #24]
 8000226:	683a      	ldr	r2, [r7, #0]
 8000228:	1a8a      	subs	r2, r1, r2
 800022a:	fb03 f202 	mul.w	r2, r3, r2
 800022e:	6879      	ldr	r1, [r7, #4]
 8000230:	68bb      	ldr	r3, [r7, #8]
 8000232:	1acb      	subs	r3, r1, r3
 8000234:	fbb2 f2f3 	udiv	r2, r2, r3
 8000238:	683b      	ldr	r3, [r7, #0]
 800023a:	4413      	add	r3, r2
}
 800023c:	4618      	mov	r0, r3
 800023e:	3714      	adds	r7, #20
 8000240:	46bd      	mov	sp, r7
 8000242:	bc80      	pop	{r7}
 8000244:	4770      	bx	lr

08000246 <mapChannel>:

int mapChannel(int speed, int minLimit, int maxLimit){
 8000246:	b580      	push	{r7, lr}
 8000248:	b086      	sub	sp, #24
 800024a:	af02      	add	r7, sp, #8
 800024c:	60f8      	str	r0, [r7, #12]
 800024e:	60b9      	str	r1, [r7, #8]
 8000250:	607a      	str	r2, [r7, #4]
	return MAP(speed, -20, 20, minLimit, maxLimit);
 8000252:	68f8      	ldr	r0, [r7, #12]
 8000254:	68ba      	ldr	r2, [r7, #8]
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	9300      	str	r3, [sp, #0]
 800025a:	4613      	mov	r3, r2
 800025c:	2214      	movs	r2, #20
 800025e:	f06f 0113 	mvn.w	r1, #19
 8000262:	f7ff ffd5 	bl	8000210 <MAP>
 8000266:	4603      	mov	r3, r0
}
 8000268:	4618      	mov	r0, r3
 800026a:	3710      	adds	r7, #16
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}

08000270 <update_encoder>:
	int64_t position;
	int64_t rpm;
	uint32_t last_counter_value;
}encoder_instance;

void update_encoder(encoder_instance *encoder_value, TIM_HandleTypeDef *htim){
 8000270:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8000274:	b085      	sub	sp, #20
 8000276:	af00      	add	r7, sp, #0
 8000278:	6078      	str	r0, [r7, #4]
 800027a:	6039      	str	r1, [r7, #0]
	uint32_t temp_counter = __HAL_TIM_GET_COUNTER(&htim2);
 800027c:	4b3d      	ldr	r3, [pc, #244]	@ (8000374 <update_encoder+0x104>)
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000282:	60fb      	str	r3, [r7, #12]
	static uint8_t first_time = 0;
	if(!first_time){
 8000284:	4b3c      	ldr	r3, [pc, #240]	@ (8000378 <update_encoder+0x108>)
 8000286:	781b      	ldrb	r3, [r3, #0]
 8000288:	2b00      	cmp	r3, #0
 800028a:	d106      	bne.n	800029a <update_encoder+0x2a>
		encoder_value ->velocity = 0;
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	2200      	movs	r2, #0
 8000290:	801a      	strh	r2, [r3, #0]
		first_time = 1;
 8000292:	4b39      	ldr	r3, [pc, #228]	@ (8000378 <update_encoder+0x108>)
 8000294:	2201      	movs	r2, #1
 8000296:	701a      	strb	r2, [r3, #0]
 8000298:	e052      	b.n	8000340 <update_encoder+0xd0>
	}
	else{
		if(temp_counter == encoder_value ->last_counter_value){
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	699b      	ldr	r3, [r3, #24]
 800029e:	68fa      	ldr	r2, [r7, #12]
 80002a0:	429a      	cmp	r2, r3
 80002a2:	d103      	bne.n	80002ac <update_encoder+0x3c>
			encoder_value ->velocity = 0;
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	2200      	movs	r2, #0
 80002a8:	801a      	strh	r2, [r3, #0]
 80002aa:	e049      	b.n	8000340 <update_encoder+0xd0>
		}
		else if(temp_counter > encoder_value ->last_counter_value){
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	699b      	ldr	r3, [r3, #24]
 80002b0:	68fa      	ldr	r2, [r7, #12]
 80002b2:	429a      	cmp	r2, r3
 80002b4:	d922      	bls.n	80002fc <update_encoder+0x8c>
			if (__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2)){
 80002b6:	4b2f      	ldr	r3, [pc, #188]	@ (8000374 <update_encoder+0x104>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	f003 0310 	and.w	r3, r3, #16
 80002c0:	2b10      	cmp	r3, #16
 80002c2:	d110      	bne.n	80002e6 <update_encoder+0x76>
				encoder_value ->velocity = -encoder_value ->last_counter_value - (__HAL_TIM_GET_AUTORELOAD(&htim2)-temp_counter);
 80002c4:	68fb      	ldr	r3, [r7, #12]
 80002c6:	b29a      	uxth	r2, r3
 80002c8:	4b2a      	ldr	r3, [pc, #168]	@ (8000374 <update_encoder+0x104>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80002ce:	b29b      	uxth	r3, r3
 80002d0:	1ad3      	subs	r3, r2, r3
 80002d2:	b29a      	uxth	r2, r3
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	699b      	ldr	r3, [r3, #24]
 80002d8:	b29b      	uxth	r3, r3
 80002da:	1ad3      	subs	r3, r2, r3
 80002dc:	b29b      	uxth	r3, r3
 80002de:	b21a      	sxth	r2, r3
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	801a      	strh	r2, [r3, #0]
 80002e4:	e02c      	b.n	8000340 <update_encoder+0xd0>
			}
			else{
				encoder_value ->velocity = temp_counter - encoder_value ->last_counter_value;
 80002e6:	68fb      	ldr	r3, [r7, #12]
 80002e8:	b29a      	uxth	r2, r3
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	699b      	ldr	r3, [r3, #24]
 80002ee:	b29b      	uxth	r3, r3
 80002f0:	1ad3      	subs	r3, r2, r3
 80002f2:	b29b      	uxth	r3, r3
 80002f4:	b21a      	sxth	r2, r3
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	801a      	strh	r2, [r3, #0]
 80002fa:	e021      	b.n	8000340 <update_encoder+0xd0>
			}
		}
		else{
			if (__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2)){
 80002fc:	4b1d      	ldr	r3, [pc, #116]	@ (8000374 <update_encoder+0x104>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	f003 0310 	and.w	r3, r3, #16
 8000306:	2b10      	cmp	r3, #16
 8000308:	d10a      	bne.n	8000320 <update_encoder+0xb0>
				encoder_value ->velocity = temp_counter - encoder_value ->last_counter_value;
 800030a:	68fb      	ldr	r3, [r7, #12]
 800030c:	b29a      	uxth	r2, r3
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	699b      	ldr	r3, [r3, #24]
 8000312:	b29b      	uxth	r3, r3
 8000314:	1ad3      	subs	r3, r2, r3
 8000316:	b29b      	uxth	r3, r3
 8000318:	b21a      	sxth	r2, r3
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	801a      	strh	r2, [r3, #0]
 800031e:	e00f      	b.n	8000340 <update_encoder+0xd0>
			}
			else{
				encoder_value ->velocity = temp_counter + (__HAL_TIM_GET_AUTORELOAD(&htim2) - encoder_value ->last_counter_value);
 8000320:	4b14      	ldr	r3, [pc, #80]	@ (8000374 <update_encoder+0x104>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000326:	b29a      	uxth	r2, r3
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	699b      	ldr	r3, [r3, #24]
 800032c:	b29b      	uxth	r3, r3
 800032e:	1ad3      	subs	r3, r2, r3
 8000330:	b29a      	uxth	r2, r3
 8000332:	68fb      	ldr	r3, [r7, #12]
 8000334:	b29b      	uxth	r3, r3
 8000336:	4413      	add	r3, r2
 8000338:	b29b      	uxth	r3, r3
 800033a:	b21a      	sxth	r2, r3
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	801a      	strh	r2, [r3, #0]
			}
		}
	}
	encoder_value ->position += encoder_value ->velocity;
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000346:	6879      	ldr	r1, [r7, #4]
 8000348:	f9b1 1000 	ldrsh.w	r1, [r1]
 800034c:	b209      	sxth	r1, r1
 800034e:	17c8      	asrs	r0, r1, #31
 8000350:	460c      	mov	r4, r1
 8000352:	4605      	mov	r5, r0
 8000354:	eb12 0804 	adds.w	r8, r2, r4
 8000358:	eb43 0905 	adc.w	r9, r3, r5
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	e9c3 8902 	strd	r8, r9, [r3, #8]
	encoder_value ->last_counter_value = temp_counter;
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	68fa      	ldr	r2, [r7, #12]
 8000366:	619a      	str	r2, [r3, #24]
}
 8000368:	bf00      	nop
 800036a:	3714      	adds	r7, #20
 800036c:	46bd      	mov	sp, r7
 800036e:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8000372:	4770      	bx	lr
 8000374:	200002d4 	.word	0x200002d4
 8000378:	20000230 	.word	0x20000230

0800037c <HAL_TIM_IC_CaptureCallback>:
encoder_instance enc_instance_mot1 = {0,0,0,0};
encoder_instance enc_instance_mot2 = {0,0,0,0};
encoder_instance enc_instance_mot3 = {0,0,0,0};


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 800037c:	b580      	push	{r7, lr}
 800037e:	b082      	sub	sp, #8
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
	counter1 = __HAL_TIM_GET_COUNTER(&htim2);
 8000384:	4b18      	ldr	r3, [pc, #96]	@ (80003e8 <HAL_TIM_IC_CaptureCallback+0x6c>)
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800038a:	4a18      	ldr	r2, [pc, #96]	@ (80003ec <HAL_TIM_IC_CaptureCallback+0x70>)
 800038c:	6013      	str	r3, [r2, #0]
	count1 = (int16_t) counter1;
 800038e:	4b17      	ldr	r3, [pc, #92]	@ (80003ec <HAL_TIM_IC_CaptureCallback+0x70>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	b21a      	sxth	r2, r3
 8000394:	4b16      	ldr	r3, [pc, #88]	@ (80003f0 <HAL_TIM_IC_CaptureCallback+0x74>)
 8000396:	801a      	strh	r2, [r3, #0]

	counter2 = __HAL_TIM_GET_COUNTER(&htim3);
 8000398:	4b16      	ldr	r3, [pc, #88]	@ (80003f4 <HAL_TIM_IC_CaptureCallback+0x78>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800039e:	4a16      	ldr	r2, [pc, #88]	@ (80003f8 <HAL_TIM_IC_CaptureCallback+0x7c>)
 80003a0:	6013      	str	r3, [r2, #0]
	count2 = (int16_t) counter2;
 80003a2:	4b15      	ldr	r3, [pc, #84]	@ (80003f8 <HAL_TIM_IC_CaptureCallback+0x7c>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	b21a      	sxth	r2, r3
 80003a8:	4b14      	ldr	r3, [pc, #80]	@ (80003fc <HAL_TIM_IC_CaptureCallback+0x80>)
 80003aa:	801a      	strh	r2, [r3, #0]

	counter3 = __HAL_TIM_GET_COUNTER(&htim4);
 80003ac:	4b14      	ldr	r3, [pc, #80]	@ (8000400 <HAL_TIM_IC_CaptureCallback+0x84>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003b2:	4a14      	ldr	r2, [pc, #80]	@ (8000404 <HAL_TIM_IC_CaptureCallback+0x88>)
 80003b4:	6013      	str	r3, [r2, #0]
	count3 = (int16_t) counter3;
 80003b6:	4b13      	ldr	r3, [pc, #76]	@ (8000404 <HAL_TIM_IC_CaptureCallback+0x88>)
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	b21a      	sxth	r2, r3
 80003bc:	4b12      	ldr	r3, [pc, #72]	@ (8000408 <HAL_TIM_IC_CaptureCallback+0x8c>)
 80003be:	801a      	strh	r2, [r3, #0]

	update_encoder(&enc_instance_mot1, &htim2);
 80003c0:	4909      	ldr	r1, [pc, #36]	@ (80003e8 <HAL_TIM_IC_CaptureCallback+0x6c>)
 80003c2:	4812      	ldr	r0, [pc, #72]	@ (800040c <HAL_TIM_IC_CaptureCallback+0x90>)
 80003c4:	f7ff ff54 	bl	8000270 <update_encoder>

	encoder_position = enc_instance_mot1.position;
 80003c8:	4b10      	ldr	r3, [pc, #64]	@ (800040c <HAL_TIM_IC_CaptureCallback+0x90>)
 80003ca:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80003ce:	4910      	ldr	r1, [pc, #64]	@ (8000410 <HAL_TIM_IC_CaptureCallback+0x94>)
 80003d0:	e9c1 2300 	strd	r2, r3, [r1]
	encoder_velocity = enc_instance_mot1.velocity;
 80003d4:	4b0d      	ldr	r3, [pc, #52]	@ (800040c <HAL_TIM_IC_CaptureCallback+0x90>)
 80003d6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80003da:	4b0e      	ldr	r3, [pc, #56]	@ (8000414 <HAL_TIM_IC_CaptureCallback+0x98>)
 80003dc:	801a      	strh	r2, [r3, #0]
}
 80003de:	bf00      	nop
 80003e0:	3708      	adds	r7, #8
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	200002d4 	.word	0x200002d4
 80003ec:	200001a4 	.word	0x200001a4
 80003f0:	200001a8 	.word	0x200001a8
 80003f4:	2000031c 	.word	0x2000031c
 80003f8:	200001ac 	.word	0x200001ac
 80003fc:	200001b0 	.word	0x200001b0
 8000400:	20000364 	.word	0x20000364
 8000404:	200001b4 	.word	0x200001b4
 8000408:	200001b8 	.word	0x200001b8
 800040c:	200001d0 	.word	0x200001d0
 8000410:	200001c0 	.word	0x200001c0
 8000414:	200001ba 	.word	0x200001ba

08000418 <measureRPM>:

void measureRPM(){
 8000418:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800041c:	b088      	sub	sp, #32
 800041e:	af00      	add	r7, sp, #0
	encoder_rpm = 0;
 8000420:	493d      	ldr	r1, [pc, #244]	@ (8000518 <measureRPM+0x100>)
 8000422:	f04f 0200 	mov.w	r2, #0
 8000426:	f04f 0300 	mov.w	r3, #0
 800042a:	e9c1 2300 	strd	r2, r3, [r1]
	int16_t tempCount1 = count1;
 800042e:	4b3b      	ldr	r3, [pc, #236]	@ (800051c <measureRPM+0x104>)
 8000430:	881b      	ldrh	r3, [r3, #0]
 8000432:	83fb      	strh	r3, [r7, #30]
	int16_t tempCount2 = count2;
 8000434:	4b3a      	ldr	r3, [pc, #232]	@ (8000520 <measureRPM+0x108>)
 8000436:	881b      	ldrh	r3, [r3, #0]
 8000438:	83bb      	strh	r3, [r7, #28]
	int16_t tempCount3 = count3;
 800043a:	4b3a      	ldr	r3, [pc, #232]	@ (8000524 <measureRPM+0x10c>)
 800043c:	881b      	ldrh	r3, [r3, #0]
 800043e:	837b      	strh	r3, [r7, #26]
	HAL_Delay(1000);
 8000440:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000444:	f000 fdce 	bl	8000fe4 <HAL_Delay>



	int64_t tempDiff1 = abs(count1 - tempCount1) / 28;
 8000448:	4b34      	ldr	r3, [pc, #208]	@ (800051c <measureRPM+0x104>)
 800044a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800044e:	461a      	mov	r2, r3
 8000450:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000454:	1ad3      	subs	r3, r2, r3
 8000456:	2b00      	cmp	r3, #0
 8000458:	bfb8      	it	lt
 800045a:	425b      	neglt	r3, r3
 800045c:	4a32      	ldr	r2, [pc, #200]	@ (8000528 <measureRPM+0x110>)
 800045e:	fb82 1203 	smull	r1, r2, r2, r3
 8000462:	441a      	add	r2, r3
 8000464:	1112      	asrs	r2, r2, #4
 8000466:	17db      	asrs	r3, r3, #31
 8000468:	1ad3      	subs	r3, r2, r3
 800046a:	17da      	asrs	r2, r3, #31
 800046c:	469a      	mov	sl, r3
 800046e:	4693      	mov	fp, r2
 8000470:	e9c7 ab04 	strd	sl, fp, [r7, #16]
	int64_t tempDiff2 = abs(count2 - tempCount2) / 28;
 8000474:	4b2a      	ldr	r3, [pc, #168]	@ (8000520 <measureRPM+0x108>)
 8000476:	f9b3 3000 	ldrsh.w	r3, [r3]
 800047a:	461a      	mov	r2, r3
 800047c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000480:	1ad3      	subs	r3, r2, r3
 8000482:	2b00      	cmp	r3, #0
 8000484:	bfb8      	it	lt
 8000486:	425b      	neglt	r3, r3
 8000488:	4a27      	ldr	r2, [pc, #156]	@ (8000528 <measureRPM+0x110>)
 800048a:	fb82 1203 	smull	r1, r2, r2, r3
 800048e:	441a      	add	r2, r3
 8000490:	1112      	asrs	r2, r2, #4
 8000492:	17db      	asrs	r3, r3, #31
 8000494:	1ad3      	subs	r3, r2, r3
 8000496:	17da      	asrs	r2, r3, #31
 8000498:	4698      	mov	r8, r3
 800049a:	4691      	mov	r9, r2
 800049c:	e9c7 8902 	strd	r8, r9, [r7, #8]
	int64_t tempDiff3 = abs(count3 - tempCount3) / 28;
 80004a0:	4b20      	ldr	r3, [pc, #128]	@ (8000524 <measureRPM+0x10c>)
 80004a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80004a6:	461a      	mov	r2, r3
 80004a8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80004ac:	1ad3      	subs	r3, r2, r3
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	bfb8      	it	lt
 80004b2:	425b      	neglt	r3, r3
 80004b4:	4a1c      	ldr	r2, [pc, #112]	@ (8000528 <measureRPM+0x110>)
 80004b6:	fb82 1203 	smull	r1, r2, r2, r3
 80004ba:	441a      	add	r2, r3
 80004bc:	1112      	asrs	r2, r2, #4
 80004be:	17db      	asrs	r3, r3, #31
 80004c0:	1ad3      	subs	r3, r2, r3
 80004c2:	17da      	asrs	r2, r3, #31
 80004c4:	461c      	mov	r4, r3
 80004c6:	4615      	mov	r5, r2
 80004c8:	e9c7 4500 	strd	r4, r5, [r7]

	enc_instance_mot1.rpm = tempDiff1;
 80004cc:	4917      	ldr	r1, [pc, #92]	@ (800052c <measureRPM+0x114>)
 80004ce:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80004d2:	e9c1 2304 	strd	r2, r3, [r1, #16]
	encoder_rpm = enc_instance_mot1.rpm;
 80004d6:	4b15      	ldr	r3, [pc, #84]	@ (800052c <measureRPM+0x114>)
 80004d8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80004dc:	490e      	ldr	r1, [pc, #56]	@ (8000518 <measureRPM+0x100>)
 80004de:	e9c1 2300 	strd	r2, r3, [r1]

	enc_instance_mot2.rpm = tempDiff2;
 80004e2:	4913      	ldr	r1, [pc, #76]	@ (8000530 <measureRPM+0x118>)
 80004e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80004e8:	e9c1 2304 	strd	r2, r3, [r1, #16]
	encoder_rpm = enc_instance_mot2.rpm;
 80004ec:	4b10      	ldr	r3, [pc, #64]	@ (8000530 <measureRPM+0x118>)
 80004ee:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80004f2:	4909      	ldr	r1, [pc, #36]	@ (8000518 <measureRPM+0x100>)
 80004f4:	e9c1 2300 	strd	r2, r3, [r1]

	enc_instance_mot3.rpm = tempDiff3;
 80004f8:	490e      	ldr	r1, [pc, #56]	@ (8000534 <measureRPM+0x11c>)
 80004fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80004fe:	e9c1 2304 	strd	r2, r3, [r1, #16]
	encoder_rpm = enc_instance_mot3.rpm;
 8000502:	4b0c      	ldr	r3, [pc, #48]	@ (8000534 <measureRPM+0x11c>)
 8000504:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8000508:	4903      	ldr	r1, [pc, #12]	@ (8000518 <measureRPM+0x100>)
 800050a:	e9c1 2300 	strd	r2, r3, [r1]
}
 800050e:	bf00      	nop
 8000510:	3720      	adds	r7, #32
 8000512:	46bd      	mov	sp, r7
 8000514:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000518:	200001c8 	.word	0x200001c8
 800051c:	200001a8 	.word	0x200001a8
 8000520:	200001b0 	.word	0x200001b0
 8000524:	200001b8 	.word	0x200001b8
 8000528:	92492493 	.word	0x92492493
 800052c:	200001d0 	.word	0x200001d0
 8000530:	200001f0 	.word	0x200001f0
 8000534:	20000210 	.word	0x20000210

08000538 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800053c:	f000 fcf0 	bl	8000f20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000540:	f000 f860 	bl	8000604 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000544:	f7ff fe02 	bl	800014c <MX_GPIO_Init>
  MX_SPI1_Init();
 8000548:	f000 f8e4 	bl	8000714 <MX_SPI1_Init>
  MX_TIM1_Init();
 800054c:	f000 f9f6 	bl	800093c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000550:	f000 fab0 	bl	8000ab4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000554:	f000 fb02 	bl	8000b5c <MX_TIM3_Init>
  MX_TIM4_Init();
 8000558:	f000 fb54 	bl	8000c04 <MX_TIM4_Init>
  MX_USB_DEVICE_Init();
 800055c:	f008 fab6 	bl	8008acc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); // Setting up PWM Timer
 8000560:	2100      	movs	r1, #0
 8000562:	4821      	ldr	r0, [pc, #132]	@ (80005e8 <main+0xb0>)
 8000564:	f003 fb6a 	bl	8003c3c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2); // Setting up PWM Timer
 8000568:	2104      	movs	r1, #4
 800056a:	481f      	ldr	r0, [pc, #124]	@ (80005e8 <main+0xb0>)
 800056c:	f003 fb66 	bl	8003c3c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3); // Setting up PWM Timer
 8000570:	2108      	movs	r1, #8
 8000572:	481d      	ldr	r0, [pc, #116]	@ (80005e8 <main+0xb0>)
 8000574:	f003 fb62 	bl	8003c3c <HAL_TIM_PWM_Start>

	HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL); // Setting up Encoders
 8000578:	213c      	movs	r1, #60	@ 0x3c
 800057a:	481c      	ldr	r0, [pc, #112]	@ (80005ec <main+0xb4>)
 800057c:	f003 fd06 	bl	8003f8c <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8000580:	213c      	movs	r1, #60	@ 0x3c
 8000582:	481b      	ldr	r0, [pc, #108]	@ (80005f0 <main+0xb8>)
 8000584:	f003 fd02 	bl	8003f8c <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8000588:	213c      	movs	r1, #60	@ 0x3c
 800058a:	481a      	ldr	r0, [pc, #104]	@ (80005f4 <main+0xbc>)
 800058c:	f003 fcfe 	bl	8003f8c <HAL_TIM_Encoder_Start_IT>
//	CDC_Transmit_FS(buffer, sizeof(buffer));
//	HAL_Delay(1000);
//
	// Mapping Range of -10 to 10 to the duty cycle of the motors.

	htim1.Instance->CCR1 = mapChannel(M1_Speed, 1300, 1684); // current, minimum, maximum, default
 8000590:	4b19      	ldr	r3, [pc, #100]	@ (80005f8 <main+0xc0>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	f240 6294 	movw	r2, #1684	@ 0x694
 8000598:	f240 5114 	movw	r1, #1300	@ 0x514
 800059c:	4618      	mov	r0, r3
 800059e:	f7ff fe52 	bl	8000246 <mapChannel>
 80005a2:	4602      	mov	r2, r0
 80005a4:	4b10      	ldr	r3, [pc, #64]	@ (80005e8 <main+0xb0>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	635a      	str	r2, [r3, #52]	@ 0x34
	htim1.Instance->CCR2 = mapChannel(M2_Speed, 1320, 1681);
 80005aa:	4b14      	ldr	r3, [pc, #80]	@ (80005fc <main+0xc4>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	f240 6291 	movw	r2, #1681	@ 0x691
 80005b2:	f44f 61a5 	mov.w	r1, #1320	@ 0x528
 80005b6:	4618      	mov	r0, r3
 80005b8:	f7ff fe45 	bl	8000246 <mapChannel>
 80005bc:	4602      	mov	r2, r0
 80005be:	4b0a      	ldr	r3, [pc, #40]	@ (80005e8 <main+0xb0>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	639a      	str	r2, [r3, #56]	@ 0x38
	htim1.Instance->CCR3 = mapChannel(M3_Speed, 1323, 1712);
 80005c4:	4b0e      	ldr	r3, [pc, #56]	@ (8000600 <main+0xc8>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	f44f 62d6 	mov.w	r2, #1712	@ 0x6b0
 80005cc:	f240 512b 	movw	r1, #1323	@ 0x52b
 80005d0:	4618      	mov	r0, r3
 80005d2:	f7ff fe38 	bl	8000246 <mapChannel>
 80005d6:	4602      	mov	r2, r0
 80005d8:	4b03      	ldr	r3, [pc, #12]	@ (80005e8 <main+0xb0>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	63da      	str	r2, [r3, #60]	@ 0x3c
//		M1_Speed = -10;
//		M2_Speed = -10;
//		M3_Speed = -10;
//	}

	measureRPM();
 80005de:	f7ff ff1b 	bl	8000418 <measureRPM>
	htim1.Instance->CCR1 = mapChannel(M1_Speed, 1300, 1684); // current, minimum, maximum, default
 80005e2:	bf00      	nop
 80005e4:	e7d4      	b.n	8000590 <main+0x58>
 80005e6:	bf00      	nop
 80005e8:	2000028c 	.word	0x2000028c
 80005ec:	200002d4 	.word	0x200002d4
 80005f0:	2000031c 	.word	0x2000031c
 80005f4:	20000364 	.word	0x20000364
 80005f8:	20000000 	.word	0x20000000
 80005fc:	20000004 	.word	0x20000004
 8000600:	20000008 	.word	0x20000008

08000604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b094      	sub	sp, #80	@ 0x50
 8000608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800060a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800060e:	2228      	movs	r2, #40	@ 0x28
 8000610:	2100      	movs	r1, #0
 8000612:	4618      	mov	r0, r3
 8000614:	f008 fec0 	bl	8009398 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000618:	f107 0314 	add.w	r3, r7, #20
 800061c:	2200      	movs	r2, #0
 800061e:	601a      	str	r2, [r3, #0]
 8000620:	605a      	str	r2, [r3, #4]
 8000622:	609a      	str	r2, [r3, #8]
 8000624:	60da      	str	r2, [r3, #12]
 8000626:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000628:	1d3b      	adds	r3, r7, #4
 800062a:	2200      	movs	r2, #0
 800062c:	601a      	str	r2, [r3, #0]
 800062e:	605a      	str	r2, [r3, #4]
 8000630:	609a      	str	r2, [r3, #8]
 8000632:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000634:	2301      	movs	r3, #1
 8000636:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000638:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800063c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800063e:	2300      	movs	r3, #0
 8000640:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000642:	2301      	movs	r3, #1
 8000644:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000646:	2302      	movs	r3, #2
 8000648:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800064a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800064e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000650:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000654:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000656:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800065a:	4618      	mov	r0, r3
 800065c:	f002 fd2e 	bl	80030bc <HAL_RCC_OscConfig>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000666:	f000 f84f 	bl	8000708 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800066a:	230f      	movs	r3, #15
 800066c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800066e:	2302      	movs	r3, #2
 8000670:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000672:	2300      	movs	r3, #0
 8000674:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000676:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800067a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800067c:	2300      	movs	r3, #0
 800067e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000680:	f107 0314 	add.w	r3, r7, #20
 8000684:	2102      	movs	r1, #2
 8000686:	4618      	mov	r0, r3
 8000688:	f002 ff9a 	bl	80035c0 <HAL_RCC_ClockConfig>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000692:	f000 f839 	bl	8000708 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000696:	2310      	movs	r3, #16
 8000698:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 800069a:	2300      	movs	r3, #0
 800069c:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800069e:	1d3b      	adds	r3, r7, #4
 80006a0:	4618      	mov	r0, r3
 80006a2:	f003 f8e9 	bl	8003878 <HAL_RCCEx_PeriphCLKConfig>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80006ac:	f000 f82c 	bl	8000708 <Error_Handler>
  }
}
 80006b0:	bf00      	nop
 80006b2:	3750      	adds	r7, #80	@ 0x50
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}

080006b8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

// Limit Switch Interrupt Functionality
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	4603      	mov	r3, r0
 80006c0:	80fb      	strh	r3, [r7, #6]

	if((GPIO_Pin == GPIO_PIN_9)) {
 80006c2:	88fb      	ldrh	r3, [r7, #6]
 80006c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80006c8:	d114      	bne.n	80006f4 <HAL_GPIO_EXTI_Callback+0x3c>
		if((HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == GPIO_PIN_SET)){
 80006ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80006ce:	480c      	ldr	r0, [pc, #48]	@ (8000700 <HAL_GPIO_EXTI_Callback+0x48>)
 80006d0:	f000 ff3e 	bl	8001550 <HAL_GPIO_ReadPin>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b01      	cmp	r3, #1
 80006d8:	d10d      	bne.n	80006f6 <HAL_GPIO_EXTI_Callback+0x3e>
			 // HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
			  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80006da:	2100      	movs	r1, #0
 80006dc:	4809      	ldr	r0, [pc, #36]	@ (8000704 <HAL_GPIO_EXTI_Callback+0x4c>)
 80006de:	f003 fb4f 	bl	8003d80 <HAL_TIM_PWM_Stop>
			  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80006e2:	2104      	movs	r1, #4
 80006e4:	4807      	ldr	r0, [pc, #28]	@ (8000704 <HAL_GPIO_EXTI_Callback+0x4c>)
 80006e6:	f003 fb4b 	bl	8003d80 <HAL_TIM_PWM_Stop>
			  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 80006ea:	2108      	movs	r1, #8
 80006ec:	4805      	ldr	r0, [pc, #20]	@ (8000704 <HAL_GPIO_EXTI_Callback+0x4c>)
 80006ee:	f003 fb47 	bl	8003d80 <HAL_TIM_PWM_Stop>
	}
	else{
		__NOP();
	}

}
 80006f2:	e000      	b.n	80006f6 <HAL_GPIO_EXTI_Callback+0x3e>
		__NOP();
 80006f4:	bf00      	nop
}
 80006f6:	bf00      	nop
 80006f8:	3708      	adds	r7, #8
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	40010c00 	.word	0x40010c00
 8000704:	2000028c 	.word	0x2000028c

08000708 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800070c:	b672      	cpsid	i
}
 800070e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000710:	bf00      	nop
 8000712:	e7fd      	b.n	8000710 <Error_Handler+0x8>

08000714 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000718:	4b17      	ldr	r3, [pc, #92]	@ (8000778 <MX_SPI1_Init+0x64>)
 800071a:	4a18      	ldr	r2, [pc, #96]	@ (800077c <MX_SPI1_Init+0x68>)
 800071c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800071e:	4b16      	ldr	r3, [pc, #88]	@ (8000778 <MX_SPI1_Init+0x64>)
 8000720:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000724:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000726:	4b14      	ldr	r3, [pc, #80]	@ (8000778 <MX_SPI1_Init+0x64>)
 8000728:	2200      	movs	r2, #0
 800072a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800072c:	4b12      	ldr	r3, [pc, #72]	@ (8000778 <MX_SPI1_Init+0x64>)
 800072e:	2200      	movs	r2, #0
 8000730:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000732:	4b11      	ldr	r3, [pc, #68]	@ (8000778 <MX_SPI1_Init+0x64>)
 8000734:	2200      	movs	r2, #0
 8000736:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000738:	4b0f      	ldr	r3, [pc, #60]	@ (8000778 <MX_SPI1_Init+0x64>)
 800073a:	2200      	movs	r2, #0
 800073c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800073e:	4b0e      	ldr	r3, [pc, #56]	@ (8000778 <MX_SPI1_Init+0x64>)
 8000740:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000744:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000746:	4b0c      	ldr	r3, [pc, #48]	@ (8000778 <MX_SPI1_Init+0x64>)
 8000748:	2210      	movs	r2, #16
 800074a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800074c:	4b0a      	ldr	r3, [pc, #40]	@ (8000778 <MX_SPI1_Init+0x64>)
 800074e:	2200      	movs	r2, #0
 8000750:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000752:	4b09      	ldr	r3, [pc, #36]	@ (8000778 <MX_SPI1_Init+0x64>)
 8000754:	2200      	movs	r2, #0
 8000756:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000758:	4b07      	ldr	r3, [pc, #28]	@ (8000778 <MX_SPI1_Init+0x64>)
 800075a:	2200      	movs	r2, #0
 800075c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800075e:	4b06      	ldr	r3, [pc, #24]	@ (8000778 <MX_SPI1_Init+0x64>)
 8000760:	220a      	movs	r2, #10
 8000762:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000764:	4804      	ldr	r0, [pc, #16]	@ (8000778 <MX_SPI1_Init+0x64>)
 8000766:	f003 f93d 	bl	80039e4 <HAL_SPI_Init>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d001      	beq.n	8000774 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000770:	f7ff ffca 	bl	8000708 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000774:	bf00      	nop
 8000776:	bd80      	pop	{r7, pc}
 8000778:	20000234 	.word	0x20000234
 800077c:	40013000 	.word	0x40013000

08000780 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b088      	sub	sp, #32
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000788:	f107 0310 	add.w	r3, r7, #16
 800078c:	2200      	movs	r2, #0
 800078e:	601a      	str	r2, [r3, #0]
 8000790:	605a      	str	r2, [r3, #4]
 8000792:	609a      	str	r2, [r3, #8]
 8000794:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	4a1b      	ldr	r2, [pc, #108]	@ (8000808 <HAL_SPI_MspInit+0x88>)
 800079c:	4293      	cmp	r3, r2
 800079e:	d12f      	bne.n	8000800 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80007a0:	4b1a      	ldr	r3, [pc, #104]	@ (800080c <HAL_SPI_MspInit+0x8c>)
 80007a2:	699b      	ldr	r3, [r3, #24]
 80007a4:	4a19      	ldr	r2, [pc, #100]	@ (800080c <HAL_SPI_MspInit+0x8c>)
 80007a6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007aa:	6193      	str	r3, [r2, #24]
 80007ac:	4b17      	ldr	r3, [pc, #92]	@ (800080c <HAL_SPI_MspInit+0x8c>)
 80007ae:	699b      	ldr	r3, [r3, #24]
 80007b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007b4:	60fb      	str	r3, [r7, #12]
 80007b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b8:	4b14      	ldr	r3, [pc, #80]	@ (800080c <HAL_SPI_MspInit+0x8c>)
 80007ba:	699b      	ldr	r3, [r3, #24]
 80007bc:	4a13      	ldr	r2, [pc, #76]	@ (800080c <HAL_SPI_MspInit+0x8c>)
 80007be:	f043 0304 	orr.w	r3, r3, #4
 80007c2:	6193      	str	r3, [r2, #24]
 80007c4:	4b11      	ldr	r3, [pc, #68]	@ (800080c <HAL_SPI_MspInit+0x8c>)
 80007c6:	699b      	ldr	r3, [r3, #24]
 80007c8:	f003 0304 	and.w	r3, r3, #4
 80007cc:	60bb      	str	r3, [r7, #8]
 80007ce:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80007d0:	23a0      	movs	r3, #160	@ 0xa0
 80007d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007d4:	2302      	movs	r3, #2
 80007d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007d8:	2303      	movs	r3, #3
 80007da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007dc:	f107 0310 	add.w	r3, r7, #16
 80007e0:	4619      	mov	r1, r3
 80007e2:	480b      	ldr	r0, [pc, #44]	@ (8000810 <HAL_SPI_MspInit+0x90>)
 80007e4:	f000 fd30 	bl	8001248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80007e8:	2340      	movs	r3, #64	@ 0x40
 80007ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007ec:	2300      	movs	r3, #0
 80007ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f0:	2300      	movs	r3, #0
 80007f2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f4:	f107 0310 	add.w	r3, r7, #16
 80007f8:	4619      	mov	r1, r3
 80007fa:	4805      	ldr	r0, [pc, #20]	@ (8000810 <HAL_SPI_MspInit+0x90>)
 80007fc:	f000 fd24 	bl	8001248 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000800:	bf00      	nop
 8000802:	3720      	adds	r7, #32
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	40013000 	.word	0x40013000
 800080c:	40021000 	.word	0x40021000
 8000810:	40010800 	.word	0x40010800

08000814 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000814:	b480      	push	{r7}
 8000816:	b085      	sub	sp, #20
 8000818:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800081a:	4b15      	ldr	r3, [pc, #84]	@ (8000870 <HAL_MspInit+0x5c>)
 800081c:	699b      	ldr	r3, [r3, #24]
 800081e:	4a14      	ldr	r2, [pc, #80]	@ (8000870 <HAL_MspInit+0x5c>)
 8000820:	f043 0301 	orr.w	r3, r3, #1
 8000824:	6193      	str	r3, [r2, #24]
 8000826:	4b12      	ldr	r3, [pc, #72]	@ (8000870 <HAL_MspInit+0x5c>)
 8000828:	699b      	ldr	r3, [r3, #24]
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	60bb      	str	r3, [r7, #8]
 8000830:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000832:	4b0f      	ldr	r3, [pc, #60]	@ (8000870 <HAL_MspInit+0x5c>)
 8000834:	69db      	ldr	r3, [r3, #28]
 8000836:	4a0e      	ldr	r2, [pc, #56]	@ (8000870 <HAL_MspInit+0x5c>)
 8000838:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800083c:	61d3      	str	r3, [r2, #28]
 800083e:	4b0c      	ldr	r3, [pc, #48]	@ (8000870 <HAL_MspInit+0x5c>)
 8000840:	69db      	ldr	r3, [r3, #28]
 8000842:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000846:	607b      	str	r3, [r7, #4]
 8000848:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800084a:	4b0a      	ldr	r3, [pc, #40]	@ (8000874 <HAL_MspInit+0x60>)
 800084c:	685b      	ldr	r3, [r3, #4]
 800084e:	60fb      	str	r3, [r7, #12]
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000856:	60fb      	str	r3, [r7, #12]
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800085e:	60fb      	str	r3, [r7, #12]
 8000860:	4a04      	ldr	r2, [pc, #16]	@ (8000874 <HAL_MspInit+0x60>)
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000866:	bf00      	nop
 8000868:	3714      	adds	r7, #20
 800086a:	46bd      	mov	sp, r7
 800086c:	bc80      	pop	{r7}
 800086e:	4770      	bx	lr
 8000870:	40021000 	.word	0x40021000
 8000874:	40010000 	.word	0x40010000

08000878 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800087c:	bf00      	nop
 800087e:	e7fd      	b.n	800087c <NMI_Handler+0x4>

08000880 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000884:	bf00      	nop
 8000886:	e7fd      	b.n	8000884 <HardFault_Handler+0x4>

08000888 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800088c:	bf00      	nop
 800088e:	e7fd      	b.n	800088c <MemManage_Handler+0x4>

08000890 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000894:	bf00      	nop
 8000896:	e7fd      	b.n	8000894 <BusFault_Handler+0x4>

08000898 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800089c:	bf00      	nop
 800089e:	e7fd      	b.n	800089c <UsageFault_Handler+0x4>

080008a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008a4:	bf00      	nop
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bc80      	pop	{r7}
 80008aa:	4770      	bx	lr

080008ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008b0:	bf00      	nop
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bc80      	pop	{r7}
 80008b6:	4770      	bx	lr

080008b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008bc:	bf00      	nop
 80008be:	46bd      	mov	sp, r7
 80008c0:	bc80      	pop	{r7}
 80008c2:	4770      	bx	lr

080008c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008c8:	f000 fb70 	bl	8000fac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008cc:	bf00      	nop
 80008ce:	bd80      	pop	{r7, pc}

080008d0 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80008d4:	4802      	ldr	r0, [pc, #8]	@ (80008e0 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80008d6:	f000 ffa8 	bl	800182a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80008da:	bf00      	nop
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	20001078 	.word	0x20001078

080008e4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 80008e8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80008ec:	f000 fe60 	bl	80015b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80008f8:	4802      	ldr	r0, [pc, #8]	@ (8000904 <TIM2_IRQHandler+0x10>)
 80008fa:	f003 fbf5 	bl	80040e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80008fe:	bf00      	nop
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	200002d4 	.word	0x200002d4

08000908 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800090c:	4802      	ldr	r0, [pc, #8]	@ (8000918 <TIM3_IRQHandler+0x10>)
 800090e:	f003 fbeb 	bl	80040e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000912:	bf00      	nop
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	2000031c 	.word	0x2000031c

0800091c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000920:	4802      	ldr	r0, [pc, #8]	@ (800092c <TIM4_IRQHandler+0x10>)
 8000922:	f003 fbe1 	bl	80040e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000926:	bf00      	nop
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	20000364 	.word	0x20000364

08000930 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000934:	bf00      	nop
 8000936:	46bd      	mov	sp, r7
 8000938:	bc80      	pop	{r7}
 800093a:	4770      	bx	lr

0800093c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b096      	sub	sp, #88	@ 0x58
 8000940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000942:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000946:	2200      	movs	r2, #0
 8000948:	601a      	str	r2, [r3, #0]
 800094a:	605a      	str	r2, [r3, #4]
 800094c:	609a      	str	r2, [r3, #8]
 800094e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000950:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000954:	2200      	movs	r2, #0
 8000956:	601a      	str	r2, [r3, #0]
 8000958:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800095a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800095e:	2200      	movs	r2, #0
 8000960:	601a      	str	r2, [r3, #0]
 8000962:	605a      	str	r2, [r3, #4]
 8000964:	609a      	str	r2, [r3, #8]
 8000966:	60da      	str	r2, [r3, #12]
 8000968:	611a      	str	r2, [r3, #16]
 800096a:	615a      	str	r2, [r3, #20]
 800096c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800096e:	1d3b      	adds	r3, r7, #4
 8000970:	2220      	movs	r2, #32
 8000972:	2100      	movs	r1, #0
 8000974:	4618      	mov	r0, r3
 8000976:	f008 fd0f 	bl	8009398 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800097a:	4b4c      	ldr	r3, [pc, #304]	@ (8000aac <MX_TIM1_Init+0x170>)
 800097c:	4a4c      	ldr	r2, [pc, #304]	@ (8000ab0 <MX_TIM1_Init+0x174>)
 800097e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8000980:	4b4a      	ldr	r3, [pc, #296]	@ (8000aac <MX_TIM1_Init+0x170>)
 8000982:	2247      	movs	r2, #71	@ 0x47
 8000984:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000986:	4b49      	ldr	r3, [pc, #292]	@ (8000aac <MX_TIM1_Init+0x170>)
 8000988:	2200      	movs	r2, #0
 800098a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 800098c:	4b47      	ldr	r3, [pc, #284]	@ (8000aac <MX_TIM1_Init+0x170>)
 800098e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000992:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000994:	4b45      	ldr	r3, [pc, #276]	@ (8000aac <MX_TIM1_Init+0x170>)
 8000996:	2200      	movs	r2, #0
 8000998:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800099a:	4b44      	ldr	r3, [pc, #272]	@ (8000aac <MX_TIM1_Init+0x170>)
 800099c:	2200      	movs	r2, #0
 800099e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009a0:	4b42      	ldr	r3, [pc, #264]	@ (8000aac <MX_TIM1_Init+0x170>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80009a6:	4841      	ldr	r0, [pc, #260]	@ (8000aac <MX_TIM1_Init+0x170>)
 80009a8:	f003 f8a0 	bl	8003aec <HAL_TIM_Base_Init>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80009b2:	f7ff fea9 	bl	8000708 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80009bc:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80009c0:	4619      	mov	r1, r3
 80009c2:	483a      	ldr	r0, [pc, #232]	@ (8000aac <MX_TIM1_Init+0x170>)
 80009c4:	f003 fd5a 	bl	800447c <HAL_TIM_ConfigClockSource>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80009ce:	f7ff fe9b 	bl	8000708 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80009d2:	4836      	ldr	r0, [pc, #216]	@ (8000aac <MX_TIM1_Init+0x170>)
 80009d4:	f003 f8d9 	bl	8003b8a <HAL_TIM_PWM_Init>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80009de:	f7ff fe93 	bl	8000708 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009e2:	2300      	movs	r3, #0
 80009e4:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009e6:	2300      	movs	r3, #0
 80009e8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80009ea:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80009ee:	4619      	mov	r1, r3
 80009f0:	482e      	ldr	r0, [pc, #184]	@ (8000aac <MX_TIM1_Init+0x170>)
 80009f2:	f004 f8d3 	bl	8004b9c <HAL_TIMEx_MasterConfigSynchronization>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80009fc:	f7ff fe84 	bl	8000708 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a00:	2360      	movs	r3, #96	@ 0x60
 8000a02:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 6000;
 8000a04:	f241 7370 	movw	r3, #6000	@ 0x1770
 8000a08:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a12:	2300      	movs	r3, #0
 8000a14:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a16:	2300      	movs	r3, #0
 8000a18:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a22:	2200      	movs	r2, #0
 8000a24:	4619      	mov	r1, r3
 8000a26:	4821      	ldr	r0, [pc, #132]	@ (8000aac <MX_TIM1_Init+0x170>)
 8000a28:	f003 fc66 	bl	80042f8 <HAL_TIM_PWM_ConfigChannel>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8000a32:	f7ff fe69 	bl	8000708 <Error_Handler>
  }
  sConfigOC.Pulse = 3000;
 8000a36:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8000a3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a40:	2204      	movs	r2, #4
 8000a42:	4619      	mov	r1, r3
 8000a44:	4819      	ldr	r0, [pc, #100]	@ (8000aac <MX_TIM1_Init+0x170>)
 8000a46:	f003 fc57 	bl	80042f8 <HAL_TIM_PWM_ConfigChannel>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d001      	beq.n	8000a54 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8000a50:	f7ff fe5a 	bl	8000708 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a58:	2208      	movs	r2, #8
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	4813      	ldr	r0, [pc, #76]	@ (8000aac <MX_TIM1_Init+0x170>)
 8000a5e:	f003 fc4b 	bl	80042f8 <HAL_TIM_PWM_ConfigChannel>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <MX_TIM1_Init+0x130>
  {
    Error_Handler();
 8000a68:	f7ff fe4e 	bl	8000708 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000a70:	2300      	movs	r3, #0
 8000a72:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000a74:	2300      	movs	r3, #0
 8000a76:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a80:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a84:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000a86:	2300      	movs	r3, #0
 8000a88:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000a8a:	1d3b      	adds	r3, r7, #4
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	4807      	ldr	r0, [pc, #28]	@ (8000aac <MX_TIM1_Init+0x170>)
 8000a90:	f004 f8e2 	bl	8004c58 <HAL_TIMEx_ConfigBreakDeadTime>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <MX_TIM1_Init+0x162>
  {
    Error_Handler();
 8000a9a:	f7ff fe35 	bl	8000708 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000a9e:	4803      	ldr	r0, [pc, #12]	@ (8000aac <MX_TIM1_Init+0x170>)
 8000aa0:	f000 f9e4 	bl	8000e6c <HAL_TIM_MspPostInit>

}
 8000aa4:	bf00      	nop
 8000aa6:	3758      	adds	r7, #88	@ 0x58
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	2000028c 	.word	0x2000028c
 8000ab0:	40012c00 	.word	0x40012c00

08000ab4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b08c      	sub	sp, #48	@ 0x30
 8000ab8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000aba:	f107 030c 	add.w	r3, r7, #12
 8000abe:	2224      	movs	r2, #36	@ 0x24
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f008 fc68 	bl	8009398 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ac8:	1d3b      	adds	r3, r7, #4
 8000aca:	2200      	movs	r2, #0
 8000acc:	601a      	str	r2, [r3, #0]
 8000ace:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ad0:	4b21      	ldr	r3, [pc, #132]	@ (8000b58 <MX_TIM2_Init+0xa4>)
 8000ad2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ad6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000ad8:	4b1f      	ldr	r3, [pc, #124]	@ (8000b58 <MX_TIM2_Init+0xa4>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ade:	4b1e      	ldr	r3, [pc, #120]	@ (8000b58 <MX_TIM2_Init+0xa4>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000ae4:	4b1c      	ldr	r3, [pc, #112]	@ (8000b58 <MX_TIM2_Init+0xa4>)
 8000ae6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000aea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aec:	4b1a      	ldr	r3, [pc, #104]	@ (8000b58 <MX_TIM2_Init+0xa4>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000af2:	4b19      	ldr	r3, [pc, #100]	@ (8000b58 <MX_TIM2_Init+0xa4>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000af8:	2303      	movs	r3, #3
 8000afa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8000afc:	2302      	movs	r3, #2
 8000afe:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000b00:	2301      	movs	r3, #1
 8000b02:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000b04:	2300      	movs	r3, #0
 8000b06:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000b10:	2301      	movs	r3, #1
 8000b12:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000b14:	2300      	movs	r3, #0
 8000b16:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000b1c:	f107 030c 	add.w	r3, r7, #12
 8000b20:	4619      	mov	r1, r3
 8000b22:	480d      	ldr	r0, [pc, #52]	@ (8000b58 <MX_TIM2_Init+0xa4>)
 8000b24:	f003 f990 	bl	8003e48 <HAL_TIM_Encoder_Init>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8000b2e:	f7ff fdeb 	bl	8000708 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b32:	2300      	movs	r3, #0
 8000b34:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b36:	2300      	movs	r3, #0
 8000b38:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b3a:	1d3b      	adds	r3, r7, #4
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	4806      	ldr	r0, [pc, #24]	@ (8000b58 <MX_TIM2_Init+0xa4>)
 8000b40:	f004 f82c 	bl	8004b9c <HAL_TIMEx_MasterConfigSynchronization>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000b4a:	f7ff fddd 	bl	8000708 <Error_Handler>
  /* USER CODE BEGIN TIM2_Init 2 */
//  HAL_TIM_Base_Start_IT(&htim2); // Start the interrupt
//  HAL_TIM_Base_Start(&htim2); // Start the timer
  /* USER CODE END TIM2_Init 2 */

}
 8000b4e:	bf00      	nop
 8000b50:	3730      	adds	r7, #48	@ 0x30
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	200002d4 	.word	0x200002d4

08000b5c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b08c      	sub	sp, #48	@ 0x30
 8000b60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000b62:	f107 030c 	add.w	r3, r7, #12
 8000b66:	2224      	movs	r2, #36	@ 0x24
 8000b68:	2100      	movs	r1, #0
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f008 fc14 	bl	8009398 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b70:	1d3b      	adds	r3, r7, #4
 8000b72:	2200      	movs	r2, #0
 8000b74:	601a      	str	r2, [r3, #0]
 8000b76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b78:	4b20      	ldr	r3, [pc, #128]	@ (8000bfc <MX_TIM3_Init+0xa0>)
 8000b7a:	4a21      	ldr	r2, [pc, #132]	@ (8000c00 <MX_TIM3_Init+0xa4>)
 8000b7c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000b7e:	4b1f      	ldr	r3, [pc, #124]	@ (8000bfc <MX_TIM3_Init+0xa0>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b84:	4b1d      	ldr	r3, [pc, #116]	@ (8000bfc <MX_TIM3_Init+0xa0>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000b8a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bfc <MX_TIM3_Init+0xa0>)
 8000b8c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b90:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b92:	4b1a      	ldr	r3, [pc, #104]	@ (8000bfc <MX_TIM3_Init+0xa0>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b98:	4b18      	ldr	r3, [pc, #96]	@ (8000bfc <MX_TIM3_Init+0xa0>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000b9e:	2303      	movs	r3, #3
 8000ba0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000baa:	2300      	movs	r3, #0
 8000bac:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000bc2:	f107 030c 	add.w	r3, r7, #12
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	480c      	ldr	r0, [pc, #48]	@ (8000bfc <MX_TIM3_Init+0xa0>)
 8000bca:	f003 f93d 	bl	8003e48 <HAL_TIM_Encoder_Init>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d001      	beq.n	8000bd8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000bd4:	f7ff fd98 	bl	8000708 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000be0:	1d3b      	adds	r3, r7, #4
 8000be2:	4619      	mov	r1, r3
 8000be4:	4805      	ldr	r0, [pc, #20]	@ (8000bfc <MX_TIM3_Init+0xa0>)
 8000be6:	f003 ffd9 	bl	8004b9c <HAL_TIMEx_MasterConfigSynchronization>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000bf0:	f7ff fd8a 	bl	8000708 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000bf4:	bf00      	nop
 8000bf6:	3730      	adds	r7, #48	@ 0x30
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	2000031c 	.word	0x2000031c
 8000c00:	40000400 	.word	0x40000400

08000c04 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b08c      	sub	sp, #48	@ 0x30
 8000c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000c0a:	f107 030c 	add.w	r3, r7, #12
 8000c0e:	2224      	movs	r2, #36	@ 0x24
 8000c10:	2100      	movs	r1, #0
 8000c12:	4618      	mov	r0, r3
 8000c14:	f008 fbc0 	bl	8009398 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c18:	1d3b      	adds	r3, r7, #4
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	601a      	str	r2, [r3, #0]
 8000c1e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000c20:	4b20      	ldr	r3, [pc, #128]	@ (8000ca4 <MX_TIM4_Init+0xa0>)
 8000c22:	4a21      	ldr	r2, [pc, #132]	@ (8000ca8 <MX_TIM4_Init+0xa4>)
 8000c24:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000c26:	4b1f      	ldr	r3, [pc, #124]	@ (8000ca4 <MX_TIM4_Init+0xa0>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c2c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ca4 <MX_TIM4_Init+0xa0>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000c32:	4b1c      	ldr	r3, [pc, #112]	@ (8000ca4 <MX_TIM4_Init+0xa0>)
 8000c34:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c38:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c3a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ca4 <MX_TIM4_Init+0xa0>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c40:	4b18      	ldr	r3, [pc, #96]	@ (8000ca4 <MX_TIM4_Init+0xa0>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000c46:	2303      	movs	r3, #3
 8000c48:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000c52:	2300      	movs	r3, #0
 8000c54:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000c56:	2300      	movs	r3, #0
 8000c58:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8000c5a:	2302      	movs	r3, #2
 8000c5c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000c62:	2300      	movs	r3, #0
 8000c64:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000c66:	2300      	movs	r3, #0
 8000c68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000c6a:	f107 030c 	add.w	r3, r7, #12
 8000c6e:	4619      	mov	r1, r3
 8000c70:	480c      	ldr	r0, [pc, #48]	@ (8000ca4 <MX_TIM4_Init+0xa0>)
 8000c72:	f003 f8e9 	bl	8003e48 <HAL_TIM_Encoder_Init>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8000c7c:	f7ff fd44 	bl	8000708 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c80:	2300      	movs	r3, #0
 8000c82:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c84:	2300      	movs	r3, #0
 8000c86:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000c88:	1d3b      	adds	r3, r7, #4
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	4805      	ldr	r0, [pc, #20]	@ (8000ca4 <MX_TIM4_Init+0xa0>)
 8000c8e:	f003 ff85 	bl	8004b9c <HAL_TIMEx_MasterConfigSynchronization>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8000c98:	f7ff fd36 	bl	8000708 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000c9c:	bf00      	nop
 8000c9e:	3730      	adds	r7, #48	@ 0x30
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	20000364 	.word	0x20000364
 8000ca8:	40000800 	.word	0x40000800

08000cac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b085      	sub	sp, #20
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a09      	ldr	r2, [pc, #36]	@ (8000ce0 <HAL_TIM_Base_MspInit+0x34>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d10b      	bne.n	8000cd6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000cbe:	4b09      	ldr	r3, [pc, #36]	@ (8000ce4 <HAL_TIM_Base_MspInit+0x38>)
 8000cc0:	699b      	ldr	r3, [r3, #24]
 8000cc2:	4a08      	ldr	r2, [pc, #32]	@ (8000ce4 <HAL_TIM_Base_MspInit+0x38>)
 8000cc4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000cc8:	6193      	str	r3, [r2, #24]
 8000cca:	4b06      	ldr	r3, [pc, #24]	@ (8000ce4 <HAL_TIM_Base_MspInit+0x38>)
 8000ccc:	699b      	ldr	r3, [r3, #24]
 8000cce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000cd2:	60fb      	str	r3, [r7, #12]
 8000cd4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000cd6:	bf00      	nop
 8000cd8:	3714      	adds	r7, #20
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bc80      	pop	{r7}
 8000cde:	4770      	bx	lr
 8000ce0:	40012c00 	.word	0x40012c00
 8000ce4:	40021000 	.word	0x40021000

08000ce8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b08e      	sub	sp, #56	@ 0x38
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	601a      	str	r2, [r3, #0]
 8000cf8:	605a      	str	r2, [r3, #4]
 8000cfa:	609a      	str	r2, [r3, #8]
 8000cfc:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d06:	d12c      	bne.n	8000d62 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d08:	4b52      	ldr	r3, [pc, #328]	@ (8000e54 <HAL_TIM_Encoder_MspInit+0x16c>)
 8000d0a:	69db      	ldr	r3, [r3, #28]
 8000d0c:	4a51      	ldr	r2, [pc, #324]	@ (8000e54 <HAL_TIM_Encoder_MspInit+0x16c>)
 8000d0e:	f043 0301 	orr.w	r3, r3, #1
 8000d12:	61d3      	str	r3, [r2, #28]
 8000d14:	4b4f      	ldr	r3, [pc, #316]	@ (8000e54 <HAL_TIM_Encoder_MspInit+0x16c>)
 8000d16:	69db      	ldr	r3, [r3, #28]
 8000d18:	f003 0301 	and.w	r3, r3, #1
 8000d1c:	623b      	str	r3, [r7, #32]
 8000d1e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d20:	4b4c      	ldr	r3, [pc, #304]	@ (8000e54 <HAL_TIM_Encoder_MspInit+0x16c>)
 8000d22:	699b      	ldr	r3, [r3, #24]
 8000d24:	4a4b      	ldr	r2, [pc, #300]	@ (8000e54 <HAL_TIM_Encoder_MspInit+0x16c>)
 8000d26:	f043 0304 	orr.w	r3, r3, #4
 8000d2a:	6193      	str	r3, [r2, #24]
 8000d2c:	4b49      	ldr	r3, [pc, #292]	@ (8000e54 <HAL_TIM_Encoder_MspInit+0x16c>)
 8000d2e:	699b      	ldr	r3, [r3, #24]
 8000d30:	f003 0304 	and.w	r3, r3, #4
 8000d34:	61fb      	str	r3, [r7, #28]
 8000d36:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = TIM2_CH1_ME1_ChA_Pin|TIM2_CH2_ME1_ChB_Pin;
 8000d38:	2303      	movs	r3, #3
 8000d3a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d40:	2300      	movs	r3, #0
 8000d42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d48:	4619      	mov	r1, r3
 8000d4a:	4843      	ldr	r0, [pc, #268]	@ (8000e58 <HAL_TIM_Encoder_MspInit+0x170>)
 8000d4c:	f000 fa7c 	bl	8001248 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000d50:	2200      	movs	r2, #0
 8000d52:	2100      	movs	r1, #0
 8000d54:	201c      	movs	r0, #28
 8000d56:	f000 fa40 	bl	80011da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000d5a:	201c      	movs	r0, #28
 8000d5c:	f000 fa59 	bl	8001212 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8000d60:	e074      	b.n	8000e4c <HAL_TIM_Encoder_MspInit+0x164>
  else if(tim_encoderHandle->Instance==TIM3)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4a3d      	ldr	r2, [pc, #244]	@ (8000e5c <HAL_TIM_Encoder_MspInit+0x174>)
 8000d68:	4293      	cmp	r3, r2
 8000d6a:	d13e      	bne.n	8000dea <HAL_TIM_Encoder_MspInit+0x102>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000d6c:	4b39      	ldr	r3, [pc, #228]	@ (8000e54 <HAL_TIM_Encoder_MspInit+0x16c>)
 8000d6e:	69db      	ldr	r3, [r3, #28]
 8000d70:	4a38      	ldr	r2, [pc, #224]	@ (8000e54 <HAL_TIM_Encoder_MspInit+0x16c>)
 8000d72:	f043 0302 	orr.w	r3, r3, #2
 8000d76:	61d3      	str	r3, [r2, #28]
 8000d78:	4b36      	ldr	r3, [pc, #216]	@ (8000e54 <HAL_TIM_Encoder_MspInit+0x16c>)
 8000d7a:	69db      	ldr	r3, [r3, #28]
 8000d7c:	f003 0302 	and.w	r3, r3, #2
 8000d80:	61bb      	str	r3, [r7, #24]
 8000d82:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d84:	4b33      	ldr	r3, [pc, #204]	@ (8000e54 <HAL_TIM_Encoder_MspInit+0x16c>)
 8000d86:	699b      	ldr	r3, [r3, #24]
 8000d88:	4a32      	ldr	r2, [pc, #200]	@ (8000e54 <HAL_TIM_Encoder_MspInit+0x16c>)
 8000d8a:	f043 0308 	orr.w	r3, r3, #8
 8000d8e:	6193      	str	r3, [r2, #24]
 8000d90:	4b30      	ldr	r3, [pc, #192]	@ (8000e54 <HAL_TIM_Encoder_MspInit+0x16c>)
 8000d92:	699b      	ldr	r3, [r3, #24]
 8000d94:	f003 0308 	and.w	r3, r3, #8
 8000d98:	617b      	str	r3, [r7, #20]
 8000d9a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = TIM3_CH1_ME2_ChA_Pin|TIM3_CH2_ME2_ChB_Pin;
 8000d9c:	2330      	movs	r3, #48	@ 0x30
 8000d9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000da0:	2300      	movs	r3, #0
 8000da2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	2300      	movs	r3, #0
 8000da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dac:	4619      	mov	r1, r3
 8000dae:	482c      	ldr	r0, [pc, #176]	@ (8000e60 <HAL_TIM_Encoder_MspInit+0x178>)
 8000db0:	f000 fa4a 	bl	8001248 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8000db4:	4b2b      	ldr	r3, [pc, #172]	@ (8000e64 <HAL_TIM_Encoder_MspInit+0x17c>)
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	637b      	str	r3, [r7, #52]	@ 0x34
 8000dba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000dbc:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000dc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8000dc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000dc4:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000dc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8000dca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000dcc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000dd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8000dd2:	4a24      	ldr	r2, [pc, #144]	@ (8000e64 <HAL_TIM_Encoder_MspInit+0x17c>)
 8000dd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000dd6:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000dd8:	2200      	movs	r2, #0
 8000dda:	2100      	movs	r1, #0
 8000ddc:	201d      	movs	r0, #29
 8000dde:	f000 f9fc 	bl	80011da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000de2:	201d      	movs	r0, #29
 8000de4:	f000 fa15 	bl	8001212 <HAL_NVIC_EnableIRQ>
}
 8000de8:	e030      	b.n	8000e4c <HAL_TIM_Encoder_MspInit+0x164>
  else if(tim_encoderHandle->Instance==TIM4)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4a1e      	ldr	r2, [pc, #120]	@ (8000e68 <HAL_TIM_Encoder_MspInit+0x180>)
 8000df0:	4293      	cmp	r3, r2
 8000df2:	d12b      	bne.n	8000e4c <HAL_TIM_Encoder_MspInit+0x164>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000df4:	4b17      	ldr	r3, [pc, #92]	@ (8000e54 <HAL_TIM_Encoder_MspInit+0x16c>)
 8000df6:	69db      	ldr	r3, [r3, #28]
 8000df8:	4a16      	ldr	r2, [pc, #88]	@ (8000e54 <HAL_TIM_Encoder_MspInit+0x16c>)
 8000dfa:	f043 0304 	orr.w	r3, r3, #4
 8000dfe:	61d3      	str	r3, [r2, #28]
 8000e00:	4b14      	ldr	r3, [pc, #80]	@ (8000e54 <HAL_TIM_Encoder_MspInit+0x16c>)
 8000e02:	69db      	ldr	r3, [r3, #28]
 8000e04:	f003 0304 	and.w	r3, r3, #4
 8000e08:	613b      	str	r3, [r7, #16]
 8000e0a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e0c:	4b11      	ldr	r3, [pc, #68]	@ (8000e54 <HAL_TIM_Encoder_MspInit+0x16c>)
 8000e0e:	699b      	ldr	r3, [r3, #24]
 8000e10:	4a10      	ldr	r2, [pc, #64]	@ (8000e54 <HAL_TIM_Encoder_MspInit+0x16c>)
 8000e12:	f043 0308 	orr.w	r3, r3, #8
 8000e16:	6193      	str	r3, [r2, #24]
 8000e18:	4b0e      	ldr	r3, [pc, #56]	@ (8000e54 <HAL_TIM_Encoder_MspInit+0x16c>)
 8000e1a:	699b      	ldr	r3, [r3, #24]
 8000e1c:	f003 0308 	and.w	r3, r3, #8
 8000e20:	60fb      	str	r3, [r7, #12]
 8000e22:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM4_CH1_ME3_ChA_Pin|TIM4_CH2_ME3_ChB_Pin;
 8000e24:	23c0      	movs	r3, #192	@ 0xc0
 8000e26:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e34:	4619      	mov	r1, r3
 8000e36:	480a      	ldr	r0, [pc, #40]	@ (8000e60 <HAL_TIM_Encoder_MspInit+0x178>)
 8000e38:	f000 fa06 	bl	8001248 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	2100      	movs	r1, #0
 8000e40:	201e      	movs	r0, #30
 8000e42:	f000 f9ca 	bl	80011da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000e46:	201e      	movs	r0, #30
 8000e48:	f000 f9e3 	bl	8001212 <HAL_NVIC_EnableIRQ>
}
 8000e4c:	bf00      	nop
 8000e4e:	3738      	adds	r7, #56	@ 0x38
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	40021000 	.word	0x40021000
 8000e58:	40010800 	.word	0x40010800
 8000e5c:	40000400 	.word	0x40000400
 8000e60:	40010c00 	.word	0x40010c00
 8000e64:	40010000 	.word	0x40010000
 8000e68:	40000800 	.word	0x40000800

08000e6c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b088      	sub	sp, #32
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e74:	f107 0310 	add.w	r3, r7, #16
 8000e78:	2200      	movs	r2, #0
 8000e7a:	601a      	str	r2, [r3, #0]
 8000e7c:	605a      	str	r2, [r3, #4]
 8000e7e:	609a      	str	r2, [r3, #8]
 8000e80:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4a10      	ldr	r2, [pc, #64]	@ (8000ec8 <HAL_TIM_MspPostInit+0x5c>)
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	d118      	bne.n	8000ebe <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000ecc <HAL_TIM_MspPostInit+0x60>)
 8000e8e:	699b      	ldr	r3, [r3, #24]
 8000e90:	4a0e      	ldr	r2, [pc, #56]	@ (8000ecc <HAL_TIM_MspPostInit+0x60>)
 8000e92:	f043 0304 	orr.w	r3, r3, #4
 8000e96:	6193      	str	r3, [r2, #24]
 8000e98:	4b0c      	ldr	r3, [pc, #48]	@ (8000ecc <HAL_TIM_MspPostInit+0x60>)
 8000e9a:	699b      	ldr	r3, [r3, #24]
 8000e9c:	f003 0304 	and.w	r3, r3, #4
 8000ea0:	60fb      	str	r3, [r7, #12]
 8000ea2:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = TIM1_CH1__PWM_Motor_1_Pin|TIM1_CH2__PWM_Motor_2_Pin|TIM1_CH3__PWM_Motor_3_Pin;
 8000ea4:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000ea8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eaa:	2302      	movs	r3, #2
 8000eac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eae:	2302      	movs	r3, #2
 8000eb0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb2:	f107 0310 	add.w	r3, r7, #16
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	4805      	ldr	r0, [pc, #20]	@ (8000ed0 <HAL_TIM_MspPostInit+0x64>)
 8000eba:	f000 f9c5 	bl	8001248 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000ebe:	bf00      	nop
 8000ec0:	3720      	adds	r7, #32
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	40012c00 	.word	0x40012c00
 8000ecc:	40021000 	.word	0x40021000
 8000ed0:	40010800 	.word	0x40010800

08000ed4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ed4:	f7ff fd2c 	bl	8000930 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ed8:	480b      	ldr	r0, [pc, #44]	@ (8000f08 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000eda:	490c      	ldr	r1, [pc, #48]	@ (8000f0c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000edc:	4a0c      	ldr	r2, [pc, #48]	@ (8000f10 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000ede:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ee0:	e002      	b.n	8000ee8 <LoopCopyDataInit>

08000ee2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ee2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ee4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ee6:	3304      	adds	r3, #4

08000ee8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ee8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000eec:	d3f9      	bcc.n	8000ee2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eee:	4a09      	ldr	r2, [pc, #36]	@ (8000f14 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000ef0:	4c09      	ldr	r4, [pc, #36]	@ (8000f18 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ef2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ef4:	e001      	b.n	8000efa <LoopFillZerobss>

08000ef6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ef6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ef8:	3204      	adds	r2, #4

08000efa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000efa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000efc:	d3fb      	bcc.n	8000ef6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000efe:	f008 fa53 	bl	80093a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f02:	f7ff fb19 	bl	8000538 <main>
  bx lr
 8000f06:	4770      	bx	lr
  ldr r0, =_sdata
 8000f08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f0c:	20000188 	.word	0x20000188
  ldr r2, =_sidata
 8000f10:	0800947c 	.word	0x0800947c
  ldr r2, =_sbss
 8000f14:	20000188 	.word	0x20000188
  ldr r4, =_ebss
 8000f18:	20001588 	.word	0x20001588

08000f1c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f1c:	e7fe      	b.n	8000f1c <ADC1_2_IRQHandler>
	...

08000f20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f24:	4b08      	ldr	r3, [pc, #32]	@ (8000f48 <HAL_Init+0x28>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a07      	ldr	r2, [pc, #28]	@ (8000f48 <HAL_Init+0x28>)
 8000f2a:	f043 0310 	orr.w	r3, r3, #16
 8000f2e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f30:	2003      	movs	r0, #3
 8000f32:	f000 f947 	bl	80011c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f36:	200f      	movs	r0, #15
 8000f38:	f000 f808 	bl	8000f4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f3c:	f7ff fc6a 	bl	8000814 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f40:	2300      	movs	r3, #0
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	40022000 	.word	0x40022000

08000f4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f54:	4b12      	ldr	r3, [pc, #72]	@ (8000fa0 <HAL_InitTick+0x54>)
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	4b12      	ldr	r3, [pc, #72]	@ (8000fa4 <HAL_InitTick+0x58>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f62:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f000 f95f 	bl	800122e <HAL_SYSTICK_Config>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d001      	beq.n	8000f7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
 8000f78:	e00e      	b.n	8000f98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	2b0f      	cmp	r3, #15
 8000f7e:	d80a      	bhi.n	8000f96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f80:	2200      	movs	r2, #0
 8000f82:	6879      	ldr	r1, [r7, #4]
 8000f84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f88:	f000 f927 	bl	80011da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f8c:	4a06      	ldr	r2, [pc, #24]	@ (8000fa8 <HAL_InitTick+0x5c>)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f92:	2300      	movs	r3, #0
 8000f94:	e000      	b.n	8000f98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f96:	2301      	movs	r3, #1
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	3708      	adds	r7, #8
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	2000000c 	.word	0x2000000c
 8000fa4:	20000014 	.word	0x20000014
 8000fa8:	20000010 	.word	0x20000010

08000fac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fb0:	4b05      	ldr	r3, [pc, #20]	@ (8000fc8 <HAL_IncTick+0x1c>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	4b05      	ldr	r3, [pc, #20]	@ (8000fcc <HAL_IncTick+0x20>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	4413      	add	r3, r2
 8000fbc:	4a03      	ldr	r2, [pc, #12]	@ (8000fcc <HAL_IncTick+0x20>)
 8000fbe:	6013      	str	r3, [r2, #0]
}
 8000fc0:	bf00      	nop
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bc80      	pop	{r7}
 8000fc6:	4770      	bx	lr
 8000fc8:	20000014 	.word	0x20000014
 8000fcc:	200003ac 	.word	0x200003ac

08000fd0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fd4:	4b02      	ldr	r3, [pc, #8]	@ (8000fe0 <HAL_GetTick+0x10>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bc80      	pop	{r7}
 8000fde:	4770      	bx	lr
 8000fe0:	200003ac 	.word	0x200003ac

08000fe4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fec:	f7ff fff0 	bl	8000fd0 <HAL_GetTick>
 8000ff0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000ffc:	d005      	beq.n	800100a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8001028 <HAL_Delay+0x44>)
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	461a      	mov	r2, r3
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	4413      	add	r3, r2
 8001008:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800100a:	bf00      	nop
 800100c:	f7ff ffe0 	bl	8000fd0 <HAL_GetTick>
 8001010:	4602      	mov	r2, r0
 8001012:	68bb      	ldr	r3, [r7, #8]
 8001014:	1ad3      	subs	r3, r2, r3
 8001016:	68fa      	ldr	r2, [r7, #12]
 8001018:	429a      	cmp	r2, r3
 800101a:	d8f7      	bhi.n	800100c <HAL_Delay+0x28>
  {
  }
}
 800101c:	bf00      	nop
 800101e:	bf00      	nop
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	20000014 	.word	0x20000014

0800102c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800102c:	b480      	push	{r7}
 800102e:	b085      	sub	sp, #20
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	f003 0307 	and.w	r3, r3, #7
 800103a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800103c:	4b0c      	ldr	r3, [pc, #48]	@ (8001070 <__NVIC_SetPriorityGrouping+0x44>)
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001042:	68ba      	ldr	r2, [r7, #8]
 8001044:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001048:	4013      	ands	r3, r2
 800104a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001054:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001058:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800105c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800105e:	4a04      	ldr	r2, [pc, #16]	@ (8001070 <__NVIC_SetPriorityGrouping+0x44>)
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	60d3      	str	r3, [r2, #12]
}
 8001064:	bf00      	nop
 8001066:	3714      	adds	r7, #20
 8001068:	46bd      	mov	sp, r7
 800106a:	bc80      	pop	{r7}
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	e000ed00 	.word	0xe000ed00

08001074 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001078:	4b04      	ldr	r3, [pc, #16]	@ (800108c <__NVIC_GetPriorityGrouping+0x18>)
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	0a1b      	lsrs	r3, r3, #8
 800107e:	f003 0307 	and.w	r3, r3, #7
}
 8001082:	4618      	mov	r0, r3
 8001084:	46bd      	mov	sp, r7
 8001086:	bc80      	pop	{r7}
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	e000ed00 	.word	0xe000ed00

08001090 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	4603      	mov	r3, r0
 8001098:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800109a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	db0b      	blt.n	80010ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010a2:	79fb      	ldrb	r3, [r7, #7]
 80010a4:	f003 021f 	and.w	r2, r3, #31
 80010a8:	4906      	ldr	r1, [pc, #24]	@ (80010c4 <__NVIC_EnableIRQ+0x34>)
 80010aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ae:	095b      	lsrs	r3, r3, #5
 80010b0:	2001      	movs	r0, #1
 80010b2:	fa00 f202 	lsl.w	r2, r0, r2
 80010b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80010ba:	bf00      	nop
 80010bc:	370c      	adds	r7, #12
 80010be:	46bd      	mov	sp, r7
 80010c0:	bc80      	pop	{r7}
 80010c2:	4770      	bx	lr
 80010c4:	e000e100 	.word	0xe000e100

080010c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	6039      	str	r1, [r7, #0]
 80010d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	db0a      	blt.n	80010f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	b2da      	uxtb	r2, r3
 80010e0:	490c      	ldr	r1, [pc, #48]	@ (8001114 <__NVIC_SetPriority+0x4c>)
 80010e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e6:	0112      	lsls	r2, r2, #4
 80010e8:	b2d2      	uxtb	r2, r2
 80010ea:	440b      	add	r3, r1
 80010ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010f0:	e00a      	b.n	8001108 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	b2da      	uxtb	r2, r3
 80010f6:	4908      	ldr	r1, [pc, #32]	@ (8001118 <__NVIC_SetPriority+0x50>)
 80010f8:	79fb      	ldrb	r3, [r7, #7]
 80010fa:	f003 030f 	and.w	r3, r3, #15
 80010fe:	3b04      	subs	r3, #4
 8001100:	0112      	lsls	r2, r2, #4
 8001102:	b2d2      	uxtb	r2, r2
 8001104:	440b      	add	r3, r1
 8001106:	761a      	strb	r2, [r3, #24]
}
 8001108:	bf00      	nop
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	bc80      	pop	{r7}
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	e000e100 	.word	0xe000e100
 8001118:	e000ed00 	.word	0xe000ed00

0800111c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800111c:	b480      	push	{r7}
 800111e:	b089      	sub	sp, #36	@ 0x24
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	f003 0307 	and.w	r3, r3, #7
 800112e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	f1c3 0307 	rsb	r3, r3, #7
 8001136:	2b04      	cmp	r3, #4
 8001138:	bf28      	it	cs
 800113a:	2304      	movcs	r3, #4
 800113c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	3304      	adds	r3, #4
 8001142:	2b06      	cmp	r3, #6
 8001144:	d902      	bls.n	800114c <NVIC_EncodePriority+0x30>
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	3b03      	subs	r3, #3
 800114a:	e000      	b.n	800114e <NVIC_EncodePriority+0x32>
 800114c:	2300      	movs	r3, #0
 800114e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001150:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	43da      	mvns	r2, r3
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	401a      	ands	r2, r3
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001164:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	fa01 f303 	lsl.w	r3, r1, r3
 800116e:	43d9      	mvns	r1, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001174:	4313      	orrs	r3, r2
         );
}
 8001176:	4618      	mov	r0, r3
 8001178:	3724      	adds	r7, #36	@ 0x24
 800117a:	46bd      	mov	sp, r7
 800117c:	bc80      	pop	{r7}
 800117e:	4770      	bx	lr

08001180 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	3b01      	subs	r3, #1
 800118c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001190:	d301      	bcc.n	8001196 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001192:	2301      	movs	r3, #1
 8001194:	e00f      	b.n	80011b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001196:	4a0a      	ldr	r2, [pc, #40]	@ (80011c0 <SysTick_Config+0x40>)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	3b01      	subs	r3, #1
 800119c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800119e:	210f      	movs	r1, #15
 80011a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80011a4:	f7ff ff90 	bl	80010c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011a8:	4b05      	ldr	r3, [pc, #20]	@ (80011c0 <SysTick_Config+0x40>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011ae:	4b04      	ldr	r3, [pc, #16]	@ (80011c0 <SysTick_Config+0x40>)
 80011b0:	2207      	movs	r2, #7
 80011b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011b4:	2300      	movs	r3, #0
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	e000e010 	.word	0xe000e010

080011c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f7ff ff2d 	bl	800102c <__NVIC_SetPriorityGrouping>
}
 80011d2:	bf00      	nop
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}

080011da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011da:	b580      	push	{r7, lr}
 80011dc:	b086      	sub	sp, #24
 80011de:	af00      	add	r7, sp, #0
 80011e0:	4603      	mov	r3, r0
 80011e2:	60b9      	str	r1, [r7, #8]
 80011e4:	607a      	str	r2, [r7, #4]
 80011e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011e8:	2300      	movs	r3, #0
 80011ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011ec:	f7ff ff42 	bl	8001074 <__NVIC_GetPriorityGrouping>
 80011f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011f2:	687a      	ldr	r2, [r7, #4]
 80011f4:	68b9      	ldr	r1, [r7, #8]
 80011f6:	6978      	ldr	r0, [r7, #20]
 80011f8:	f7ff ff90 	bl	800111c <NVIC_EncodePriority>
 80011fc:	4602      	mov	r2, r0
 80011fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001202:	4611      	mov	r1, r2
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff ff5f 	bl	80010c8 <__NVIC_SetPriority>
}
 800120a:	bf00      	nop
 800120c:	3718      	adds	r7, #24
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}

08001212 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001212:	b580      	push	{r7, lr}
 8001214:	b082      	sub	sp, #8
 8001216:	af00      	add	r7, sp, #0
 8001218:	4603      	mov	r3, r0
 800121a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800121c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff ff35 	bl	8001090 <__NVIC_EnableIRQ>
}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}

0800122e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800122e:	b580      	push	{r7, lr}
 8001230:	b082      	sub	sp, #8
 8001232:	af00      	add	r7, sp, #0
 8001234:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f7ff ffa2 	bl	8001180 <SysTick_Config>
 800123c:	4603      	mov	r3, r0
}
 800123e:	4618      	mov	r0, r3
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
	...

08001248 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001248:	b480      	push	{r7}
 800124a:	b08b      	sub	sp, #44	@ 0x2c
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001252:	2300      	movs	r3, #0
 8001254:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001256:	2300      	movs	r3, #0
 8001258:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800125a:	e169      	b.n	8001530 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800125c:	2201      	movs	r2, #1
 800125e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	69fa      	ldr	r2, [r7, #28]
 800126c:	4013      	ands	r3, r2
 800126e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	429a      	cmp	r2, r3
 8001276:	f040 8158 	bne.w	800152a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	4a9a      	ldr	r2, [pc, #616]	@ (80014e8 <HAL_GPIO_Init+0x2a0>)
 8001280:	4293      	cmp	r3, r2
 8001282:	d05e      	beq.n	8001342 <HAL_GPIO_Init+0xfa>
 8001284:	4a98      	ldr	r2, [pc, #608]	@ (80014e8 <HAL_GPIO_Init+0x2a0>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d875      	bhi.n	8001376 <HAL_GPIO_Init+0x12e>
 800128a:	4a98      	ldr	r2, [pc, #608]	@ (80014ec <HAL_GPIO_Init+0x2a4>)
 800128c:	4293      	cmp	r3, r2
 800128e:	d058      	beq.n	8001342 <HAL_GPIO_Init+0xfa>
 8001290:	4a96      	ldr	r2, [pc, #600]	@ (80014ec <HAL_GPIO_Init+0x2a4>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d86f      	bhi.n	8001376 <HAL_GPIO_Init+0x12e>
 8001296:	4a96      	ldr	r2, [pc, #600]	@ (80014f0 <HAL_GPIO_Init+0x2a8>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d052      	beq.n	8001342 <HAL_GPIO_Init+0xfa>
 800129c:	4a94      	ldr	r2, [pc, #592]	@ (80014f0 <HAL_GPIO_Init+0x2a8>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d869      	bhi.n	8001376 <HAL_GPIO_Init+0x12e>
 80012a2:	4a94      	ldr	r2, [pc, #592]	@ (80014f4 <HAL_GPIO_Init+0x2ac>)
 80012a4:	4293      	cmp	r3, r2
 80012a6:	d04c      	beq.n	8001342 <HAL_GPIO_Init+0xfa>
 80012a8:	4a92      	ldr	r2, [pc, #584]	@ (80014f4 <HAL_GPIO_Init+0x2ac>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d863      	bhi.n	8001376 <HAL_GPIO_Init+0x12e>
 80012ae:	4a92      	ldr	r2, [pc, #584]	@ (80014f8 <HAL_GPIO_Init+0x2b0>)
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d046      	beq.n	8001342 <HAL_GPIO_Init+0xfa>
 80012b4:	4a90      	ldr	r2, [pc, #576]	@ (80014f8 <HAL_GPIO_Init+0x2b0>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d85d      	bhi.n	8001376 <HAL_GPIO_Init+0x12e>
 80012ba:	2b12      	cmp	r3, #18
 80012bc:	d82a      	bhi.n	8001314 <HAL_GPIO_Init+0xcc>
 80012be:	2b12      	cmp	r3, #18
 80012c0:	d859      	bhi.n	8001376 <HAL_GPIO_Init+0x12e>
 80012c2:	a201      	add	r2, pc, #4	@ (adr r2, 80012c8 <HAL_GPIO_Init+0x80>)
 80012c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012c8:	08001343 	.word	0x08001343
 80012cc:	0800131d 	.word	0x0800131d
 80012d0:	0800132f 	.word	0x0800132f
 80012d4:	08001371 	.word	0x08001371
 80012d8:	08001377 	.word	0x08001377
 80012dc:	08001377 	.word	0x08001377
 80012e0:	08001377 	.word	0x08001377
 80012e4:	08001377 	.word	0x08001377
 80012e8:	08001377 	.word	0x08001377
 80012ec:	08001377 	.word	0x08001377
 80012f0:	08001377 	.word	0x08001377
 80012f4:	08001377 	.word	0x08001377
 80012f8:	08001377 	.word	0x08001377
 80012fc:	08001377 	.word	0x08001377
 8001300:	08001377 	.word	0x08001377
 8001304:	08001377 	.word	0x08001377
 8001308:	08001377 	.word	0x08001377
 800130c:	08001325 	.word	0x08001325
 8001310:	08001339 	.word	0x08001339
 8001314:	4a79      	ldr	r2, [pc, #484]	@ (80014fc <HAL_GPIO_Init+0x2b4>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d013      	beq.n	8001342 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800131a:	e02c      	b.n	8001376 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	623b      	str	r3, [r7, #32]
          break;
 8001322:	e029      	b.n	8001378 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	68db      	ldr	r3, [r3, #12]
 8001328:	3304      	adds	r3, #4
 800132a:	623b      	str	r3, [r7, #32]
          break;
 800132c:	e024      	b.n	8001378 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	68db      	ldr	r3, [r3, #12]
 8001332:	3308      	adds	r3, #8
 8001334:	623b      	str	r3, [r7, #32]
          break;
 8001336:	e01f      	b.n	8001378 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	68db      	ldr	r3, [r3, #12]
 800133c:	330c      	adds	r3, #12
 800133e:	623b      	str	r3, [r7, #32]
          break;
 8001340:	e01a      	b.n	8001378 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d102      	bne.n	8001350 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800134a:	2304      	movs	r3, #4
 800134c:	623b      	str	r3, [r7, #32]
          break;
 800134e:	e013      	b.n	8001378 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	2b01      	cmp	r3, #1
 8001356:	d105      	bne.n	8001364 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001358:	2308      	movs	r3, #8
 800135a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	69fa      	ldr	r2, [r7, #28]
 8001360:	611a      	str	r2, [r3, #16]
          break;
 8001362:	e009      	b.n	8001378 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001364:	2308      	movs	r3, #8
 8001366:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	69fa      	ldr	r2, [r7, #28]
 800136c:	615a      	str	r2, [r3, #20]
          break;
 800136e:	e003      	b.n	8001378 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001370:	2300      	movs	r3, #0
 8001372:	623b      	str	r3, [r7, #32]
          break;
 8001374:	e000      	b.n	8001378 <HAL_GPIO_Init+0x130>
          break;
 8001376:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001378:	69bb      	ldr	r3, [r7, #24]
 800137a:	2bff      	cmp	r3, #255	@ 0xff
 800137c:	d801      	bhi.n	8001382 <HAL_GPIO_Init+0x13a>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	e001      	b.n	8001386 <HAL_GPIO_Init+0x13e>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	3304      	adds	r3, #4
 8001386:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001388:	69bb      	ldr	r3, [r7, #24]
 800138a:	2bff      	cmp	r3, #255	@ 0xff
 800138c:	d802      	bhi.n	8001394 <HAL_GPIO_Init+0x14c>
 800138e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	e002      	b.n	800139a <HAL_GPIO_Init+0x152>
 8001394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001396:	3b08      	subs	r3, #8
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	210f      	movs	r1, #15
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	fa01 f303 	lsl.w	r3, r1, r3
 80013a8:	43db      	mvns	r3, r3
 80013aa:	401a      	ands	r2, r3
 80013ac:	6a39      	ldr	r1, [r7, #32]
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	fa01 f303 	lsl.w	r3, r1, r3
 80013b4:	431a      	orrs	r2, r3
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	f000 80b1 	beq.w	800152a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80013c8:	4b4d      	ldr	r3, [pc, #308]	@ (8001500 <HAL_GPIO_Init+0x2b8>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	4a4c      	ldr	r2, [pc, #304]	@ (8001500 <HAL_GPIO_Init+0x2b8>)
 80013ce:	f043 0301 	orr.w	r3, r3, #1
 80013d2:	6193      	str	r3, [r2, #24]
 80013d4:	4b4a      	ldr	r3, [pc, #296]	@ (8001500 <HAL_GPIO_Init+0x2b8>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	f003 0301 	and.w	r3, r3, #1
 80013dc:	60bb      	str	r3, [r7, #8]
 80013de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80013e0:	4a48      	ldr	r2, [pc, #288]	@ (8001504 <HAL_GPIO_Init+0x2bc>)
 80013e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013e4:	089b      	lsrs	r3, r3, #2
 80013e6:	3302      	adds	r3, #2
 80013e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80013ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f0:	f003 0303 	and.w	r3, r3, #3
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	220f      	movs	r2, #15
 80013f8:	fa02 f303 	lsl.w	r3, r2, r3
 80013fc:	43db      	mvns	r3, r3
 80013fe:	68fa      	ldr	r2, [r7, #12]
 8001400:	4013      	ands	r3, r2
 8001402:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	4a40      	ldr	r2, [pc, #256]	@ (8001508 <HAL_GPIO_Init+0x2c0>)
 8001408:	4293      	cmp	r3, r2
 800140a:	d013      	beq.n	8001434 <HAL_GPIO_Init+0x1ec>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	4a3f      	ldr	r2, [pc, #252]	@ (800150c <HAL_GPIO_Init+0x2c4>)
 8001410:	4293      	cmp	r3, r2
 8001412:	d00d      	beq.n	8001430 <HAL_GPIO_Init+0x1e8>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4a3e      	ldr	r2, [pc, #248]	@ (8001510 <HAL_GPIO_Init+0x2c8>)
 8001418:	4293      	cmp	r3, r2
 800141a:	d007      	beq.n	800142c <HAL_GPIO_Init+0x1e4>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4a3d      	ldr	r2, [pc, #244]	@ (8001514 <HAL_GPIO_Init+0x2cc>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d101      	bne.n	8001428 <HAL_GPIO_Init+0x1e0>
 8001424:	2303      	movs	r3, #3
 8001426:	e006      	b.n	8001436 <HAL_GPIO_Init+0x1ee>
 8001428:	2304      	movs	r3, #4
 800142a:	e004      	b.n	8001436 <HAL_GPIO_Init+0x1ee>
 800142c:	2302      	movs	r3, #2
 800142e:	e002      	b.n	8001436 <HAL_GPIO_Init+0x1ee>
 8001430:	2301      	movs	r3, #1
 8001432:	e000      	b.n	8001436 <HAL_GPIO_Init+0x1ee>
 8001434:	2300      	movs	r3, #0
 8001436:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001438:	f002 0203 	and.w	r2, r2, #3
 800143c:	0092      	lsls	r2, r2, #2
 800143e:	4093      	lsls	r3, r2
 8001440:	68fa      	ldr	r2, [r7, #12]
 8001442:	4313      	orrs	r3, r2
 8001444:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001446:	492f      	ldr	r1, [pc, #188]	@ (8001504 <HAL_GPIO_Init+0x2bc>)
 8001448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800144a:	089b      	lsrs	r3, r3, #2
 800144c:	3302      	adds	r3, #2
 800144e:	68fa      	ldr	r2, [r7, #12]
 8001450:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800145c:	2b00      	cmp	r3, #0
 800145e:	d006      	beq.n	800146e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001460:	4b2d      	ldr	r3, [pc, #180]	@ (8001518 <HAL_GPIO_Init+0x2d0>)
 8001462:	689a      	ldr	r2, [r3, #8]
 8001464:	492c      	ldr	r1, [pc, #176]	@ (8001518 <HAL_GPIO_Init+0x2d0>)
 8001466:	69bb      	ldr	r3, [r7, #24]
 8001468:	4313      	orrs	r3, r2
 800146a:	608b      	str	r3, [r1, #8]
 800146c:	e006      	b.n	800147c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800146e:	4b2a      	ldr	r3, [pc, #168]	@ (8001518 <HAL_GPIO_Init+0x2d0>)
 8001470:	689a      	ldr	r2, [r3, #8]
 8001472:	69bb      	ldr	r3, [r7, #24]
 8001474:	43db      	mvns	r3, r3
 8001476:	4928      	ldr	r1, [pc, #160]	@ (8001518 <HAL_GPIO_Init+0x2d0>)
 8001478:	4013      	ands	r3, r2
 800147a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001484:	2b00      	cmp	r3, #0
 8001486:	d006      	beq.n	8001496 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001488:	4b23      	ldr	r3, [pc, #140]	@ (8001518 <HAL_GPIO_Init+0x2d0>)
 800148a:	68da      	ldr	r2, [r3, #12]
 800148c:	4922      	ldr	r1, [pc, #136]	@ (8001518 <HAL_GPIO_Init+0x2d0>)
 800148e:	69bb      	ldr	r3, [r7, #24]
 8001490:	4313      	orrs	r3, r2
 8001492:	60cb      	str	r3, [r1, #12]
 8001494:	e006      	b.n	80014a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001496:	4b20      	ldr	r3, [pc, #128]	@ (8001518 <HAL_GPIO_Init+0x2d0>)
 8001498:	68da      	ldr	r2, [r3, #12]
 800149a:	69bb      	ldr	r3, [r7, #24]
 800149c:	43db      	mvns	r3, r3
 800149e:	491e      	ldr	r1, [pc, #120]	@ (8001518 <HAL_GPIO_Init+0x2d0>)
 80014a0:	4013      	ands	r3, r2
 80014a2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d006      	beq.n	80014be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80014b0:	4b19      	ldr	r3, [pc, #100]	@ (8001518 <HAL_GPIO_Init+0x2d0>)
 80014b2:	685a      	ldr	r2, [r3, #4]
 80014b4:	4918      	ldr	r1, [pc, #96]	@ (8001518 <HAL_GPIO_Init+0x2d0>)
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	4313      	orrs	r3, r2
 80014ba:	604b      	str	r3, [r1, #4]
 80014bc:	e006      	b.n	80014cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80014be:	4b16      	ldr	r3, [pc, #88]	@ (8001518 <HAL_GPIO_Init+0x2d0>)
 80014c0:	685a      	ldr	r2, [r3, #4]
 80014c2:	69bb      	ldr	r3, [r7, #24]
 80014c4:	43db      	mvns	r3, r3
 80014c6:	4914      	ldr	r1, [pc, #80]	@ (8001518 <HAL_GPIO_Init+0x2d0>)
 80014c8:	4013      	ands	r3, r2
 80014ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d021      	beq.n	800151c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80014d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001518 <HAL_GPIO_Init+0x2d0>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	490e      	ldr	r1, [pc, #56]	@ (8001518 <HAL_GPIO_Init+0x2d0>)
 80014de:	69bb      	ldr	r3, [r7, #24]
 80014e0:	4313      	orrs	r3, r2
 80014e2:	600b      	str	r3, [r1, #0]
 80014e4:	e021      	b.n	800152a <HAL_GPIO_Init+0x2e2>
 80014e6:	bf00      	nop
 80014e8:	10320000 	.word	0x10320000
 80014ec:	10310000 	.word	0x10310000
 80014f0:	10220000 	.word	0x10220000
 80014f4:	10210000 	.word	0x10210000
 80014f8:	10120000 	.word	0x10120000
 80014fc:	10110000 	.word	0x10110000
 8001500:	40021000 	.word	0x40021000
 8001504:	40010000 	.word	0x40010000
 8001508:	40010800 	.word	0x40010800
 800150c:	40010c00 	.word	0x40010c00
 8001510:	40011000 	.word	0x40011000
 8001514:	40011400 	.word	0x40011400
 8001518:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800151c:	4b0b      	ldr	r3, [pc, #44]	@ (800154c <HAL_GPIO_Init+0x304>)
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	69bb      	ldr	r3, [r7, #24]
 8001522:	43db      	mvns	r3, r3
 8001524:	4909      	ldr	r1, [pc, #36]	@ (800154c <HAL_GPIO_Init+0x304>)
 8001526:	4013      	ands	r3, r2
 8001528:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800152a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800152c:	3301      	adds	r3, #1
 800152e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001536:	fa22 f303 	lsr.w	r3, r2, r3
 800153a:	2b00      	cmp	r3, #0
 800153c:	f47f ae8e 	bne.w	800125c <HAL_GPIO_Init+0x14>
  }
}
 8001540:	bf00      	nop
 8001542:	bf00      	nop
 8001544:	372c      	adds	r7, #44	@ 0x2c
 8001546:	46bd      	mov	sp, r7
 8001548:	bc80      	pop	{r7}
 800154a:	4770      	bx	lr
 800154c:	40010400 	.word	0x40010400

08001550 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001550:	b480      	push	{r7}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	460b      	mov	r3, r1
 800155a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	689a      	ldr	r2, [r3, #8]
 8001560:	887b      	ldrh	r3, [r7, #2]
 8001562:	4013      	ands	r3, r2
 8001564:	2b00      	cmp	r3, #0
 8001566:	d002      	beq.n	800156e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001568:	2301      	movs	r3, #1
 800156a:	73fb      	strb	r3, [r7, #15]
 800156c:	e001      	b.n	8001572 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800156e:	2300      	movs	r3, #0
 8001570:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001572:	7bfb      	ldrb	r3, [r7, #15]
}
 8001574:	4618      	mov	r0, r3
 8001576:	3714      	adds	r7, #20
 8001578:	46bd      	mov	sp, r7
 800157a:	bc80      	pop	{r7}
 800157c:	4770      	bx	lr

0800157e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800157e:	b480      	push	{r7}
 8001580:	b083      	sub	sp, #12
 8001582:	af00      	add	r7, sp, #0
 8001584:	6078      	str	r0, [r7, #4]
 8001586:	460b      	mov	r3, r1
 8001588:	807b      	strh	r3, [r7, #2]
 800158a:	4613      	mov	r3, r2
 800158c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800158e:	787b      	ldrb	r3, [r7, #1]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d003      	beq.n	800159c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001594:	887a      	ldrh	r2, [r7, #2]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800159a:	e003      	b.n	80015a4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800159c:	887b      	ldrh	r3, [r7, #2]
 800159e:	041a      	lsls	r2, r3, #16
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	611a      	str	r2, [r3, #16]
}
 80015a4:	bf00      	nop
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bc80      	pop	{r7}
 80015ac:	4770      	bx	lr
	...

080015b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80015ba:	4b08      	ldr	r3, [pc, #32]	@ (80015dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80015bc:	695a      	ldr	r2, [r3, #20]
 80015be:	88fb      	ldrh	r3, [r7, #6]
 80015c0:	4013      	ands	r3, r2
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d006      	beq.n	80015d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80015c6:	4a05      	ldr	r2, [pc, #20]	@ (80015dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80015c8:	88fb      	ldrh	r3, [r7, #6]
 80015ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80015cc:	88fb      	ldrh	r3, [r7, #6]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff f872 	bl	80006b8 <HAL_GPIO_EXTI_Callback>
  }
}
 80015d4:	bf00      	nop
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	40010400 	.word	0x40010400

080015e0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80015e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015e2:	b08b      	sub	sp, #44	@ 0x2c
 80015e4:	af06      	add	r7, sp, #24
 80015e6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d101      	bne.n	80015f2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e0f1      	b.n	80017d6 <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	f893 32a9 	ldrb.w	r3, [r3, #681]	@ 0x2a9
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d106      	bne.n	800160c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2200      	movs	r2, #0
 8001602:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001606:	6878      	ldr	r0, [r7, #4]
 8001608:	f007 fc1c 	bl	8008e44 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2203      	movs	r2, #3
 8001610:	f883 22a9 	strb.w	r2, [r3, #681]	@ 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4618      	mov	r0, r3
 800161a:	f003 fba6 	bl	8004d6a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	603b      	str	r3, [r7, #0]
 8001624:	687e      	ldr	r6, [r7, #4]
 8001626:	466d      	mov	r5, sp
 8001628:	f106 0410 	add.w	r4, r6, #16
 800162c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800162e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001630:	6823      	ldr	r3, [r4, #0]
 8001632:	602b      	str	r3, [r5, #0]
 8001634:	1d33      	adds	r3, r6, #4
 8001636:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001638:	6838      	ldr	r0, [r7, #0]
 800163a:	f003 fb70 	bl	8004d1e <USB_CoreInit>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d005      	beq.n	8001650 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2202      	movs	r2, #2
 8001648:	f883 22a9 	strb.w	r2, [r3, #681]	@ 0x2a9
    return HAL_ERROR;
 800164c:	2301      	movs	r3, #1
 800164e:	e0c2      	b.n	80017d6 <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	2100      	movs	r1, #0
 8001656:	4618      	mov	r0, r3
 8001658:	f003 fba1 	bl	8004d9e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800165c:	2300      	movs	r3, #0
 800165e:	73fb      	strb	r3, [r7, #15]
 8001660:	e040      	b.n	80016e4 <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001662:	7bfb      	ldrb	r3, [r7, #15]
 8001664:	6879      	ldr	r1, [r7, #4]
 8001666:	1c5a      	adds	r2, r3, #1
 8001668:	4613      	mov	r3, r2
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	4413      	add	r3, r2
 800166e:	00db      	lsls	r3, r3, #3
 8001670:	440b      	add	r3, r1
 8001672:	3301      	adds	r3, #1
 8001674:	2201      	movs	r2, #1
 8001676:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001678:	7bfb      	ldrb	r3, [r7, #15]
 800167a:	6879      	ldr	r1, [r7, #4]
 800167c:	1c5a      	adds	r2, r3, #1
 800167e:	4613      	mov	r3, r2
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	4413      	add	r3, r2
 8001684:	00db      	lsls	r3, r3, #3
 8001686:	440b      	add	r3, r1
 8001688:	7bfa      	ldrb	r2, [r7, #15]
 800168a:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800168c:	7bfb      	ldrb	r3, [r7, #15]
 800168e:	6879      	ldr	r1, [r7, #4]
 8001690:	1c5a      	adds	r2, r3, #1
 8001692:	4613      	mov	r3, r2
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	4413      	add	r3, r2
 8001698:	00db      	lsls	r3, r3, #3
 800169a:	440b      	add	r3, r1
 800169c:	3303      	adds	r3, #3
 800169e:	2200      	movs	r2, #0
 80016a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80016a2:	7bfa      	ldrb	r2, [r7, #15]
 80016a4:	6879      	ldr	r1, [r7, #4]
 80016a6:	4613      	mov	r3, r2
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	4413      	add	r3, r2
 80016ac:	00db      	lsls	r3, r3, #3
 80016ae:	440b      	add	r3, r1
 80016b0:	3338      	adds	r3, #56	@ 0x38
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80016b6:	7bfa      	ldrb	r2, [r7, #15]
 80016b8:	6879      	ldr	r1, [r7, #4]
 80016ba:	4613      	mov	r3, r2
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	4413      	add	r3, r2
 80016c0:	00db      	lsls	r3, r3, #3
 80016c2:	440b      	add	r3, r1
 80016c4:	333c      	adds	r3, #60	@ 0x3c
 80016c6:	2200      	movs	r2, #0
 80016c8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80016ca:	7bfa      	ldrb	r2, [r7, #15]
 80016cc:	6879      	ldr	r1, [r7, #4]
 80016ce:	4613      	mov	r3, r2
 80016d0:	009b      	lsls	r3, r3, #2
 80016d2:	4413      	add	r3, r2
 80016d4:	00db      	lsls	r3, r3, #3
 80016d6:	440b      	add	r3, r1
 80016d8:	3340      	adds	r3, #64	@ 0x40
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016de:	7bfb      	ldrb	r3, [r7, #15]
 80016e0:	3301      	adds	r3, #1
 80016e2:	73fb      	strb	r3, [r7, #15]
 80016e4:	7bfa      	ldrb	r2, [r7, #15]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	429a      	cmp	r2, r3
 80016ec:	d3b9      	bcc.n	8001662 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016ee:	2300      	movs	r3, #0
 80016f0:	73fb      	strb	r3, [r7, #15]
 80016f2:	e044      	b.n	800177e <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80016f4:	7bfa      	ldrb	r2, [r7, #15]
 80016f6:	6879      	ldr	r1, [r7, #4]
 80016f8:	4613      	mov	r3, r2
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	4413      	add	r3, r2
 80016fe:	00db      	lsls	r3, r3, #3
 8001700:	440b      	add	r3, r1
 8001702:	f203 1369 	addw	r3, r3, #361	@ 0x169
 8001706:	2200      	movs	r2, #0
 8001708:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800170a:	7bfa      	ldrb	r2, [r7, #15]
 800170c:	6879      	ldr	r1, [r7, #4]
 800170e:	4613      	mov	r3, r2
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	4413      	add	r3, r2
 8001714:	00db      	lsls	r3, r3, #3
 8001716:	440b      	add	r3, r1
 8001718:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800171c:	7bfa      	ldrb	r2, [r7, #15]
 800171e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001720:	7bfa      	ldrb	r2, [r7, #15]
 8001722:	6879      	ldr	r1, [r7, #4]
 8001724:	4613      	mov	r3, r2
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	4413      	add	r3, r2
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	440b      	add	r3, r1
 800172e:	f203 136b 	addw	r3, r3, #363	@ 0x16b
 8001732:	2200      	movs	r2, #0
 8001734:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001736:	7bfa      	ldrb	r2, [r7, #15]
 8001738:	6879      	ldr	r1, [r7, #4]
 800173a:	4613      	mov	r3, r2
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	4413      	add	r3, r2
 8001740:	00db      	lsls	r3, r3, #3
 8001742:	440b      	add	r3, r1
 8001744:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800174c:	7bfa      	ldrb	r2, [r7, #15]
 800174e:	6879      	ldr	r1, [r7, #4]
 8001750:	4613      	mov	r3, r2
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	4413      	add	r3, r2
 8001756:	00db      	lsls	r3, r3, #3
 8001758:	440b      	add	r3, r1
 800175a:	f503 73be 	add.w	r3, r3, #380	@ 0x17c
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001762:	7bfa      	ldrb	r2, [r7, #15]
 8001764:	6879      	ldr	r1, [r7, #4]
 8001766:	4613      	mov	r3, r2
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	4413      	add	r3, r2
 800176c:	00db      	lsls	r3, r3, #3
 800176e:	440b      	add	r3, r1
 8001770:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001778:	7bfb      	ldrb	r3, [r7, #15]
 800177a:	3301      	adds	r3, #1
 800177c:	73fb      	strb	r3, [r7, #15]
 800177e:	7bfa      	ldrb	r2, [r7, #15]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	429a      	cmp	r2, r3
 8001786:	d3b5      	bcc.n	80016f4 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	603b      	str	r3, [r7, #0]
 800178e:	687e      	ldr	r6, [r7, #4]
 8001790:	466d      	mov	r5, sp
 8001792:	f106 0410 	add.w	r4, r6, #16
 8001796:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001798:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800179a:	6823      	ldr	r3, [r4, #0]
 800179c:	602b      	str	r3, [r5, #0]
 800179e:	1d33      	adds	r3, r6, #4
 80017a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017a2:	6838      	ldr	r0, [r7, #0]
 80017a4:	f003 fb07 	bl	8004db6 <USB_DevInit>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d005      	beq.n	80017ba <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2202      	movs	r2, #2
 80017b2:	f883 22a9 	strb.w	r2, [r3, #681]	@ 0x2a9
    return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e00d      	b.n	80017d6 <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2200      	movs	r2, #0
 80017be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2201      	movs	r2, #1
 80017c6:	f883 22a9 	strb.w	r2, [r3, #681]	@ 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f005 fd89 	bl	80072e6 <USB_DevDisconnect>

  return HAL_OK;
 80017d4:	2300      	movs	r3, #0
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3714      	adds	r7, #20
 80017da:	46bd      	mov	sp, r7
 80017dc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080017de <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80017de:	b580      	push	{r7, lr}
 80017e0:	b082      	sub	sp, #8
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d101      	bne.n	80017f4 <HAL_PCD_Start+0x16>
 80017f0:	2302      	movs	r3, #2
 80017f2:	e016      	b.n	8001822 <HAL_PCD_Start+0x44>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2201      	movs	r2, #1
 80017f8:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4618      	mov	r0, r3
 8001802:	f003 fa9c 	bl	8004d3e <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001806:	2101      	movs	r1, #1
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f007 fd8e 	bl	800932a <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4618      	mov	r0, r3
 8001814:	f005 fd5d 	bl	80072d2 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2200      	movs	r2, #0
 800181c:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return HAL_OK;
 8001820:	2300      	movs	r3, #0
}
 8001822:	4618      	mov	r0, r3
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}

0800182a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800182a:	b580      	push	{r7, lr}
 800182c:	b088      	sub	sp, #32
 800182e:	af00      	add	r7, sp, #0
 8001830:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4618      	mov	r0, r3
 8001838:	f005 fd5f 	bl	80072fa <USB_ReadInterrupts>
 800183c:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800183e:	69bb      	ldr	r3, [r7, #24]
 8001840:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001844:	2b00      	cmp	r3, #0
 8001846:	d003      	beq.n	8001850 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f000 fb1b 	bl	8001e84 <PCD_EP_ISR_Handler>

    return;
 800184e:	e119      	b.n	8001a84 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001850:	69bb      	ldr	r3, [r7, #24]
 8001852:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001856:	2b00      	cmp	r3, #0
 8001858:	d013      	beq.n	8001882 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001862:	b29a      	uxth	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800186c:	b292      	uxth	r2, r2
 800186e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f007 fb61 	bl	8008f3a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001878:	2100      	movs	r1, #0
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f000 f905 	bl	8001a8a <HAL_PCD_SetAddress>

    return;
 8001880:	e100      	b.n	8001a84 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001882:	69bb      	ldr	r3, [r7, #24]
 8001884:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001888:	2b00      	cmp	r3, #0
 800188a:	d00c      	beq.n	80018a6 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001894:	b29a      	uxth	r2, r3
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800189e:	b292      	uxth	r2, r2
 80018a0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80018a4:	e0ee      	b.n	8001a84 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80018a6:	69bb      	ldr	r3, [r7, #24]
 80018a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d00c      	beq.n	80018ca <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80018b8:	b29a      	uxth	r2, r3
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80018c2:	b292      	uxth	r2, r2
 80018c4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80018c8:	e0dc      	b.n	8001a84 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80018ca:	69bb      	ldr	r3, [r7, #24]
 80018cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d027      	beq.n	8001924 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80018dc:	b29a      	uxth	r2, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f022 0204 	bic.w	r2, r2, #4
 80018e6:	b292      	uxth	r2, r2
 80018e8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80018f4:	b29a      	uxth	r2, r3
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f022 0208 	bic.w	r2, r2, #8
 80018fe:	b292      	uxth	r2, r2
 8001900:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f007 fb51 	bl	8008fac <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001912:	b29a      	uxth	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800191c:	b292      	uxth	r2, r2
 800191e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001922:	e0af      	b.n	8001a84 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800192a:	2b00      	cmp	r3, #0
 800192c:	f000 8083 	beq.w	8001a36 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8001930:	2300      	movs	r3, #0
 8001932:	77fb      	strb	r3, [r7, #31]
 8001934:	e010      	b.n	8001958 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	461a      	mov	r2, r3
 800193c:	7ffb      	ldrb	r3, [r7, #31]
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	441a      	add	r2, r3
 8001942:	7ffb      	ldrb	r3, [r7, #31]
 8001944:	8812      	ldrh	r2, [r2, #0]
 8001946:	b292      	uxth	r2, r2
 8001948:	005b      	lsls	r3, r3, #1
 800194a:	3320      	adds	r3, #32
 800194c:	443b      	add	r3, r7
 800194e:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8001952:	7ffb      	ldrb	r3, [r7, #31]
 8001954:	3301      	adds	r3, #1
 8001956:	77fb      	strb	r3, [r7, #31]
 8001958:	7ffb      	ldrb	r3, [r7, #31]
 800195a:	2b07      	cmp	r3, #7
 800195c:	d9eb      	bls.n	8001936 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001966:	b29a      	uxth	r2, r3
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f042 0201 	orr.w	r2, r2, #1
 8001970:	b292      	uxth	r2, r2
 8001972:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800197e:	b29a      	uxth	r2, r3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f022 0201 	bic.w	r2, r2, #1
 8001988:	b292      	uxth	r2, r2
 800198a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 800198e:	bf00      	nop
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001998:	b29b      	uxth	r3, r3
 800199a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d0f6      	beq.n	8001990 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80019aa:	b29a      	uxth	r2, r3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80019b4:	b292      	uxth	r2, r2
 80019b6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 80019ba:	2300      	movs	r3, #0
 80019bc:	77fb      	strb	r3, [r7, #31]
 80019be:	e00f      	b.n	80019e0 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 80019c0:	7ffb      	ldrb	r3, [r7, #31]
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	6812      	ldr	r2, [r2, #0]
 80019c6:	4611      	mov	r1, r2
 80019c8:	7ffa      	ldrb	r2, [r7, #31]
 80019ca:	0092      	lsls	r2, r2, #2
 80019cc:	440a      	add	r2, r1
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	3320      	adds	r3, #32
 80019d2:	443b      	add	r3, r7
 80019d4:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80019d8:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 80019da:	7ffb      	ldrb	r3, [r7, #31]
 80019dc:	3301      	adds	r3, #1
 80019de:	77fb      	strb	r3, [r7, #31]
 80019e0:	7ffb      	ldrb	r3, [r7, #31]
 80019e2:	2b07      	cmp	r3, #7
 80019e4:	d9ec      	bls.n	80019c0 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80019ee:	b29a      	uxth	r2, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f042 0208 	orr.w	r2, r2, #8
 80019f8:	b292      	uxth	r2, r2
 80019fa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001a06:	b29a      	uxth	r2, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a10:	b292      	uxth	r2, r2
 8001a12:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001a1e:	b29a      	uxth	r2, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f042 0204 	orr.w	r2, r2, #4
 8001a28:	b292      	uxth	r2, r2
 8001a2a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f007 faa2 	bl	8008f78 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001a34:	e026      	b.n	8001a84 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d00f      	beq.n	8001a60 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001a48:	b29a      	uxth	r2, r3
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001a52:	b292      	uxth	r2, r2
 8001a54:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f007 fa60 	bl	8008f1e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001a5e:	e011      	b.n	8001a84 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001a60:	69bb      	ldr	r3, [r7, #24]
 8001a62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d00c      	beq.n	8001a84 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001a72:	b29a      	uxth	r2, r3
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001a7c:	b292      	uxth	r2, r2
 8001a7e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001a82:	bf00      	nop
  }
}
 8001a84:	3720      	adds	r7, #32
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	b082      	sub	sp, #8
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	6078      	str	r0, [r7, #4]
 8001a92:	460b      	mov	r3, r1
 8001a94:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d101      	bne.n	8001aa4 <HAL_PCD_SetAddress+0x1a>
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	e013      	b.n	8001acc <HAL_PCD_SetAddress+0x42>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  hpcd->USB_Address = address;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	78fa      	ldrb	r2, [r7, #3]
 8001ab0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	78fa      	ldrb	r2, [r7, #3]
 8001aba:	4611      	mov	r1, r2
 8001abc:	4618      	mov	r0, r3
 8001abe:	f005 fbf5 	bl	80072ac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return HAL_OK;
 8001aca:	2300      	movs	r3, #0
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	4608      	mov	r0, r1
 8001ade:	4611      	mov	r1, r2
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	70fb      	strb	r3, [r7, #3]
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	803b      	strh	r3, [r7, #0]
 8001aea:	4613      	mov	r3, r2
 8001aec:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001aee:	2300      	movs	r3, #0
 8001af0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001af2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	da0e      	bge.n	8001b18 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001afa:	78fb      	ldrb	r3, [r7, #3]
 8001afc:	f003 0307 	and.w	r3, r3, #7
 8001b00:	1c5a      	adds	r2, r3, #1
 8001b02:	4613      	mov	r3, r2
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	4413      	add	r3, r2
 8001b08:	00db      	lsls	r3, r3, #3
 8001b0a:	687a      	ldr	r2, [r7, #4]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2201      	movs	r2, #1
 8001b14:	705a      	strb	r2, [r3, #1]
 8001b16:	e00e      	b.n	8001b36 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001b18:	78fb      	ldrb	r3, [r7, #3]
 8001b1a:	f003 0207 	and.w	r2, r3, #7
 8001b1e:	4613      	mov	r3, r2
 8001b20:	009b      	lsls	r3, r3, #2
 8001b22:	4413      	add	r3, r2
 8001b24:	00db      	lsls	r3, r3, #3
 8001b26:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	2200      	movs	r2, #0
 8001b34:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001b36:	78fb      	ldrb	r3, [r7, #3]
 8001b38:	f003 0307 	and.w	r3, r3, #7
 8001b3c:	b2da      	uxtb	r2, r3
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001b42:	883a      	ldrh	r2, [r7, #0]
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	78ba      	ldrb	r2, [r7, #2]
 8001b4c:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001b4e:	78bb      	ldrb	r3, [r7, #2]
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d102      	bne.n	8001b5a <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2200      	movs	r2, #0
 8001b58:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d101      	bne.n	8001b68 <HAL_PCD_EP_Open+0x94>
 8001b64:	2302      	movs	r3, #2
 8001b66:	e00e      	b.n	8001b86 <HAL_PCD_EP_Open+0xb2>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	68f9      	ldr	r1, [r7, #12]
 8001b76:	4618      	mov	r0, r3
 8001b78:	f003 f93e 	bl	8004df8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2200      	movs	r2, #0
 8001b80:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return ret;
 8001b84:	7afb      	ldrb	r3, [r7, #11]
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3710      	adds	r7, #16
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b084      	sub	sp, #16
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
 8001b96:	460b      	mov	r3, r1
 8001b98:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001b9a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	da0e      	bge.n	8001bc0 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ba2:	78fb      	ldrb	r3, [r7, #3]
 8001ba4:	f003 0307 	and.w	r3, r3, #7
 8001ba8:	1c5a      	adds	r2, r3, #1
 8001baa:	4613      	mov	r3, r2
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	4413      	add	r3, r2
 8001bb0:	00db      	lsls	r3, r3, #3
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	2201      	movs	r2, #1
 8001bbc:	705a      	strb	r2, [r3, #1]
 8001bbe:	e00e      	b.n	8001bde <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001bc0:	78fb      	ldrb	r3, [r7, #3]
 8001bc2:	f003 0207 	and.w	r2, r3, #7
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	4413      	add	r3, r2
 8001bcc:	00db      	lsls	r3, r3, #3
 8001bce:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001bd2:	687a      	ldr	r2, [r7, #4]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001bde:	78fb      	ldrb	r3, [r7, #3]
 8001be0:	f003 0307 	and.w	r3, r3, #7
 8001be4:	b2da      	uxtb	r2, r3
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d101      	bne.n	8001bf8 <HAL_PCD_EP_Close+0x6a>
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	e00e      	b.n	8001c16 <HAL_PCD_EP_Close+0x88>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	68f9      	ldr	r1, [r7, #12]
 8001c06:	4618      	mov	r0, r3
 8001c08:	f003 fcb6 	bl	8005578 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  return HAL_OK;
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3710      	adds	r7, #16
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b086      	sub	sp, #24
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	60f8      	str	r0, [r7, #12]
 8001c26:	607a      	str	r2, [r7, #4]
 8001c28:	603b      	str	r3, [r7, #0]
 8001c2a:	460b      	mov	r3, r1
 8001c2c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c2e:	7afb      	ldrb	r3, [r7, #11]
 8001c30:	f003 0207 	and.w	r2, r3, #7
 8001c34:	4613      	mov	r3, r2
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	4413      	add	r3, r2
 8001c3a:	00db      	lsls	r3, r3, #3
 8001c3c:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001c40:	68fa      	ldr	r2, [r7, #12]
 8001c42:	4413      	add	r3, r2
 8001c44:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	687a      	ldr	r2, [r7, #4]
 8001c4a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	683a      	ldr	r2, [r7, #0]
 8001c50:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	2200      	movs	r2, #0
 8001c56:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c5e:	7afb      	ldrb	r3, [r7, #11]
 8001c60:	f003 0307 	and.w	r3, r3, #7
 8001c64:	b2da      	uxtb	r2, r3
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	6979      	ldr	r1, [r7, #20]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f003 fe6d 	bl	8005950 <USB_EPStartXfer>

  return HAL_OK;
 8001c76:	2300      	movs	r3, #0
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3718      	adds	r7, #24
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	460b      	mov	r3, r1
 8001c8a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001c8c:	78fb      	ldrb	r3, [r7, #3]
 8001c8e:	f003 0207 	and.w	r2, r3, #7
 8001c92:	6879      	ldr	r1, [r7, #4]
 8001c94:	4613      	mov	r3, r2
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	4413      	add	r3, r2
 8001c9a:	00db      	lsls	r3, r3, #3
 8001c9c:	440b      	add	r3, r1
 8001c9e:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 8001ca2:	681b      	ldr	r3, [r3, #0]
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bc80      	pop	{r7}
 8001cac:	4770      	bx	lr

08001cae <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b086      	sub	sp, #24
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	60f8      	str	r0, [r7, #12]
 8001cb6:	607a      	str	r2, [r7, #4]
 8001cb8:	603b      	str	r3, [r7, #0]
 8001cba:	460b      	mov	r3, r1
 8001cbc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001cbe:	7afb      	ldrb	r3, [r7, #11]
 8001cc0:	f003 0307 	and.w	r3, r3, #7
 8001cc4:	1c5a      	adds	r2, r3, #1
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	4413      	add	r3, r2
 8001ccc:	00db      	lsls	r3, r3, #3
 8001cce:	68fa      	ldr	r2, [r7, #12]
 8001cd0:	4413      	add	r3, r2
 8001cd2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	683a      	ldr	r2, [r7, #0]
 8001cde:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	683a      	ldr	r2, [r7, #0]
 8001cec:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001cfa:	7afb      	ldrb	r3, [r7, #11]
 8001cfc:	f003 0307 	and.w	r3, r3, #7
 8001d00:	b2da      	uxtb	r2, r3
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	6979      	ldr	r1, [r7, #20]
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f003 fe1f 	bl	8005950 <USB_EPStartXfer>

  return HAL_OK;
 8001d12:	2300      	movs	r3, #0
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	3718      	adds	r7, #24
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	460b      	mov	r3, r1
 8001d26:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001d28:	78fb      	ldrb	r3, [r7, #3]
 8001d2a:	f003 0207 	and.w	r2, r3, #7
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d901      	bls.n	8001d3a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e04c      	b.n	8001dd4 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001d3a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	da0e      	bge.n	8001d60 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d42:	78fb      	ldrb	r3, [r7, #3]
 8001d44:	f003 0307 	and.w	r3, r3, #7
 8001d48:	1c5a      	adds	r2, r3, #1
 8001d4a:	4613      	mov	r3, r2
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	4413      	add	r3, r2
 8001d50:	00db      	lsls	r3, r3, #3
 8001d52:	687a      	ldr	r2, [r7, #4]
 8001d54:	4413      	add	r3, r2
 8001d56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	705a      	strb	r2, [r3, #1]
 8001d5e:	e00c      	b.n	8001d7a <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001d60:	78fa      	ldrb	r2, [r7, #3]
 8001d62:	4613      	mov	r3, r2
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	4413      	add	r3, r2
 8001d68:	00db      	lsls	r3, r3, #3
 8001d6a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001d6e:	687a      	ldr	r2, [r7, #4]
 8001d70:	4413      	add	r3, r2
 8001d72:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	2200      	movs	r2, #0
 8001d78:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d80:	78fb      	ldrb	r3, [r7, #3]
 8001d82:	f003 0307 	and.w	r3, r3, #7
 8001d86:	b2da      	uxtb	r2, r3
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d101      	bne.n	8001d9a <HAL_PCD_EP_SetStall+0x7e>
 8001d96:	2302      	movs	r3, #2
 8001d98:	e01c      	b.n	8001dd4 <HAL_PCD_EP_SetStall+0xb8>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	68f9      	ldr	r1, [r7, #12]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f005 f982 	bl	80070b2 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001dae:	78fb      	ldrb	r3, [r7, #3]
 8001db0:	f003 0307 	and.w	r3, r3, #7
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d108      	bne.n	8001dca <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f503 732c 	add.w	r3, r3, #688	@ 0x2b0
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4610      	mov	r0, r2
 8001dc6:	f005 faa7 	bl	8007318 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return HAL_OK;
 8001dd2:	2300      	movs	r3, #0
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3710      	adds	r7, #16
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}

08001ddc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	460b      	mov	r3, r1
 8001de6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001de8:	78fb      	ldrb	r3, [r7, #3]
 8001dea:	f003 020f 	and.w	r2, r3, #15
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d901      	bls.n	8001dfa <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e040      	b.n	8001e7c <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001dfa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	da0e      	bge.n	8001e20 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e02:	78fb      	ldrb	r3, [r7, #3]
 8001e04:	f003 0307 	and.w	r3, r3, #7
 8001e08:	1c5a      	adds	r2, r3, #1
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	4413      	add	r3, r2
 8001e10:	00db      	lsls	r3, r3, #3
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	4413      	add	r3, r2
 8001e16:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	705a      	strb	r2, [r3, #1]
 8001e1e:	e00e      	b.n	8001e3e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e20:	78fb      	ldrb	r3, [r7, #3]
 8001e22:	f003 0207 	and.w	r2, r3, #7
 8001e26:	4613      	mov	r3, r2
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	4413      	add	r3, r2
 8001e2c:	00db      	lsls	r3, r3, #3
 8001e2e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	4413      	add	r3, r2
 8001e36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	2200      	movs	r2, #0
 8001e42:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e44:	78fb      	ldrb	r3, [r7, #3]
 8001e46:	f003 0307 	and.w	r3, r3, #7
 8001e4a:	b2da      	uxtb	r2, r3
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d101      	bne.n	8001e5e <HAL_PCD_EP_ClrStall+0x82>
 8001e5a:	2302      	movs	r3, #2
 8001e5c:	e00e      	b.n	8001e7c <HAL_PCD_EP_ClrStall+0xa0>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2201      	movs	r2, #1
 8001e62:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	68f9      	ldr	r1, [r7, #12]
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f005 f970 	bl	8007152 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2200      	movs	r2, #0
 8001e76:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return HAL_OK;
 8001e7a:	2300      	movs	r3, #0
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3710      	adds	r7, #16
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b096      	sub	sp, #88	@ 0x58
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001e8c:	e3be      	b.n	800260c <PCD_EP_ISR_Handler+0x788>
  {
    wIstr = hpcd->Instance->ISTR;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e96:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001e9a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	f003 030f 	and.w	r3, r3, #15
 8001ea4:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8001ea8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	f040 8178 	bne.w	80021a2 <PCD_EP_ISR_Handler+0x31e>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001eb2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001eb6:	f003 0310 	and.w	r3, r3, #16
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d151      	bne.n	8001f62 <PCD_EP_ISR_Handler+0xde>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	881b      	ldrh	r3, [r3, #0]
 8001ec4:	b29b      	uxth	r3, r3
 8001ec6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001eca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ece:	81fb      	strh	r3, [r7, #14]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	89fb      	ldrh	r3, [r7, #14]
 8001ed6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001eda:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	3328      	adds	r3, #40	@ 0x28
 8001ee6:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001ef0:	b29b      	uxth	r3, r3
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	00db      	lsls	r3, r3, #3
 8001efa:	4413      	add	r3, r2
 8001efc:	3302      	adds	r3, #2
 8001efe:	005b      	lsls	r3, r3, #1
 8001f00:	687a      	ldr	r2, [r7, #4]
 8001f02:	6812      	ldr	r2, [r2, #0]
 8001f04:	4413      	add	r3, r2
 8001f06:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001f0a:	881b      	ldrh	r3, [r3, #0]
 8001f0c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001f10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f12:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001f14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f16:	695a      	ldr	r2, [r3, #20]
 8001f18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f1a:	69db      	ldr	r3, [r3, #28]
 8001f1c:	441a      	add	r2, r3
 8001f1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f20:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001f22:	2100      	movs	r1, #0
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f006 ffe0 	bl	8008eea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	f000 836a 	beq.w	800260c <PCD_EP_ISR_Handler+0x788>
 8001f38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	f040 8365 	bne.w	800260c <PCD_EP_ISR_Handler+0x788>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001f4e:	b2da      	uxtb	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8001f60:	e354      	b.n	800260c <PCD_EP_ISR_Handler+0x788>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001f68:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	881b      	ldrh	r3, [r3, #0]
 8001f70:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001f74:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001f78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d034      	beq.n	8001fea <PCD_EP_ISR_Handler+0x166>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001f88:	b29b      	uxth	r3, r3
 8001f8a:	461a      	mov	r2, r3
 8001f8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	00db      	lsls	r3, r3, #3
 8001f92:	4413      	add	r3, r2
 8001f94:	3306      	adds	r3, #6
 8001f96:	005b      	lsls	r3, r3, #1
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	6812      	ldr	r2, [r2, #0]
 8001f9c:	4413      	add	r3, r2
 8001f9e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001fa2:	881b      	ldrh	r3, [r3, #0]
 8001fa4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001fa8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001faa:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6818      	ldr	r0, [r3, #0]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	f503 712c 	add.w	r1, r3, #688	@ 0x2b0
 8001fb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001fb8:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001fba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001fbc:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	f005 f9fa 	bl	80073b8 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	881b      	ldrh	r3, [r3, #0]
 8001fca:	b29a      	uxth	r2, r3
 8001fcc:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	823b      	strh	r3, [r7, #16]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	8a3a      	ldrh	r2, [r7, #16]
 8001fda:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001fde:	b292      	uxth	r2, r2
 8001fe0:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f006 ff54 	bl	8008e90 <HAL_PCD_SetupStageCallback>
 8001fe8:	e310      	b.n	800260c <PCD_EP_ISR_Handler+0x788>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001fea:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	f280 830c 	bge.w	800260c <PCD_EP_ISR_Handler+0x788>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	881b      	ldrh	r3, [r3, #0]
 8001ffa:	b29a      	uxth	r2, r3
 8001ffc:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002000:	4013      	ands	r3, r2
 8002002:	83fb      	strh	r3, [r7, #30]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	8bfa      	ldrh	r2, [r7, #30]
 800200a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800200e:	b292      	uxth	r2, r2
 8002010:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800201a:	b29b      	uxth	r3, r3
 800201c:	461a      	mov	r2, r3
 800201e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	00db      	lsls	r3, r3, #3
 8002024:	4413      	add	r3, r2
 8002026:	3306      	adds	r3, #6
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	6812      	ldr	r2, [r2, #0]
 800202e:	4413      	add	r3, r2
 8002030:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002034:	881b      	ldrh	r3, [r3, #0]
 8002036:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800203a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800203c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800203e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002040:	69db      	ldr	r3, [r3, #28]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d019      	beq.n	800207a <PCD_EP_ISR_Handler+0x1f6>
 8002046:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002048:	695b      	ldr	r3, [r3, #20]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d015      	beq.n	800207a <PCD_EP_ISR_Handler+0x1f6>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6818      	ldr	r0, [r3, #0]
 8002052:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002054:	6959      	ldr	r1, [r3, #20]
 8002056:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002058:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800205a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800205c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800205e:	b29b      	uxth	r3, r3
 8002060:	f005 f9aa 	bl	80073b8 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002064:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002066:	695a      	ldr	r2, [r3, #20]
 8002068:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800206a:	69db      	ldr	r3, [r3, #28]
 800206c:	441a      	add	r2, r3
 800206e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002070:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002072:	2100      	movs	r1, #0
 8002074:	6878      	ldr	r0, [r7, #4]
 8002076:	f006 ff1d 	bl	8008eb4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	881b      	ldrh	r3, [r3, #0]
 8002080:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8002084:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002088:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800208c:	2b00      	cmp	r3, #0
 800208e:	f040 82bd 	bne.w	800260c <PCD_EP_ISR_Handler+0x788>
 8002092:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002096:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800209a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800209e:	f000 82b5 	beq.w	800260c <PCD_EP_ISR_Handler+0x788>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	61bb      	str	r3, [r7, #24]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80020b0:	b29b      	uxth	r3, r3
 80020b2:	461a      	mov	r2, r3
 80020b4:	69bb      	ldr	r3, [r7, #24]
 80020b6:	4413      	add	r3, r2
 80020b8:	61bb      	str	r3, [r7, #24]
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80020c0:	617b      	str	r3, [r7, #20]
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	881b      	ldrh	r3, [r3, #0]
 80020c6:	b29b      	uxth	r3, r3
 80020c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80020cc:	b29a      	uxth	r2, r3
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	801a      	strh	r2, [r3, #0]
 80020d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020d4:	691b      	ldr	r3, [r3, #16]
 80020d6:	2b3e      	cmp	r3, #62	@ 0x3e
 80020d8:	d91d      	bls.n	8002116 <PCD_EP_ISR_Handler+0x292>
 80020da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020dc:	691b      	ldr	r3, [r3, #16]
 80020de:	095b      	lsrs	r3, r3, #5
 80020e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80020e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020e4:	691b      	ldr	r3, [r3, #16]
 80020e6:	f003 031f 	and.w	r3, r3, #31
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d102      	bne.n	80020f4 <PCD_EP_ISR_Handler+0x270>
 80020ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020f0:	3b01      	subs	r3, #1
 80020f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	881b      	ldrh	r3, [r3, #0]
 80020f8:	b29a      	uxth	r2, r3
 80020fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	029b      	lsls	r3, r3, #10
 8002100:	b29b      	uxth	r3, r3
 8002102:	4313      	orrs	r3, r2
 8002104:	b29b      	uxth	r3, r3
 8002106:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800210a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800210e:	b29a      	uxth	r2, r3
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	801a      	strh	r2, [r3, #0]
 8002114:	e026      	b.n	8002164 <PCD_EP_ISR_Handler+0x2e0>
 8002116:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002118:	691b      	ldr	r3, [r3, #16]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d10a      	bne.n	8002134 <PCD_EP_ISR_Handler+0x2b0>
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	881b      	ldrh	r3, [r3, #0]
 8002122:	b29b      	uxth	r3, r3
 8002124:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002128:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800212c:	b29a      	uxth	r2, r3
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	801a      	strh	r2, [r3, #0]
 8002132:	e017      	b.n	8002164 <PCD_EP_ISR_Handler+0x2e0>
 8002134:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002136:	691b      	ldr	r3, [r3, #16]
 8002138:	085b      	lsrs	r3, r3, #1
 800213a:	647b      	str	r3, [r7, #68]	@ 0x44
 800213c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800213e:	691b      	ldr	r3, [r3, #16]
 8002140:	f003 0301 	and.w	r3, r3, #1
 8002144:	2b00      	cmp	r3, #0
 8002146:	d002      	beq.n	800214e <PCD_EP_ISR_Handler+0x2ca>
 8002148:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800214a:	3301      	adds	r3, #1
 800214c:	647b      	str	r3, [r7, #68]	@ 0x44
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	881b      	ldrh	r3, [r3, #0]
 8002152:	b29a      	uxth	r2, r3
 8002154:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002156:	b29b      	uxth	r3, r3
 8002158:	029b      	lsls	r3, r3, #10
 800215a:	b29b      	uxth	r3, r3
 800215c:	4313      	orrs	r3, r2
 800215e:	b29a      	uxth	r2, r3
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	881b      	ldrh	r3, [r3, #0]
 800216a:	b29b      	uxth	r3, r3
 800216c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002170:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002174:	827b      	strh	r3, [r7, #18]
 8002176:	8a7b      	ldrh	r3, [r7, #18]
 8002178:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800217c:	827b      	strh	r3, [r7, #18]
 800217e:	8a7b      	ldrh	r3, [r7, #18]
 8002180:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002184:	827b      	strh	r3, [r7, #18]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	8a7b      	ldrh	r3, [r7, #18]
 800218c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002190:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002194:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002198:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800219c:	b29b      	uxth	r3, r3
 800219e:	8013      	strh	r3, [r2, #0]
 80021a0:	e234      	b.n	800260c <PCD_EP_ISR_Handler+0x788>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	461a      	mov	r2, r3
 80021a8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	4413      	add	r3, r2
 80021b0:	881b      	ldrh	r3, [r3, #0]
 80021b2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80021b6:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	f280 80fc 	bge.w	80023b8 <PCD_EP_ISR_Handler+0x534>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	461a      	mov	r2, r3
 80021c6:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	4413      	add	r3, r2
 80021ce:	881b      	ldrh	r3, [r3, #0]
 80021d0:	b29a      	uxth	r2, r3
 80021d2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80021d6:	4013      	ands	r3, r2
 80021d8:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	461a      	mov	r2, r3
 80021e2:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	4413      	add	r3, r2
 80021ea:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 80021ee:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80021f2:	b292      	uxth	r2, r2
 80021f4:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80021f6:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80021fa:	4613      	mov	r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	4413      	add	r3, r2
 8002200:	00db      	lsls	r3, r3, #3
 8002202:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	4413      	add	r3, r2
 800220a:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800220c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800220e:	7b1b      	ldrb	r3, [r3, #12]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d125      	bne.n	8002260 <PCD_EP_ISR_Handler+0x3dc>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800221c:	b29b      	uxth	r3, r3
 800221e:	461a      	mov	r2, r3
 8002220:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	00db      	lsls	r3, r3, #3
 8002226:	4413      	add	r3, r2
 8002228:	3306      	adds	r3, #6
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	687a      	ldr	r2, [r7, #4]
 800222e:	6812      	ldr	r2, [r2, #0]
 8002230:	4413      	add	r3, r2
 8002232:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002236:	881b      	ldrh	r3, [r3, #0]
 8002238:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800223c:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8002240:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002244:	2b00      	cmp	r3, #0
 8002246:	f000 8092 	beq.w	800236e <PCD_EP_ISR_Handler+0x4ea>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6818      	ldr	r0, [r3, #0]
 800224e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002250:	6959      	ldr	r1, [r3, #20]
 8002252:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002254:	88da      	ldrh	r2, [r3, #6]
 8002256:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800225a:	f005 f8ad 	bl	80073b8 <USB_ReadPMA>
 800225e:	e086      	b.n	800236e <PCD_EP_ISR_Handler+0x4ea>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002260:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002262:	78db      	ldrb	r3, [r3, #3]
 8002264:	2b02      	cmp	r3, #2
 8002266:	d10a      	bne.n	800227e <PCD_EP_ISR_Handler+0x3fa>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002268:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800226c:	461a      	mov	r2, r3
 800226e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	f000 f9d9 	bl	8002628 <HAL_PCD_EP_DB_Receive>
 8002276:	4603      	mov	r3, r0
 8002278:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 800227c:	e077      	b.n	800236e <PCD_EP_ISR_Handler+0x4ea>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	461a      	mov	r2, r3
 8002284:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	4413      	add	r3, r2
 800228c:	881b      	ldrh	r3, [r3, #0]
 800228e:	b29b      	uxth	r3, r3
 8002290:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002294:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002298:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	461a      	mov	r2, r3
 80022a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	441a      	add	r2, r3
 80022aa:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80022ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80022b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80022b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80022ba:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80022be:	b29b      	uxth	r3, r3
 80022c0:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	461a      	mov	r2, r3
 80022c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	4413      	add	r3, r2
 80022d0:	881b      	ldrh	r3, [r3, #0]
 80022d2:	b29b      	uxth	r3, r3
 80022d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d024      	beq.n	8002326 <PCD_EP_ISR_Handler+0x4a2>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	461a      	mov	r2, r3
 80022e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	00db      	lsls	r3, r3, #3
 80022ee:	4413      	add	r3, r2
 80022f0:	3302      	adds	r3, #2
 80022f2:	005b      	lsls	r3, r3, #1
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	6812      	ldr	r2, [r2, #0]
 80022f8:	4413      	add	r3, r2
 80022fa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80022fe:	881b      	ldrh	r3, [r3, #0]
 8002300:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002304:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002308:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800230c:	2b00      	cmp	r3, #0
 800230e:	d02e      	beq.n	800236e <PCD_EP_ISR_Handler+0x4ea>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6818      	ldr	r0, [r3, #0]
 8002314:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002316:	6959      	ldr	r1, [r3, #20]
 8002318:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800231a:	891a      	ldrh	r2, [r3, #8]
 800231c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002320:	f005 f84a 	bl	80073b8 <USB_ReadPMA>
 8002324:	e023      	b.n	800236e <PCD_EP_ISR_Handler+0x4ea>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800232e:	b29b      	uxth	r3, r3
 8002330:	461a      	mov	r2, r3
 8002332:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	00db      	lsls	r3, r3, #3
 8002338:	4413      	add	r3, r2
 800233a:	3306      	adds	r3, #6
 800233c:	005b      	lsls	r3, r3, #1
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	6812      	ldr	r2, [r2, #0]
 8002342:	4413      	add	r3, r2
 8002344:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002348:	881b      	ldrh	r3, [r3, #0]
 800234a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800234e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002352:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002356:	2b00      	cmp	r3, #0
 8002358:	d009      	beq.n	800236e <PCD_EP_ISR_Handler+0x4ea>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6818      	ldr	r0, [r3, #0]
 800235e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002360:	6959      	ldr	r1, [r3, #20]
 8002362:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002364:	895a      	ldrh	r2, [r3, #10]
 8002366:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800236a:	f005 f825 	bl	80073b8 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800236e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002370:	69da      	ldr	r2, [r3, #28]
 8002372:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002376:	441a      	add	r2, r3
 8002378:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800237a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800237c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800237e:	695a      	ldr	r2, [r3, #20]
 8002380:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002384:	441a      	add	r2, r3
 8002386:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002388:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800238a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800238c:	699b      	ldr	r3, [r3, #24]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d005      	beq.n	800239e <PCD_EP_ISR_Handler+0x51a>
 8002392:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8002396:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002398:	691b      	ldr	r3, [r3, #16]
 800239a:	429a      	cmp	r2, r3
 800239c:	d206      	bcs.n	80023ac <PCD_EP_ISR_Handler+0x528>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800239e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	4619      	mov	r1, r3
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f006 fd85 	bl	8008eb4 <HAL_PCD_DataOutStageCallback>
 80023aa:	e005      	b.n	80023b8 <PCD_EP_ISR_Handler+0x534>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80023b2:	4618      	mov	r0, r3
 80023b4:	f003 facc 	bl	8005950 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80023b8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80023bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	f000 8123 	beq.w	800260c <PCD_EP_ISR_Handler+0x788>
      {
        ep = &hpcd->IN_ep[epindex];
 80023c6:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80023ca:	1c5a      	adds	r2, r3, #1
 80023cc:	4613      	mov	r3, r2
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	4413      	add	r3, r2
 80023d2:	00db      	lsls	r3, r3, #3
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	4413      	add	r3, r2
 80023d8:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	461a      	mov	r2, r3
 80023e0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80023e4:	009b      	lsls	r3, r3, #2
 80023e6:	4413      	add	r3, r2
 80023e8:	881b      	ldrh	r3, [r3, #0]
 80023ea:	b29b      	uxth	r3, r3
 80023ec:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80023f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023f4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	461a      	mov	r2, r3
 80023fe:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	441a      	add	r2, r3
 8002406:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800240a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800240e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002412:	b29b      	uxth	r3, r3
 8002414:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002416:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002418:	78db      	ldrb	r3, [r3, #3]
 800241a:	2b01      	cmp	r3, #1
 800241c:	f040 80a2 	bne.w	8002564 <PCD_EP_ISR_Handler+0x6e0>
        {
          ep->xfer_len = 0U;
 8002420:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002422:	2200      	movs	r2, #0
 8002424:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002426:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002428:	7b1b      	ldrb	r3, [r3, #12]
 800242a:	2b00      	cmp	r3, #0
 800242c:	f000 8093 	beq.w	8002556 <PCD_EP_ISR_Handler+0x6d2>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002430:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002438:	2b00      	cmp	r3, #0
 800243a:	d046      	beq.n	80024ca <PCD_EP_ISR_Handler+0x646>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800243c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800243e:	785b      	ldrb	r3, [r3, #1]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d126      	bne.n	8002492 <PCD_EP_ISR_Handler+0x60e>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	627b      	str	r3, [r7, #36]	@ 0x24
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002452:	b29b      	uxth	r3, r3
 8002454:	461a      	mov	r2, r3
 8002456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002458:	4413      	add	r3, r2
 800245a:	627b      	str	r3, [r7, #36]	@ 0x24
 800245c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	011a      	lsls	r2, r3, #4
 8002462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002464:	4413      	add	r3, r2
 8002466:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800246a:	623b      	str	r3, [r7, #32]
 800246c:	6a3b      	ldr	r3, [r7, #32]
 800246e:	881b      	ldrh	r3, [r3, #0]
 8002470:	b29b      	uxth	r3, r3
 8002472:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002476:	b29a      	uxth	r2, r3
 8002478:	6a3b      	ldr	r3, [r7, #32]
 800247a:	801a      	strh	r2, [r3, #0]
 800247c:	6a3b      	ldr	r3, [r7, #32]
 800247e:	881b      	ldrh	r3, [r3, #0]
 8002480:	b29b      	uxth	r3, r3
 8002482:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002486:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800248a:	b29a      	uxth	r2, r3
 800248c:	6a3b      	ldr	r3, [r7, #32]
 800248e:	801a      	strh	r2, [r3, #0]
 8002490:	e061      	b.n	8002556 <PCD_EP_ISR_Handler+0x6d2>
 8002492:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002494:	785b      	ldrb	r3, [r3, #1]
 8002496:	2b01      	cmp	r3, #1
 8002498:	d15d      	bne.n	8002556 <PCD_EP_ISR_Handler+0x6d2>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	461a      	mov	r2, r3
 80024ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024ae:	4413      	add	r3, r2
 80024b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	011a      	lsls	r2, r3, #4
 80024b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024ba:	4413      	add	r3, r2
 80024bc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80024c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80024c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024c4:	2200      	movs	r2, #0
 80024c6:	801a      	strh	r2, [r3, #0]
 80024c8:	e045      	b.n	8002556 <PCD_EP_ISR_Handler+0x6d2>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80024d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024d2:	785b      	ldrb	r3, [r3, #1]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d126      	bne.n	8002526 <PCD_EP_ISR_Handler+0x6a2>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80024e6:	b29b      	uxth	r3, r3
 80024e8:	461a      	mov	r2, r3
 80024ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024ec:	4413      	add	r3, r2
 80024ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80024f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	011a      	lsls	r2, r3, #4
 80024f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024f8:	4413      	add	r3, r2
 80024fa:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80024fe:	633b      	str	r3, [r7, #48]	@ 0x30
 8002500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002502:	881b      	ldrh	r3, [r3, #0]
 8002504:	b29b      	uxth	r3, r3
 8002506:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800250a:	b29a      	uxth	r2, r3
 800250c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800250e:	801a      	strh	r2, [r3, #0]
 8002510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002512:	881b      	ldrh	r3, [r3, #0]
 8002514:	b29b      	uxth	r3, r3
 8002516:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800251a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800251e:	b29a      	uxth	r2, r3
 8002520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002522:	801a      	strh	r2, [r3, #0]
 8002524:	e017      	b.n	8002556 <PCD_EP_ISR_Handler+0x6d2>
 8002526:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002528:	785b      	ldrb	r3, [r3, #1]
 800252a:	2b01      	cmp	r3, #1
 800252c:	d113      	bne.n	8002556 <PCD_EP_ISR_Handler+0x6d2>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002536:	b29b      	uxth	r3, r3
 8002538:	461a      	mov	r2, r3
 800253a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800253c:	4413      	add	r3, r2
 800253e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002540:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	011a      	lsls	r2, r3, #4
 8002546:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002548:	4413      	add	r3, r2
 800254a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800254e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002552:	2200      	movs	r2, #0
 8002554:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002556:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	4619      	mov	r1, r3
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	f006 fcc4 	bl	8008eea <HAL_PCD_DataInStageCallback>
 8002562:	e053      	b.n	800260c <PCD_EP_ISR_Handler+0x788>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002564:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002568:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800256c:	2b00      	cmp	r3, #0
 800256e:	d146      	bne.n	80025fe <PCD_EP_ISR_Handler+0x77a>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002578:	b29b      	uxth	r3, r3
 800257a:	461a      	mov	r2, r3
 800257c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	00db      	lsls	r3, r3, #3
 8002582:	4413      	add	r3, r2
 8002584:	3302      	adds	r3, #2
 8002586:	005b      	lsls	r3, r3, #1
 8002588:	687a      	ldr	r2, [r7, #4]
 800258a:	6812      	ldr	r2, [r2, #0]
 800258c:	4413      	add	r3, r2
 800258e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002592:	881b      	ldrh	r3, [r3, #0]
 8002594:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002598:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 800259c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800259e:	699a      	ldr	r2, [r3, #24]
 80025a0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d907      	bls.n	80025b8 <PCD_EP_ISR_Handler+0x734>
            {
              ep->xfer_len -= TxPctSize;
 80025a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025aa:	699a      	ldr	r2, [r3, #24]
 80025ac:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80025b0:	1ad2      	subs	r2, r2, r3
 80025b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025b4:	619a      	str	r2, [r3, #24]
 80025b6:	e002      	b.n	80025be <PCD_EP_ISR_Handler+0x73a>
            }
            else
            {
              ep->xfer_len = 0U;
 80025b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025ba:	2200      	movs	r2, #0
 80025bc:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80025be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025c0:	699b      	ldr	r3, [r3, #24]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d106      	bne.n	80025d4 <PCD_EP_ISR_Handler+0x750>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80025c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	4619      	mov	r1, r3
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	f006 fc8c 	bl	8008eea <HAL_PCD_DataInStageCallback>
 80025d2:	e01b      	b.n	800260c <PCD_EP_ISR_Handler+0x788>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80025d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025d6:	695a      	ldr	r2, [r3, #20]
 80025d8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80025dc:	441a      	add	r2, r3
 80025de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025e0:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80025e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025e4:	69da      	ldr	r2, [r3, #28]
 80025e6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80025ea:	441a      	add	r2, r3
 80025ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025ee:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80025f6:	4618      	mov	r0, r3
 80025f8:	f003 f9aa 	bl	8005950 <USB_EPStartXfer>
 80025fc:	e006      	b.n	800260c <PCD_EP_ISR_Handler+0x788>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80025fe:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002602:	461a      	mov	r2, r3
 8002604:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f000 f91b 	bl	8002842 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002614:	b29b      	uxth	r3, r3
 8002616:	b21b      	sxth	r3, r3
 8002618:	2b00      	cmp	r3, #0
 800261a:	f6ff ac38 	blt.w	8001e8e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800261e:	2300      	movs	r3, #0
}
 8002620:	4618      	mov	r0, r3
 8002622:	3758      	adds	r7, #88	@ 0x58
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}

08002628 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b088      	sub	sp, #32
 800262c:	af00      	add	r7, sp, #0
 800262e:	60f8      	str	r0, [r7, #12]
 8002630:	60b9      	str	r1, [r7, #8]
 8002632:	4613      	mov	r3, r2
 8002634:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002636:	88fb      	ldrh	r3, [r7, #6]
 8002638:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800263c:	2b00      	cmp	r3, #0
 800263e:	d07e      	beq.n	800273e <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002648:	b29b      	uxth	r3, r3
 800264a:	461a      	mov	r2, r3
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	00db      	lsls	r3, r3, #3
 8002652:	4413      	add	r3, r2
 8002654:	3302      	adds	r3, #2
 8002656:	005b      	lsls	r3, r3, #1
 8002658:	68fa      	ldr	r2, [r7, #12]
 800265a:	6812      	ldr	r2, [r2, #0]
 800265c:	4413      	add	r3, r2
 800265e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002662:	881b      	ldrh	r3, [r3, #0]
 8002664:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002668:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	699a      	ldr	r2, [r3, #24]
 800266e:	8b7b      	ldrh	r3, [r7, #26]
 8002670:	429a      	cmp	r2, r3
 8002672:	d306      	bcc.n	8002682 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	699a      	ldr	r2, [r3, #24]
 8002678:	8b7b      	ldrh	r3, [r7, #26]
 800267a:	1ad2      	subs	r2, r2, r3
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	619a      	str	r2, [r3, #24]
 8002680:	e002      	b.n	8002688 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	2200      	movs	r2, #0
 8002686:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	699b      	ldr	r3, [r3, #24]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d123      	bne.n	80026d8 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	461a      	mov	r2, r3
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	4413      	add	r3, r2
 800269e:	881b      	ldrh	r3, [r3, #0]
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80026a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026aa:	833b      	strh	r3, [r7, #24]
 80026ac:	8b3b      	ldrh	r3, [r7, #24]
 80026ae:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80026b2:	833b      	strh	r3, [r7, #24]
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	461a      	mov	r2, r3
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	781b      	ldrb	r3, [r3, #0]
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	441a      	add	r2, r3
 80026c2:	8b3b      	ldrh	r3, [r7, #24]
 80026c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80026c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80026cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80026d8:	88fb      	ldrh	r3, [r7, #6]
 80026da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d01f      	beq.n	8002722 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	461a      	mov	r2, r3
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	009b      	lsls	r3, r3, #2
 80026ee:	4413      	add	r3, r2
 80026f0:	881b      	ldrh	r3, [r3, #0]
 80026f2:	b29b      	uxth	r3, r3
 80026f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80026f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026fc:	82fb      	strh	r3, [r7, #22]
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	461a      	mov	r2, r3
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	441a      	add	r2, r3
 800270c:	8afb      	ldrh	r3, [r7, #22]
 800270e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002712:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002716:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800271a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800271e:	b29b      	uxth	r3, r3
 8002720:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002722:	8b7b      	ldrh	r3, [r7, #26]
 8002724:	2b00      	cmp	r3, #0
 8002726:	f000 8087 	beq.w	8002838 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6818      	ldr	r0, [r3, #0]
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	6959      	ldr	r1, [r3, #20]
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	891a      	ldrh	r2, [r3, #8]
 8002736:	8b7b      	ldrh	r3, [r7, #26]
 8002738:	f004 fe3e 	bl	80073b8 <USB_ReadPMA>
 800273c:	e07c      	b.n	8002838 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002746:	b29b      	uxth	r3, r3
 8002748:	461a      	mov	r2, r3
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	781b      	ldrb	r3, [r3, #0]
 800274e:	00db      	lsls	r3, r3, #3
 8002750:	4413      	add	r3, r2
 8002752:	3306      	adds	r3, #6
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	68fa      	ldr	r2, [r7, #12]
 8002758:	6812      	ldr	r2, [r2, #0]
 800275a:	4413      	add	r3, r2
 800275c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002760:	881b      	ldrh	r3, [r3, #0]
 8002762:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002766:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	699a      	ldr	r2, [r3, #24]
 800276c:	8b7b      	ldrh	r3, [r7, #26]
 800276e:	429a      	cmp	r2, r3
 8002770:	d306      	bcc.n	8002780 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	699a      	ldr	r2, [r3, #24]
 8002776:	8b7b      	ldrh	r3, [r7, #26]
 8002778:	1ad2      	subs	r2, r2, r3
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	619a      	str	r2, [r3, #24]
 800277e:	e002      	b.n	8002786 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	2200      	movs	r2, #0
 8002784:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	699b      	ldr	r3, [r3, #24]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d123      	bne.n	80027d6 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	461a      	mov	r2, r3
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	781b      	ldrb	r3, [r3, #0]
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	4413      	add	r3, r2
 800279c:	881b      	ldrh	r3, [r3, #0]
 800279e:	b29b      	uxth	r3, r3
 80027a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80027a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027a8:	83fb      	strh	r3, [r7, #30]
 80027aa:	8bfb      	ldrh	r3, [r7, #30]
 80027ac:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80027b0:	83fb      	strh	r3, [r7, #30]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	461a      	mov	r2, r3
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	441a      	add	r2, r3
 80027c0:	8bfb      	ldrh	r3, [r7, #30]
 80027c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80027c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80027ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027d2:	b29b      	uxth	r3, r3
 80027d4:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80027d6:	88fb      	ldrh	r3, [r7, #6]
 80027d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d11f      	bne.n	8002820 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	461a      	mov	r2, r3
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	4413      	add	r3, r2
 80027ee:	881b      	ldrh	r3, [r3, #0]
 80027f0:	b29b      	uxth	r3, r3
 80027f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80027f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027fa:	83bb      	strh	r3, [r7, #28]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	461a      	mov	r2, r3
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	441a      	add	r2, r3
 800280a:	8bbb      	ldrh	r3, [r7, #28]
 800280c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002810:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002814:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002818:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800281c:	b29b      	uxth	r3, r3
 800281e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002820:	8b7b      	ldrh	r3, [r7, #26]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d008      	beq.n	8002838 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6818      	ldr	r0, [r3, #0]
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	6959      	ldr	r1, [r3, #20]
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	895a      	ldrh	r2, [r3, #10]
 8002832:	8b7b      	ldrh	r3, [r7, #26]
 8002834:	f004 fdc0 	bl	80073b8 <USB_ReadPMA>
    }
  }

  return count;
 8002838:	8b7b      	ldrh	r3, [r7, #26]
}
 800283a:	4618      	mov	r0, r3
 800283c:	3720      	adds	r7, #32
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}

08002842 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002842:	b580      	push	{r7, lr}
 8002844:	b0a4      	sub	sp, #144	@ 0x90
 8002846:	af00      	add	r7, sp, #0
 8002848:	60f8      	str	r0, [r7, #12]
 800284a:	60b9      	str	r1, [r7, #8]
 800284c:	4613      	mov	r3, r2
 800284e:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002850:	88fb      	ldrh	r3, [r7, #6]
 8002852:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002856:	2b00      	cmp	r3, #0
 8002858:	f000 81dd 	beq.w	8002c16 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002864:	b29b      	uxth	r3, r3
 8002866:	461a      	mov	r2, r3
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	00db      	lsls	r3, r3, #3
 800286e:	4413      	add	r3, r2
 8002870:	3302      	adds	r3, #2
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	68fa      	ldr	r2, [r7, #12]
 8002876:	6812      	ldr	r2, [r2, #0]
 8002878:	4413      	add	r3, r2
 800287a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800287e:	881b      	ldrh	r3, [r3, #0]
 8002880:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002884:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	699a      	ldr	r2, [r3, #24]
 800288c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002890:	429a      	cmp	r2, r3
 8002892:	d907      	bls.n	80028a4 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	699a      	ldr	r2, [r3, #24]
 8002898:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800289c:	1ad2      	subs	r2, r2, r3
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	619a      	str	r2, [r3, #24]
 80028a2:	e002      	b.n	80028aa <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	2200      	movs	r2, #0
 80028a8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	699b      	ldr	r3, [r3, #24]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	f040 80b9 	bne.w	8002a26 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	785b      	ldrb	r3, [r3, #1]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d126      	bne.n	800290a <HAL_PCD_EP_DB_Transmit+0xc8>
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028ca:	b29b      	uxth	r3, r3
 80028cc:	461a      	mov	r2, r3
 80028ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028d0:	4413      	add	r3, r2
 80028d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	011a      	lsls	r2, r3, #4
 80028da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028dc:	4413      	add	r3, r2
 80028de:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80028e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80028e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028e6:	881b      	ldrh	r3, [r3, #0]
 80028e8:	b29b      	uxth	r3, r3
 80028ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028ee:	b29a      	uxth	r2, r3
 80028f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028f2:	801a      	strh	r2, [r3, #0]
 80028f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028f6:	881b      	ldrh	r3, [r3, #0]
 80028f8:	b29b      	uxth	r3, r3
 80028fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80028fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002902:	b29a      	uxth	r2, r3
 8002904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002906:	801a      	strh	r2, [r3, #0]
 8002908:	e01a      	b.n	8002940 <HAL_PCD_EP_DB_Transmit+0xfe>
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	785b      	ldrb	r3, [r3, #1]
 800290e:	2b01      	cmp	r3, #1
 8002910:	d116      	bne.n	8002940 <HAL_PCD_EP_DB_Transmit+0xfe>
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	637b      	str	r3, [r7, #52]	@ 0x34
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002920:	b29b      	uxth	r3, r3
 8002922:	461a      	mov	r2, r3
 8002924:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002926:	4413      	add	r3, r2
 8002928:	637b      	str	r3, [r7, #52]	@ 0x34
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	781b      	ldrb	r3, [r3, #0]
 800292e:	011a      	lsls	r2, r3, #4
 8002930:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002932:	4413      	add	r3, r2
 8002934:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002938:	633b      	str	r3, [r7, #48]	@ 0x30
 800293a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800293c:	2200      	movs	r2, #0
 800293e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	627b      	str	r3, [r7, #36]	@ 0x24
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	785b      	ldrb	r3, [r3, #1]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d126      	bne.n	800299c <HAL_PCD_EP_DB_Transmit+0x15a>
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	61fb      	str	r3, [r7, #28]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800295c:	b29b      	uxth	r3, r3
 800295e:	461a      	mov	r2, r3
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	4413      	add	r3, r2
 8002964:	61fb      	str	r3, [r7, #28]
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	011a      	lsls	r2, r3, #4
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	4413      	add	r3, r2
 8002970:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002974:	61bb      	str	r3, [r7, #24]
 8002976:	69bb      	ldr	r3, [r7, #24]
 8002978:	881b      	ldrh	r3, [r3, #0]
 800297a:	b29b      	uxth	r3, r3
 800297c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002980:	b29a      	uxth	r2, r3
 8002982:	69bb      	ldr	r3, [r7, #24]
 8002984:	801a      	strh	r2, [r3, #0]
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	881b      	ldrh	r3, [r3, #0]
 800298a:	b29b      	uxth	r3, r3
 800298c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002990:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002994:	b29a      	uxth	r2, r3
 8002996:	69bb      	ldr	r3, [r7, #24]
 8002998:	801a      	strh	r2, [r3, #0]
 800299a:	e017      	b.n	80029cc <HAL_PCD_EP_DB_Transmit+0x18a>
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	785b      	ldrb	r3, [r3, #1]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d113      	bne.n	80029cc <HAL_PCD_EP_DB_Transmit+0x18a>
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	461a      	mov	r2, r3
 80029b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b2:	4413      	add	r3, r2
 80029b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	011a      	lsls	r2, r3, #4
 80029bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029be:	4413      	add	r3, r2
 80029c0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80029c4:	623b      	str	r3, [r7, #32]
 80029c6:	6a3b      	ldr	r3, [r7, #32]
 80029c8:	2200      	movs	r2, #0
 80029ca:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	4619      	mov	r1, r3
 80029d2:	68f8      	ldr	r0, [r7, #12]
 80029d4:	f006 fa89 	bl	8008eea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80029d8:	88fb      	ldrh	r3, [r7, #6]
 80029da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	f000 82fc 	beq.w	8002fdc <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	461a      	mov	r2, r3
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	4413      	add	r3, r2
 80029f2:	881b      	ldrh	r3, [r3, #0]
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80029fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029fe:	82fb      	strh	r3, [r7, #22]
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	461a      	mov	r2, r3
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	441a      	add	r2, r3
 8002a0e:	8afb      	ldrh	r3, [r7, #22]
 8002a10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002a14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002a18:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002a1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	8013      	strh	r3, [r2, #0]
 8002a24:	e2da      	b.n	8002fdc <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002a26:	88fb      	ldrh	r3, [r7, #6]
 8002a28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d021      	beq.n	8002a74 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	461a      	mov	r2, r3
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	4413      	add	r3, r2
 8002a3e:	881b      	ldrh	r3, [r3, #0]
 8002a40:	b29b      	uxth	r3, r3
 8002a42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002a46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a4a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	461a      	mov	r2, r3
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	009b      	lsls	r3, r3, #2
 8002a5a:	441a      	add	r2, r3
 8002a5c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8002a60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002a64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002a68:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002a6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a70:	b29b      	uxth	r3, r3
 8002a72:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	f040 82ae 	bne.w	8002fdc <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	695a      	ldr	r2, [r3, #20]
 8002a84:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002a88:	441a      	add	r2, r3
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	69da      	ldr	r2, [r3, #28]
 8002a92:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002a96:	441a      	add	r2, r3
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	6a1a      	ldr	r2, [r3, #32]
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	691b      	ldr	r3, [r3, #16]
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d30b      	bcc.n	8002ac0 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	691b      	ldr	r3, [r3, #16]
 8002aac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	6a1a      	ldr	r2, [r3, #32]
 8002ab4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ab8:	1ad2      	subs	r2, r2, r3
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	621a      	str	r2, [r3, #32]
 8002abe:	e017      	b.n	8002af0 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	6a1b      	ldr	r3, [r3, #32]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d108      	bne.n	8002ada <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8002ac8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002acc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002ad8:	e00a      	b.n	8002af0 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	2200      	movs	r2, #0
 8002ade:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	6a1b      	ldr	r3, [r3, #32]
 8002ae6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	2200      	movs	r2, #0
 8002aee:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	785b      	ldrb	r3, [r3, #1]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d165      	bne.n	8002bc4 <HAL_PCD_EP_DB_Transmit+0x382>
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	461a      	mov	r2, r3
 8002b0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b0c:	4413      	add	r3, r2
 8002b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	011a      	lsls	r2, r3, #4
 8002b16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b18:	4413      	add	r3, r2
 8002b1a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002b1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002b20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b22:	881b      	ldrh	r3, [r3, #0]
 8002b24:	b29b      	uxth	r3, r3
 8002b26:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b2a:	b29a      	uxth	r2, r3
 8002b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b2e:	801a      	strh	r2, [r3, #0]
 8002b30:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b34:	2b3e      	cmp	r3, #62	@ 0x3e
 8002b36:	d91d      	bls.n	8002b74 <HAL_PCD_EP_DB_Transmit+0x332>
 8002b38:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b3c:	095b      	lsrs	r3, r3, #5
 8002b3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b40:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b44:	f003 031f 	and.w	r3, r3, #31
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d102      	bne.n	8002b52 <HAL_PCD_EP_DB_Transmit+0x310>
 8002b4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b54:	881b      	ldrh	r3, [r3, #0]
 8002b56:	b29a      	uxth	r2, r3
 8002b58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b5a:	b29b      	uxth	r3, r3
 8002b5c:	029b      	lsls	r3, r3, #10
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	4313      	orrs	r3, r2
 8002b62:	b29b      	uxth	r3, r3
 8002b64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b6c:	b29a      	uxth	r2, r3
 8002b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b70:	801a      	strh	r2, [r3, #0]
 8002b72:	e044      	b.n	8002bfe <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002b74:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d10a      	bne.n	8002b92 <HAL_PCD_EP_DB_Transmit+0x350>
 8002b7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b7e:	881b      	ldrh	r3, [r3, #0]
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b8a:	b29a      	uxth	r2, r3
 8002b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b8e:	801a      	strh	r2, [r3, #0]
 8002b90:	e035      	b.n	8002bfe <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002b92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b96:	085b      	lsrs	r3, r3, #1
 8002b98:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d002      	beq.n	8002bac <HAL_PCD_EP_DB_Transmit+0x36a>
 8002ba6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ba8:	3301      	adds	r3, #1
 8002baa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bae:	881b      	ldrh	r3, [r3, #0]
 8002bb0:	b29a      	uxth	r2, r3
 8002bb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002bb4:	b29b      	uxth	r3, r3
 8002bb6:	029b      	lsls	r3, r3, #10
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	b29a      	uxth	r2, r3
 8002bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bc0:	801a      	strh	r2, [r3, #0]
 8002bc2:	e01c      	b.n	8002bfe <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	785b      	ldrb	r3, [r3, #1]
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d118      	bne.n	8002bfe <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	461a      	mov	r2, r3
 8002bde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002be0:	4413      	add	r3, r2
 8002be2:	647b      	str	r3, [r7, #68]	@ 0x44
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	011a      	lsls	r2, r3, #4
 8002bea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002bec:	4413      	add	r3, r2
 8002bee:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002bf2:	643b      	str	r3, [r7, #64]	@ 0x40
 8002bf4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002bf8:	b29a      	uxth	r2, r3
 8002bfa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bfc:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	6818      	ldr	r0, [r3, #0]
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	6959      	ldr	r1, [r3, #20]
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	891a      	ldrh	r2, [r3, #8]
 8002c0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	f004 fb8d 	bl	800732e <USB_WritePMA>
 8002c14:	e1e2      	b.n	8002fdc <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	461a      	mov	r2, r3
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	781b      	ldrb	r3, [r3, #0]
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	4413      	add	r3, r2
 8002c2a:	3306      	adds	r3, #6
 8002c2c:	005b      	lsls	r3, r3, #1
 8002c2e:	68fa      	ldr	r2, [r7, #12]
 8002c30:	6812      	ldr	r2, [r2, #0]
 8002c32:	4413      	add	r3, r2
 8002c34:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002c38:	881b      	ldrh	r3, [r3, #0]
 8002c3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c3e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	699a      	ldr	r2, [r3, #24]
 8002c46:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d307      	bcc.n	8002c5e <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	699a      	ldr	r2, [r3, #24]
 8002c52:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002c56:	1ad2      	subs	r2, r2, r3
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	619a      	str	r2, [r3, #24]
 8002c5c:	e002      	b.n	8002c64 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	2200      	movs	r2, #0
 8002c62:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	699b      	ldr	r3, [r3, #24]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	f040 80c0 	bne.w	8002dee <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	785b      	ldrb	r3, [r3, #1]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d126      	bne.n	8002cc4 <HAL_PCD_EP_DB_Transmit+0x482>
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	461a      	mov	r2, r3
 8002c88:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002c8a:	4413      	add	r3, r2
 8002c8c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	011a      	lsls	r2, r3, #4
 8002c94:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002c96:	4413      	add	r3, r2
 8002c98:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002c9c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002c9e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ca0:	881b      	ldrh	r3, [r3, #0]
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ca8:	b29a      	uxth	r2, r3
 8002caa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002cac:	801a      	strh	r2, [r3, #0]
 8002cae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002cb0:	881b      	ldrh	r3, [r3, #0]
 8002cb2:	b29b      	uxth	r3, r3
 8002cb4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002cb8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002cbc:	b29a      	uxth	r2, r3
 8002cbe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002cc0:	801a      	strh	r2, [r3, #0]
 8002cc2:	e01a      	b.n	8002cfa <HAL_PCD_EP_DB_Transmit+0x4b8>
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	785b      	ldrb	r3, [r3, #1]
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d116      	bne.n	8002cfa <HAL_PCD_EP_DB_Transmit+0x4b8>
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	667b      	str	r3, [r7, #100]	@ 0x64
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002cda:	b29b      	uxth	r3, r3
 8002cdc:	461a      	mov	r2, r3
 8002cde:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ce0:	4413      	add	r3, r2
 8002ce2:	667b      	str	r3, [r7, #100]	@ 0x64
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	011a      	lsls	r2, r3, #4
 8002cea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002cec:	4413      	add	r3, r2
 8002cee:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002cf2:	663b      	str	r3, [r7, #96]	@ 0x60
 8002cf4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	677b      	str	r3, [r7, #116]	@ 0x74
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	785b      	ldrb	r3, [r3, #1]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d12b      	bne.n	8002d60 <HAL_PCD_EP_DB_Transmit+0x51e>
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d16:	b29b      	uxth	r3, r3
 8002d18:	461a      	mov	r2, r3
 8002d1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d1c:	4413      	add	r3, r2
 8002d1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	011a      	lsls	r2, r3, #4
 8002d26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d28:	4413      	add	r3, r2
 8002d2a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002d2e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002d32:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d36:	881b      	ldrh	r3, [r3, #0]
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d3e:	b29a      	uxth	r2, r3
 8002d40:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d44:	801a      	strh	r2, [r3, #0]
 8002d46:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d4a:	881b      	ldrh	r3, [r3, #0]
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d56:	b29a      	uxth	r2, r3
 8002d58:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d5c:	801a      	strh	r2, [r3, #0]
 8002d5e:	e017      	b.n	8002d90 <HAL_PCD_EP_DB_Transmit+0x54e>
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	785b      	ldrb	r3, [r3, #1]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d113      	bne.n	8002d90 <HAL_PCD_EP_DB_Transmit+0x54e>
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	461a      	mov	r2, r3
 8002d74:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d76:	4413      	add	r3, r2
 8002d78:	677b      	str	r3, [r7, #116]	@ 0x74
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	011a      	lsls	r2, r3, #4
 8002d80:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d82:	4413      	add	r3, r2
 8002d84:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002d88:	673b      	str	r3, [r7, #112]	@ 0x70
 8002d8a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	4619      	mov	r1, r3
 8002d96:	68f8      	ldr	r0, [r7, #12]
 8002d98:	f006 f8a7 	bl	8008eea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002d9c:	88fb      	ldrh	r3, [r7, #6]
 8002d9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	f040 811a 	bne.w	8002fdc <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	461a      	mov	r2, r3
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	4413      	add	r3, r2
 8002db6:	881b      	ldrh	r3, [r3, #0]
 8002db8:	b29b      	uxth	r3, r3
 8002dba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002dbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002dc2:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	461a      	mov	r2, r3
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	441a      	add	r2, r3
 8002dd4:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002dd8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002ddc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002de0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002de4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002de8:	b29b      	uxth	r3, r3
 8002dea:	8013      	strh	r3, [r2, #0]
 8002dec:	e0f6      	b.n	8002fdc <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002dee:	88fb      	ldrh	r3, [r7, #6]
 8002df0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d121      	bne.n	8002e3c <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	4413      	add	r3, r2
 8002e06:	881b      	ldrh	r3, [r3, #0]
 8002e08:	b29b      	uxth	r3, r3
 8002e0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e12:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	009b      	lsls	r3, r3, #2
 8002e22:	441a      	add	r2, r3
 8002e24:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002e28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e30:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	f040 80ca 	bne.w	8002fdc <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	695a      	ldr	r2, [r3, #20]
 8002e4c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002e50:	441a      	add	r2, r3
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	69da      	ldr	r2, [r3, #28]
 8002e5a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002e5e:	441a      	add	r2, r3
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	6a1a      	ldr	r2, [r3, #32]
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	691b      	ldr	r3, [r3, #16]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d30b      	bcc.n	8002e88 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	6a1a      	ldr	r2, [r3, #32]
 8002e7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e80:	1ad2      	subs	r2, r2, r3
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	621a      	str	r2, [r3, #32]
 8002e86:	e017      	b.n	8002eb8 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	6a1b      	ldr	r3, [r3, #32]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d108      	bne.n	8002ea2 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8002e90:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002e94:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002ea0:	e00a      	b.n	8002eb8 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	6a1b      	ldr	r3, [r3, #32]
 8002ea6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	2200      	movs	r2, #0
 8002eae:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	657b      	str	r3, [r7, #84]	@ 0x54
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	785b      	ldrb	r3, [r3, #1]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d165      	bne.n	8002f92 <HAL_PCD_EP_DB_Transmit+0x750>
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002eda:	4413      	add	r3, r2
 8002edc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	781b      	ldrb	r3, [r3, #0]
 8002ee2:	011a      	lsls	r2, r3, #4
 8002ee4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ee6:	4413      	add	r3, r2
 8002ee8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002eec:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002eee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ef0:	881b      	ldrh	r3, [r3, #0]
 8002ef2:	b29b      	uxth	r3, r3
 8002ef4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ef8:	b29a      	uxth	r2, r3
 8002efa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002efc:	801a      	strh	r2, [r3, #0]
 8002efe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f02:	2b3e      	cmp	r3, #62	@ 0x3e
 8002f04:	d91d      	bls.n	8002f42 <HAL_PCD_EP_DB_Transmit+0x700>
 8002f06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f0a:	095b      	lsrs	r3, r3, #5
 8002f0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002f0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f12:	f003 031f 	and.w	r3, r3, #31
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d102      	bne.n	8002f20 <HAL_PCD_EP_DB_Transmit+0x6de>
 8002f1a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f1c:	3b01      	subs	r3, #1
 8002f1e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002f20:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f22:	881b      	ldrh	r3, [r3, #0]
 8002f24:	b29a      	uxth	r2, r3
 8002f26:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	029b      	lsls	r3, r3, #10
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002f36:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002f3a:	b29a      	uxth	r2, r3
 8002f3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f3e:	801a      	strh	r2, [r3, #0]
 8002f40:	e041      	b.n	8002fc6 <HAL_PCD_EP_DB_Transmit+0x784>
 8002f42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d10a      	bne.n	8002f60 <HAL_PCD_EP_DB_Transmit+0x71e>
 8002f4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f4c:	881b      	ldrh	r3, [r3, #0]
 8002f4e:	b29b      	uxth	r3, r3
 8002f50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002f54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002f58:	b29a      	uxth	r2, r3
 8002f5a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f5c:	801a      	strh	r2, [r3, #0]
 8002f5e:	e032      	b.n	8002fc6 <HAL_PCD_EP_DB_Transmit+0x784>
 8002f60:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f64:	085b      	lsrs	r3, r3, #1
 8002f66:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002f68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f6c:	f003 0301 	and.w	r3, r3, #1
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d002      	beq.n	8002f7a <HAL_PCD_EP_DB_Transmit+0x738>
 8002f74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f76:	3301      	adds	r3, #1
 8002f78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002f7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f7c:	881b      	ldrh	r3, [r3, #0]
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	029b      	lsls	r3, r3, #10
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	b29a      	uxth	r2, r3
 8002f8c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f8e:	801a      	strh	r2, [r3, #0]
 8002f90:	e019      	b.n	8002fc6 <HAL_PCD_EP_DB_Transmit+0x784>
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	785b      	ldrb	r3, [r3, #1]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d115      	bne.n	8002fc6 <HAL_PCD_EP_DB_Transmit+0x784>
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fa8:	4413      	add	r3, r2
 8002faa:	657b      	str	r3, [r7, #84]	@ 0x54
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	781b      	ldrb	r3, [r3, #0]
 8002fb0:	011a      	lsls	r2, r3, #4
 8002fb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fb4:	4413      	add	r3, r2
 8002fb6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002fba:	653b      	str	r3, [r7, #80]	@ 0x50
 8002fbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fc4:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6818      	ldr	r0, [r3, #0]
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	6959      	ldr	r1, [r3, #20]
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	895a      	ldrh	r2, [r3, #10]
 8002fd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	f004 f9a9 	bl	800732e <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	461a      	mov	r2, r3
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	781b      	ldrb	r3, [r3, #0]
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	4413      	add	r3, r2
 8002fea:	881b      	ldrh	r3, [r3, #0]
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002ff2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002ff6:	82bb      	strh	r3, [r7, #20]
 8002ff8:	8abb      	ldrh	r3, [r7, #20]
 8002ffa:	f083 0310 	eor.w	r3, r3, #16
 8002ffe:	82bb      	strh	r3, [r7, #20]
 8003000:	8abb      	ldrh	r3, [r7, #20]
 8003002:	f083 0320 	eor.w	r3, r3, #32
 8003006:	82bb      	strh	r3, [r7, #20]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	461a      	mov	r2, r3
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	441a      	add	r2, r3
 8003016:	8abb      	ldrh	r3, [r7, #20]
 8003018:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800301c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003020:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003024:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003028:	b29b      	uxth	r3, r3
 800302a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800302c:	2300      	movs	r3, #0
}
 800302e:	4618      	mov	r0, r3
 8003030:	3790      	adds	r7, #144	@ 0x90
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}

08003036 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003036:	b480      	push	{r7}
 8003038:	b087      	sub	sp, #28
 800303a:	af00      	add	r7, sp, #0
 800303c:	60f8      	str	r0, [r7, #12]
 800303e:	607b      	str	r3, [r7, #4]
 8003040:	460b      	mov	r3, r1
 8003042:	817b      	strh	r3, [r7, #10]
 8003044:	4613      	mov	r3, r2
 8003046:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003048:	897b      	ldrh	r3, [r7, #10]
 800304a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800304e:	b29b      	uxth	r3, r3
 8003050:	2b00      	cmp	r3, #0
 8003052:	d00b      	beq.n	800306c <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003054:	897b      	ldrh	r3, [r7, #10]
 8003056:	f003 0307 	and.w	r3, r3, #7
 800305a:	1c5a      	adds	r2, r3, #1
 800305c:	4613      	mov	r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	4413      	add	r3, r2
 8003062:	00db      	lsls	r3, r3, #3
 8003064:	68fa      	ldr	r2, [r7, #12]
 8003066:	4413      	add	r3, r2
 8003068:	617b      	str	r3, [r7, #20]
 800306a:	e009      	b.n	8003080 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800306c:	897a      	ldrh	r2, [r7, #10]
 800306e:	4613      	mov	r3, r2
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	4413      	add	r3, r2
 8003074:	00db      	lsls	r3, r3, #3
 8003076:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800307a:	68fa      	ldr	r2, [r7, #12]
 800307c:	4413      	add	r3, r2
 800307e:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003080:	893b      	ldrh	r3, [r7, #8]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d107      	bne.n	8003096 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	2200      	movs	r2, #0
 800308a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	b29a      	uxth	r2, r3
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	80da      	strh	r2, [r3, #6]
 8003094:	e00b      	b.n	80030ae <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	2201      	movs	r2, #1
 800309a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	b29a      	uxth	r2, r3
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	0c1b      	lsrs	r3, r3, #16
 80030a8:	b29a      	uxth	r2, r3
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80030ae:	2300      	movs	r3, #0
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	371c      	adds	r7, #28
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bc80      	pop	{r7}
 80030b8:	4770      	bx	lr
	...

080030bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b086      	sub	sp, #24
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d101      	bne.n	80030ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e272      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0301 	and.w	r3, r3, #1
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	f000 8087 	beq.w	80031ea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030dc:	4b92      	ldr	r3, [pc, #584]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f003 030c 	and.w	r3, r3, #12
 80030e4:	2b04      	cmp	r3, #4
 80030e6:	d00c      	beq.n	8003102 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80030e8:	4b8f      	ldr	r3, [pc, #572]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f003 030c 	and.w	r3, r3, #12
 80030f0:	2b08      	cmp	r3, #8
 80030f2:	d112      	bne.n	800311a <HAL_RCC_OscConfig+0x5e>
 80030f4:	4b8c      	ldr	r3, [pc, #560]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003100:	d10b      	bne.n	800311a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003102:	4b89      	ldr	r3, [pc, #548]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d06c      	beq.n	80031e8 <HAL_RCC_OscConfig+0x12c>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d168      	bne.n	80031e8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e24c      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003122:	d106      	bne.n	8003132 <HAL_RCC_OscConfig+0x76>
 8003124:	4b80      	ldr	r3, [pc, #512]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a7f      	ldr	r2, [pc, #508]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 800312a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800312e:	6013      	str	r3, [r2, #0]
 8003130:	e02e      	b.n	8003190 <HAL_RCC_OscConfig+0xd4>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d10c      	bne.n	8003154 <HAL_RCC_OscConfig+0x98>
 800313a:	4b7b      	ldr	r3, [pc, #492]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a7a      	ldr	r2, [pc, #488]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003140:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003144:	6013      	str	r3, [r2, #0]
 8003146:	4b78      	ldr	r3, [pc, #480]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a77      	ldr	r2, [pc, #476]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 800314c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003150:	6013      	str	r3, [r2, #0]
 8003152:	e01d      	b.n	8003190 <HAL_RCC_OscConfig+0xd4>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800315c:	d10c      	bne.n	8003178 <HAL_RCC_OscConfig+0xbc>
 800315e:	4b72      	ldr	r3, [pc, #456]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a71      	ldr	r2, [pc, #452]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003164:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003168:	6013      	str	r3, [r2, #0]
 800316a:	4b6f      	ldr	r3, [pc, #444]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a6e      	ldr	r2, [pc, #440]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003170:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003174:	6013      	str	r3, [r2, #0]
 8003176:	e00b      	b.n	8003190 <HAL_RCC_OscConfig+0xd4>
 8003178:	4b6b      	ldr	r3, [pc, #428]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a6a      	ldr	r2, [pc, #424]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 800317e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003182:	6013      	str	r3, [r2, #0]
 8003184:	4b68      	ldr	r3, [pc, #416]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a67      	ldr	r2, [pc, #412]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 800318a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800318e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d013      	beq.n	80031c0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003198:	f7fd ff1a 	bl	8000fd0 <HAL_GetTick>
 800319c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800319e:	e008      	b.n	80031b2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031a0:	f7fd ff16 	bl	8000fd0 <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	2b64      	cmp	r3, #100	@ 0x64
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e200      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031b2:	4b5d      	ldr	r3, [pc, #372]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d0f0      	beq.n	80031a0 <HAL_RCC_OscConfig+0xe4>
 80031be:	e014      	b.n	80031ea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031c0:	f7fd ff06 	bl	8000fd0 <HAL_GetTick>
 80031c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031c6:	e008      	b.n	80031da <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031c8:	f7fd ff02 	bl	8000fd0 <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	2b64      	cmp	r3, #100	@ 0x64
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e1ec      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031da:	4b53      	ldr	r3, [pc, #332]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d1f0      	bne.n	80031c8 <HAL_RCC_OscConfig+0x10c>
 80031e6:	e000      	b.n	80031ea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d063      	beq.n	80032be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031f6:	4b4c      	ldr	r3, [pc, #304]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f003 030c 	and.w	r3, r3, #12
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d00b      	beq.n	800321a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003202:	4b49      	ldr	r3, [pc, #292]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	f003 030c 	and.w	r3, r3, #12
 800320a:	2b08      	cmp	r3, #8
 800320c:	d11c      	bne.n	8003248 <HAL_RCC_OscConfig+0x18c>
 800320e:	4b46      	ldr	r3, [pc, #280]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d116      	bne.n	8003248 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800321a:	4b43      	ldr	r3, [pc, #268]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0302 	and.w	r3, r3, #2
 8003222:	2b00      	cmp	r3, #0
 8003224:	d005      	beq.n	8003232 <HAL_RCC_OscConfig+0x176>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	691b      	ldr	r3, [r3, #16]
 800322a:	2b01      	cmp	r3, #1
 800322c:	d001      	beq.n	8003232 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e1c0      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003232:	4b3d      	ldr	r3, [pc, #244]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	695b      	ldr	r3, [r3, #20]
 800323e:	00db      	lsls	r3, r3, #3
 8003240:	4939      	ldr	r1, [pc, #228]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003242:	4313      	orrs	r3, r2
 8003244:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003246:	e03a      	b.n	80032be <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	691b      	ldr	r3, [r3, #16]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d020      	beq.n	8003292 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003250:	4b36      	ldr	r3, [pc, #216]	@ (800332c <HAL_RCC_OscConfig+0x270>)
 8003252:	2201      	movs	r2, #1
 8003254:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003256:	f7fd febb 	bl	8000fd0 <HAL_GetTick>
 800325a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800325c:	e008      	b.n	8003270 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800325e:	f7fd feb7 	bl	8000fd0 <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	2b02      	cmp	r3, #2
 800326a:	d901      	bls.n	8003270 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e1a1      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003270:	4b2d      	ldr	r3, [pc, #180]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0302 	and.w	r3, r3, #2
 8003278:	2b00      	cmp	r3, #0
 800327a:	d0f0      	beq.n	800325e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800327c:	4b2a      	ldr	r3, [pc, #168]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	695b      	ldr	r3, [r3, #20]
 8003288:	00db      	lsls	r3, r3, #3
 800328a:	4927      	ldr	r1, [pc, #156]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 800328c:	4313      	orrs	r3, r2
 800328e:	600b      	str	r3, [r1, #0]
 8003290:	e015      	b.n	80032be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003292:	4b26      	ldr	r3, [pc, #152]	@ (800332c <HAL_RCC_OscConfig+0x270>)
 8003294:	2200      	movs	r2, #0
 8003296:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003298:	f7fd fe9a 	bl	8000fd0 <HAL_GetTick>
 800329c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800329e:	e008      	b.n	80032b2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032a0:	f7fd fe96 	bl	8000fd0 <HAL_GetTick>
 80032a4:	4602      	mov	r2, r0
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d901      	bls.n	80032b2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80032ae:	2303      	movs	r3, #3
 80032b0:	e180      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032b2:	4b1d      	ldr	r3, [pc, #116]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0302 	and.w	r3, r3, #2
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d1f0      	bne.n	80032a0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0308 	and.w	r3, r3, #8
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d03a      	beq.n	8003340 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	699b      	ldr	r3, [r3, #24]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d019      	beq.n	8003306 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032d2:	4b17      	ldr	r3, [pc, #92]	@ (8003330 <HAL_RCC_OscConfig+0x274>)
 80032d4:	2201      	movs	r2, #1
 80032d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032d8:	f7fd fe7a 	bl	8000fd0 <HAL_GetTick>
 80032dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032de:	e008      	b.n	80032f2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032e0:	f7fd fe76 	bl	8000fd0 <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e160      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003328 <HAL_RCC_OscConfig+0x26c>)
 80032f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d0f0      	beq.n	80032e0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80032fe:	2001      	movs	r0, #1
 8003300:	f000 fa9c 	bl	800383c <RCC_Delay>
 8003304:	e01c      	b.n	8003340 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003306:	4b0a      	ldr	r3, [pc, #40]	@ (8003330 <HAL_RCC_OscConfig+0x274>)
 8003308:	2200      	movs	r2, #0
 800330a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800330c:	f7fd fe60 	bl	8000fd0 <HAL_GetTick>
 8003310:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003312:	e00f      	b.n	8003334 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003314:	f7fd fe5c 	bl	8000fd0 <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b02      	cmp	r3, #2
 8003320:	d908      	bls.n	8003334 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e146      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
 8003326:	bf00      	nop
 8003328:	40021000 	.word	0x40021000
 800332c:	42420000 	.word	0x42420000
 8003330:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003334:	4b92      	ldr	r3, [pc, #584]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003338:	f003 0302 	and.w	r3, r3, #2
 800333c:	2b00      	cmp	r3, #0
 800333e:	d1e9      	bne.n	8003314 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 0304 	and.w	r3, r3, #4
 8003348:	2b00      	cmp	r3, #0
 800334a:	f000 80a6 	beq.w	800349a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800334e:	2300      	movs	r3, #0
 8003350:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003352:	4b8b      	ldr	r3, [pc, #556]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003354:	69db      	ldr	r3, [r3, #28]
 8003356:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d10d      	bne.n	800337a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800335e:	4b88      	ldr	r3, [pc, #544]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003360:	69db      	ldr	r3, [r3, #28]
 8003362:	4a87      	ldr	r2, [pc, #540]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003364:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003368:	61d3      	str	r3, [r2, #28]
 800336a:	4b85      	ldr	r3, [pc, #532]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 800336c:	69db      	ldr	r3, [r3, #28]
 800336e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003372:	60bb      	str	r3, [r7, #8]
 8003374:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003376:	2301      	movs	r3, #1
 8003378:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800337a:	4b82      	ldr	r3, [pc, #520]	@ (8003584 <HAL_RCC_OscConfig+0x4c8>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003382:	2b00      	cmp	r3, #0
 8003384:	d118      	bne.n	80033b8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003386:	4b7f      	ldr	r3, [pc, #508]	@ (8003584 <HAL_RCC_OscConfig+0x4c8>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a7e      	ldr	r2, [pc, #504]	@ (8003584 <HAL_RCC_OscConfig+0x4c8>)
 800338c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003390:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003392:	f7fd fe1d 	bl	8000fd0 <HAL_GetTick>
 8003396:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003398:	e008      	b.n	80033ac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800339a:	f7fd fe19 	bl	8000fd0 <HAL_GetTick>
 800339e:	4602      	mov	r2, r0
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	1ad3      	subs	r3, r2, r3
 80033a4:	2b64      	cmp	r3, #100	@ 0x64
 80033a6:	d901      	bls.n	80033ac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80033a8:	2303      	movs	r3, #3
 80033aa:	e103      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033ac:	4b75      	ldr	r3, [pc, #468]	@ (8003584 <HAL_RCC_OscConfig+0x4c8>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d0f0      	beq.n	800339a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d106      	bne.n	80033ce <HAL_RCC_OscConfig+0x312>
 80033c0:	4b6f      	ldr	r3, [pc, #444]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80033c2:	6a1b      	ldr	r3, [r3, #32]
 80033c4:	4a6e      	ldr	r2, [pc, #440]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80033c6:	f043 0301 	orr.w	r3, r3, #1
 80033ca:	6213      	str	r3, [r2, #32]
 80033cc:	e02d      	b.n	800342a <HAL_RCC_OscConfig+0x36e>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d10c      	bne.n	80033f0 <HAL_RCC_OscConfig+0x334>
 80033d6:	4b6a      	ldr	r3, [pc, #424]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80033d8:	6a1b      	ldr	r3, [r3, #32]
 80033da:	4a69      	ldr	r2, [pc, #420]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80033dc:	f023 0301 	bic.w	r3, r3, #1
 80033e0:	6213      	str	r3, [r2, #32]
 80033e2:	4b67      	ldr	r3, [pc, #412]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80033e4:	6a1b      	ldr	r3, [r3, #32]
 80033e6:	4a66      	ldr	r2, [pc, #408]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80033e8:	f023 0304 	bic.w	r3, r3, #4
 80033ec:	6213      	str	r3, [r2, #32]
 80033ee:	e01c      	b.n	800342a <HAL_RCC_OscConfig+0x36e>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	2b05      	cmp	r3, #5
 80033f6:	d10c      	bne.n	8003412 <HAL_RCC_OscConfig+0x356>
 80033f8:	4b61      	ldr	r3, [pc, #388]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80033fa:	6a1b      	ldr	r3, [r3, #32]
 80033fc:	4a60      	ldr	r2, [pc, #384]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80033fe:	f043 0304 	orr.w	r3, r3, #4
 8003402:	6213      	str	r3, [r2, #32]
 8003404:	4b5e      	ldr	r3, [pc, #376]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003406:	6a1b      	ldr	r3, [r3, #32]
 8003408:	4a5d      	ldr	r2, [pc, #372]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 800340a:	f043 0301 	orr.w	r3, r3, #1
 800340e:	6213      	str	r3, [r2, #32]
 8003410:	e00b      	b.n	800342a <HAL_RCC_OscConfig+0x36e>
 8003412:	4b5b      	ldr	r3, [pc, #364]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003414:	6a1b      	ldr	r3, [r3, #32]
 8003416:	4a5a      	ldr	r2, [pc, #360]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003418:	f023 0301 	bic.w	r3, r3, #1
 800341c:	6213      	str	r3, [r2, #32]
 800341e:	4b58      	ldr	r3, [pc, #352]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003420:	6a1b      	ldr	r3, [r3, #32]
 8003422:	4a57      	ldr	r2, [pc, #348]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003424:	f023 0304 	bic.w	r3, r3, #4
 8003428:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d015      	beq.n	800345e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003432:	f7fd fdcd 	bl	8000fd0 <HAL_GetTick>
 8003436:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003438:	e00a      	b.n	8003450 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800343a:	f7fd fdc9 	bl	8000fd0 <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003448:	4293      	cmp	r3, r2
 800344a:	d901      	bls.n	8003450 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800344c:	2303      	movs	r3, #3
 800344e:	e0b1      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003450:	4b4b      	ldr	r3, [pc, #300]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003452:	6a1b      	ldr	r3, [r3, #32]
 8003454:	f003 0302 	and.w	r3, r3, #2
 8003458:	2b00      	cmp	r3, #0
 800345a:	d0ee      	beq.n	800343a <HAL_RCC_OscConfig+0x37e>
 800345c:	e014      	b.n	8003488 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800345e:	f7fd fdb7 	bl	8000fd0 <HAL_GetTick>
 8003462:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003464:	e00a      	b.n	800347c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003466:	f7fd fdb3 	bl	8000fd0 <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003474:	4293      	cmp	r3, r2
 8003476:	d901      	bls.n	800347c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	e09b      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800347c:	4b40      	ldr	r3, [pc, #256]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 800347e:	6a1b      	ldr	r3, [r3, #32]
 8003480:	f003 0302 	and.w	r3, r3, #2
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1ee      	bne.n	8003466 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003488:	7dfb      	ldrb	r3, [r7, #23]
 800348a:	2b01      	cmp	r3, #1
 800348c:	d105      	bne.n	800349a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800348e:	4b3c      	ldr	r3, [pc, #240]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003490:	69db      	ldr	r3, [r3, #28]
 8003492:	4a3b      	ldr	r2, [pc, #236]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003494:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003498:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	69db      	ldr	r3, [r3, #28]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	f000 8087 	beq.w	80035b2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034a4:	4b36      	ldr	r3, [pc, #216]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f003 030c 	and.w	r3, r3, #12
 80034ac:	2b08      	cmp	r3, #8
 80034ae:	d061      	beq.n	8003574 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	69db      	ldr	r3, [r3, #28]
 80034b4:	2b02      	cmp	r3, #2
 80034b6:	d146      	bne.n	8003546 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034b8:	4b33      	ldr	r3, [pc, #204]	@ (8003588 <HAL_RCC_OscConfig+0x4cc>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034be:	f7fd fd87 	bl	8000fd0 <HAL_GetTick>
 80034c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034c4:	e008      	b.n	80034d8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034c6:	f7fd fd83 	bl	8000fd0 <HAL_GetTick>
 80034ca:	4602      	mov	r2, r0
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	d901      	bls.n	80034d8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80034d4:	2303      	movs	r3, #3
 80034d6:	e06d      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034d8:	4b29      	ldr	r3, [pc, #164]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d1f0      	bne.n	80034c6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a1b      	ldr	r3, [r3, #32]
 80034e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034ec:	d108      	bne.n	8003500 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80034ee:	4b24      	ldr	r3, [pc, #144]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	4921      	ldr	r1, [pc, #132]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80034fc:	4313      	orrs	r3, r2
 80034fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003500:	4b1f      	ldr	r3, [pc, #124]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a19      	ldr	r1, [r3, #32]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003510:	430b      	orrs	r3, r1
 8003512:	491b      	ldr	r1, [pc, #108]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003514:	4313      	orrs	r3, r2
 8003516:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003518:	4b1b      	ldr	r3, [pc, #108]	@ (8003588 <HAL_RCC_OscConfig+0x4cc>)
 800351a:	2201      	movs	r2, #1
 800351c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800351e:	f7fd fd57 	bl	8000fd0 <HAL_GetTick>
 8003522:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003524:	e008      	b.n	8003538 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003526:	f7fd fd53 	bl	8000fd0 <HAL_GetTick>
 800352a:	4602      	mov	r2, r0
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	2b02      	cmp	r3, #2
 8003532:	d901      	bls.n	8003538 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	e03d      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003538:	4b11      	ldr	r3, [pc, #68]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003540:	2b00      	cmp	r3, #0
 8003542:	d0f0      	beq.n	8003526 <HAL_RCC_OscConfig+0x46a>
 8003544:	e035      	b.n	80035b2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003546:	4b10      	ldr	r3, [pc, #64]	@ (8003588 <HAL_RCC_OscConfig+0x4cc>)
 8003548:	2200      	movs	r2, #0
 800354a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800354c:	f7fd fd40 	bl	8000fd0 <HAL_GetTick>
 8003550:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003552:	e008      	b.n	8003566 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003554:	f7fd fd3c 	bl	8000fd0 <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	2b02      	cmp	r3, #2
 8003560:	d901      	bls.n	8003566 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e026      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003566:	4b06      	ldr	r3, [pc, #24]	@ (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d1f0      	bne.n	8003554 <HAL_RCC_OscConfig+0x498>
 8003572:	e01e      	b.n	80035b2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	69db      	ldr	r3, [r3, #28]
 8003578:	2b01      	cmp	r3, #1
 800357a:	d107      	bne.n	800358c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e019      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
 8003580:	40021000 	.word	0x40021000
 8003584:	40007000 	.word	0x40007000
 8003588:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800358c:	4b0b      	ldr	r3, [pc, #44]	@ (80035bc <HAL_RCC_OscConfig+0x500>)
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a1b      	ldr	r3, [r3, #32]
 800359c:	429a      	cmp	r2, r3
 800359e:	d106      	bne.n	80035ae <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d001      	beq.n	80035b2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e000      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3718      	adds	r7, #24
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	40021000 	.word	0x40021000

080035c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d101      	bne.n	80035d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e0d0      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035d4:	4b6a      	ldr	r3, [pc, #424]	@ (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0307 	and.w	r3, r3, #7
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d910      	bls.n	8003604 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035e2:	4b67      	ldr	r3, [pc, #412]	@ (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f023 0207 	bic.w	r2, r3, #7
 80035ea:	4965      	ldr	r1, [pc, #404]	@ (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035f2:	4b63      	ldr	r3, [pc, #396]	@ (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0307 	and.w	r3, r3, #7
 80035fa:	683a      	ldr	r2, [r7, #0]
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d001      	beq.n	8003604 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e0b8      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0302 	and.w	r3, r3, #2
 800360c:	2b00      	cmp	r3, #0
 800360e:	d020      	beq.n	8003652 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 0304 	and.w	r3, r3, #4
 8003618:	2b00      	cmp	r3, #0
 800361a:	d005      	beq.n	8003628 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800361c:	4b59      	ldr	r3, [pc, #356]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	4a58      	ldr	r2, [pc, #352]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003622:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003626:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0308 	and.w	r3, r3, #8
 8003630:	2b00      	cmp	r3, #0
 8003632:	d005      	beq.n	8003640 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003634:	4b53      	ldr	r3, [pc, #332]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	4a52      	ldr	r2, [pc, #328]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800363a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800363e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003640:	4b50      	ldr	r3, [pc, #320]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	494d      	ldr	r1, [pc, #308]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800364e:	4313      	orrs	r3, r2
 8003650:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0301 	and.w	r3, r3, #1
 800365a:	2b00      	cmp	r3, #0
 800365c:	d040      	beq.n	80036e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	2b01      	cmp	r3, #1
 8003664:	d107      	bne.n	8003676 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003666:	4b47      	ldr	r3, [pc, #284]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800366e:	2b00      	cmp	r3, #0
 8003670:	d115      	bne.n	800369e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e07f      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	2b02      	cmp	r3, #2
 800367c:	d107      	bne.n	800368e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800367e:	4b41      	ldr	r3, [pc, #260]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d109      	bne.n	800369e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e073      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800368e:	4b3d      	ldr	r3, [pc, #244]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d101      	bne.n	800369e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e06b      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800369e:	4b39      	ldr	r3, [pc, #228]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f023 0203 	bic.w	r2, r3, #3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	4936      	ldr	r1, [pc, #216]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036b0:	f7fd fc8e 	bl	8000fd0 <HAL_GetTick>
 80036b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036b6:	e00a      	b.n	80036ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036b8:	f7fd fc8a 	bl	8000fd0 <HAL_GetTick>
 80036bc:	4602      	mov	r2, r0
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d901      	bls.n	80036ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e053      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ce:	4b2d      	ldr	r3, [pc, #180]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f003 020c 	and.w	r2, r3, #12
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	429a      	cmp	r2, r3
 80036de:	d1eb      	bne.n	80036b8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036e0:	4b27      	ldr	r3, [pc, #156]	@ (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 0307 	and.w	r3, r3, #7
 80036e8:	683a      	ldr	r2, [r7, #0]
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d210      	bcs.n	8003710 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ee:	4b24      	ldr	r3, [pc, #144]	@ (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f023 0207 	bic.w	r2, r3, #7
 80036f6:	4922      	ldr	r1, [pc, #136]	@ (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036fe:	4b20      	ldr	r3, [pc, #128]	@ (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0307 	and.w	r3, r3, #7
 8003706:	683a      	ldr	r2, [r7, #0]
 8003708:	429a      	cmp	r2, r3
 800370a:	d001      	beq.n	8003710 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	e032      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0304 	and.w	r3, r3, #4
 8003718:	2b00      	cmp	r3, #0
 800371a:	d008      	beq.n	800372e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800371c:	4b19      	ldr	r3, [pc, #100]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	4916      	ldr	r1, [pc, #88]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800372a:	4313      	orrs	r3, r2
 800372c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0308 	and.w	r3, r3, #8
 8003736:	2b00      	cmp	r3, #0
 8003738:	d009      	beq.n	800374e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800373a:	4b12      	ldr	r3, [pc, #72]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	691b      	ldr	r3, [r3, #16]
 8003746:	00db      	lsls	r3, r3, #3
 8003748:	490e      	ldr	r1, [pc, #56]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800374a:	4313      	orrs	r3, r2
 800374c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800374e:	f000 f821 	bl	8003794 <HAL_RCC_GetSysClockFreq>
 8003752:	4602      	mov	r2, r0
 8003754:	4b0b      	ldr	r3, [pc, #44]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	091b      	lsrs	r3, r3, #4
 800375a:	f003 030f 	and.w	r3, r3, #15
 800375e:	490a      	ldr	r1, [pc, #40]	@ (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 8003760:	5ccb      	ldrb	r3, [r1, r3]
 8003762:	fa22 f303 	lsr.w	r3, r2, r3
 8003766:	4a09      	ldr	r2, [pc, #36]	@ (800378c <HAL_RCC_ClockConfig+0x1cc>)
 8003768:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800376a:	4b09      	ldr	r3, [pc, #36]	@ (8003790 <HAL_RCC_ClockConfig+0x1d0>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4618      	mov	r0, r3
 8003770:	f7fd fbec 	bl	8000f4c <HAL_InitTick>

  return HAL_OK;
 8003774:	2300      	movs	r3, #0
}
 8003776:	4618      	mov	r0, r3
 8003778:	3710      	adds	r7, #16
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	40022000 	.word	0x40022000
 8003784:	40021000 	.word	0x40021000
 8003788:	08009450 	.word	0x08009450
 800378c:	2000000c 	.word	0x2000000c
 8003790:	20000010 	.word	0x20000010

08003794 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003794:	b480      	push	{r7}
 8003796:	b087      	sub	sp, #28
 8003798:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800379a:	2300      	movs	r3, #0
 800379c:	60fb      	str	r3, [r7, #12]
 800379e:	2300      	movs	r3, #0
 80037a0:	60bb      	str	r3, [r7, #8]
 80037a2:	2300      	movs	r3, #0
 80037a4:	617b      	str	r3, [r7, #20]
 80037a6:	2300      	movs	r3, #0
 80037a8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80037aa:	2300      	movs	r3, #0
 80037ac:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80037ae:	4b1e      	ldr	r3, [pc, #120]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x94>)
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f003 030c 	and.w	r3, r3, #12
 80037ba:	2b04      	cmp	r3, #4
 80037bc:	d002      	beq.n	80037c4 <HAL_RCC_GetSysClockFreq+0x30>
 80037be:	2b08      	cmp	r3, #8
 80037c0:	d003      	beq.n	80037ca <HAL_RCC_GetSysClockFreq+0x36>
 80037c2:	e027      	b.n	8003814 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80037c4:	4b19      	ldr	r3, [pc, #100]	@ (800382c <HAL_RCC_GetSysClockFreq+0x98>)
 80037c6:	613b      	str	r3, [r7, #16]
      break;
 80037c8:	e027      	b.n	800381a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	0c9b      	lsrs	r3, r3, #18
 80037ce:	f003 030f 	and.w	r3, r3, #15
 80037d2:	4a17      	ldr	r2, [pc, #92]	@ (8003830 <HAL_RCC_GetSysClockFreq+0x9c>)
 80037d4:	5cd3      	ldrb	r3, [r2, r3]
 80037d6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d010      	beq.n	8003804 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80037e2:	4b11      	ldr	r3, [pc, #68]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x94>)
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	0c5b      	lsrs	r3, r3, #17
 80037e8:	f003 0301 	and.w	r3, r3, #1
 80037ec:	4a11      	ldr	r2, [pc, #68]	@ (8003834 <HAL_RCC_GetSysClockFreq+0xa0>)
 80037ee:	5cd3      	ldrb	r3, [r2, r3]
 80037f0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4a0d      	ldr	r2, [pc, #52]	@ (800382c <HAL_RCC_GetSysClockFreq+0x98>)
 80037f6:	fb03 f202 	mul.w	r2, r3, r2
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003800:	617b      	str	r3, [r7, #20]
 8003802:	e004      	b.n	800380e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	4a0c      	ldr	r2, [pc, #48]	@ (8003838 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003808:	fb02 f303 	mul.w	r3, r2, r3
 800380c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	613b      	str	r3, [r7, #16]
      break;
 8003812:	e002      	b.n	800381a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003814:	4b05      	ldr	r3, [pc, #20]	@ (800382c <HAL_RCC_GetSysClockFreq+0x98>)
 8003816:	613b      	str	r3, [r7, #16]
      break;
 8003818:	bf00      	nop
    }
  }
  return sysclockfreq;
 800381a:	693b      	ldr	r3, [r7, #16]
}
 800381c:	4618      	mov	r0, r3
 800381e:	371c      	adds	r7, #28
 8003820:	46bd      	mov	sp, r7
 8003822:	bc80      	pop	{r7}
 8003824:	4770      	bx	lr
 8003826:	bf00      	nop
 8003828:	40021000 	.word	0x40021000
 800382c:	007a1200 	.word	0x007a1200
 8003830:	08009460 	.word	0x08009460
 8003834:	08009470 	.word	0x08009470
 8003838:	003d0900 	.word	0x003d0900

0800383c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800383c:	b480      	push	{r7}
 800383e:	b085      	sub	sp, #20
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003844:	4b0a      	ldr	r3, [pc, #40]	@ (8003870 <RCC_Delay+0x34>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a0a      	ldr	r2, [pc, #40]	@ (8003874 <RCC_Delay+0x38>)
 800384a:	fba2 2303 	umull	r2, r3, r2, r3
 800384e:	0a5b      	lsrs	r3, r3, #9
 8003850:	687a      	ldr	r2, [r7, #4]
 8003852:	fb02 f303 	mul.w	r3, r2, r3
 8003856:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003858:	bf00      	nop
  }
  while (Delay --);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	1e5a      	subs	r2, r3, #1
 800385e:	60fa      	str	r2, [r7, #12]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d1f9      	bne.n	8003858 <RCC_Delay+0x1c>
}
 8003864:	bf00      	nop
 8003866:	bf00      	nop
 8003868:	3714      	adds	r7, #20
 800386a:	46bd      	mov	sp, r7
 800386c:	bc80      	pop	{r7}
 800386e:	4770      	bx	lr
 8003870:	2000000c 	.word	0x2000000c
 8003874:	10624dd3 	.word	0x10624dd3

08003878 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b086      	sub	sp, #24
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003880:	2300      	movs	r3, #0
 8003882:	613b      	str	r3, [r7, #16]
 8003884:	2300      	movs	r3, #0
 8003886:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0301 	and.w	r3, r3, #1
 8003890:	2b00      	cmp	r3, #0
 8003892:	d07d      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003894:	2300      	movs	r3, #0
 8003896:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003898:	4b4f      	ldr	r3, [pc, #316]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800389a:	69db      	ldr	r3, [r3, #28]
 800389c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d10d      	bne.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038a4:	4b4c      	ldr	r3, [pc, #304]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038a6:	69db      	ldr	r3, [r3, #28]
 80038a8:	4a4b      	ldr	r2, [pc, #300]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038ae:	61d3      	str	r3, [r2, #28]
 80038b0:	4b49      	ldr	r3, [pc, #292]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038b2:	69db      	ldr	r3, [r3, #28]
 80038b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038b8:	60bb      	str	r3, [r7, #8]
 80038ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038bc:	2301      	movs	r3, #1
 80038be:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038c0:	4b46      	ldr	r3, [pc, #280]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d118      	bne.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038cc:	4b43      	ldr	r3, [pc, #268]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a42      	ldr	r2, [pc, #264]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038d6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038d8:	f7fd fb7a 	bl	8000fd0 <HAL_GetTick>
 80038dc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038de:	e008      	b.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038e0:	f7fd fb76 	bl	8000fd0 <HAL_GetTick>
 80038e4:	4602      	mov	r2, r0
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	2b64      	cmp	r3, #100	@ 0x64
 80038ec:	d901      	bls.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	e06d      	b.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038f2:	4b3a      	ldr	r3, [pc, #232]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d0f0      	beq.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80038fe:	4b36      	ldr	r3, [pc, #216]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003900:	6a1b      	ldr	r3, [r3, #32]
 8003902:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003906:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d02e      	beq.n	800396c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003916:	68fa      	ldr	r2, [r7, #12]
 8003918:	429a      	cmp	r2, r3
 800391a:	d027      	beq.n	800396c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800391c:	4b2e      	ldr	r3, [pc, #184]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800391e:	6a1b      	ldr	r3, [r3, #32]
 8003920:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003924:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003926:	4b2e      	ldr	r3, [pc, #184]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003928:	2201      	movs	r2, #1
 800392a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800392c:	4b2c      	ldr	r3, [pc, #176]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800392e:	2200      	movs	r2, #0
 8003930:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003932:	4a29      	ldr	r2, [pc, #164]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f003 0301 	and.w	r3, r3, #1
 800393e:	2b00      	cmp	r3, #0
 8003940:	d014      	beq.n	800396c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003942:	f7fd fb45 	bl	8000fd0 <HAL_GetTick>
 8003946:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003948:	e00a      	b.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800394a:	f7fd fb41 	bl	8000fd0 <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003958:	4293      	cmp	r3, r2
 800395a:	d901      	bls.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800395c:	2303      	movs	r3, #3
 800395e:	e036      	b.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003960:	4b1d      	ldr	r3, [pc, #116]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003962:	6a1b      	ldr	r3, [r3, #32]
 8003964:	f003 0302 	and.w	r3, r3, #2
 8003968:	2b00      	cmp	r3, #0
 800396a:	d0ee      	beq.n	800394a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800396c:	4b1a      	ldr	r3, [pc, #104]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800396e:	6a1b      	ldr	r3, [r3, #32]
 8003970:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	4917      	ldr	r1, [pc, #92]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800397a:	4313      	orrs	r3, r2
 800397c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800397e:	7dfb      	ldrb	r3, [r7, #23]
 8003980:	2b01      	cmp	r3, #1
 8003982:	d105      	bne.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003984:	4b14      	ldr	r3, [pc, #80]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003986:	69db      	ldr	r3, [r3, #28]
 8003988:	4a13      	ldr	r2, [pc, #76]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800398a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800398e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0302 	and.w	r3, r3, #2
 8003998:	2b00      	cmp	r3, #0
 800399a:	d008      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800399c:	4b0e      	ldr	r3, [pc, #56]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	490b      	ldr	r1, [pc, #44]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039aa:	4313      	orrs	r3, r2
 80039ac:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0310 	and.w	r3, r3, #16
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d008      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80039ba:	4b07      	ldr	r3, [pc, #28]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	68db      	ldr	r3, [r3, #12]
 80039c6:	4904      	ldr	r1, [pc, #16]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039c8:	4313      	orrs	r3, r2
 80039ca:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80039cc:	2300      	movs	r3, #0
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3718      	adds	r7, #24
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	40021000 	.word	0x40021000
 80039dc:	40007000 	.word	0x40007000
 80039e0:	42420440 	.word	0x42420440

080039e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d101      	bne.n	80039f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e076      	b.n	8003ae4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d108      	bne.n	8003a10 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a06:	d009      	beq.n	8003a1c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	61da      	str	r2, [r3, #28]
 8003a0e:	e005      	b.n	8003a1c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2200      	movs	r2, #0
 8003a14:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d106      	bne.n	8003a3c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f7fc fea2 	bl	8000780 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2202      	movs	r2, #2
 8003a40:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a52:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003a64:	431a      	orrs	r2, r3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a6e:	431a      	orrs	r2, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	691b      	ldr	r3, [r3, #16]
 8003a74:	f003 0302 	and.w	r3, r3, #2
 8003a78:	431a      	orrs	r2, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	695b      	ldr	r3, [r3, #20]
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	431a      	orrs	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	699b      	ldr	r3, [r3, #24]
 8003a88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a8c:	431a      	orrs	r2, r3
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	69db      	ldr	r3, [r3, #28]
 8003a92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a96:	431a      	orrs	r2, r3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6a1b      	ldr	r3, [r3, #32]
 8003a9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aa0:	ea42 0103 	orr.w	r1, r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	0c1a      	lsrs	r2, r3, #16
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f002 0204 	and.w	r2, r2, #4
 8003ac2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	69da      	ldr	r2, [r3, #28]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ad2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2201      	movs	r2, #1
 8003ade:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003ae2:	2300      	movs	r3, #0
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3708      	adds	r7, #8
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}

08003aec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b082      	sub	sp, #8
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d101      	bne.n	8003afe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e041      	b.n	8003b82 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d106      	bne.n	8003b18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f7fd f8ca 	bl	8000cac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2202      	movs	r2, #2
 8003b1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	3304      	adds	r3, #4
 8003b28:	4619      	mov	r1, r3
 8003b2a:	4610      	mov	r0, r2
 8003b2c:	f000 fd92 	bl	8004654 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2201      	movs	r2, #1
 8003b64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b80:	2300      	movs	r3, #0
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3708      	adds	r7, #8
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}

08003b8a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003b8a:	b580      	push	{r7, lr}
 8003b8c:	b082      	sub	sp, #8
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d101      	bne.n	8003b9c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e041      	b.n	8003c20 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d106      	bne.n	8003bb6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f000 f839 	bl	8003c28 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2202      	movs	r2, #2
 8003bba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	3304      	adds	r3, #4
 8003bc6:	4619      	mov	r1, r3
 8003bc8:	4610      	mov	r0, r2
 8003bca:	f000 fd43 	bl	8004654 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2201      	movs	r2, #1
 8003bda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2201      	movs	r2, #1
 8003bea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2201      	movs	r2, #1
 8003c0a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2201      	movs	r2, #1
 8003c12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c1e:	2300      	movs	r3, #0
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3708      	adds	r7, #8
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}

08003c28 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003c30:	bf00      	nop
 8003c32:	370c      	adds	r7, #12
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bc80      	pop	{r7}
 8003c38:	4770      	bx	lr
	...

08003c3c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d109      	bne.n	8003c60 <HAL_TIM_PWM_Start+0x24>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	bf14      	ite	ne
 8003c58:	2301      	movne	r3, #1
 8003c5a:	2300      	moveq	r3, #0
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	e022      	b.n	8003ca6 <HAL_TIM_PWM_Start+0x6a>
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	2b04      	cmp	r3, #4
 8003c64:	d109      	bne.n	8003c7a <HAL_TIM_PWM_Start+0x3e>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	bf14      	ite	ne
 8003c72:	2301      	movne	r3, #1
 8003c74:	2300      	moveq	r3, #0
 8003c76:	b2db      	uxtb	r3, r3
 8003c78:	e015      	b.n	8003ca6 <HAL_TIM_PWM_Start+0x6a>
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	2b08      	cmp	r3, #8
 8003c7e:	d109      	bne.n	8003c94 <HAL_TIM_PWM_Start+0x58>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	bf14      	ite	ne
 8003c8c:	2301      	movne	r3, #1
 8003c8e:	2300      	moveq	r3, #0
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	e008      	b.n	8003ca6 <HAL_TIM_PWM_Start+0x6a>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	bf14      	ite	ne
 8003ca0:	2301      	movne	r3, #1
 8003ca2:	2300      	moveq	r3, #0
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d001      	beq.n	8003cae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e05e      	b.n	8003d6c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d104      	bne.n	8003cbe <HAL_TIM_PWM_Start+0x82>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2202      	movs	r2, #2
 8003cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003cbc:	e013      	b.n	8003ce6 <HAL_TIM_PWM_Start+0xaa>
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	2b04      	cmp	r3, #4
 8003cc2:	d104      	bne.n	8003cce <HAL_TIM_PWM_Start+0x92>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2202      	movs	r2, #2
 8003cc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ccc:	e00b      	b.n	8003ce6 <HAL_TIM_PWM_Start+0xaa>
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	2b08      	cmp	r3, #8
 8003cd2:	d104      	bne.n	8003cde <HAL_TIM_PWM_Start+0xa2>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2202      	movs	r2, #2
 8003cd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003cdc:	e003      	b.n	8003ce6 <HAL_TIM_PWM_Start+0xaa>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2202      	movs	r2, #2
 8003ce2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	2201      	movs	r2, #1
 8003cec:	6839      	ldr	r1, [r7, #0]
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f000 ff30 	bl	8004b54 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a1e      	ldr	r2, [pc, #120]	@ (8003d74 <HAL_TIM_PWM_Start+0x138>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d107      	bne.n	8003d0e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d0c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a18      	ldr	r2, [pc, #96]	@ (8003d74 <HAL_TIM_PWM_Start+0x138>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d00e      	beq.n	8003d36 <HAL_TIM_PWM_Start+0xfa>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d20:	d009      	beq.n	8003d36 <HAL_TIM_PWM_Start+0xfa>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a14      	ldr	r2, [pc, #80]	@ (8003d78 <HAL_TIM_PWM_Start+0x13c>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d004      	beq.n	8003d36 <HAL_TIM_PWM_Start+0xfa>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a12      	ldr	r2, [pc, #72]	@ (8003d7c <HAL_TIM_PWM_Start+0x140>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d111      	bne.n	8003d5a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	f003 0307 	and.w	r3, r3, #7
 8003d40:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2b06      	cmp	r3, #6
 8003d46:	d010      	beq.n	8003d6a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f042 0201 	orr.w	r2, r2, #1
 8003d56:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d58:	e007      	b.n	8003d6a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f042 0201 	orr.w	r2, r2, #1
 8003d68:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d6a:	2300      	movs	r3, #0
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3710      	adds	r7, #16
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	40012c00 	.word	0x40012c00
 8003d78:	40000400 	.word	0x40000400
 8003d7c:	40000800 	.word	0x40000800

08003d80 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b082      	sub	sp, #8
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	6839      	ldr	r1, [r7, #0]
 8003d92:	4618      	mov	r0, r3
 8003d94:	f000 fede 	bl	8004b54 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a29      	ldr	r2, [pc, #164]	@ (8003e44 <HAL_TIM_PWM_Stop+0xc4>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d117      	bne.n	8003dd2 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	6a1a      	ldr	r2, [r3, #32]
 8003da8:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003dac:	4013      	ands	r3, r2
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d10f      	bne.n	8003dd2 <HAL_TIM_PWM_Stop+0x52>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	6a1a      	ldr	r2, [r3, #32]
 8003db8:	f240 4344 	movw	r3, #1092	@ 0x444
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d107      	bne.n	8003dd2 <HAL_TIM_PWM_Stop+0x52>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003dd0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	6a1a      	ldr	r2, [r3, #32]
 8003dd8:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003ddc:	4013      	ands	r3, r2
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d10f      	bne.n	8003e02 <HAL_TIM_PWM_Stop+0x82>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	6a1a      	ldr	r2, [r3, #32]
 8003de8:	f240 4344 	movw	r3, #1092	@ 0x444
 8003dec:	4013      	ands	r3, r2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d107      	bne.n	8003e02 <HAL_TIM_PWM_Stop+0x82>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f022 0201 	bic.w	r2, r2, #1
 8003e00:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d104      	bne.n	8003e12 <HAL_TIM_PWM_Stop+0x92>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e10:	e013      	b.n	8003e3a <HAL_TIM_PWM_Stop+0xba>
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	2b04      	cmp	r3, #4
 8003e16:	d104      	bne.n	8003e22 <HAL_TIM_PWM_Stop+0xa2>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e20:	e00b      	b.n	8003e3a <HAL_TIM_PWM_Stop+0xba>
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	2b08      	cmp	r3, #8
 8003e26:	d104      	bne.n	8003e32 <HAL_TIM_PWM_Stop+0xb2>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e30:	e003      	b.n	8003e3a <HAL_TIM_PWM_Stop+0xba>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2201      	movs	r2, #1
 8003e36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8003e3a:	2300      	movs	r3, #0
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3708      	adds	r7, #8
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	40012c00 	.word	0x40012c00

08003e48 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b086      	sub	sp, #24
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
 8003e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d101      	bne.n	8003e5c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e093      	b.n	8003f84 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d106      	bne.n	8003e76 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003e70:	6878      	ldr	r0, [r7, #4]
 8003e72:	f7fc ff39 	bl	8000ce8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2202      	movs	r2, #2
 8003e7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	6812      	ldr	r2, [r2, #0]
 8003e88:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003e8c:	f023 0307 	bic.w	r3, r3, #7
 8003e90:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	3304      	adds	r3, #4
 8003e9a:	4619      	mov	r1, r3
 8003e9c:	4610      	mov	r0, r2
 8003e9e:	f000 fbd9 	bl	8004654 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	699b      	ldr	r3, [r3, #24]
 8003eb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	6a1b      	ldr	r3, [r3, #32]
 8003eb8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	697a      	ldr	r2, [r7, #20]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003eca:	f023 0303 	bic.w	r3, r3, #3
 8003ece:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	689a      	ldr	r2, [r3, #8]
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	699b      	ldr	r3, [r3, #24]
 8003ed8:	021b      	lsls	r3, r3, #8
 8003eda:	4313      	orrs	r3, r2
 8003edc:	693a      	ldr	r2, [r7, #16]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003ee8:	f023 030c 	bic.w	r3, r3, #12
 8003eec:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003ef4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ef8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	68da      	ldr	r2, [r3, #12]
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	69db      	ldr	r3, [r3, #28]
 8003f02:	021b      	lsls	r3, r3, #8
 8003f04:	4313      	orrs	r3, r2
 8003f06:	693a      	ldr	r2, [r7, #16]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	691b      	ldr	r3, [r3, #16]
 8003f10:	011a      	lsls	r2, r3, #4
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	6a1b      	ldr	r3, [r3, #32]
 8003f16:	031b      	lsls	r3, r3, #12
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	693a      	ldr	r2, [r7, #16]
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003f26:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	695b      	ldr	r3, [r3, #20]
 8003f30:	011b      	lsls	r3, r3, #4
 8003f32:	4313      	orrs	r3, r2
 8003f34:	68fa      	ldr	r2, [r7, #12]
 8003f36:	4313      	orrs	r3, r2
 8003f38:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	697a      	ldr	r2, [r7, #20]
 8003f40:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	693a      	ldr	r2, [r7, #16]
 8003f48:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	68fa      	ldr	r2, [r7, #12]
 8003f50:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2201      	movs	r2, #1
 8003f56:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2201      	movs	r2, #1
 8003f66:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f82:	2300      	movs	r3, #0
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	3718      	adds	r7, #24
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}

08003f8c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b084      	sub	sp, #16
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
 8003f94:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f9c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003fa4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003fac:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003fb4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d110      	bne.n	8003fde <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003fbc:	7bfb      	ldrb	r3, [r7, #15]
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	d102      	bne.n	8003fc8 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003fc2:	7b7b      	ldrb	r3, [r7, #13]
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d001      	beq.n	8003fcc <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e089      	b.n	80040e0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2202      	movs	r2, #2
 8003fd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2202      	movs	r2, #2
 8003fd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003fdc:	e031      	b.n	8004042 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	2b04      	cmp	r3, #4
 8003fe2:	d110      	bne.n	8004006 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003fe4:	7bbb      	ldrb	r3, [r7, #14]
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d102      	bne.n	8003ff0 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003fea:	7b3b      	ldrb	r3, [r7, #12]
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d001      	beq.n	8003ff4 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e075      	b.n	80040e0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2202      	movs	r2, #2
 8003ff8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2202      	movs	r2, #2
 8004000:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004004:	e01d      	b.n	8004042 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004006:	7bfb      	ldrb	r3, [r7, #15]
 8004008:	2b01      	cmp	r3, #1
 800400a:	d108      	bne.n	800401e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800400c:	7bbb      	ldrb	r3, [r7, #14]
 800400e:	2b01      	cmp	r3, #1
 8004010:	d105      	bne.n	800401e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004012:	7b7b      	ldrb	r3, [r7, #13]
 8004014:	2b01      	cmp	r3, #1
 8004016:	d102      	bne.n	800401e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004018:	7b3b      	ldrb	r3, [r7, #12]
 800401a:	2b01      	cmp	r3, #1
 800401c:	d001      	beq.n	8004022 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e05e      	b.n	80040e0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2202      	movs	r2, #2
 8004026:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2202      	movs	r2, #2
 800402e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2202      	movs	r2, #2
 8004036:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2202      	movs	r2, #2
 800403e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d003      	beq.n	8004050 <HAL_TIM_Encoder_Start_IT+0xc4>
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	2b04      	cmp	r3, #4
 800404c:	d010      	beq.n	8004070 <HAL_TIM_Encoder_Start_IT+0xe4>
 800404e:	e01f      	b.n	8004090 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2201      	movs	r2, #1
 8004056:	2100      	movs	r1, #0
 8004058:	4618      	mov	r0, r3
 800405a:	f000 fd7b 	bl	8004b54 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	68da      	ldr	r2, [r3, #12]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f042 0202 	orr.w	r2, r2, #2
 800406c:	60da      	str	r2, [r3, #12]
      break;
 800406e:	e02e      	b.n	80040ce <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	2201      	movs	r2, #1
 8004076:	2104      	movs	r1, #4
 8004078:	4618      	mov	r0, r3
 800407a:	f000 fd6b 	bl	8004b54 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	68da      	ldr	r2, [r3, #12]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f042 0204 	orr.w	r2, r2, #4
 800408c:	60da      	str	r2, [r3, #12]
      break;
 800408e:	e01e      	b.n	80040ce <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2201      	movs	r2, #1
 8004096:	2100      	movs	r1, #0
 8004098:	4618      	mov	r0, r3
 800409a:	f000 fd5b 	bl	8004b54 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	2201      	movs	r2, #1
 80040a4:	2104      	movs	r1, #4
 80040a6:	4618      	mov	r0, r3
 80040a8:	f000 fd54 	bl	8004b54 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	68da      	ldr	r2, [r3, #12]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f042 0202 	orr.w	r2, r2, #2
 80040ba:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	68da      	ldr	r2, [r3, #12]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f042 0204 	orr.w	r2, r2, #4
 80040ca:	60da      	str	r2, [r3, #12]
      break;
 80040cc:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f042 0201 	orr.w	r2, r2, #1
 80040dc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80040de:	2300      	movs	r3, #0
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3710      	adds	r7, #16
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	f003 0302 	and.w	r3, r3, #2
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d122      	bne.n	8004144 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	f003 0302 	and.w	r3, r3, #2
 8004108:	2b02      	cmp	r3, #2
 800410a:	d11b      	bne.n	8004144 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f06f 0202 	mvn.w	r2, #2
 8004114:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2201      	movs	r2, #1
 800411a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	699b      	ldr	r3, [r3, #24]
 8004122:	f003 0303 	and.w	r3, r3, #3
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f7fc f926 	bl	800037c <HAL_TIM_IC_CaptureCallback>
 8004130:	e005      	b.n	800413e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f000 fa72 	bl	800461c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f000 fa78 	bl	800462e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	691b      	ldr	r3, [r3, #16]
 800414a:	f003 0304 	and.w	r3, r3, #4
 800414e:	2b04      	cmp	r3, #4
 8004150:	d122      	bne.n	8004198 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	f003 0304 	and.w	r3, r3, #4
 800415c:	2b04      	cmp	r3, #4
 800415e:	d11b      	bne.n	8004198 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f06f 0204 	mvn.w	r2, #4
 8004168:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2202      	movs	r2, #2
 800416e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	699b      	ldr	r3, [r3, #24]
 8004176:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800417a:	2b00      	cmp	r3, #0
 800417c:	d003      	beq.n	8004186 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f7fc f8fc 	bl	800037c <HAL_TIM_IC_CaptureCallback>
 8004184:	e005      	b.n	8004192 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f000 fa48 	bl	800461c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f000 fa4e 	bl	800462e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	691b      	ldr	r3, [r3, #16]
 800419e:	f003 0308 	and.w	r3, r3, #8
 80041a2:	2b08      	cmp	r3, #8
 80041a4:	d122      	bne.n	80041ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	68db      	ldr	r3, [r3, #12]
 80041ac:	f003 0308 	and.w	r3, r3, #8
 80041b0:	2b08      	cmp	r3, #8
 80041b2:	d11b      	bne.n	80041ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f06f 0208 	mvn.w	r2, #8
 80041bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2204      	movs	r2, #4
 80041c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	69db      	ldr	r3, [r3, #28]
 80041ca:	f003 0303 	and.w	r3, r3, #3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d003      	beq.n	80041da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f7fc f8d2 	bl	800037c <HAL_TIM_IC_CaptureCallback>
 80041d8:	e005      	b.n	80041e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f000 fa1e 	bl	800461c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f000 fa24 	bl	800462e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	691b      	ldr	r3, [r3, #16]
 80041f2:	f003 0310 	and.w	r3, r3, #16
 80041f6:	2b10      	cmp	r3, #16
 80041f8:	d122      	bne.n	8004240 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	f003 0310 	and.w	r3, r3, #16
 8004204:	2b10      	cmp	r3, #16
 8004206:	d11b      	bne.n	8004240 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f06f 0210 	mvn.w	r2, #16
 8004210:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2208      	movs	r2, #8
 8004216:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	69db      	ldr	r3, [r3, #28]
 800421e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004222:	2b00      	cmp	r3, #0
 8004224:	d003      	beq.n	800422e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f7fc f8a8 	bl	800037c <HAL_TIM_IC_CaptureCallback>
 800422c:	e005      	b.n	800423a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f000 f9f4 	bl	800461c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004234:	6878      	ldr	r0, [r7, #4]
 8004236:	f000 f9fa 	bl	800462e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2200      	movs	r2, #0
 800423e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	691b      	ldr	r3, [r3, #16]
 8004246:	f003 0301 	and.w	r3, r3, #1
 800424a:	2b01      	cmp	r3, #1
 800424c:	d10e      	bne.n	800426c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	f003 0301 	and.w	r3, r3, #1
 8004258:	2b01      	cmp	r3, #1
 800425a:	d107      	bne.n	800426c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f06f 0201 	mvn.w	r2, #1
 8004264:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f000 f9cf 	bl	800460a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	691b      	ldr	r3, [r3, #16]
 8004272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004276:	2b80      	cmp	r3, #128	@ 0x80
 8004278:	d10e      	bne.n	8004298 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004284:	2b80      	cmp	r3, #128	@ 0x80
 8004286:	d107      	bne.n	8004298 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004290:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 fd3a 	bl	8004d0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	691b      	ldr	r3, [r3, #16]
 800429e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042a2:	2b40      	cmp	r3, #64	@ 0x40
 80042a4:	d10e      	bne.n	80042c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	68db      	ldr	r3, [r3, #12]
 80042ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042b0:	2b40      	cmp	r3, #64	@ 0x40
 80042b2:	d107      	bne.n	80042c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80042bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f000 f9be 	bl	8004640 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	691b      	ldr	r3, [r3, #16]
 80042ca:	f003 0320 	and.w	r3, r3, #32
 80042ce:	2b20      	cmp	r3, #32
 80042d0:	d10e      	bne.n	80042f0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	f003 0320 	and.w	r3, r3, #32
 80042dc:	2b20      	cmp	r3, #32
 80042de:	d107      	bne.n	80042f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f06f 0220 	mvn.w	r2, #32
 80042e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f000 fd05 	bl	8004cfa <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042f0:	bf00      	nop
 80042f2:	3708      	adds	r7, #8
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004304:	2300      	movs	r3, #0
 8004306:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800430e:	2b01      	cmp	r3, #1
 8004310:	d101      	bne.n	8004316 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004312:	2302      	movs	r3, #2
 8004314:	e0ae      	b.n	8004474 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2201      	movs	r2, #1
 800431a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2b0c      	cmp	r3, #12
 8004322:	f200 809f 	bhi.w	8004464 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004326:	a201      	add	r2, pc, #4	@ (adr r2, 800432c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800432c:	08004361 	.word	0x08004361
 8004330:	08004465 	.word	0x08004465
 8004334:	08004465 	.word	0x08004465
 8004338:	08004465 	.word	0x08004465
 800433c:	080043a1 	.word	0x080043a1
 8004340:	08004465 	.word	0x08004465
 8004344:	08004465 	.word	0x08004465
 8004348:	08004465 	.word	0x08004465
 800434c:	080043e3 	.word	0x080043e3
 8004350:	08004465 	.word	0x08004465
 8004354:	08004465 	.word	0x08004465
 8004358:	08004465 	.word	0x08004465
 800435c:	08004423 	.word	0x08004423
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	68b9      	ldr	r1, [r7, #8]
 8004366:	4618      	mov	r0, r3
 8004368:	f000 f9d6 	bl	8004718 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	699a      	ldr	r2, [r3, #24]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f042 0208 	orr.w	r2, r2, #8
 800437a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	699a      	ldr	r2, [r3, #24]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f022 0204 	bic.w	r2, r2, #4
 800438a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	6999      	ldr	r1, [r3, #24]
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	691a      	ldr	r2, [r3, #16]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	430a      	orrs	r2, r1
 800439c:	619a      	str	r2, [r3, #24]
      break;
 800439e:	e064      	b.n	800446a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	68b9      	ldr	r1, [r7, #8]
 80043a6:	4618      	mov	r0, r3
 80043a8:	f000 fa1c 	bl	80047e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	699a      	ldr	r2, [r3, #24]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	699a      	ldr	r2, [r3, #24]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	6999      	ldr	r1, [r3, #24]
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	691b      	ldr	r3, [r3, #16]
 80043d6:	021a      	lsls	r2, r3, #8
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	430a      	orrs	r2, r1
 80043de:	619a      	str	r2, [r3, #24]
      break;
 80043e0:	e043      	b.n	800446a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	68b9      	ldr	r1, [r7, #8]
 80043e8:	4618      	mov	r0, r3
 80043ea:	f000 fa65 	bl	80048b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	69da      	ldr	r2, [r3, #28]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f042 0208 	orr.w	r2, r2, #8
 80043fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	69da      	ldr	r2, [r3, #28]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f022 0204 	bic.w	r2, r2, #4
 800440c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	69d9      	ldr	r1, [r3, #28]
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	691a      	ldr	r2, [r3, #16]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	430a      	orrs	r2, r1
 800441e:	61da      	str	r2, [r3, #28]
      break;
 8004420:	e023      	b.n	800446a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	68b9      	ldr	r1, [r7, #8]
 8004428:	4618      	mov	r0, r3
 800442a:	f000 faaf 	bl	800498c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	69da      	ldr	r2, [r3, #28]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800443c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	69da      	ldr	r2, [r3, #28]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800444c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	69d9      	ldr	r1, [r3, #28]
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	691b      	ldr	r3, [r3, #16]
 8004458:	021a      	lsls	r2, r3, #8
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	430a      	orrs	r2, r1
 8004460:	61da      	str	r2, [r3, #28]
      break;
 8004462:	e002      	b.n	800446a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	75fb      	strb	r3, [r7, #23]
      break;
 8004468:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004472:	7dfb      	ldrb	r3, [r7, #23]
}
 8004474:	4618      	mov	r0, r3
 8004476:	3718      	adds	r7, #24
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}

0800447c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004486:	2300      	movs	r3, #0
 8004488:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004490:	2b01      	cmp	r3, #1
 8004492:	d101      	bne.n	8004498 <HAL_TIM_ConfigClockSource+0x1c>
 8004494:	2302      	movs	r3, #2
 8004496:	e0b4      	b.n	8004602 <HAL_TIM_ConfigClockSource+0x186>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2202      	movs	r2, #2
 80044a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80044b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80044be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	68ba      	ldr	r2, [r7, #8]
 80044c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044d0:	d03e      	beq.n	8004550 <HAL_TIM_ConfigClockSource+0xd4>
 80044d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044d6:	f200 8087 	bhi.w	80045e8 <HAL_TIM_ConfigClockSource+0x16c>
 80044da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044de:	f000 8086 	beq.w	80045ee <HAL_TIM_ConfigClockSource+0x172>
 80044e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044e6:	d87f      	bhi.n	80045e8 <HAL_TIM_ConfigClockSource+0x16c>
 80044e8:	2b70      	cmp	r3, #112	@ 0x70
 80044ea:	d01a      	beq.n	8004522 <HAL_TIM_ConfigClockSource+0xa6>
 80044ec:	2b70      	cmp	r3, #112	@ 0x70
 80044ee:	d87b      	bhi.n	80045e8 <HAL_TIM_ConfigClockSource+0x16c>
 80044f0:	2b60      	cmp	r3, #96	@ 0x60
 80044f2:	d050      	beq.n	8004596 <HAL_TIM_ConfigClockSource+0x11a>
 80044f4:	2b60      	cmp	r3, #96	@ 0x60
 80044f6:	d877      	bhi.n	80045e8 <HAL_TIM_ConfigClockSource+0x16c>
 80044f8:	2b50      	cmp	r3, #80	@ 0x50
 80044fa:	d03c      	beq.n	8004576 <HAL_TIM_ConfigClockSource+0xfa>
 80044fc:	2b50      	cmp	r3, #80	@ 0x50
 80044fe:	d873      	bhi.n	80045e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004500:	2b40      	cmp	r3, #64	@ 0x40
 8004502:	d058      	beq.n	80045b6 <HAL_TIM_ConfigClockSource+0x13a>
 8004504:	2b40      	cmp	r3, #64	@ 0x40
 8004506:	d86f      	bhi.n	80045e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004508:	2b30      	cmp	r3, #48	@ 0x30
 800450a:	d064      	beq.n	80045d6 <HAL_TIM_ConfigClockSource+0x15a>
 800450c:	2b30      	cmp	r3, #48	@ 0x30
 800450e:	d86b      	bhi.n	80045e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004510:	2b20      	cmp	r3, #32
 8004512:	d060      	beq.n	80045d6 <HAL_TIM_ConfigClockSource+0x15a>
 8004514:	2b20      	cmp	r3, #32
 8004516:	d867      	bhi.n	80045e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004518:	2b00      	cmp	r3, #0
 800451a:	d05c      	beq.n	80045d6 <HAL_TIM_ConfigClockSource+0x15a>
 800451c:	2b10      	cmp	r3, #16
 800451e:	d05a      	beq.n	80045d6 <HAL_TIM_ConfigClockSource+0x15a>
 8004520:	e062      	b.n	80045e8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004532:	f000 faf0 	bl	8004b16 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004544:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68ba      	ldr	r2, [r7, #8]
 800454c:	609a      	str	r2, [r3, #8]
      break;
 800454e:	e04f      	b.n	80045f0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004560:	f000 fad9 	bl	8004b16 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	689a      	ldr	r2, [r3, #8]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004572:	609a      	str	r2, [r3, #8]
      break;
 8004574:	e03c      	b.n	80045f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004582:	461a      	mov	r2, r3
 8004584:	f000 fa50 	bl	8004a28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2150      	movs	r1, #80	@ 0x50
 800458e:	4618      	mov	r0, r3
 8004590:	f000 faa7 	bl	8004ae2 <TIM_ITRx_SetConfig>
      break;
 8004594:	e02c      	b.n	80045f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80045a2:	461a      	mov	r2, r3
 80045a4:	f000 fa6e 	bl	8004a84 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2160      	movs	r1, #96	@ 0x60
 80045ae:	4618      	mov	r0, r3
 80045b0:	f000 fa97 	bl	8004ae2 <TIM_ITRx_SetConfig>
      break;
 80045b4:	e01c      	b.n	80045f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045c2:	461a      	mov	r2, r3
 80045c4:	f000 fa30 	bl	8004a28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	2140      	movs	r1, #64	@ 0x40
 80045ce:	4618      	mov	r0, r3
 80045d0:	f000 fa87 	bl	8004ae2 <TIM_ITRx_SetConfig>
      break;
 80045d4:	e00c      	b.n	80045f0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4619      	mov	r1, r3
 80045e0:	4610      	mov	r0, r2
 80045e2:	f000 fa7e 	bl	8004ae2 <TIM_ITRx_SetConfig>
      break;
 80045e6:	e003      	b.n	80045f0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	73fb      	strb	r3, [r7, #15]
      break;
 80045ec:	e000      	b.n	80045f0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80045ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004600:	7bfb      	ldrb	r3, [r7, #15]
}
 8004602:	4618      	mov	r0, r3
 8004604:	3710      	adds	r7, #16
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}

0800460a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800460a:	b480      	push	{r7}
 800460c:	b083      	sub	sp, #12
 800460e:	af00      	add	r7, sp, #0
 8004610:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004612:	bf00      	nop
 8004614:	370c      	adds	r7, #12
 8004616:	46bd      	mov	sp, r7
 8004618:	bc80      	pop	{r7}
 800461a:	4770      	bx	lr

0800461c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004624:	bf00      	nop
 8004626:	370c      	adds	r7, #12
 8004628:	46bd      	mov	sp, r7
 800462a:	bc80      	pop	{r7}
 800462c:	4770      	bx	lr

0800462e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800462e:	b480      	push	{r7}
 8004630:	b083      	sub	sp, #12
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004636:	bf00      	nop
 8004638:	370c      	adds	r7, #12
 800463a:	46bd      	mov	sp, r7
 800463c:	bc80      	pop	{r7}
 800463e:	4770      	bx	lr

08004640 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004640:	b480      	push	{r7}
 8004642:	b083      	sub	sp, #12
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004648:	bf00      	nop
 800464a:	370c      	adds	r7, #12
 800464c:	46bd      	mov	sp, r7
 800464e:	bc80      	pop	{r7}
 8004650:	4770      	bx	lr
	...

08004654 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004654:	b480      	push	{r7}
 8004656:	b085      	sub	sp, #20
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	4a29      	ldr	r2, [pc, #164]	@ (800470c <TIM_Base_SetConfig+0xb8>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d00b      	beq.n	8004684 <TIM_Base_SetConfig+0x30>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004672:	d007      	beq.n	8004684 <TIM_Base_SetConfig+0x30>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a26      	ldr	r2, [pc, #152]	@ (8004710 <TIM_Base_SetConfig+0xbc>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d003      	beq.n	8004684 <TIM_Base_SetConfig+0x30>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	4a25      	ldr	r2, [pc, #148]	@ (8004714 <TIM_Base_SetConfig+0xc0>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d108      	bne.n	8004696 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800468a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	68fa      	ldr	r2, [r7, #12]
 8004692:	4313      	orrs	r3, r2
 8004694:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a1c      	ldr	r2, [pc, #112]	@ (800470c <TIM_Base_SetConfig+0xb8>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d00b      	beq.n	80046b6 <TIM_Base_SetConfig+0x62>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046a4:	d007      	beq.n	80046b6 <TIM_Base_SetConfig+0x62>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a19      	ldr	r2, [pc, #100]	@ (8004710 <TIM_Base_SetConfig+0xbc>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d003      	beq.n	80046b6 <TIM_Base_SetConfig+0x62>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a18      	ldr	r2, [pc, #96]	@ (8004714 <TIM_Base_SetConfig+0xc0>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d108      	bne.n	80046c8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	68db      	ldr	r3, [r3, #12]
 80046c2:	68fa      	ldr	r2, [r7, #12]
 80046c4:	4313      	orrs	r3, r2
 80046c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	695b      	ldr	r3, [r3, #20]
 80046d2:	4313      	orrs	r3, r2
 80046d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	68fa      	ldr	r2, [r7, #12]
 80046da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	689a      	ldr	r2, [r3, #8]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a07      	ldr	r2, [pc, #28]	@ (800470c <TIM_Base_SetConfig+0xb8>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d103      	bne.n	80046fc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	691a      	ldr	r2, [r3, #16]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	615a      	str	r2, [r3, #20]
}
 8004702:	bf00      	nop
 8004704:	3714      	adds	r7, #20
 8004706:	46bd      	mov	sp, r7
 8004708:	bc80      	pop	{r7}
 800470a:	4770      	bx	lr
 800470c:	40012c00 	.word	0x40012c00
 8004710:	40000400 	.word	0x40000400
 8004714:	40000800 	.word	0x40000800

08004718 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004718:	b480      	push	{r7}
 800471a:	b087      	sub	sp, #28
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a1b      	ldr	r3, [r3, #32]
 8004726:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6a1b      	ldr	r3, [r3, #32]
 800472c:	f023 0201 	bic.w	r2, r3, #1
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	699b      	ldr	r3, [r3, #24]
 800473e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004746:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f023 0303 	bic.w	r3, r3, #3
 800474e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	68fa      	ldr	r2, [r7, #12]
 8004756:	4313      	orrs	r3, r2
 8004758:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	f023 0302 	bic.w	r3, r3, #2
 8004760:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	697a      	ldr	r2, [r7, #20]
 8004768:	4313      	orrs	r3, r2
 800476a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	4a1c      	ldr	r2, [pc, #112]	@ (80047e0 <TIM_OC1_SetConfig+0xc8>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d10c      	bne.n	800478e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	f023 0308 	bic.w	r3, r3, #8
 800477a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	68db      	ldr	r3, [r3, #12]
 8004780:	697a      	ldr	r2, [r7, #20]
 8004782:	4313      	orrs	r3, r2
 8004784:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	f023 0304 	bic.w	r3, r3, #4
 800478c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4a13      	ldr	r2, [pc, #76]	@ (80047e0 <TIM_OC1_SetConfig+0xc8>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d111      	bne.n	80047ba <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800479c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80047a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	695b      	ldr	r3, [r3, #20]
 80047aa:	693a      	ldr	r2, [r7, #16]
 80047ac:	4313      	orrs	r3, r2
 80047ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	699b      	ldr	r3, [r3, #24]
 80047b4:	693a      	ldr	r2, [r7, #16]
 80047b6:	4313      	orrs	r3, r2
 80047b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	693a      	ldr	r2, [r7, #16]
 80047be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	68fa      	ldr	r2, [r7, #12]
 80047c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	685a      	ldr	r2, [r3, #4]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	697a      	ldr	r2, [r7, #20]
 80047d2:	621a      	str	r2, [r3, #32]
}
 80047d4:	bf00      	nop
 80047d6:	371c      	adds	r7, #28
 80047d8:	46bd      	mov	sp, r7
 80047da:	bc80      	pop	{r7}
 80047dc:	4770      	bx	lr
 80047de:	bf00      	nop
 80047e0:	40012c00 	.word	0x40012c00

080047e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b087      	sub	sp, #28
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
 80047ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a1b      	ldr	r3, [r3, #32]
 80047f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a1b      	ldr	r3, [r3, #32]
 80047f8:	f023 0210 	bic.w	r2, r3, #16
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	699b      	ldr	r3, [r3, #24]
 800480a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004812:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800481a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	021b      	lsls	r3, r3, #8
 8004822:	68fa      	ldr	r2, [r7, #12]
 8004824:	4313      	orrs	r3, r2
 8004826:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	f023 0320 	bic.w	r3, r3, #32
 800482e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	011b      	lsls	r3, r3, #4
 8004836:	697a      	ldr	r2, [r7, #20]
 8004838:	4313      	orrs	r3, r2
 800483a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	4a1d      	ldr	r2, [pc, #116]	@ (80048b4 <TIM_OC2_SetConfig+0xd0>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d10d      	bne.n	8004860 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800484a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	011b      	lsls	r3, r3, #4
 8004852:	697a      	ldr	r2, [r7, #20]
 8004854:	4313      	orrs	r3, r2
 8004856:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800485e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	4a14      	ldr	r2, [pc, #80]	@ (80048b4 <TIM_OC2_SetConfig+0xd0>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d113      	bne.n	8004890 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800486e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004876:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	695b      	ldr	r3, [r3, #20]
 800487c:	009b      	lsls	r3, r3, #2
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	4313      	orrs	r3, r2
 8004882:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	699b      	ldr	r3, [r3, #24]
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	693a      	ldr	r2, [r7, #16]
 800488c:	4313      	orrs	r3, r2
 800488e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	693a      	ldr	r2, [r7, #16]
 8004894:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	685a      	ldr	r2, [r3, #4]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	697a      	ldr	r2, [r7, #20]
 80048a8:	621a      	str	r2, [r3, #32]
}
 80048aa:	bf00      	nop
 80048ac:	371c      	adds	r7, #28
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bc80      	pop	{r7}
 80048b2:	4770      	bx	lr
 80048b4:	40012c00 	.word	0x40012c00

080048b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b087      	sub	sp, #28
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a1b      	ldr	r3, [r3, #32]
 80048c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6a1b      	ldr	r3, [r3, #32]
 80048cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	69db      	ldr	r3, [r3, #28]
 80048de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f023 0303 	bic.w	r3, r3, #3
 80048ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	68fa      	ldr	r2, [r7, #12]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004900:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	021b      	lsls	r3, r3, #8
 8004908:	697a      	ldr	r2, [r7, #20]
 800490a:	4313      	orrs	r3, r2
 800490c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4a1d      	ldr	r2, [pc, #116]	@ (8004988 <TIM_OC3_SetConfig+0xd0>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d10d      	bne.n	8004932 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800491c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	68db      	ldr	r3, [r3, #12]
 8004922:	021b      	lsls	r3, r3, #8
 8004924:	697a      	ldr	r2, [r7, #20]
 8004926:	4313      	orrs	r3, r2
 8004928:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004930:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4a14      	ldr	r2, [pc, #80]	@ (8004988 <TIM_OC3_SetConfig+0xd0>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d113      	bne.n	8004962 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004940:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004948:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	011b      	lsls	r3, r3, #4
 8004950:	693a      	ldr	r2, [r7, #16]
 8004952:	4313      	orrs	r3, r2
 8004954:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	699b      	ldr	r3, [r3, #24]
 800495a:	011b      	lsls	r3, r3, #4
 800495c:	693a      	ldr	r2, [r7, #16]
 800495e:	4313      	orrs	r3, r2
 8004960:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	693a      	ldr	r2, [r7, #16]
 8004966:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	68fa      	ldr	r2, [r7, #12]
 800496c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	685a      	ldr	r2, [r3, #4]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	697a      	ldr	r2, [r7, #20]
 800497a:	621a      	str	r2, [r3, #32]
}
 800497c:	bf00      	nop
 800497e:	371c      	adds	r7, #28
 8004980:	46bd      	mov	sp, r7
 8004982:	bc80      	pop	{r7}
 8004984:	4770      	bx	lr
 8004986:	bf00      	nop
 8004988:	40012c00 	.word	0x40012c00

0800498c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800498c:	b480      	push	{r7}
 800498e:	b087      	sub	sp, #28
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a1b      	ldr	r3, [r3, #32]
 800499a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6a1b      	ldr	r3, [r3, #32]
 80049a0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	69db      	ldr	r3, [r3, #28]
 80049b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	021b      	lsls	r3, r3, #8
 80049ca:	68fa      	ldr	r2, [r7, #12]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80049d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	031b      	lsls	r3, r3, #12
 80049de:	693a      	ldr	r2, [r7, #16]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	4a0f      	ldr	r2, [pc, #60]	@ (8004a24 <TIM_OC4_SetConfig+0x98>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d109      	bne.n	8004a00 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80049f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	695b      	ldr	r3, [r3, #20]
 80049f8:	019b      	lsls	r3, r3, #6
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	697a      	ldr	r2, [r7, #20]
 8004a04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	68fa      	ldr	r2, [r7, #12]
 8004a0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	685a      	ldr	r2, [r3, #4]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	693a      	ldr	r2, [r7, #16]
 8004a18:	621a      	str	r2, [r3, #32]
}
 8004a1a:	bf00      	nop
 8004a1c:	371c      	adds	r7, #28
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bc80      	pop	{r7}
 8004a22:	4770      	bx	lr
 8004a24:	40012c00 	.word	0x40012c00

08004a28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b087      	sub	sp, #28
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	60f8      	str	r0, [r7, #12]
 8004a30:	60b9      	str	r1, [r7, #8]
 8004a32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6a1b      	ldr	r3, [r3, #32]
 8004a38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6a1b      	ldr	r3, [r3, #32]
 8004a3e:	f023 0201 	bic.w	r2, r3, #1
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	699b      	ldr	r3, [r3, #24]
 8004a4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	011b      	lsls	r3, r3, #4
 8004a58:	693a      	ldr	r2, [r7, #16]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	f023 030a 	bic.w	r3, r3, #10
 8004a64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a66:	697a      	ldr	r2, [r7, #20]
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	693a      	ldr	r2, [r7, #16]
 8004a72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	697a      	ldr	r2, [r7, #20]
 8004a78:	621a      	str	r2, [r3, #32]
}
 8004a7a:	bf00      	nop
 8004a7c:	371c      	adds	r7, #28
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bc80      	pop	{r7}
 8004a82:	4770      	bx	lr

08004a84 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b087      	sub	sp, #28
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	60f8      	str	r0, [r7, #12]
 8004a8c:	60b9      	str	r1, [r7, #8]
 8004a8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6a1b      	ldr	r3, [r3, #32]
 8004a94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	6a1b      	ldr	r3, [r3, #32]
 8004a9a:	f023 0210 	bic.w	r2, r3, #16
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	699b      	ldr	r3, [r3, #24]
 8004aa6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004aae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	031b      	lsls	r3, r3, #12
 8004ab4:	693a      	ldr	r2, [r7, #16]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004ac0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	011b      	lsls	r3, r3, #4
 8004ac6:	697a      	ldr	r2, [r7, #20]
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	697a      	ldr	r2, [r7, #20]
 8004ad6:	621a      	str	r2, [r3, #32]
}
 8004ad8:	bf00      	nop
 8004ada:	371c      	adds	r7, #28
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bc80      	pop	{r7}
 8004ae0:	4770      	bx	lr

08004ae2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ae2:	b480      	push	{r7}
 8004ae4:	b085      	sub	sp, #20
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	6078      	str	r0, [r7, #4]
 8004aea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004af8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004afa:	683a      	ldr	r2, [r7, #0]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	4313      	orrs	r3, r2
 8004b00:	f043 0307 	orr.w	r3, r3, #7
 8004b04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	68fa      	ldr	r2, [r7, #12]
 8004b0a:	609a      	str	r2, [r3, #8]
}
 8004b0c:	bf00      	nop
 8004b0e:	3714      	adds	r7, #20
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bc80      	pop	{r7}
 8004b14:	4770      	bx	lr

08004b16 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b16:	b480      	push	{r7}
 8004b18:	b087      	sub	sp, #28
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	60f8      	str	r0, [r7, #12]
 8004b1e:	60b9      	str	r1, [r7, #8]
 8004b20:	607a      	str	r2, [r7, #4]
 8004b22:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b30:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	021a      	lsls	r2, r3, #8
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	431a      	orrs	r2, r3
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	697a      	ldr	r2, [r7, #20]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	697a      	ldr	r2, [r7, #20]
 8004b48:	609a      	str	r2, [r3, #8]
}
 8004b4a:	bf00      	nop
 8004b4c:	371c      	adds	r7, #28
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bc80      	pop	{r7}
 8004b52:	4770      	bx	lr

08004b54 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b087      	sub	sp, #28
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	60f8      	str	r0, [r7, #12]
 8004b5c:	60b9      	str	r1, [r7, #8]
 8004b5e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	f003 031f 	and.w	r3, r3, #31
 8004b66:	2201      	movs	r2, #1
 8004b68:	fa02 f303 	lsl.w	r3, r2, r3
 8004b6c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6a1a      	ldr	r2, [r3, #32]
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	43db      	mvns	r3, r3
 8004b76:	401a      	ands	r2, r3
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6a1a      	ldr	r2, [r3, #32]
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	f003 031f 	and.w	r3, r3, #31
 8004b86:	6879      	ldr	r1, [r7, #4]
 8004b88:	fa01 f303 	lsl.w	r3, r1, r3
 8004b8c:	431a      	orrs	r2, r3
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	621a      	str	r2, [r3, #32]
}
 8004b92:	bf00      	nop
 8004b94:	371c      	adds	r7, #28
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bc80      	pop	{r7}
 8004b9a:	4770      	bx	lr

08004b9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b085      	sub	sp, #20
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
 8004ba4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d101      	bne.n	8004bb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bb0:	2302      	movs	r3, #2
 8004bb2:	e046      	b.n	8004c42 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2202      	movs	r2, #2
 8004bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	68fa      	ldr	r2, [r7, #12]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	68fa      	ldr	r2, [r7, #12]
 8004bec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a16      	ldr	r2, [pc, #88]	@ (8004c4c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d00e      	beq.n	8004c16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c00:	d009      	beq.n	8004c16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a12      	ldr	r2, [pc, #72]	@ (8004c50 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d004      	beq.n	8004c16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a10      	ldr	r2, [pc, #64]	@ (8004c54 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d10c      	bne.n	8004c30 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	68ba      	ldr	r2, [r7, #8]
 8004c24:	4313      	orrs	r3, r2
 8004c26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	68ba      	ldr	r2, [r7, #8]
 8004c2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c40:	2300      	movs	r3, #0
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3714      	adds	r7, #20
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bc80      	pop	{r7}
 8004c4a:	4770      	bx	lr
 8004c4c:	40012c00 	.word	0x40012c00
 8004c50:	40000400 	.word	0x40000400
 8004c54:	40000800 	.word	0x40000800

08004c58 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b085      	sub	sp, #20
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004c62:	2300      	movs	r3, #0
 8004c64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d101      	bne.n	8004c74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004c70:	2302      	movs	r3, #2
 8004c72:	e03d      	b.n	8004cf0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2201      	movs	r2, #1
 8004c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	68db      	ldr	r3, [r3, #12]
 8004c86:	4313      	orrs	r3, r2
 8004c88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	4313      	orrs	r3, r2
 8004c96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	691b      	ldr	r3, [r3, #16]
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	695b      	ldr	r3, [r3, #20]
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	69db      	ldr	r3, [r3, #28]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	68fa      	ldr	r2, [r7, #12]
 8004ce4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3714      	adds	r7, #20
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bc80      	pop	{r7}
 8004cf8:	4770      	bx	lr

08004cfa <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004cfa:	b480      	push	{r7}
 8004cfc:	b083      	sub	sp, #12
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d02:	bf00      	nop
 8004d04:	370c      	adds	r7, #12
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bc80      	pop	{r7}
 8004d0a:	4770      	bx	lr

08004d0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b083      	sub	sp, #12
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d14:	bf00      	nop
 8004d16:	370c      	adds	r7, #12
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bc80      	pop	{r7}
 8004d1c:	4770      	bx	lr

08004d1e <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004d1e:	b084      	sub	sp, #16
 8004d20:	b480      	push	{r7}
 8004d22:	b083      	sub	sp, #12
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	f107 0014 	add.w	r0, r7, #20
 8004d2c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004d30:	2300      	movs	r3, #0
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	370c      	adds	r7, #12
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bc80      	pop	{r7}
 8004d3a:	b004      	add	sp, #16
 8004d3c:	4770      	bx	lr

08004d3e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004d3e:	b480      	push	{r7}
 8004d40:	b085      	sub	sp, #20
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004d4e:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8004d52:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	b29a      	uxth	r2, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004d5e:	2300      	movs	r3, #0
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3714      	adds	r7, #20
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bc80      	pop	{r7}
 8004d68:	4770      	bx	lr

08004d6a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004d6a:	b480      	push	{r7}
 8004d6c:	b085      	sub	sp, #20
 8004d6e:	af00      	add	r7, sp, #0
 8004d70:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004d72:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8004d76:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8004d7e:	b29a      	uxth	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	43db      	mvns	r3, r3
 8004d86:	b29b      	uxth	r3, r3
 8004d88:	4013      	ands	r3, r2
 8004d8a:	b29a      	uxth	r2, r3
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004d92:	2300      	movs	r3, #0
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3714      	adds	r7, #20
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bc80      	pop	{r7}
 8004d9c:	4770      	bx	lr

08004d9e <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004d9e:	b480      	push	{r7}
 8004da0:	b083      	sub	sp, #12
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	6078      	str	r0, [r7, #4]
 8004da6:	460b      	mov	r3, r1
 8004da8:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004daa:	2300      	movs	r3, #0
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	370c      	adds	r7, #12
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bc80      	pop	{r7}
 8004db4:	4770      	bx	lr

08004db6 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004db6:	b084      	sub	sp, #16
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
 8004dc0:	f107 0014 	add.w	r0, r7, #20
 8004dc4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8004de8:	2300      	movs	r3, #0
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	370c      	adds	r7, #12
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bc80      	pop	{r7}
 8004df2:	b004      	add	sp, #16
 8004df4:	4770      	bx	lr
	...

08004df8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b09d      	sub	sp, #116	@ 0x74
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
 8004e00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8004e02:	2300      	movs	r3, #0
 8004e04:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004e08:	687a      	ldr	r2, [r7, #4]
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	781b      	ldrb	r3, [r3, #0]
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	4413      	add	r3, r2
 8004e12:	881b      	ldrh	r3, [r3, #0]
 8004e14:	b29b      	uxth	r3, r3
 8004e16:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8004e1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e1e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	78db      	ldrb	r3, [r3, #3]
 8004e26:	2b03      	cmp	r3, #3
 8004e28:	d81f      	bhi.n	8004e6a <USB_ActivateEndpoint+0x72>
 8004e2a:	a201      	add	r2, pc, #4	@ (adr r2, 8004e30 <USB_ActivateEndpoint+0x38>)
 8004e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e30:	08004e41 	.word	0x08004e41
 8004e34:	08004e5d 	.word	0x08004e5d
 8004e38:	08004e73 	.word	0x08004e73
 8004e3c:	08004e4f 	.word	0x08004e4f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004e40:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004e44:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e48:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004e4c:	e012      	b.n	8004e74 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8004e4e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004e52:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8004e56:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004e5a:	e00b      	b.n	8004e74 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004e5c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004e60:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004e64:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004e68:	e004      	b.n	8004e74 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8004e70:	e000      	b.n	8004e74 <USB_ActivateEndpoint+0x7c>
      break;
 8004e72:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	441a      	add	r2, r3
 8004e7e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004e82:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e86:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e92:	b29b      	uxth	r3, r3
 8004e94:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004e96:	687a      	ldr	r2, [r7, #4]
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	781b      	ldrb	r3, [r3, #0]
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	4413      	add	r3, r2
 8004ea0:	881b      	ldrh	r3, [r3, #0]
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ea8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	683a      	ldr	r2, [r7, #0]
 8004eb0:	7812      	ldrb	r2, [r2, #0]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	781b      	ldrb	r3, [r3, #0]
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	441a      	add	r2, r3
 8004ec2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8004ec6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004eca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ece:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ed2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	7b1b      	ldrb	r3, [r3, #12]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	f040 8178 	bne.w	80051d4 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	785b      	ldrb	r3, [r3, #1]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	f000 8084 	beq.w	8004ff6 <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	61bb      	str	r3, [r7, #24]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	461a      	mov	r2, r3
 8004efc:	69bb      	ldr	r3, [r7, #24]
 8004efe:	4413      	add	r3, r2
 8004f00:	61bb      	str	r3, [r7, #24]
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	781b      	ldrb	r3, [r3, #0]
 8004f06:	011a      	lsls	r2, r3, #4
 8004f08:	69bb      	ldr	r3, [r7, #24]
 8004f0a:	4413      	add	r3, r2
 8004f0c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004f10:	617b      	str	r3, [r7, #20]
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	88db      	ldrh	r3, [r3, #6]
 8004f16:	085b      	lsrs	r3, r3, #1
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	005b      	lsls	r3, r3, #1
 8004f1c:	b29a      	uxth	r2, r3
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	781b      	ldrb	r3, [r3, #0]
 8004f28:	009b      	lsls	r3, r3, #2
 8004f2a:	4413      	add	r3, r2
 8004f2c:	881b      	ldrh	r3, [r3, #0]
 8004f2e:	827b      	strh	r3, [r7, #18]
 8004f30:	8a7b      	ldrh	r3, [r7, #18]
 8004f32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d01b      	beq.n	8004f72 <USB_ActivateEndpoint+0x17a>
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	781b      	ldrb	r3, [r3, #0]
 8004f40:	009b      	lsls	r3, r3, #2
 8004f42:	4413      	add	r3, r2
 8004f44:	881b      	ldrh	r3, [r3, #0]
 8004f46:	b29b      	uxth	r3, r3
 8004f48:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f50:	823b      	strh	r3, [r7, #16]
 8004f52:	687a      	ldr	r2, [r7, #4]
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	009b      	lsls	r3, r3, #2
 8004f5a:	441a      	add	r2, r3
 8004f5c:	8a3b      	ldrh	r3, [r7, #16]
 8004f5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f6a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	78db      	ldrb	r3, [r3, #3]
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d020      	beq.n	8004fbc <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004f7a:	687a      	ldr	r2, [r7, #4]
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	009b      	lsls	r3, r3, #2
 8004f82:	4413      	add	r3, r2
 8004f84:	881b      	ldrh	r3, [r3, #0]
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f90:	81bb      	strh	r3, [r7, #12]
 8004f92:	89bb      	ldrh	r3, [r7, #12]
 8004f94:	f083 0320 	eor.w	r3, r3, #32
 8004f98:	81bb      	strh	r3, [r7, #12]
 8004f9a:	687a      	ldr	r2, [r7, #4]
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	781b      	ldrb	r3, [r3, #0]
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	441a      	add	r2, r3
 8004fa4:	89bb      	ldrh	r3, [r7, #12]
 8004fa6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004faa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004fae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004fb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	8013      	strh	r3, [r2, #0]
 8004fba:	e2d5      	b.n	8005568 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	781b      	ldrb	r3, [r3, #0]
 8004fc2:	009b      	lsls	r3, r3, #2
 8004fc4:	4413      	add	r3, r2
 8004fc6:	881b      	ldrh	r3, [r3, #0]
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004fce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fd2:	81fb      	strh	r3, [r7, #14]
 8004fd4:	687a      	ldr	r2, [r7, #4]
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	781b      	ldrb	r3, [r3, #0]
 8004fda:	009b      	lsls	r3, r3, #2
 8004fdc:	441a      	add	r2, r3
 8004fde:	89fb      	ldrh	r3, [r7, #14]
 8004fe0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004fe4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004fe8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004fec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ff0:	b29b      	uxth	r3, r3
 8004ff2:	8013      	strh	r3, [r2, #0]
 8004ff4:	e2b8      	b.n	8005568 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005000:	b29b      	uxth	r3, r3
 8005002:	461a      	mov	r2, r3
 8005004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005006:	4413      	add	r3, r2
 8005008:	633b      	str	r3, [r7, #48]	@ 0x30
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	781b      	ldrb	r3, [r3, #0]
 800500e:	011a      	lsls	r2, r3, #4
 8005010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005012:	4413      	add	r3, r2
 8005014:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8005018:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	88db      	ldrh	r3, [r3, #6]
 800501e:	085b      	lsrs	r3, r3, #1
 8005020:	b29b      	uxth	r3, r3
 8005022:	005b      	lsls	r3, r3, #1
 8005024:	b29a      	uxth	r2, r3
 8005026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005028:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005034:	b29b      	uxth	r3, r3
 8005036:	461a      	mov	r2, r3
 8005038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800503a:	4413      	add	r3, r2
 800503c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	781b      	ldrb	r3, [r3, #0]
 8005042:	011a      	lsls	r2, r3, #4
 8005044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005046:	4413      	add	r3, r2
 8005048:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800504c:	627b      	str	r3, [r7, #36]	@ 0x24
 800504e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005050:	881b      	ldrh	r3, [r3, #0]
 8005052:	b29b      	uxth	r3, r3
 8005054:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005058:	b29a      	uxth	r2, r3
 800505a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800505c:	801a      	strh	r2, [r3, #0]
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	2b3e      	cmp	r3, #62	@ 0x3e
 8005064:	d91d      	bls.n	80050a2 <USB_ActivateEndpoint+0x2aa>
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	691b      	ldr	r3, [r3, #16]
 800506a:	095b      	lsrs	r3, r3, #5
 800506c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	691b      	ldr	r3, [r3, #16]
 8005072:	f003 031f 	and.w	r3, r3, #31
 8005076:	2b00      	cmp	r3, #0
 8005078:	d102      	bne.n	8005080 <USB_ActivateEndpoint+0x288>
 800507a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800507c:	3b01      	subs	r3, #1
 800507e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005082:	881b      	ldrh	r3, [r3, #0]
 8005084:	b29a      	uxth	r2, r3
 8005086:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005088:	b29b      	uxth	r3, r3
 800508a:	029b      	lsls	r3, r3, #10
 800508c:	b29b      	uxth	r3, r3
 800508e:	4313      	orrs	r3, r2
 8005090:	b29b      	uxth	r3, r3
 8005092:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005096:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800509a:	b29a      	uxth	r2, r3
 800509c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800509e:	801a      	strh	r2, [r3, #0]
 80050a0:	e026      	b.n	80050f0 <USB_ActivateEndpoint+0x2f8>
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	691b      	ldr	r3, [r3, #16]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d10a      	bne.n	80050c0 <USB_ActivateEndpoint+0x2c8>
 80050aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ac:	881b      	ldrh	r3, [r3, #0]
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80050b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80050b8:	b29a      	uxth	r2, r3
 80050ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050bc:	801a      	strh	r2, [r3, #0]
 80050be:	e017      	b.n	80050f0 <USB_ActivateEndpoint+0x2f8>
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	691b      	ldr	r3, [r3, #16]
 80050c4:	085b      	lsrs	r3, r3, #1
 80050c6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	691b      	ldr	r3, [r3, #16]
 80050cc:	f003 0301 	and.w	r3, r3, #1
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d002      	beq.n	80050da <USB_ActivateEndpoint+0x2e2>
 80050d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80050d6:	3301      	adds	r3, #1
 80050d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80050da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050dc:	881b      	ldrh	r3, [r3, #0]
 80050de:	b29a      	uxth	r2, r3
 80050e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80050e2:	b29b      	uxth	r3, r3
 80050e4:	029b      	lsls	r3, r3, #10
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	4313      	orrs	r3, r2
 80050ea:	b29a      	uxth	r2, r3
 80050ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ee:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	781b      	ldrb	r3, [r3, #0]
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	4413      	add	r3, r2
 80050fa:	881b      	ldrh	r3, [r3, #0]
 80050fc:	847b      	strh	r3, [r7, #34]	@ 0x22
 80050fe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005100:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005104:	2b00      	cmp	r3, #0
 8005106:	d01b      	beq.n	8005140 <USB_ActivateEndpoint+0x348>
 8005108:	687a      	ldr	r2, [r7, #4]
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	781b      	ldrb	r3, [r3, #0]
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	4413      	add	r3, r2
 8005112:	881b      	ldrh	r3, [r3, #0]
 8005114:	b29b      	uxth	r3, r3
 8005116:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800511a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800511e:	843b      	strh	r3, [r7, #32]
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	781b      	ldrb	r3, [r3, #0]
 8005126:	009b      	lsls	r3, r3, #2
 8005128:	441a      	add	r2, r3
 800512a:	8c3b      	ldrh	r3, [r7, #32]
 800512c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005130:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005134:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005138:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800513c:	b29b      	uxth	r3, r3
 800513e:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	781b      	ldrb	r3, [r3, #0]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d124      	bne.n	8005192 <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005148:	687a      	ldr	r2, [r7, #4]
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	781b      	ldrb	r3, [r3, #0]
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	4413      	add	r3, r2
 8005152:	881b      	ldrh	r3, [r3, #0]
 8005154:	b29b      	uxth	r3, r3
 8005156:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800515a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800515e:	83bb      	strh	r3, [r7, #28]
 8005160:	8bbb      	ldrh	r3, [r7, #28]
 8005162:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005166:	83bb      	strh	r3, [r7, #28]
 8005168:	8bbb      	ldrh	r3, [r7, #28]
 800516a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800516e:	83bb      	strh	r3, [r7, #28]
 8005170:	687a      	ldr	r2, [r7, #4]
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	781b      	ldrb	r3, [r3, #0]
 8005176:	009b      	lsls	r3, r3, #2
 8005178:	441a      	add	r2, r3
 800517a:	8bbb      	ldrh	r3, [r7, #28]
 800517c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005180:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005184:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005188:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800518c:	b29b      	uxth	r3, r3
 800518e:	8013      	strh	r3, [r2, #0]
 8005190:	e1ea      	b.n	8005568 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	781b      	ldrb	r3, [r3, #0]
 8005198:	009b      	lsls	r3, r3, #2
 800519a:	4413      	add	r3, r2
 800519c:	881b      	ldrh	r3, [r3, #0]
 800519e:	b29b      	uxth	r3, r3
 80051a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80051a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051a8:	83fb      	strh	r3, [r7, #30]
 80051aa:	8bfb      	ldrh	r3, [r7, #30]
 80051ac:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80051b0:	83fb      	strh	r3, [r7, #30]
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	781b      	ldrb	r3, [r3, #0]
 80051b8:	009b      	lsls	r3, r3, #2
 80051ba:	441a      	add	r2, r3
 80051bc:	8bfb      	ldrh	r3, [r7, #30]
 80051be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80051c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80051c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80051ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	8013      	strh	r3, [r2, #0]
 80051d2:	e1c9      	b.n	8005568 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	78db      	ldrb	r3, [r3, #3]
 80051d8:	2b02      	cmp	r3, #2
 80051da:	d11e      	bne.n	800521a <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	781b      	ldrb	r3, [r3, #0]
 80051e2:	009b      	lsls	r3, r3, #2
 80051e4:	4413      	add	r3, r2
 80051e6:	881b      	ldrh	r3, [r3, #0]
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80051ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051f2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	781b      	ldrb	r3, [r3, #0]
 80051fc:	009b      	lsls	r3, r3, #2
 80051fe:	441a      	add	r2, r3
 8005200:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8005204:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005208:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800520c:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005210:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005214:	b29b      	uxth	r3, r3
 8005216:	8013      	strh	r3, [r2, #0]
 8005218:	e01d      	b.n	8005256 <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	781b      	ldrb	r3, [r3, #0]
 8005220:	009b      	lsls	r3, r3, #2
 8005222:	4413      	add	r3, r2
 8005224:	881b      	ldrh	r3, [r3, #0]
 8005226:	b29b      	uxth	r3, r3
 8005228:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800522c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005230:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8005234:	687a      	ldr	r2, [r7, #4]
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	781b      	ldrb	r3, [r3, #0]
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	441a      	add	r2, r3
 800523e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8005242:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005246:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800524a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800524e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005252:	b29b      	uxth	r3, r3
 8005254:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005260:	b29b      	uxth	r3, r3
 8005262:	461a      	mov	r2, r3
 8005264:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005266:	4413      	add	r3, r2
 8005268:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	011a      	lsls	r2, r3, #4
 8005270:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005272:	4413      	add	r3, r2
 8005274:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005278:	65bb      	str	r3, [r7, #88]	@ 0x58
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	891b      	ldrh	r3, [r3, #8]
 800527e:	085b      	lsrs	r3, r3, #1
 8005280:	b29b      	uxth	r3, r3
 8005282:	005b      	lsls	r3, r3, #1
 8005284:	b29a      	uxth	r2, r3
 8005286:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005288:	801a      	strh	r2, [r3, #0]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	657b      	str	r3, [r7, #84]	@ 0x54
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005294:	b29b      	uxth	r3, r3
 8005296:	461a      	mov	r2, r3
 8005298:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800529a:	4413      	add	r3, r2
 800529c:	657b      	str	r3, [r7, #84]	@ 0x54
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	011a      	lsls	r2, r3, #4
 80052a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052a6:	4413      	add	r3, r2
 80052a8:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80052ac:	653b      	str	r3, [r7, #80]	@ 0x50
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	895b      	ldrh	r3, [r3, #10]
 80052b2:	085b      	lsrs	r3, r3, #1
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	005b      	lsls	r3, r3, #1
 80052b8:	b29a      	uxth	r2, r3
 80052ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80052bc:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	785b      	ldrb	r3, [r3, #1]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	f040 8093 	bne.w	80053ee <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80052c8:	687a      	ldr	r2, [r7, #4]
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	781b      	ldrb	r3, [r3, #0]
 80052ce:	009b      	lsls	r3, r3, #2
 80052d0:	4413      	add	r3, r2
 80052d2:	881b      	ldrh	r3, [r3, #0]
 80052d4:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80052d8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80052dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d01b      	beq.n	800531c <USB_ActivateEndpoint+0x524>
 80052e4:	687a      	ldr	r2, [r7, #4]
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	781b      	ldrb	r3, [r3, #0]
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	4413      	add	r3, r2
 80052ee:	881b      	ldrh	r3, [r3, #0]
 80052f0:	b29b      	uxth	r3, r3
 80052f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052fa:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80052fc:	687a      	ldr	r2, [r7, #4]
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	781b      	ldrb	r3, [r3, #0]
 8005302:	009b      	lsls	r3, r3, #2
 8005304:	441a      	add	r2, r3
 8005306:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005308:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800530c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005310:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005314:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005318:	b29b      	uxth	r3, r3
 800531a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800531c:	687a      	ldr	r2, [r7, #4]
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	781b      	ldrb	r3, [r3, #0]
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	4413      	add	r3, r2
 8005326:	881b      	ldrh	r3, [r3, #0]
 8005328:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800532a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800532c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005330:	2b00      	cmp	r3, #0
 8005332:	d01b      	beq.n	800536c <USB_ActivateEndpoint+0x574>
 8005334:	687a      	ldr	r2, [r7, #4]
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	781b      	ldrb	r3, [r3, #0]
 800533a:	009b      	lsls	r3, r3, #2
 800533c:	4413      	add	r3, r2
 800533e:	881b      	ldrh	r3, [r3, #0]
 8005340:	b29b      	uxth	r3, r3
 8005342:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005346:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800534a:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800534c:	687a      	ldr	r2, [r7, #4]
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	781b      	ldrb	r3, [r3, #0]
 8005352:	009b      	lsls	r3, r3, #2
 8005354:	441a      	add	r2, r3
 8005356:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005358:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800535c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005360:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005364:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005368:	b29b      	uxth	r3, r3
 800536a:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800536c:	687a      	ldr	r2, [r7, #4]
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	781b      	ldrb	r3, [r3, #0]
 8005372:	009b      	lsls	r3, r3, #2
 8005374:	4413      	add	r3, r2
 8005376:	881b      	ldrh	r3, [r3, #0]
 8005378:	b29b      	uxth	r3, r3
 800537a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800537e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005382:	873b      	strh	r3, [r7, #56]	@ 0x38
 8005384:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005386:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800538a:	873b      	strh	r3, [r7, #56]	@ 0x38
 800538c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800538e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005392:	873b      	strh	r3, [r7, #56]	@ 0x38
 8005394:	687a      	ldr	r2, [r7, #4]
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	781b      	ldrb	r3, [r3, #0]
 800539a:	009b      	lsls	r3, r3, #2
 800539c:	441a      	add	r2, r3
 800539e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80053a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80053a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80053a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80053ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	781b      	ldrb	r3, [r3, #0]
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	4413      	add	r3, r2
 80053be:	881b      	ldrh	r3, [r3, #0]
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053ca:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80053cc:	687a      	ldr	r2, [r7, #4]
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	781b      	ldrb	r3, [r3, #0]
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	441a      	add	r2, r3
 80053d6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80053d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80053dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80053e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80053e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053e8:	b29b      	uxth	r3, r3
 80053ea:	8013      	strh	r3, [r2, #0]
 80053ec:	e0bc      	b.n	8005568 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	781b      	ldrb	r3, [r3, #0]
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	4413      	add	r3, r2
 80053f8:	881b      	ldrh	r3, [r3, #0]
 80053fa:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80053fe:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005402:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005406:	2b00      	cmp	r3, #0
 8005408:	d01d      	beq.n	8005446 <USB_ActivateEndpoint+0x64e>
 800540a:	687a      	ldr	r2, [r7, #4]
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	781b      	ldrb	r3, [r3, #0]
 8005410:	009b      	lsls	r3, r3, #2
 8005412:	4413      	add	r3, r2
 8005414:	881b      	ldrh	r3, [r3, #0]
 8005416:	b29b      	uxth	r3, r3
 8005418:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800541c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005420:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8005424:	687a      	ldr	r2, [r7, #4]
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	781b      	ldrb	r3, [r3, #0]
 800542a:	009b      	lsls	r3, r3, #2
 800542c:	441a      	add	r2, r3
 800542e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8005432:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005436:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800543a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800543e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005442:	b29b      	uxth	r3, r3
 8005444:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005446:	687a      	ldr	r2, [r7, #4]
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	781b      	ldrb	r3, [r3, #0]
 800544c:	009b      	lsls	r3, r3, #2
 800544e:	4413      	add	r3, r2
 8005450:	881b      	ldrh	r3, [r3, #0]
 8005452:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8005456:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800545a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800545e:	2b00      	cmp	r3, #0
 8005460:	d01d      	beq.n	800549e <USB_ActivateEndpoint+0x6a6>
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	781b      	ldrb	r3, [r3, #0]
 8005468:	009b      	lsls	r3, r3, #2
 800546a:	4413      	add	r3, r2
 800546c:	881b      	ldrh	r3, [r3, #0]
 800546e:	b29b      	uxth	r3, r3
 8005470:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005474:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005478:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 800547c:	687a      	ldr	r2, [r7, #4]
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	781b      	ldrb	r3, [r3, #0]
 8005482:	009b      	lsls	r3, r3, #2
 8005484:	441a      	add	r2, r3
 8005486:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800548a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800548e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005492:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005496:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800549a:	b29b      	uxth	r3, r3
 800549c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	78db      	ldrb	r3, [r3, #3]
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d024      	beq.n	80054f0 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80054a6:	687a      	ldr	r2, [r7, #4]
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	781b      	ldrb	r3, [r3, #0]
 80054ac:	009b      	lsls	r3, r3, #2
 80054ae:	4413      	add	r3, r2
 80054b0:	881b      	ldrh	r3, [r3, #0]
 80054b2:	b29b      	uxth	r3, r3
 80054b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80054b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054bc:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80054c0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80054c4:	f083 0320 	eor.w	r3, r3, #32
 80054c8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80054cc:	687a      	ldr	r2, [r7, #4]
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	781b      	ldrb	r3, [r3, #0]
 80054d2:	009b      	lsls	r3, r3, #2
 80054d4:	441a      	add	r2, r3
 80054d6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80054da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80054de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80054e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054ea:	b29b      	uxth	r3, r3
 80054ec:	8013      	strh	r3, [r2, #0]
 80054ee:	e01d      	b.n	800552c <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	781b      	ldrb	r3, [r3, #0]
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	4413      	add	r3, r2
 80054fa:	881b      	ldrh	r3, [r3, #0]
 80054fc:	b29b      	uxth	r3, r3
 80054fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005502:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005506:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800550a:	687a      	ldr	r2, [r7, #4]
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	781b      	ldrb	r3, [r3, #0]
 8005510:	009b      	lsls	r3, r3, #2
 8005512:	441a      	add	r2, r3
 8005514:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005518:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800551c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005520:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005524:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005528:	b29b      	uxth	r3, r3
 800552a:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800552c:	687a      	ldr	r2, [r7, #4]
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	781b      	ldrb	r3, [r3, #0]
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	4413      	add	r3, r2
 8005536:	881b      	ldrh	r3, [r3, #0]
 8005538:	b29b      	uxth	r3, r3
 800553a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800553e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005542:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8005546:	687a      	ldr	r2, [r7, #4]
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	781b      	ldrb	r3, [r3, #0]
 800554c:	009b      	lsls	r3, r3, #2
 800554e:	441a      	add	r2, r3
 8005550:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8005554:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005558:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800555c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005560:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005564:	b29b      	uxth	r3, r3
 8005566:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8005568:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 800556c:	4618      	mov	r0, r3
 800556e:	3774      	adds	r7, #116	@ 0x74
 8005570:	46bd      	mov	sp, r7
 8005572:	bc80      	pop	{r7}
 8005574:	4770      	bx	lr
 8005576:	bf00      	nop

08005578 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005578:	b480      	push	{r7}
 800557a:	b08d      	sub	sp, #52	@ 0x34
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	7b1b      	ldrb	r3, [r3, #12]
 8005586:	2b00      	cmp	r3, #0
 8005588:	f040 808e 	bne.w	80056a8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	785b      	ldrb	r3, [r3, #1]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d044      	beq.n	800561e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005594:	687a      	ldr	r2, [r7, #4]
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	781b      	ldrb	r3, [r3, #0]
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	4413      	add	r3, r2
 800559e:	881b      	ldrh	r3, [r3, #0]
 80055a0:	81bb      	strh	r3, [r7, #12]
 80055a2:	89bb      	ldrh	r3, [r7, #12]
 80055a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d01b      	beq.n	80055e4 <USB_DeactivateEndpoint+0x6c>
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	781b      	ldrb	r3, [r3, #0]
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	4413      	add	r3, r2
 80055b6:	881b      	ldrh	r3, [r3, #0]
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055c2:	817b      	strh	r3, [r7, #10]
 80055c4:	687a      	ldr	r2, [r7, #4]
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	781b      	ldrb	r3, [r3, #0]
 80055ca:	009b      	lsls	r3, r3, #2
 80055cc:	441a      	add	r2, r3
 80055ce:	897b      	ldrh	r3, [r7, #10]
 80055d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80055d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80055d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80055dc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80055e0:	b29b      	uxth	r3, r3
 80055e2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	781b      	ldrb	r3, [r3, #0]
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	4413      	add	r3, r2
 80055ee:	881b      	ldrh	r3, [r3, #0]
 80055f0:	b29b      	uxth	r3, r3
 80055f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055fa:	813b      	strh	r3, [r7, #8]
 80055fc:	687a      	ldr	r2, [r7, #4]
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	781b      	ldrb	r3, [r3, #0]
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	441a      	add	r2, r3
 8005606:	893b      	ldrh	r3, [r7, #8]
 8005608:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800560c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005610:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005614:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005618:	b29b      	uxth	r3, r3
 800561a:	8013      	strh	r3, [r2, #0]
 800561c:	e192      	b.n	8005944 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800561e:	687a      	ldr	r2, [r7, #4]
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	781b      	ldrb	r3, [r3, #0]
 8005624:	009b      	lsls	r3, r3, #2
 8005626:	4413      	add	r3, r2
 8005628:	881b      	ldrh	r3, [r3, #0]
 800562a:	827b      	strh	r3, [r7, #18]
 800562c:	8a7b      	ldrh	r3, [r7, #18]
 800562e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005632:	2b00      	cmp	r3, #0
 8005634:	d01b      	beq.n	800566e <USB_DeactivateEndpoint+0xf6>
 8005636:	687a      	ldr	r2, [r7, #4]
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	781b      	ldrb	r3, [r3, #0]
 800563c:	009b      	lsls	r3, r3, #2
 800563e:	4413      	add	r3, r2
 8005640:	881b      	ldrh	r3, [r3, #0]
 8005642:	b29b      	uxth	r3, r3
 8005644:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005648:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800564c:	823b      	strh	r3, [r7, #16]
 800564e:	687a      	ldr	r2, [r7, #4]
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	781b      	ldrb	r3, [r3, #0]
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	441a      	add	r2, r3
 8005658:	8a3b      	ldrh	r3, [r7, #16]
 800565a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800565e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005662:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005666:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800566a:	b29b      	uxth	r3, r3
 800566c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	781b      	ldrb	r3, [r3, #0]
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	4413      	add	r3, r2
 8005678:	881b      	ldrh	r3, [r3, #0]
 800567a:	b29b      	uxth	r3, r3
 800567c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005680:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005684:	81fb      	strh	r3, [r7, #14]
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	781b      	ldrb	r3, [r3, #0]
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	441a      	add	r2, r3
 8005690:	89fb      	ldrh	r3, [r7, #14]
 8005692:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005696:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800569a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800569e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	8013      	strh	r3, [r2, #0]
 80056a6:	e14d      	b.n	8005944 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	785b      	ldrb	r3, [r3, #1]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	f040 80a5 	bne.w	80057fc <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80056b2:	687a      	ldr	r2, [r7, #4]
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	781b      	ldrb	r3, [r3, #0]
 80056b8:	009b      	lsls	r3, r3, #2
 80056ba:	4413      	add	r3, r2
 80056bc:	881b      	ldrh	r3, [r3, #0]
 80056be:	843b      	strh	r3, [r7, #32]
 80056c0:	8c3b      	ldrh	r3, [r7, #32]
 80056c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d01b      	beq.n	8005702 <USB_DeactivateEndpoint+0x18a>
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	781b      	ldrb	r3, [r3, #0]
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	4413      	add	r3, r2
 80056d4:	881b      	ldrh	r3, [r3, #0]
 80056d6:	b29b      	uxth	r3, r3
 80056d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056e0:	83fb      	strh	r3, [r7, #30]
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	781b      	ldrb	r3, [r3, #0]
 80056e8:	009b      	lsls	r3, r3, #2
 80056ea:	441a      	add	r2, r3
 80056ec:	8bfb      	ldrh	r3, [r7, #30]
 80056ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80056f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80056f6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80056fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056fe:	b29b      	uxth	r3, r3
 8005700:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	781b      	ldrb	r3, [r3, #0]
 8005708:	009b      	lsls	r3, r3, #2
 800570a:	4413      	add	r3, r2
 800570c:	881b      	ldrh	r3, [r3, #0]
 800570e:	83bb      	strh	r3, [r7, #28]
 8005710:	8bbb      	ldrh	r3, [r7, #28]
 8005712:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005716:	2b00      	cmp	r3, #0
 8005718:	d01b      	beq.n	8005752 <USB_DeactivateEndpoint+0x1da>
 800571a:	687a      	ldr	r2, [r7, #4]
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	781b      	ldrb	r3, [r3, #0]
 8005720:	009b      	lsls	r3, r3, #2
 8005722:	4413      	add	r3, r2
 8005724:	881b      	ldrh	r3, [r3, #0]
 8005726:	b29b      	uxth	r3, r3
 8005728:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800572c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005730:	837b      	strh	r3, [r7, #26]
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	781b      	ldrb	r3, [r3, #0]
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	441a      	add	r2, r3
 800573c:	8b7b      	ldrh	r3, [r7, #26]
 800573e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005742:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005746:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800574a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800574e:	b29b      	uxth	r3, r3
 8005750:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005752:	687a      	ldr	r2, [r7, #4]
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	781b      	ldrb	r3, [r3, #0]
 8005758:	009b      	lsls	r3, r3, #2
 800575a:	4413      	add	r3, r2
 800575c:	881b      	ldrh	r3, [r3, #0]
 800575e:	b29b      	uxth	r3, r3
 8005760:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005764:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005768:	833b      	strh	r3, [r7, #24]
 800576a:	687a      	ldr	r2, [r7, #4]
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	781b      	ldrb	r3, [r3, #0]
 8005770:	009b      	lsls	r3, r3, #2
 8005772:	441a      	add	r2, r3
 8005774:	8b3b      	ldrh	r3, [r7, #24]
 8005776:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800577a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800577e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005782:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005786:	b29b      	uxth	r3, r3
 8005788:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800578a:	687a      	ldr	r2, [r7, #4]
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	781b      	ldrb	r3, [r3, #0]
 8005790:	009b      	lsls	r3, r3, #2
 8005792:	4413      	add	r3, r2
 8005794:	881b      	ldrh	r3, [r3, #0]
 8005796:	b29b      	uxth	r3, r3
 8005798:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800579c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057a0:	82fb      	strh	r3, [r7, #22]
 80057a2:	687a      	ldr	r2, [r7, #4]
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	781b      	ldrb	r3, [r3, #0]
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	441a      	add	r2, r3
 80057ac:	8afb      	ldrh	r3, [r7, #22]
 80057ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80057b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80057b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80057ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057be:	b29b      	uxth	r3, r3
 80057c0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80057c2:	687a      	ldr	r2, [r7, #4]
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	781b      	ldrb	r3, [r3, #0]
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	4413      	add	r3, r2
 80057cc:	881b      	ldrh	r3, [r3, #0]
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057d8:	82bb      	strh	r3, [r7, #20]
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	781b      	ldrb	r3, [r3, #0]
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	441a      	add	r2, r3
 80057e4:	8abb      	ldrh	r3, [r7, #20]
 80057e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80057ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80057ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80057f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	8013      	strh	r3, [r2, #0]
 80057fa:	e0a3      	b.n	8005944 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80057fc:	687a      	ldr	r2, [r7, #4]
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	781b      	ldrb	r3, [r3, #0]
 8005802:	009b      	lsls	r3, r3, #2
 8005804:	4413      	add	r3, r2
 8005806:	881b      	ldrh	r3, [r3, #0]
 8005808:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800580a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800580c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005810:	2b00      	cmp	r3, #0
 8005812:	d01b      	beq.n	800584c <USB_DeactivateEndpoint+0x2d4>
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	781b      	ldrb	r3, [r3, #0]
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	4413      	add	r3, r2
 800581e:	881b      	ldrh	r3, [r3, #0]
 8005820:	b29b      	uxth	r3, r3
 8005822:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005826:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800582a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	781b      	ldrb	r3, [r3, #0]
 8005832:	009b      	lsls	r3, r3, #2
 8005834:	441a      	add	r2, r3
 8005836:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005838:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800583c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005840:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005844:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005848:	b29b      	uxth	r3, r3
 800584a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	781b      	ldrb	r3, [r3, #0]
 8005852:	009b      	lsls	r3, r3, #2
 8005854:	4413      	add	r3, r2
 8005856:	881b      	ldrh	r3, [r3, #0]
 8005858:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800585a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800585c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005860:	2b00      	cmp	r3, #0
 8005862:	d01b      	beq.n	800589c <USB_DeactivateEndpoint+0x324>
 8005864:	687a      	ldr	r2, [r7, #4]
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	781b      	ldrb	r3, [r3, #0]
 800586a:	009b      	lsls	r3, r3, #2
 800586c:	4413      	add	r3, r2
 800586e:	881b      	ldrh	r3, [r3, #0]
 8005870:	b29b      	uxth	r3, r3
 8005872:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005876:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800587a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800587c:	687a      	ldr	r2, [r7, #4]
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	781b      	ldrb	r3, [r3, #0]
 8005882:	009b      	lsls	r3, r3, #2
 8005884:	441a      	add	r2, r3
 8005886:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005888:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800588c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005890:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005894:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005898:	b29b      	uxth	r3, r3
 800589a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800589c:	687a      	ldr	r2, [r7, #4]
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	781b      	ldrb	r3, [r3, #0]
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	4413      	add	r3, r2
 80058a6:	881b      	ldrh	r3, [r3, #0]
 80058a8:	b29b      	uxth	r3, r3
 80058aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058b2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80058b4:	687a      	ldr	r2, [r7, #4]
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	781b      	ldrb	r3, [r3, #0]
 80058ba:	009b      	lsls	r3, r3, #2
 80058bc:	441a      	add	r2, r3
 80058be:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80058c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80058c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80058c8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80058cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058d0:	b29b      	uxth	r3, r3
 80058d2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80058d4:	687a      	ldr	r2, [r7, #4]
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	781b      	ldrb	r3, [r3, #0]
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	4413      	add	r3, r2
 80058de:	881b      	ldrh	r3, [r3, #0]
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058ea:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80058ec:	687a      	ldr	r2, [r7, #4]
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	781b      	ldrb	r3, [r3, #0]
 80058f2:	009b      	lsls	r3, r3, #2
 80058f4:	441a      	add	r2, r3
 80058f6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80058f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80058fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005900:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005904:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005908:	b29b      	uxth	r3, r3
 800590a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800590c:	687a      	ldr	r2, [r7, #4]
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	781b      	ldrb	r3, [r3, #0]
 8005912:	009b      	lsls	r3, r3, #2
 8005914:	4413      	add	r3, r2
 8005916:	881b      	ldrh	r3, [r3, #0]
 8005918:	b29b      	uxth	r3, r3
 800591a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800591e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005922:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005924:	687a      	ldr	r2, [r7, #4]
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	781b      	ldrb	r3, [r3, #0]
 800592a:	009b      	lsls	r3, r3, #2
 800592c:	441a      	add	r2, r3
 800592e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005930:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005934:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005938:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800593c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005940:	b29b      	uxth	r3, r3
 8005942:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005944:	2300      	movs	r3, #0
}
 8005946:	4618      	mov	r0, r3
 8005948:	3734      	adds	r7, #52	@ 0x34
 800594a:	46bd      	mov	sp, r7
 800594c:	bc80      	pop	{r7}
 800594e:	4770      	bx	lr

08005950 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b0c2      	sub	sp, #264	@ 0x108
 8005954:	af00      	add	r7, sp, #0
 8005956:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800595a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800595e:	6018      	str	r0, [r3, #0]
 8005960:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005964:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005968:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800596a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800596e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	785b      	ldrb	r3, [r3, #1]
 8005976:	2b01      	cmp	r3, #1
 8005978:	f040 86b7 	bne.w	80066ea <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800597c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005980:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	699a      	ldr	r2, [r3, #24]
 8005988:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800598c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	691b      	ldr	r3, [r3, #16]
 8005994:	429a      	cmp	r2, r3
 8005996:	d908      	bls.n	80059aa <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8005998:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800599c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	691b      	ldr	r3, [r3, #16]
 80059a4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80059a8:	e007      	b.n	80059ba <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80059aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	699b      	ldr	r3, [r3, #24]
 80059b6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80059ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	7b1b      	ldrb	r3, [r3, #12]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d13a      	bne.n	8005a40 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80059ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	6959      	ldr	r1, [r3, #20]
 80059d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	88da      	ldrh	r2, [r3, #6]
 80059e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059e6:	b29b      	uxth	r3, r3
 80059e8:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80059ec:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80059f0:	6800      	ldr	r0, [r0, #0]
 80059f2:	f001 fc9c 	bl	800732e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80059f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	613b      	str	r3, [r7, #16]
 8005a02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a06:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	461a      	mov	r2, r3
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	4413      	add	r3, r2
 8005a18:	613b      	str	r3, [r7, #16]
 8005a1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	011a      	lsls	r2, r3, #4
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	4413      	add	r3, r2
 8005a2c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005a30:	60fb      	str	r3, [r7, #12]
 8005a32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a36:	b29a      	uxth	r2, r3
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	801a      	strh	r2, [r3, #0]
 8005a3c:	f000 be1f 	b.w	800667e <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8005a40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	78db      	ldrb	r3, [r3, #3]
 8005a4c:	2b02      	cmp	r3, #2
 8005a4e:	f040 8462 	bne.w	8006316 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8005a52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a56:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	6a1a      	ldr	r2, [r3, #32]
 8005a5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a62:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	691b      	ldr	r3, [r3, #16]
 8005a6a:	429a      	cmp	r2, r3
 8005a6c:	f240 83df 	bls.w	800622e <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005a70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a74:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a7e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	781b      	ldrb	r3, [r3, #0]
 8005a86:	009b      	lsls	r3, r3, #2
 8005a88:	4413      	add	r3, r2
 8005a8a:	881b      	ldrh	r3, [r3, #0]
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a96:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8005a9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a9e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005aa2:	681a      	ldr	r2, [r3, #0]
 8005aa4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005aa8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	781b      	ldrb	r3, [r3, #0]
 8005ab0:	009b      	lsls	r3, r3, #2
 8005ab2:	441a      	add	r2, r3
 8005ab4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8005ab8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005abc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ac0:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005ac4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8005acc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ad0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	6a1a      	ldr	r2, [r3, #32]
 8005ad8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005adc:	1ad2      	subs	r2, r2, r3
 8005ade:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ae2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005aea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005aee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005af2:	681a      	ldr	r2, [r3, #0]
 8005af4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005af8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	781b      	ldrb	r3, [r3, #0]
 8005b00:	009b      	lsls	r3, r3, #2
 8005b02:	4413      	add	r3, r2
 8005b04:	881b      	ldrh	r3, [r3, #0]
 8005b06:	b29b      	uxth	r3, r3
 8005b08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	f000 81c7 	beq.w	8005ea0 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005b12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b16:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b22:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	785b      	ldrb	r3, [r3, #1]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d177      	bne.n	8005c1e <USB_EPStartXfer+0x2ce>
 8005b2e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b32:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b3e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005b48:	b29b      	uxth	r3, r3
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b4e:	4413      	add	r3, r2
 8005b50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b56:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	781b      	ldrb	r3, [r3, #0]
 8005b5e:	011a      	lsls	r2, r3, #4
 8005b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b62:	4413      	add	r3, r2
 8005b64:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005b68:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b6c:	881b      	ldrh	r3, [r3, #0]
 8005b6e:	b29b      	uxth	r3, r3
 8005b70:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005b74:	b29a      	uxth	r2, r3
 8005b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b78:	801a      	strh	r2, [r3, #0]
 8005b7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b7e:	2b3e      	cmp	r3, #62	@ 0x3e
 8005b80:	d921      	bls.n	8005bc6 <USB_EPStartXfer+0x276>
 8005b82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b86:	095b      	lsrs	r3, r3, #5
 8005b88:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005b8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b90:	f003 031f 	and.w	r3, r3, #31
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d104      	bne.n	8005ba2 <USB_EPStartXfer+0x252>
 8005b98:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005b9c:	3b01      	subs	r3, #1
 8005b9e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba4:	881b      	ldrh	r3, [r3, #0]
 8005ba6:	b29a      	uxth	r2, r3
 8005ba8:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005bac:	b29b      	uxth	r3, r3
 8005bae:	029b      	lsls	r3, r3, #10
 8005bb0:	b29b      	uxth	r3, r3
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	b29b      	uxth	r3, r3
 8005bb6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005bbe:	b29a      	uxth	r2, r3
 8005bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc2:	801a      	strh	r2, [r3, #0]
 8005bc4:	e050      	b.n	8005c68 <USB_EPStartXfer+0x318>
 8005bc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d10a      	bne.n	8005be4 <USB_EPStartXfer+0x294>
 8005bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd0:	881b      	ldrh	r3, [r3, #0]
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005bdc:	b29a      	uxth	r2, r3
 8005bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be0:	801a      	strh	r2, [r3, #0]
 8005be2:	e041      	b.n	8005c68 <USB_EPStartXfer+0x318>
 8005be4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005be8:	085b      	lsrs	r3, r3, #1
 8005bea:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005bee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bf2:	f003 0301 	and.w	r3, r3, #1
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d004      	beq.n	8005c04 <USB_EPStartXfer+0x2b4>
 8005bfa:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005bfe:	3301      	adds	r3, #1
 8005c00:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c06:	881b      	ldrh	r3, [r3, #0]
 8005c08:	b29a      	uxth	r2, r3
 8005c0a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005c0e:	b29b      	uxth	r3, r3
 8005c10:	029b      	lsls	r3, r3, #10
 8005c12:	b29b      	uxth	r3, r3
 8005c14:	4313      	orrs	r3, r2
 8005c16:	b29a      	uxth	r2, r3
 8005c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c1a:	801a      	strh	r2, [r3, #0]
 8005c1c:	e024      	b.n	8005c68 <USB_EPStartXfer+0x318>
 8005c1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c22:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	785b      	ldrb	r3, [r3, #1]
 8005c2a:	2b01      	cmp	r3, #1
 8005c2c:	d11c      	bne.n	8005c68 <USB_EPStartXfer+0x318>
 8005c2e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c32:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c3c:	b29b      	uxth	r3, r3
 8005c3e:	461a      	mov	r2, r3
 8005c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c42:	4413      	add	r3, r2
 8005c44:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	781b      	ldrb	r3, [r3, #0]
 8005c52:	011a      	lsls	r2, r3, #4
 8005c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c56:	4413      	add	r3, r2
 8005c58:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c62:	b29a      	uxth	r2, r3
 8005c64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c66:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005c68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c6c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	895b      	ldrh	r3, [r3, #10]
 8005c74:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005c78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	6959      	ldr	r1, [r3, #20]
 8005c84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005c8e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005c92:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005c96:	6800      	ldr	r0, [r0, #0]
 8005c98:	f001 fb49 	bl	800732e <USB_WritePMA>
            ep->xfer_buff += len;
 8005c9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ca0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	695a      	ldr	r2, [r3, #20]
 8005ca8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cac:	441a      	add	r2, r3
 8005cae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cb2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005cba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cbe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	6a1a      	ldr	r2, [r3, #32]
 8005cc6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	691b      	ldr	r3, [r3, #16]
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d90f      	bls.n	8005cf6 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8005cd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cda:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	6a1a      	ldr	r2, [r3, #32]
 8005ce2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ce6:	1ad2      	subs	r2, r2, r3
 8005ce8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	621a      	str	r2, [r3, #32]
 8005cf4:	e00e      	b.n	8005d14 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8005cf6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cfa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	6a1b      	ldr	r3, [r3, #32]
 8005d02:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8005d06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	2200      	movs	r2, #0
 8005d12:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005d14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	785b      	ldrb	r3, [r3, #1]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d177      	bne.n	8005e14 <USB_EPStartXfer+0x4c4>
 8005d24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d28:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	61bb      	str	r3, [r7, #24]
 8005d30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d34:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	461a      	mov	r2, r3
 8005d42:	69bb      	ldr	r3, [r7, #24]
 8005d44:	4413      	add	r3, r2
 8005d46:	61bb      	str	r3, [r7, #24]
 8005d48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	781b      	ldrb	r3, [r3, #0]
 8005d54:	011a      	lsls	r2, r3, #4
 8005d56:	69bb      	ldr	r3, [r7, #24]
 8005d58:	4413      	add	r3, r2
 8005d5a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005d5e:	617b      	str	r3, [r7, #20]
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	881b      	ldrh	r3, [r3, #0]
 8005d64:	b29b      	uxth	r3, r3
 8005d66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d6a:	b29a      	uxth	r2, r3
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	801a      	strh	r2, [r3, #0]
 8005d70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d74:	2b3e      	cmp	r3, #62	@ 0x3e
 8005d76:	d921      	bls.n	8005dbc <USB_EPStartXfer+0x46c>
 8005d78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d7c:	095b      	lsrs	r3, r3, #5
 8005d7e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005d82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d86:	f003 031f 	and.w	r3, r3, #31
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d104      	bne.n	8005d98 <USB_EPStartXfer+0x448>
 8005d8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d92:	3b01      	subs	r3, #1
 8005d94:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	881b      	ldrh	r3, [r3, #0]
 8005d9c:	b29a      	uxth	r2, r3
 8005d9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	029b      	lsls	r3, r3, #10
 8005da6:	b29b      	uxth	r3, r3
 8005da8:	4313      	orrs	r3, r2
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005db0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005db4:	b29a      	uxth	r2, r3
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	801a      	strh	r2, [r3, #0]
 8005dba:	e056      	b.n	8005e6a <USB_EPStartXfer+0x51a>
 8005dbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d10a      	bne.n	8005dda <USB_EPStartXfer+0x48a>
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	881b      	ldrh	r3, [r3, #0]
 8005dc8:	b29b      	uxth	r3, r3
 8005dca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005dce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005dd2:	b29a      	uxth	r2, r3
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	801a      	strh	r2, [r3, #0]
 8005dd8:	e047      	b.n	8005e6a <USB_EPStartXfer+0x51a>
 8005dda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dde:	085b      	lsrs	r3, r3, #1
 8005de0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005de4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005de8:	f003 0301 	and.w	r3, r3, #1
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d004      	beq.n	8005dfa <USB_EPStartXfer+0x4aa>
 8005df0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005df4:	3301      	adds	r3, #1
 8005df6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	881b      	ldrh	r3, [r3, #0]
 8005dfe:	b29a      	uxth	r2, r3
 8005e00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e04:	b29b      	uxth	r3, r3
 8005e06:	029b      	lsls	r3, r3, #10
 8005e08:	b29b      	uxth	r3, r3
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	b29a      	uxth	r2, r3
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	801a      	strh	r2, [r3, #0]
 8005e12:	e02a      	b.n	8005e6a <USB_EPStartXfer+0x51a>
 8005e14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	785b      	ldrb	r3, [r3, #1]
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d122      	bne.n	8005e6a <USB_EPStartXfer+0x51a>
 8005e24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e28:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	623b      	str	r3, [r7, #32]
 8005e30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e34:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	461a      	mov	r2, r3
 8005e42:	6a3b      	ldr	r3, [r7, #32]
 8005e44:	4413      	add	r3, r2
 8005e46:	623b      	str	r3, [r7, #32]
 8005e48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	781b      	ldrb	r3, [r3, #0]
 8005e54:	011a      	lsls	r2, r3, #4
 8005e56:	6a3b      	ldr	r3, [r7, #32]
 8005e58:	4413      	add	r3, r2
 8005e5a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005e5e:	61fb      	str	r3, [r7, #28]
 8005e60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e64:	b29a      	uxth	r2, r3
 8005e66:	69fb      	ldr	r3, [r7, #28]
 8005e68:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005e6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e6e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	891b      	ldrh	r3, [r3, #8]
 8005e76:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005e7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e7e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	6959      	ldr	r1, [r3, #20]
 8005e86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005e90:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005e94:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005e98:	6800      	ldr	r0, [r0, #0]
 8005e9a:	f001 fa48 	bl	800732e <USB_WritePMA>
 8005e9e:	e3ee      	b.n	800667e <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005ea0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ea4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	785b      	ldrb	r3, [r3, #1]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d177      	bne.n	8005fa0 <USB_EPStartXfer+0x650>
 8005eb0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005eb4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ebc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ec0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005eca:	b29b      	uxth	r3, r3
 8005ecc:	461a      	mov	r2, r3
 8005ece:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ed0:	4413      	add	r3, r2
 8005ed2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ed4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ed8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	781b      	ldrb	r3, [r3, #0]
 8005ee0:	011a      	lsls	r2, r3, #4
 8005ee2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ee4:	4413      	add	r3, r2
 8005ee6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005eea:	647b      	str	r3, [r7, #68]	@ 0x44
 8005eec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005eee:	881b      	ldrh	r3, [r3, #0]
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005ef6:	b29a      	uxth	r2, r3
 8005ef8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005efa:	801a      	strh	r2, [r3, #0]
 8005efc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f00:	2b3e      	cmp	r3, #62	@ 0x3e
 8005f02:	d921      	bls.n	8005f48 <USB_EPStartXfer+0x5f8>
 8005f04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f08:	095b      	lsrs	r3, r3, #5
 8005f0a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005f0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f12:	f003 031f 	and.w	r3, r3, #31
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d104      	bne.n	8005f24 <USB_EPStartXfer+0x5d4>
 8005f1a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005f1e:	3b01      	subs	r3, #1
 8005f20:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005f24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f26:	881b      	ldrh	r3, [r3, #0]
 8005f28:	b29a      	uxth	r2, r3
 8005f2a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005f2e:	b29b      	uxth	r3, r3
 8005f30:	029b      	lsls	r3, r3, #10
 8005f32:	b29b      	uxth	r3, r3
 8005f34:	4313      	orrs	r3, r2
 8005f36:	b29b      	uxth	r3, r3
 8005f38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f40:	b29a      	uxth	r2, r3
 8005f42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f44:	801a      	strh	r2, [r3, #0]
 8005f46:	e056      	b.n	8005ff6 <USB_EPStartXfer+0x6a6>
 8005f48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d10a      	bne.n	8005f66 <USB_EPStartXfer+0x616>
 8005f50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f52:	881b      	ldrh	r3, [r3, #0]
 8005f54:	b29b      	uxth	r3, r3
 8005f56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f5e:	b29a      	uxth	r2, r3
 8005f60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f62:	801a      	strh	r2, [r3, #0]
 8005f64:	e047      	b.n	8005ff6 <USB_EPStartXfer+0x6a6>
 8005f66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f6a:	085b      	lsrs	r3, r3, #1
 8005f6c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005f70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f74:	f003 0301 	and.w	r3, r3, #1
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d004      	beq.n	8005f86 <USB_EPStartXfer+0x636>
 8005f7c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005f80:	3301      	adds	r3, #1
 8005f82:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005f86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f88:	881b      	ldrh	r3, [r3, #0]
 8005f8a:	b29a      	uxth	r2, r3
 8005f8c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	029b      	lsls	r3, r3, #10
 8005f94:	b29b      	uxth	r3, r3
 8005f96:	4313      	orrs	r3, r2
 8005f98:	b29a      	uxth	r2, r3
 8005f9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f9c:	801a      	strh	r2, [r3, #0]
 8005f9e:	e02a      	b.n	8005ff6 <USB_EPStartXfer+0x6a6>
 8005fa0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fa4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	785b      	ldrb	r3, [r3, #1]
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	d122      	bne.n	8005ff6 <USB_EPStartXfer+0x6a6>
 8005fb0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fb4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	653b      	str	r3, [r7, #80]	@ 0x50
 8005fbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fc0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005fca:	b29b      	uxth	r3, r3
 8005fcc:	461a      	mov	r2, r3
 8005fce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005fd0:	4413      	add	r3, r2
 8005fd2:	653b      	str	r3, [r7, #80]	@ 0x50
 8005fd4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fd8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	781b      	ldrb	r3, [r3, #0]
 8005fe0:	011a      	lsls	r2, r3, #4
 8005fe2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005fe4:	4413      	add	r3, r2
 8005fe6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005fea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ff0:	b29a      	uxth	r2, r3
 8005ff2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ff4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005ff6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ffa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	891b      	ldrh	r3, [r3, #8]
 8006002:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006006:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800600a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	6959      	ldr	r1, [r3, #20]
 8006012:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006016:	b29b      	uxth	r3, r3
 8006018:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800601c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006020:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006024:	6800      	ldr	r0, [r0, #0]
 8006026:	f001 f982 	bl	800732e <USB_WritePMA>
            ep->xfer_buff += len;
 800602a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800602e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	695a      	ldr	r2, [r3, #20]
 8006036:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800603a:	441a      	add	r2, r3
 800603c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006040:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006048:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800604c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	6a1a      	ldr	r2, [r3, #32]
 8006054:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006058:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	691b      	ldr	r3, [r3, #16]
 8006060:	429a      	cmp	r2, r3
 8006062:	d90f      	bls.n	8006084 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8006064:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006068:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	6a1a      	ldr	r2, [r3, #32]
 8006070:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006074:	1ad2      	subs	r2, r2, r3
 8006076:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800607a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	621a      	str	r2, [r3, #32]
 8006082:	e00e      	b.n	80060a2 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8006084:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006088:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	6a1b      	ldr	r3, [r3, #32]
 8006090:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8006094:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006098:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	2200      	movs	r2, #0
 80060a0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80060a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80060ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	785b      	ldrb	r3, [r3, #1]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d177      	bne.n	80061ae <USB_EPStartXfer+0x85e>
 80060be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060c2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80060ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80060d8:	b29b      	uxth	r3, r3
 80060da:	461a      	mov	r2, r3
 80060dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060de:	4413      	add	r3, r2
 80060e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80060e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060e6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	781b      	ldrb	r3, [r3, #0]
 80060ee:	011a      	lsls	r2, r3, #4
 80060f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060f2:	4413      	add	r3, r2
 80060f4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80060f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80060fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060fc:	881b      	ldrh	r3, [r3, #0]
 80060fe:	b29b      	uxth	r3, r3
 8006100:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006104:	b29a      	uxth	r2, r3
 8006106:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006108:	801a      	strh	r2, [r3, #0]
 800610a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800610e:	2b3e      	cmp	r3, #62	@ 0x3e
 8006110:	d921      	bls.n	8006156 <USB_EPStartXfer+0x806>
 8006112:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006116:	095b      	lsrs	r3, r3, #5
 8006118:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800611c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006120:	f003 031f 	and.w	r3, r3, #31
 8006124:	2b00      	cmp	r3, #0
 8006126:	d104      	bne.n	8006132 <USB_EPStartXfer+0x7e2>
 8006128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800612c:	3b01      	subs	r3, #1
 800612e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006132:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006134:	881b      	ldrh	r3, [r3, #0]
 8006136:	b29a      	uxth	r2, r3
 8006138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800613c:	b29b      	uxth	r3, r3
 800613e:	029b      	lsls	r3, r3, #10
 8006140:	b29b      	uxth	r3, r3
 8006142:	4313      	orrs	r3, r2
 8006144:	b29b      	uxth	r3, r3
 8006146:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800614a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800614e:	b29a      	uxth	r2, r3
 8006150:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006152:	801a      	strh	r2, [r3, #0]
 8006154:	e050      	b.n	80061f8 <USB_EPStartXfer+0x8a8>
 8006156:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800615a:	2b00      	cmp	r3, #0
 800615c:	d10a      	bne.n	8006174 <USB_EPStartXfer+0x824>
 800615e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006160:	881b      	ldrh	r3, [r3, #0]
 8006162:	b29b      	uxth	r3, r3
 8006164:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006168:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800616c:	b29a      	uxth	r2, r3
 800616e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006170:	801a      	strh	r2, [r3, #0]
 8006172:	e041      	b.n	80061f8 <USB_EPStartXfer+0x8a8>
 8006174:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006178:	085b      	lsrs	r3, r3, #1
 800617a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800617e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006182:	f003 0301 	and.w	r3, r3, #1
 8006186:	2b00      	cmp	r3, #0
 8006188:	d004      	beq.n	8006194 <USB_EPStartXfer+0x844>
 800618a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800618e:	3301      	adds	r3, #1
 8006190:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006194:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006196:	881b      	ldrh	r3, [r3, #0]
 8006198:	b29a      	uxth	r2, r3
 800619a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800619e:	b29b      	uxth	r3, r3
 80061a0:	029b      	lsls	r3, r3, #10
 80061a2:	b29b      	uxth	r3, r3
 80061a4:	4313      	orrs	r3, r2
 80061a6:	b29a      	uxth	r2, r3
 80061a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061aa:	801a      	strh	r2, [r3, #0]
 80061ac:	e024      	b.n	80061f8 <USB_EPStartXfer+0x8a8>
 80061ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	785b      	ldrb	r3, [r3, #1]
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	d11c      	bne.n	80061f8 <USB_EPStartXfer+0x8a8>
 80061be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061c2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	461a      	mov	r2, r3
 80061d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061d2:	4413      	add	r3, r2
 80061d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80061d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	781b      	ldrb	r3, [r3, #0]
 80061e2:	011a      	lsls	r2, r3, #4
 80061e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061e6:	4413      	add	r3, r2
 80061e8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80061ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061f2:	b29a      	uxth	r2, r3
 80061f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061f6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80061f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	895b      	ldrh	r3, [r3, #10]
 8006204:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006208:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800620c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	6959      	ldr	r1, [r3, #20]
 8006214:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006218:	b29b      	uxth	r3, r3
 800621a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800621e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006222:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006226:	6800      	ldr	r0, [r0, #0]
 8006228:	f001 f881 	bl	800732e <USB_WritePMA>
 800622c:	e227      	b.n	800667e <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800622e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006232:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	6a1b      	ldr	r3, [r3, #32]
 800623a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800623e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006242:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800624c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	781b      	ldrb	r3, [r3, #0]
 8006254:	009b      	lsls	r3, r3, #2
 8006256:	4413      	add	r3, r2
 8006258:	881b      	ldrh	r3, [r3, #0]
 800625a:	b29b      	uxth	r3, r3
 800625c:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006260:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006264:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8006268:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800626c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006276:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	781b      	ldrb	r3, [r3, #0]
 800627e:	009b      	lsls	r3, r3, #2
 8006280:	441a      	add	r2, r3
 8006282:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8006286:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800628a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800628e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006292:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006296:	b29b      	uxth	r3, r3
 8006298:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800629a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800629e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80062a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	461a      	mov	r2, r3
 80062b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80062ba:	4413      	add	r3, r2
 80062bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80062be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	781b      	ldrb	r3, [r3, #0]
 80062ca:	011a      	lsls	r2, r3, #4
 80062cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80062ce:	4413      	add	r3, r2
 80062d0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80062d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80062d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062da:	b29a      	uxth	r2, r3
 80062dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80062de:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80062e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	891b      	ldrh	r3, [r3, #8]
 80062ec:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80062f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	6959      	ldr	r1, [r3, #20]
 80062fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006300:	b29b      	uxth	r3, r3
 8006302:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006306:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800630a:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800630e:	6800      	ldr	r0, [r0, #0]
 8006310:	f001 f80d 	bl	800732e <USB_WritePMA>
 8006314:	e1b3      	b.n	800667e <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8006316:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800631a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	6a1a      	ldr	r2, [r3, #32]
 8006322:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006326:	1ad2      	subs	r2, r2, r3
 8006328:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800632c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006334:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006338:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800633c:	681a      	ldr	r2, [r3, #0]
 800633e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006342:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	781b      	ldrb	r3, [r3, #0]
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	4413      	add	r3, r2
 800634e:	881b      	ldrh	r3, [r3, #0]
 8006350:	b29b      	uxth	r3, r3
 8006352:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006356:	2b00      	cmp	r3, #0
 8006358:	f000 80c6 	beq.w	80064e8 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800635c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006360:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	673b      	str	r3, [r7, #112]	@ 0x70
 8006368:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800636c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	785b      	ldrb	r3, [r3, #1]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d177      	bne.n	8006468 <USB_EPStartXfer+0xb18>
 8006378:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800637c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006384:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006388:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006392:	b29b      	uxth	r3, r3
 8006394:	461a      	mov	r2, r3
 8006396:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006398:	4413      	add	r3, r2
 800639a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800639c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	781b      	ldrb	r3, [r3, #0]
 80063a8:	011a      	lsls	r2, r3, #4
 80063aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80063ac:	4413      	add	r3, r2
 80063ae:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80063b2:	667b      	str	r3, [r7, #100]	@ 0x64
 80063b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80063b6:	881b      	ldrh	r3, [r3, #0]
 80063b8:	b29b      	uxth	r3, r3
 80063ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80063be:	b29a      	uxth	r2, r3
 80063c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80063c2:	801a      	strh	r2, [r3, #0]
 80063c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063c8:	2b3e      	cmp	r3, #62	@ 0x3e
 80063ca:	d921      	bls.n	8006410 <USB_EPStartXfer+0xac0>
 80063cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063d0:	095b      	lsrs	r3, r3, #5
 80063d2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80063d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063da:	f003 031f 	and.w	r3, r3, #31
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d104      	bne.n	80063ec <USB_EPStartXfer+0xa9c>
 80063e2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80063e6:	3b01      	subs	r3, #1
 80063e8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80063ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80063ee:	881b      	ldrh	r3, [r3, #0]
 80063f0:	b29a      	uxth	r2, r3
 80063f2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80063f6:	b29b      	uxth	r3, r3
 80063f8:	029b      	lsls	r3, r3, #10
 80063fa:	b29b      	uxth	r3, r3
 80063fc:	4313      	orrs	r3, r2
 80063fe:	b29b      	uxth	r3, r3
 8006400:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006404:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006408:	b29a      	uxth	r2, r3
 800640a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800640c:	801a      	strh	r2, [r3, #0]
 800640e:	e050      	b.n	80064b2 <USB_EPStartXfer+0xb62>
 8006410:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006414:	2b00      	cmp	r3, #0
 8006416:	d10a      	bne.n	800642e <USB_EPStartXfer+0xade>
 8006418:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800641a:	881b      	ldrh	r3, [r3, #0]
 800641c:	b29b      	uxth	r3, r3
 800641e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006422:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006426:	b29a      	uxth	r2, r3
 8006428:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800642a:	801a      	strh	r2, [r3, #0]
 800642c:	e041      	b.n	80064b2 <USB_EPStartXfer+0xb62>
 800642e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006432:	085b      	lsrs	r3, r3, #1
 8006434:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006438:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800643c:	f003 0301 	and.w	r3, r3, #1
 8006440:	2b00      	cmp	r3, #0
 8006442:	d004      	beq.n	800644e <USB_EPStartXfer+0xafe>
 8006444:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006448:	3301      	adds	r3, #1
 800644a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800644e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006450:	881b      	ldrh	r3, [r3, #0]
 8006452:	b29a      	uxth	r2, r3
 8006454:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006458:	b29b      	uxth	r3, r3
 800645a:	029b      	lsls	r3, r3, #10
 800645c:	b29b      	uxth	r3, r3
 800645e:	4313      	orrs	r3, r2
 8006460:	b29a      	uxth	r2, r3
 8006462:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006464:	801a      	strh	r2, [r3, #0]
 8006466:	e024      	b.n	80064b2 <USB_EPStartXfer+0xb62>
 8006468:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800646c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	785b      	ldrb	r3, [r3, #1]
 8006474:	2b01      	cmp	r3, #1
 8006476:	d11c      	bne.n	80064b2 <USB_EPStartXfer+0xb62>
 8006478:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800647c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006486:	b29b      	uxth	r3, r3
 8006488:	461a      	mov	r2, r3
 800648a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800648c:	4413      	add	r3, r2
 800648e:	673b      	str	r3, [r7, #112]	@ 0x70
 8006490:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006494:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	781b      	ldrb	r3, [r3, #0]
 800649c:	011a      	lsls	r2, r3, #4
 800649e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80064a0:	4413      	add	r3, r2
 80064a2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80064a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80064a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064ac:	b29a      	uxth	r2, r3
 80064ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80064b0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80064b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	895b      	ldrh	r3, [r3, #10]
 80064be:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80064c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	6959      	ldr	r1, [r3, #20]
 80064ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064d2:	b29b      	uxth	r3, r3
 80064d4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80064d8:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80064dc:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80064e0:	6800      	ldr	r0, [r0, #0]
 80064e2:	f000 ff24 	bl	800732e <USB_WritePMA>
 80064e6:	e0ca      	b.n	800667e <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80064e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	785b      	ldrb	r3, [r3, #1]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d177      	bne.n	80065e8 <USB_EPStartXfer+0xc98>
 80064f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064fc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006504:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006508:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006512:	b29b      	uxth	r3, r3
 8006514:	461a      	mov	r2, r3
 8006516:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006518:	4413      	add	r3, r2
 800651a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800651c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006520:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	781b      	ldrb	r3, [r3, #0]
 8006528:	011a      	lsls	r2, r3, #4
 800652a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800652c:	4413      	add	r3, r2
 800652e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006532:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006534:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006536:	881b      	ldrh	r3, [r3, #0]
 8006538:	b29b      	uxth	r3, r3
 800653a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800653e:	b29a      	uxth	r2, r3
 8006540:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006542:	801a      	strh	r2, [r3, #0]
 8006544:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006548:	2b3e      	cmp	r3, #62	@ 0x3e
 800654a:	d921      	bls.n	8006590 <USB_EPStartXfer+0xc40>
 800654c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006550:	095b      	lsrs	r3, r3, #5
 8006552:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006556:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800655a:	f003 031f 	and.w	r3, r3, #31
 800655e:	2b00      	cmp	r3, #0
 8006560:	d104      	bne.n	800656c <USB_EPStartXfer+0xc1c>
 8006562:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006566:	3b01      	subs	r3, #1
 8006568:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800656c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800656e:	881b      	ldrh	r3, [r3, #0]
 8006570:	b29a      	uxth	r2, r3
 8006572:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006576:	b29b      	uxth	r3, r3
 8006578:	029b      	lsls	r3, r3, #10
 800657a:	b29b      	uxth	r3, r3
 800657c:	4313      	orrs	r3, r2
 800657e:	b29b      	uxth	r3, r3
 8006580:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006584:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006588:	b29a      	uxth	r2, r3
 800658a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800658c:	801a      	strh	r2, [r3, #0]
 800658e:	e05c      	b.n	800664a <USB_EPStartXfer+0xcfa>
 8006590:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006594:	2b00      	cmp	r3, #0
 8006596:	d10a      	bne.n	80065ae <USB_EPStartXfer+0xc5e>
 8006598:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800659a:	881b      	ldrh	r3, [r3, #0]
 800659c:	b29b      	uxth	r3, r3
 800659e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065a6:	b29a      	uxth	r2, r3
 80065a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80065aa:	801a      	strh	r2, [r3, #0]
 80065ac:	e04d      	b.n	800664a <USB_EPStartXfer+0xcfa>
 80065ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065b2:	085b      	lsrs	r3, r3, #1
 80065b4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80065b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065bc:	f003 0301 	and.w	r3, r3, #1
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d004      	beq.n	80065ce <USB_EPStartXfer+0xc7e>
 80065c4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80065c8:	3301      	adds	r3, #1
 80065ca:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80065ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80065d0:	881b      	ldrh	r3, [r3, #0]
 80065d2:	b29a      	uxth	r2, r3
 80065d4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80065d8:	b29b      	uxth	r3, r3
 80065da:	029b      	lsls	r3, r3, #10
 80065dc:	b29b      	uxth	r3, r3
 80065de:	4313      	orrs	r3, r2
 80065e0:	b29a      	uxth	r2, r3
 80065e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80065e4:	801a      	strh	r2, [r3, #0]
 80065e6:	e030      	b.n	800664a <USB_EPStartXfer+0xcfa>
 80065e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	785b      	ldrb	r3, [r3, #1]
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	d128      	bne.n	800664a <USB_EPStartXfer+0xcfa>
 80065f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065fc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006606:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800660a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006614:	b29b      	uxth	r3, r3
 8006616:	461a      	mov	r2, r3
 8006618:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800661c:	4413      	add	r3, r2
 800661e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006622:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006626:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	781b      	ldrb	r3, [r3, #0]
 800662e:	011a      	lsls	r2, r3, #4
 8006630:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006634:	4413      	add	r3, r2
 8006636:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800663a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800663e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006642:	b29a      	uxth	r2, r3
 8006644:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006648:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800664a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800664e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	891b      	ldrh	r3, [r3, #8]
 8006656:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800665a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800665e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	6959      	ldr	r1, [r3, #20]
 8006666:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800666a:	b29b      	uxth	r3, r3
 800666c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006670:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006674:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006678:	6800      	ldr	r0, [r0, #0]
 800667a:	f000 fe58 	bl	800732e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800667e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006682:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006686:	681a      	ldr	r2, [r3, #0]
 8006688:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800668c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	781b      	ldrb	r3, [r3, #0]
 8006694:	009b      	lsls	r3, r3, #2
 8006696:	4413      	add	r3, r2
 8006698:	881b      	ldrh	r3, [r3, #0]
 800669a:	b29b      	uxth	r3, r3
 800669c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066a4:	817b      	strh	r3, [r7, #10]
 80066a6:	897b      	ldrh	r3, [r7, #10]
 80066a8:	f083 0310 	eor.w	r3, r3, #16
 80066ac:	817b      	strh	r3, [r7, #10]
 80066ae:	897b      	ldrh	r3, [r7, #10]
 80066b0:	f083 0320 	eor.w	r3, r3, #32
 80066b4:	817b      	strh	r3, [r7, #10]
 80066b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066ba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	781b      	ldrb	r3, [r3, #0]
 80066cc:	009b      	lsls	r3, r3, #2
 80066ce:	441a      	add	r2, r3
 80066d0:	897b      	ldrh	r3, [r7, #10]
 80066d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80066da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066e2:	b29b      	uxth	r3, r3
 80066e4:	8013      	strh	r3, [r2, #0]
 80066e6:	f000 bcde 	b.w	80070a6 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80066ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	7b1b      	ldrb	r3, [r3, #12]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	f040 80bb 	bne.w	8006872 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80066fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006700:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	699a      	ldr	r2, [r3, #24]
 8006708:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800670c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	691b      	ldr	r3, [r3, #16]
 8006714:	429a      	cmp	r2, r3
 8006716:	d917      	bls.n	8006748 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8006718:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800671c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	691b      	ldr	r3, [r3, #16]
 8006724:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8006728:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800672c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	699a      	ldr	r2, [r3, #24]
 8006734:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006738:	1ad2      	subs	r2, r2, r3
 800673a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800673e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	619a      	str	r2, [r3, #24]
 8006746:	e00e      	b.n	8006766 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8006748:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800674c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	699b      	ldr	r3, [r3, #24]
 8006754:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8006758:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800675c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	2200      	movs	r2, #0
 8006764:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006766:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800676a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006774:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006778:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006782:	b29b      	uxth	r3, r3
 8006784:	461a      	mov	r2, r3
 8006786:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800678a:	4413      	add	r3, r2
 800678c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006790:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006794:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	781b      	ldrb	r3, [r3, #0]
 800679c:	011a      	lsls	r2, r3, #4
 800679e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80067a2:	4413      	add	r3, r2
 80067a4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80067a8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80067ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80067b0:	881b      	ldrh	r3, [r3, #0]
 80067b2:	b29b      	uxth	r3, r3
 80067b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80067b8:	b29a      	uxth	r2, r3
 80067ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80067be:	801a      	strh	r2, [r3, #0]
 80067c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067c4:	2b3e      	cmp	r3, #62	@ 0x3e
 80067c6:	d924      	bls.n	8006812 <USB_EPStartXfer+0xec2>
 80067c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067cc:	095b      	lsrs	r3, r3, #5
 80067ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80067d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067d6:	f003 031f 	and.w	r3, r3, #31
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d104      	bne.n	80067e8 <USB_EPStartXfer+0xe98>
 80067de:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80067e2:	3b01      	subs	r3, #1
 80067e4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80067e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80067ec:	881b      	ldrh	r3, [r3, #0]
 80067ee:	b29a      	uxth	r2, r3
 80067f0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	029b      	lsls	r3, r3, #10
 80067f8:	b29b      	uxth	r3, r3
 80067fa:	4313      	orrs	r3, r2
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006802:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006806:	b29a      	uxth	r2, r3
 8006808:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800680c:	801a      	strh	r2, [r3, #0]
 800680e:	f000 bc10 	b.w	8007032 <USB_EPStartXfer+0x16e2>
 8006812:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006816:	2b00      	cmp	r3, #0
 8006818:	d10c      	bne.n	8006834 <USB_EPStartXfer+0xee4>
 800681a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800681e:	881b      	ldrh	r3, [r3, #0]
 8006820:	b29b      	uxth	r3, r3
 8006822:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006826:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800682a:	b29a      	uxth	r2, r3
 800682c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006830:	801a      	strh	r2, [r3, #0]
 8006832:	e3fe      	b.n	8007032 <USB_EPStartXfer+0x16e2>
 8006834:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006838:	085b      	lsrs	r3, r3, #1
 800683a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800683e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006842:	f003 0301 	and.w	r3, r3, #1
 8006846:	2b00      	cmp	r3, #0
 8006848:	d004      	beq.n	8006854 <USB_EPStartXfer+0xf04>
 800684a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800684e:	3301      	adds	r3, #1
 8006850:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006854:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006858:	881b      	ldrh	r3, [r3, #0]
 800685a:	b29a      	uxth	r2, r3
 800685c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006860:	b29b      	uxth	r3, r3
 8006862:	029b      	lsls	r3, r3, #10
 8006864:	b29b      	uxth	r3, r3
 8006866:	4313      	orrs	r3, r2
 8006868:	b29a      	uxth	r2, r3
 800686a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800686e:	801a      	strh	r2, [r3, #0]
 8006870:	e3df      	b.n	8007032 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006872:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006876:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	78db      	ldrb	r3, [r3, #3]
 800687e:	2b02      	cmp	r3, #2
 8006880:	f040 8218 	bne.w	8006cb4 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006884:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006888:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	785b      	ldrb	r3, [r3, #1]
 8006890:	2b00      	cmp	r3, #0
 8006892:	f040 809d 	bne.w	80069d0 <USB_EPStartXfer+0x1080>
 8006896:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800689a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80068a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068a8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	461a      	mov	r2, r3
 80068b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80068ba:	4413      	add	r3, r2
 80068bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80068c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	781b      	ldrb	r3, [r3, #0]
 80068cc:	011a      	lsls	r2, r3, #4
 80068ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80068d2:	4413      	add	r3, r2
 80068d4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80068d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80068dc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80068e0:	881b      	ldrh	r3, [r3, #0]
 80068e2:	b29b      	uxth	r3, r3
 80068e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80068e8:	b29a      	uxth	r2, r3
 80068ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80068ee:	801a      	strh	r2, [r3, #0]
 80068f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	691b      	ldr	r3, [r3, #16]
 80068fc:	2b3e      	cmp	r3, #62	@ 0x3e
 80068fe:	d92b      	bls.n	8006958 <USB_EPStartXfer+0x1008>
 8006900:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006904:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	691b      	ldr	r3, [r3, #16]
 800690c:	095b      	lsrs	r3, r3, #5
 800690e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006912:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006916:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	691b      	ldr	r3, [r3, #16]
 800691e:	f003 031f 	and.w	r3, r3, #31
 8006922:	2b00      	cmp	r3, #0
 8006924:	d104      	bne.n	8006930 <USB_EPStartXfer+0xfe0>
 8006926:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800692a:	3b01      	subs	r3, #1
 800692c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006930:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006934:	881b      	ldrh	r3, [r3, #0]
 8006936:	b29a      	uxth	r2, r3
 8006938:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800693c:	b29b      	uxth	r3, r3
 800693e:	029b      	lsls	r3, r3, #10
 8006940:	b29b      	uxth	r3, r3
 8006942:	4313      	orrs	r3, r2
 8006944:	b29b      	uxth	r3, r3
 8006946:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800694a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800694e:	b29a      	uxth	r2, r3
 8006950:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006954:	801a      	strh	r2, [r3, #0]
 8006956:	e070      	b.n	8006a3a <USB_EPStartXfer+0x10ea>
 8006958:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800695c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	691b      	ldr	r3, [r3, #16]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d10c      	bne.n	8006982 <USB_EPStartXfer+0x1032>
 8006968:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800696c:	881b      	ldrh	r3, [r3, #0]
 800696e:	b29b      	uxth	r3, r3
 8006970:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006974:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006978:	b29a      	uxth	r2, r3
 800697a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800697e:	801a      	strh	r2, [r3, #0]
 8006980:	e05b      	b.n	8006a3a <USB_EPStartXfer+0x10ea>
 8006982:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006986:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	691b      	ldr	r3, [r3, #16]
 800698e:	085b      	lsrs	r3, r3, #1
 8006990:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006994:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006998:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	691b      	ldr	r3, [r3, #16]
 80069a0:	f003 0301 	and.w	r3, r3, #1
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d004      	beq.n	80069b2 <USB_EPStartXfer+0x1062>
 80069a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069ac:	3301      	adds	r3, #1
 80069ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80069b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80069b6:	881b      	ldrh	r3, [r3, #0]
 80069b8:	b29a      	uxth	r2, r3
 80069ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069be:	b29b      	uxth	r3, r3
 80069c0:	029b      	lsls	r3, r3, #10
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	4313      	orrs	r3, r2
 80069c6:	b29a      	uxth	r2, r3
 80069c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80069cc:	801a      	strh	r2, [r3, #0]
 80069ce:	e034      	b.n	8006a3a <USB_EPStartXfer+0x10ea>
 80069d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	785b      	ldrb	r3, [r3, #1]
 80069dc:	2b01      	cmp	r3, #1
 80069de:	d12c      	bne.n	8006a3a <USB_EPStartXfer+0x10ea>
 80069e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069e4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80069ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069f2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	461a      	mov	r2, r3
 8006a00:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006a04:	4413      	add	r3, r2
 8006a06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006a0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a0e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	781b      	ldrb	r3, [r3, #0]
 8006a16:	011a      	lsls	r2, r3, #4
 8006a18:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006a1c:	4413      	add	r3, r2
 8006a1e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006a22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006a26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a2a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	691b      	ldr	r3, [r3, #16]
 8006a32:	b29a      	uxth	r2, r3
 8006a34:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006a38:	801a      	strh	r2, [r3, #0]
 8006a3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a3e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006a48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	785b      	ldrb	r3, [r3, #1]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	f040 809d 	bne.w	8006b94 <USB_EPStartXfer+0x1244>
 8006a5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a5e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006a68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a6c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a76:	b29b      	uxth	r3, r3
 8006a78:	461a      	mov	r2, r3
 8006a7a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006a7e:	4413      	add	r3, r2
 8006a80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006a84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	781b      	ldrb	r3, [r3, #0]
 8006a90:	011a      	lsls	r2, r3, #4
 8006a92:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006a96:	4413      	add	r3, r2
 8006a98:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006a9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006aa0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006aa4:	881b      	ldrh	r3, [r3, #0]
 8006aa6:	b29b      	uxth	r3, r3
 8006aa8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006aac:	b29a      	uxth	r2, r3
 8006aae:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006ab2:	801a      	strh	r2, [r3, #0]
 8006ab4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ab8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	691b      	ldr	r3, [r3, #16]
 8006ac0:	2b3e      	cmp	r3, #62	@ 0x3e
 8006ac2:	d92b      	bls.n	8006b1c <USB_EPStartXfer+0x11cc>
 8006ac4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ac8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	691b      	ldr	r3, [r3, #16]
 8006ad0:	095b      	lsrs	r3, r3, #5
 8006ad2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006ad6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ada:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	691b      	ldr	r3, [r3, #16]
 8006ae2:	f003 031f 	and.w	r3, r3, #31
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d104      	bne.n	8006af4 <USB_EPStartXfer+0x11a4>
 8006aea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006aee:	3b01      	subs	r3, #1
 8006af0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006af4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006af8:	881b      	ldrh	r3, [r3, #0]
 8006afa:	b29a      	uxth	r2, r3
 8006afc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b00:	b29b      	uxth	r3, r3
 8006b02:	029b      	lsls	r3, r3, #10
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	4313      	orrs	r3, r2
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b12:	b29a      	uxth	r2, r3
 8006b14:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b18:	801a      	strh	r2, [r3, #0]
 8006b1a:	e069      	b.n	8006bf0 <USB_EPStartXfer+0x12a0>
 8006b1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	691b      	ldr	r3, [r3, #16]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d10c      	bne.n	8006b46 <USB_EPStartXfer+0x11f6>
 8006b2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b30:	881b      	ldrh	r3, [r3, #0]
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b3c:	b29a      	uxth	r2, r3
 8006b3e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b42:	801a      	strh	r2, [r3, #0]
 8006b44:	e054      	b.n	8006bf0 <USB_EPStartXfer+0x12a0>
 8006b46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	691b      	ldr	r3, [r3, #16]
 8006b52:	085b      	lsrs	r3, r3, #1
 8006b54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006b58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	691b      	ldr	r3, [r3, #16]
 8006b64:	f003 0301 	and.w	r3, r3, #1
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d004      	beq.n	8006b76 <USB_EPStartXfer+0x1226>
 8006b6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b70:	3301      	adds	r3, #1
 8006b72:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006b76:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b7a:	881b      	ldrh	r3, [r3, #0]
 8006b7c:	b29a      	uxth	r2, r3
 8006b7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b82:	b29b      	uxth	r3, r3
 8006b84:	029b      	lsls	r3, r3, #10
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	b29a      	uxth	r2, r3
 8006b8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b90:	801a      	strh	r2, [r3, #0]
 8006b92:	e02d      	b.n	8006bf0 <USB_EPStartXfer+0x12a0>
 8006b94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	785b      	ldrb	r3, [r3, #1]
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	d125      	bne.n	8006bf0 <USB_EPStartXfer+0x12a0>
 8006ba4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ba8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006bb2:	b29b      	uxth	r3, r3
 8006bb4:	461a      	mov	r2, r3
 8006bb6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006bba:	4413      	add	r3, r2
 8006bbc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006bc0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bc4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	781b      	ldrb	r3, [r3, #0]
 8006bcc:	011a      	lsls	r2, r3, #4
 8006bce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006bd2:	4413      	add	r3, r2
 8006bd4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006bd8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006bdc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006be0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	691b      	ldr	r3, [r3, #16]
 8006be8:	b29a      	uxth	r2, r3
 8006bea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006bee:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8006bf0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bf4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	69db      	ldr	r3, [r3, #28]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	f000 8218 	beq.w	8007032 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8006c02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c06:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c10:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	781b      	ldrb	r3, [r3, #0]
 8006c18:	009b      	lsls	r3, r3, #2
 8006c1a:	4413      	add	r3, r2
 8006c1c:	881b      	ldrh	r3, [r3, #0]
 8006c1e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006c22:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006c26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d005      	beq.n	8006c3a <USB_EPStartXfer+0x12ea>
 8006c2e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006c32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d10d      	bne.n	8006c56 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006c3a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006c3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	f040 81f5 	bne.w	8007032 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006c48:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006c4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	f040 81ee 	bne.w	8007032 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8006c56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c5a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006c5e:	681a      	ldr	r2, [r3, #0]
 8006c60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c64:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	781b      	ldrb	r3, [r3, #0]
 8006c6c:	009b      	lsls	r3, r3, #2
 8006c6e:	4413      	add	r3, r2
 8006c70:	881b      	ldrh	r3, [r3, #0]
 8006c72:	b29b      	uxth	r3, r3
 8006c74:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c7c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006c80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c84:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006c88:	681a      	ldr	r2, [r3, #0]
 8006c8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	781b      	ldrb	r3, [r3, #0]
 8006c96:	009b      	lsls	r3, r3, #2
 8006c98:	441a      	add	r2, r3
 8006c9a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006c9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ca2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ca6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006caa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	8013      	strh	r3, [r2, #0]
 8006cb2:	e1be      	b.n	8007032 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8006cb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cb8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	78db      	ldrb	r3, [r3, #3]
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	f040 81b4 	bne.w	800702e <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8006cc6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	699a      	ldr	r2, [r3, #24]
 8006cd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cd6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	691b      	ldr	r3, [r3, #16]
 8006cde:	429a      	cmp	r2, r3
 8006ce0:	d917      	bls.n	8006d12 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8006ce2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ce6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	691b      	ldr	r3, [r3, #16]
 8006cee:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8006cf2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cf6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	699a      	ldr	r2, [r3, #24]
 8006cfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d02:	1ad2      	subs	r2, r2, r3
 8006d04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	619a      	str	r2, [r3, #24]
 8006d10:	e00e      	b.n	8006d30 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8006d12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	699b      	ldr	r3, [r3, #24]
 8006d1e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8006d22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006d30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	785b      	ldrb	r3, [r3, #1]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	f040 8085 	bne.w	8006e4c <USB_EPStartXfer+0x14fc>
 8006d42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d46:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006d50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d54:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d5e:	b29b      	uxth	r3, r3
 8006d60:	461a      	mov	r2, r3
 8006d62:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006d66:	4413      	add	r3, r2
 8006d68:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006d6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	781b      	ldrb	r3, [r3, #0]
 8006d78:	011a      	lsls	r2, r3, #4
 8006d7a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006d7e:	4413      	add	r3, r2
 8006d80:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006d84:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006d88:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006d8c:	881b      	ldrh	r3, [r3, #0]
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d94:	b29a      	uxth	r2, r3
 8006d96:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006d9a:	801a      	strh	r2, [r3, #0]
 8006d9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006da0:	2b3e      	cmp	r3, #62	@ 0x3e
 8006da2:	d923      	bls.n	8006dec <USB_EPStartXfer+0x149c>
 8006da4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006da8:	095b      	lsrs	r3, r3, #5
 8006daa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006dae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006db2:	f003 031f 	and.w	r3, r3, #31
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d104      	bne.n	8006dc4 <USB_EPStartXfer+0x1474>
 8006dba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006dbe:	3b01      	subs	r3, #1
 8006dc0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006dc4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006dc8:	881b      	ldrh	r3, [r3, #0]
 8006dca:	b29a      	uxth	r2, r3
 8006dcc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	029b      	lsls	r3, r3, #10
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006dde:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006de2:	b29a      	uxth	r2, r3
 8006de4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006de8:	801a      	strh	r2, [r3, #0]
 8006dea:	e060      	b.n	8006eae <USB_EPStartXfer+0x155e>
 8006dec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d10c      	bne.n	8006e0e <USB_EPStartXfer+0x14be>
 8006df4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006df8:	881b      	ldrh	r3, [r3, #0]
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e04:	b29a      	uxth	r2, r3
 8006e06:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006e0a:	801a      	strh	r2, [r3, #0]
 8006e0c:	e04f      	b.n	8006eae <USB_EPStartXfer+0x155e>
 8006e0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e12:	085b      	lsrs	r3, r3, #1
 8006e14:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006e18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e1c:	f003 0301 	and.w	r3, r3, #1
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d004      	beq.n	8006e2e <USB_EPStartXfer+0x14de>
 8006e24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e28:	3301      	adds	r3, #1
 8006e2a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006e2e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006e32:	881b      	ldrh	r3, [r3, #0]
 8006e34:	b29a      	uxth	r2, r3
 8006e36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	029b      	lsls	r3, r3, #10
 8006e3e:	b29b      	uxth	r3, r3
 8006e40:	4313      	orrs	r3, r2
 8006e42:	b29a      	uxth	r2, r3
 8006e44:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006e48:	801a      	strh	r2, [r3, #0]
 8006e4a:	e030      	b.n	8006eae <USB_EPStartXfer+0x155e>
 8006e4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	785b      	ldrb	r3, [r3, #1]
 8006e58:	2b01      	cmp	r3, #1
 8006e5a:	d128      	bne.n	8006eae <USB_EPStartXfer+0x155e>
 8006e5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e60:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006e6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e6e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e78:	b29b      	uxth	r3, r3
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e80:	4413      	add	r3, r2
 8006e82:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006e86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e8a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	781b      	ldrb	r3, [r3, #0]
 8006e92:	011a      	lsls	r2, r3, #4
 8006e94:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e98:	4413      	add	r3, r2
 8006e9a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006e9e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006ea2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ea6:	b29a      	uxth	r2, r3
 8006ea8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006eac:	801a      	strh	r2, [r3, #0]
 8006eae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006eb2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006ebc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ec0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	785b      	ldrb	r3, [r3, #1]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	f040 8085 	bne.w	8006fd8 <USB_EPStartXfer+0x1688>
 8006ece:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ed2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006edc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ee0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	461a      	mov	r2, r3
 8006eee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006ef2:	4413      	add	r3, r2
 8006ef4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006ef8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006efc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	781b      	ldrb	r3, [r3, #0]
 8006f04:	011a      	lsls	r2, r3, #4
 8006f06:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006f0a:	4413      	add	r3, r2
 8006f0c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006f10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f14:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006f18:	881b      	ldrh	r3, [r3, #0]
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f20:	b29a      	uxth	r2, r3
 8006f22:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006f26:	801a      	strh	r2, [r3, #0]
 8006f28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f2c:	2b3e      	cmp	r3, #62	@ 0x3e
 8006f2e:	d923      	bls.n	8006f78 <USB_EPStartXfer+0x1628>
 8006f30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f34:	095b      	lsrs	r3, r3, #5
 8006f36:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006f3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f3e:	f003 031f 	and.w	r3, r3, #31
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d104      	bne.n	8006f50 <USB_EPStartXfer+0x1600>
 8006f46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006f4a:	3b01      	subs	r3, #1
 8006f4c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006f50:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006f54:	881b      	ldrh	r3, [r3, #0]
 8006f56:	b29a      	uxth	r2, r3
 8006f58:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006f5c:	b29b      	uxth	r3, r3
 8006f5e:	029b      	lsls	r3, r3, #10
 8006f60:	b29b      	uxth	r3, r3
 8006f62:	4313      	orrs	r3, r2
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f6e:	b29a      	uxth	r2, r3
 8006f70:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006f74:	801a      	strh	r2, [r3, #0]
 8006f76:	e05c      	b.n	8007032 <USB_EPStartXfer+0x16e2>
 8006f78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d10c      	bne.n	8006f9a <USB_EPStartXfer+0x164a>
 8006f80:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006f84:	881b      	ldrh	r3, [r3, #0]
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f90:	b29a      	uxth	r2, r3
 8006f92:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006f96:	801a      	strh	r2, [r3, #0]
 8006f98:	e04b      	b.n	8007032 <USB_EPStartXfer+0x16e2>
 8006f9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f9e:	085b      	lsrs	r3, r3, #1
 8006fa0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006fa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fa8:	f003 0301 	and.w	r3, r3, #1
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d004      	beq.n	8006fba <USB_EPStartXfer+0x166a>
 8006fb0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006fb4:	3301      	adds	r3, #1
 8006fb6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006fba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006fbe:	881b      	ldrh	r3, [r3, #0]
 8006fc0:	b29a      	uxth	r2, r3
 8006fc2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006fc6:	b29b      	uxth	r3, r3
 8006fc8:	029b      	lsls	r3, r3, #10
 8006fca:	b29b      	uxth	r3, r3
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	b29a      	uxth	r2, r3
 8006fd0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006fd4:	801a      	strh	r2, [r3, #0]
 8006fd6:	e02c      	b.n	8007032 <USB_EPStartXfer+0x16e2>
 8006fd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fdc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	785b      	ldrb	r3, [r3, #1]
 8006fe4:	2b01      	cmp	r3, #1
 8006fe6:	d124      	bne.n	8007032 <USB_EPStartXfer+0x16e2>
 8006fe8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ff6:	b29b      	uxth	r3, r3
 8006ff8:	461a      	mov	r2, r3
 8006ffa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006ffe:	4413      	add	r3, r2
 8007000:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007004:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007008:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	781b      	ldrb	r3, [r3, #0]
 8007010:	011a      	lsls	r2, r3, #4
 8007012:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007016:	4413      	add	r3, r2
 8007018:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800701c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007020:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007024:	b29a      	uxth	r2, r3
 8007026:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800702a:	801a      	strh	r2, [r3, #0]
 800702c:	e001      	b.n	8007032 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 800702e:	2301      	movs	r3, #1
 8007030:	e03a      	b.n	80070a8 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007032:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007036:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800703a:	681a      	ldr	r2, [r3, #0]
 800703c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007040:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	781b      	ldrb	r3, [r3, #0]
 8007048:	009b      	lsls	r3, r3, #2
 800704a:	4413      	add	r3, r2
 800704c:	881b      	ldrh	r3, [r3, #0]
 800704e:	b29b      	uxth	r3, r3
 8007050:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007054:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007058:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800705c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007060:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007064:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007068:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800706c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007070:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007074:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007078:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800707c:	681a      	ldr	r2, [r3, #0]
 800707e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007082:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	781b      	ldrb	r3, [r3, #0]
 800708a:	009b      	lsls	r3, r3, #2
 800708c:	441a      	add	r2, r3
 800708e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007092:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007096:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800709a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800709e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070a2:	b29b      	uxth	r3, r3
 80070a4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80070a6:	2300      	movs	r3, #0
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}

080070b2 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80070b2:	b480      	push	{r7}
 80070b4:	b085      	sub	sp, #20
 80070b6:	af00      	add	r7, sp, #0
 80070b8:	6078      	str	r0, [r7, #4]
 80070ba:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	785b      	ldrb	r3, [r3, #1]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d020      	beq.n	8007106 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	781b      	ldrb	r3, [r3, #0]
 80070ca:	009b      	lsls	r3, r3, #2
 80070cc:	4413      	add	r3, r2
 80070ce:	881b      	ldrh	r3, [r3, #0]
 80070d0:	b29b      	uxth	r3, r3
 80070d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070da:	81bb      	strh	r3, [r7, #12]
 80070dc:	89bb      	ldrh	r3, [r7, #12]
 80070de:	f083 0310 	eor.w	r3, r3, #16
 80070e2:	81bb      	strh	r3, [r7, #12]
 80070e4:	687a      	ldr	r2, [r7, #4]
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	781b      	ldrb	r3, [r3, #0]
 80070ea:	009b      	lsls	r3, r3, #2
 80070ec:	441a      	add	r2, r3
 80070ee:	89bb      	ldrh	r3, [r7, #12]
 80070f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007100:	b29b      	uxth	r3, r3
 8007102:	8013      	strh	r3, [r2, #0]
 8007104:	e01f      	b.n	8007146 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	781b      	ldrb	r3, [r3, #0]
 800710c:	009b      	lsls	r3, r3, #2
 800710e:	4413      	add	r3, r2
 8007110:	881b      	ldrh	r3, [r3, #0]
 8007112:	b29b      	uxth	r3, r3
 8007114:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007118:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800711c:	81fb      	strh	r3, [r7, #14]
 800711e:	89fb      	ldrh	r3, [r7, #14]
 8007120:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007124:	81fb      	strh	r3, [r7, #14]
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	781b      	ldrb	r3, [r3, #0]
 800712c:	009b      	lsls	r3, r3, #2
 800712e:	441a      	add	r2, r3
 8007130:	89fb      	ldrh	r3, [r7, #14]
 8007132:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007136:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800713a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800713e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007142:	b29b      	uxth	r3, r3
 8007144:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007146:	2300      	movs	r3, #0
}
 8007148:	4618      	mov	r0, r3
 800714a:	3714      	adds	r7, #20
 800714c:	46bd      	mov	sp, r7
 800714e:	bc80      	pop	{r7}
 8007150:	4770      	bx	lr

08007152 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007152:	b480      	push	{r7}
 8007154:	b087      	sub	sp, #28
 8007156:	af00      	add	r7, sp, #0
 8007158:	6078      	str	r0, [r7, #4]
 800715a:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	7b1b      	ldrb	r3, [r3, #12]
 8007160:	2b00      	cmp	r3, #0
 8007162:	f040 809d 	bne.w	80072a0 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	785b      	ldrb	r3, [r3, #1]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d04c      	beq.n	8007208 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800716e:	687a      	ldr	r2, [r7, #4]
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	781b      	ldrb	r3, [r3, #0]
 8007174:	009b      	lsls	r3, r3, #2
 8007176:	4413      	add	r3, r2
 8007178:	881b      	ldrh	r3, [r3, #0]
 800717a:	823b      	strh	r3, [r7, #16]
 800717c:	8a3b      	ldrh	r3, [r7, #16]
 800717e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007182:	2b00      	cmp	r3, #0
 8007184:	d01b      	beq.n	80071be <USB_EPClearStall+0x6c>
 8007186:	687a      	ldr	r2, [r7, #4]
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	781b      	ldrb	r3, [r3, #0]
 800718c:	009b      	lsls	r3, r3, #2
 800718e:	4413      	add	r3, r2
 8007190:	881b      	ldrh	r3, [r3, #0]
 8007192:	b29b      	uxth	r3, r3
 8007194:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007198:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800719c:	81fb      	strh	r3, [r7, #14]
 800719e:	687a      	ldr	r2, [r7, #4]
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	781b      	ldrb	r3, [r3, #0]
 80071a4:	009b      	lsls	r3, r3, #2
 80071a6:	441a      	add	r2, r3
 80071a8:	89fb      	ldrh	r3, [r7, #14]
 80071aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80071ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80071b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80071b6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80071ba:	b29b      	uxth	r3, r3
 80071bc:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	78db      	ldrb	r3, [r3, #3]
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	d06c      	beq.n	80072a0 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80071c6:	687a      	ldr	r2, [r7, #4]
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	781b      	ldrb	r3, [r3, #0]
 80071cc:	009b      	lsls	r3, r3, #2
 80071ce:	4413      	add	r3, r2
 80071d0:	881b      	ldrh	r3, [r3, #0]
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071dc:	81bb      	strh	r3, [r7, #12]
 80071de:	89bb      	ldrh	r3, [r7, #12]
 80071e0:	f083 0320 	eor.w	r3, r3, #32
 80071e4:	81bb      	strh	r3, [r7, #12]
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	781b      	ldrb	r3, [r3, #0]
 80071ec:	009b      	lsls	r3, r3, #2
 80071ee:	441a      	add	r2, r3
 80071f0:	89bb      	ldrh	r3, [r7, #12]
 80071f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80071f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80071fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80071fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007202:	b29b      	uxth	r3, r3
 8007204:	8013      	strh	r3, [r2, #0]
 8007206:	e04b      	b.n	80072a0 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007208:	687a      	ldr	r2, [r7, #4]
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	781b      	ldrb	r3, [r3, #0]
 800720e:	009b      	lsls	r3, r3, #2
 8007210:	4413      	add	r3, r2
 8007212:	881b      	ldrh	r3, [r3, #0]
 8007214:	82fb      	strh	r3, [r7, #22]
 8007216:	8afb      	ldrh	r3, [r7, #22]
 8007218:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800721c:	2b00      	cmp	r3, #0
 800721e:	d01b      	beq.n	8007258 <USB_EPClearStall+0x106>
 8007220:	687a      	ldr	r2, [r7, #4]
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	781b      	ldrb	r3, [r3, #0]
 8007226:	009b      	lsls	r3, r3, #2
 8007228:	4413      	add	r3, r2
 800722a:	881b      	ldrh	r3, [r3, #0]
 800722c:	b29b      	uxth	r3, r3
 800722e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007232:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007236:	82bb      	strh	r3, [r7, #20]
 8007238:	687a      	ldr	r2, [r7, #4]
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	781b      	ldrb	r3, [r3, #0]
 800723e:	009b      	lsls	r3, r3, #2
 8007240:	441a      	add	r2, r3
 8007242:	8abb      	ldrh	r3, [r7, #20]
 8007244:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007248:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800724c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007250:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007254:	b29b      	uxth	r3, r3
 8007256:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007258:	687a      	ldr	r2, [r7, #4]
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	781b      	ldrb	r3, [r3, #0]
 800725e:	009b      	lsls	r3, r3, #2
 8007260:	4413      	add	r3, r2
 8007262:	881b      	ldrh	r3, [r3, #0]
 8007264:	b29b      	uxth	r3, r3
 8007266:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800726a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800726e:	827b      	strh	r3, [r7, #18]
 8007270:	8a7b      	ldrh	r3, [r7, #18]
 8007272:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007276:	827b      	strh	r3, [r7, #18]
 8007278:	8a7b      	ldrh	r3, [r7, #18]
 800727a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800727e:	827b      	strh	r3, [r7, #18]
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	781b      	ldrb	r3, [r3, #0]
 8007286:	009b      	lsls	r3, r3, #2
 8007288:	441a      	add	r2, r3
 800728a:	8a7b      	ldrh	r3, [r7, #18]
 800728c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007290:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007294:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007298:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800729c:	b29b      	uxth	r3, r3
 800729e:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80072a0:	2300      	movs	r3, #0
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	371c      	adds	r7, #28
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bc80      	pop	{r7}
 80072aa:	4770      	bx	lr

080072ac <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b083      	sub	sp, #12
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
 80072b4:	460b      	mov	r3, r1
 80072b6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80072b8:	78fb      	ldrb	r3, [r7, #3]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d103      	bne.n	80072c6 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2280      	movs	r2, #128	@ 0x80
 80072c2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80072c6:	2300      	movs	r3, #0
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	370c      	adds	r7, #12
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bc80      	pop	{r7}
 80072d0:	4770      	bx	lr

080072d2 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80072d2:	b480      	push	{r7}
 80072d4:	b083      	sub	sp, #12
 80072d6:	af00      	add	r7, sp, #0
 80072d8:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80072da:	2300      	movs	r3, #0
}
 80072dc:	4618      	mov	r0, r3
 80072de:	370c      	adds	r7, #12
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bc80      	pop	{r7}
 80072e4:	4770      	bx	lr

080072e6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80072e6:	b480      	push	{r7}
 80072e8:	b083      	sub	sp, #12
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80072ee:	2300      	movs	r3, #0
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	370c      	adds	r7, #12
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bc80      	pop	{r7}
 80072f8:	4770      	bx	lr

080072fa <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80072fa:	b480      	push	{r7}
 80072fc:	b085      	sub	sp, #20
 80072fe:	af00      	add	r7, sp, #0
 8007300:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007308:	b29b      	uxth	r3, r3
 800730a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800730c:	68fb      	ldr	r3, [r7, #12]
}
 800730e:	4618      	mov	r0, r3
 8007310:	3714      	adds	r7, #20
 8007312:	46bd      	mov	sp, r7
 8007314:	bc80      	pop	{r7}
 8007316:	4770      	bx	lr

08007318 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8007318:	b480      	push	{r7}
 800731a:	b083      	sub	sp, #12
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
 8007320:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007322:	2300      	movs	r3, #0
}
 8007324:	4618      	mov	r0, r3
 8007326:	370c      	adds	r7, #12
 8007328:	46bd      	mov	sp, r7
 800732a:	bc80      	pop	{r7}
 800732c:	4770      	bx	lr

0800732e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800732e:	b480      	push	{r7}
 8007330:	b08b      	sub	sp, #44	@ 0x2c
 8007332:	af00      	add	r7, sp, #0
 8007334:	60f8      	str	r0, [r7, #12]
 8007336:	60b9      	str	r1, [r7, #8]
 8007338:	4611      	mov	r1, r2
 800733a:	461a      	mov	r2, r3
 800733c:	460b      	mov	r3, r1
 800733e:	80fb      	strh	r3, [r7, #6]
 8007340:	4613      	mov	r3, r2
 8007342:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007344:	88bb      	ldrh	r3, [r7, #4]
 8007346:	3301      	adds	r3, #1
 8007348:	085b      	lsrs	r3, r3, #1
 800734a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007354:	88fb      	ldrh	r3, [r7, #6]
 8007356:	005a      	lsls	r2, r3, #1
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	4413      	add	r3, r2
 800735c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007360:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007362:	69bb      	ldr	r3, [r7, #24]
 8007364:	627b      	str	r3, [r7, #36]	@ 0x24
 8007366:	e01e      	b.n	80073a6 <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 8007368:	69fb      	ldr	r3, [r7, #28]
 800736a:	781b      	ldrb	r3, [r3, #0]
 800736c:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800736e:	69fb      	ldr	r3, [r7, #28]
 8007370:	3301      	adds	r3, #1
 8007372:	781b      	ldrb	r3, [r3, #0]
 8007374:	021b      	lsls	r3, r3, #8
 8007376:	b21a      	sxth	r2, r3
 8007378:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800737c:	4313      	orrs	r3, r2
 800737e:	b21b      	sxth	r3, r3
 8007380:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8007382:	6a3b      	ldr	r3, [r7, #32]
 8007384:	8a7a      	ldrh	r2, [r7, #18]
 8007386:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8007388:	6a3b      	ldr	r3, [r7, #32]
 800738a:	3302      	adds	r3, #2
 800738c:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 800738e:	6a3b      	ldr	r3, [r7, #32]
 8007390:	3302      	adds	r3, #2
 8007392:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8007394:	69fb      	ldr	r3, [r7, #28]
 8007396:	3301      	adds	r3, #1
 8007398:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800739a:	69fb      	ldr	r3, [r7, #28]
 800739c:	3301      	adds	r3, #1
 800739e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80073a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a2:	3b01      	subs	r3, #1
 80073a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80073a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d1dd      	bne.n	8007368 <USB_WritePMA+0x3a>
  }
}
 80073ac:	bf00      	nop
 80073ae:	bf00      	nop
 80073b0:	372c      	adds	r7, #44	@ 0x2c
 80073b2:	46bd      	mov	sp, r7
 80073b4:	bc80      	pop	{r7}
 80073b6:	4770      	bx	lr

080073b8 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b08b      	sub	sp, #44	@ 0x2c
 80073bc:	af00      	add	r7, sp, #0
 80073be:	60f8      	str	r0, [r7, #12]
 80073c0:	60b9      	str	r1, [r7, #8]
 80073c2:	4611      	mov	r1, r2
 80073c4:	461a      	mov	r2, r3
 80073c6:	460b      	mov	r3, r1
 80073c8:	80fb      	strh	r3, [r7, #6]
 80073ca:	4613      	mov	r3, r2
 80073cc:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80073ce:	88bb      	ldrh	r3, [r7, #4]
 80073d0:	085b      	lsrs	r3, r3, #1
 80073d2:	b29b      	uxth	r3, r3
 80073d4:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80073de:	88fb      	ldrh	r3, [r7, #6]
 80073e0:	005a      	lsls	r2, r3, #1
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	4413      	add	r3, r2
 80073e6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80073ea:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80073ec:	69bb      	ldr	r3, [r7, #24]
 80073ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80073f0:	e01b      	b.n	800742a <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80073f2:	6a3b      	ldr	r3, [r7, #32]
 80073f4:	881b      	ldrh	r3, [r3, #0]
 80073f6:	b29b      	uxth	r3, r3
 80073f8:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80073fa:	6a3b      	ldr	r3, [r7, #32]
 80073fc:	3302      	adds	r3, #2
 80073fe:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	b2da      	uxtb	r2, r3
 8007404:	69fb      	ldr	r3, [r7, #28]
 8007406:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007408:	69fb      	ldr	r3, [r7, #28]
 800740a:	3301      	adds	r3, #1
 800740c:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	0a1b      	lsrs	r3, r3, #8
 8007412:	b2da      	uxtb	r2, r3
 8007414:	69fb      	ldr	r3, [r7, #28]
 8007416:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007418:	69fb      	ldr	r3, [r7, #28]
 800741a:	3301      	adds	r3, #1
 800741c:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800741e:	6a3b      	ldr	r3, [r7, #32]
 8007420:	3302      	adds	r3, #2
 8007422:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8007424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007426:	3b01      	subs	r3, #1
 8007428:	627b      	str	r3, [r7, #36]	@ 0x24
 800742a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800742c:	2b00      	cmp	r3, #0
 800742e:	d1e0      	bne.n	80073f2 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8007430:	88bb      	ldrh	r3, [r7, #4]
 8007432:	f003 0301 	and.w	r3, r3, #1
 8007436:	b29b      	uxth	r3, r3
 8007438:	2b00      	cmp	r3, #0
 800743a:	d007      	beq.n	800744c <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 800743c:	6a3b      	ldr	r3, [r7, #32]
 800743e:	881b      	ldrh	r3, [r3, #0]
 8007440:	b29b      	uxth	r3, r3
 8007442:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	b2da      	uxtb	r2, r3
 8007448:	69fb      	ldr	r3, [r7, #28]
 800744a:	701a      	strb	r2, [r3, #0]
  }
}
 800744c:	bf00      	nop
 800744e:	372c      	adds	r7, #44	@ 0x2c
 8007450:	46bd      	mov	sp, r7
 8007452:	bc80      	pop	{r7}
 8007454:	4770      	bx	lr

08007456 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007456:	b580      	push	{r7, lr}
 8007458:	b084      	sub	sp, #16
 800745a:	af00      	add	r7, sp, #0
 800745c:	6078      	str	r0, [r7, #4]
 800745e:	460b      	mov	r3, r1
 8007460:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007462:	2300      	movs	r3, #0
 8007464:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	7c1b      	ldrb	r3, [r3, #16]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d115      	bne.n	800749a <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800746e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007472:	2202      	movs	r2, #2
 8007474:	2181      	movs	r1, #129	@ 0x81
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	f001 fe1b 	bl	80090b2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2201      	movs	r2, #1
 8007480:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007482:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007486:	2202      	movs	r2, #2
 8007488:	2101      	movs	r1, #1
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f001 fe11 	bl	80090b2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2201      	movs	r2, #1
 8007494:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8007498:	e012      	b.n	80074c0 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800749a:	2340      	movs	r3, #64	@ 0x40
 800749c:	2202      	movs	r2, #2
 800749e:	2181      	movs	r1, #129	@ 0x81
 80074a0:	6878      	ldr	r0, [r7, #4]
 80074a2:	f001 fe06 	bl	80090b2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2201      	movs	r2, #1
 80074aa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80074ac:	2340      	movs	r3, #64	@ 0x40
 80074ae:	2202      	movs	r2, #2
 80074b0:	2101      	movs	r1, #1
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f001 fdfd 	bl	80090b2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2201      	movs	r2, #1
 80074bc:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80074c0:	2308      	movs	r3, #8
 80074c2:	2203      	movs	r2, #3
 80074c4:	2182      	movs	r1, #130	@ 0x82
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f001 fdf3 	bl	80090b2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2201      	movs	r2, #1
 80074d0:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80074d2:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80074d6:	f001 ff13 	bl	8009300 <USBD_static_malloc>
 80074da:	4602      	mov	r2, r0
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d102      	bne.n	80074f2 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 80074ec:	2301      	movs	r3, #1
 80074ee:	73fb      	strb	r3, [r7, #15]
 80074f0:	e026      	b.n	8007540 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074f8:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	2200      	movs	r2, #0
 8007508:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	2200      	movs	r2, #0
 8007510:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	7c1b      	ldrb	r3, [r3, #16]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d109      	bne.n	8007530 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007522:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007526:	2101      	movs	r1, #1
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f001 feb3 	bl	8009294 <USBD_LL_PrepareReceive>
 800752e:	e007      	b.n	8007540 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007536:	2340      	movs	r3, #64	@ 0x40
 8007538:	2101      	movs	r1, #1
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f001 feaa 	bl	8009294 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007540:	7bfb      	ldrb	r3, [r7, #15]
}
 8007542:	4618      	mov	r0, r3
 8007544:	3710      	adds	r7, #16
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}

0800754a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800754a:	b580      	push	{r7, lr}
 800754c:	b084      	sub	sp, #16
 800754e:	af00      	add	r7, sp, #0
 8007550:	6078      	str	r0, [r7, #4]
 8007552:	460b      	mov	r3, r1
 8007554:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007556:	2300      	movs	r3, #0
 8007558:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800755a:	2181      	movs	r1, #129	@ 0x81
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f001 fdce 	bl	80090fe <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2200      	movs	r2, #0
 8007566:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007568:	2101      	movs	r1, #1
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f001 fdc7 	bl	80090fe <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2200      	movs	r2, #0
 8007574:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007578:	2182      	movs	r1, #130	@ 0x82
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f001 fdbf 	bl	80090fe <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2200      	movs	r2, #0
 8007584:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800758c:	2b00      	cmp	r3, #0
 800758e:	d00e      	beq.n	80075ae <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007596:	685b      	ldr	r3, [r3, #4]
 8007598:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075a0:	4618      	mov	r0, r3
 80075a2:	f001 feb9 	bl	8009318 <USBD_static_free>
    pdev->pClassData = NULL;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2200      	movs	r2, #0
 80075aa:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 80075ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80075b0:	4618      	mov	r0, r3
 80075b2:	3710      	adds	r7, #16
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}

080075b8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b086      	sub	sp, #24
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
 80075c0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075c8:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80075ca:	2300      	movs	r3, #0
 80075cc:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80075ce:	2300      	movs	r3, #0
 80075d0:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80075d2:	2300      	movs	r3, #0
 80075d4:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	781b      	ldrb	r3, [r3, #0]
 80075da:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d039      	beq.n	8007656 <USBD_CDC_Setup+0x9e>
 80075e2:	2b20      	cmp	r3, #32
 80075e4:	d17f      	bne.n	80076e6 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	88db      	ldrh	r3, [r3, #6]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d029      	beq.n	8007642 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	781b      	ldrb	r3, [r3, #0]
 80075f2:	b25b      	sxtb	r3, r3
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	da11      	bge.n	800761c <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80075fe:	689b      	ldr	r3, [r3, #8]
 8007600:	683a      	ldr	r2, [r7, #0]
 8007602:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007604:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007606:	683a      	ldr	r2, [r7, #0]
 8007608:	88d2      	ldrh	r2, [r2, #6]
 800760a:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800760c:	6939      	ldr	r1, [r7, #16]
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	88db      	ldrh	r3, [r3, #6]
 8007612:	461a      	mov	r2, r3
 8007614:	6878      	ldr	r0, [r7, #4]
 8007616:	f001 f9d5 	bl	80089c4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800761a:	e06b      	b.n	80076f4 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	785a      	ldrb	r2, [r3, #1]
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	88db      	ldrh	r3, [r3, #6]
 800762a:	b2da      	uxtb	r2, r3
 800762c:	693b      	ldr	r3, [r7, #16]
 800762e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007632:	6939      	ldr	r1, [r7, #16]
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	88db      	ldrh	r3, [r3, #6]
 8007638:	461a      	mov	r2, r3
 800763a:	6878      	ldr	r0, [r7, #4]
 800763c:	f001 f9f0 	bl	8008a20 <USBD_CtlPrepareRx>
      break;
 8007640:	e058      	b.n	80076f4 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007648:	689b      	ldr	r3, [r3, #8]
 800764a:	683a      	ldr	r2, [r7, #0]
 800764c:	7850      	ldrb	r0, [r2, #1]
 800764e:	2200      	movs	r2, #0
 8007650:	6839      	ldr	r1, [r7, #0]
 8007652:	4798      	blx	r3
      break;
 8007654:	e04e      	b.n	80076f4 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	785b      	ldrb	r3, [r3, #1]
 800765a:	2b0b      	cmp	r3, #11
 800765c:	d02e      	beq.n	80076bc <USBD_CDC_Setup+0x104>
 800765e:	2b0b      	cmp	r3, #11
 8007660:	dc38      	bgt.n	80076d4 <USBD_CDC_Setup+0x11c>
 8007662:	2b00      	cmp	r3, #0
 8007664:	d002      	beq.n	800766c <USBD_CDC_Setup+0xb4>
 8007666:	2b0a      	cmp	r3, #10
 8007668:	d014      	beq.n	8007694 <USBD_CDC_Setup+0xdc>
 800766a:	e033      	b.n	80076d4 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007672:	2b03      	cmp	r3, #3
 8007674:	d107      	bne.n	8007686 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007676:	f107 030c 	add.w	r3, r7, #12
 800767a:	2202      	movs	r2, #2
 800767c:	4619      	mov	r1, r3
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f001 f9a0 	bl	80089c4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007684:	e02e      	b.n	80076e4 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007686:	6839      	ldr	r1, [r7, #0]
 8007688:	6878      	ldr	r0, [r7, #4]
 800768a:	f001 f931 	bl	80088f0 <USBD_CtlError>
            ret = USBD_FAIL;
 800768e:	2302      	movs	r3, #2
 8007690:	75fb      	strb	r3, [r7, #23]
          break;
 8007692:	e027      	b.n	80076e4 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800769a:	2b03      	cmp	r3, #3
 800769c:	d107      	bne.n	80076ae <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800769e:	f107 030f 	add.w	r3, r7, #15
 80076a2:	2201      	movs	r2, #1
 80076a4:	4619      	mov	r1, r3
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f001 f98c 	bl	80089c4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80076ac:	e01a      	b.n	80076e4 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80076ae:	6839      	ldr	r1, [r7, #0]
 80076b0:	6878      	ldr	r0, [r7, #4]
 80076b2:	f001 f91d 	bl	80088f0 <USBD_CtlError>
            ret = USBD_FAIL;
 80076b6:	2302      	movs	r3, #2
 80076b8:	75fb      	strb	r3, [r7, #23]
          break;
 80076ba:	e013      	b.n	80076e4 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076c2:	2b03      	cmp	r3, #3
 80076c4:	d00d      	beq.n	80076e2 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 80076c6:	6839      	ldr	r1, [r7, #0]
 80076c8:	6878      	ldr	r0, [r7, #4]
 80076ca:	f001 f911 	bl	80088f0 <USBD_CtlError>
            ret = USBD_FAIL;
 80076ce:	2302      	movs	r3, #2
 80076d0:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80076d2:	e006      	b.n	80076e2 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80076d4:	6839      	ldr	r1, [r7, #0]
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f001 f90a 	bl	80088f0 <USBD_CtlError>
          ret = USBD_FAIL;
 80076dc:	2302      	movs	r3, #2
 80076de:	75fb      	strb	r3, [r7, #23]
          break;
 80076e0:	e000      	b.n	80076e4 <USBD_CDC_Setup+0x12c>
          break;
 80076e2:	bf00      	nop
      }
      break;
 80076e4:	e006      	b.n	80076f4 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80076e6:	6839      	ldr	r1, [r7, #0]
 80076e8:	6878      	ldr	r0, [r7, #4]
 80076ea:	f001 f901 	bl	80088f0 <USBD_CtlError>
      ret = USBD_FAIL;
 80076ee:	2302      	movs	r3, #2
 80076f0:	75fb      	strb	r3, [r7, #23]
      break;
 80076f2:	bf00      	nop
  }

  return ret;
 80076f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80076f6:	4618      	mov	r0, r3
 80076f8:	3718      	adds	r7, #24
 80076fa:	46bd      	mov	sp, r7
 80076fc:	bd80      	pop	{r7, pc}

080076fe <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80076fe:	b580      	push	{r7, lr}
 8007700:	b084      	sub	sp, #16
 8007702:	af00      	add	r7, sp, #0
 8007704:	6078      	str	r0, [r7, #4]
 8007706:	460b      	mov	r3, r1
 8007708:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007710:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007718:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007720:	2b00      	cmp	r3, #0
 8007722:	d03a      	beq.n	800779a <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007724:	78fa      	ldrb	r2, [r7, #3]
 8007726:	6879      	ldr	r1, [r7, #4]
 8007728:	4613      	mov	r3, r2
 800772a:	009b      	lsls	r3, r3, #2
 800772c:	4413      	add	r3, r2
 800772e:	009b      	lsls	r3, r3, #2
 8007730:	440b      	add	r3, r1
 8007732:	331c      	adds	r3, #28
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d029      	beq.n	800778e <USBD_CDC_DataIn+0x90>
 800773a:	78fa      	ldrb	r2, [r7, #3]
 800773c:	6879      	ldr	r1, [r7, #4]
 800773e:	4613      	mov	r3, r2
 8007740:	009b      	lsls	r3, r3, #2
 8007742:	4413      	add	r3, r2
 8007744:	009b      	lsls	r3, r3, #2
 8007746:	440b      	add	r3, r1
 8007748:	331c      	adds	r3, #28
 800774a:	681a      	ldr	r2, [r3, #0]
 800774c:	78f9      	ldrb	r1, [r7, #3]
 800774e:	68b8      	ldr	r0, [r7, #8]
 8007750:	460b      	mov	r3, r1
 8007752:	009b      	lsls	r3, r3, #2
 8007754:	440b      	add	r3, r1
 8007756:	00db      	lsls	r3, r3, #3
 8007758:	4403      	add	r3, r0
 800775a:	3338      	adds	r3, #56	@ 0x38
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	fbb2 f1f3 	udiv	r1, r2, r3
 8007762:	fb01 f303 	mul.w	r3, r1, r3
 8007766:	1ad3      	subs	r3, r2, r3
 8007768:	2b00      	cmp	r3, #0
 800776a:	d110      	bne.n	800778e <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800776c:	78fa      	ldrb	r2, [r7, #3]
 800776e:	6879      	ldr	r1, [r7, #4]
 8007770:	4613      	mov	r3, r2
 8007772:	009b      	lsls	r3, r3, #2
 8007774:	4413      	add	r3, r2
 8007776:	009b      	lsls	r3, r3, #2
 8007778:	440b      	add	r3, r1
 800777a:	331c      	adds	r3, #28
 800777c:	2200      	movs	r2, #0
 800777e:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007780:	78f9      	ldrb	r1, [r7, #3]
 8007782:	2300      	movs	r3, #0
 8007784:	2200      	movs	r2, #0
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f001 fd61 	bl	800924e <USBD_LL_Transmit>
 800778c:	e003      	b.n	8007796 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	2200      	movs	r2, #0
 8007792:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8007796:	2300      	movs	r3, #0
 8007798:	e000      	b.n	800779c <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800779a:	2302      	movs	r3, #2
  }
}
 800779c:	4618      	mov	r0, r3
 800779e:	3710      	adds	r7, #16
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}

080077a4 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b084      	sub	sp, #16
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
 80077ac:	460b      	mov	r3, r1
 80077ae:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80077b6:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80077b8:	78fb      	ldrb	r3, [r7, #3]
 80077ba:	4619      	mov	r1, r3
 80077bc:	6878      	ldr	r0, [r7, #4]
 80077be:	f001 fd8c 	bl	80092da <USBD_LL_GetRxDataSize>
 80077c2:	4602      	mov	r2, r0
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d00d      	beq.n	80077f0 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80077da:	68db      	ldr	r3, [r3, #12]
 80077dc:	68fa      	ldr	r2, [r7, #12]
 80077de:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80077e2:	68fa      	ldr	r2, [r7, #12]
 80077e4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80077e8:	4611      	mov	r1, r2
 80077ea:	4798      	blx	r3

    return USBD_OK;
 80077ec:	2300      	movs	r3, #0
 80077ee:	e000      	b.n	80077f2 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80077f0:	2302      	movs	r3, #2
  }
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	3710      	adds	r7, #16
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bd80      	pop	{r7, pc}

080077fa <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80077fa:	b580      	push	{r7, lr}
 80077fc:	b084      	sub	sp, #16
 80077fe:	af00      	add	r7, sp, #0
 8007800:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007808:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007810:	2b00      	cmp	r3, #0
 8007812:	d014      	beq.n	800783e <USBD_CDC_EP0_RxReady+0x44>
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800781a:	2bff      	cmp	r3, #255	@ 0xff
 800781c:	d00f      	beq.n	800783e <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007824:	689b      	ldr	r3, [r3, #8]
 8007826:	68fa      	ldr	r2, [r7, #12]
 8007828:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800782c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800782e:	68fa      	ldr	r2, [r7, #12]
 8007830:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007834:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	22ff      	movs	r2, #255	@ 0xff
 800783a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 800783e:	2300      	movs	r3, #0
}
 8007840:	4618      	mov	r0, r3
 8007842:	3710      	adds	r7, #16
 8007844:	46bd      	mov	sp, r7
 8007846:	bd80      	pop	{r7, pc}

08007848 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007848:	b480      	push	{r7}
 800784a:	b083      	sub	sp, #12
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2243      	movs	r2, #67	@ 0x43
 8007854:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007856:	4b03      	ldr	r3, [pc, #12]	@ (8007864 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007858:	4618      	mov	r0, r3
 800785a:	370c      	adds	r7, #12
 800785c:	46bd      	mov	sp, r7
 800785e:	bc80      	pop	{r7}
 8007860:	4770      	bx	lr
 8007862:	bf00      	nop
 8007864:	200000a0 	.word	0x200000a0

08007868 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007868:	b480      	push	{r7}
 800786a:	b083      	sub	sp, #12
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2243      	movs	r2, #67	@ 0x43
 8007874:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007876:	4b03      	ldr	r3, [pc, #12]	@ (8007884 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007878:	4618      	mov	r0, r3
 800787a:	370c      	adds	r7, #12
 800787c:	46bd      	mov	sp, r7
 800787e:	bc80      	pop	{r7}
 8007880:	4770      	bx	lr
 8007882:	bf00      	nop
 8007884:	2000005c 	.word	0x2000005c

08007888 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007888:	b480      	push	{r7}
 800788a:	b083      	sub	sp, #12
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2243      	movs	r2, #67	@ 0x43
 8007894:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007896:	4b03      	ldr	r3, [pc, #12]	@ (80078a4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007898:	4618      	mov	r0, r3
 800789a:	370c      	adds	r7, #12
 800789c:	46bd      	mov	sp, r7
 800789e:	bc80      	pop	{r7}
 80078a0:	4770      	bx	lr
 80078a2:	bf00      	nop
 80078a4:	200000e4 	.word	0x200000e4

080078a8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80078a8:	b480      	push	{r7}
 80078aa:	b083      	sub	sp, #12
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	220a      	movs	r2, #10
 80078b4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80078b6:	4b03      	ldr	r3, [pc, #12]	@ (80078c4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80078b8:	4618      	mov	r0, r3
 80078ba:	370c      	adds	r7, #12
 80078bc:	46bd      	mov	sp, r7
 80078be:	bc80      	pop	{r7}
 80078c0:	4770      	bx	lr
 80078c2:	bf00      	nop
 80078c4:	20000018 	.word	0x20000018

080078c8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80078c8:	b480      	push	{r7}
 80078ca:	b085      	sub	sp, #20
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80078d2:	2302      	movs	r3, #2
 80078d4:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d005      	beq.n	80078e8 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	683a      	ldr	r2, [r7, #0]
 80078e0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 80078e4:	2300      	movs	r3, #0
 80078e6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80078e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3714      	adds	r7, #20
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bc80      	pop	{r7}
 80078f2:	4770      	bx	lr

080078f4 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80078f4:	b480      	push	{r7}
 80078f6:	b087      	sub	sp, #28
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	60f8      	str	r0, [r7, #12]
 80078fc:	60b9      	str	r1, [r7, #8]
 80078fe:	4613      	mov	r3, r2
 8007900:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007908:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	68ba      	ldr	r2, [r7, #8]
 800790e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007912:	88fa      	ldrh	r2, [r7, #6]
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 800791a:	2300      	movs	r3, #0
}
 800791c:	4618      	mov	r0, r3
 800791e:	371c      	adds	r7, #28
 8007920:	46bd      	mov	sp, r7
 8007922:	bc80      	pop	{r7}
 8007924:	4770      	bx	lr

08007926 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007926:	b480      	push	{r7}
 8007928:	b085      	sub	sp, #20
 800792a:	af00      	add	r7, sp, #0
 800792c:	6078      	str	r0, [r7, #4]
 800792e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007936:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	683a      	ldr	r2, [r7, #0]
 800793c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8007940:	2300      	movs	r3, #0
}
 8007942:	4618      	mov	r0, r3
 8007944:	3714      	adds	r7, #20
 8007946:	46bd      	mov	sp, r7
 8007948:	bc80      	pop	{r7}
 800794a:	4770      	bx	lr

0800794c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b084      	sub	sp, #16
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800795a:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007962:	2b00      	cmp	r3, #0
 8007964:	d017      	beq.n	8007996 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	7c1b      	ldrb	r3, [r3, #16]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d109      	bne.n	8007982 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007974:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007978:	2101      	movs	r1, #1
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	f001 fc8a 	bl	8009294 <USBD_LL_PrepareReceive>
 8007980:	e007      	b.n	8007992 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007988:	2340      	movs	r3, #64	@ 0x40
 800798a:	2101      	movs	r1, #1
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f001 fc81 	bl	8009294 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007992:	2300      	movs	r3, #0
 8007994:	e000      	b.n	8007998 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8007996:	2302      	movs	r3, #2
  }
}
 8007998:	4618      	mov	r0, r3
 800799a:	3710      	adds	r7, #16
 800799c:	46bd      	mov	sp, r7
 800799e:	bd80      	pop	{r7, pc}

080079a0 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b084      	sub	sp, #16
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	60f8      	str	r0, [r7, #12]
 80079a8:	60b9      	str	r1, [r7, #8]
 80079aa:	4613      	mov	r3, r2
 80079ac:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d101      	bne.n	80079b8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80079b4:	2302      	movs	r3, #2
 80079b6:	e01a      	b.n	80079ee <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d003      	beq.n	80079ca <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2200      	movs	r2, #0
 80079c6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d003      	beq.n	80079d8 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	68ba      	ldr	r2, [r7, #8]
 80079d4:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	2201      	movs	r2, #1
 80079dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	79fa      	ldrb	r2, [r7, #7]
 80079e4:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80079e6:	68f8      	ldr	r0, [r7, #12]
 80079e8:	f001 faee 	bl	8008fc8 <USBD_LL_Init>

  return USBD_OK;
 80079ec:	2300      	movs	r3, #0
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3710      	adds	r7, #16
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}

080079f6 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80079f6:	b480      	push	{r7}
 80079f8:	b085      	sub	sp, #20
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	6078      	str	r0, [r7, #4]
 80079fe:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007a00:	2300      	movs	r3, #0
 8007a02:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d006      	beq.n	8007a18 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	683a      	ldr	r2, [r7, #0]
 8007a0e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8007a12:	2300      	movs	r3, #0
 8007a14:	73fb      	strb	r3, [r7, #15]
 8007a16:	e001      	b.n	8007a1c <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007a18:	2302      	movs	r3, #2
 8007a1a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3714      	adds	r7, #20
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bc80      	pop	{r7}
 8007a26:	4770      	bx	lr

08007a28 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b082      	sub	sp, #8
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f001 fb23 	bl	800907c <USBD_LL_Start>

  return USBD_OK;
 8007a36:	2300      	movs	r3, #0
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3708      	adds	r7, #8
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}

08007a40 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b083      	sub	sp, #12
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007a48:	2300      	movs	r3, #0
}
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	370c      	adds	r7, #12
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bc80      	pop	{r7}
 8007a52:	4770      	bx	lr

08007a54 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b084      	sub	sp, #16
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
 8007a5c:	460b      	mov	r3, r1
 8007a5e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007a60:	2302      	movs	r3, #2
 8007a62:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d00c      	beq.n	8007a88 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	78fa      	ldrb	r2, [r7, #3]
 8007a78:	4611      	mov	r1, r2
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	4798      	blx	r3
 8007a7e:	4603      	mov	r3, r0
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d101      	bne.n	8007a88 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007a84:	2300      	movs	r3, #0
 8007a86:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	3710      	adds	r7, #16
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd80      	pop	{r7, pc}

08007a92 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007a92:	b580      	push	{r7, lr}
 8007a94:	b082      	sub	sp, #8
 8007a96:	af00      	add	r7, sp, #0
 8007a98:	6078      	str	r0, [r7, #4]
 8007a9a:	460b      	mov	r3, r1
 8007a9c:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007aa4:	685b      	ldr	r3, [r3, #4]
 8007aa6:	78fa      	ldrb	r2, [r7, #3]
 8007aa8:	4611      	mov	r1, r2
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	4798      	blx	r3

  return USBD_OK;
 8007aae:	2300      	movs	r3, #0
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	3708      	adds	r7, #8
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}

08007ab8 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b082      	sub	sp, #8
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
 8007ac0:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007ac8:	6839      	ldr	r1, [r7, #0]
 8007aca:	4618      	mov	r0, r3
 8007acc:	f000 fed7 	bl	800887e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007ade:	461a      	mov	r2, r3
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8007aec:	f003 031f 	and.w	r3, r3, #31
 8007af0:	2b02      	cmp	r3, #2
 8007af2:	d016      	beq.n	8007b22 <USBD_LL_SetupStage+0x6a>
 8007af4:	2b02      	cmp	r3, #2
 8007af6:	d81c      	bhi.n	8007b32 <USBD_LL_SetupStage+0x7a>
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d002      	beq.n	8007b02 <USBD_LL_SetupStage+0x4a>
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	d008      	beq.n	8007b12 <USBD_LL_SetupStage+0x5a>
 8007b00:	e017      	b.n	8007b32 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007b08:	4619      	mov	r1, r3
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f000 f9ca 	bl	8007ea4 <USBD_StdDevReq>
      break;
 8007b10:	e01a      	b.n	8007b48 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007b18:	4619      	mov	r1, r3
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f000 fa2c 	bl	8007f78 <USBD_StdItfReq>
      break;
 8007b20:	e012      	b.n	8007b48 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007b28:	4619      	mov	r1, r3
 8007b2a:	6878      	ldr	r0, [r7, #4]
 8007b2c:	f000 fa6c 	bl	8008008 <USBD_StdEPReq>
      break;
 8007b30:	e00a      	b.n	8007b48 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8007b38:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007b3c:	b2db      	uxtb	r3, r3
 8007b3e:	4619      	mov	r1, r3
 8007b40:	6878      	ldr	r0, [r7, #4]
 8007b42:	f001 fafb 	bl	800913c <USBD_LL_StallEP>
      break;
 8007b46:	bf00      	nop
  }

  return USBD_OK;
 8007b48:	2300      	movs	r3, #0
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	3708      	adds	r7, #8
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bd80      	pop	{r7, pc}

08007b52 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007b52:	b580      	push	{r7, lr}
 8007b54:	b086      	sub	sp, #24
 8007b56:	af00      	add	r7, sp, #0
 8007b58:	60f8      	str	r0, [r7, #12]
 8007b5a:	460b      	mov	r3, r1
 8007b5c:	607a      	str	r2, [r7, #4]
 8007b5e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007b60:	7afb      	ldrb	r3, [r7, #11]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d14b      	bne.n	8007bfe <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007b6c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007b74:	2b03      	cmp	r3, #3
 8007b76:	d134      	bne.n	8007be2 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8007b78:	697b      	ldr	r3, [r7, #20]
 8007b7a:	68da      	ldr	r2, [r3, #12]
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	691b      	ldr	r3, [r3, #16]
 8007b80:	429a      	cmp	r2, r3
 8007b82:	d919      	bls.n	8007bb8 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	68da      	ldr	r2, [r3, #12]
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	691b      	ldr	r3, [r3, #16]
 8007b8c:	1ad2      	subs	r2, r2, r3
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007b92:	697b      	ldr	r3, [r7, #20]
 8007b94:	68da      	ldr	r2, [r3, #12]
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	d203      	bcs.n	8007ba6 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8007ba2:	b29b      	uxth	r3, r3
 8007ba4:	e002      	b.n	8007bac <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007baa:	b29b      	uxth	r3, r3
 8007bac:	461a      	mov	r2, r3
 8007bae:	6879      	ldr	r1, [r7, #4]
 8007bb0:	68f8      	ldr	r0, [r7, #12]
 8007bb2:	f000 ff53 	bl	8008a5c <USBD_CtlContinueRx>
 8007bb6:	e038      	b.n	8007c2a <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007bbe:	691b      	ldr	r3, [r3, #16]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d00a      	beq.n	8007bda <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007bca:	2b03      	cmp	r3, #3
 8007bcc:	d105      	bne.n	8007bda <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007bd4:	691b      	ldr	r3, [r3, #16]
 8007bd6:	68f8      	ldr	r0, [r7, #12]
 8007bd8:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8007bda:	68f8      	ldr	r0, [r7, #12]
 8007bdc:	f000 ff50 	bl	8008a80 <USBD_CtlSendStatus>
 8007be0:	e023      	b.n	8007c2a <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007be8:	2b05      	cmp	r3, #5
 8007bea:	d11e      	bne.n	8007c2a <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8007bf4:	2100      	movs	r1, #0
 8007bf6:	68f8      	ldr	r0, [r7, #12]
 8007bf8:	f001 faa0 	bl	800913c <USBD_LL_StallEP>
 8007bfc:	e015      	b.n	8007c2a <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c04:	699b      	ldr	r3, [r3, #24]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d00d      	beq.n	8007c26 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8007c10:	2b03      	cmp	r3, #3
 8007c12:	d108      	bne.n	8007c26 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c1a:	699b      	ldr	r3, [r3, #24]
 8007c1c:	7afa      	ldrb	r2, [r7, #11]
 8007c1e:	4611      	mov	r1, r2
 8007c20:	68f8      	ldr	r0, [r7, #12]
 8007c22:	4798      	blx	r3
 8007c24:	e001      	b.n	8007c2a <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007c26:	2302      	movs	r3, #2
 8007c28:	e000      	b.n	8007c2c <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8007c2a:	2300      	movs	r3, #0
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	3718      	adds	r7, #24
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bd80      	pop	{r7, pc}

08007c34 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b086      	sub	sp, #24
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	60f8      	str	r0, [r7, #12]
 8007c3c:	460b      	mov	r3, r1
 8007c3e:	607a      	str	r2, [r7, #4]
 8007c40:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007c42:	7afb      	ldrb	r3, [r7, #11]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d17f      	bne.n	8007d48 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	3314      	adds	r3, #20
 8007c4c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007c54:	2b02      	cmp	r3, #2
 8007c56:	d15c      	bne.n	8007d12 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	68da      	ldr	r2, [r3, #12]
 8007c5c:	697b      	ldr	r3, [r7, #20]
 8007c5e:	691b      	ldr	r3, [r3, #16]
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d915      	bls.n	8007c90 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8007c64:	697b      	ldr	r3, [r7, #20]
 8007c66:	68da      	ldr	r2, [r3, #12]
 8007c68:	697b      	ldr	r3, [r7, #20]
 8007c6a:	691b      	ldr	r3, [r3, #16]
 8007c6c:	1ad2      	subs	r2, r2, r3
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	68db      	ldr	r3, [r3, #12]
 8007c76:	b29b      	uxth	r3, r3
 8007c78:	461a      	mov	r2, r3
 8007c7a:	6879      	ldr	r1, [r7, #4]
 8007c7c:	68f8      	ldr	r0, [r7, #12]
 8007c7e:	f000 febd 	bl	80089fc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007c82:	2300      	movs	r3, #0
 8007c84:	2200      	movs	r2, #0
 8007c86:	2100      	movs	r1, #0
 8007c88:	68f8      	ldr	r0, [r7, #12]
 8007c8a:	f001 fb03 	bl	8009294 <USBD_LL_PrepareReceive>
 8007c8e:	e04e      	b.n	8007d2e <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007c90:	697b      	ldr	r3, [r7, #20]
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	697a      	ldr	r2, [r7, #20]
 8007c96:	6912      	ldr	r2, [r2, #16]
 8007c98:	fbb3 f1f2 	udiv	r1, r3, r2
 8007c9c:	fb01 f202 	mul.w	r2, r1, r2
 8007ca0:	1a9b      	subs	r3, r3, r2
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d11c      	bne.n	8007ce0 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	689a      	ldr	r2, [r3, #8]
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007cae:	429a      	cmp	r2, r3
 8007cb0:	d316      	bcc.n	8007ce0 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	689a      	ldr	r2, [r3, #8]
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007cbc:	429a      	cmp	r2, r3
 8007cbe:	d20f      	bcs.n	8007ce0 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	2100      	movs	r1, #0
 8007cc4:	68f8      	ldr	r0, [r7, #12]
 8007cc6:	f000 fe99 	bl	80089fc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	2100      	movs	r1, #0
 8007cd8:	68f8      	ldr	r0, [r7, #12]
 8007cda:	f001 fadb 	bl	8009294 <USBD_LL_PrepareReceive>
 8007cde:	e026      	b.n	8007d2e <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d00a      	beq.n	8007d02 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007cf2:	2b03      	cmp	r3, #3
 8007cf4:	d105      	bne.n	8007d02 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007cfc:	68db      	ldr	r3, [r3, #12]
 8007cfe:	68f8      	ldr	r0, [r7, #12]
 8007d00:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8007d02:	2180      	movs	r1, #128	@ 0x80
 8007d04:	68f8      	ldr	r0, [r7, #12]
 8007d06:	f001 fa19 	bl	800913c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007d0a:	68f8      	ldr	r0, [r7, #12]
 8007d0c:	f000 fecb 	bl	8008aa6 <USBD_CtlReceiveStatus>
 8007d10:	e00d      	b.n	8007d2e <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007d18:	2b04      	cmp	r3, #4
 8007d1a:	d004      	beq.n	8007d26 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d103      	bne.n	8007d2e <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007d26:	2180      	movs	r1, #128	@ 0x80
 8007d28:	68f8      	ldr	r0, [r7, #12]
 8007d2a:	f001 fa07 	bl	800913c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007d34:	2b01      	cmp	r3, #1
 8007d36:	d11d      	bne.n	8007d74 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8007d38:	68f8      	ldr	r0, [r7, #12]
 8007d3a:	f7ff fe81 	bl	8007a40 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2200      	movs	r2, #0
 8007d42:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007d46:	e015      	b.n	8007d74 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d4e:	695b      	ldr	r3, [r3, #20]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d00d      	beq.n	8007d70 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8007d5a:	2b03      	cmp	r3, #3
 8007d5c:	d108      	bne.n	8007d70 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d64:	695b      	ldr	r3, [r3, #20]
 8007d66:	7afa      	ldrb	r2, [r7, #11]
 8007d68:	4611      	mov	r1, r2
 8007d6a:	68f8      	ldr	r0, [r7, #12]
 8007d6c:	4798      	blx	r3
 8007d6e:	e001      	b.n	8007d74 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007d70:	2302      	movs	r3, #2
 8007d72:	e000      	b.n	8007d76 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8007d74:	2300      	movs	r3, #0
}
 8007d76:	4618      	mov	r0, r3
 8007d78:	3718      	adds	r7, #24
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bd80      	pop	{r7, pc}

08007d7e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007d7e:	b580      	push	{r7, lr}
 8007d80:	b082      	sub	sp, #8
 8007d82:	af00      	add	r7, sp, #0
 8007d84:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007d86:	2340      	movs	r3, #64	@ 0x40
 8007d88:	2200      	movs	r2, #0
 8007d8a:	2100      	movs	r1, #0
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	f001 f990 	bl	80090b2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2201      	movs	r2, #1
 8007d96:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2240      	movs	r2, #64	@ 0x40
 8007d9e:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007da2:	2340      	movs	r3, #64	@ 0x40
 8007da4:	2200      	movs	r2, #0
 8007da6:	2180      	movs	r1, #128	@ 0x80
 8007da8:	6878      	ldr	r0, [r7, #4]
 8007daa:	f001 f982 	bl	80090b2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2201      	movs	r2, #1
 8007db2:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2240      	movs	r2, #64	@ 0x40
 8007db8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2201      	movs	r2, #1
 8007dbe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d009      	beq.n	8007df6 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007de8:	685b      	ldr	r3, [r3, #4]
 8007dea:	687a      	ldr	r2, [r7, #4]
 8007dec:	6852      	ldr	r2, [r2, #4]
 8007dee:	b2d2      	uxtb	r2, r2
 8007df0:	4611      	mov	r1, r2
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	4798      	blx	r3
  }

  return USBD_OK;
 8007df6:	2300      	movs	r3, #0
}
 8007df8:	4618      	mov	r0, r3
 8007dfa:	3708      	adds	r7, #8
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bd80      	pop	{r7, pc}

08007e00 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b083      	sub	sp, #12
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
 8007e08:	460b      	mov	r3, r1
 8007e0a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	78fa      	ldrb	r2, [r7, #3]
 8007e10:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007e12:	2300      	movs	r3, #0
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	370c      	adds	r7, #12
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bc80      	pop	{r7}
 8007e1c:	4770      	bx	lr

08007e1e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007e1e:	b480      	push	{r7}
 8007e20:	b083      	sub	sp, #12
 8007e22:	af00      	add	r7, sp, #0
 8007e24:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2204      	movs	r2, #4
 8007e36:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007e3a:	2300      	movs	r3, #0
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	370c      	adds	r7, #12
 8007e40:	46bd      	mov	sp, r7
 8007e42:	bc80      	pop	{r7}
 8007e44:	4770      	bx	lr

08007e46 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007e46:	b480      	push	{r7}
 8007e48:	b083      	sub	sp, #12
 8007e4a:	af00      	add	r7, sp, #0
 8007e4c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e54:	2b04      	cmp	r3, #4
 8007e56:	d105      	bne.n	8007e64 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007e64:	2300      	movs	r3, #0
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	370c      	adds	r7, #12
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bc80      	pop	{r7}
 8007e6e:	4770      	bx	lr

08007e70 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b082      	sub	sp, #8
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e7e:	2b03      	cmp	r3, #3
 8007e80:	d10b      	bne.n	8007e9a <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e88:	69db      	ldr	r3, [r3, #28]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d005      	beq.n	8007e9a <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e94:	69db      	ldr	r3, [r3, #28]
 8007e96:	6878      	ldr	r0, [r7, #4]
 8007e98:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007e9a:	2300      	movs	r3, #0
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	3708      	adds	r7, #8
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}

08007ea4 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b084      	sub	sp, #16
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
 8007eac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007eae:	2300      	movs	r3, #0
 8007eb0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	781b      	ldrb	r3, [r3, #0]
 8007eb6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007eba:	2b40      	cmp	r3, #64	@ 0x40
 8007ebc:	d005      	beq.n	8007eca <USBD_StdDevReq+0x26>
 8007ebe:	2b40      	cmp	r3, #64	@ 0x40
 8007ec0:	d84f      	bhi.n	8007f62 <USBD_StdDevReq+0xbe>
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d009      	beq.n	8007eda <USBD_StdDevReq+0x36>
 8007ec6:	2b20      	cmp	r3, #32
 8007ec8:	d14b      	bne.n	8007f62 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	6839      	ldr	r1, [r7, #0]
 8007ed4:	6878      	ldr	r0, [r7, #4]
 8007ed6:	4798      	blx	r3
      break;
 8007ed8:	e048      	b.n	8007f6c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	785b      	ldrb	r3, [r3, #1]
 8007ede:	2b09      	cmp	r3, #9
 8007ee0:	d839      	bhi.n	8007f56 <USBD_StdDevReq+0xb2>
 8007ee2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ee8 <USBD_StdDevReq+0x44>)
 8007ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ee8:	08007f39 	.word	0x08007f39
 8007eec:	08007f4d 	.word	0x08007f4d
 8007ef0:	08007f57 	.word	0x08007f57
 8007ef4:	08007f43 	.word	0x08007f43
 8007ef8:	08007f57 	.word	0x08007f57
 8007efc:	08007f1b 	.word	0x08007f1b
 8007f00:	08007f11 	.word	0x08007f11
 8007f04:	08007f57 	.word	0x08007f57
 8007f08:	08007f2f 	.word	0x08007f2f
 8007f0c:	08007f25 	.word	0x08007f25
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007f10:	6839      	ldr	r1, [r7, #0]
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f000 f9dc 	bl	80082d0 <USBD_GetDescriptor>
          break;
 8007f18:	e022      	b.n	8007f60 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007f1a:	6839      	ldr	r1, [r7, #0]
 8007f1c:	6878      	ldr	r0, [r7, #4]
 8007f1e:	f000 fb3f 	bl	80085a0 <USBD_SetAddress>
          break;
 8007f22:	e01d      	b.n	8007f60 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8007f24:	6839      	ldr	r1, [r7, #0]
 8007f26:	6878      	ldr	r0, [r7, #4]
 8007f28:	f000 fb7e 	bl	8008628 <USBD_SetConfig>
          break;
 8007f2c:	e018      	b.n	8007f60 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007f2e:	6839      	ldr	r1, [r7, #0]
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	f000 fc07 	bl	8008744 <USBD_GetConfig>
          break;
 8007f36:	e013      	b.n	8007f60 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007f38:	6839      	ldr	r1, [r7, #0]
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f000 fc37 	bl	80087ae <USBD_GetStatus>
          break;
 8007f40:	e00e      	b.n	8007f60 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007f42:	6839      	ldr	r1, [r7, #0]
 8007f44:	6878      	ldr	r0, [r7, #4]
 8007f46:	f000 fc65 	bl	8008814 <USBD_SetFeature>
          break;
 8007f4a:	e009      	b.n	8007f60 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007f4c:	6839      	ldr	r1, [r7, #0]
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f000 fc74 	bl	800883c <USBD_ClrFeature>
          break;
 8007f54:	e004      	b.n	8007f60 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8007f56:	6839      	ldr	r1, [r7, #0]
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f000 fcc9 	bl	80088f0 <USBD_CtlError>
          break;
 8007f5e:	bf00      	nop
      }
      break;
 8007f60:	e004      	b.n	8007f6c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8007f62:	6839      	ldr	r1, [r7, #0]
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f000 fcc3 	bl	80088f0 <USBD_CtlError>
      break;
 8007f6a:	bf00      	nop
  }

  return ret;
 8007f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f6e:	4618      	mov	r0, r3
 8007f70:	3710      	adds	r7, #16
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}
 8007f76:	bf00      	nop

08007f78 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b084      	sub	sp, #16
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
 8007f80:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f82:	2300      	movs	r3, #0
 8007f84:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	781b      	ldrb	r3, [r3, #0]
 8007f8a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007f8e:	2b40      	cmp	r3, #64	@ 0x40
 8007f90:	d005      	beq.n	8007f9e <USBD_StdItfReq+0x26>
 8007f92:	2b40      	cmp	r3, #64	@ 0x40
 8007f94:	d82e      	bhi.n	8007ff4 <USBD_StdItfReq+0x7c>
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d001      	beq.n	8007f9e <USBD_StdItfReq+0x26>
 8007f9a:	2b20      	cmp	r3, #32
 8007f9c:	d12a      	bne.n	8007ff4 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007fa4:	3b01      	subs	r3, #1
 8007fa6:	2b02      	cmp	r3, #2
 8007fa8:	d81d      	bhi.n	8007fe6 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	889b      	ldrh	r3, [r3, #4]
 8007fae:	b2db      	uxtb	r3, r3
 8007fb0:	2b01      	cmp	r3, #1
 8007fb2:	d813      	bhi.n	8007fdc <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007fba:	689b      	ldr	r3, [r3, #8]
 8007fbc:	6839      	ldr	r1, [r7, #0]
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	4798      	blx	r3
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	88db      	ldrh	r3, [r3, #6]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d110      	bne.n	8007ff0 <USBD_StdItfReq+0x78>
 8007fce:	7bfb      	ldrb	r3, [r7, #15]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d10d      	bne.n	8007ff0 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f000 fd53 	bl	8008a80 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007fda:	e009      	b.n	8007ff0 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8007fdc:	6839      	ldr	r1, [r7, #0]
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f000 fc86 	bl	80088f0 <USBD_CtlError>
          break;
 8007fe4:	e004      	b.n	8007ff0 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8007fe6:	6839      	ldr	r1, [r7, #0]
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f000 fc81 	bl	80088f0 <USBD_CtlError>
          break;
 8007fee:	e000      	b.n	8007ff2 <USBD_StdItfReq+0x7a>
          break;
 8007ff0:	bf00      	nop
      }
      break;
 8007ff2:	e004      	b.n	8007ffe <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8007ff4:	6839      	ldr	r1, [r7, #0]
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f000 fc7a 	bl	80088f0 <USBD_CtlError>
      break;
 8007ffc:	bf00      	nop
  }

  return USBD_OK;
 8007ffe:	2300      	movs	r3, #0
}
 8008000:	4618      	mov	r0, r3
 8008002:	3710      	adds	r7, #16
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}

08008008 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b084      	sub	sp, #16
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
 8008010:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008012:	2300      	movs	r3, #0
 8008014:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	889b      	ldrh	r3, [r3, #4]
 800801a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	781b      	ldrb	r3, [r3, #0]
 8008020:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008024:	2b40      	cmp	r3, #64	@ 0x40
 8008026:	d007      	beq.n	8008038 <USBD_StdEPReq+0x30>
 8008028:	2b40      	cmp	r3, #64	@ 0x40
 800802a:	f200 8146 	bhi.w	80082ba <USBD_StdEPReq+0x2b2>
 800802e:	2b00      	cmp	r3, #0
 8008030:	d00a      	beq.n	8008048 <USBD_StdEPReq+0x40>
 8008032:	2b20      	cmp	r3, #32
 8008034:	f040 8141 	bne.w	80082ba <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800803e:	689b      	ldr	r3, [r3, #8]
 8008040:	6839      	ldr	r1, [r7, #0]
 8008042:	6878      	ldr	r0, [r7, #4]
 8008044:	4798      	blx	r3
      break;
 8008046:	e13d      	b.n	80082c4 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	781b      	ldrb	r3, [r3, #0]
 800804c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008050:	2b20      	cmp	r3, #32
 8008052:	d10a      	bne.n	800806a <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800805a:	689b      	ldr	r3, [r3, #8]
 800805c:	6839      	ldr	r1, [r7, #0]
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	4798      	blx	r3
 8008062:	4603      	mov	r3, r0
 8008064:	73fb      	strb	r3, [r7, #15]

        return ret;
 8008066:	7bfb      	ldrb	r3, [r7, #15]
 8008068:	e12d      	b.n	80082c6 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	785b      	ldrb	r3, [r3, #1]
 800806e:	2b03      	cmp	r3, #3
 8008070:	d007      	beq.n	8008082 <USBD_StdEPReq+0x7a>
 8008072:	2b03      	cmp	r3, #3
 8008074:	f300 811b 	bgt.w	80082ae <USBD_StdEPReq+0x2a6>
 8008078:	2b00      	cmp	r3, #0
 800807a:	d072      	beq.n	8008162 <USBD_StdEPReq+0x15a>
 800807c:	2b01      	cmp	r3, #1
 800807e:	d03a      	beq.n	80080f6 <USBD_StdEPReq+0xee>
 8008080:	e115      	b.n	80082ae <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008088:	2b02      	cmp	r3, #2
 800808a:	d002      	beq.n	8008092 <USBD_StdEPReq+0x8a>
 800808c:	2b03      	cmp	r3, #3
 800808e:	d015      	beq.n	80080bc <USBD_StdEPReq+0xb4>
 8008090:	e02b      	b.n	80080ea <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008092:	7bbb      	ldrb	r3, [r7, #14]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d00c      	beq.n	80080b2 <USBD_StdEPReq+0xaa>
 8008098:	7bbb      	ldrb	r3, [r7, #14]
 800809a:	2b80      	cmp	r3, #128	@ 0x80
 800809c:	d009      	beq.n	80080b2 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800809e:	7bbb      	ldrb	r3, [r7, #14]
 80080a0:	4619      	mov	r1, r3
 80080a2:	6878      	ldr	r0, [r7, #4]
 80080a4:	f001 f84a 	bl	800913c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80080a8:	2180      	movs	r1, #128	@ 0x80
 80080aa:	6878      	ldr	r0, [r7, #4]
 80080ac:	f001 f846 	bl	800913c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80080b0:	e020      	b.n	80080f4 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80080b2:	6839      	ldr	r1, [r7, #0]
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f000 fc1b 	bl	80088f0 <USBD_CtlError>
              break;
 80080ba:	e01b      	b.n	80080f4 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	885b      	ldrh	r3, [r3, #2]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d10e      	bne.n	80080e2 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80080c4:	7bbb      	ldrb	r3, [r7, #14]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d00b      	beq.n	80080e2 <USBD_StdEPReq+0xda>
 80080ca:	7bbb      	ldrb	r3, [r7, #14]
 80080cc:	2b80      	cmp	r3, #128	@ 0x80
 80080ce:	d008      	beq.n	80080e2 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	88db      	ldrh	r3, [r3, #6]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d104      	bne.n	80080e2 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80080d8:	7bbb      	ldrb	r3, [r7, #14]
 80080da:	4619      	mov	r1, r3
 80080dc:	6878      	ldr	r0, [r7, #4]
 80080de:	f001 f82d 	bl	800913c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f000 fccc 	bl	8008a80 <USBD_CtlSendStatus>

              break;
 80080e8:	e004      	b.n	80080f4 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80080ea:	6839      	ldr	r1, [r7, #0]
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f000 fbff 	bl	80088f0 <USBD_CtlError>
              break;
 80080f2:	bf00      	nop
          }
          break;
 80080f4:	e0e0      	b.n	80082b8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080fc:	2b02      	cmp	r3, #2
 80080fe:	d002      	beq.n	8008106 <USBD_StdEPReq+0xfe>
 8008100:	2b03      	cmp	r3, #3
 8008102:	d015      	beq.n	8008130 <USBD_StdEPReq+0x128>
 8008104:	e026      	b.n	8008154 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008106:	7bbb      	ldrb	r3, [r7, #14]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d00c      	beq.n	8008126 <USBD_StdEPReq+0x11e>
 800810c:	7bbb      	ldrb	r3, [r7, #14]
 800810e:	2b80      	cmp	r3, #128	@ 0x80
 8008110:	d009      	beq.n	8008126 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008112:	7bbb      	ldrb	r3, [r7, #14]
 8008114:	4619      	mov	r1, r3
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f001 f810 	bl	800913c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800811c:	2180      	movs	r1, #128	@ 0x80
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f001 f80c 	bl	800913c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008124:	e01c      	b.n	8008160 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8008126:	6839      	ldr	r1, [r7, #0]
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f000 fbe1 	bl	80088f0 <USBD_CtlError>
              break;
 800812e:	e017      	b.n	8008160 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	885b      	ldrh	r3, [r3, #2]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d112      	bne.n	800815e <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008138:	7bbb      	ldrb	r3, [r7, #14]
 800813a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800813e:	2b00      	cmp	r3, #0
 8008140:	d004      	beq.n	800814c <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008142:	7bbb      	ldrb	r3, [r7, #14]
 8008144:	4619      	mov	r1, r3
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	f001 f817 	bl	800917a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800814c:	6878      	ldr	r0, [r7, #4]
 800814e:	f000 fc97 	bl	8008a80 <USBD_CtlSendStatus>
              }
              break;
 8008152:	e004      	b.n	800815e <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8008154:	6839      	ldr	r1, [r7, #0]
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f000 fbca 	bl	80088f0 <USBD_CtlError>
              break;
 800815c:	e000      	b.n	8008160 <USBD_StdEPReq+0x158>
              break;
 800815e:	bf00      	nop
          }
          break;
 8008160:	e0aa      	b.n	80082b8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008168:	2b02      	cmp	r3, #2
 800816a:	d002      	beq.n	8008172 <USBD_StdEPReq+0x16a>
 800816c:	2b03      	cmp	r3, #3
 800816e:	d032      	beq.n	80081d6 <USBD_StdEPReq+0x1ce>
 8008170:	e097      	b.n	80082a2 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008172:	7bbb      	ldrb	r3, [r7, #14]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d007      	beq.n	8008188 <USBD_StdEPReq+0x180>
 8008178:	7bbb      	ldrb	r3, [r7, #14]
 800817a:	2b80      	cmp	r3, #128	@ 0x80
 800817c:	d004      	beq.n	8008188 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800817e:	6839      	ldr	r1, [r7, #0]
 8008180:	6878      	ldr	r0, [r7, #4]
 8008182:	f000 fbb5 	bl	80088f0 <USBD_CtlError>
                break;
 8008186:	e091      	b.n	80082ac <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008188:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800818c:	2b00      	cmp	r3, #0
 800818e:	da0b      	bge.n	80081a8 <USBD_StdEPReq+0x1a0>
 8008190:	7bbb      	ldrb	r3, [r7, #14]
 8008192:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008196:	4613      	mov	r3, r2
 8008198:	009b      	lsls	r3, r3, #2
 800819a:	4413      	add	r3, r2
 800819c:	009b      	lsls	r3, r3, #2
 800819e:	3310      	adds	r3, #16
 80081a0:	687a      	ldr	r2, [r7, #4]
 80081a2:	4413      	add	r3, r2
 80081a4:	3304      	adds	r3, #4
 80081a6:	e00b      	b.n	80081c0 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80081a8:	7bbb      	ldrb	r3, [r7, #14]
 80081aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80081ae:	4613      	mov	r3, r2
 80081b0:	009b      	lsls	r3, r3, #2
 80081b2:	4413      	add	r3, r2
 80081b4:	009b      	lsls	r3, r3, #2
 80081b6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80081ba:	687a      	ldr	r2, [r7, #4]
 80081bc:	4413      	add	r3, r2
 80081be:	3304      	adds	r3, #4
 80081c0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80081c2:	68bb      	ldr	r3, [r7, #8]
 80081c4:	2200      	movs	r2, #0
 80081c6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	2202      	movs	r2, #2
 80081cc:	4619      	mov	r1, r3
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f000 fbf8 	bl	80089c4 <USBD_CtlSendData>
              break;
 80081d4:	e06a      	b.n	80082ac <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80081d6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	da11      	bge.n	8008202 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80081de:	7bbb      	ldrb	r3, [r7, #14]
 80081e0:	f003 020f 	and.w	r2, r3, #15
 80081e4:	6879      	ldr	r1, [r7, #4]
 80081e6:	4613      	mov	r3, r2
 80081e8:	009b      	lsls	r3, r3, #2
 80081ea:	4413      	add	r3, r2
 80081ec:	009b      	lsls	r3, r3, #2
 80081ee:	440b      	add	r3, r1
 80081f0:	3318      	adds	r3, #24
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d117      	bne.n	8008228 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80081f8:	6839      	ldr	r1, [r7, #0]
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f000 fb78 	bl	80088f0 <USBD_CtlError>
                  break;
 8008200:	e054      	b.n	80082ac <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008202:	7bbb      	ldrb	r3, [r7, #14]
 8008204:	f003 020f 	and.w	r2, r3, #15
 8008208:	6879      	ldr	r1, [r7, #4]
 800820a:	4613      	mov	r3, r2
 800820c:	009b      	lsls	r3, r3, #2
 800820e:	4413      	add	r3, r2
 8008210:	009b      	lsls	r3, r3, #2
 8008212:	440b      	add	r3, r1
 8008214:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d104      	bne.n	8008228 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800821e:	6839      	ldr	r1, [r7, #0]
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	f000 fb65 	bl	80088f0 <USBD_CtlError>
                  break;
 8008226:	e041      	b.n	80082ac <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008228:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800822c:	2b00      	cmp	r3, #0
 800822e:	da0b      	bge.n	8008248 <USBD_StdEPReq+0x240>
 8008230:	7bbb      	ldrb	r3, [r7, #14]
 8008232:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008236:	4613      	mov	r3, r2
 8008238:	009b      	lsls	r3, r3, #2
 800823a:	4413      	add	r3, r2
 800823c:	009b      	lsls	r3, r3, #2
 800823e:	3310      	adds	r3, #16
 8008240:	687a      	ldr	r2, [r7, #4]
 8008242:	4413      	add	r3, r2
 8008244:	3304      	adds	r3, #4
 8008246:	e00b      	b.n	8008260 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008248:	7bbb      	ldrb	r3, [r7, #14]
 800824a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800824e:	4613      	mov	r3, r2
 8008250:	009b      	lsls	r3, r3, #2
 8008252:	4413      	add	r3, r2
 8008254:	009b      	lsls	r3, r3, #2
 8008256:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800825a:	687a      	ldr	r2, [r7, #4]
 800825c:	4413      	add	r3, r2
 800825e:	3304      	adds	r3, #4
 8008260:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008262:	7bbb      	ldrb	r3, [r7, #14]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d002      	beq.n	800826e <USBD_StdEPReq+0x266>
 8008268:	7bbb      	ldrb	r3, [r7, #14]
 800826a:	2b80      	cmp	r3, #128	@ 0x80
 800826c:	d103      	bne.n	8008276 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	2200      	movs	r2, #0
 8008272:	601a      	str	r2, [r3, #0]
 8008274:	e00e      	b.n	8008294 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8008276:	7bbb      	ldrb	r3, [r7, #14]
 8008278:	4619      	mov	r1, r3
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f000 ff9c 	bl	80091b8 <USBD_LL_IsStallEP>
 8008280:	4603      	mov	r3, r0
 8008282:	2b00      	cmp	r3, #0
 8008284:	d003      	beq.n	800828e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	2201      	movs	r2, #1
 800828a:	601a      	str	r2, [r3, #0]
 800828c:	e002      	b.n	8008294 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	2200      	movs	r2, #0
 8008292:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008294:	68bb      	ldr	r3, [r7, #8]
 8008296:	2202      	movs	r2, #2
 8008298:	4619      	mov	r1, r3
 800829a:	6878      	ldr	r0, [r7, #4]
 800829c:	f000 fb92 	bl	80089c4 <USBD_CtlSendData>
              break;
 80082a0:	e004      	b.n	80082ac <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 80082a2:	6839      	ldr	r1, [r7, #0]
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f000 fb23 	bl	80088f0 <USBD_CtlError>
              break;
 80082aa:	bf00      	nop
          }
          break;
 80082ac:	e004      	b.n	80082b8 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 80082ae:	6839      	ldr	r1, [r7, #0]
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f000 fb1d 	bl	80088f0 <USBD_CtlError>
          break;
 80082b6:	bf00      	nop
      }
      break;
 80082b8:	e004      	b.n	80082c4 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 80082ba:	6839      	ldr	r1, [r7, #0]
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f000 fb17 	bl	80088f0 <USBD_CtlError>
      break;
 80082c2:	bf00      	nop
  }

  return ret;
 80082c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3710      	adds	r7, #16
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}
	...

080082d0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b084      	sub	sp, #16
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
 80082d8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80082da:	2300      	movs	r3, #0
 80082dc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80082de:	2300      	movs	r3, #0
 80082e0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80082e2:	2300      	movs	r3, #0
 80082e4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	885b      	ldrh	r3, [r3, #2]
 80082ea:	0a1b      	lsrs	r3, r3, #8
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	3b01      	subs	r3, #1
 80082f0:	2b06      	cmp	r3, #6
 80082f2:	f200 8128 	bhi.w	8008546 <USBD_GetDescriptor+0x276>
 80082f6:	a201      	add	r2, pc, #4	@ (adr r2, 80082fc <USBD_GetDescriptor+0x2c>)
 80082f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082fc:	08008319 	.word	0x08008319
 8008300:	08008331 	.word	0x08008331
 8008304:	08008371 	.word	0x08008371
 8008308:	08008547 	.word	0x08008547
 800830c:	08008547 	.word	0x08008547
 8008310:	080084e7 	.word	0x080084e7
 8008314:	08008513 	.word	0x08008513
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	687a      	ldr	r2, [r7, #4]
 8008322:	7c12      	ldrb	r2, [r2, #16]
 8008324:	f107 0108 	add.w	r1, r7, #8
 8008328:	4610      	mov	r0, r2
 800832a:	4798      	blx	r3
 800832c:	60f8      	str	r0, [r7, #12]
      break;
 800832e:	e112      	b.n	8008556 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	7c1b      	ldrb	r3, [r3, #16]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d10d      	bne.n	8008354 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800833e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008340:	f107 0208 	add.w	r2, r7, #8
 8008344:	4610      	mov	r0, r2
 8008346:	4798      	blx	r3
 8008348:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	3301      	adds	r3, #1
 800834e:	2202      	movs	r2, #2
 8008350:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008352:	e100      	b.n	8008556 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800835a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800835c:	f107 0208 	add.w	r2, r7, #8
 8008360:	4610      	mov	r0, r2
 8008362:	4798      	blx	r3
 8008364:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	3301      	adds	r3, #1
 800836a:	2202      	movs	r2, #2
 800836c:	701a      	strb	r2, [r3, #0]
      break;
 800836e:	e0f2      	b.n	8008556 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	885b      	ldrh	r3, [r3, #2]
 8008374:	b2db      	uxtb	r3, r3
 8008376:	2b05      	cmp	r3, #5
 8008378:	f200 80ac 	bhi.w	80084d4 <USBD_GetDescriptor+0x204>
 800837c:	a201      	add	r2, pc, #4	@ (adr r2, 8008384 <USBD_GetDescriptor+0xb4>)
 800837e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008382:	bf00      	nop
 8008384:	0800839d 	.word	0x0800839d
 8008388:	080083d1 	.word	0x080083d1
 800838c:	08008405 	.word	0x08008405
 8008390:	08008439 	.word	0x08008439
 8008394:	0800846d 	.word	0x0800846d
 8008398:	080084a1 	.word	0x080084a1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d00b      	beq.n	80083c0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80083ae:	685b      	ldr	r3, [r3, #4]
 80083b0:	687a      	ldr	r2, [r7, #4]
 80083b2:	7c12      	ldrb	r2, [r2, #16]
 80083b4:	f107 0108 	add.w	r1, r7, #8
 80083b8:	4610      	mov	r0, r2
 80083ba:	4798      	blx	r3
 80083bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80083be:	e091      	b.n	80084e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80083c0:	6839      	ldr	r1, [r7, #0]
 80083c2:	6878      	ldr	r0, [r7, #4]
 80083c4:	f000 fa94 	bl	80088f0 <USBD_CtlError>
            err++;
 80083c8:	7afb      	ldrb	r3, [r7, #11]
 80083ca:	3301      	adds	r3, #1
 80083cc:	72fb      	strb	r3, [r7, #11]
          break;
 80083ce:	e089      	b.n	80084e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80083d6:	689b      	ldr	r3, [r3, #8]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d00b      	beq.n	80083f4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80083e2:	689b      	ldr	r3, [r3, #8]
 80083e4:	687a      	ldr	r2, [r7, #4]
 80083e6:	7c12      	ldrb	r2, [r2, #16]
 80083e8:	f107 0108 	add.w	r1, r7, #8
 80083ec:	4610      	mov	r0, r2
 80083ee:	4798      	blx	r3
 80083f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80083f2:	e077      	b.n	80084e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80083f4:	6839      	ldr	r1, [r7, #0]
 80083f6:	6878      	ldr	r0, [r7, #4]
 80083f8:	f000 fa7a 	bl	80088f0 <USBD_CtlError>
            err++;
 80083fc:	7afb      	ldrb	r3, [r7, #11]
 80083fe:	3301      	adds	r3, #1
 8008400:	72fb      	strb	r3, [r7, #11]
          break;
 8008402:	e06f      	b.n	80084e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800840a:	68db      	ldr	r3, [r3, #12]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d00b      	beq.n	8008428 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008416:	68db      	ldr	r3, [r3, #12]
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	7c12      	ldrb	r2, [r2, #16]
 800841c:	f107 0108 	add.w	r1, r7, #8
 8008420:	4610      	mov	r0, r2
 8008422:	4798      	blx	r3
 8008424:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008426:	e05d      	b.n	80084e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008428:	6839      	ldr	r1, [r7, #0]
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f000 fa60 	bl	80088f0 <USBD_CtlError>
            err++;
 8008430:	7afb      	ldrb	r3, [r7, #11]
 8008432:	3301      	adds	r3, #1
 8008434:	72fb      	strb	r3, [r7, #11]
          break;
 8008436:	e055      	b.n	80084e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800843e:	691b      	ldr	r3, [r3, #16]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d00b      	beq.n	800845c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800844a:	691b      	ldr	r3, [r3, #16]
 800844c:	687a      	ldr	r2, [r7, #4]
 800844e:	7c12      	ldrb	r2, [r2, #16]
 8008450:	f107 0108 	add.w	r1, r7, #8
 8008454:	4610      	mov	r0, r2
 8008456:	4798      	blx	r3
 8008458:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800845a:	e043      	b.n	80084e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800845c:	6839      	ldr	r1, [r7, #0]
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f000 fa46 	bl	80088f0 <USBD_CtlError>
            err++;
 8008464:	7afb      	ldrb	r3, [r7, #11]
 8008466:	3301      	adds	r3, #1
 8008468:	72fb      	strb	r3, [r7, #11]
          break;
 800846a:	e03b      	b.n	80084e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008472:	695b      	ldr	r3, [r3, #20]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d00b      	beq.n	8008490 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800847e:	695b      	ldr	r3, [r3, #20]
 8008480:	687a      	ldr	r2, [r7, #4]
 8008482:	7c12      	ldrb	r2, [r2, #16]
 8008484:	f107 0108 	add.w	r1, r7, #8
 8008488:	4610      	mov	r0, r2
 800848a:	4798      	blx	r3
 800848c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800848e:	e029      	b.n	80084e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008490:	6839      	ldr	r1, [r7, #0]
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f000 fa2c 	bl	80088f0 <USBD_CtlError>
            err++;
 8008498:	7afb      	ldrb	r3, [r7, #11]
 800849a:	3301      	adds	r3, #1
 800849c:	72fb      	strb	r3, [r7, #11]
          break;
 800849e:	e021      	b.n	80084e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80084a6:	699b      	ldr	r3, [r3, #24]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d00b      	beq.n	80084c4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80084b2:	699b      	ldr	r3, [r3, #24]
 80084b4:	687a      	ldr	r2, [r7, #4]
 80084b6:	7c12      	ldrb	r2, [r2, #16]
 80084b8:	f107 0108 	add.w	r1, r7, #8
 80084bc:	4610      	mov	r0, r2
 80084be:	4798      	blx	r3
 80084c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80084c2:	e00f      	b.n	80084e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80084c4:	6839      	ldr	r1, [r7, #0]
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f000 fa12 	bl	80088f0 <USBD_CtlError>
            err++;
 80084cc:	7afb      	ldrb	r3, [r7, #11]
 80084ce:	3301      	adds	r3, #1
 80084d0:	72fb      	strb	r3, [r7, #11]
          break;
 80084d2:	e007      	b.n	80084e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80084d4:	6839      	ldr	r1, [r7, #0]
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f000 fa0a 	bl	80088f0 <USBD_CtlError>
          err++;
 80084dc:	7afb      	ldrb	r3, [r7, #11]
 80084de:	3301      	adds	r3, #1
 80084e0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80084e2:	e038      	b.n	8008556 <USBD_GetDescriptor+0x286>
 80084e4:	e037      	b.n	8008556 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	7c1b      	ldrb	r3, [r3, #16]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d109      	bne.n	8008502 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084f6:	f107 0208 	add.w	r2, r7, #8
 80084fa:	4610      	mov	r0, r2
 80084fc:	4798      	blx	r3
 80084fe:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008500:	e029      	b.n	8008556 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008502:	6839      	ldr	r1, [r7, #0]
 8008504:	6878      	ldr	r0, [r7, #4]
 8008506:	f000 f9f3 	bl	80088f0 <USBD_CtlError>
        err++;
 800850a:	7afb      	ldrb	r3, [r7, #11]
 800850c:	3301      	adds	r3, #1
 800850e:	72fb      	strb	r3, [r7, #11]
      break;
 8008510:	e021      	b.n	8008556 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	7c1b      	ldrb	r3, [r3, #16]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d10d      	bne.n	8008536 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008522:	f107 0208 	add.w	r2, r7, #8
 8008526:	4610      	mov	r0, r2
 8008528:	4798      	blx	r3
 800852a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	3301      	adds	r3, #1
 8008530:	2207      	movs	r2, #7
 8008532:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008534:	e00f      	b.n	8008556 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008536:	6839      	ldr	r1, [r7, #0]
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f000 f9d9 	bl	80088f0 <USBD_CtlError>
        err++;
 800853e:	7afb      	ldrb	r3, [r7, #11]
 8008540:	3301      	adds	r3, #1
 8008542:	72fb      	strb	r3, [r7, #11]
      break;
 8008544:	e007      	b.n	8008556 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008546:	6839      	ldr	r1, [r7, #0]
 8008548:	6878      	ldr	r0, [r7, #4]
 800854a:	f000 f9d1 	bl	80088f0 <USBD_CtlError>
      err++;
 800854e:	7afb      	ldrb	r3, [r7, #11]
 8008550:	3301      	adds	r3, #1
 8008552:	72fb      	strb	r3, [r7, #11]
      break;
 8008554:	bf00      	nop
  }

  if (err != 0U)
 8008556:	7afb      	ldrb	r3, [r7, #11]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d11c      	bne.n	8008596 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800855c:	893b      	ldrh	r3, [r7, #8]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d011      	beq.n	8008586 <USBD_GetDescriptor+0x2b6>
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	88db      	ldrh	r3, [r3, #6]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d00d      	beq.n	8008586 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	88da      	ldrh	r2, [r3, #6]
 800856e:	893b      	ldrh	r3, [r7, #8]
 8008570:	4293      	cmp	r3, r2
 8008572:	bf28      	it	cs
 8008574:	4613      	movcs	r3, r2
 8008576:	b29b      	uxth	r3, r3
 8008578:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800857a:	893b      	ldrh	r3, [r7, #8]
 800857c:	461a      	mov	r2, r3
 800857e:	68f9      	ldr	r1, [r7, #12]
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	f000 fa1f 	bl	80089c4 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	88db      	ldrh	r3, [r3, #6]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d104      	bne.n	8008598 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f000 fa76 	bl	8008a80 <USBD_CtlSendStatus>
 8008594:	e000      	b.n	8008598 <USBD_GetDescriptor+0x2c8>
    return;
 8008596:	bf00      	nop
    }
  }
}
 8008598:	3710      	adds	r7, #16
 800859a:	46bd      	mov	sp, r7
 800859c:	bd80      	pop	{r7, pc}
 800859e:	bf00      	nop

080085a0 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b084      	sub	sp, #16
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
 80085a8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	889b      	ldrh	r3, [r3, #4]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d130      	bne.n	8008614 <USBD_SetAddress+0x74>
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	88db      	ldrh	r3, [r3, #6]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d12c      	bne.n	8008614 <USBD_SetAddress+0x74>
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	885b      	ldrh	r3, [r3, #2]
 80085be:	2b7f      	cmp	r3, #127	@ 0x7f
 80085c0:	d828      	bhi.n	8008614 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	885b      	ldrh	r3, [r3, #2]
 80085c6:	b2db      	uxtb	r3, r3
 80085c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80085cc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085d4:	2b03      	cmp	r3, #3
 80085d6:	d104      	bne.n	80085e2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80085d8:	6839      	ldr	r1, [r7, #0]
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f000 f988 	bl	80088f0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085e0:	e01d      	b.n	800861e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	7bfa      	ldrb	r2, [r7, #15]
 80085e6:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80085ea:	7bfb      	ldrb	r3, [r7, #15]
 80085ec:	4619      	mov	r1, r3
 80085ee:	6878      	ldr	r0, [r7, #4]
 80085f0:	f000 fe0e 	bl	8009210 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f000 fa43 	bl	8008a80 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80085fa:	7bfb      	ldrb	r3, [r7, #15]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d004      	beq.n	800860a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2202      	movs	r2, #2
 8008604:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008608:	e009      	b.n	800861e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2201      	movs	r2, #1
 800860e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008612:	e004      	b.n	800861e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008614:	6839      	ldr	r1, [r7, #0]
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f000 f96a 	bl	80088f0 <USBD_CtlError>
  }
}
 800861c:	bf00      	nop
 800861e:	bf00      	nop
 8008620:	3710      	adds	r7, #16
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}
	...

08008628 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b082      	sub	sp, #8
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
 8008630:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	885b      	ldrh	r3, [r3, #2]
 8008636:	b2da      	uxtb	r2, r3
 8008638:	4b41      	ldr	r3, [pc, #260]	@ (8008740 <USBD_SetConfig+0x118>)
 800863a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800863c:	4b40      	ldr	r3, [pc, #256]	@ (8008740 <USBD_SetConfig+0x118>)
 800863e:	781b      	ldrb	r3, [r3, #0]
 8008640:	2b01      	cmp	r3, #1
 8008642:	d904      	bls.n	800864e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008644:	6839      	ldr	r1, [r7, #0]
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f000 f952 	bl	80088f0 <USBD_CtlError>
 800864c:	e075      	b.n	800873a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008654:	2b02      	cmp	r3, #2
 8008656:	d002      	beq.n	800865e <USBD_SetConfig+0x36>
 8008658:	2b03      	cmp	r3, #3
 800865a:	d023      	beq.n	80086a4 <USBD_SetConfig+0x7c>
 800865c:	e062      	b.n	8008724 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800865e:	4b38      	ldr	r3, [pc, #224]	@ (8008740 <USBD_SetConfig+0x118>)
 8008660:	781b      	ldrb	r3, [r3, #0]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d01a      	beq.n	800869c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008666:	4b36      	ldr	r3, [pc, #216]	@ (8008740 <USBD_SetConfig+0x118>)
 8008668:	781b      	ldrb	r3, [r3, #0]
 800866a:	461a      	mov	r2, r3
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2203      	movs	r2, #3
 8008674:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008678:	4b31      	ldr	r3, [pc, #196]	@ (8008740 <USBD_SetConfig+0x118>)
 800867a:	781b      	ldrb	r3, [r3, #0]
 800867c:	4619      	mov	r1, r3
 800867e:	6878      	ldr	r0, [r7, #4]
 8008680:	f7ff f9e8 	bl	8007a54 <USBD_SetClassConfig>
 8008684:	4603      	mov	r3, r0
 8008686:	2b02      	cmp	r3, #2
 8008688:	d104      	bne.n	8008694 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800868a:	6839      	ldr	r1, [r7, #0]
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f000 f92f 	bl	80088f0 <USBD_CtlError>
            return;
 8008692:	e052      	b.n	800873a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f000 f9f3 	bl	8008a80 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800869a:	e04e      	b.n	800873a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	f000 f9ef 	bl	8008a80 <USBD_CtlSendStatus>
        break;
 80086a2:	e04a      	b.n	800873a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80086a4:	4b26      	ldr	r3, [pc, #152]	@ (8008740 <USBD_SetConfig+0x118>)
 80086a6:	781b      	ldrb	r3, [r3, #0]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d112      	bne.n	80086d2 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2202      	movs	r2, #2
 80086b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 80086b4:	4b22      	ldr	r3, [pc, #136]	@ (8008740 <USBD_SetConfig+0x118>)
 80086b6:	781b      	ldrb	r3, [r3, #0]
 80086b8:	461a      	mov	r2, r3
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80086be:	4b20      	ldr	r3, [pc, #128]	@ (8008740 <USBD_SetConfig+0x118>)
 80086c0:	781b      	ldrb	r3, [r3, #0]
 80086c2:	4619      	mov	r1, r3
 80086c4:	6878      	ldr	r0, [r7, #4]
 80086c6:	f7ff f9e4 	bl	8007a92 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80086ca:	6878      	ldr	r0, [r7, #4]
 80086cc:	f000 f9d8 	bl	8008a80 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80086d0:	e033      	b.n	800873a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80086d2:	4b1b      	ldr	r3, [pc, #108]	@ (8008740 <USBD_SetConfig+0x118>)
 80086d4:	781b      	ldrb	r3, [r3, #0]
 80086d6:	461a      	mov	r2, r3
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	685b      	ldr	r3, [r3, #4]
 80086dc:	429a      	cmp	r2, r3
 80086de:	d01d      	beq.n	800871c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	685b      	ldr	r3, [r3, #4]
 80086e4:	b2db      	uxtb	r3, r3
 80086e6:	4619      	mov	r1, r3
 80086e8:	6878      	ldr	r0, [r7, #4]
 80086ea:	f7ff f9d2 	bl	8007a92 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80086ee:	4b14      	ldr	r3, [pc, #80]	@ (8008740 <USBD_SetConfig+0x118>)
 80086f0:	781b      	ldrb	r3, [r3, #0]
 80086f2:	461a      	mov	r2, r3
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80086f8:	4b11      	ldr	r3, [pc, #68]	@ (8008740 <USBD_SetConfig+0x118>)
 80086fa:	781b      	ldrb	r3, [r3, #0]
 80086fc:	4619      	mov	r1, r3
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f7ff f9a8 	bl	8007a54 <USBD_SetClassConfig>
 8008704:	4603      	mov	r3, r0
 8008706:	2b02      	cmp	r3, #2
 8008708:	d104      	bne.n	8008714 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800870a:	6839      	ldr	r1, [r7, #0]
 800870c:	6878      	ldr	r0, [r7, #4]
 800870e:	f000 f8ef 	bl	80088f0 <USBD_CtlError>
            return;
 8008712:	e012      	b.n	800873a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008714:	6878      	ldr	r0, [r7, #4]
 8008716:	f000 f9b3 	bl	8008a80 <USBD_CtlSendStatus>
        break;
 800871a:	e00e      	b.n	800873a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800871c:	6878      	ldr	r0, [r7, #4]
 800871e:	f000 f9af 	bl	8008a80 <USBD_CtlSendStatus>
        break;
 8008722:	e00a      	b.n	800873a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008724:	6839      	ldr	r1, [r7, #0]
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f000 f8e2 	bl	80088f0 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800872c:	4b04      	ldr	r3, [pc, #16]	@ (8008740 <USBD_SetConfig+0x118>)
 800872e:	781b      	ldrb	r3, [r3, #0]
 8008730:	4619      	mov	r1, r3
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f7ff f9ad 	bl	8007a92 <USBD_ClrClassConfig>
        break;
 8008738:	bf00      	nop
    }
  }
}
 800873a:	3708      	adds	r7, #8
 800873c:	46bd      	mov	sp, r7
 800873e:	bd80      	pop	{r7, pc}
 8008740:	200003b0 	.word	0x200003b0

08008744 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b082      	sub	sp, #8
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
 800874c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	88db      	ldrh	r3, [r3, #6]
 8008752:	2b01      	cmp	r3, #1
 8008754:	d004      	beq.n	8008760 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008756:	6839      	ldr	r1, [r7, #0]
 8008758:	6878      	ldr	r0, [r7, #4]
 800875a:	f000 f8c9 	bl	80088f0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800875e:	e022      	b.n	80087a6 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008766:	2b02      	cmp	r3, #2
 8008768:	dc02      	bgt.n	8008770 <USBD_GetConfig+0x2c>
 800876a:	2b00      	cmp	r3, #0
 800876c:	dc03      	bgt.n	8008776 <USBD_GetConfig+0x32>
 800876e:	e015      	b.n	800879c <USBD_GetConfig+0x58>
 8008770:	2b03      	cmp	r3, #3
 8008772:	d00b      	beq.n	800878c <USBD_GetConfig+0x48>
 8008774:	e012      	b.n	800879c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2200      	movs	r2, #0
 800877a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	3308      	adds	r3, #8
 8008780:	2201      	movs	r2, #1
 8008782:	4619      	mov	r1, r3
 8008784:	6878      	ldr	r0, [r7, #4]
 8008786:	f000 f91d 	bl	80089c4 <USBD_CtlSendData>
        break;
 800878a:	e00c      	b.n	80087a6 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	3304      	adds	r3, #4
 8008790:	2201      	movs	r2, #1
 8008792:	4619      	mov	r1, r3
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f000 f915 	bl	80089c4 <USBD_CtlSendData>
        break;
 800879a:	e004      	b.n	80087a6 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800879c:	6839      	ldr	r1, [r7, #0]
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f000 f8a6 	bl	80088f0 <USBD_CtlError>
        break;
 80087a4:	bf00      	nop
}
 80087a6:	bf00      	nop
 80087a8:	3708      	adds	r7, #8
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}

080087ae <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80087ae:	b580      	push	{r7, lr}
 80087b0:	b082      	sub	sp, #8
 80087b2:	af00      	add	r7, sp, #0
 80087b4:	6078      	str	r0, [r7, #4]
 80087b6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80087be:	3b01      	subs	r3, #1
 80087c0:	2b02      	cmp	r3, #2
 80087c2:	d81e      	bhi.n	8008802 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	88db      	ldrh	r3, [r3, #6]
 80087c8:	2b02      	cmp	r3, #2
 80087ca:	d004      	beq.n	80087d6 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80087cc:	6839      	ldr	r1, [r7, #0]
 80087ce:	6878      	ldr	r0, [r7, #4]
 80087d0:	f000 f88e 	bl	80088f0 <USBD_CtlError>
        break;
 80087d4:	e01a      	b.n	800880c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2201      	movs	r2, #1
 80087da:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d005      	beq.n	80087f2 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	68db      	ldr	r3, [r3, #12]
 80087ea:	f043 0202 	orr.w	r2, r3, #2
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	330c      	adds	r3, #12
 80087f6:	2202      	movs	r2, #2
 80087f8:	4619      	mov	r1, r3
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f000 f8e2 	bl	80089c4 <USBD_CtlSendData>
      break;
 8008800:	e004      	b.n	800880c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008802:	6839      	ldr	r1, [r7, #0]
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f000 f873 	bl	80088f0 <USBD_CtlError>
      break;
 800880a:	bf00      	nop
  }
}
 800880c:	bf00      	nop
 800880e:	3708      	adds	r7, #8
 8008810:	46bd      	mov	sp, r7
 8008812:	bd80      	pop	{r7, pc}

08008814 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008814:	b580      	push	{r7, lr}
 8008816:	b082      	sub	sp, #8
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
 800881c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	885b      	ldrh	r3, [r3, #2]
 8008822:	2b01      	cmp	r3, #1
 8008824:	d106      	bne.n	8008834 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2201      	movs	r2, #1
 800882a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f000 f926 	bl	8008a80 <USBD_CtlSendStatus>
  }
}
 8008834:	bf00      	nop
 8008836:	3708      	adds	r7, #8
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}

0800883c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b082      	sub	sp, #8
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800884c:	3b01      	subs	r3, #1
 800884e:	2b02      	cmp	r3, #2
 8008850:	d80b      	bhi.n	800886a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	885b      	ldrh	r3, [r3, #2]
 8008856:	2b01      	cmp	r3, #1
 8008858:	d10c      	bne.n	8008874 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2200      	movs	r2, #0
 800885e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 f90c 	bl	8008a80 <USBD_CtlSendStatus>
      }
      break;
 8008868:	e004      	b.n	8008874 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800886a:	6839      	ldr	r1, [r7, #0]
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f000 f83f 	bl	80088f0 <USBD_CtlError>
      break;
 8008872:	e000      	b.n	8008876 <USBD_ClrFeature+0x3a>
      break;
 8008874:	bf00      	nop
  }
}
 8008876:	bf00      	nop
 8008878:	3708      	adds	r7, #8
 800887a:	46bd      	mov	sp, r7
 800887c:	bd80      	pop	{r7, pc}

0800887e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800887e:	b480      	push	{r7}
 8008880:	b083      	sub	sp, #12
 8008882:	af00      	add	r7, sp, #0
 8008884:	6078      	str	r0, [r7, #4]
 8008886:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	781a      	ldrb	r2, [r3, #0]
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	785a      	ldrb	r2, [r3, #1]
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	3302      	adds	r3, #2
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	461a      	mov	r2, r3
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	3303      	adds	r3, #3
 80088a4:	781b      	ldrb	r3, [r3, #0]
 80088a6:	021b      	lsls	r3, r3, #8
 80088a8:	b29b      	uxth	r3, r3
 80088aa:	4413      	add	r3, r2
 80088ac:	b29a      	uxth	r2, r3
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	3304      	adds	r3, #4
 80088b6:	781b      	ldrb	r3, [r3, #0]
 80088b8:	461a      	mov	r2, r3
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	3305      	adds	r3, #5
 80088be:	781b      	ldrb	r3, [r3, #0]
 80088c0:	021b      	lsls	r3, r3, #8
 80088c2:	b29b      	uxth	r3, r3
 80088c4:	4413      	add	r3, r2
 80088c6:	b29a      	uxth	r2, r3
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	3306      	adds	r3, #6
 80088d0:	781b      	ldrb	r3, [r3, #0]
 80088d2:	461a      	mov	r2, r3
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	3307      	adds	r3, #7
 80088d8:	781b      	ldrb	r3, [r3, #0]
 80088da:	021b      	lsls	r3, r3, #8
 80088dc:	b29b      	uxth	r3, r3
 80088de:	4413      	add	r3, r2
 80088e0:	b29a      	uxth	r2, r3
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	80da      	strh	r2, [r3, #6]

}
 80088e6:	bf00      	nop
 80088e8:	370c      	adds	r7, #12
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bc80      	pop	{r7}
 80088ee:	4770      	bx	lr

080088f0 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b082      	sub	sp, #8
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
 80088f8:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80088fa:	2180      	movs	r1, #128	@ 0x80
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	f000 fc1d 	bl	800913c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008902:	2100      	movs	r1, #0
 8008904:	6878      	ldr	r0, [r7, #4]
 8008906:	f000 fc19 	bl	800913c <USBD_LL_StallEP>
}
 800890a:	bf00      	nop
 800890c:	3708      	adds	r7, #8
 800890e:	46bd      	mov	sp, r7
 8008910:	bd80      	pop	{r7, pc}

08008912 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008912:	b580      	push	{r7, lr}
 8008914:	b086      	sub	sp, #24
 8008916:	af00      	add	r7, sp, #0
 8008918:	60f8      	str	r0, [r7, #12]
 800891a:	60b9      	str	r1, [r7, #8]
 800891c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800891e:	2300      	movs	r3, #0
 8008920:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d032      	beq.n	800898e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008928:	68f8      	ldr	r0, [r7, #12]
 800892a:	f000 f834 	bl	8008996 <USBD_GetLen>
 800892e:	4603      	mov	r3, r0
 8008930:	3301      	adds	r3, #1
 8008932:	b29b      	uxth	r3, r3
 8008934:	005b      	lsls	r3, r3, #1
 8008936:	b29a      	uxth	r2, r3
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800893c:	7dfb      	ldrb	r3, [r7, #23]
 800893e:	1c5a      	adds	r2, r3, #1
 8008940:	75fa      	strb	r2, [r7, #23]
 8008942:	461a      	mov	r2, r3
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	4413      	add	r3, r2
 8008948:	687a      	ldr	r2, [r7, #4]
 800894a:	7812      	ldrb	r2, [r2, #0]
 800894c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800894e:	7dfb      	ldrb	r3, [r7, #23]
 8008950:	1c5a      	adds	r2, r3, #1
 8008952:	75fa      	strb	r2, [r7, #23]
 8008954:	461a      	mov	r2, r3
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	4413      	add	r3, r2
 800895a:	2203      	movs	r2, #3
 800895c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800895e:	e012      	b.n	8008986 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	1c5a      	adds	r2, r3, #1
 8008964:	60fa      	str	r2, [r7, #12]
 8008966:	7dfa      	ldrb	r2, [r7, #23]
 8008968:	1c51      	adds	r1, r2, #1
 800896a:	75f9      	strb	r1, [r7, #23]
 800896c:	4611      	mov	r1, r2
 800896e:	68ba      	ldr	r2, [r7, #8]
 8008970:	440a      	add	r2, r1
 8008972:	781b      	ldrb	r3, [r3, #0]
 8008974:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008976:	7dfb      	ldrb	r3, [r7, #23]
 8008978:	1c5a      	adds	r2, r3, #1
 800897a:	75fa      	strb	r2, [r7, #23]
 800897c:	461a      	mov	r2, r3
 800897e:	68bb      	ldr	r3, [r7, #8]
 8008980:	4413      	add	r3, r2
 8008982:	2200      	movs	r2, #0
 8008984:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	781b      	ldrb	r3, [r3, #0]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d1e8      	bne.n	8008960 <USBD_GetString+0x4e>
    }
  }
}
 800898e:	bf00      	nop
 8008990:	3718      	adds	r7, #24
 8008992:	46bd      	mov	sp, r7
 8008994:	bd80      	pop	{r7, pc}

08008996 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008996:	b480      	push	{r7}
 8008998:	b085      	sub	sp, #20
 800899a:	af00      	add	r7, sp, #0
 800899c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800899e:	2300      	movs	r3, #0
 80089a0:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 80089a2:	e005      	b.n	80089b0 <USBD_GetLen+0x1a>
  {
    len++;
 80089a4:	7bfb      	ldrb	r3, [r7, #15]
 80089a6:	3301      	adds	r3, #1
 80089a8:	73fb      	strb	r3, [r7, #15]
    buf++;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	3301      	adds	r3, #1
 80089ae:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	781b      	ldrb	r3, [r3, #0]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d1f5      	bne.n	80089a4 <USBD_GetLen+0xe>
  }

  return len;
 80089b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80089ba:	4618      	mov	r0, r3
 80089bc:	3714      	adds	r7, #20
 80089be:	46bd      	mov	sp, r7
 80089c0:	bc80      	pop	{r7}
 80089c2:	4770      	bx	lr

080089c4 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b084      	sub	sp, #16
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	60f8      	str	r0, [r7, #12]
 80089cc:	60b9      	str	r1, [r7, #8]
 80089ce:	4613      	mov	r3, r2
 80089d0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	2202      	movs	r2, #2
 80089d6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80089da:	88fa      	ldrh	r2, [r7, #6]
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80089e0:	88fa      	ldrh	r2, [r7, #6]
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80089e6:	88fb      	ldrh	r3, [r7, #6]
 80089e8:	68ba      	ldr	r2, [r7, #8]
 80089ea:	2100      	movs	r1, #0
 80089ec:	68f8      	ldr	r0, [r7, #12]
 80089ee:	f000 fc2e 	bl	800924e <USBD_LL_Transmit>

  return USBD_OK;
 80089f2:	2300      	movs	r3, #0
}
 80089f4:	4618      	mov	r0, r3
 80089f6:	3710      	adds	r7, #16
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bd80      	pop	{r7, pc}

080089fc <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b084      	sub	sp, #16
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	60f8      	str	r0, [r7, #12]
 8008a04:	60b9      	str	r1, [r7, #8]
 8008a06:	4613      	mov	r3, r2
 8008a08:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008a0a:	88fb      	ldrh	r3, [r7, #6]
 8008a0c:	68ba      	ldr	r2, [r7, #8]
 8008a0e:	2100      	movs	r1, #0
 8008a10:	68f8      	ldr	r0, [r7, #12]
 8008a12:	f000 fc1c 	bl	800924e <USBD_LL_Transmit>

  return USBD_OK;
 8008a16:	2300      	movs	r3, #0
}
 8008a18:	4618      	mov	r0, r3
 8008a1a:	3710      	adds	r7, #16
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	bd80      	pop	{r7, pc}

08008a20 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b084      	sub	sp, #16
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	60f8      	str	r0, [r7, #12]
 8008a28:	60b9      	str	r1, [r7, #8]
 8008a2a:	4613      	mov	r3, r2
 8008a2c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	2203      	movs	r2, #3
 8008a32:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008a36:	88fa      	ldrh	r2, [r7, #6]
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 8008a3e:	88fa      	ldrh	r2, [r7, #6]
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008a46:	88fb      	ldrh	r3, [r7, #6]
 8008a48:	68ba      	ldr	r2, [r7, #8]
 8008a4a:	2100      	movs	r1, #0
 8008a4c:	68f8      	ldr	r0, [r7, #12]
 8008a4e:	f000 fc21 	bl	8009294 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008a52:	2300      	movs	r3, #0
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3710      	adds	r7, #16
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bd80      	pop	{r7, pc}

08008a5c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b084      	sub	sp, #16
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	60f8      	str	r0, [r7, #12]
 8008a64:	60b9      	str	r1, [r7, #8]
 8008a66:	4613      	mov	r3, r2
 8008a68:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008a6a:	88fb      	ldrh	r3, [r7, #6]
 8008a6c:	68ba      	ldr	r2, [r7, #8]
 8008a6e:	2100      	movs	r1, #0
 8008a70:	68f8      	ldr	r0, [r7, #12]
 8008a72:	f000 fc0f 	bl	8009294 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008a76:	2300      	movs	r3, #0
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	3710      	adds	r7, #16
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}

08008a80 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b082      	sub	sp, #8
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2204      	movs	r2, #4
 8008a8c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008a90:	2300      	movs	r3, #0
 8008a92:	2200      	movs	r2, #0
 8008a94:	2100      	movs	r1, #0
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f000 fbd9 	bl	800924e <USBD_LL_Transmit>

  return USBD_OK;
 8008a9c:	2300      	movs	r3, #0
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3708      	adds	r7, #8
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bd80      	pop	{r7, pc}

08008aa6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008aa6:	b580      	push	{r7, lr}
 8008aa8:	b082      	sub	sp, #8
 8008aaa:	af00      	add	r7, sp, #0
 8008aac:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	2205      	movs	r2, #5
 8008ab2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	2200      	movs	r2, #0
 8008aba:	2100      	movs	r1, #0
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	f000 fbe9 	bl	8009294 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008ac2:	2300      	movs	r3, #0
}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	3708      	adds	r7, #8
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	bd80      	pop	{r7, pc}

08008acc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	4912      	ldr	r1, [pc, #72]	@ (8008b1c <MX_USB_DEVICE_Init+0x50>)
 8008ad4:	4812      	ldr	r0, [pc, #72]	@ (8008b20 <MX_USB_DEVICE_Init+0x54>)
 8008ad6:	f7fe ff63 	bl	80079a0 <USBD_Init>
 8008ada:	4603      	mov	r3, r0
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d001      	beq.n	8008ae4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008ae0:	f7f7 fe12 	bl	8000708 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008ae4:	490f      	ldr	r1, [pc, #60]	@ (8008b24 <MX_USB_DEVICE_Init+0x58>)
 8008ae6:	480e      	ldr	r0, [pc, #56]	@ (8008b20 <MX_USB_DEVICE_Init+0x54>)
 8008ae8:	f7fe ff85 	bl	80079f6 <USBD_RegisterClass>
 8008aec:	4603      	mov	r3, r0
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d001      	beq.n	8008af6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008af2:	f7f7 fe09 	bl	8000708 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008af6:	490c      	ldr	r1, [pc, #48]	@ (8008b28 <MX_USB_DEVICE_Init+0x5c>)
 8008af8:	4809      	ldr	r0, [pc, #36]	@ (8008b20 <MX_USB_DEVICE_Init+0x54>)
 8008afa:	f7fe fee5 	bl	80078c8 <USBD_CDC_RegisterInterface>
 8008afe:	4603      	mov	r3, r0
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d001      	beq.n	8008b08 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008b04:	f7f7 fe00 	bl	8000708 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008b08:	4805      	ldr	r0, [pc, #20]	@ (8008b20 <MX_USB_DEVICE_Init+0x54>)
 8008b0a:	f7fe ff8d 	bl	8007a28 <USBD_Start>
 8008b0e:	4603      	mov	r3, r0
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d001      	beq.n	8008b18 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008b14:	f7f7 fdf8 	bl	8000708 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008b18:	bf00      	nop
 8008b1a:	bd80      	pop	{r7, pc}
 8008b1c:	20000138 	.word	0x20000138
 8008b20:	200003b4 	.word	0x200003b4
 8008b24:	20000024 	.word	0x20000024
 8008b28:	20000128 	.word	0x20000128

08008b2c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008b30:	2200      	movs	r2, #0
 8008b32:	4905      	ldr	r1, [pc, #20]	@ (8008b48 <CDC_Init_FS+0x1c>)
 8008b34:	4805      	ldr	r0, [pc, #20]	@ (8008b4c <CDC_Init_FS+0x20>)
 8008b36:	f7fe fedd 	bl	80078f4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008b3a:	4905      	ldr	r1, [pc, #20]	@ (8008b50 <CDC_Init_FS+0x24>)
 8008b3c:	4803      	ldr	r0, [pc, #12]	@ (8008b4c <CDC_Init_FS+0x20>)
 8008b3e:	f7fe fef2 	bl	8007926 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008b42:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	bd80      	pop	{r7, pc}
 8008b48:	20000a78 	.word	0x20000a78
 8008b4c:	200003b4 	.word	0x200003b4
 8008b50:	20000678 	.word	0x20000678

08008b54 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008b54:	b480      	push	{r7}
 8008b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008b58:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bc80      	pop	{r7}
 8008b60:	4770      	bx	lr
	...

08008b64 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b083      	sub	sp, #12
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	6039      	str	r1, [r7, #0]
 8008b6e:	71fb      	strb	r3, [r7, #7]
 8008b70:	4613      	mov	r3, r2
 8008b72:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008b74:	79fb      	ldrb	r3, [r7, #7]
 8008b76:	2b23      	cmp	r3, #35	@ 0x23
 8008b78:	d84a      	bhi.n	8008c10 <CDC_Control_FS+0xac>
 8008b7a:	a201      	add	r2, pc, #4	@ (adr r2, 8008b80 <CDC_Control_FS+0x1c>)
 8008b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b80:	08008c11 	.word	0x08008c11
 8008b84:	08008c11 	.word	0x08008c11
 8008b88:	08008c11 	.word	0x08008c11
 8008b8c:	08008c11 	.word	0x08008c11
 8008b90:	08008c11 	.word	0x08008c11
 8008b94:	08008c11 	.word	0x08008c11
 8008b98:	08008c11 	.word	0x08008c11
 8008b9c:	08008c11 	.word	0x08008c11
 8008ba0:	08008c11 	.word	0x08008c11
 8008ba4:	08008c11 	.word	0x08008c11
 8008ba8:	08008c11 	.word	0x08008c11
 8008bac:	08008c11 	.word	0x08008c11
 8008bb0:	08008c11 	.word	0x08008c11
 8008bb4:	08008c11 	.word	0x08008c11
 8008bb8:	08008c11 	.word	0x08008c11
 8008bbc:	08008c11 	.word	0x08008c11
 8008bc0:	08008c11 	.word	0x08008c11
 8008bc4:	08008c11 	.word	0x08008c11
 8008bc8:	08008c11 	.word	0x08008c11
 8008bcc:	08008c11 	.word	0x08008c11
 8008bd0:	08008c11 	.word	0x08008c11
 8008bd4:	08008c11 	.word	0x08008c11
 8008bd8:	08008c11 	.word	0x08008c11
 8008bdc:	08008c11 	.word	0x08008c11
 8008be0:	08008c11 	.word	0x08008c11
 8008be4:	08008c11 	.word	0x08008c11
 8008be8:	08008c11 	.word	0x08008c11
 8008bec:	08008c11 	.word	0x08008c11
 8008bf0:	08008c11 	.word	0x08008c11
 8008bf4:	08008c11 	.word	0x08008c11
 8008bf8:	08008c11 	.word	0x08008c11
 8008bfc:	08008c11 	.word	0x08008c11
 8008c00:	08008c11 	.word	0x08008c11
 8008c04:	08008c11 	.word	0x08008c11
 8008c08:	08008c11 	.word	0x08008c11
 8008c0c:	08008c11 	.word	0x08008c11
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008c10:	bf00      	nop
  }

  return (USBD_OK);
 8008c12:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008c14:	4618      	mov	r0, r3
 8008c16:	370c      	adds	r7, #12
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	bc80      	pop	{r7}
 8008c1c:	4770      	bx	lr
 8008c1e:	bf00      	nop

08008c20 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b082      	sub	sp, #8
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008c2a:	6879      	ldr	r1, [r7, #4]
 8008c2c:	4805      	ldr	r0, [pc, #20]	@ (8008c44 <CDC_Receive_FS+0x24>)
 8008c2e:	f7fe fe7a 	bl	8007926 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008c32:	4804      	ldr	r0, [pc, #16]	@ (8008c44 <CDC_Receive_FS+0x24>)
 8008c34:	f7fe fe8a 	bl	800794c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008c38:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	3708      	adds	r7, #8
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bd80      	pop	{r7, pc}
 8008c42:	bf00      	nop
 8008c44:	200003b4 	.word	0x200003b4

08008c48 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b083      	sub	sp, #12
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	4603      	mov	r3, r0
 8008c50:	6039      	str	r1, [r7, #0]
 8008c52:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	2212      	movs	r2, #18
 8008c58:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008c5a:	4b03      	ldr	r3, [pc, #12]	@ (8008c68 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	370c      	adds	r7, #12
 8008c60:	46bd      	mov	sp, r7
 8008c62:	bc80      	pop	{r7}
 8008c64:	4770      	bx	lr
 8008c66:	bf00      	nop
 8008c68:	20000154 	.word	0x20000154

08008c6c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	b083      	sub	sp, #12
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	4603      	mov	r3, r0
 8008c74:	6039      	str	r1, [r7, #0]
 8008c76:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	2204      	movs	r2, #4
 8008c7c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008c7e:	4b03      	ldr	r3, [pc, #12]	@ (8008c8c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008c80:	4618      	mov	r0, r3
 8008c82:	370c      	adds	r7, #12
 8008c84:	46bd      	mov	sp, r7
 8008c86:	bc80      	pop	{r7}
 8008c88:	4770      	bx	lr
 8008c8a:	bf00      	nop
 8008c8c:	20000168 	.word	0x20000168

08008c90 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b082      	sub	sp, #8
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	4603      	mov	r3, r0
 8008c98:	6039      	str	r1, [r7, #0]
 8008c9a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008c9c:	79fb      	ldrb	r3, [r7, #7]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d105      	bne.n	8008cae <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008ca2:	683a      	ldr	r2, [r7, #0]
 8008ca4:	4907      	ldr	r1, [pc, #28]	@ (8008cc4 <USBD_FS_ProductStrDescriptor+0x34>)
 8008ca6:	4808      	ldr	r0, [pc, #32]	@ (8008cc8 <USBD_FS_ProductStrDescriptor+0x38>)
 8008ca8:	f7ff fe33 	bl	8008912 <USBD_GetString>
 8008cac:	e004      	b.n	8008cb8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008cae:	683a      	ldr	r2, [r7, #0]
 8008cb0:	4904      	ldr	r1, [pc, #16]	@ (8008cc4 <USBD_FS_ProductStrDescriptor+0x34>)
 8008cb2:	4805      	ldr	r0, [pc, #20]	@ (8008cc8 <USBD_FS_ProductStrDescriptor+0x38>)
 8008cb4:	f7ff fe2d 	bl	8008912 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008cb8:	4b02      	ldr	r3, [pc, #8]	@ (8008cc4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008cba:	4618      	mov	r0, r3
 8008cbc:	3708      	adds	r7, #8
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	bd80      	pop	{r7, pc}
 8008cc2:	bf00      	nop
 8008cc4:	20000e78 	.word	0x20000e78
 8008cc8:	08009408 	.word	0x08009408

08008ccc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b082      	sub	sp, #8
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	6039      	str	r1, [r7, #0]
 8008cd6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008cd8:	683a      	ldr	r2, [r7, #0]
 8008cda:	4904      	ldr	r1, [pc, #16]	@ (8008cec <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008cdc:	4804      	ldr	r0, [pc, #16]	@ (8008cf0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008cde:	f7ff fe18 	bl	8008912 <USBD_GetString>
  return USBD_StrDesc;
 8008ce2:	4b02      	ldr	r3, [pc, #8]	@ (8008cec <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	3708      	adds	r7, #8
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	bd80      	pop	{r7, pc}
 8008cec:	20000e78 	.word	0x20000e78
 8008cf0:	08009420 	.word	0x08009420

08008cf4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b082      	sub	sp, #8
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	4603      	mov	r3, r0
 8008cfc:	6039      	str	r1, [r7, #0]
 8008cfe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	221a      	movs	r2, #26
 8008d04:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008d06:	f000 f843 	bl	8008d90 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008d0a:	4b02      	ldr	r3, [pc, #8]	@ (8008d14 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	3708      	adds	r7, #8
 8008d10:	46bd      	mov	sp, r7
 8008d12:	bd80      	pop	{r7, pc}
 8008d14:	2000016c 	.word	0x2000016c

08008d18 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b082      	sub	sp, #8
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	4603      	mov	r3, r0
 8008d20:	6039      	str	r1, [r7, #0]
 8008d22:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008d24:	79fb      	ldrb	r3, [r7, #7]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d105      	bne.n	8008d36 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008d2a:	683a      	ldr	r2, [r7, #0]
 8008d2c:	4907      	ldr	r1, [pc, #28]	@ (8008d4c <USBD_FS_ConfigStrDescriptor+0x34>)
 8008d2e:	4808      	ldr	r0, [pc, #32]	@ (8008d50 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008d30:	f7ff fdef 	bl	8008912 <USBD_GetString>
 8008d34:	e004      	b.n	8008d40 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008d36:	683a      	ldr	r2, [r7, #0]
 8008d38:	4904      	ldr	r1, [pc, #16]	@ (8008d4c <USBD_FS_ConfigStrDescriptor+0x34>)
 8008d3a:	4805      	ldr	r0, [pc, #20]	@ (8008d50 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008d3c:	f7ff fde9 	bl	8008912 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008d40:	4b02      	ldr	r3, [pc, #8]	@ (8008d4c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008d42:	4618      	mov	r0, r3
 8008d44:	3708      	adds	r7, #8
 8008d46:	46bd      	mov	sp, r7
 8008d48:	bd80      	pop	{r7, pc}
 8008d4a:	bf00      	nop
 8008d4c:	20000e78 	.word	0x20000e78
 8008d50:	08009434 	.word	0x08009434

08008d54 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b082      	sub	sp, #8
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	4603      	mov	r3, r0
 8008d5c:	6039      	str	r1, [r7, #0]
 8008d5e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008d60:	79fb      	ldrb	r3, [r7, #7]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d105      	bne.n	8008d72 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008d66:	683a      	ldr	r2, [r7, #0]
 8008d68:	4907      	ldr	r1, [pc, #28]	@ (8008d88 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008d6a:	4808      	ldr	r0, [pc, #32]	@ (8008d8c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008d6c:	f7ff fdd1 	bl	8008912 <USBD_GetString>
 8008d70:	e004      	b.n	8008d7c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008d72:	683a      	ldr	r2, [r7, #0]
 8008d74:	4904      	ldr	r1, [pc, #16]	@ (8008d88 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008d76:	4805      	ldr	r0, [pc, #20]	@ (8008d8c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008d78:	f7ff fdcb 	bl	8008912 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008d7c:	4b02      	ldr	r3, [pc, #8]	@ (8008d88 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	3708      	adds	r7, #8
 8008d82:	46bd      	mov	sp, r7
 8008d84:	bd80      	pop	{r7, pc}
 8008d86:	bf00      	nop
 8008d88:	20000e78 	.word	0x20000e78
 8008d8c:	08009440 	.word	0x08009440

08008d90 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b084      	sub	sp, #16
 8008d94:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 += deviceserial2;
 8008d96:	68fa      	ldr	r2, [r7, #12]
 8008d98:	68bb      	ldr	r3, [r7, #8]
 8008d9a:	4413      	add	r3, r2
 8008d9c:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d009      	beq.n	8008db8 <Get_SerialNum+0x28>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008da4:	2208      	movs	r2, #8
 8008da6:	4906      	ldr	r1, [pc, #24]	@ (8008dc0 <Get_SerialNum+0x30>)
 8008da8:	68f8      	ldr	r0, [r7, #12]
 8008daa:	f000 f80d 	bl	8008dc8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008dae:	2204      	movs	r2, #4
 8008db0:	4904      	ldr	r1, [pc, #16]	@ (8008dc4 <Get_SerialNum+0x34>)
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	f000 f808 	bl	8008dc8 <IntToUnicode>
  }
}
 8008db8:	bf00      	nop
 8008dba:	3710      	adds	r7, #16
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	bd80      	pop	{r7, pc}
 8008dc0:	2000016e 	.word	0x2000016e
 8008dc4:	2000017e 	.word	0x2000017e

08008dc8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008dc8:	b480      	push	{r7}
 8008dca:	b087      	sub	sp, #28
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	60f8      	str	r0, [r7, #12]
 8008dd0:	60b9      	str	r1, [r7, #8]
 8008dd2:	4613      	mov	r3, r2
 8008dd4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008dda:	2300      	movs	r3, #0
 8008ddc:	75fb      	strb	r3, [r7, #23]
 8008dde:	e027      	b.n	8008e30 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	0f1b      	lsrs	r3, r3, #28
 8008de4:	2b09      	cmp	r3, #9
 8008de6:	d80b      	bhi.n	8008e00 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	0f1b      	lsrs	r3, r3, #28
 8008dec:	b2da      	uxtb	r2, r3
 8008dee:	7dfb      	ldrb	r3, [r7, #23]
 8008df0:	005b      	lsls	r3, r3, #1
 8008df2:	4619      	mov	r1, r3
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	440b      	add	r3, r1
 8008df8:	3230      	adds	r2, #48	@ 0x30
 8008dfa:	b2d2      	uxtb	r2, r2
 8008dfc:	701a      	strb	r2, [r3, #0]
 8008dfe:	e00a      	b.n	8008e16 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	0f1b      	lsrs	r3, r3, #28
 8008e04:	b2da      	uxtb	r2, r3
 8008e06:	7dfb      	ldrb	r3, [r7, #23]
 8008e08:	005b      	lsls	r3, r3, #1
 8008e0a:	4619      	mov	r1, r3
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	440b      	add	r3, r1
 8008e10:	3237      	adds	r2, #55	@ 0x37
 8008e12:	b2d2      	uxtb	r2, r2
 8008e14:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	011b      	lsls	r3, r3, #4
 8008e1a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008e1c:	7dfb      	ldrb	r3, [r7, #23]
 8008e1e:	005b      	lsls	r3, r3, #1
 8008e20:	3301      	adds	r3, #1
 8008e22:	68ba      	ldr	r2, [r7, #8]
 8008e24:	4413      	add	r3, r2
 8008e26:	2200      	movs	r2, #0
 8008e28:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008e2a:	7dfb      	ldrb	r3, [r7, #23]
 8008e2c:	3301      	adds	r3, #1
 8008e2e:	75fb      	strb	r3, [r7, #23]
 8008e30:	7dfa      	ldrb	r2, [r7, #23]
 8008e32:	79fb      	ldrb	r3, [r7, #7]
 8008e34:	429a      	cmp	r2, r3
 8008e36:	d3d3      	bcc.n	8008de0 <IntToUnicode+0x18>
  }
}
 8008e38:	bf00      	nop
 8008e3a:	bf00      	nop
 8008e3c:	371c      	adds	r7, #28
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bc80      	pop	{r7}
 8008e42:	4770      	bx	lr

08008e44 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b084      	sub	sp, #16
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	4a0d      	ldr	r2, [pc, #52]	@ (8008e88 <HAL_PCD_MspInit+0x44>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d113      	bne.n	8008e7e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8008e56:	4b0d      	ldr	r3, [pc, #52]	@ (8008e8c <HAL_PCD_MspInit+0x48>)
 8008e58:	69db      	ldr	r3, [r3, #28]
 8008e5a:	4a0c      	ldr	r2, [pc, #48]	@ (8008e8c <HAL_PCD_MspInit+0x48>)
 8008e5c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008e60:	61d3      	str	r3, [r2, #28]
 8008e62:	4b0a      	ldr	r3, [pc, #40]	@ (8008e8c <HAL_PCD_MspInit+0x48>)
 8008e64:	69db      	ldr	r3, [r3, #28]
 8008e66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008e6a:	60fb      	str	r3, [r7, #12]
 8008e6c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8008e6e:	2200      	movs	r2, #0
 8008e70:	2100      	movs	r1, #0
 8008e72:	2014      	movs	r0, #20
 8008e74:	f7f8 f9b1 	bl	80011da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8008e78:	2014      	movs	r0, #20
 8008e7a:	f7f8 f9ca 	bl	8001212 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8008e7e:	bf00      	nop
 8008e80:	3710      	adds	r7, #16
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bd80      	pop	{r7, pc}
 8008e86:	bf00      	nop
 8008e88:	40005c00 	.word	0x40005c00
 8008e8c:	40021000 	.word	0x40021000

08008e90 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b082      	sub	sp, #8
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f8d3 22ec 	ldr.w	r2, [r3, #748]	@ 0x2ec
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	f503 732c 	add.w	r3, r3, #688	@ 0x2b0
 8008ea4:	4619      	mov	r1, r3
 8008ea6:	4610      	mov	r0, r2
 8008ea8:	f7fe fe06 	bl	8007ab8 <USBD_LL_SetupStage>
}
 8008eac:	bf00      	nop
 8008eae:	3708      	adds	r7, #8
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	bd80      	pop	{r7, pc}

08008eb4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b082      	sub	sp, #8
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
 8008ebc:	460b      	mov	r3, r1
 8008ebe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 8008ec6:	78fa      	ldrb	r2, [r7, #3]
 8008ec8:	6879      	ldr	r1, [r7, #4]
 8008eca:	4613      	mov	r3, r2
 8008ecc:	009b      	lsls	r3, r3, #2
 8008ece:	4413      	add	r3, r2
 8008ed0:	00db      	lsls	r3, r3, #3
 8008ed2:	440b      	add	r3, r1
 8008ed4:	f503 73be 	add.w	r3, r3, #380	@ 0x17c
 8008ed8:	681a      	ldr	r2, [r3, #0]
 8008eda:	78fb      	ldrb	r3, [r7, #3]
 8008edc:	4619      	mov	r1, r3
 8008ede:	f7fe fe38 	bl	8007b52 <USBD_LL_DataOutStage>
}
 8008ee2:	bf00      	nop
 8008ee4:	3708      	adds	r7, #8
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	bd80      	pop	{r7, pc}

08008eea <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008eea:	b580      	push	{r7, lr}
 8008eec:	b082      	sub	sp, #8
 8008eee:	af00      	add	r7, sp, #0
 8008ef0:	6078      	str	r0, [r7, #4]
 8008ef2:	460b      	mov	r3, r1
 8008ef4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 8008efc:	78fa      	ldrb	r2, [r7, #3]
 8008efe:	6879      	ldr	r1, [r7, #4]
 8008f00:	4613      	mov	r3, r2
 8008f02:	009b      	lsls	r3, r3, #2
 8008f04:	4413      	add	r3, r2
 8008f06:	00db      	lsls	r3, r3, #3
 8008f08:	440b      	add	r3, r1
 8008f0a:	333c      	adds	r3, #60	@ 0x3c
 8008f0c:	681a      	ldr	r2, [r3, #0]
 8008f0e:	78fb      	ldrb	r3, [r7, #3]
 8008f10:	4619      	mov	r1, r3
 8008f12:	f7fe fe8f 	bl	8007c34 <USBD_LL_DataInStage>
}
 8008f16:	bf00      	nop
 8008f18:	3708      	adds	r7, #8
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}

08008f1e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f1e:	b580      	push	{r7, lr}
 8008f20:	b082      	sub	sp, #8
 8008f22:	af00      	add	r7, sp, #0
 8008f24:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	f7fe ff9f 	bl	8007e70 <USBD_LL_SOF>
}
 8008f32:	bf00      	nop
 8008f34:	3708      	adds	r7, #8
 8008f36:	46bd      	mov	sp, r7
 8008f38:	bd80      	pop	{r7, pc}

08008f3a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f3a:	b580      	push	{r7, lr}
 8008f3c:	b084      	sub	sp, #16
 8008f3e:	af00      	add	r7, sp, #0
 8008f40:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008f42:	2301      	movs	r3, #1
 8008f44:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	689b      	ldr	r3, [r3, #8]
 8008f4a:	2b02      	cmp	r3, #2
 8008f4c:	d001      	beq.n	8008f52 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008f4e:	f7f7 fbdb 	bl	8000708 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 8008f58:	7bfa      	ldrb	r2, [r7, #15]
 8008f5a:	4611      	mov	r1, r2
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	f7fe ff4f 	bl	8007e00 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 8008f68:	4618      	mov	r0, r3
 8008f6a:	f7fe ff08 	bl	8007d7e <USBD_LL_Reset>
}
 8008f6e:	bf00      	nop
 8008f70:	3710      	adds	r7, #16
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bd80      	pop	{r7, pc}
	...

08008f78 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b082      	sub	sp, #8
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 8008f86:	4618      	mov	r0, r3
 8008f88:	f7fe ff49 	bl	8007e1e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	699b      	ldr	r3, [r3, #24]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d005      	beq.n	8008fa0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008f94:	4b04      	ldr	r3, [pc, #16]	@ (8008fa8 <HAL_PCD_SuspendCallback+0x30>)
 8008f96:	691b      	ldr	r3, [r3, #16]
 8008f98:	4a03      	ldr	r2, [pc, #12]	@ (8008fa8 <HAL_PCD_SuspendCallback+0x30>)
 8008f9a:	f043 0306 	orr.w	r3, r3, #6
 8008f9e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008fa0:	bf00      	nop
 8008fa2:	3708      	adds	r7, #8
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	bd80      	pop	{r7, pc}
 8008fa8:	e000ed00 	.word	0xe000ed00

08008fac <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b082      	sub	sp, #8
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f7fe ff43 	bl	8007e46 <USBD_LL_Resume>
}
 8008fc0:	bf00      	nop
 8008fc2:	3708      	adds	r7, #8
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}

08008fc8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b082      	sub	sp, #8
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8008fd0:	4a28      	ldr	r2, [pc, #160]	@ (8009074 <USBD_LL_Init+0xac>)
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	f8c2 32ec 	str.w	r3, [r2, #748]	@ 0x2ec
  pdev->pData = &hpcd_USB_FS;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	4a26      	ldr	r2, [pc, #152]	@ (8009074 <USBD_LL_Init+0xac>)
 8008fdc:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 8008fe0:	4b24      	ldr	r3, [pc, #144]	@ (8009074 <USBD_LL_Init+0xac>)
 8008fe2:	4a25      	ldr	r2, [pc, #148]	@ (8009078 <USBD_LL_Init+0xb0>)
 8008fe4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8008fe6:	4b23      	ldr	r3, [pc, #140]	@ (8009074 <USBD_LL_Init+0xac>)
 8008fe8:	2208      	movs	r2, #8
 8008fea:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8008fec:	4b21      	ldr	r3, [pc, #132]	@ (8009074 <USBD_LL_Init+0xac>)
 8008fee:	2202      	movs	r2, #2
 8008ff0:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8008ff2:	4b20      	ldr	r3, [pc, #128]	@ (8009074 <USBD_LL_Init+0xac>)
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8008ff8:	4b1e      	ldr	r3, [pc, #120]	@ (8009074 <USBD_LL_Init+0xac>)
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8008ffe:	4b1d      	ldr	r3, [pc, #116]	@ (8009074 <USBD_LL_Init+0xac>)
 8009000:	2200      	movs	r2, #0
 8009002:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009004:	481b      	ldr	r0, [pc, #108]	@ (8009074 <USBD_LL_Init+0xac>)
 8009006:	f7f8 faeb 	bl	80015e0 <HAL_PCD_Init>
 800900a:	4603      	mov	r3, r0
 800900c:	2b00      	cmp	r3, #0
 800900e:	d001      	beq.n	8009014 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8009010:	f7f7 fb7a 	bl	8000708 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800901a:	2318      	movs	r3, #24
 800901c:	2200      	movs	r2, #0
 800901e:	2100      	movs	r1, #0
 8009020:	f7fa f809 	bl	8003036 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800902a:	2358      	movs	r3, #88	@ 0x58
 800902c:	2200      	movs	r2, #0
 800902e:	2180      	movs	r1, #128	@ 0x80
 8009030:	f7fa f801 	bl	8003036 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800903a:	23c0      	movs	r3, #192	@ 0xc0
 800903c:	2200      	movs	r2, #0
 800903e:	2181      	movs	r1, #129	@ 0x81
 8009040:	f7f9 fff9 	bl	8003036 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800904a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800904e:	2200      	movs	r2, #0
 8009050:	2101      	movs	r1, #1
 8009052:	f7f9 fff0 	bl	8003036 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800905c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009060:	2200      	movs	r2, #0
 8009062:	2182      	movs	r1, #130	@ 0x82
 8009064:	f7f9 ffe7 	bl	8003036 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8009068:	2300      	movs	r3, #0
}
 800906a:	4618      	mov	r0, r3
 800906c:	3708      	adds	r7, #8
 800906e:	46bd      	mov	sp, r7
 8009070:	bd80      	pop	{r7, pc}
 8009072:	bf00      	nop
 8009074:	20001078 	.word	0x20001078
 8009078:	40005c00 	.word	0x40005c00

0800907c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b084      	sub	sp, #16
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009084:	2300      	movs	r3, #0
 8009086:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009088:	2300      	movs	r3, #0
 800908a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009092:	4618      	mov	r0, r3
 8009094:	f7f8 fba3 	bl	80017de <HAL_PCD_Start>
 8009098:	4603      	mov	r3, r0
 800909a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800909c:	7bfb      	ldrb	r3, [r7, #15]
 800909e:	4618      	mov	r0, r3
 80090a0:	f000 f94e 	bl	8009340 <USBD_Get_USB_Status>
 80090a4:	4603      	mov	r3, r0
 80090a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80090a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80090aa:	4618      	mov	r0, r3
 80090ac:	3710      	adds	r7, #16
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bd80      	pop	{r7, pc}

080090b2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80090b2:	b580      	push	{r7, lr}
 80090b4:	b084      	sub	sp, #16
 80090b6:	af00      	add	r7, sp, #0
 80090b8:	6078      	str	r0, [r7, #4]
 80090ba:	4608      	mov	r0, r1
 80090bc:	4611      	mov	r1, r2
 80090be:	461a      	mov	r2, r3
 80090c0:	4603      	mov	r3, r0
 80090c2:	70fb      	strb	r3, [r7, #3]
 80090c4:	460b      	mov	r3, r1
 80090c6:	70bb      	strb	r3, [r7, #2]
 80090c8:	4613      	mov	r3, r2
 80090ca:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80090cc:	2300      	movs	r3, #0
 80090ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80090d0:	2300      	movs	r3, #0
 80090d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80090da:	78bb      	ldrb	r3, [r7, #2]
 80090dc:	883a      	ldrh	r2, [r7, #0]
 80090de:	78f9      	ldrb	r1, [r7, #3]
 80090e0:	f7f8 fcf8 	bl	8001ad4 <HAL_PCD_EP_Open>
 80090e4:	4603      	mov	r3, r0
 80090e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80090e8:	7bfb      	ldrb	r3, [r7, #15]
 80090ea:	4618      	mov	r0, r3
 80090ec:	f000 f928 	bl	8009340 <USBD_Get_USB_Status>
 80090f0:	4603      	mov	r3, r0
 80090f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80090f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80090f6:	4618      	mov	r0, r3
 80090f8:	3710      	adds	r7, #16
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}

080090fe <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80090fe:	b580      	push	{r7, lr}
 8009100:	b084      	sub	sp, #16
 8009102:	af00      	add	r7, sp, #0
 8009104:	6078      	str	r0, [r7, #4]
 8009106:	460b      	mov	r3, r1
 8009108:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800910a:	2300      	movs	r3, #0
 800910c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800910e:	2300      	movs	r3, #0
 8009110:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009118:	78fa      	ldrb	r2, [r7, #3]
 800911a:	4611      	mov	r1, r2
 800911c:	4618      	mov	r0, r3
 800911e:	f7f8 fd36 	bl	8001b8e <HAL_PCD_EP_Close>
 8009122:	4603      	mov	r3, r0
 8009124:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009126:	7bfb      	ldrb	r3, [r7, #15]
 8009128:	4618      	mov	r0, r3
 800912a:	f000 f909 	bl	8009340 <USBD_Get_USB_Status>
 800912e:	4603      	mov	r3, r0
 8009130:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009132:	7bbb      	ldrb	r3, [r7, #14]
}
 8009134:	4618      	mov	r0, r3
 8009136:	3710      	adds	r7, #16
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}

0800913c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b084      	sub	sp, #16
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
 8009144:	460b      	mov	r3, r1
 8009146:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009148:	2300      	movs	r3, #0
 800914a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800914c:	2300      	movs	r3, #0
 800914e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009156:	78fa      	ldrb	r2, [r7, #3]
 8009158:	4611      	mov	r1, r2
 800915a:	4618      	mov	r0, r3
 800915c:	f7f8 fdde 	bl	8001d1c <HAL_PCD_EP_SetStall>
 8009160:	4603      	mov	r3, r0
 8009162:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009164:	7bfb      	ldrb	r3, [r7, #15]
 8009166:	4618      	mov	r0, r3
 8009168:	f000 f8ea 	bl	8009340 <USBD_Get_USB_Status>
 800916c:	4603      	mov	r3, r0
 800916e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009170:	7bbb      	ldrb	r3, [r7, #14]
}
 8009172:	4618      	mov	r0, r3
 8009174:	3710      	adds	r7, #16
 8009176:	46bd      	mov	sp, r7
 8009178:	bd80      	pop	{r7, pc}

0800917a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800917a:	b580      	push	{r7, lr}
 800917c:	b084      	sub	sp, #16
 800917e:	af00      	add	r7, sp, #0
 8009180:	6078      	str	r0, [r7, #4]
 8009182:	460b      	mov	r3, r1
 8009184:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009186:	2300      	movs	r3, #0
 8009188:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800918a:	2300      	movs	r3, #0
 800918c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009194:	78fa      	ldrb	r2, [r7, #3]
 8009196:	4611      	mov	r1, r2
 8009198:	4618      	mov	r0, r3
 800919a:	f7f8 fe1f 	bl	8001ddc <HAL_PCD_EP_ClrStall>
 800919e:	4603      	mov	r3, r0
 80091a0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80091a2:	7bfb      	ldrb	r3, [r7, #15]
 80091a4:	4618      	mov	r0, r3
 80091a6:	f000 f8cb 	bl	8009340 <USBD_Get_USB_Status>
 80091aa:	4603      	mov	r3, r0
 80091ac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80091ae:	7bbb      	ldrb	r3, [r7, #14]
}
 80091b0:	4618      	mov	r0, r3
 80091b2:	3710      	adds	r7, #16
 80091b4:	46bd      	mov	sp, r7
 80091b6:	bd80      	pop	{r7, pc}

080091b8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80091b8:	b480      	push	{r7}
 80091ba:	b085      	sub	sp, #20
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]
 80091c0:	460b      	mov	r3, r1
 80091c2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80091ca:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80091cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	da0c      	bge.n	80091ee <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80091d4:	78fb      	ldrb	r3, [r7, #3]
 80091d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80091da:	68f9      	ldr	r1, [r7, #12]
 80091dc:	1c5a      	adds	r2, r3, #1
 80091de:	4613      	mov	r3, r2
 80091e0:	009b      	lsls	r3, r3, #2
 80091e2:	4413      	add	r3, r2
 80091e4:	00db      	lsls	r3, r3, #3
 80091e6:	440b      	add	r3, r1
 80091e8:	3302      	adds	r3, #2
 80091ea:	781b      	ldrb	r3, [r3, #0]
 80091ec:	e00b      	b.n	8009206 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80091ee:	78fb      	ldrb	r3, [r7, #3]
 80091f0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80091f4:	68f9      	ldr	r1, [r7, #12]
 80091f6:	4613      	mov	r3, r2
 80091f8:	009b      	lsls	r3, r3, #2
 80091fa:	4413      	add	r3, r2
 80091fc:	00db      	lsls	r3, r3, #3
 80091fe:	440b      	add	r3, r1
 8009200:	f503 73b5 	add.w	r3, r3, #362	@ 0x16a
 8009204:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009206:	4618      	mov	r0, r3
 8009208:	3714      	adds	r7, #20
 800920a:	46bd      	mov	sp, r7
 800920c:	bc80      	pop	{r7}
 800920e:	4770      	bx	lr

08009210 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b084      	sub	sp, #16
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
 8009218:	460b      	mov	r3, r1
 800921a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800921c:	2300      	movs	r3, #0
 800921e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009220:	2300      	movs	r3, #0
 8009222:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800922a:	78fa      	ldrb	r2, [r7, #3]
 800922c:	4611      	mov	r1, r2
 800922e:	4618      	mov	r0, r3
 8009230:	f7f8 fc2b 	bl	8001a8a <HAL_PCD_SetAddress>
 8009234:	4603      	mov	r3, r0
 8009236:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009238:	7bfb      	ldrb	r3, [r7, #15]
 800923a:	4618      	mov	r0, r3
 800923c:	f000 f880 	bl	8009340 <USBD_Get_USB_Status>
 8009240:	4603      	mov	r3, r0
 8009242:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009244:	7bbb      	ldrb	r3, [r7, #14]
}
 8009246:	4618      	mov	r0, r3
 8009248:	3710      	adds	r7, #16
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}

0800924e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800924e:	b580      	push	{r7, lr}
 8009250:	b086      	sub	sp, #24
 8009252:	af00      	add	r7, sp, #0
 8009254:	60f8      	str	r0, [r7, #12]
 8009256:	607a      	str	r2, [r7, #4]
 8009258:	461a      	mov	r2, r3
 800925a:	460b      	mov	r3, r1
 800925c:	72fb      	strb	r3, [r7, #11]
 800925e:	4613      	mov	r3, r2
 8009260:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009262:	2300      	movs	r3, #0
 8009264:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009266:	2300      	movs	r3, #0
 8009268:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009270:	893b      	ldrh	r3, [r7, #8]
 8009272:	7af9      	ldrb	r1, [r7, #11]
 8009274:	687a      	ldr	r2, [r7, #4]
 8009276:	f7f8 fd1a 	bl	8001cae <HAL_PCD_EP_Transmit>
 800927a:	4603      	mov	r3, r0
 800927c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800927e:	7dfb      	ldrb	r3, [r7, #23]
 8009280:	4618      	mov	r0, r3
 8009282:	f000 f85d 	bl	8009340 <USBD_Get_USB_Status>
 8009286:	4603      	mov	r3, r0
 8009288:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800928a:	7dbb      	ldrb	r3, [r7, #22]
}
 800928c:	4618      	mov	r0, r3
 800928e:	3718      	adds	r7, #24
 8009290:	46bd      	mov	sp, r7
 8009292:	bd80      	pop	{r7, pc}

08009294 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b086      	sub	sp, #24
 8009298:	af00      	add	r7, sp, #0
 800929a:	60f8      	str	r0, [r7, #12]
 800929c:	607a      	str	r2, [r7, #4]
 800929e:	461a      	mov	r2, r3
 80092a0:	460b      	mov	r3, r1
 80092a2:	72fb      	strb	r3, [r7, #11]
 80092a4:	4613      	mov	r3, r2
 80092a6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80092a8:	2300      	movs	r3, #0
 80092aa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80092ac:	2300      	movs	r3, #0
 80092ae:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80092b6:	893b      	ldrh	r3, [r7, #8]
 80092b8:	7af9      	ldrb	r1, [r7, #11]
 80092ba:	687a      	ldr	r2, [r7, #4]
 80092bc:	f7f8 fcaf 	bl	8001c1e <HAL_PCD_EP_Receive>
 80092c0:	4603      	mov	r3, r0
 80092c2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80092c4:	7dfb      	ldrb	r3, [r7, #23]
 80092c6:	4618      	mov	r0, r3
 80092c8:	f000 f83a 	bl	8009340 <USBD_Get_USB_Status>
 80092cc:	4603      	mov	r3, r0
 80092ce:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80092d0:	7dbb      	ldrb	r3, [r7, #22]
}
 80092d2:	4618      	mov	r0, r3
 80092d4:	3718      	adds	r7, #24
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}

080092da <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80092da:	b580      	push	{r7, lr}
 80092dc:	b082      	sub	sp, #8
 80092de:	af00      	add	r7, sp, #0
 80092e0:	6078      	str	r0, [r7, #4]
 80092e2:	460b      	mov	r3, r1
 80092e4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80092ec:	78fa      	ldrb	r2, [r7, #3]
 80092ee:	4611      	mov	r1, r2
 80092f0:	4618      	mov	r0, r3
 80092f2:	f7f8 fcc5 	bl	8001c80 <HAL_PCD_EP_GetRxCount>
 80092f6:	4603      	mov	r3, r0
}
 80092f8:	4618      	mov	r0, r3
 80092fa:	3708      	adds	r7, #8
 80092fc:	46bd      	mov	sp, r7
 80092fe:	bd80      	pop	{r7, pc}

08009300 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009300:	b480      	push	{r7}
 8009302:	b083      	sub	sp, #12
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009308:	4b02      	ldr	r3, [pc, #8]	@ (8009314 <USBD_static_malloc+0x14>)
}
 800930a:	4618      	mov	r0, r3
 800930c:	370c      	adds	r7, #12
 800930e:	46bd      	mov	sp, r7
 8009310:	bc80      	pop	{r7}
 8009312:	4770      	bx	lr
 8009314:	20001368 	.word	0x20001368

08009318 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009318:	b480      	push	{r7}
 800931a:	b083      	sub	sp, #12
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]

}
 8009320:	bf00      	nop
 8009322:	370c      	adds	r7, #12
 8009324:	46bd      	mov	sp, r7
 8009326:	bc80      	pop	{r7}
 8009328:	4770      	bx	lr

0800932a <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800932a:	b480      	push	{r7}
 800932c:	b083      	sub	sp, #12
 800932e:	af00      	add	r7, sp, #0
 8009330:	6078      	str	r0, [r7, #4]
 8009332:	460b      	mov	r3, r1
 8009334:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8009336:	bf00      	nop
 8009338:	370c      	adds	r7, #12
 800933a:	46bd      	mov	sp, r7
 800933c:	bc80      	pop	{r7}
 800933e:	4770      	bx	lr

08009340 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009340:	b480      	push	{r7}
 8009342:	b085      	sub	sp, #20
 8009344:	af00      	add	r7, sp, #0
 8009346:	4603      	mov	r3, r0
 8009348:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800934a:	2300      	movs	r3, #0
 800934c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800934e:	79fb      	ldrb	r3, [r7, #7]
 8009350:	2b03      	cmp	r3, #3
 8009352:	d817      	bhi.n	8009384 <USBD_Get_USB_Status+0x44>
 8009354:	a201      	add	r2, pc, #4	@ (adr r2, 800935c <USBD_Get_USB_Status+0x1c>)
 8009356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800935a:	bf00      	nop
 800935c:	0800936d 	.word	0x0800936d
 8009360:	08009373 	.word	0x08009373
 8009364:	08009379 	.word	0x08009379
 8009368:	0800937f 	.word	0x0800937f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800936c:	2300      	movs	r3, #0
 800936e:	73fb      	strb	r3, [r7, #15]
    break;
 8009370:	e00b      	b.n	800938a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009372:	2302      	movs	r3, #2
 8009374:	73fb      	strb	r3, [r7, #15]
    break;
 8009376:	e008      	b.n	800938a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009378:	2301      	movs	r3, #1
 800937a:	73fb      	strb	r3, [r7, #15]
    break;
 800937c:	e005      	b.n	800938a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800937e:	2302      	movs	r3, #2
 8009380:	73fb      	strb	r3, [r7, #15]
    break;
 8009382:	e002      	b.n	800938a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009384:	2302      	movs	r3, #2
 8009386:	73fb      	strb	r3, [r7, #15]
    break;
 8009388:	bf00      	nop
  }
  return usb_status;
 800938a:	7bfb      	ldrb	r3, [r7, #15]
}
 800938c:	4618      	mov	r0, r3
 800938e:	3714      	adds	r7, #20
 8009390:	46bd      	mov	sp, r7
 8009392:	bc80      	pop	{r7}
 8009394:	4770      	bx	lr
 8009396:	bf00      	nop

08009398 <memset>:
 8009398:	4603      	mov	r3, r0
 800939a:	4402      	add	r2, r0
 800939c:	4293      	cmp	r3, r2
 800939e:	d100      	bne.n	80093a2 <memset+0xa>
 80093a0:	4770      	bx	lr
 80093a2:	f803 1b01 	strb.w	r1, [r3], #1
 80093a6:	e7f9      	b.n	800939c <memset+0x4>

080093a8 <__libc_init_array>:
 80093a8:	b570      	push	{r4, r5, r6, lr}
 80093aa:	2600      	movs	r6, #0
 80093ac:	4d0c      	ldr	r5, [pc, #48]	@ (80093e0 <__libc_init_array+0x38>)
 80093ae:	4c0d      	ldr	r4, [pc, #52]	@ (80093e4 <__libc_init_array+0x3c>)
 80093b0:	1b64      	subs	r4, r4, r5
 80093b2:	10a4      	asrs	r4, r4, #2
 80093b4:	42a6      	cmp	r6, r4
 80093b6:	d109      	bne.n	80093cc <__libc_init_array+0x24>
 80093b8:	f000 f81a 	bl	80093f0 <_init>
 80093bc:	2600      	movs	r6, #0
 80093be:	4d0a      	ldr	r5, [pc, #40]	@ (80093e8 <__libc_init_array+0x40>)
 80093c0:	4c0a      	ldr	r4, [pc, #40]	@ (80093ec <__libc_init_array+0x44>)
 80093c2:	1b64      	subs	r4, r4, r5
 80093c4:	10a4      	asrs	r4, r4, #2
 80093c6:	42a6      	cmp	r6, r4
 80093c8:	d105      	bne.n	80093d6 <__libc_init_array+0x2e>
 80093ca:	bd70      	pop	{r4, r5, r6, pc}
 80093cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80093d0:	4798      	blx	r3
 80093d2:	3601      	adds	r6, #1
 80093d4:	e7ee      	b.n	80093b4 <__libc_init_array+0xc>
 80093d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80093da:	4798      	blx	r3
 80093dc:	3601      	adds	r6, #1
 80093de:	e7f2      	b.n	80093c6 <__libc_init_array+0x1e>
 80093e0:	08009474 	.word	0x08009474
 80093e4:	08009474 	.word	0x08009474
 80093e8:	08009474 	.word	0x08009474
 80093ec:	08009478 	.word	0x08009478

080093f0 <_init>:
 80093f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093f2:	bf00      	nop
 80093f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093f6:	bc08      	pop	{r3}
 80093f8:	469e      	mov	lr, r3
 80093fa:	4770      	bx	lr

080093fc <_fini>:
 80093fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093fe:	bf00      	nop
 8009400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009402:	bc08      	pop	{r3}
 8009404:	469e      	mov	lr, r3
 8009406:	4770      	bx	lr
